<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Project\riscv_soc\impl\gwsynthesis\riscv_soc.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\Project\riscv_soc\src\riscv_soc.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\Project\riscv_soc\src\riscv_soc.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Feb 10 10:49:45 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>843</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>829</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk_in </td>
</tr>
<tr>
<td>PLL_CLK</td>
<td>Base</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.666</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.667</td>
<td>clk_in_ibuf/I</td>
<td>SYS_CLK</td>
<td>clk_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>66.667</td>
<td>15.000
<td>0.000</td>
<td>33.333</td>
<td>clk_in_ibuf/I</td>
<td>SYS_CLK</td>
<td>clk_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td>clk_in_ibuf/I</td>
<td>SYS_CLK</td>
<td>clk_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>PLL_CLK</td>
<td>30.000(MHz)</td>
<td>35.353(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of SYS_CLK!</h4>
<h4>No timing paths to get frequency of clk_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.047</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[18]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>28.243</td>
</tr>
<tr>
<td>2</td>
<td>5.196</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[12]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>28.094</td>
</tr>
<tr>
<td>3</td>
<td>5.294</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[28]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.996</td>
</tr>
<tr>
<td>4</td>
<td>5.408</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[22]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.881</td>
</tr>
<tr>
<td>5</td>
<td>5.475</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[24]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.815</td>
</tr>
<tr>
<td>6</td>
<td>5.722</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[27]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.567</td>
</tr>
<tr>
<td>7</td>
<td>5.789</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[19]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.501</td>
</tr>
<tr>
<td>8</td>
<td>5.809</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[17]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.481</td>
</tr>
<tr>
<td>9</td>
<td>5.866</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[15]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.424</td>
</tr>
<tr>
<td>10</td>
<td>5.895</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[9]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.394</td>
</tr>
<tr>
<td>11</td>
<td>5.949</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[16]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.340</td>
</tr>
<tr>
<td>12</td>
<td>5.954</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[21]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.336</td>
</tr>
<tr>
<td>13</td>
<td>5.960</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[25]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.330</td>
</tr>
<tr>
<td>14</td>
<td>6.030</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[26]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.260</td>
</tr>
<tr>
<td>15</td>
<td>6.075</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[30]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.214</td>
</tr>
<tr>
<td>16</td>
<td>6.107</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[24]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.183</td>
</tr>
<tr>
<td>17</td>
<td>6.107</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[19]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.183</td>
</tr>
<tr>
<td>18</td>
<td>6.124</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[28]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.165</td>
</tr>
<tr>
<td>19</td>
<td>6.170</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[23]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.120</td>
</tr>
<tr>
<td>20</td>
<td>6.264</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[31]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>27.025</td>
</tr>
<tr>
<td>21</td>
<td>6.330</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[12]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.960</td>
</tr>
<tr>
<td>22</td>
<td>6.330</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[18]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.959</td>
</tr>
<tr>
<td>23</td>
<td>6.339</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[29]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.950</td>
</tr>
<tr>
<td>24</td>
<td>6.441</td>
<td>processor/registerFile_registerFile_0_0_s/DO[1]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[17]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.848</td>
</tr>
<tr>
<td>25</td>
<td>6.514</td>
<td>processor/instr_5_s0/Q</td>
<td>processor/PC_14_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.419</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>processor/aluShamt_0_s1/Q</td>
<td>processor/aluShamt_0_s1/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>processor/cycles_0_s0/Q</td>
<td>processor/cycles_0_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.712</td>
<td>processor/state_0_s6/Q</td>
<td>processor/state_0_s6/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>8</td>
<td>0.714</td>
<td>uart_unit/uart_transmitter_u1/cnt_9_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_9_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>processor/cycles_2_s0/Q</td>
<td>processor/cycles_2_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.730</td>
<td>processor/cycles_6_s0/Q</td>
<td>processor/cycles_6_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>processor/cycles_8_s0/Q</td>
<td>processor/cycles_8_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>processor/cycles_12_s0/Q</td>
<td>processor/cycles_12_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>processor/cycles_14_s0/Q</td>
<td>processor/cycles_14_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>processor/cycles_18_s0/Q</td>
<td>processor/cycles_18_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>processor/cycles_20_s0/Q</td>
<td>processor/cycles_20_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>processor/cycles_24_s0/Q</td>
<td>processor/cycles_24_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>processor/cycles_26_s0/Q</td>
<td>processor/cycles_26_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>processor/cycles_30_s0/Q</td>
<td>processor/cycles_30_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.789</td>
<td>processor/instr_11_s0/Q</td>
<td>processor/registerFile_registerFile_0_0_s/ADA[9]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.864</td>
</tr>
<tr>
<td>20</td>
<td>0.811</td>
<td>processor/instr_10_s0/Q</td>
<td>processor/registerFile_registerFile_0_0_s0/ADA[8]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>21</td>
<td>0.831</td>
<td>processor/instr_10_s0/Q</td>
<td>processor/registerFile_registerFile_0_0_s/ADA[8]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.906</td>
</tr>
<tr>
<td>22</td>
<td>0.853</td>
<td>processor/cycles_1_s0/Q</td>
<td>processor/cycles_1_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>23</td>
<td>0.878</td>
<td>processor/state_2_s2/Q</td>
<td>processor/PC_26_s0/CE</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.891</td>
</tr>
<tr>
<td>24</td>
<td>0.893</td>
<td>processor/aluShamt_4_s1/Q</td>
<td>processor/aluShamt_4_s1/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>25</td>
<td>0.937</td>
<td>gpio_unit/csr_gpio_0_data_ff_5_s0/Q</td>
<td>gpio_unit/rdata_ff_5_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>D_mem_unit/MEM_0_MEM_0_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>D_mem_unit/MEM_1_MEM_1_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>D_mem_unit/MEM_3_MEM_3_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/PC_25_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/PC_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/instr_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/aluReg_5_s1</td>
</tr>
<tr>
<td>8</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/aluReg_6_s1</td>
</tr>
<tr>
<td>9</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>uart_unit/uart_transmitter_u1/data_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>uart_unit/uart_transmitter_u1/data_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.588</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>processor/writeBackData_18_s0/I0</td>
</tr>
<tr>
<td>25.410</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_18_s0/F</td>
</tr>
<tr>
<td>28.487</td>
<td>3.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.110, 32.256%; route: 15.673, 55.493%; tC2Q: 3.460, 12.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.588</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][B]</td>
<td>processor/writeBackData_12_s0/I1</td>
</tr>
<tr>
<td>25.410</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_12_s0/F</td>
</tr>
<tr>
<td>28.338</td>
<td>2.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.110, 32.427%; route: 15.524, 55.257%; tC2Q: 3.460, 12.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.434</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>processor/writeBackData_28_s0/I0</td>
</tr>
<tr>
<td>25.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_28_s0/F</td>
</tr>
<tr>
<td>28.239</td>
<td>2.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.320, 33.291%; route: 15.216, 54.350%; tC2Q: 3.460, 12.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.434</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td>processor/writeBackData_22_s0/I0</td>
</tr>
<tr>
<td>25.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_22_s0/F</td>
</tr>
<tr>
<td>28.125</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.387, 33.668%; route: 15.034, 53.923%; tC2Q: 3.460, 12.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.434</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>processor/writeBackData_24_s0/I0</td>
</tr>
<tr>
<td>25.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_24_s0/F</td>
</tr>
<tr>
<td>28.059</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.320, 33.507%; route: 15.035, 54.054%; tC2Q: 3.460, 12.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.434</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>processor/writeBackData_27_s0/I0</td>
</tr>
<tr>
<td>25.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C24[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_27_s0/F</td>
</tr>
<tr>
<td>27.811</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.387, 34.051%; route: 14.720, 53.397%; tC2Q: 3.460, 12.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.434</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>processor/writeBackData_19_s0/I0</td>
</tr>
<tr>
<td>25.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_19_s0/F</td>
</tr>
<tr>
<td>27.745</td>
<td>2.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.320, 33.890%; route: 14.721, 53.529%; tC2Q: 3.460, 12.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.749</td>
<td>2.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[3][B]</td>
<td>processor/writeBackData_17_s0/I0</td>
</tr>
<tr>
<td>25.781</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_17_s0/F</td>
</tr>
<tr>
<td>27.725</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.320, 33.914%; route: 14.701, 53.495%; tC2Q: 3.460, 12.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.444</td>
<td>1.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>processor/writeBackData_15_s0/I0</td>
</tr>
<tr>
<td>25.070</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_15_s0/F</td>
</tr>
<tr>
<td>27.668</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.914, 32.504%; route: 15.050, 54.879%; tC2Q: 3.460, 12.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.265</td>
<td>1.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>processor/writeBackData_9_s0/I0</td>
</tr>
<tr>
<td>25.364</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_9_s0/F</td>
</tr>
<tr>
<td>27.638</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.387, 34.266%; route: 14.547, 53.103%; tC2Q: 3.460, 12.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.444</td>
<td>1.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>processor/writeBackData_16_s0/I0</td>
</tr>
<tr>
<td>25.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_16_s0/F</td>
</tr>
<tr>
<td>27.584</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.320, 34.089%; route: 14.560, 53.256%; tC2Q: 3.460, 12.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.434</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>processor/writeBackData_21_s0/I0</td>
</tr>
<tr>
<td>25.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_21_s0/F</td>
</tr>
<tr>
<td>27.580</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.320, 34.095%; route: 14.556, 53.248%; tC2Q: 3.460, 12.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.434</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[0][B]</td>
<td>processor/writeBackData_25_s0/I0</td>
</tr>
<tr>
<td>25.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_25_s0/F</td>
</tr>
<tr>
<td>27.574</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.320, 34.102%; route: 14.550, 53.238%; tC2Q: 3.460, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.434</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>processor/writeBackData_26_s0/I0</td>
</tr>
<tr>
<td>25.060</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C23[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_26_s0/F</td>
</tr>
<tr>
<td>27.503</td>
<td>2.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[26]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.914, 32.701%; route: 14.886, 54.607%; tC2Q: 3.460, 12.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>23.767</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[3][B]</td>
<td>processor/writeBackData_30_s0/I0</td>
</tr>
<tr>
<td>24.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C34[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_30_s0/F</td>
</tr>
<tr>
<td>27.458</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.387, 34.493%; route: 14.367, 52.793%; tC2Q: 3.460, 12.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.434</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>processor/writeBackData_24_s0/I0</td>
</tr>
<tr>
<td>25.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_24_s0/F</td>
</tr>
<tr>
<td>27.426</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.320, 34.287%; route: 14.403, 52.984%; tC2Q: 3.460, 12.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.434</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>processor/writeBackData_19_s0/I0</td>
</tr>
<tr>
<td>25.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_19_s0/F</td>
</tr>
<tr>
<td>27.426</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.320, 34.287%; route: 14.403, 52.984%; tC2Q: 3.460, 12.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.434</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>processor/writeBackData_28_s0/I0</td>
</tr>
<tr>
<td>25.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_28_s0/F</td>
</tr>
<tr>
<td>27.409</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.320, 34.308%; route: 14.385, 52.955%; tC2Q: 3.460, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.434</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>processor/writeBackData_23_s0/I0</td>
</tr>
<tr>
<td>25.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_23_s0/F</td>
</tr>
<tr>
<td>27.364</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.110, 33.592%; route: 14.550, 53.650%; tC2Q: 3.460, 12.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.444</td>
<td>1.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>processor/writeBackData_31_s0/I0</td>
</tr>
<tr>
<td>25.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_31_s0/F</td>
</tr>
<tr>
<td>27.269</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.320, 34.486%; route: 14.245, 52.711%; tC2Q: 3.460, 12.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.588</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][B]</td>
<td>processor/writeBackData_12_s0/I1</td>
</tr>
<tr>
<td>25.410</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_12_s0/F</td>
</tr>
<tr>
<td>27.204</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.110, 33.791%; route: 14.390, 53.376%; tC2Q: 3.460, 12.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.588</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>processor/writeBackData_18_s0/I0</td>
</tr>
<tr>
<td>25.410</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_18_s0/F</td>
</tr>
<tr>
<td>27.203</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.110, 33.792%; route: 14.389, 53.374%; tC2Q: 3.460, 12.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.444</td>
<td>1.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>processor/writeBackData_29_s0/I0</td>
</tr>
<tr>
<td>25.070</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_29_s0/F</td>
</tr>
<tr>
<td>27.194</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.914, 33.076%; route: 14.576, 54.086%; tC2Q: 3.460, 12.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.479</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/I0</td>
</tr>
<tr>
<td>7.524</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.683</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/SUM</td>
</tr>
<tr>
<td>12.106</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>gpio_unit/n442_s5/I3</td>
</tr>
<tr>
<td>13.138</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>processor_rdata_31_s6/I2</td>
</tr>
<tr>
<td>16.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.913</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>20.012</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>21.641</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>24.749</td>
<td>2.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[3][B]</td>
<td>processor/writeBackData_17_s0/I0</td>
</tr>
<tr>
<td>25.781</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C31[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_17_s0/F</td>
</tr>
<tr>
<td>27.092</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.320, 34.714%; route: 14.068, 52.399%; tC2Q: 3.460, 12.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>processor/instr_5_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R13C25[1][B]</td>
<td style=" font-weight:bold;">processor/instr_5_s0/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>processor/aluIn2_15_s2/I2</td>
</tr>
<tr>
<td>2.804</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">processor/aluIn2_15_s2/F</td>
</tr>
<tr>
<td>5.592</td>
<td>2.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>processor/aluIn2_31_s2/I2</td>
</tr>
<tr>
<td>6.691</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">processor/aluIn2_31_s2/F</td>
</tr>
<tr>
<td>8.041</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][B]</td>
<td>processor/aluIn2_9_s0/I2</td>
</tr>
<tr>
<td>9.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C23[3][B]</td>
<td style=" background: #97FFFF;">processor/aluIn2_9_s0/F</td>
</tr>
<tr>
<td>10.851</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C26[1][B]</td>
<td>processor/aluMinus_9_s/I1</td>
</tr>
<tr>
<td>11.401</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_9_s/COUT</td>
</tr>
<tr>
<td>11.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C26[2][A]</td>
<td>processor/aluMinus_10_s/CIN</td>
</tr>
<tr>
<td>11.458</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_10_s/COUT</td>
</tr>
<tr>
<td>11.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C26[2][B]</td>
<td>processor/aluMinus_11_s/CIN</td>
</tr>
<tr>
<td>11.515</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_11_s/COUT</td>
</tr>
<tr>
<td>11.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C27[0][A]</td>
<td>processor/aluMinus_12_s/CIN</td>
</tr>
<tr>
<td>11.572</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_12_s/COUT</td>
</tr>
<tr>
<td>11.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C27[0][B]</td>
<td>processor/aluMinus_13_s/CIN</td>
</tr>
<tr>
<td>11.629</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_13_s/COUT</td>
</tr>
<tr>
<td>11.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C27[1][A]</td>
<td>processor/aluMinus_14_s/CIN</td>
</tr>
<tr>
<td>11.686</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_14_s/COUT</td>
</tr>
<tr>
<td>11.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C27[1][B]</td>
<td>processor/aluMinus_15_s/CIN</td>
</tr>
<tr>
<td>11.743</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_15_s/COUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C27[2][A]</td>
<td>processor/aluMinus_16_s/CIN</td>
</tr>
<tr>
<td>11.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_16_s/COUT</td>
</tr>
<tr>
<td>11.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C27[2][B]</td>
<td>processor/aluMinus_17_s/CIN</td>
</tr>
<tr>
<td>11.857</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_17_s/COUT</td>
</tr>
<tr>
<td>11.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C28[0][A]</td>
<td>processor/aluMinus_18_s/CIN</td>
</tr>
<tr>
<td>11.914</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_18_s/COUT</td>
</tr>
<tr>
<td>11.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C28[0][B]</td>
<td>processor/aluMinus_19_s/CIN</td>
</tr>
<tr>
<td>11.971</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_19_s/COUT</td>
</tr>
<tr>
<td>11.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C28[1][A]</td>
<td>processor/aluMinus_20_s/CIN</td>
</tr>
<tr>
<td>12.028</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>12.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C28[1][B]</td>
<td>processor/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>12.085</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>12.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C28[2][A]</td>
<td>processor/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>12.142</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>12.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C28[2][B]</td>
<td>processor/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>12.199</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>12.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[0][A]</td>
<td>processor/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>12.256</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" background: #97FFFF;">processor/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>12.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C29[0][B]</td>
<td>processor/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>12.819</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">processor/aluMinus_25_s/SUM</td>
</tr>
<tr>
<td>14.598</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>processor/PC_1_s20/I1</td>
</tr>
<tr>
<td>15.697</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">processor/PC_1_s20/F</td>
</tr>
<tr>
<td>16.986</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>processor/PC_1_s12/I1</td>
</tr>
<tr>
<td>17.611</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">processor/PC_1_s12/F</td>
</tr>
<tr>
<td>18.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>processor/PC_1_s7/I1</td>
</tr>
<tr>
<td>18.852</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">processor/PC_1_s7/F</td>
</tr>
<tr>
<td>19.657</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>processor/PC_1_s3/I2</td>
</tr>
<tr>
<td>20.479</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">processor/PC_1_s3/F</td>
</tr>
<tr>
<td>22.786</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>processor/n2014_s1/I1</td>
</tr>
<tr>
<td>23.818</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">processor/n2014_s1/F</td>
</tr>
<tr>
<td>25.631</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>processor/n2031_s0/I3</td>
</tr>
<tr>
<td>26.663</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">processor/n2031_s0/F</td>
</tr>
<tr>
<td>26.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" font-weight:bold;">processor/PC_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>processor/PC_14_s0/CLK</td>
</tr>
<tr>
<td>33.177</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>processor/PC_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.157, 38.446%; route: 15.803, 59.819%; tC2Q: 0.458, 1.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_4_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/n22_s4/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n22_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_7_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/n19_s4/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n19_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_8_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/n49_s1/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n49_s1/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C38[1][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_1_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/n25_s4/I1</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n25_s4/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/aluShamt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/aluShamt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>processor/aluShamt_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C35[1][A]</td>
<td style=" font-weight:bold;">processor/aluShamt_0_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>processor/n909_s0/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">processor/n909_s0/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" font-weight:bold;">processor/aluShamt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>processor/aluShamt_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>processor/aluShamt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>processor/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C12[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_0_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>processor/n2579_s2/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td style=" background: #97FFFF;">processor/n2579_s2/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>processor/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>processor/cycles_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/state_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/state_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>processor/state_0_s6/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">processor/state_0_s6/Q</td>
</tr>
<tr>
<td>0.525</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>processor/n2253_s15/I0</td>
</tr>
<tr>
<td>0.897</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">processor/n2253_s15/F</td>
</tr>
<tr>
<td>0.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">processor/state_0_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>processor/state_0_s6/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>processor/state_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_9_s0/Q</td>
</tr>
<tr>
<td>0.526</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/n17_s3/I3</td>
</tr>
<tr>
<td>0.898</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n17_s3/F</td>
</tr>
<tr>
<td>0.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>processor/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C12[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_2_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C12[1][A]</td>
<td>processor/n2577_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td style=" background: #97FFFF;">processor/n2577_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>processor/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>processor/cycles_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>processor/cycles_6_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C13[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_6_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C13[0][A]</td>
<td>processor/n2573_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" background: #97FFFF;">processor/n2573_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>processor/cycles_6_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>processor/cycles_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>processor/cycles_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C13[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_8_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C13[1][A]</td>
<td>processor/n2571_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td style=" background: #97FFFF;">processor/n2571_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>processor/cycles_8_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>processor/cycles_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>processor/cycles_12_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C14[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_12_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[0][A]</td>
<td>processor/n2567_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td style=" background: #97FFFF;">processor/n2567_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>processor/cycles_12_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>processor/cycles_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>processor/cycles_14_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C14[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_14_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[1][A]</td>
<td>processor/n2565_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td style=" background: #97FFFF;">processor/n2565_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>processor/cycles_14_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>processor/cycles_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>processor/cycles_18_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_18_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[0][A]</td>
<td>processor/n2561_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" background: #97FFFF;">processor/n2561_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>processor/cycles_18_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>processor/cycles_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>processor/cycles_20_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C15[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_20_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[1][A]</td>
<td>processor/n2559_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" background: #97FFFF;">processor/n2559_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>processor/cycles_20_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>processor/cycles_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>processor/cycles_24_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_24_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>processor/n2555_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">processor/n2555_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>processor/cycles_24_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>processor/cycles_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>processor/cycles_26_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_26_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>processor/n2553_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">processor/n2553_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>processor/cycles_26_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>processor/cycles_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>processor/cycles_30_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_30_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>processor/n2549_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">processor/n2549_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>processor/cycles_30_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>processor/cycles_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td>processor/instr_11_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C32[1][B]</td>
<td style=" font-weight:bold;">processor/instr_11_s0/Q</td>
</tr>
<tr>
<td>1.049</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.260</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.531, 61.436%; tC2Q: 0.333, 38.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td>processor/instr_10_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C31[2][B]</td>
<td style=" font-weight:bold;">processor/instr_10_s0/Q</td>
</tr>
<tr>
<td>1.071</td>
<td>0.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>0.260</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.553, 62.389%; tC2Q: 0.333, 37.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td>processor/instr_10_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C31[2][B]</td>
<td style=" font-weight:bold;">processor/instr_10_s0/Q</td>
</tr>
<tr>
<td>1.091</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.260</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.573, 63.212%; tC2Q: 0.333, 36.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td>processor/cycles_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C12[0][B]</td>
<td style=" font-weight:bold;">processor/cycles_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C12[0][B]</td>
<td>processor/n2578_s/I0</td>
</tr>
<tr>
<td>1.037</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td style=" background: #97FFFF;">processor/n2578_s/SUM</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td style=" font-weight:bold;">processor/cycles_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td>processor/cycles_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C12[0][B]</td>
<td>processor/cycles_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/state_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td>processor/state_2_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R12C23[2][A]</td>
<td style=" font-weight:bold;">processor/state_2_s2/Q</td>
</tr>
<tr>
<td>1.076</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" font-weight:bold;">processor/PC_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>processor/PC_26_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>processor/PC_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.558, 62.586%; tC2Q: 0.333, 37.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/aluShamt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/aluShamt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td>processor/aluShamt_4_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C22[2][A]</td>
<td style=" font-weight:bold;">processor/aluShamt_4_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td>processor/n905_s0/I3</td>
</tr>
<tr>
<td>1.077</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td style=" background: #97FFFF;">processor/n905_s0/F</td>
</tr>
<tr>
<td>1.077</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td style=" font-weight:bold;">processor/aluShamt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td>processor/aluShamt_4_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[2][A]</td>
<td>processor/aluShamt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpio_unit/csr_gpio_0_data_ff_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpio_unit/rdata_ff_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>gpio_unit/csr_gpio_0_data_ff_5_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">gpio_unit/csr_gpio_0_data_ff_5_s0/Q</td>
</tr>
<tr>
<td>1.121</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" font-weight:bold;">gpio_unit/rdata_ff_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>gpio_unit/rdata_ff_5_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>gpio_unit/rdata_ff_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D_mem_unit/MEM_0_MEM_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D_mem_unit/MEM_0_MEM_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D_mem_unit/MEM_0_MEM_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D_mem_unit/MEM_1_MEM_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D_mem_unit/MEM_1_MEM_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D_mem_unit/MEM_1_MEM_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D_mem_unit/MEM_3_MEM_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D_mem_unit/MEM_3_MEM_3_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D_mem_unit/MEM_3_MEM_3_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/PC_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/PC_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/PC_25_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/PC_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/PC_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/PC_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/instr_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/instr_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/instr_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/aluReg_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/aluReg_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/aluReg_5_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/aluReg_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/aluReg_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/aluReg_6_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_unit/uart_transmitter_u1/data_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_unit/uart_transmitter_u1/data_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_unit/uart_transmitter_u1/data_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_unit/uart_transmitter_u1/data_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_unit/uart_transmitter_u1/data_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_unit/uart_transmitter_u1/data_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>253</td>
<td>clk</td>
<td>5.047</td>
<td>0.262</td>
</tr>
<tr>
<td>104</td>
<td>instr_0[3]</td>
<td>7.358</td>
<td>4.735</td>
</tr>
<tr>
<td>96</td>
<td>instr_0[12]</td>
<td>13.882</td>
<td>5.113</td>
</tr>
<tr>
<td>86</td>
<td>instr[13]</td>
<td>13.664</td>
<td>5.732</td>
</tr>
<tr>
<td>64</td>
<td>instr_0[31]</td>
<td>9.093</td>
<td>3.264</td>
</tr>
<tr>
<td>46</td>
<td>n2012_5</td>
<td>16.183</td>
<td>3.434</td>
</tr>
<tr>
<td>42</td>
<td>instr_0[14]</td>
<td>13.606</td>
<td>6.539</td>
</tr>
<tr>
<td>41</td>
<td>PC_1_7</td>
<td>6.514</td>
<td>3.441</td>
</tr>
<tr>
<td>40</td>
<td>instr_0[4]</td>
<td>9.329</td>
<td>2.486</td>
</tr>
<tr>
<td>38</td>
<td>state[2]</td>
<td>23.012</td>
<td>3.108</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C18</td>
<td>88.89%</td>
</tr>
<tr>
<td>R17C15</td>
<td>83.33%</td>
</tr>
<tr>
<td>R14C20</td>
<td>81.94%</td>
</tr>
<tr>
<td>R12C13</td>
<td>80.56%</td>
</tr>
<tr>
<td>R13C37</td>
<td>80.56%</td>
</tr>
<tr>
<td>R17C14</td>
<td>80.56%</td>
</tr>
<tr>
<td>R17C16</td>
<td>80.56%</td>
</tr>
<tr>
<td>R15C14</td>
<td>79.17%</td>
</tr>
<tr>
<td>R14C37</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C21</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name SYS_CLK -period 37.037 -waveform {0 18.518} [get_ports {clk_in}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name PLL_CLK -period 33.333 -waveform {0 16.666} [get_nets {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
