
AVRASM ver. 2.1.30  D:\pump\Debug\List\1.asm Wed Aug 28 20:34:23 2019

D:\pump\Debug\List\1.asm(1086): warning: Register r5 already defined by the .DEF directive
D:\pump\Debug\List\1.asm(1087): warning: Register r4 already defined by the .DEF directive
D:\pump\Debug\List\1.asm(1088): warning: Register r7 already defined by the .DEF directive
D:\pump\Debug\List\1.asm(1089): warning: Register r6 already defined by the .DEF directive
D:\pump\Debug\List\1.asm(1090): warning: Register r9 already defined by the .DEF directive
D:\pump\Debug\List\1.asm(1091): warning: Register r10 already defined by the .DEF directive
D:\pump\Debug\List\1.asm(1092): warning: Register r11 already defined by the .DEF directive
D:\pump\Debug\List\1.asm(1093): warning: Register r8 already defined by the .DEF directive
D:\pump\Debug\List\1.asm(1094): warning: Register r12 already defined by the .DEF directive
D:\pump\Debug\List\1.asm(1095): warning: Register r13 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega8A
                 ;Program type           : Application
                 ;Clock frequency        : 8,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8A
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _Send_Add=R5
                 	.DEF _Address1=R4
                 	.DEF _Address2=R7
                 	.DEF _Address3=R6
                 	.DEF _Address4=R9
                 	.DEF _dem=R10
                 	.DEF _dem_msb=R11
                 	.DEF _p=R8
                 	.DEF _z=R12
                 	.DEF _z_msb=R13
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c02b      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 c131      	RJMP _timer0_ovf_isr
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 _tbl10_G102:
000013 2710
000014 03e8
000015 0064
000016 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000017 0001      	.DB  0x1,0x0
                 _tbl16_G102:
000018 1000
000019 0100
00001a 0010
00001b 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00001c 0001
00001d 0000      	.DB  0x1,0x0,0x0,0x0
00001e 0000      	.DB  0x0,0x0
                 
                 _0x2020060:
D:\pump\Debug\List\1.asm(1136): warning: .cseg .db misalignment - padding zero byte
00001f 0001      	.DB  0x1
                 _0x2020000:
000020 4e2d
000021 4e41
000022 4900
000023 464e      	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
D:\pump\Debug\List\1.asm(1139): warning: .cseg .db misalignment - padding zero byte
000024 0000      	.DB  0x0
                 
                 __GLOBAL_INI_TBL:
000025 0006      	.DW  0x06
000026 0008      	.DW  0x08
000027 0038      	.DW  __REG_VARS*2
                 
000028 0001      	.DW  0x01
000029 0170      	.DW  __seed_G101
00002a 003e      	.DW  _0x2020060*2
                 
                 _0xFFFFFFFF:
00002b 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00002c 94f8      	CLI
00002d 27ee      	CLR  R30
00002e bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00002f e0f1      	LDI  R31,1
000030 bffb      	OUT  GICR,R31
000031 bfeb      	OUT  GICR,R30
000032 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000033 e08d      	LDI  R24,(14-2)+1
000034 e0a2      	LDI  R26,2
000035 27bb      	CLR  R27
                 __CLEAR_REG:
000036 93ed      	ST   X+,R30
000037 958a      	DEC  R24
000038 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000039 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00003a e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00003b e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00003c 93ed      	ST   X+,R30
00003d 9701      	SBIW R24,1
00003e f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00003f e4ea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000040 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000041 9185      	LPM  R24,Z+
000042 9195      	LPM  R25,Z+
000043 9700      	SBIW R24,0
000044 f061      	BREQ __GLOBAL_INI_END
000045 91a5      	LPM  R26,Z+
000046 91b5      	LPM  R27,Z+
000047 9005      	LPM  R0,Z+
000048 9015      	LPM  R1,Z+
000049 01bf      	MOVW R22,R30
00004a 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00004b 9005      	LPM  R0,Z+
00004c 920d      	ST   X+,R0
00004d 9701      	SBIW R24,1
00004e f7e1      	BRNE __GLOBAL_INI_LOOP
00004f 01fb      	MOVW R30,R22
000050 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000051 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000052 bfed      	OUT  SPL,R30
000053 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000054 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000055 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000056 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000057 c110      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;#define CE                      PORTD.2
                 ;#define CSN                     PORTD.7
                 ;#define SCK                     PORTD.3
                 ;#define MOSI                    PORTD.6
                 ;#define MISO                    PIND.4
                 ;#define IRQ                     PIND.5
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;#include <string.h>
                 ;#include <stdlib.h>
                 ;#include <stdio.h>
                 ;#include <rf.c>
                 ;//HU?NG D?N G?I-NH?N ? DU?I CÙNG
                 ;
                 ;// SPI(nRF24L01) commands
                 ;#define READ_REG        0x00  // Define read command to register
                 ;#define WRITE_REG       0x20  // Define write command to register
                 ;#define RD_RX_PLOAD     0x61  // Define RX payload register address
                 ;#define WR_TX_PLOAD     0xA0  // Define TX payload register address
                 ;#define FLUSH_TX        0xE1  // Define flush TX register command
                 ;#define FLUSH_RX        0xE2  // Define flush RX register command
                 ;#define REUSE_TX_PL     0xE3  // Define reuse TX payload register command
                 ;#define NOP             0xFF  // Define No Operation, might be used to read status register
                 ;//------------------------
                 ;#define RX_DR    0x40
                 ;#define TX_DS    0x20
                 ;#define MAX_RT   0x10
                 ;//-------------------------
                 ;
                 ;#define CONFIG          0x00  // 'Config' register address
                 ;#define EN_AA           0x01  // 'Enable Auto Acknowledgment' register address
                 ;#define EN_RXADDR       0x02  // 'Enabled RX addresses' register address
                 ;#define SETUP_AW        0x03  // 'Setup address width' register address
                 ;#define SETUP_RETR      0x04  // 'Setup Auto. Retrans' register address
                 ;#define RF_CH           0x05  // 'RF channel' register address
                 ;#define RF_SETUP        0x06  // 'RF setup' register address
                 ;#define STATUS          0x07  // 'Status' register address
                 ;#define OBSERVE_TX      0x08  // 'Observe TX' register address
                 ;#define RPD          	0x09  // 'Carrier Detect' register address
                 ;#define RX_ADDR_P0      0x0A  // 'RX address pipe0' register address
                 ;#define RX_ADDR_P1      0x0B  // 'RX address pipe1' register address
                 ;#define RX_ADDR_P2      0x0C  // 'RX address pipe2' register address
                 ;#define RX_ADDR_P3      0x0D  // 'RX address pipe3' register address
                 ;#define RX_ADDR_P4      0x0E  // 'RX address pipe4' register address
                 ;#define RX_ADDR_P5      0x0F  // 'RX address pipe5' register address
                 ;#define TX_ADDR         0x10  // 'TX address' register address
                 ;#define RX_PW_P0        0x11  // 'RX payload width, pipe0' register address
                 ;#define RX_PW_P1        0x12  // 'RX payload width, pipe1' register address
                 ;#define RX_PW_P2        0x13  // 'RX payload width, pipe2' register address
                 ;#define RX_PW_P3        0x14  // 'RX payload width, pipe3' register address
                 ;#define RX_PW_P4        0x15  // 'RX payload width, pipe4' register address
                 ;#define RX_PW_P5        0x16  // 'RX payload width, pipe5' register address
                 ;#define FIFO_STATUS     0x17  // 'FIFO Status Register' register address
                 ;#define FEATURE         0x1D  // 'FEATURE' register address
                 ;#define DYNPD           0x1C  // 'DYNAMIC PAYLOAD' register address
                 ;/*----------------------
                 ;M?i d?a ch? truy?n-nh?n g?m 5byte
                 ;Ch? d? Multireceive thì 1 PRX có th? nh?n du?c cùng lúc t? 6 PTX khác nhau
                 ;D? li?u s? trao d?i qua các Pipe, t? Pipe_0 d?n Pipe_5
                 ;T? Pipe_2 tr? di, d?a ch? nh?n s? có 4 byte d?u gi?ng d?a ch? c?a Pipe_1
                 ;
                 ;? bên G?I
                 ;PTX_0: 5byte (Address1)
                 ;PTX_1: 5byte (Address2)
                 ;PTX_2: 4byte (Address2) + 1 byte (Address3)
                 ;PTX_3: 4byte (Address2) + 1 byte (Address4)
                 ;PTX_4: 4byte (Address2) + 1 byte (Address5)
                 ;PTX_5: 4byte (Address2) + 1 byte (Address6)
                 ;
                 ;? bên NH?N do ch? có 1 con nên ta quan tâm d?n d?a ch? các pipe nh?n khác nhau
                 ;Pipe0_RX_Add: 5byte (Address1)
                 ;Pipe1_RX_Add: 5byte (Address2)
                 ;Pipe2_RX_Add: 4byte (Address2) + 1 byte (Address3)
                 ;Pipe3_RX_Add: 4byte (Address2) + 1 byte (Address4)
                 ;Pipe4_RX_Add: 4byte (Address2) + 1 byte (Address5)
                 ;Pipe5_RX_Add: 4byte (Address2) + 1 byte (Address6)
                 ;
                 ;----------------------*/
                 ;unsigned char Send_Add, Address1, Address2, Address3, Address4;
                 ;/*-------SPI---------*/
                 ;void SPI_Write(unsigned char Buff);
                 ;unsigned char SPI_Read(void);
                 ;void RF_Command(unsigned char command);
                 ;void RF_Write(unsigned char Reg_Add, unsigned char Value);
                 ;void RF_Write_Add(unsigned char Reg_Add, unsigned char Value);
                 ;void Common_Config();
                 ;/*-------TX_Mode---------*/
                 ;void RF_Write_Add_TX_2(unsigned char Reg_Add, unsigned char Address, unsigned char Address2);
                 ;void TX_Address(unsigned char Address);
                 ;void TX_Address_2(unsigned char Address, unsigned char Address2);
                 ;void TX_Mode();
                 ;void TX_Config();
                 ;void TX_Config_2();
                 ;void TX_Send();
                 ;/*-------RX_Mode---------*/
                 ;void RF_Write_Add_RX_2(unsigned char Reg_Add, unsigned char Address, unsigned char Address2);
                 ;void RX_Address(unsigned char Address_Pipe, unsigned char Address);
                 ;void RX_Address_2(unsigned char Address_Pipe, unsigned char Address, unsigned char Address2);
                 ;void RX_Mode();
                 ;void RX_Config();
                 ;void RX_Config_4();
                 ;void RX_Read();
                 ;
                 ;
                 ;
                 ;/*----------------------
                 ;C?u trúc d? li?u d?ng typedef s? chuy?n d? li?u struct trong m?ng station_info v?i
                 ;các thu?c tính c?a struct bên trong và gán vào station_receiver cho bên nh?n ho?c
                 ;station_send cho bên g?i.
                 ;----------------------*/
                 ;typedef struct{
                 ;    int temp;
                 ;    int humid;
                 ;    int light;
                 ;    int soil;
                 ;}station_info;
                 ;
                 ;station_info station_receive;
                 ;station_info station_send;
                 ;/*----------------------
                 ;Ðây là hàm ghi d? li?u vào SPI
                 ;Do không dùng modul SPI c?ng trên các chân I/O c?a AVR
                 ;Nên s? d?ng hàm này d? ghi d? li?u vào
                 ;Ð?ng th?i d?c giá tr? mà SPI tr? v?, tham v?ng check du?c ACK
                 ;----------------------*/
                 ;void SPI_Write(unsigned char Buff){
                 ; 0000 000D void SPI_Write(unsigned char Buff){
                 
                 	.CSEG
                 _SPI_Write:
                 ; .FSTART _SPI_Write
                 ;    unsigned char bit_ctr;
                 ;    for(bit_ctr=0;bit_ctr<8;bit_ctr++){
000058 93aa      	ST   -Y,R26
000059 931a      	ST   -Y,R17
                 ;	Buff -> Y+1
                 ;	bit_ctr -> R17
00005a e010      	LDI  R17,LOW(0)
                 _0x4:
00005b 3018      	CPI  R17,8
00005c f488      	BRSH _0x5
                 ;        MOSI = (Buff & 0x80);
00005d 81e9      	LDD  R30,Y+1
00005e 78e0      	ANDI R30,LOW(0x80)
00005f f411      	BRNE _0x6
000060 9896      	CBI  0x12,6
000061 c001      	RJMP _0x7
                 _0x6:
000062 9a96      	SBI  0x12,6
                 _0x7:
                 ;        delay_us(5);
000063 d142      	RCALL SUBOPT_0x0
                 ;        Buff = (Buff << 1);
000064 81e9      	LDD  R30,Y+1
000065 0fee      	LSL  R30
000066 83e9      	STD  Y+1,R30
                 ;        SCK = 1;
000067 d142      	RCALL SUBOPT_0x1
                 ;        delay_us(5);
                 ;        Buff |= MISO;
000068 81a9      	LDD  R26,Y+1
000069 2bea      	OR   R30,R26
00006a 83e9      	STD  Y+1,R30
                 ;        SCK = 0;
00006b 9893      	CBI  0x12,3
                 ;    }
00006c 5f1f      	SUBI R17,-1
00006d cfed      	RJMP _0x4
                 _0x5:
                 ;}
00006e 8118      	LDD  R17,Y+0
00006f c02a      	RJMP _0x20A0002
                 ; .FEND
                 ;/*----------------------
                 ;Ðây là hàm d?c d? li?u ra t? SPI
                 ;Do không dùng modul SPI c?ng trên các chân I/O c?a AVR
                 ;Nên s? d?ng hàm này d? d?c d? li?u ra
                 ;----------------------*/
                 ;unsigned char SPI_Read(void){
                 _SPI_Read:
                 ; .FSTART _SPI_Read
                 ;    unsigned char Buff=0;
                 ;    unsigned char bit_ctr;
                 ;    for(bit_ctr=0;bit_ctr<8;bit_ctr++){
000070 d185      	RCALL __SAVELOCR2
                 ;	Buff -> R17
                 ;	bit_ctr -> R16
000071 e010      	LDI  R17,0
000072 e000      	LDI  R16,LOW(0)
                 _0xD:
000073 3008      	CPI  R16,8
000074 f438      	BRSH _0xE
                 ;        delay_us(5);
000075 d130      	RCALL SUBOPT_0x0
                 ;        Buff = (Buff << 1);
000076 0f11      	LSL  R17
                 ;        SCK = 1;
000077 d132      	RCALL SUBOPT_0x1
                 ;        delay_us(5);
                 ;        Buff |= MISO;
000078 2b1e      	OR   R17,R30
                 ;        SCK = 0;
000079 9893      	CBI  0x12,3
                 ;    }
00007a 5f0f      	SUBI R16,-1
00007b cff7      	RJMP _0xD
                 _0xE:
                 ;    return(Buff);
00007c 2fe1      	MOV  R30,R17
00007d 9109      	LD   R16,Y+
00007e 9119      	LD   R17,Y+
00007f 9508      	RET
                 ;}
                 ; .FEND
                 ;/*----------------------
                 ;RF_Command dùng d? ghi Command tr?c ti?p vào nRF24L01
                 ;----------------------*/
                 ;void RF_Command(unsigned char command){
                 _RF_Command:
                 ; .FSTART _RF_Command
                 ;    CSN=0;
000080 d12f      	RCALL SUBOPT_0x2
                 ;	command -> Y+0
                 ;    SPI_Write(command);
000081 d131      	RCALL SUBOPT_0x3
                 ;    CSN=1;
                 ;    delay_us(10);
                 ;}
000082 9621      	ADIW R28,1
000083 9508      	RET
                 ; .FEND
                 ;/*----------------------
                 ;RF_Write dùng d? ghi d? li?u vào thanh ghi c?a nRF24L01
                 ;----------------------*/
                 ;void RF_Write(unsigned char Reg_Add, unsigned char Value){
                 _RF_Write:
                 ; .FSTART _RF_Write
                 ;    CSN=0;
000084 d12b      	RCALL SUBOPT_0x2
                 ;	Reg_Add -> Y+1
                 ;	Value -> Y+0
                 ;    SPI_Write(0b00100000|Reg_Add);
000085 d134      	RCALL SUBOPT_0x4
                 ;    SPI_Write(Value);
000086 d12c      	RCALL SUBOPT_0x3
                 ;    CSN=1;
                 ;    delay_us(10);
                 ;}
000087 c012      	RJMP _0x20A0002
                 ; .FEND
                 ;/*----------------------
                 ;RF_Write_Add dùng d? ghi d?a ch? cho nRF24L01
                 ;L?nh này dùng du?c ? c? PTX và PRX vì truy?n nh?n 1-1
                 ;? dây ghi cùng lúc 5 byte d?a ch? gi?ng h?t nhau vào cùng 1 thanh ghi
                 ;Thu?ng dùng khi truy?n-nh?n 1-1
                 ;----------------------*/
                 ;void RF_Write_Add(unsigned char Reg_Add, unsigned char Value){
                 _RF_Write_Add:
                 ; .FSTART _RF_Write_Add
                 ;    CSN=0;
000088 d127      	RCALL SUBOPT_0x2
                 ;	Reg_Add -> Y+1
                 ;	Value -> Y+0
                 ;    SPI_Write(0b00100000|Reg_Add);
000089 d130      	RCALL SUBOPT_0x4
                 ;    SPI_Write(Value);
00008a d133      	RCALL SUBOPT_0x5
                 ;    SPI_Write(Value);
00008b d132      	RCALL SUBOPT_0x5
                 ;    SPI_Write(Value);
00008c d131      	RCALL SUBOPT_0x5
                 ;    SPI_Write(Value);
00008d d130      	RCALL SUBOPT_0x5
                 ;    SPI_Write(Value);
00008e d124      	RCALL SUBOPT_0x3
                 ;    CSN=1;
                 ;    delay_us(10);
                 ;}
00008f c00a      	RJMP _0x20A0002
                 ; .FEND
                 ;/*----------------------
                 ;RF_Write_Add_TX_2 dùng d? ghi d?a ch? TRUY?N cho nRF24L01 trong ch? d? Multireceive
                 ;Khi g?i b?t d?u t? PTX_2 tr? di thì b?t bu?c 4byte d?a ch? sau ph?i gi?ng d?a ch?
                 ;c?a PTX_1 nên ph?i ghi 4 byte d?a ch? sau theo Address2 (là d?a ch? c?a PTX_1)
                 ;Chú ý: Address ? dây ng?m d?nh là d?a ch? c?a PTX_2...5
                 ;----------------------*/
                 ;void RF_Write_Add_TX_2(unsigned char Reg_Add, unsigned char Address, unsigned char Address2){
                 ;    CSN=0;
                 ;	Reg_Add -> Y+2
                 ;	Address -> Y+1
                 ;	Address2 -> Y+0
                 ;    SPI_Write(0b00100000|Reg_Add);
                 ;    SPI_Write(Address);
                 ;    SPI_Write(Address2);
                 ;    SPI_Write(Address2);
                 ;    SPI_Write(Address2);
                 ;    SPI_Write(Address2);
                 ;    CSN=1;
                 ;    delay_us(10);
                 ;}
                 ;/*----------------------
                 ;RF_Write_Add_RX_2 dùng d? ghi d?a ch? NH?N cho nRF24L01 trong ch? d? Multireceive
                 ;Khi g?i b?t d?u t? PTX_2 tr? di thì b?t bu?c 4byte d?a ch? sau ph?i gi?ng d?a ch?
                 ;c?a PTX_1 nên ph?i ghi 4 byte d?a ch? sau theo Address2 (là d?a ch? c?a PTX_1)
                 ;Chú ý: Address ? dây ng?m d?nh là d?a ch? c?a PTX_2...5
                 ;Có l? do bên PTX Address du?c ghi vào d?u tiên nên ? PRX Address ph?i du?c ghi vào
                 ;cu?i cùng. Theo logic truy?n - nh?n n?i ti?p
                 ;----------------------*/
                 ;void RF_Write_Add_RX_2(unsigned char Reg_Add, unsigned char Address, unsigned char Address2){
                 ;    CSN=0;
                 ;	Reg_Add -> Y+2
                 ;	Address -> Y+1
                 ;	Address2 -> Y+0
                 ;    SPI_Write(0b00100000|Reg_Add);
                 ;    SPI_Write(Address2);
                 ;    SPI_Write(Address2);
                 ;    SPI_Write(Address2);
                 ;    SPI_Write(Address2);
                 ;    SPI_Write(Address);
                 ;    CSN=1;
                 ;    delay_us(10);
                 ;}
                 ;/*----------------------
                 ;TX_Address dùng d? ghi d?a ch? vào thanh ghi d?a ch? c?a PTX ? ch? d? truy?n nh?n 1-1
                 ;ho?c ch? d? Multireceive thì ? các PTX_0 và PTX_1
                 ;----------------------*/
                 ;void TX_Address(unsigned char Address){
                 ;    CSN=0;
                 ;	Address -> Y+0
                 ;    RF_Write(SETUP_AW,0b00000011); //ghi vào d? r?ng d?a ch? -  5byte
                 ;    CSN=1;
                 ;    delay_us(10);
                 ;    CSN=0;
                 ;    RF_Write_Add(TX_ADDR, Address); //thanh ghi d?a ch? truy?n
                 ;}
                 ;/*----------------------
                 ;TX_Address_2 dùng d? ghi d?a ch? vào thanh ghi d?a ch? c?a PTX ? ch? d? Multireceive
                 ;L?nh này b?t d?u ghi ? các PTX_2 tr? di d?n PTX_5
                 ;Ð? r?ng d?a ch? cung là 5byte
                 ;----------------------*/
                 ;void TX_Address_2(unsigned char Address, unsigned char Address2){
                 ;    CSN=0;
                 ;	Address -> Y+1
                 ;	Address2 -> Y+0
                 ;    RF_Write(SETUP_AW,0b00000011);
                 ;    CSN=1;
                 ;    delay_us(10);
                 ;    CSN=0;
                 ;    RF_Write_Add_TX_2(TX_ADDR, Address, Address2);
                 ;}
                 ;/*----------------------
                 ;RX_Address dùng d? ghi d?a ch? vào thanh ghi d?a ch? c?a PRX ? ch? d? truy?n nh?n 1-1
                 ;ho?c ch? d? Multireceive thì ? các Pipe_0 và Pipe_1
                 ;Ð? r?ng d?a ch? là 5byte
                 ;----------------------*/
                 ;void RX_Address(unsigned char Address_Pipe, unsigned char Address){
                 _RX_Address:
                 ; .FSTART _RX_Address
                 ;    CSN=0;
000090 d11f      	RCALL SUBOPT_0x2
                 ;	Address_Pipe -> Y+1
                 ;	Address -> Y+0
                 ;    RF_Write(SETUP_AW,0b00000011);
000091 e0e3      	LDI  R30,LOW(3)
000092 93ea      	ST   -Y,R30
000093 e0a3      	LDI  R26,LOW(3)
000094 dfef      	RCALL _RF_Write
                 ;    CSN=1;
000095 d12a      	RCALL SUBOPT_0x6
                 ;    delay_us(10);
                 ;    CSN=0;
                 ;    RF_Write_Add(Address_Pipe, Address);
000096 81e9      	LDD  R30,Y+1
000097 93ea      	ST   -Y,R30
000098 81a9      	LDD  R26,Y+1
000099 dfee      	RCALL _RF_Write_Add
                 ;}
                 _0x20A0002:
00009a 9622      	ADIW R28,2
00009b 9508      	RET
                 ; .FEND
                 ;/*----------------------
                 ;RX_Address_2 dùng d? ghi d?a ch? vào thanh ghi d?a ch? c?a PRX ? ch? d? Multireceive
                 ;L?nh này b?t d?u ghi ? các Pipe_2 tr? di d?n Pipe_5
                 ;Ð? r?ng d?a ch? cung là 5byte
                 ;Address2 ng?m hi?u là d?a ch? c?a pipe 1
                 ;Address ng?m hi?u là d?a ch? c?a Pipe t? 2 - Pipe 5
                 ;----------------------*/
                 ;void RX_Address_2(unsigned char Address_Pipe, unsigned char Address, unsigned char Address2){
                 ;    CSN=0;
                 ;	Address_Pipe -> Y+2
                 ;	Address -> Y+1
                 ;	Address2 -> Y+0
                 ;    RF_Write(SETUP_AW,0b00000011);
                 ;    CSN=1;
                 ;    delay_us(10);
                 ;    CSN=0;
                 ;    RF_Write_Add_RX_2(Address_Pipe, Address, Address2);  //ghi vao pipe number, d?a ch? và d?a ch? pipe 1
                 ;}
                 ;/*----------------------
                 ;Config cho nRF24L01 ? ch? d? ho?t d?ng
                 ;M?c d?nh là ch? d? truy?n d? li?u, thanh ghi CONFIG 0x1E
                 ;Flush TX và RX d? xoá h?t d? li?u trong b? d?m
                 ;----------------------*/
                 ;void Common_Config(){
                 _Common_Config:
                 ; .FSTART _Common_Config
                 ;    CE=1;
00009c 9a92      	SBI  0x12,2
                 ;	delay_us(700);
                +
00009d e788     +LDI R24 , LOW ( 1400 )
00009e e095     +LDI R25 , HIGH ( 1400 )
                +__DELAY_USW_LOOP :
00009f 9701     +SBIW R24 , 1
0000a0 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 1400
                 ;	CE=0;
0000a1 9892      	CBI  0x12,2
                 ;    CSN=1;
0000a2 9a97      	SBI  0x12,7
                 ;    SCK=0;
0000a3 9893      	CBI  0x12,3
                 ;    delay_us(100);
                +
0000a4 ec88     +LDI R24 , LOW ( 200 )
0000a5 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
0000a6 9701     +SBIW R24 , 1
0000a7 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
                 ;    RF_Write(STATUS,0b01111110); //STATUS 0x7E; clear all IRQ flag
0000a8 d11d      	RCALL SUBOPT_0x7
                 ;    RF_Command(0b11100010);    //0xE2; flush RX
                 ;	RF_Command(0b11100001);    //Flush TX 0xE1
0000a9 eea1      	LDI  R26,LOW(225)
0000aa dfd5      	RCALL _RF_Command
                 ;    RF_Write(CONFIG,0b00011111); //0x1E; truy?n d? li?u
0000ab d120      	RCALL SUBOPT_0x8
                 ;    delay_ms(2);
0000ac e0a2      	LDI  R26,LOW(2)
0000ad d122      	RCALL SUBOPT_0x9
                 ;	RF_Write(RF_CH,0b00000010); //RF_CH 0x05 Chanel 0 RF = 2400 + RF_CH* (1or 2 M)
0000ae e0e5      	LDI  R30,LOW(5)
0000af 93ea      	ST   -Y,R30
0000b0 e0a2      	LDI  R26,LOW(2)
0000b1 dfd2      	RCALL _RF_Write
                 ;	RF_Write(RF_SETUP,0b00000111); //RF_SETUP 0x07 = 1M, 0dBm
0000b2 e0e6      	LDI  R30,LOW(6)
0000b3 93ea      	ST   -Y,R30
0000b4 e0a7      	LDI  R26,LOW(7)
0000b5 dfce      	RCALL _RF_Write
                 ;    RF_Write(FEATURE, 0b00000100); //0x1D Dynamic payload length
0000b6 e1ed      	LDI  R30,LOW(29)
0000b7 93ea      	ST   -Y,R30
0000b8 e0a4      	LDI  R26,LOW(4)
0000b9 dfca      	RCALL _RF_Write
                 ;	RF_Write(EN_AA, 0b00000000); //0x1D Dynamic payload length
0000ba d117      	RCALL SUBOPT_0xA
0000bb e0a0      	LDI  R26,LOW(0)
0000bc dfc7      	RCALL _RF_Write
                 ;}
0000bd 9508      	RET
                 ; .FEND
                 ;/*----------------------
                 ;Ðua nRF24L01 v? ch? d? truy?n d? li?u
                 ;Lúc này c?n xoá h?t các thanh ghi trong IRQ và dua chân CE ? m?c th?p
                 ;----------------------*/
                 ;void TX_Mode(){
                 ;    CE=0;
                 ;    RF_Write(CONFIG,0b00011110);
                 ;    delay_us(130);    //nrf can de khoi dong vao rx mode hoac txmode
                 ;}
                 ;/*----------------------
                 ;Ðua nRF24L01 v? ch? d? nh?n d? li?u
                 ;Lúc này c?n xoá h?t các thanh ghi trong IRQ và dua chân CE lên m?c cao
                 ;----------------------*/
                 ;void RX_Mode(){
                 _RX_Mode:
                 ; .FSTART _RX_Mode
                 ;    RF_Write(CONFIG,0b00011111);
0000be d10d      	RCALL SUBOPT_0x8
                 ;    CE=1;
0000bf 9a92      	SBI  0x12,2
                 ;    delay_us(130);    //nrf can de khoi dong vao rx mode hoac txmode
                +
0000c0 e084     +LDI R24 , LOW ( 260 )
0000c1 e091     +LDI R25 , HIGH ( 260 )
                +__DELAY_USW_LOOP :
0000c2 9701     +SBIW R24 , 1
0000c3 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 260
                 ;}
0000c4 9508      	RET
                 ; .FEND
                 ;/*----------------------
                 ;Config cho nRF24L01 ? ch? d? TRUY?N d? li?u 1-1 ho?c ch? d? Multireceive
                 ;thì config cho các PTX_0 và PTX_1
                 ;Xoá h?t d? li?u trong thanh ghi IRQ
                 ;Flush h?t d? li?u ? b? d?m nh?n và truy?n.
                 ;Cài d?t dynamic payload ? Pipe_0
                 ;Enable Pipe_0 d? truy?n d? li?u
                 ;----------------------*/
                 ;void TX_Config(){
                 ;    RF_Write(STATUS,0b01111110); //xoá IRQ flag
                 ;    RF_Command(0b11100001); //Flush TX 0xE1
                 ;    TX_Address(Send_Add);   //Ghi d?a ch? g?i d? li?u vào nRF24L01
                 ;	RF_Write(DYNPD,0b00000001); //Ð?t ch? d? dynamic paypload ? pipe 0
                 ;	RF_Write(EN_RXADDR,0b00000001); //Enable Pipe 0
                 ;}
                 ;/*----------------------
                 ;TX_Config_2()
                 ;Config cho nRF24L01 ? ch? d? TRUY?N d? li?u Multireceive
                 ;Dùng cho các PTX t? PTX_2 d?n PTX_5
                 ;Xoá h?t d? li?u trong thanh ghi IRQ
                 ;Flush h?t d? li?u ? b? d?m nh?n và truy?n.
                 ;G?i di thì dùng Pipe_0 ? PTX nên ch? cài d?t dynamic payload ? Pipe_0
                 ;Enable Pipe_0 d? truy?n d? li?u
                 ;----------------------*/
                 ;void TX_Config_2(){
                 ;    RF_Write(STATUS,0b01111110); //xoá IRQ flag
                 ;    RF_Command(0b11100001); //Flush TX 0xE1
                 ;    TX_Address_2(Send_Add, Address2); //Ghi d?a ch? g?i d? li?u vào nRF24L01
                 ;    RF_Write(DYNPD,0b00000001); //Ð?t ch? d? dynamic paypload ? pipe 0
                 ;    RF_Write(EN_RXADDR,0b00000001); //Enable Pipe 0
                 ;}
                 ;/*----------------------
                 ;RX_Config()
                 ;Config cho nRF24L01 ? ch? d? NH?N d? li?u 1-1
                 ;Xoá h?t d? li?u trong thanh ghi IRQ
                 ;Flush h?t d? li?u ? b? d?m nh?n và truy?n.
                 ;M? các Pipe t? 0 và cài d?t ch? d? dynamic payload
                 ;? Pipe_0 d?a ch? du?c ghi vào theo 5 byte Address1
                 ;----------------------*/
                 ;void RX_Config(){
                 _RX_Config:
                 ; .FSTART _RX_Config
                 ;    RF_Write(STATUS,0b01111110); //xoá IRQ flag
0000c5 d100      	RCALL SUBOPT_0x7
                 ;    RF_Command(0b11100010); //Flush RX
                 ;    RF_Write(DYNPD,0b00000001); //Ð?t ch? d? dynamic paypload ? pipe 0
0000c6 e1ec      	LDI  R30,LOW(28)
0000c7 93ea      	ST   -Y,R30
0000c8 e0a1      	LDI  R26,LOW(1)
0000c9 dfba      	RCALL _RF_Write
                 ;    RF_Write(EN_RXADDR,0b00000001); //Enable RX ? Pipe 0
0000ca e0e2      	LDI  R30,LOW(2)
0000cb 93ea      	ST   -Y,R30
0000cc e0a1      	LDI  R26,LOW(1)
0000cd dfb6      	RCALL _RF_Write
                 ;    RX_Address(RX_ADDR_P0, Address1);
0000ce e0ea      	LDI  R30,LOW(10)
0000cf 93ea      	ST   -Y,R30
0000d0 2da4      	MOV  R26,R4
0000d1 dfbe      	RCALL _RX_Address
                 ;}
0000d2 9508      	RET
                 ; .FEND
                 ;/*----------------------
                 ;RX_Config_4()
                 ;Config cho nRF24L01 ? ch? d? NH?N d? li?u Multireceive (4 Pipe)
                 ;Xoá h?t d? li?u trong thanh ghi IRQ
                 ;Flush h?t d? li?u ? b? d?m nh?n và truy?n.
                 ;M? các Pipe t? 0 d?n 4 và cài d?t ch? d? dynamic payload
                 ;? Pipe_0 d?a ch? du?c ghi vào theo 5 byte Address1
                 ;? Pipe_1 d?a ch? du?c ghi vào theo 5 byte Address2
                 ;? Pipe_2 d?a ch? du?c ghi vào theo 4 byte Address2 và 1 byte Address3
                 ;? Pipe_3 d?a ch? du?c ghi vào theo 4 byte Address2 và 1 byte Address4
                 ;----------------------*/
                 ;void RX_Config_4(){
                 ;    RF_Write(STATUS,0b01111110); //xoá IRQ flag
                 ;    RF_Command(0b11100010); //0xE2 = Flush RX
                 ;    RF_Write(DYNPD,0b00001111); //Ð?t ch? d? dynamic paypload ? pipe 0-4
                 ;    RF_Write(EN_RXADDR,0b00001111); //Enable RX ? Pipe 0 - pipe 4
                 ;    RX_Address(RX_ADDR_P0, Address1);
                 ;    RX_Address(RX_ADDR_P1, Address2);
                 ;    RX_Address_2(RX_ADDR_P2, Address3, Address2);
                 ;    RX_Address_2(RX_ADDR_P3, Address4, Address2);
                 ;}
                 ;/*----------------------
                 ;RX_Config_6()
                 ;Config cho nRF24L01 ? ch? d? NH?N d? li?u Multireceive (6 Pipe)
                 ;Xoá h?t d? li?u trong thanh ghi IRQ
                 ;Flush h?t d? li?u ? b? d?m nh?n và truy?n.
                 ;M? các Pipe t? 0 d?n 4 và cài d?t ch? d? dynamic payload
                 ;? Pipe_0 d?a ch? du?c ghi vào theo 5 byte Address1
                 ;? Pipe_1 d?a ch? du?c ghi vào theo 5 byte Address2
                 ;? Pipe_2 d?a ch? du?c ghi vào theo 4 byte Address2 và 1 byte Address3
                 ;? Pipe_3 d?a ch? du?c ghi vào theo 4 byte Address2 và 1 byte Address4
                 ;? Pipe_4 d?a ch? du?c ghi vào theo 4 byte Address2 và 1 byte Address5
                 ;? Pipe_5 d?a ch? du?c ghi vào theo 4 byte Address2 và 1 byte Address6
                 ;----------------------*/
                 ;
                 ;/*----------------------
                 ;TX_Send()
                 ;Config cho nRF24L01 ? ch? d? TRUY?N d? li?u ? ch? d? 1-1
                 ;Ho?c Multireceive nhung ? các PTX_0 và PTX_1
                 ;Xoá h?t d? li?u trong thanh ghi IRQ
                 ;Flush h?t d? li?u ? b? d?m truy?n.
                 ;Ghi d? li?u c?n g?i vào payload truy?n
                 ;Sau khi truy?n di thì xoá h?t các IRQ
                 ;Ghi d?a ch? g?i d? li?u vào nRF24L01 - KHÔNG HI?U CH? NÀY
                 ;Sau khi g?i d? li?u di thì FLUSH h?t b? d?m G?I
                 ;----------------------*/
                 ;void TX_Send(){
                 ;    TX_Address(Send_Add); //Ghi d?a ch? g?i d? li?u vào nRF24L01
                 ;    CSN=1;
                 ;    delay_us(10);
                 ;    CSN=0;
                 ;    SPI_Write(0b11100001); //0xE1=Define flush TX register command
                 ;    CSN=1;
                 ;    delay_us(10);
                 ;    CSN=0;
                 ;    SPI_Write(0b10100000); //0xA0 = Define TX payload register address
                 ;    SPI_Write(station_send.temp); //ghi d? li?u vào payload
                 ;    SPI_Write(station_send.humid);
                 ;    SPI_Write(station_send.light);
                 ;    SPI_Write(station_send.soil);
                 ;    CSN=1;
                 ;    CE=1;
                 ;    delay_us(500);
                 ;    CE=0;
                 ;    RF_Write(0x07,0b01111110); //STATUS, 0x7E-clear IRQ flag (Tam test 0x70 van chay)
                 ;    TX_Address(Send_Add); //Ghi d?a ch? g?i d? li?u vào nRF24L01
                 ;    RF_Command(0b11100001);//Flush TX 0xE1
                 ;}
                 ;/*----------------------
                 ;TX_Send_2()
                 ;Config cho nRF24L01 ? ch? d? TRUY?N d? li?u Multireceive t? PTX_2 và PTX_5
                 ;Xoá h?t d? li?u trong thanh ghi IRQ
                 ;Flush h?t d? li?u ? b? d?m truy?n.
                 ;Ghi d? li?u c?n g?i vào payload truy?n
                 ;Sau khi truy?n di thì xoá h?t các IRQ
                 ;Ghi d?a ch? g?i d? li?u vào nRF24L01 - KHÔNG HI?U CH? NÀY
                 ;Sau khi g?i d? li?u di thì FLUSH h?t b? d?m G?I
                 ;----------------------*/
                 ;
                 ;/*----------------------
                 ;RX_Read()
                 ;Ð?c d? li?u t? buffer c?a b? NH?N d? li?u
                 ;Ð?c t? b? d?m RX các giá tr? du?c luu vào khi nh?n du?c
                 ;Sau khi d?c xong thì clear h?t các thanh ghi IRQ
                 ;và Flush b? d?m nh?n
                 ;----------------------*/
                 ;void RX_Read(){
                 _RX_Read:
                 ; .FSTART _RX_Read
                 ;    CE=0;
0000d3 9892      	CBI  0x12,2
                 ;    CSN=1;
0000d4 d0eb      	RCALL SUBOPT_0x6
                 ;    delay_us(10);
                 ;    CSN=0;
                 ;    SPI_Write(0b01100001); //0x61 = Define RX payload register address
0000d5 e6a1      	LDI  R26,LOW(97)
0000d6 df81      	RCALL _SPI_Write
                 ;    delay_us(10);
                +
0000d7 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
0000d8 958a     +DEC R24
0000d9 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
                 ;    station_receive.temp = SPI_Read();
0000da df95      	RCALL _SPI_Read
0000db e0f0      	LDI  R31,0
0000dc 93e0 0160 	STS  _station_receive,R30
0000de 93f0 0161 	STS  _station_receive+1,R31
                 ;    station_receive.humid = SPI_Read();
0000e0 df8f      	RCALL _SPI_Read
                +
0000e1 e6a2     +LDI R26 , LOW ( _station_receive + ( 2 ) )
0000e2 e0b1     +LDI R27 , HIGH ( _station_receive + ( 2 ) )
                 	__POINTW2MN _station_receive,2
0000e3 d0f1      	RCALL SUBOPT_0xB
                 ;    station_receive.light = SPI_Read();
                +
0000e4 e6a4     +LDI R26 , LOW ( _station_receive + ( 4 ) )
0000e5 e0b1     +LDI R27 , HIGH ( _station_receive + ( 4 ) )
                 	__POINTW2MN _station_receive,4
0000e6 d0ee      	RCALL SUBOPT_0xB
                 ;    station_receive.soil = SPI_Read();
                +
0000e7 e6a6     +LDI R26 , LOW ( _station_receive + ( 6 ) )
0000e8 e0b1     +LDI R27 , HIGH ( _station_receive + ( 6 ) )
                 	__POINTW2MN _station_receive,6
0000e9 e0f0      	LDI  R31,0
0000ea 93ed      	ST   X+,R30
0000eb 93fc      	ST   X,R31
                 ;    CSN=1;
0000ec 9a97      	SBI  0x12,7
                 ;    CE=1;
0000ed 9a92      	SBI  0x12,2
                 ;    RF_Write(STATUS,0b01111110); // 0x7E-clear IRQ flag
0000ee d0d7      	RCALL SUBOPT_0x7
                 ;    RF_Command(0b11100010); //0xE2 = Flush RX
                 ;}
0000ef 9508      	RET
                 ; .FEND
                 ;
                 ;
                 ;
                 ;/*------------
                 ;// Chuong trình g?i dành cho tr?m 1
                 ;Send_Add = 0xA1;;  //Ðây chính là Send_Add lúc khai báo à ???
                 ;Common_Config();
                 ;TX_mode();
                 ;TX_config();
                 ;TX_send();
                 ;
                 ;// Chuong trình g?i dành cho tr?m 2
                 ;Send_Add = 0xA2;
                 ;Common_Config();
                 ;TX_mode();
                 ;TX_config();
                 ;TX_send();
                 ;
                 ;// Chuong trình g?i dành cho tr?m 3
                 ;Send_Add=0xA3;
                 ;Address2=0xA2;
                 ;Common_Config();
                 ;TX_mode();
                 ;TX_config_2();
                 ;TX_send_2();
                 ;
                 ;// Chuong trình g?i dành cho tr?m 4
                 ;Send_Add=0xA4;
                 ;Address2=0xA2;
                 ;Common_Config();
                 ;TX_mode();
                 ;TX_config_2();
                 ;TX_send_2();
                 ;// Chuong trình g?i dành cho tr?m 5
                 ;Address2=0xA2;
                 ;Address5=0xA5;
                 ;Common_Config();
                 ;TX_mode();
                 ;TX_config_2();
                 ;TX_send_2();
                 ;// Chuong trình g?i dành cho tr?m 6
                 ;Address2=0xA2;
                 ;Address6=0xA6;
                 ;Common_Config();
                 ;TX_mode();
                 ;TX_config_2();
                 ;TX_send_2();
                 ;// Chuong trình nh?n dành cho 4 tr?m
                 ;Address1 = 0xA1;
                 ;Address2 = 0xA2;
                 ;Address3 = 0xA3;
                 ;Address4 = 0xA4;
                 ;Common_Config();
                 ;RX_Mode();
                 ;RX_Config_4();
                 ;if(IRQ == 0){
                 ;        RX_Read();
                 ;            }
                 ;// Chuong trình nh?n dành cho 6 tr?m
                 ;Address1 = 0xA1;
                 ;Address2 = 0xA2;
                 ;Address3 = 0xA3;
                 ;Address4 = 0xA4;
                 ;Address5 = 0xA5;
                 ;Address6 = 0xA6;
                 ;Common_Config();
                 ;RX_Mode();
                 ;RX_Config_6();
                 ;if(IRQ == 0){
                 ;        RX_Read();
                 ;            }
                 ;--------------*/
                 ;#include <dc.c>
                 ;#define PWM_1 OCR1A
                 ;#define PWM_2 OCR1B
                 ;#define DIR_1 PORTB.0
                 ;#define DIR_2 PORTB.6
                 ;
                 ;#define motor_1 1
                 ;#define motor_2 2
                 ;#define run_thuan 0
                 ;#define run_nguoc 1
                 ;void control_motor(unsigned char motor,unsigned char dir_motor, unsigned char speed);
                 ;void control_motor(unsigned char motor,unsigned char dir_motor, unsigned char speed)
                 ; 0000 000E {
                 _control_motor:
                 ; .FSTART _control_motor
                 ;    switch(motor)
0000f0 93aa      	ST   -Y,R26
                 ;	motor -> Y+2
                 ;	dir_motor -> Y+1
                 ;	speed -> Y+0
0000f1 81ea      	LDD  R30,Y+2
0000f2 e0f0      	LDI  R31,0
                 ;    {
                 ;        case 1:
0000f3 30e1      	CPI  R30,LOW(0x1)
0000f4 e0a0      	LDI  R26,HIGH(0x1)
0000f5 07fa      	CPC  R31,R26
0000f6 f4a9      	BRNE _0x66
                 ;        {   if(dir_motor==0)
0000f7 d0e1      	RCALL SUBOPT_0xC
0000f8 f449      	BRNE _0x67
                 ;            {
                 ;             DIR_1 =  dir_motor;
0000f9 d0df      	RCALL SUBOPT_0xC
0000fa f411      	BRNE _0x68
0000fb 98c0      	CBI  0x18,0
0000fc c001      	RJMP _0x69
                 _0x68:
0000fd 9ac0      	SBI  0x18,0
                 _0x69:
                 ;             PWM_1 = speed;
0000fe d0dd      	RCALL SUBOPT_0xD
0000ff bdfb      	OUT  0x2A+1,R31
000100 bdea      	OUT  0x2A,R30
                 ;             break;
000101 c022      	RJMP _0x65
                 ;            }
                 ;            else
                 _0x67:
                 ;            {
                 ;             DIR_1 =  dir_motor;
000102 d0d6      	RCALL SUBOPT_0xC
000103 f411      	BRNE _0x6B
000104 98c0      	CBI  0x18,0
000105 c001      	RJMP _0x6C
                 _0x6B:
000106 9ac0      	SBI  0x18,0
                 _0x6C:
                 ;             PWM_1 =255- speed;
000107 d0d4      	RCALL SUBOPT_0xD
000108 d0d6      	RCALL SUBOPT_0xE
000109 bdfb      	OUT  0x2A+1,R31
00010a bdea      	OUT  0x2A,R30
                 ;             break;
00010b c018      	RJMP _0x65
                 ;            }
                 ;        }
                 ;        case 2:
                 _0x66:
00010c 30e2      	CPI  R30,LOW(0x2)
00010d e0a0      	LDI  R26,HIGH(0x2)
00010e 07fa      	CPC  R31,R26
00010f f4a1      	BRNE _0x65
                 ;        {
                 ;
                 ;            if(dir_motor==0)
000110 d0c8      	RCALL SUBOPT_0xC
000111 f449      	BRNE _0x6F
                 ;            {
                 ;             DIR_2 =  dir_motor;
000112 d0c6      	RCALL SUBOPT_0xC
000113 f411      	BRNE _0x70
000114 98c6      	CBI  0x18,6
000115 c001      	RJMP _0x71
                 _0x70:
000116 9ac6      	SBI  0x18,6
                 _0x71:
                 ;             PWM_2 = speed;
000117 d0c4      	RCALL SUBOPT_0xD
000118 bdf9      	OUT  0x28+1,R31
000119 bde8      	OUT  0x28,R30
                 ;             break;
00011a c009      	RJMP _0x65
                 ;            }
                 ;            else
                 _0x6F:
                 ;            {
                 ;             DIR_2 =  dir_motor;
00011b d0bd      	RCALL SUBOPT_0xC
00011c f411      	BRNE _0x73
00011d 98c6      	CBI  0x18,6
00011e c001      	RJMP _0x74
                 _0x73:
00011f 9ac6      	SBI  0x18,6
                 _0x74:
                 ;             PWM_2 =255- speed;
000120 d0bb      	RCALL SUBOPT_0xD
000121 d0bd      	RCALL SUBOPT_0xE
000122 bdf9      	OUT  0x28+1,R31
000123 bde8      	OUT  0x28,R30
                 ;             break;
                 ;            }
                 ;        }
                 ;
                 ;    }
                 _0x65:
                 ;}
000124 9623      	ADIW R28,3
000125 9508      	RET
                 ; .FEND
                 ;void bat()
                 ;{
                 _bat:
                 ; .FSTART _bat
                 ;control_motor(1,1,255);
000126 d0ab      	RCALL SUBOPT_0xA
000127 d0aa      	RCALL SUBOPT_0xA
000128 efaf      	LDI  R26,LOW(255)
000129 dfc6      	RCALL _control_motor
                 ;control_motor(2,1,255);
00012a e0e2      	LDI  R30,LOW(2)
00012b 93ea      	ST   -Y,R30
00012c d0a5      	RCALL SUBOPT_0xA
00012d efaf      	LDI  R26,LOW(255)
00012e c00a      	RJMP _0x20A0001
                 ;
                 ;}
                 ; .FEND
                 ;void tat()
                 ;{
                 _tat:
                 ; .FSTART _tat
                 ;control_motor(1,0,0);
00012f d0a2      	RCALL SUBOPT_0xA
000130 e0e0      	LDI  R30,LOW(0)
000131 93ea      	ST   -Y,R30
000132 e0a0      	LDI  R26,LOW(0)
000133 dfbc      	RCALL _control_motor
                 ;control_motor(2,0,0);
000134 e0e2      	LDI  R30,LOW(2)
000135 93ea      	ST   -Y,R30
000136 e0e0      	LDI  R30,LOW(0)
000137 93ea      	ST   -Y,R30
000138 e0a0      	LDI  R26,LOW(0)
                 _0x20A0001:
000139 dfb6      	RCALL _control_motor
                 ;}
00013a 9508      	RET
                 ; .FEND
                 ;int dem;
                 ;unsigned char p=1;
                 ;int dem=0;
                 ;int z = 0;
                 ;int dem2=0;
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 0015 {
                 _timer0_ovf_isr:
                 ; .FSTART _timer0_ovf_isr
00013b 920a      	ST   -Y,R0
00013c 921a      	ST   -Y,R1
00013d 92fa      	ST   -Y,R15
00013e 936a      	ST   -Y,R22
00013f 937a      	ST   -Y,R23
000140 938a      	ST   -Y,R24
000141 939a      	ST   -Y,R25
000142 93aa      	ST   -Y,R26
000143 93ba      	ST   -Y,R27
000144 93ea      	ST   -Y,R30
000145 93fa      	ST   -Y,R31
000146 b7ef      	IN   R30,SREG
000147 93ea      	ST   -Y,R30
                 ; 0000 0016 TCNT0=0x00;    //32ms
000148 e0e0      	LDI  R30,LOW(0)
000149 bfe2      	OUT  0x32,R30
                 ; 0000 0017 
                 ; 0000 0018     if (p == 1)
00014a e0e1      	LDI  R30,LOW(1)
00014b 15e8      	CP   R30,R8
00014c f421      	BRNE _0x75
                 ; 0000 0019     {
                 ; 0000 001A         bat();
00014d dfd8      	RCALL _bat
                 ; 0000 001B         dem++;
00014e 01f5      	MOVW R30,R10
00014f 9631      	ADIW R30,1
000150 015f      	MOVW R10,R30
                 ; 0000 001C     }
                 ; 0000 001D     if (dem == 200)   //dem thoi gian 32x200=? s
                 _0x75:
000151 ece8      	LDI  R30,LOW(200)
000152 e0f0      	LDI  R31,HIGH(200)
000153 15ea      	CP   R30,R10
000154 05fb      	CPC  R31,R11
000155 f421      	BRNE _0x76
                 ; 0000 001E     {
                 ; 0000 001F         dem = 0;
000156 24aa      	CLR  R10
000157 24bb      	CLR  R11
                 ; 0000 0020         tat();
000158 dfd6      	RCALL _tat
                 ; 0000 0021          p = 0;
000159 2488      	CLR  R8
                 ; 0000 0022     }
                 ; 0000 0023 }
                 _0x76:
00015a 91e9      	LD   R30,Y+
00015b bfef      	OUT  SREG,R30
00015c 91f9      	LD   R31,Y+
00015d 91e9      	LD   R30,Y+
00015e 91b9      	LD   R27,Y+
00015f 91a9      	LD   R26,Y+
000160 9199      	LD   R25,Y+
000161 9189      	LD   R24,Y+
000162 9179      	LD   R23,Y+
000163 9169      	LD   R22,Y+
000164 90f9      	LD   R15,Y+
000165 9019      	LD   R1,Y+
000166 9009      	LD   R0,Y+
000167 9518      	RETI
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0026 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0027 
                 ; 0000 0028 DDRB=(0<<DDB7) | (1<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
000168 e4e7      	LDI  R30,LOW(71)
000169 bbe7      	OUT  0x17,R30
                 ; 0000 0029 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00016a e0e0      	LDI  R30,LOW(0)
00016b bbe8      	OUT  0x18,R30
                 ; 0000 002A 
                 ; 0000 002B DDRC=(0<<DDC6) | (1<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
00016c e2e0      	LDI  R30,LOW(32)
00016d bbe4      	OUT  0x14,R30
                 ; 0000 002C PORTC=(0<<PORTC6) | (1<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00016e bbe5      	OUT  0x15,R30
                 ; 0000 002D 
                 ; 0000 002E DDRD=(1<<DDD7) | (1<<DDD6) | (0<<DDD5) | (0<<DDD4) | (1<<DDD3) | (1<<DDD2) | (0<<DDD1) | (0<<DDD0);
00016f ecec      	LDI  R30,LOW(204)
000170 bbe1      	OUT  0x11,R30
                 ; 0000 002F PORTD=(1<<PORTD7) | (1<<PORTD6) | (1<<PORTD5) | (1<<PORTD4) | (1<<PORTD3) | (1<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000171 efec      	LDI  R30,LOW(252)
000172 bbe2      	OUT  0x12,R30
                 ; 0000 0030 
                 ; 0000 0031 TCCR0=(1<<CS02) | (0<<CS01) | (1<<CS00);
000173 e0e5      	LDI  R30,LOW(5)
000174 bfe3      	OUT  0x33,R30
                 ; 0000 0032 TCNT0=0x00;
000175 e0e0      	LDI  R30,LOW(0)
000176 bfe2      	OUT  0x32,R30
                 ; 0000 0033 
                 ; 0000 0034 // Timer/Counter 1 initialization
                 ; 0000 0035 // Clock source: System Clock
                 ; 0000 0036 // Clock value: 125.000 kHz
                 ; 0000 0037 // Mode: Fast PWM top=0x03FF
                 ; 0000 0038 // OC1A output: Non-Inverted PWM
                 ; 0000 0039 // OC1B output: Non-Inverted PWM
                 ; 0000 003A // Noise Canceler: Off
                 ; 0000 003B // Input Capture on Falling Edge
                 ; 0000 003C // Timer Period: 8.192 ms
                 ; 0000 003D // Output Pulse(s):
                 ; 0000 003E // OC1A Period: 8.192 ms Width: 0 us// OC1B Period: 8.192 ms Width: 0 us
                 ; 0000 003F // Timer1 Overflow Interrupt: Off
                 ; 0000 0040 // Input Capture Interrupt: Off
                 ; 0000 0041 // Compare A Match Interrupt: Off
                 ; 0000 0042 // Compare B Match Interrupt: Off
                 ; 0000 0043 TCCR1A=(1<<COM1A1) | (0<<COM1A0) | (1<<COM1B1) | (0<<COM1B0) | (1<<WGM11) | (1<<WGM10);
000177 eae3      	LDI  R30,LOW(163)
000178 bdef      	OUT  0x2F,R30
                 ; 0000 0044 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (1<<CS11) | (1<<CS10);
000179 e0eb      	LDI  R30,LOW(11)
00017a bdee      	OUT  0x2E,R30
                 ; 0000 0045 TCNT1H=0x00;
00017b e0e0      	LDI  R30,LOW(0)
00017c bded      	OUT  0x2D,R30
                 ; 0000 0046 TCNT1L=0x00;
00017d bdec      	OUT  0x2C,R30
                 ; 0000 0047 ICR1H=0x00;
00017e bde7      	OUT  0x27,R30
                 ; 0000 0048 ICR1L=0x00;
00017f bde6      	OUT  0x26,R30
                 ; 0000 0049 OCR1AH=0x00;
000180 bdeb      	OUT  0x2B,R30
                 ; 0000 004A OCR1AL=0x00;
000181 bdea      	OUT  0x2A,R30
                 ; 0000 004B OCR1BH=0x00;
000182 bde9      	OUT  0x29,R30
                 ; 0000 004C OCR1BL=0x00;
000183 bde8      	OUT  0x28,R30
                 ; 0000 004D 
                 ; 0000 004E // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 004F TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (1<<TOIE0);
000184 e0e1      	LDI  R30,LOW(1)
000185 bfe9      	OUT  0x39,R30
                 ; 0000 0050 
                 ; 0000 0051 #asm("sei")
000186 9478      	sei
                 ; 0000 0052 Address1 = 0xA1;
000187 eae1      	LDI  R30,LOW(161)
000188 2e4e      	MOV  R4,R30
                 ; 0000 0053 
                 ; 0000 0054 delay_ms(200);
000189 eca8      	LDI  R26,LOW(200)
00018a d045      	RCALL SUBOPT_0x9
                 ; 0000 0055 Common_Config();
00018b df10      	RCALL _Common_Config
                 ; 0000 0056 RX_Mode();
00018c df31      	RCALL _RX_Mode
                 ; 0000 0057 RX_Config();
00018d df37      	RCALL _RX_Config
                 ; 0000 0058 delay_ms(200);
00018e eca8      	LDI  R26,LOW(200)
00018f d040      	RCALL SUBOPT_0x9
                 ; 0000 0059 tat();
000190 df9e      	RCALL _tat
                 ; 0000 005A 
                 ; 0000 005B while (1)
                 _0x77:
                 ; 0000 005C     {
                 ; 0000 005D         if (IRQ == 0)
000191 9985      	SBIC 0x10,5
000192 c011      	RJMP _0x7A
                 ; 0000 005E             {
                 ; 0000 005F                 RX_Read();
000193 df3f      	RCALL _RX_Read
                 ; 0000 0060                 PORTC.5=~PORTC.5;
000194 9bad      	SBIS 0x15,5
000195 c002      	RJMP _0x7B
000196 98ad      	CBI  0x15,5
000197 c001      	RJMP _0x7C
                 _0x7B:
000198 9aad      	SBI  0x15,5
                 _0x7C:
                 ; 0000 0061                 if(station_receive.soil <2)
                +
000199 91a0 0166+LDS R26 , _station_receive + ( 6 )
00019b 91b0 0167+LDS R27 , _station_receive + ( 6 ) + 1
                 	__GETW2MN _station_receive,6
00019d 9712      	SBIW R26,2
00019e f414      	BRGE _0x7D
                 ; 0000 0062                     {
                 ; 0000 0063                       p=1;
00019f e0e1      	LDI  R30,LOW(1)
0001a0 2e8e      	MOV  R8,R30
                 ; 0000 0064                     }
                 ; 0000 0065                 delay_ms(10);
                 _0x7D:
0001a1 e0aa      	LDI  R26,LOW(10)
0001a2 d02d      	RCALL SUBOPT_0x9
                 ; 0000 0066                 RX_Config();
0001a3 df21      	RCALL _RX_Config
                 ; 0000 0067             }
                 ; 0000 0068     }
                 _0x7A:
0001a4 cfec      	RJMP _0x77
                 ; 0000 0069 
                 ; 0000 006A }
                 _0x7E:
0001a5 cfff      	RJMP _0x7E
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 
                 	.CSEG
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _station_receive:
000160           	.BYTE 0x8
                 _station_send:
000168           	.BYTE 0x8
                 __seed_G101:
000170           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x0:
                +
0001a6 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0001a7 958a     +DEC R24
0001a8 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0001a9 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x1:
0001aa 9a93      	SBI  0x12,3
0001ab dffa      	RCALL SUBOPT_0x0
0001ac e0e0      	LDI  R30,0
0001ad 9984      	SBIC 0x10,4
0001ae e0e1      	LDI  R30,1
0001af 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
0001b0 93aa      	ST   -Y,R26
0001b1 9897      	CBI  0x12,7
0001b2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:8 WORDS
                 SUBOPT_0x3:
0001b3 81a8      	LD   R26,Y
0001b4 dea3      	RCALL _SPI_Write
0001b5 9a97      	SBI  0x12,7
                +
0001b6 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
0001b7 958a     +DEC R24
0001b8 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
0001b9 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x4:
0001ba 81e9      	LDD  R30,Y+1
0001bb 62e0      	ORI  R30,0x20
0001bc 2fae      	MOV  R26,R30
0001bd ce9a      	RJMP _SPI_Write
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x5:
0001be 81a8      	LD   R26,Y
0001bf ce98      	RJMP _SPI_Write
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x6:
0001c0 9a97      	SBI  0x12,7
                +
0001c1 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
0001c2 958a     +DEC R24
0001c3 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
0001c4 9897      	CBI  0x12,7
0001c5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:8 WORDS
                 SUBOPT_0x7:
0001c6 e0e7      	LDI  R30,LOW(7)
0001c7 93ea      	ST   -Y,R30
0001c8 e7ae      	LDI  R26,LOW(126)
0001c9 deba      	RCALL _RF_Write
0001ca eea2      	LDI  R26,LOW(226)
0001cb ceb4      	RJMP _RF_Command
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x8:
0001cc e0e0      	LDI  R30,LOW(0)
0001cd 93ea      	ST   -Y,R30
0001ce e1af      	LDI  R26,LOW(31)
0001cf ceb4      	RJMP _RF_Write
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x9:
0001d0 e0b0      	LDI  R27,0
0001d1 c013      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0xA:
0001d2 e0e1      	LDI  R30,LOW(1)
0001d3 93ea      	ST   -Y,R30
0001d4 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xB:
0001d5 e0f0      	LDI  R31,0
0001d6 93ed      	ST   X+,R30
0001d7 93fc      	ST   X,R31
0001d8 ce97      	RJMP _SPI_Read
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0xC:
0001d9 81e9      	LDD  R30,Y+1
0001da 30e0      	CPI  R30,0
0001db 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xD:
0001dc 81e8      	LD   R30,Y
0001dd e0f0      	LDI  R31,0
0001de 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0xE:
0001df efaf      	LDI  R26,LOW(255)
0001e0 e0b0      	LDI  R27,HIGH(255)
0001e1 d00d      	RCALL __SWAPW12
0001e2 1bea      	SUB  R30,R26
0001e3 0bfb      	SBC  R31,R27
0001e4 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
0001e5 9610      	adiw r26,0
0001e6 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0001e7 ed80     +LDI R24 , LOW ( 0x7D0 )
0001e8 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
0001e9 9701     +SBIW R24 , 1
0001ea f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
0001eb 95a8      	wdr
0001ec 9711      	sbiw r26,1
0001ed f7c9      	brne __delay_ms0
                 __delay_ms1:
0001ee 9508      	ret
                 
                 __SWAPW12:
0001ef 2e1b      	MOV  R1,R27
0001f0 2fbf      	MOV  R27,R31
0001f1 2df1      	MOV  R31,R1
                 
                 __SWAPB12:
0001f2 2e1a      	MOV  R1,R26
0001f3 2fae      	MOV  R26,R30
0001f4 2de1      	MOV  R30,R1
0001f5 9508      	RET
                 
                 __SAVELOCR2:
0001f6 931a      	ST   -Y,R17
0001f7 930a      	ST   -Y,R16
0001f8 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8A register use summary:
r0 :   6 r1 :   7 r2 :   0 r3 :   0 r4 :   2 r5 :   0 r6 :   0 r7 :   0 
r8 :   3 r9 :   0 r10:   4 r11:   2 r12:   0 r13:   0 r14:   0 r15:   2 
r16:   5 r17:  11 r18:   0 r19:   0 r20:   0 r21:   0 r22:   4 r23:   2 
r24:  25 r25:   8 r26:  50 r27:  13 r28:   4 r29:   1 r30: 123 r31:  24 
x  :   7 y  :  61 z  :   7 
Registers used: 22 out of 35 (62.9%)

ATmega8A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   5 and   :   0 andi  :   1 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   2 
brge  :   1 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  23 brpl  :   0 brsh  :   2 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :  13 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   5 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   2 
cpc   :   3 cpi   :   5 cpse  :   0 dec   :   5 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   1 
inc   :   0 ld    :  17 ldd   :   9 ldi   :  96 lds   :   2 lpm   :   7 
lsl   :   2 lsr   :   0 mov   :  11 movw  :   5 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   2 ori   :   1 out   :  35 
pop   :   0 push  :   0 rcall :  76 ret   :  21 reti  :   1 rjmp  :  46 
rol   :   0 ror   :   0 sbc   :   1 sbci  :   0 sbi   :  14 sbic  :   2 
sbis  :   1 sbiw  :   9 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  40 std   :   2 
sts   :   2 sub   :   1 subi  :   2 swap  :   0 tst   :   0 wdr   :   1 

Instructions used: 41 out of 114 (36.0%)

ATmega8A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0003f2    960     50   1010    8192  12.3%
[.dseg] 0x000060 0x000174      0     20     20    1024   2.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 12 warnings
