============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Jul  1 17:27:44 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
RUN-1001 : Project manager successfully analyzed 44 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.450667s wall, 0.625000s user + 0.078125s system = 0.703125s CPU (48.5%)

RUN-1004 : used memory is 283 MB, reserved memory is 261 MB, peak memory is 289 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101163659689984"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101163659689984"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 90469191122944"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 11 view nodes, 118 trigger nets, 118 data nets.
KIT-1004 : Chipwatcher code = 0110001001110011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=11,BUS_DIN_NUM=118,BUS_CTRL_NUM=280,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000,32'sb011010100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=302) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=302) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=11,BUS_DIN_NUM=118,BUS_CTRL_NUM=280,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000,32'sb011010100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=118,BUS_CTRL_NUM=280,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000,32'sb011010100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=11,BUS_DIN_NUM=118,BUS_CTRL_NUM=280,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000,32'sb011010100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=302)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=302)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=11,BUS_DIN_NUM=118,BUS_CTRL_NUM=280,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000,32'sb011010100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=118,BUS_CTRL_NUM=280,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000,32'sb011010100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 15229/45 useful/useless nets, 12303/28 useful/useless insts
SYN-1016 : Merged 57 instances.
SYN-1032 : 14533/12 useful/useless nets, 13141/12 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 14517/16 useful/useless nets, 13129/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 864 better
SYN-1014 : Optimize round 2
SYN-1032 : 13815/75 useful/useless nets, 12427/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.486901s wall, 0.734375s user + 0.046875s system = 0.781250s CPU (52.5%)

RUN-1004 : used memory is 300 MB, reserved memory is 276 MB, peak memory is 302 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 47 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 112 instances.
SYN-2501 : Optimize round 1, 226 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 14713/2 useful/useless nets, 13338/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 59979, tnet num: 14713, tinst num: 13337, tnode num: 73782, tedge num: 96107.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14713 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 472 (3.15), #lev = 7 (1.47)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 472 (3.15), #lev = 7 (1.47)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1028 instances into 472 LUTs, name keeping = 70%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 825 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 280 adder to BLE ...
SYN-4008 : Packed 280 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.484917s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (33.3%)

RUN-1004 : used memory is 323 MB, reserved memory is 305 MB, peak memory is 456 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.119514s wall, 1.562500s user + 0.078125s system = 1.640625s CPU (39.8%)

RUN-1004 : used memory is 323 MB, reserved memory is 305 MB, peak memory is 456 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/IRQ[31] will be merged to another kept net IRQ[31]
SYN-5055 WARNING: The kept net IRQ[31] will be merged to another kept net IRQ[30]
SYN-5055 WARNING: The kept net u_logic/IRQ[30] will be merged to another kept net IRQ[30]
SYN-5055 WARNING: The kept net IRQ[30] will be merged to another kept net IRQ[29]
SYN-5055 WARNING: The kept net u_logic/IRQ[29] will be merged to another kept net IRQ[29]
SYN-5055 WARNING: The kept net IRQ[29] will be merged to another kept net IRQ[28]
SYN-5055 WARNING: The kept net u_logic/IRQ[28] will be merged to another kept net IRQ[28]
SYN-5055 WARNING: The kept net IRQ[28] will be merged to another kept net IRQ[27]
SYN-5055 WARNING: The kept net u_logic/IRQ[27] will be merged to another kept net IRQ[27]
SYN-5055 WARNING: The kept net IRQ[27] will be merged to another kept net IRQ[26]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 13361/54 useful/useless nets, 11985/27 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (619 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11985 instances
RUN-0007 : 6979 luts, 3929 seqs, 631 mslices, 297 lslices, 102 pads, 39 brams, 3 dsps
RUN-1001 : There are total 13361 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7812 nets have 2 pins
RUN-1001 : 4184 nets have [3 - 5] pins
RUN-1001 : 799 nets have [6 - 10] pins
RUN-1001 : 326 nets have [11 - 20] pins
RUN-1001 : 219 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     231     
RUN-1001 :   No   |  No   |  Yes  |    1555     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     779     
RUN-1001 :   Yes  |  No   |  Yes  |    1332     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  70   |     18     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 93
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11983 instances, 6979 luts, 3929 seqs, 928 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-0007 : Cell area utilization is 45%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 56609, tnet num: 13359, tinst num: 11983, tnode num: 70144, tedge num: 92274.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.147279s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (19.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.03464e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11983.
PHY-3001 : Level 1 #clusters 1867.
PHY-3001 : End clustering;  0.091399s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (17.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 953627, overlap = 332.125
PHY-3002 : Step(2): len = 817415, overlap = 393.312
PHY-3002 : Step(3): len = 608711, overlap = 480.688
PHY-3002 : Step(4): len = 528927, overlap = 530.344
PHY-3002 : Step(5): len = 415702, overlap = 624.938
PHY-3002 : Step(6): len = 369806, overlap = 659
PHY-3002 : Step(7): len = 297560, overlap = 753.031
PHY-3002 : Step(8): len = 270062, overlap = 788.125
PHY-3002 : Step(9): len = 228030, overlap = 821.75
PHY-3002 : Step(10): len = 211900, overlap = 831.969
PHY-3002 : Step(11): len = 193034, overlap = 865.906
PHY-3002 : Step(12): len = 175865, overlap = 873.094
PHY-3002 : Step(13): len = 162730, overlap = 894.219
PHY-3002 : Step(14): len = 152600, overlap = 948
PHY-3002 : Step(15): len = 143070, overlap = 975.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.0727e-06
PHY-3002 : Step(16): len = 152431, overlap = 918.469
PHY-3002 : Step(17): len = 183831, overlap = 858.781
PHY-3002 : Step(18): len = 202239, overlap = 776.25
PHY-3002 : Step(19): len = 213160, overlap = 733.562
PHY-3002 : Step(20): len = 210162, overlap = 718.844
PHY-3002 : Step(21): len = 206043, overlap = 685.375
PHY-3002 : Step(22): len = 203165, overlap = 705.875
PHY-3002 : Step(23): len = 198622, overlap = 714.531
PHY-3002 : Step(24): len = 196323, overlap = 705.781
PHY-3002 : Step(25): len = 193071, overlap = 700.469
PHY-3002 : Step(26): len = 191328, overlap = 720.344
PHY-3002 : Step(27): len = 189120, overlap = 715.844
PHY-3002 : Step(28): len = 187942, overlap = 685.625
PHY-3002 : Step(29): len = 185645, overlap = 678.688
PHY-3002 : Step(30): len = 186630, overlap = 672.875
PHY-3002 : Step(31): len = 186172, overlap = 689.188
PHY-3002 : Step(32): len = 185943, overlap = 667
PHY-3002 : Step(33): len = 184280, overlap = 687.562
PHY-3002 : Step(34): len = 182152, overlap = 723.75
PHY-3002 : Step(35): len = 181224, overlap = 734.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.14539e-06
PHY-3002 : Step(36): len = 186177, overlap = 733.156
PHY-3002 : Step(37): len = 197654, overlap = 694.625
PHY-3002 : Step(38): len = 202182, overlap = 682.781
PHY-3002 : Step(39): len = 204924, overlap = 694.281
PHY-3002 : Step(40): len = 205023, overlap = 689.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.29078e-06
PHY-3002 : Step(41): len = 215275, overlap = 651.625
PHY-3002 : Step(42): len = 238919, overlap = 617.688
PHY-3002 : Step(43): len = 251436, overlap = 561.25
PHY-3002 : Step(44): len = 254426, overlap = 552.656
PHY-3002 : Step(45): len = 252327, overlap = 547.562
PHY-3002 : Step(46): len = 250852, overlap = 545.906
PHY-3002 : Step(47): len = 248362, overlap = 538.156
PHY-3002 : Step(48): len = 247318, overlap = 548.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.65816e-05
PHY-3002 : Step(49): len = 262156, overlap = 514.719
PHY-3002 : Step(50): len = 282125, overlap = 447.375
PHY-3002 : Step(51): len = 291646, overlap = 388.562
PHY-3002 : Step(52): len = 295122, overlap = 359.938
PHY-3002 : Step(53): len = 293925, overlap = 368.969
PHY-3002 : Step(54): len = 294470, overlap = 375.75
PHY-3002 : Step(55): len = 294058, overlap = 371.844
PHY-3002 : Step(56): len = 294594, overlap = 381.469
PHY-3002 : Step(57): len = 293982, overlap = 377.438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.31631e-05
PHY-3002 : Step(58): len = 309518, overlap = 339.375
PHY-3002 : Step(59): len = 326800, overlap = 320.656
PHY-3002 : Step(60): len = 331854, overlap = 323.312
PHY-3002 : Step(61): len = 334162, overlap = 307.688
PHY-3002 : Step(62): len = 335029, overlap = 288.812
PHY-3002 : Step(63): len = 336823, overlap = 284.875
PHY-3002 : Step(64): len = 336374, overlap = 277.906
PHY-3002 : Step(65): len = 336233, overlap = 276.156
PHY-3002 : Step(66): len = 336264, overlap = 258.125
PHY-3002 : Step(67): len = 337140, overlap = 239.531
PHY-3002 : Step(68): len = 337369, overlap = 256.781
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.63262e-05
PHY-3002 : Step(69): len = 351501, overlap = 252.906
PHY-3002 : Step(70): len = 365399, overlap = 227.656
PHY-3002 : Step(71): len = 367261, overlap = 211.562
PHY-3002 : Step(72): len = 370271, overlap = 211.938
PHY-3002 : Step(73): len = 374445, overlap = 229.469
PHY-3002 : Step(74): len = 376517, overlap = 230.562
PHY-3002 : Step(75): len = 372775, overlap = 238.031
PHY-3002 : Step(76): len = 372380, overlap = 223.656
PHY-3002 : Step(77): len = 374269, overlap = 220.781
PHY-3002 : Step(78): len = 375122, overlap = 215.5
PHY-3002 : Step(79): len = 373135, overlap = 218.562
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000132652
PHY-3002 : Step(80): len = 384039, overlap = 202.438
PHY-3002 : Step(81): len = 392689, overlap = 193.281
PHY-3002 : Step(82): len = 393344, overlap = 191.656
PHY-3002 : Step(83): len = 395020, overlap = 190.406
PHY-3002 : Step(84): len = 397926, overlap = 188.625
PHY-3002 : Step(85): len = 399506, overlap = 185.219
PHY-3002 : Step(86): len = 397444, overlap = 183.406
PHY-3002 : Step(87): len = 397044, overlap = 183.156
PHY-3002 : Step(88): len = 397978, overlap = 181.531
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000265305
PHY-3002 : Step(89): len = 407596, overlap = 175.125
PHY-3002 : Step(90): len = 414600, overlap = 173.375
PHY-3002 : Step(91): len = 414450, overlap = 165.312
PHY-3002 : Step(92): len = 415289, overlap = 155.562
PHY-3002 : Step(93): len = 417530, overlap = 161.75
PHY-3002 : Step(94): len = 419087, overlap = 158.594
PHY-3002 : Step(95): len = 418037, overlap = 154.5
PHY-3002 : Step(96): len = 418626, overlap = 156.25
PHY-3002 : Step(97): len = 420012, overlap = 150.562
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00053061
PHY-3002 : Step(98): len = 426612, overlap = 138.375
PHY-3002 : Step(99): len = 432732, overlap = 131.656
PHY-3002 : Step(100): len = 434932, overlap = 131.344
PHY-3002 : Step(101): len = 438260, overlap = 130.219
PHY-3002 : Step(102): len = 441248, overlap = 132.969
PHY-3002 : Step(103): len = 443512, overlap = 137.625
PHY-3002 : Step(104): len = 442142, overlap = 133.125
PHY-3002 : Step(105): len = 442617, overlap = 133.5
PHY-3002 : Step(106): len = 444264, overlap = 126.25
PHY-3002 : Step(107): len = 444847, overlap = 120.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00106122
PHY-3002 : Step(108): len = 448348, overlap = 117.219
PHY-3002 : Step(109): len = 452036, overlap = 111.375
PHY-3002 : Step(110): len = 453911, overlap = 115.344
PHY-3002 : Step(111): len = 456046, overlap = 111.562
PHY-3002 : Step(112): len = 458219, overlap = 114.375
PHY-3002 : Step(113): len = 459812, overlap = 113.906
PHY-3002 : Step(114): len = 459979, overlap = 113.375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00186672
PHY-3002 : Step(115): len = 461925, overlap = 112.25
PHY-3002 : Step(116): len = 464535, overlap = 109.625
PHY-3002 : Step(117): len = 464997, overlap = 110.125
PHY-3002 : Step(118): len = 466022, overlap = 113.219
PHY-3002 : Step(119): len = 467648, overlap = 112.281
PHY-3002 : Step(120): len = 469275, overlap = 111.219
PHY-3002 : Step(121): len = 469392, overlap = 112
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026070s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/13361.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 617952, over cnt = 1477(4%), over = 8370, worst = 44
PHY-1001 : End global iterations;  0.337477s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (13.9%)

PHY-1001 : Congestion index: top1 = 88.51, top5 = 67.72, top10 = 56.65, top15 = 49.56.
PHY-3001 : End congestion estimation;  0.459004s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (27.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.579689s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (27.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000176608
PHY-3002 : Step(122): len = 516371, overlap = 53.9375
PHY-3002 : Step(123): len = 519280, overlap = 59.5625
PHY-3002 : Step(124): len = 515725, overlap = 59.3438
PHY-3002 : Step(125): len = 513071, overlap = 57.5312
PHY-3002 : Step(126): len = 514612, overlap = 58.125
PHY-3002 : Step(127): len = 513223, overlap = 58.7188
PHY-3002 : Step(128): len = 511519, overlap = 56.625
PHY-3002 : Step(129): len = 511447, overlap = 56.0938
PHY-3002 : Step(130): len = 511927, overlap = 51.0312
PHY-3002 : Step(131): len = 510642, overlap = 52.8438
PHY-3002 : Step(132): len = 510232, overlap = 51.625
PHY-3002 : Step(133): len = 508463, overlap = 51.5
PHY-3002 : Step(134): len = 506350, overlap = 51
PHY-3002 : Step(135): len = 505194, overlap = 46.9062
PHY-3002 : Step(136): len = 503400, overlap = 46.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000353215
PHY-3002 : Step(137): len = 504332, overlap = 45.3125
PHY-3002 : Step(138): len = 508113, overlap = 41.9688
PHY-3002 : Step(139): len = 509143, overlap = 42.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000682124
PHY-3002 : Step(140): len = 519208, overlap = 38.375
PHY-3002 : Step(141): len = 529747, overlap = 27.8125
PHY-3002 : Step(142): len = 536624, overlap = 24.5
PHY-3002 : Step(143): len = 539100, overlap = 20.8438
PHY-3002 : Step(144): len = 541440, overlap = 15.875
PHY-3002 : Step(145): len = 542465, overlap = 14.9688
PHY-3002 : Step(146): len = 542208, overlap = 13.7812
PHY-3002 : Step(147): len = 541173, overlap = 15.0312
PHY-3002 : Step(148): len = 539082, overlap = 16.3438
PHY-3002 : Step(149): len = 537435, overlap = 13.6562
PHY-3002 : Step(150): len = 535932, overlap = 15
PHY-3002 : Step(151): len = 534710, overlap = 15.4375
PHY-3002 : Step(152): len = 533506, overlap = 15.9688
PHY-3002 : Step(153): len = 532687, overlap = 15.125
PHY-3002 : Step(154): len = 531517, overlap = 17.6875
PHY-3002 : Step(155): len = 530627, overlap = 19.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00136425
PHY-3002 : Step(156): len = 531636, overlap = 18.2188
PHY-3002 : Step(157): len = 534045, overlap = 16.5
PHY-3002 : Step(158): len = 537041, overlap = 15.5312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0027285
PHY-3002 : Step(159): len = 537482, overlap = 15.4062
PHY-3002 : Step(160): len = 540122, overlap = 17.5312
PHY-3002 : Step(161): len = 544307, overlap = 13.2812
PHY-3002 : Step(162): len = 549160, overlap = 13.7812
PHY-3002 : Step(163): len = 550425, overlap = 8.46875
PHY-3002 : Step(164): len = 550119, overlap = 12.4688
PHY-3002 : Step(165): len = 549211, overlap = 12.9062
PHY-3002 : Step(166): len = 548011, overlap = 13.6562
PHY-3002 : Step(167): len = 547030, overlap = 12.4688
PHY-3002 : Step(168): len = 546505, overlap = 12.1562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00465241
PHY-3002 : Step(169): len = 546650, overlap = 12.0938
PHY-3002 : Step(170): len = 547966, overlap = 13.0938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 107/13361.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 657528, over cnt = 2078(5%), over = 8783, worst = 44
PHY-1001 : End global iterations;  0.460858s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (20.3%)

PHY-1001 : Congestion index: top1 = 81.88, top5 = 62.46, top10 = 53.89, top15 = 48.78.
PHY-3001 : End congestion estimation;  0.613844s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (28.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.487428s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (6.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000202771
PHY-3002 : Step(171): len = 549242, overlap = 113.031
PHY-3002 : Step(172): len = 547254, overlap = 90.4375
PHY-3002 : Step(173): len = 541970, overlap = 78.1875
PHY-3002 : Step(174): len = 536754, overlap = 68.125
PHY-3002 : Step(175): len = 532485, overlap = 68.75
PHY-3002 : Step(176): len = 527232, overlap = 65.1562
PHY-3002 : Step(177): len = 523009, overlap = 65.8438
PHY-3002 : Step(178): len = 519181, overlap = 65.8438
PHY-3002 : Step(179): len = 515912, overlap = 59.6562
PHY-3002 : Step(180): len = 514818, overlap = 59.0312
PHY-3002 : Step(181): len = 512233, overlap = 57.2812
PHY-3002 : Step(182): len = 509348, overlap = 59.1562
PHY-3002 : Step(183): len = 507154, overlap = 62.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000405542
PHY-3002 : Step(184): len = 508193, overlap = 59.4062
PHY-3002 : Step(185): len = 510802, overlap = 56.9062
PHY-3002 : Step(186): len = 511850, overlap = 55.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000811084
PHY-3002 : Step(187): len = 515282, overlap = 53.9375
PHY-3002 : Step(188): len = 522614, overlap = 48.8438
PHY-3002 : Step(189): len = 524962, overlap = 42.9688
PHY-3002 : Step(190): len = 525701, overlap = 42.0625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 56609, tnet num: 13359, tinst num: 11983, tnode num: 70144, tedge num: 92274.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 305.75 peak overflow 3.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 583/13361.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 650560, over cnt = 2220(6%), over = 7524, worst = 28
PHY-1001 : End global iterations;  0.499282s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (59.5%)

PHY-1001 : Congestion index: top1 = 69.12, top5 = 54.42, top10 = 47.61, top15 = 43.62.
PHY-1001 : End incremental global routing;  0.651387s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (60.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.491248s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (12.7%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11870 has valid locations, 81 needs to be replaced
PHY-3001 : design contains 12056 instances, 7014 luts, 3967 seqs, 928 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 531366
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11026/13434.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 656424, over cnt = 2230(6%), over = 7557, worst = 28
PHY-1001 : End global iterations;  0.091688s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.2%)

PHY-1001 : Congestion index: top1 = 69.16, top5 = 54.43, top10 = 47.72, top15 = 43.74.
PHY-3001 : End congestion estimation;  0.277476s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (73.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 56866, tnet num: 13432, tinst num: 12056, tnode num: 70515, tedge num: 92642.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13432 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.386239s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (23.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(191): len = 531118, overlap = 0
PHY-3002 : Step(192): len = 531035, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 11044/13434.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 655496, over cnt = 2223(6%), over = 7567, worst = 28
PHY-1001 : End global iterations;  0.087069s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (71.8%)

PHY-1001 : Congestion index: top1 = 69.29, top5 = 54.47, top10 = 47.73, top15 = 43.75.
PHY-3001 : End congestion estimation;  0.270523s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (69.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13432 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.503947s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (12.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000730389
PHY-3002 : Step(193): len = 531069, overlap = 42.8125
PHY-3002 : Step(194): len = 531279, overlap = 42.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00146078
PHY-3002 : Step(195): len = 531277, overlap = 42.5312
PHY-3002 : Step(196): len = 531459, overlap = 42.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00292156
PHY-3002 : Step(197): len = 531638, overlap = 42.2812
PHY-3002 : Step(198): len = 531757, overlap = 42.1562
PHY-3001 : Final: Len = 531757, Over = 42.1562
PHY-3001 : End incremental placement;  2.849051s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (29.1%)

OPT-1001 : Total overflow 307.41 peak overflow 3.38
OPT-1001 : End high-fanout net optimization;  4.267927s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (31.9%)

OPT-1001 : Current memory(MB): used = 569, reserve = 554, peak = 576.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11035/13434.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 655944, over cnt = 2216(6%), over = 7429, worst = 28
PHY-1002 : len = 687768, over cnt = 1401(3%), over = 3711, worst = 21
PHY-1002 : len = 715600, over cnt = 400(1%), over = 950, worst = 13
PHY-1002 : len = 723912, over cnt = 68(0%), over = 172, worst = 13
PHY-1002 : len = 724984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.796914s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (45.1%)

PHY-1001 : Congestion index: top1 = 55.88, top5 = 48.04, top10 = 43.72, top15 = 41.07.
OPT-1001 : End congestion update;  0.975258s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (48.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13432 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.417423s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (44.9%)

OPT-0007 : Start: WNS -3661 TNS -611515 NUM_FEPS 409
OPT-0007 : Iter 1: improved WNS -3661 TNS -308983 NUM_FEPS 409 with 37 cells processed and 6316 slack improved
OPT-0007 : Iter 2: improved WNS -3661 TNS -308865 NUM_FEPS 409 with 5 cells processed and 50 slack improved
OPT-1001 : End global optimization;  1.420165s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (46.2%)

OPT-1001 : Current memory(MB): used = 569, reserve = 554, peak = 576.
OPT-1001 : End physical optimization;  6.876811s wall, 2.515625s user + 0.046875s system = 2.562500s CPU (37.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7014 LUT to BLE ...
SYN-4008 : Packed 7014 LUT and 1374 SEQ to BLE.
SYN-4003 : Packing 2593 remaining SEQ's ...
SYN-4005 : Packed 1928 SEQ with LUT/SLICE
SYN-4006 : 3868 single LUT's are left
SYN-4006 : 665 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7679/9132 primitive instances ...
PHY-3001 : End packing;  0.544397s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (25.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5282 instances
RUN-1001 : 2566 mslices, 2567 lslices, 102 pads, 39 brams, 3 dsps
RUN-1001 : There are total 12295 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6506 nets have 2 pins
RUN-1001 : 4253 nets have [3 - 5] pins
RUN-1001 : 898 nets have [6 - 10] pins
RUN-1001 : 359 nets have [11 - 20] pins
RUN-1001 : 266 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : design contains 5280 instances, 5133 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : After packing: Len = 546073, Over = 113.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6145/12295.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 712328, over cnt = 1433(4%), over = 2189, worst = 9
PHY-1002 : len = 717936, over cnt = 811(2%), over = 1102, worst = 7
PHY-1002 : len = 727776, over cnt = 202(0%), over = 248, worst = 5
PHY-1002 : len = 729304, over cnt = 89(0%), over = 108, worst = 5
PHY-1002 : len = 730936, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.894076s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (36.7%)

PHY-1001 : Congestion index: top1 = 55.24, top5 = 48.00, top10 = 43.68, top15 = 41.13.
PHY-3001 : End congestion estimation;  1.116954s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (39.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 52625, tnet num: 12293, tinst num: 5280, tnode num: 63070, tedge num: 88446.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.003917s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (37.4%)

RUN-1004 : used memory is 520 MB, reserved memory is 510 MB, peak memory is 576 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.491326s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (38.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.44654e-05
PHY-3002 : Step(199): len = 536212, overlap = 116.5
PHY-3002 : Step(200): len = 529062, overlap = 123
PHY-3002 : Step(201): len = 525104, overlap = 125.75
PHY-3002 : Step(202): len = 521894, overlap = 129.5
PHY-3002 : Step(203): len = 519901, overlap = 141.75
PHY-3002 : Step(204): len = 518033, overlap = 141.25
PHY-3002 : Step(205): len = 516145, overlap = 145.75
PHY-3002 : Step(206): len = 514586, overlap = 143.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000128931
PHY-3002 : Step(207): len = 519380, overlap = 133.25
PHY-3002 : Step(208): len = 523912, overlap = 125.25
PHY-3002 : Step(209): len = 527215, overlap = 117.5
PHY-3002 : Step(210): len = 528787, overlap = 117.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000257862
PHY-3002 : Step(211): len = 534464, overlap = 110.75
PHY-3002 : Step(212): len = 540100, overlap = 104.75
PHY-3002 : Step(213): len = 541102, overlap = 106.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.832506s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (1.9%)

PHY-3001 : Trial Legalized: Len = 590897
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 547/12295.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 724048, over cnt = 1908(5%), over = 3102, worst = 7
PHY-1002 : len = 736936, over cnt = 1080(3%), over = 1504, worst = 6
PHY-1002 : len = 747432, over cnt = 466(1%), over = 659, worst = 5
PHY-1002 : len = 754584, over cnt = 116(0%), over = 144, worst = 3
PHY-1002 : len = 756704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.159725s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (32.3%)

PHY-1001 : Congestion index: top1 = 54.53, top5 = 47.72, top10 = 44.05, top15 = 41.83.
PHY-3001 : End congestion estimation;  1.411350s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (31.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.509656s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (27.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000167447
PHY-3002 : Step(214): len = 573174, overlap = 12.75
PHY-3002 : Step(215): len = 563095, overlap = 26.75
PHY-3002 : Step(216): len = 555611, overlap = 41.25
PHY-3002 : Step(217): len = 549368, overlap = 56.25
PHY-3002 : Step(218): len = 546732, overlap = 58.25
PHY-3002 : Step(219): len = 544932, overlap = 59.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000334894
PHY-3002 : Step(220): len = 550940, overlap = 52.75
PHY-3002 : Step(221): len = 554536, overlap = 48.75
PHY-3002 : Step(222): len = 557540, overlap = 47.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000669788
PHY-3002 : Step(223): len = 562918, overlap = 46.5
PHY-3002 : Step(224): len = 570799, overlap = 44
PHY-3002 : Step(225): len = 571023, overlap = 40.5
PHY-3002 : Step(226): len = 571966, overlap = 41.25
PHY-3002 : Step(227): len = 574068, overlap = 42.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012100s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 590594, Over = 0
PHY-3001 : Spreading special nets. 71 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.039998s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 102 instances has been re-located, deltaX = 31, deltaY = 58, maxDist = 2.
PHY-3001 : Final: Len = 592158, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 52625, tnet num: 12293, tinst num: 5280, tnode num: 63070, tedge num: 88446.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.125140s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (27.8%)

RUN-1004 : used memory is 529 MB, reserved memory is 515 MB, peak memory is 590 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3149/12295.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 738072, over cnt = 1813(5%), over = 2835, worst = 7
PHY-1002 : len = 747808, over cnt = 1062(3%), over = 1483, worst = 7
PHY-1002 : len = 761568, over cnt = 298(0%), over = 421, worst = 5
PHY-1002 : len = 766376, over cnt = 35(0%), over = 50, worst = 4
PHY-1002 : len = 766760, over cnt = 10(0%), over = 16, worst = 4
PHY-1001 : End global iterations;  1.124365s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (48.6%)

PHY-1001 : Congestion index: top1 = 52.18, top5 = 46.27, top10 = 42.92, top15 = 40.85.
PHY-1001 : End incremental global routing;  1.361787s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (45.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.516152s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (45.4%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5174 has valid locations, 3 needs to be replaced
PHY-3001 : design contains 5282 instances, 5135 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 592482
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11262/12297.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 767288, over cnt = 22(0%), over = 28, worst = 4
PHY-1002 : len = 767384, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 767560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.300343s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (26.0%)

PHY-1001 : Congestion index: top1 = 52.18, top5 = 46.33, top10 = 42.95, top15 = 40.87.
PHY-3001 : End congestion estimation;  0.534706s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (35.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 52649, tnet num: 12295, tinst num: 5282, tnode num: 63100, tedge num: 88482.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.149130s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (16.3%)

RUN-1004 : used memory is 565 MB, reserved memory is 558 MB, peak memory is 594 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.668624s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (16.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(228): len = 592401, overlap = 0
PHY-3002 : Step(229): len = 592401, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 11258/12297.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 767448, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 767640, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 767648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.310119s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (35.3%)

PHY-1001 : Congestion index: top1 = 52.18, top5 = 46.38, top10 = 42.97, top15 = 40.89.
PHY-3001 : End congestion estimation;  0.531009s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (41.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.542291s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (43.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00039536
PHY-3002 : Step(230): len = 592374, overlap = 0
PHY-3002 : Step(231): len = 592374, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004123s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 592372, Over = 0
PHY-3001 : End spreading;  0.029640s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.7%)

PHY-3001 : Final: Len = 592372, Over = 0
PHY-3001 : End incremental placement;  3.582750s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (31.4%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.766713s wall, 2.109375s user + 0.015625s system = 2.125000s CPU (36.8%)

OPT-1001 : Current memory(MB): used = 600, reserve = 585, peak = 603.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11258/12297.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 767544, over cnt = 8(0%), over = 11, worst = 2
PHY-1002 : len = 767616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.191878s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (24.4%)

PHY-1001 : Congestion index: top1 = 52.18, top5 = 46.40, top10 = 43.00, top15 = 40.91.
OPT-1001 : End congestion update;  0.422206s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (44.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.401109s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (35.1%)

OPT-0007 : Start: WNS -3511 TNS -183283 NUM_FEPS 276
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5177 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5282 instances, 5135 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Initial: Len = 609241, Over = 0
PHY-3001 : Spreading special nets. 26 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032834s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 37 instances has been re-located, deltaX = 6, deltaY = 31, maxDist = 3.
PHY-3001 : Final: Len = 609471, Over = 0
PHY-3001 : End incremental legalization;  0.255617s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (85.6%)

OPT-0007 : Iter 1: improved WNS -3511 TNS -100477 NUM_FEPS 222 with 156 cells processed and 31497 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5177 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5282 instances, 5135 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Initial: Len = 612429, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.033061s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (47.3%)

PHY-3001 : 14 instances has been re-located, deltaX = 5, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 612447, Over = 0
PHY-3001 : End incremental legalization;  0.247361s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (31.6%)

OPT-0007 : Iter 2: improved WNS -3265 TNS -97991 NUM_FEPS 216 with 52 cells processed and 4854 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5177 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5282 instances, 5135 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Initial: Len = 613779, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.033303s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 11 instances has been re-located, deltaX = 3, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 613865, Over = 0
PHY-3001 : End incremental legalization;  0.238729s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (26.2%)

OPT-0007 : Iter 3: improved WNS -3115 TNS -95938 NUM_FEPS 216 with 29 cells processed and 2469 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5177 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5282 instances, 5135 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Initial: Len = 613807, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032680s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 11 instances has been re-located, deltaX = 5, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 613833, Over = 0
PHY-3001 : End incremental legalization;  0.247013s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (38.0%)

OPT-0007 : Iter 4: improved WNS -2965 TNS -95681 NUM_FEPS 216 with 18 cells processed and 1450 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5177 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5282 instances, 5135 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Initial: Len = 613627, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030003s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 1, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 613655, Over = 0
PHY-3001 : End incremental legalization;  0.238051s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (32.8%)

OPT-0007 : Iter 5: improved WNS -2865 TNS -92711 NUM_FEPS 214 with 11 cells processed and 458 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5177 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5282 instances, 5135 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Initial: Len = 614391, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.034011s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.9%)

PHY-3001 : 7 instances has been re-located, deltaX = 1, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 614379, Over = 0
PHY-3001 : End incremental legalization;  0.251329s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (24.9%)

OPT-0007 : Iter 6: improved WNS -2715 TNS -92741 NUM_FEPS 212 with 16 cells processed and 838 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5177 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5282 instances, 5135 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Initial: Len = 615423, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032741s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (47.7%)

PHY-3001 : 8 instances has been re-located, deltaX = 1, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 615401, Over = 0
PHY-3001 : End incremental legalization;  0.254090s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (43.0%)

OPT-0007 : Iter 7: improved WNS -2565 TNS -92621 NUM_FEPS 210 with 15 cells processed and 1411 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5177 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5282 instances, 5135 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Initial: Len = 615651, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032954s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 11 instances has been re-located, deltaX = 1, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 615603, Over = 0
PHY-3001 : End incremental legalization;  0.255424s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (36.7%)

OPT-0007 : Iter 8: improved WNS -2515 TNS -92821 NUM_FEPS 210 with 14 cells processed and 661 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5177 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5282 instances, 5135 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Initial: Len = 616131, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031770s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 12 instances has been re-located, deltaX = 1, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 616187, Over = 0
PHY-3001 : End incremental legalization;  0.251746s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (37.2%)

OPT-0007 : Iter 9: improved WNS -2365 TNS -92218 NUM_FEPS 221 with 17 cells processed and 1467 slack improved
OPT-0007 : Iter 10: improved WNS -2365 TNS -92218 NUM_FEPS 221 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  4.065903s wall, 2.015625s user + 0.015625s system = 2.031250s CPU (50.0%)

OPT-1001 : Current memory(MB): used = 601, reserve = 586, peak = 604.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.415026s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (22.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10609/12297.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 789864, over cnt = 187(0%), over = 282, worst = 5
PHY-1002 : len = 790672, over cnt = 70(0%), over = 103, worst = 5
PHY-1002 : len = 791584, over cnt = 26(0%), over = 34, worst = 3
PHY-1002 : len = 792016, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 792048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.660241s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (28.4%)

PHY-1001 : Congestion index: top1 = 52.28, top5 = 46.72, top10 = 43.53, top15 = 41.53.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.416661s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (30.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2415 TNS -93041 NUM_FEPS 208
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.931034
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2415ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 12297 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 12297 nets
OPT-1001 : End physical optimization;  12.900381s wall, 4.843750s user + 0.046875s system = 4.890625s CPU (37.9%)

RUN-1003 : finish command "place" in  35.785488s wall, 11.484375s user + 0.421875s system = 11.906250s CPU (33.3%)

RUN-1004 : used memory is 562 MB, reserved memory is 546 MB, peak memory is 604 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.306944s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (46.6%)

RUN-1004 : used memory is 563 MB, reserved memory is 547 MB, peak memory is 619 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 5284 instances
RUN-1001 : 2566 mslices, 2569 lslices, 102 pads, 39 brams, 3 dsps
RUN-1001 : There are total 12297 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6504 nets have 2 pins
RUN-1001 : 4256 nets have [3 - 5] pins
RUN-1001 : 898 nets have [6 - 10] pins
RUN-1001 : 359 nets have [11 - 20] pins
RUN-1001 : 267 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 52649, tnet num: 12295, tinst num: 5282, tnode num: 63100, tedge num: 88482.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.001640s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (1.6%)

RUN-1004 : used memory is 552 MB, reserved memory is 535 MB, peak memory is 619 MB
PHY-1001 : 2566 mslices, 2569 lslices, 102 pads, 39 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 747128, over cnt = 1828(5%), over = 3070, worst = 8
PHY-1002 : len = 759792, over cnt = 1054(2%), over = 1546, worst = 6
PHY-1002 : len = 772920, over cnt = 363(1%), over = 534, worst = 5
PHY-1002 : len = 779600, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 779752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.000705s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (34.4%)

PHY-1001 : Congestion index: top1 = 51.92, top5 = 46.23, top10 = 43.12, top15 = 41.09.
PHY-1001 : End global routing;  1.222915s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (34.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 597, reserve = 582, peak = 619.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 859, reserve = 849, peak = 859.
PHY-1001 : End build detailed router design. 2.947233s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (24.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 151104, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.553501s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (34.2%)

PHY-1001 : Current memory(MB): used = 893, reserve = 884, peak = 893.
PHY-1001 : End phase 1; 1.559144s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (34.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.99826e+06, over cnt = 1098(0%), over = 1112, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 900, reserve = 889, peak = 900.
PHY-1001 : End initial routed; 29.544576s wall, 19.921875s user + 0.125000s system = 20.046875s CPU (67.9%)

PHY-1001 : Update timing.....
PHY-1001 : 325/11484(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.077   |  -854.207  |  344  
RUN-1001 :   Hold   |   0.089   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.838070s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (79.1%)

PHY-1001 : Current memory(MB): used = 906, reserve = 896, peak = 906.
PHY-1001 : End phase 2; 31.382712s wall, 21.375000s user + 0.125000s system = 21.500000s CPU (68.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 20 pins with SWNS -3.997ns STNS -850.773ns FEP 344.
PHY-1001 : End OPT Iter 1; 0.177501s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (79.2%)

PHY-1022 : len = 1.99834e+06, over cnt = 1112(0%), over = 1128, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.335742s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (79.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.96893e+06, over cnt = 377(0%), over = 377, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.517981s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (87.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.96338e+06, over cnt = 74(0%), over = 74, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.451524s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (93.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.96361e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.263976s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (71.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.96362e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.135333s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (46.2%)

PHY-1001 : Update timing.....
PHY-1001 : 327/11484(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.997   |  -853.694  |  347  
RUN-1001 :   Hold   |   0.089   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.817783s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (82.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 336 feed throughs used by 213 nets
PHY-1001 : End commit to database; 1.360491s wall, 1.031250s user + 0.078125s system = 1.109375s CPU (81.5%)

PHY-1001 : Current memory(MB): used = 980, reserve = 972, peak = 980.
PHY-1001 : End phase 3; 6.095393s wall, 4.890625s user + 0.078125s system = 4.968750s CPU (81.5%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 21 pins with SWNS -3.997ns STNS -851.024ns FEP 344.
PHY-1001 : End OPT Iter 1; 0.231583s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (87.7%)

PHY-1022 : len = 1.96366e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.392040s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (79.7%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.997ns, -851.024ns, 344}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.96333e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.123944s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (75.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.96328e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.109188s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (71.6%)

PHY-1001 : Update timing.....
PHY-1001 : 315/11484(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.997   |  -851.249  |  344  
RUN-1001 :   Hold   |   0.089   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.847309s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (55.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 335 feed throughs used by 213 nets
PHY-1001 : End commit to database; 1.346215s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (78.9%)

PHY-1001 : Current memory(MB): used = 986, reserve = 979, peak = 986.
PHY-1001 : End phase 4; 3.853280s wall, 2.593750s user + 0.000000s system = 2.593750s CPU (67.3%)

PHY-1003 : Routed, final wirelength = 1.96328e+06
PHY-1001 : Current memory(MB): used = 987, reserve = 980, peak = 987.
PHY-1001 : End export database. 0.036965s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (126.8%)

PHY-1001 : End detail routing;  46.127043s wall, 30.296875s user + 0.218750s system = 30.515625s CPU (66.2%)

RUN-1003 : finish command "route" in  48.938976s wall, 30.843750s user + 0.218750s system = 31.062500s CPU (63.5%)

RUN-1004 : used memory is 984 MB, reserved memory is 978 MB, peak memory is 987 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                     9242   out of  19600   47.15%
#reg                     4132   out of  19600   21.08%
#le                      9904
  #lut only              5772   out of   9904   58.28%
  #reg only               662   out of   9904    6.68%
  #lut&reg               3470   out of   9904   35.04%
#dsp                        3   out of     29   10.34%
#bram                      31   out of     64   48.44%
  #bram9k                  31
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1859
#2        config_inst_syn_9                        GCLK               config             config_inst.jtck               357
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    256
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    251
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 77
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    63


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                             |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                                  |CortexM0_SoC                                    |9904   |8314    |928     |4146    |39      |3       |
|  ISP                                |AHBISP                                          |1451   |834     |356     |841     |8       |0       |
|    u_5X5Window                      |slidingWindow_5X5                               |569    |272     |142     |323     |8       |0       |
|      u_fifo_1                       |fifo_buf                                        |75     |33      |18      |50      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                              |6      |6       |0       |6       |2       |0       |
|      u_fifo_2                       |fifo_buf                                        |62     |32      |18      |35      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                              |6      |6       |0       |6       |2       |0       |
|      u_fifo_3                       |fifo_buf                                        |64     |31      |18      |39      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                              |4      |4       |0       |4       |2       |0       |
|      u_fifo_4                       |fifo_buf                                        |66     |33      |18      |40      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                              |8      |8       |0       |8       |2       |0       |
|    u_CC                             |CC                                              |112    |92      |20      |72      |0       |0       |
|    u_bypass                         |bypass                                          |124    |84      |40      |49      |0       |0       |
|    u_demosaic                       |demosaic                                        |455    |218     |142     |284     |0       |0       |
|      u1_conv_mask5                  |conv_mask5                                      |111    |44      |31      |82      |0       |0       |
|      u2_conv_mask5                  |conv_mask5                                      |77     |34      |27      |49      |0       |0       |
|      u_conv_mask4                   |conv_mask4                                      |74     |35      |27      |47      |0       |0       |
|      u_conv_mask6                   |conv_mask6                                      |87     |39      |33      |66      |0       |0       |
|    u_gamma                          |gamma                                           |37     |37      |0       |17      |0       |0       |
|      u_blue_gamma_rom               |gamma_rom                                       |16     |16      |0       |10      |0       |0       |
|      u_green_gamma_rom              |gamma_rom                                       |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom                |gamma_rom                                       |6      |6       |0       |0       |0       |0       |
|  Interconncet                       |AHBlite_Interconnect                            |16     |9       |7       |6       |0       |0       |
|    SlaveMUX                         |AHBlite_SlaveMUX                                |16     |9       |7       |6       |0       |0       |
|  RAMCODE_Interface                  |AHBlite_Block_RAM                               |12     |12      |0       |11      |0       |0       |
|  RAMDATA_Interface                  |AHBlite_Block_RAM                               |27     |27      |0       |17      |0       |0       |
|  RAM_CODE                           |Block_RAM                                       |0      |0       |0       |0       |4       |0       |
|  RAM_DATA                           |Block_RAM                                       |4      |4       |0       |0       |4       |0       |
|  U_APB_GPIO                         |APB_GPIO                                        |4      |4       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL               |APB_SDCARD_CONTROL                              |36     |17      |0       |34      |0       |0       |
|  U_APB_UART                         |APB_UART                                        |15     |15      |0       |3       |0       |0       |
|  U_sdram                            |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                         |cmsdk_ahb_to_apb                                |14     |14      |0       |8       |0       |0       |
|  clk_gen_inst                       |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux                |cmsdk_apb_slave_mux                             |17     |17      |0       |2       |0       |0       |
|  fifo                               |sd2isp_fifo                                     |137    |80      |21      |98      |1       |0       |
|    ram_inst                         |ram_infer_sd2isp_fifo                           |6      |6       |0       |6       |1       |0       |
|    rd_to_wr_cross_inst              |fifo_cross_domain_addr_process_al_sd2isp_fifo   |39     |21      |0       |39      |0       |0       |
|    wr_to_rd_cross_inst              |fifo_cross_domain_addr_process_al_sd2isp_fifo   |30     |24      |0       |30      |0       |0       |
|  kb                                 |Keyboard                                        |110    |94      |16      |49      |0       |0       |
|  sd_reader                          |sd_reader                                       |716    |606     |100     |334     |0       |0       |
|    u_sdcmd_ctrl                     |sdcmd_ctrl                                      |323    |284     |34      |152     |0       |0       |
|  sdram_top_inst                     |sdram_top                                       |776    |567     |119     |409     |8       |0       |
|    fifo_ctrl_inst                   |fifo_ctrl                                       |423    |266     |73      |284     |8       |0       |
|      rd_fifo_data                   |fifo_data_out                                   |148    |92      |21      |117     |4       |0       |
|        ram_inst                     |ram_infer_fifo_data_out                         |14     |14      |0       |14      |4       |0       |
|        rd_to_wr_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data_out |40     |23      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data_out |35     |25      |0       |35      |0       |0       |
|      wr_fifo_data                   |fifo_data                                       |171    |92      |30      |134     |4       |0       |
|        ram_inst                     |ram_infer_fifo_data                             |32     |11      |0       |32      |4       |0       |
|        rd_to_wr_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data     |38     |22      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data     |32     |25      |0       |32      |0       |0       |
|    sdram_ctrl_inst                  |sdram_ctrl                                      |353    |301     |46      |125     |0       |0       |
|      sdram_a_ref_inst               |sdram_a_ref                                     |62     |50      |12      |24      |0       |0       |
|      sdram_arbit_inst               |sdram_arbit                                     |70     |70      |0       |16      |0       |0       |
|      sdram_init_inst                |sdram_init                                      |47     |37      |4       |27      |0       |0       |
|      sdram_read_inst                |sdram_read                                      |106    |88      |18      |30      |0       |0       |
|      sdram_write_inst               |sdram_write                                     |68     |56      |12      |28      |0       |0       |
|  u_logic                            |cortexm0ds_logic                                |5093   |5034    |51      |1410    |0       |3       |
|  u_rs232                            |rs232                                           |98     |87      |8       |62      |0       |0       |
|    uart_rx_inst                     |uart_rx                                         |46     |39      |4       |35      |0       |0       |
|    uart_tx_inst                     |uart_tx                                         |52     |48      |4       |27      |0       |0       |
|  vga_ctrl_inst                      |vga_ctrl                                        |153    |87      |65      |35      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER                                  |1155   |747     |179     |773     |0       |0       |
|    wrapper_cwc_top                  |cwc_top                                         |1155   |747     |179     |773     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int                                     |581    |361     |0       |564     |0       |0       |
|        reg_inst                     |register                                        |580    |360     |0       |563     |0       |0       |
|        tap_inst                     |tap                                             |1      |1       |0       |1       |0       |0       |
|      trigger_inst                   |trigger                                         |574    |386     |179     |209     |0       |0       |
|        bus_inst                     |bus_top                                         |351    |227     |122     |114     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det                                         |98     |64      |34      |34      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det                                         |24     |14      |10      |6       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det                                         |29     |17      |10      |9       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det                                         |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det                                         |96     |62      |34      |29      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det                                         |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det                                         |95     |61      |34      |27      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl                                        |106    |77      |29      |56      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6457  
    #2          2       2497  
    #3          3       1090  
    #4          4       668   
    #5        5-10      966   
    #6        11-50     540   
    #7       51-100      16   
    #8       101-500     6    
  Average     3.06            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.605830s wall, 1.265625s user + 0.046875s system = 1.312500s CPU (81.7%)

RUN-1004 : used memory is 981 MB, reserved memory is 974 MB, peak memory is 1041 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 52649, tnet num: 12295, tinst num: 5282, tnode num: 63100, tedge num: 88482.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 12295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 2d7d49958d831bb74f1bdba47e30c4943cb344109e2d266d6158f39a81d3bace -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 5282
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 12297, pip num: 135458
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 335
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3165 valid insts, and 367505 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000011110110001001110011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  19.065303s wall, 106.812500s user + 0.875000s system = 107.687500s CPU (564.8%)

RUN-1004 : used memory is 998 MB, reserved memory is 994 MB, peak memory is 1174 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240701_172744.log"
