// Seed: 476282706
module module_0 (
    output wor id_0,
    input uwire id_1,
    input tri id_2,
    input supply0 id_3,
    output uwire id_4,
    output tri id_5,
    input wand id_6
    , id_13,
    input wor id_7,
    output uwire id_8,
    output uwire id_9,
    output tri id_10,
    output supply1 id_11
);
  assign id_10 = 1;
  initial begin : LABEL_0
    if (id_7) id_9 = id_3;
    if (1'b0) id_13 <= id_13;
  end
  assign id_5 = 1;
endmodule
macromodule module_1 (
    output tri   id_0,
    output wire  id_1,
    inout  uwire id_2,
    output wor   id_3
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.type_7 = 0;
endmodule
