

================================================================
== Vivado HLS Report for 'qrf_basic'
================================================================
* Date:           Thu Jul 30 19:06:26 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.877|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  171|  1767|  171|  1767|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                               |                    |  Latency  |  Interval | Pipeline|
        |            Instance           |       Module       | min | max | min | max |   Type  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_qrf_givens_float_s_fu_584  |qrf_givens_float_s  |    7|   46|    7|   46|   none  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------------------+-----+------+----------+-----------+-----------+------+----------+
        |                             |   Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |   19|    19|         5|          -|          -|     4|    no    |
        | + Loop 1.1                  |    3|     3|         1|          -|          -|     4|    no    |
        |- Loop 2                     |   19|    19|         5|          -|          -|     4|    no    |
        | + Loop 2.1                  |    3|     3|         1|          -|          -|     4|    no    |
        |- qrf_in_row_assign          |   52|    52|        13|          -|          -|     4|    no    |
        | + qrf_in_col_assign_Qi      |    4|     4|         1|          1|          1|     4|    yes   |
        | + qrf_in_col_assign_Ri      |    4|     4|         2|          1|          1|     4|    yes   |
        |- qrf_col_loop_qrf_row_loop  |   24|  1620|  2 ~ 135 |          -|          -|    12|    no    |
        | + qrf_r_update              |   41|    41|        18|          8|          8|     4|    yes   |
        | + qrf_q_update              |   41|    41|        18|          8|          8|     4|    yes   |
        |- qrf_out_row_assign         |   52|    52|        13|          -|          -|     4|    no    |
        | + qrf_out_col_assign_Q      |    4|     4|         2|          1|          1|     4|    yes   |
        | + qrf_out_col_assign_R      |    4|     4|         2|          1|          1|     4|    yes   |
        +-----------------------------+-----+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    855|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     60|    9374|  19793|    -|
|Memory           |        8|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   1087|    -|
|Register         |        0|      -|    1700|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|     60|   11074|  21927|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|     27|      10|     41|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------+---------+-------+------+-------+-----+
    |            Instance           |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-------------------------------+----------------------+---------+-------+------+-------+-----+
    |music_faddfsub_32ncg_U71       |music_faddfsub_32ncg  |        0|      2|   227|    403|    0|
    |music_faddfsub_32ncg_U72       |music_faddfsub_32ncg  |        0|      2|   227|    403|    0|
    |music_fmul_32ns_3ibs_U73       |music_fmul_32ns_3ibs  |        0|      3|   128|    320|    0|
    |music_fmul_32ns_3ibs_U74       |music_fmul_32ns_3ibs  |        0|      3|   128|    320|    0|
    |grp_qrf_givens_float_s_fu_584  |qrf_givens_float_s    |        0|     50|  8664|  18347|    0|
    +-------------------------------+----------------------+---------+-------+------+-------+-----+
    |Total                          |                      |        0|     60|  9374|  19793|    0|
    +-------------------------------+----------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Qi_M_real_U  |qrf_basic_Qi_M_real  |        2|  0|   0|    0|    16|   32|     1|          512|
    |Qi_M_imag_U  |qrf_basic_Qi_M_real  |        2|  0|   0|    0|    16|   32|     1|          512|
    |Ri_M_real_U  |qrf_basic_Qi_M_real  |        2|  0|   0|    0|    16|   32|     1|          512|
    |Ri_M_imag_U  |qrf_basic_Qi_M_real  |        2|  0|   0|    0|    16|   32|     1|          512|
    +-------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                     |        8|  0|   0|    0|    64|  128|     4|         2048|
    +-------------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln1067_1_fu_876_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln1067_fu_842_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln459_1_fu_744_p2      |     +    |      0|  0|  10|           2|           1|
    |add_ln459_fu_738_p2        |     +    |      0|  0|  10|           2|           1|
    |add_ln460_1_fu_782_p2      |     +    |      0|  0|  10|           2|           1|
    |add_ln460_fu_776_p2        |     +    |      0|  0|  10|           2|           1|
    |add_ln482_fu_903_p2        |     +    |      0|  0|  15|           6|           6|
    |add_ln486_fu_950_p2        |     +    |      0|  0|  13|           4|           1|
    |add_ln503_1_fu_1095_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln503_2_fu_1119_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln513_1_fu_971_p2      |     +    |      0|  0|  12|           3|           1|
    |add_ln513_fu_1035_p2       |     +    |      0|  0|  12|           3|           2|
    |add_ln516_1_fu_1200_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln516_fu_1189_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln521_1_fu_1211_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln521_2_fu_1055_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln521_fu_938_p2        |     +    |      0|  0|  39|          32|          32|
    |add_ln524_1_fu_1251_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln524_fu_1240_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln538_1_fu_1314_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln538_fu_1328_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln545_fu_1376_p2       |     +    |      0|  0|  15|           6|           6|
    |c_1_fu_860_p2              |     +    |      0|  0|  12|           3|           1|
    |c_2_fu_1296_p2             |     +    |      0|  0|  12|           3|           1|
    |c_3_fu_1360_p2             |     +    |      0|  0|  12|           3|           1|
    |c_fu_893_p2                |     +    |      0|  0|  12|           3|           1|
    |grp_fu_623_p2              |     +    |      0|  0|  10|           2|           2|
    |k_1_fu_1221_p2             |     +    |      0|  0|  12|           3|           1|
    |k_fu_1174_p2               |     +    |      0|  0|  12|           3|           1|
    |r_1_fu_1268_p2             |     +    |      0|  0|  12|           3|           1|
    |r_fu_820_p2                |     +    |      0|  0|  12|           3|           1|
    |sub_ln499_1_fu_1009_p2     |     -    |      0|  0|  12|           3|           3|
    |sub_ln499_fu_1003_p2       |     -    |      0|  0|  12|           3|           3|
    |icmp_ln459_1_fu_770_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln459_fu_764_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln460_1_fu_808_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln460_fu_802_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln471_fu_814_p2       |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln472_fu_854_p2       |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln474_fu_866_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln480_fu_887_p2       |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln486_fu_944_p2       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln490_1_fu_981_p2     |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln490_fu_918_p2       |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln498_fu_956_p2       |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln499_fu_1077_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln511_fu_1168_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln513_fu_1180_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln519_fu_1215_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln521_fu_1231_p2      |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln532_fu_1262_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln533_fu_1290_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln541_fu_1354_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln543_fu_1366_p2      |   icmp   |      0|  0|   9|           3|           3|
    |select_ln486_1_fu_987_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln486_2_fu_1015_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln486_3_fu_1023_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln486_4_fu_1041_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln486_5_fu_1061_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln486_fu_962_p3     |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp1              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1    |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1    |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1    |    xor   |      0|  0|   2|           2|           1|
    |xor_ln155_fu_1343_p2       |    xor   |      0|  0|  33|          32|          33|
    |xor_ln521_1_fu_1049_p2     |    xor   |      0|  0|  32|          32|           2|
    |xor_ln521_fu_932_p2        |    xor   |      0|  0|  32|          32|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 855|         413|         373|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |Qi_M_imag_address0              |   27|          5|    4|         20|
    |Qi_M_imag_address1              |   27|          5|    4|         20|
    |Qi_M_imag_d1                    |   15|          3|   32|         96|
    |Qi_M_real_address0              |   27|          5|    4|         20|
    |Qi_M_real_address1              |   27|          5|    4|         20|
    |Qi_M_real_d0                    |   15|          3|   32|         96|
    |Qi_M_real_d1                    |   15|          3|   32|         96|
    |Ri_M_imag_address0              |   38|          7|    4|         28|
    |Ri_M_imag_address1              |   33|          6|    4|         24|
    |Ri_M_imag_d0                    |   21|          4|   32|        128|
    |Ri_M_imag_d1                    |   15|          3|   32|         96|
    |Ri_M_real_address0              |   38|          7|    4|         28|
    |Ri_M_real_address1              |   33|          6|    4|         24|
    |Ri_M_real_d0                    |   21|          4|   32|        128|
    |Ri_M_real_d1                    |   15|          3|   32|         96|
    |ap_NS_fsm                       |  165|         37|    1|         37|
    |ap_enable_reg_pp1_iter1         |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1         |   15|          3|    1|          3|
    |ap_enable_reg_pp5_iter1         |   15|          3|    1|          3|
    |ap_phi_mux_k13_0_phi_fu_543_p4  |    9|          2|    3|          6|
    |ap_phi_mux_k_0_phi_fu_532_p4    |    9|          2|    3|          6|
    |c12_0_reg_484                   |    9|          2|    3|          6|
    |c15_0_reg_562                   |    9|          2|    3|          6|
    |c16_0_reg_573                   |    9|          2|    3|          6|
    |c_0_reg_473                     |    9|          2|    3|          6|
    |grp_fu_597_opcode               |   15|          3|    2|          6|
    |grp_fu_597_p0                   |   38|          7|   32|        224|
    |grp_fu_597_p1                   |   38|          7|   32|        224|
    |grp_fu_602_opcode               |   15|          3|    2|          6|
    |grp_fu_602_p0                   |   27|          5|   32|        160|
    |grp_fu_602_p1                   |   27|          5|   32|        160|
    |grp_fu_611_p0                   |   44|          9|   32|        288|
    |grp_fu_611_p1                   |   38|          7|   32|        224|
    |grp_fu_616_p0                   |   44|          9|   32|        288|
    |grp_fu_616_p1                   |   38|          7|   32|        224|
    |grp_fu_623_p0                   |   15|          3|    2|          6|
    |i_0_reg_517                     |    9|          2|    2|          4|
    |indvar_flatten_reg_495          |    9|          2|    4|          8|
    |j_0_reg_506                     |    9|          2|    3|          6|
    |k13_0_reg_539                   |    9|          2|    3|          6|
    |k_0_reg_528                     |    9|          2|    3|          6|
    |phi_ln459_1_reg_427             |    9|          2|    2|          4|
    |phi_ln459_reg_415               |    9|          2|    2|          4|
    |phi_ln460_1_reg_450             |    9|          2|    2|          4|
    |phi_ln460_reg_438               |    9|          2|    2|          4|
    |r14_0_reg_550                   |    9|          2|    3|          6|
    |r_0_reg_461                     |    9|          2|    3|          6|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           | 1087|        218|  571|       2874|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |Qi_M_imag_addr_1_reg_1439                   |   4|   0|    4|          0|
    |Qi_M_imag_addr_4_reg_1670                   |   4|   0|    4|          0|
    |Qi_M_imag_addr_4_reg_1670_pp3_iter1_reg     |   4|   0|    4|          0|
    |Qi_M_imag_addr_5_reg_1676                   |   4|   0|    4|          0|
    |Qi_M_real_addr_1_reg_1434                   |   4|   0|    4|          0|
    |Qi_M_real_addr_4_reg_1659                   |   4|   0|    4|          0|
    |Qi_M_real_addr_4_reg_1659_pp3_iter1_reg     |   4|   0|    4|          0|
    |Qi_M_real_addr_5_reg_1665                   |   4|   0|    4|          0|
    |Ri_M_imag_addr_2_reg_1534                   |   4|   0|    4|          0|
    |Ri_M_imag_addr_3_reg_1551                   |   4|   0|    4|          0|
    |Ri_M_imag_addr_5_reg_1629                   |   4|   0|    4|          0|
    |Ri_M_imag_addr_5_reg_1629_pp2_iter1_reg     |   4|   0|    4|          0|
    |Ri_M_imag_addr_6_reg_1635                   |   4|   0|    4|          0|
    |Ri_M_real_addr_2_reg_1528                   |   4|   0|    4|          0|
    |Ri_M_real_addr_3_reg_1546                   |   4|   0|    4|          0|
    |Ri_M_real_addr_5_reg_1617                   |   4|   0|    4|          0|
    |Ri_M_real_addr_5_reg_1617_pp2_iter1_reg     |   4|   0|    4|          0|
    |Ri_M_real_addr_6_reg_1623                   |   4|   0|    4|          0|
    |add_ln459_reg_1387                          |   2|   0|    2|          0|
    |add_ln460_reg_1403                          |   2|   0|    2|          0|
    |add_ln486_reg_1483                          |   4|   0|    4|          0|
    |add_ln521_1_reg_1641                        |  32|   0|   32|          0|
    |ap_CS_fsm                                   |  36|   0|   36|          0|
    |ap_enable_reg_pp1_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                     |   1|   0|    1|          0|
    |c12_0_reg_484                               |   3|   0|    3|          0|
    |c15_0_reg_562                               |   3|   0|    3|          0|
    |c16_0_reg_573                               |   3|   0|    3|          0|
    |c_0_reg_473                                 |   3|   0|    3|          0|
    |grp_qrf_givens_float_s_fu_584_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_517                                 |   2|   0|    2|          0|
    |icmp_ln480_reg_1455                         |   1|   0|    1|          0|
    |icmp_ln511_reg_1604                         |   1|   0|    1|          0|
    |icmp_ln513_reg_1613                         |   1|   0|    1|          0|
    |icmp_ln519_reg_1646                         |   1|   0|    1|          0|
    |icmp_ln521_reg_1655                         |   1|   0|    1|          0|
    |icmp_ln533_reg_1726                         |   1|   0|    1|          0|
    |icmp_ln543_reg_1759                         |   1|   0|    1|          0|
    |indvar_flatten_reg_495                      |   4|   0|    4|          0|
    |j_0_reg_506                                 |   3|   0|    3|          0|
    |k13_0_reg_539                               |   3|   0|    3|          0|
    |k_0_reg_528                                 |   3|   0|    3|          0|
    |k_1_reg_1650                                |   3|   0|    3|          0|
    |k_reg_1608                                  |   3|   0|    3|          0|
    |p_r_M_imag_1_reg_1580                       |  32|   0|   32|          0|
    |p_r_M_imag_3_reg_1568                       |  32|   0|   32|          0|
    |p_r_M_imag_4_reg_1556                       |  32|   0|   32|          0|
    |p_r_M_imag_reg_1592                         |  32|   0|   32|          0|
    |p_r_M_real_1_reg_1586                       |  32|   0|   32|          0|
    |p_r_M_real_3_reg_1574                       |  32|   0|   32|          0|
    |p_r_M_real_4_reg_1562                       |  32|   0|   32|          0|
    |p_r_M_real_reg_1598                         |  32|   0|   32|          0|
    |p_t_imag_2_reg_1686                         |  32|   0|   32|          0|
    |p_t_imag_3_reg_1696                         |  32|   0|   32|          0|
    |p_t_real_2_reg_1681                         |  32|   0|   32|          0|
    |p_t_real_3_reg_1691                         |  32|   0|   32|          0|
    |phi_ln459_1_reg_427                         |   2|   0|    2|          0|
    |phi_ln459_reg_415                           |   2|   0|    2|          0|
    |phi_ln460_1_reg_450                         |   2|   0|    2|          0|
    |phi_ln460_reg_438                           |   2|   0|    2|          0|
    |r14_0_reg_550                               |   3|   0|    3|          0|
    |r_0_reg_461                                 |   3|   0|    3|          0|
    |r_1_reg_1710                                |   3|   0|    3|          0|
    |r_reg_1423                                  |   3|   0|    3|          0|
    |reg_628                                     |  32|   0|   32|          0|
    |reg_634                                     |  32|   0|   32|          0|
    |reg_640                                     |  32|   0|   32|          0|
    |reg_646                                     |  32|   0|   32|          0|
    |reg_652                                     |  32|   0|   32|          0|
    |reg_657                                     |  32|   0|   32|          0|
    |reg_662                                     |  32|   0|   32|          0|
    |reg_667                                     |  32|   0|   32|          0|
    |reg_672                                     |  32|   0|   32|          0|
    |reg_678                                     |  32|   0|   32|          0|
    |reg_684                                     |  32|   0|   32|          0|
    |reg_690                                     |  32|   0|   32|          0|
    |reg_696                                     |  32|   0|   32|          0|
    |reg_701                                     |  32|   0|   32|          0|
    |reg_706                                     |  32|   0|   32|          0|
    |reg_711                                     |  32|   0|   32|          0|
    |reg_716                                     |  32|   0|   32|          0|
    |reg_721                                     |  32|   0|   32|          0|
    |reg_726                                     |  32|   0|   32|          0|
    |reg_733                                     |  32|   0|   32|          0|
    |select_ln486_1_reg_1493                     |   1|   0|    1|          0|
    |select_ln486_3_reg_1498                     |   3|   0|    3|          0|
    |select_ln486_4_reg_1503                     |   3|   0|    3|          0|
    |select_ln486_5_reg_1508                     |  32|   0|   32|          0|
    |select_ln486_reg_1488                       |   2|   0|    2|          0|
    |tmp_11_reg_1735                             |   3|   0|    5|          2|
    |zext_ln1067_reg_1428                        |   3|   0|    6|          3|
    |zext_ln482_2_reg_1464                       |   6|   0|   64|         58|
    |zext_ln498_reg_1513                         |   2|   0|   32|         30|
    |zext_ln503_2_reg_1540                       |   2|   0|    5|          3|
    |zext_ln503_reg_1522                         |   2|   0|    5|          3|
    |zext_ln533_reg_1720                         |   3|   0|    6|          3|
    |zext_ln545_2_reg_1763                       |   6|   0|   64|         58|
    |zext_ln545_reg_1715                         |   3|   0|    6|          3|
    |Qi_M_imag_addr_5_reg_1676                   |  64|  32|    4|          0|
    |Qi_M_real_addr_5_reg_1665                   |  64|  32|    4|          0|
    |Ri_M_imag_addr_6_reg_1635                   |  64|  32|    4|          0|
    |Ri_M_real_addr_6_reg_1623                   |  64|  32|    4|          0|
    |icmp_ln513_reg_1613                         |  64|  32|    1|          0|
    |icmp_ln521_reg_1655                         |  64|  32|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |1700| 192| 1497|        163|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   qrf_basic  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   qrf_basic  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   qrf_basic  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   qrf_basic  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   qrf_basic  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   qrf_basic  | return value |
|A_M_real_address0  | out |    4|  ap_memory |   A_M_real   |     array    |
|A_M_real_ce0       | out |    1|  ap_memory |   A_M_real   |     array    |
|A_M_real_q0        |  in |   32|  ap_memory |   A_M_real   |     array    |
|A_M_imag_address0  | out |    4|  ap_memory |   A_M_imag   |     array    |
|A_M_imag_ce0       | out |    1|  ap_memory |   A_M_imag   |     array    |
|A_M_imag_q0        |  in |   32|  ap_memory |   A_M_imag   |     array    |
|Q_M_real_address0  | out |    4|  ap_memory |   Q_M_real   |     array    |
|Q_M_real_ce0       | out |    1|  ap_memory |   Q_M_real   |     array    |
|Q_M_real_we0       | out |    1|  ap_memory |   Q_M_real   |     array    |
|Q_M_real_d0        | out |   32|  ap_memory |   Q_M_real   |     array    |
|Q_M_imag_address0  | out |    4|  ap_memory |   Q_M_imag   |     array    |
|Q_M_imag_ce0       | out |    1|  ap_memory |   Q_M_imag   |     array    |
|Q_M_imag_we0       | out |    1|  ap_memory |   Q_M_imag   |     array    |
|Q_M_imag_d0        | out |   32|  ap_memory |   Q_M_imag   |     array    |
|R_M_real_address0  | out |    4|  ap_memory |   R_M_real   |     array    |
|R_M_real_ce0       | out |    1|  ap_memory |   R_M_real   |     array    |
|R_M_real_we0       | out |    1|  ap_memory |   R_M_real   |     array    |
|R_M_real_d0        | out |   32|  ap_memory |   R_M_real   |     array    |
|R_M_imag_address0  | out |    4|  ap_memory |   R_M_imag   |     array    |
|R_M_imag_ce0       | out |    1|  ap_memory |   R_M_imag   |     array    |
|R_M_imag_we0       | out |    1|  ap_memory |   R_M_imag   |     array    |
|R_M_imag_d0        | out |   32|  ap_memory |   R_M_imag   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 8, depth = 18
  * Pipeline-3: initiation interval (II) = 8, depth = 18
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 59
* Pipeline : 6
  Pipeline-0 : II = 1, D = 1, States = { 7 }
  Pipeline-1 : II = 1, D = 2, States = { 9 10 }
  Pipeline-2 : II = 8, D = 18, States = { 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
  Pipeline-3 : II = 8, D = 18, States = { 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 }
  Pipeline-4 : II = 1, D = 2, States = { 54 55 }
  Pipeline-5 : II = 1, D = 2, States = { 57 58 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 4 
4 --> 5 
5 --> 5 4 6 
6 --> 7 12 
7 --> 8 7 
8 --> 9 
9 --> 11 10 
10 --> 9 
11 --> 6 
12 --> 13 52 53 
13 --> 14 
14 --> 15 
15 --> 33 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 15 
33 --> 34 
34 --> 52 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 34 
52 --> 12 
53 --> 54 
54 --> 56 55 
55 --> 54 
56 --> 57 
57 --> 59 58 
58 --> 57 
59 --> 53 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 60 [1/1] (2.32ns)   --->   "%Qi_M_real = alloca [16 x float], align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 60 'alloca' 'Qi_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 61 [1/1] (2.32ns)   --->   "%Qi_M_imag = alloca [16 x float], align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 61 'alloca' 'Qi_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 62 [1/1] (2.32ns)   --->   "%Ri_M_real = alloca [16 x float], align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 62 'alloca' 'Ri_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 63 [1/1] (2.32ns)   --->   "%Ri_M_imag = alloca [16 x float], align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 63 'alloca' 'Ri_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 64 [1/1] (1.76ns)   --->   "br label %arrayctor.loop"   --->   Operation 64 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%phi_ln459 = phi i2 [ 0, %0 ], [ %add_ln459, %arrayctor.loop1 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 65 'phi' 'phi_ln459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.56ns)   --->   "%add_ln459 = add i2 %phi_ln459, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 66 'add' 'add_ln459' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 67 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.76ns)   --->   "br label %arrayctor.loop3"   --->   Operation 68 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.94>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%phi_ln459_1 = phi i2 [ 0, %arrayctor.loop ], [ %add_ln459_1, %arrayctor.loop3 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 69 'phi' 'phi_ln459_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.56ns)   --->   "%add_ln459_1 = add i2 %phi_ln459_1, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 70 'add' 'add_ln459_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln459, i2 %phi_ln459_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 71 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i4 %tmp_5 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 72 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%Qi_M_real_addr = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1027" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 73 'getelementptr' 'Qi_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1027" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 74 'getelementptr' 'Qi_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_real_addr, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 75 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 76 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 77 [1/1] (0.95ns)   --->   "%icmp_ln459 = icmp eq i2 %phi_ln459_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 77 'icmp' 'icmp_ln459' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 78 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln459, label %arrayctor.loop1, label %arrayctor.loop3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.95ns)   --->   "%icmp_ln459_1 = icmp eq i2 %phi_ln459, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 80 'icmp' 'icmp_ln459_1' <Predicate = (icmp_ln459)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln459_1, label %arrayctor.loop4.preheader, label %arrayctor.loop" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 81 'br' <Predicate = (icmp_ln459)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.76ns)   --->   "br label %arrayctor.loop4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 82 'br' <Predicate = (icmp_ln459 & icmp_ln459_1)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%phi_ln460 = phi i2 [ %add_ln460, %arrayctor.loop45 ], [ 0, %arrayctor.loop4.preheader ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 83 'phi' 'phi_ln460' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.56ns)   --->   "%add_ln460 = add i2 %phi_ln460, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 84 'add' 'add_ln460' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 85 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.76ns)   --->   "br label %arrayctor.loop7"   --->   Operation 86 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.94>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%phi_ln460_1 = phi i2 [ 0, %arrayctor.loop4 ], [ %add_ln460_1, %arrayctor.loop7 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 87 'phi' 'phi_ln460_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.56ns)   --->   "%add_ln460_1 = add i2 %phi_ln460_1, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 88 'add' 'add_ln460_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_12 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln460, i2 %phi_ln460_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 89 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i4 %tmp_12 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 90 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%Ri_M_real_addr = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln1027_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 91 'getelementptr' 'Ri_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln1027_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 92 'getelementptr' 'Ri_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_real_addr, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 93 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 94 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 94 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 95 [1/1] (0.95ns)   --->   "%icmp_ln460 = icmp eq i2 %phi_ln460_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 95 'icmp' 'icmp_ln460' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 96 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln460, label %arrayctor.loop45, label %arrayctor.loop7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.95ns)   --->   "%icmp_ln460_1 = icmp eq i2 %phi_ln460, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 98 'icmp' 'icmp_ln460_1' <Predicate = (icmp_ln460)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln460_1, label %.preheader62.preheader, label %arrayctor.loop4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 99 'br' <Predicate = (icmp_ln460)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.76ns)   --->   "br label %.preheader62" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 100 'br' <Predicate = (icmp_ln460 & icmp_ln460_1)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 2.12>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ %r, %qrf_in_row_assign_end ], [ 0, %.preheader62.preheader ]"   --->   Operation 101 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.13ns)   --->   "%icmp_ln471 = icmp eq i3 %r_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 102 'icmp' 'icmp_ln471' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 103 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 104 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln471, label %.preheader3.preheader.preheader, label %qrf_in_row_assign_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str21) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 106 'specloopname' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str21)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 107 'specregionbegin' 'tmp' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln482 = zext i3 %r_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 108 'zext' 'zext_ln482' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_7 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 109 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1067 = zext i5 %tmp_7 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475]   --->   Operation 110 'zext' 'zext_ln1067' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.78ns)   --->   "%add_ln1067 = add i6 %zext_ln482, %zext_ln1067" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475]   --->   Operation 111 'add' 'add_ln1067' <Predicate = (!icmp_ln471)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1067_1 = zext i6 %add_ln1067 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475]   --->   Operation 112 'zext' 'zext_ln1067_1' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_1 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1067_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475]   --->   Operation 113 'getelementptr' 'Qi_M_real_addr_1' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_1 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1067_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475]   --->   Operation 114 'getelementptr' 'Qi_M_imag_addr_1' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.76ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 115 'br' <Predicate = (!icmp_ln471)> <Delay = 1.76>
ST_6 : Operation 116 [1/1] (1.76ns)   --->   "br label %.preheader3.preheader" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 116 'br' <Predicate = (icmp_ln471)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 4.10>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %qrf_in_row_assign_begin ], [ %c_1, %qrf_in_col_assign_Qi_end ]"   --->   Operation 117 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.13ns)   --->   "%icmp_ln472 = icmp eq i3 %c_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 118 'icmp' 'icmp_ln472' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 119 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (1.65ns)   --->   "%c_1 = add i3 %c_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 120 'add' 'c_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln472, label %.preheader4.preheader, label %qrf_in_col_assign_Qi_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str22) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 122 'specloopname' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str22)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 123 'specregionbegin' 'tmp_28' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:473]   --->   Operation 124 'specpipeline' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.13ns)   --->   "%icmp_ln474 = icmp eq i3 %r_0, %c_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:474]   --->   Operation 125 'icmp' 'icmp_ln474' <Predicate = (!icmp_ln472)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln474, label %2, label %3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:474]   --->   Operation 126 'br' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1067_2 = zext i3 %c_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477]   --->   Operation 127 'zext' 'zext_ln1067_2' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (1.78ns)   --->   "%add_ln1067_1 = add i6 %zext_ln1067, %zext_ln1067_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477]   --->   Operation 128 'add' 'add_ln1067_1' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1067_3 = zext i6 %add_ln1067_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477]   --->   Operation 129 'zext' 'zext_ln1067_3' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_2 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1067_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477]   --->   Operation 130 'getelementptr' 'Qi_M_real_addr_2' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_2 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1067_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477]   --->   Operation 131 'getelementptr' 'Qi_M_imag_addr_2' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477]   --->   Operation 132 'store' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 133 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477]   --->   Operation 133 'store' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "br label %qrf_in_col_assign_Qi_end"   --->   Operation 134 'br' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (2.32ns)   --->   "store float 1.000000e+00, float* %Qi_M_real_addr_1, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475]   --->   Operation 135 'store' <Predicate = (!icmp_ln472 & icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 136 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_imag_addr_1, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475]   --->   Operation 136 'store' <Predicate = (!icmp_ln472 & icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "br label %qrf_in_col_assign_Qi_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:476]   --->   Operation 137 'br' <Predicate = (!icmp_ln472 & icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str22, i32 %tmp_28)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:479]   --->   Operation 138 'specregionend' 'empty' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 139 'br' <Predicate = (!icmp_ln472)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 140 [1/1] (1.76ns)   --->   "br label %.preheader4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480]   --->   Operation 140 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 4.10>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%c12_0 = phi i3 [ %c, %qrf_in_col_assign_Ri ], [ 0, %.preheader4.preheader ]"   --->   Operation 141 'phi' 'c12_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (1.13ns)   --->   "%icmp_ln480 = icmp eq i3 %c12_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480]   --->   Operation 142 'icmp' 'icmp_ln480' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 143 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (1.65ns)   --->   "%c = add i3 %c12_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480]   --->   Operation 144 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln480, label %qrf_in_row_assign_end, label %qrf_in_col_assign_Ri" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln482_1 = zext i3 %c12_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 146 'zext' 'zext_ln482_1' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (1.78ns)   --->   "%add_ln482 = add i6 %zext_ln1067, %zext_ln482_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 147 'add' 'add_ln482' <Predicate = (!icmp_ln480)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln482_2 = zext i6 %add_ln482 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 148 'zext' 'zext_ln482_2' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%A_M_real_addr = getelementptr [16 x float]* %A_M_real, i64 0, i64 %zext_ln482_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 149 'getelementptr' 'A_M_real_addr' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%A_M_imag_addr = getelementptr [16 x float]* %A_M_imag, i64 0, i64 %zext_ln482_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 150 'getelementptr' 'A_M_imag_addr' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_9 : Operation 151 [2/2] (2.32ns)   --->   "%A_M_real_load = load float* %A_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 151 'load' 'A_M_real_load' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 152 [2/2] (2.32ns)   --->   "%A_M_imag_load = load float* %A_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 152 'load' 'A_M_imag_load' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 4.64>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str23) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480]   --->   Operation 153 'specloopname' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str23)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480]   --->   Operation 154 'specregionbegin' 'tmp_30' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:481]   --->   Operation 155 'specpipeline' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_1 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln482_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 156 'getelementptr' 'Ri_M_real_addr_1' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_1 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln482_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 157 'getelementptr' 'Ri_M_imag_addr_1' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 158 [1/2] (2.32ns)   --->   "%A_M_real_load = load float* %A_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 158 'load' 'A_M_real_load' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 159 [1/1] (2.32ns)   --->   "store float %A_M_real_load, float* %Ri_M_real_addr_1, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 159 'store' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 160 [1/2] (2.32ns)   --->   "%A_M_imag_load = load float* %A_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 160 'load' 'A_M_imag_load' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 161 [1/1] (2.32ns)   --->   "store float %A_M_imag_load, float* %Ri_M_imag_addr_1, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 161 'store' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str23, i32 %tmp_30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:483]   --->   Operation 162 'specregionend' 'empty_59' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480]   --->   Operation 163 'br' <Predicate = (!icmp_ln480)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str21, i32 %tmp)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:484]   --->   Operation 164 'specregionend' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "br label %.preheader62" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 7.57>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ %add_ln486, %._crit_edge ], [ 0, %.preheader3.preheader.preheader ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 166 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %select_ln486_3, %._crit_edge ], [ 0, %.preheader3.preheader.preheader ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 167 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ %i, %._crit_edge ], [ -1, %.preheader3.preheader.preheader ]"   --->   Operation 168 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln521)   --->   "%zext_ln486 = zext i3 %j_0 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 169 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (1.13ns)   --->   "%icmp_ln490 = icmp eq i3 %j_0, 3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:490]   --->   Operation 170 'icmp' 'icmp_ln490' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln521)   --->   "%zext_ln490 = zext i1 %icmp_ln490 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:490]   --->   Operation 171 'zext' 'zext_ln490' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln499 = zext i1 %icmp_ln490 to i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499]   --->   Operation 172 'zext' 'zext_ln499' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln521)   --->   "%xor_ln521 = xor i32 %zext_ln486, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521]   --->   Operation 173 'xor' 'xor_ln521' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln521 = add i32 %zext_ln490, %xor_ln521" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521]   --->   Operation 174 'add' 'add_ln521' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (1.30ns)   --->   "%icmp_ln486 = icmp eq i4 %indvar_flatten, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 175 'icmp' 'icmp_ln486' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/1] (1.73ns)   --->   "%add_ln486 = add i4 %indvar_flatten, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 176 'add' 'add_ln486' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %icmp_ln486, label %.preheader1.preheader, label %qrf_row_loop_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @qrf_col_loop_qrf_row)"   --->   Operation 178 'specloopname' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 179 'speclooptripcount' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.95ns)   --->   "%icmp_ln498 = icmp eq i2 %i_0, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498]   --->   Operation 180 'icmp' 'icmp_ln498' <Predicate = (!icmp_ln486)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.99ns)   --->   "%select_ln486 = select i1 %icmp_ln498, i2 -1, i2 %i_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 181 'select' 'select_ln486' <Predicate = (!icmp_ln486)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 182 [1/1] (1.65ns)   --->   "%add_ln513_1 = add i3 %j_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513]   --->   Operation 182 'add' 'add_ln513_1' <Predicate = (!icmp_ln486)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node add_ln521_2)   --->   "%zext_ln486_1 = zext i3 %add_ln513_1 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 183 'zext' 'zext_ln486_1' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (1.13ns)   --->   "%icmp_ln490_1 = icmp eq i3 %add_ln513_1, 3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:490]   --->   Operation 184 'icmp' 'icmp_ln490_1' <Predicate = (!icmp_ln486)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [1/1] (0.99ns)   --->   "%select_ln486_1 = select i1 %icmp_ln498, i1 %icmp_ln490_1, i1 %icmp_ln490" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 185 'select' 'select_ln486_1' <Predicate = (!icmp_ln486)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln521_2)   --->   "%zext_ln490_1 = zext i1 %icmp_ln490_1 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:490]   --->   Operation 186 'zext' 'zext_ln490_1' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln499_1 = zext i1 %icmp_ln490_1 to i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499]   --->   Operation 187 'zext' 'zext_ln499_1' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (1.65ns)   --->   "%sub_ln499 = sub i3 %add_ln513_1, %zext_ln499_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499]   --->   Operation 188 'sub' 'sub_ln499' <Predicate = (!icmp_ln486)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (1.65ns)   --->   "%sub_ln499_1 = sub i3 %j_0, %zext_ln499" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499]   --->   Operation 189 'sub' 'sub_ln499_1' <Predicate = (!icmp_ln486)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln499)   --->   "%select_ln486_2 = select i1 %icmp_ln498, i3 %sub_ln499, i3 %sub_ln499_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 190 'select' 'select_ln486_2' <Predicate = (!icmp_ln486)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 191 [1/1] (0.98ns)   --->   "%select_ln486_3 = select i1 %icmp_ln498, i3 %add_ln513_1, i3 %j_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 191 'select' 'select_ln486_3' <Predicate = (!icmp_ln486)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i3 %select_ln486_3 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513]   --->   Operation 192 'zext' 'zext_ln513' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (1.65ns)   --->   "%add_ln513 = add i3 %j_0, 2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513]   --->   Operation 193 'add' 'add_ln513' <Predicate = (!icmp_ln486)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.98ns)   --->   "%select_ln486_4 = select i1 %icmp_ln498, i3 %add_ln513, i3 %add_ln513_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 194 'select' 'select_ln486_4' <Predicate = (!icmp_ln486)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node add_ln521_2)   --->   "%xor_ln521_1 = xor i32 %zext_ln486_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521]   --->   Operation 195 'xor' 'xor_ln521_1' <Predicate = (!icmp_ln486)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln521_2 = add i32 %zext_ln490_1, %xor_ln521_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521]   --->   Operation 196 'add' 'add_ln521_2' <Predicate = (!icmp_ln486)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.69ns)   --->   "%select_ln486_5 = select i1 %icmp_ln498, i32 %add_ln521_2, i32 %add_ln521" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 197 'select' 'select_ln486_5' <Predicate = (!icmp_ln486)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i2 %select_ln486 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498]   --->   Operation 198 'zext' 'zext_ln498' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln499)   --->   "%zext_ln498_2 = zext i2 %select_ln486 to i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498]   --->   Operation 199 'zext' 'zext_ln498_2' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str25) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498]   --->   Operation 200 'specloopname' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498]   --->   Operation 201 'specregionbegin' 'tmp_27' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (1.13ns) (out node of the LUT)   --->   "%icmp_ln499 = icmp sgt i3 %zext_ln498_2, %select_ln486_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499]   --->   Operation 202 'icmp' 'icmp_ln499' <Predicate = (!icmp_ln486)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "br i1 %icmp_ln499, label %4, label %._crit_edge" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499]   --->   Operation 203 'br' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (1.56ns)   --->   "%add_ln503 = add i2 %select_ln486, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 204 'add' 'add_ln503' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %add_ln503, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 205 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln503 = zext i4 %tmp_8 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 206 'zext' 'zext_ln503' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (1.73ns)   --->   "%add_ln503_1 = add i5 %zext_ln513, %zext_ln503" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 207 'add' 'add_ln503_1' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln503_1 = zext i5 %add_ln503_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 208 'zext' 'zext_ln503_1' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_2 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln503_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 209 'getelementptr' 'Ri_M_real_addr_2' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_2 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln503_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 210 'getelementptr' 'Ri_M_imag_addr_2' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 211 [2/2] (2.32ns)   --->   "%Ri_M_real_load = load float* %Ri_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 211 'load' 'Ri_M_real_load' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 212 [2/2] (2.32ns)   --->   "%Ri_M_imag_load = load float* %Ri_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 212 'load' 'Ri_M_imag_load' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln486, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 213 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln503_2 = zext i4 %tmp_9 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 214 'zext' 'zext_ln503_2' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (1.73ns)   --->   "%add_ln503_2 = add i5 %zext_ln513, %zext_ln503_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 215 'add' 'add_ln503_2' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln503_3 = zext i5 %add_ln503_2 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 216 'zext' 'zext_ln503_3' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_3 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln503_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 217 'getelementptr' 'Ri_M_real_addr_3' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_3 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln503_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 218 'getelementptr' 'Ri_M_imag_addr_3' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 219 [2/2] (2.32ns)   --->   "%Ri_M_real_load_1 = load float* %Ri_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 219 'load' 'Ri_M_real_load_1' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 220 [2/2] (2.32ns)   --->   "%Ri_M_imag_load_1 = load float* %Ri_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 220 'load' 'Ri_M_imag_load_1' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 221 [1/1] (1.76ns)   --->   "br label %.preheader1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532]   --->   Operation 221 'br' <Predicate = (icmp_ln486)> <Delay = 1.76>

State 13 <SV = 7> <Delay = 9.52>
ST_13 : Operation 222 [1/2] (2.32ns)   --->   "%Ri_M_real_load = load float* %Ri_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 222 'load' 'Ri_M_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 223 [1/2] (2.32ns)   --->   "%Ri_M_imag_load = load float* %Ri_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 223 'load' 'Ri_M_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 224 [1/2] (2.32ns)   --->   "%Ri_M_real_load_1 = load float* %Ri_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 224 'load' 'Ri_M_real_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 225 [1/2] (2.32ns)   --->   "%Ri_M_imag_load_1 = load float* %Ri_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 225 'load' 'Ri_M_imag_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 226 [2/2] (7.20ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %select_ln486_1, float %Ri_M_real_load, float %Ri_M_imag_load, float %Ri_M_real_load_1, float %Ri_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 226 'call' 'call_ret' <Predicate = true> <Delay = 7.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 8> <Delay = 6.85>
ST_14 : Operation 227 [1/2] (4.53ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %select_ln486_1, float %Ri_M_real_load, float %Ri_M_imag_load, float %Ri_M_real_load_1, float %Ri_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 227 'call' 'call_ret' <Predicate = true> <Delay = 4.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%p_r_M_imag_4 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 228 'extractvalue' 'p_r_M_imag_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%p_r_M_real_4 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 229 'extractvalue' 'p_r_M_real_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%p_r_M_imag_3 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 230 'extractvalue' 'p_r_M_imag_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%p_r_M_real_3 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 231 'extractvalue' 'p_r_M_real_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%p_r_M_imag_1 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 232 'extractvalue' 'p_r_M_imag_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%p_r_M_real_1 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 233 'extractvalue' 'p_r_M_real_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%p_r_M_imag = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 234 'extractvalue' 'p_r_M_imag' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%p_r_M_real = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 235 'extractvalue' 'p_r_M_real' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%mag_M_real = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 236 'extractvalue' 'mag_M_real' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "br i1 %select_ln486_1, label %6, label %5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:505]   --->   Operation 237 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (2.32ns)   --->   "store float %mag_M_real, float* %Ri_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:506]   --->   Operation 238 'store' <Predicate = (!select_ln486_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 239 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:506]   --->   Operation 239 'store' <Predicate = (!select_ln486_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "br label %7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:507]   --->   Operation 240 'br' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (2.32ns)   --->   "store float %mag_M_real, float* %Ri_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:508]   --->   Operation 241 'store' <Predicate = (select_ln486_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 242 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:508]   --->   Operation 242 'store' <Predicate = (select_ln486_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 243 'br' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (1.76ns)   --->   "br label %8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511]   --->   Operation 244 'br' <Predicate = true> <Delay = 1.76>

State 15 <SV = 9> <Delay = 4.05>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ 0, %7 ], [ %k, %._crit_edge5 ]"   --->   Operation 245 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (1.13ns)   --->   "%icmp_ln511 = icmp eq i3 %k_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511]   --->   Operation 246 'icmp' 'icmp_ln511' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 247 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (1.65ns)   --->   "%k = add i3 %k_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511]   --->   Operation 248 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "br i1 %icmp_ln511, label %.preheader2.preheader, label %qrf_r_update_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str26) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511]   --->   Operation 250 'specloopname' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511]   --->   Operation 251 'specregionbegin' 'tmp_32' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 8, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:512]   --->   Operation 252 'specpipeline' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (1.13ns)   --->   "%icmp_ln513 = icmp ult i3 %k_0, %select_ln486_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513]   --->   Operation 253 'icmp' 'icmp_ln513' <Predicate = (!icmp_ln511)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %icmp_ln513, label %._crit_edge5, label %qrf_r_update_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513]   --->   Operation 254 'br' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln516 = zext i3 %k_0 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 255 'zext' 'zext_ln516' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (1.73ns)   --->   "%add_ln516 = add i5 %zext_ln503, %zext_ln516" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 256 'add' 'add_ln516' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln516_1 = zext i5 %add_ln516 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 257 'zext' 'zext_ln516_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_5 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln516_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 258 'getelementptr' 'Ri_M_real_addr_5' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (1.73ns)   --->   "%add_ln516_1 = add i5 %zext_ln503_2, %zext_ln516" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 259 'add' 'add_ln516_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln516_2 = zext i5 %add_ln516_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 260 'zext' 'zext_ln516_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_6 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln516_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 261 'getelementptr' 'Ri_M_real_addr_6' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_5 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln516_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 262 'getelementptr' 'Ri_M_imag_addr_5' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_6 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln516_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 263 'getelementptr' 'Ri_M_imag_addr_6' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 264 [2/2] (2.32ns)   --->   "%p_t_real = load float* %Ri_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 264 'load' 'p_t_real' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 265 [2/2] (2.32ns)   --->   "%p_t_imag = load float* %Ri_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 265 'load' 'p_t_imag' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 266 [2/2] (2.32ns)   --->   "%p_t_real_1 = load float* %Ri_M_real_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 266 'load' 'p_t_real_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 267 [2/2] (2.32ns)   --->   "%p_t_imag_1 = load float* %Ri_M_imag_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 267 'load' 'p_t_imag_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "br label %8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511]   --->   Operation 268 'br' <Predicate = (!icmp_ln511)> <Delay = 0.00>

State 16 <SV = 10> <Delay = 15.7>
ST_16 : Operation 269 [1/2] (2.32ns)   --->   "%p_t_real = load float* %Ri_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 269 'load' 'p_t_real' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 270 [1/2] (2.32ns)   --->   "%p_t_imag = load float* %Ri_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 270 'load' 'p_t_imag' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 271 [1/2] (2.32ns)   --->   "%p_t_real_1 = load float* %Ri_M_real_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 271 'load' 'p_t_real_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 272 [1/2] (2.32ns)   --->   "%p_t_imag_1 = load float* %Ri_M_imag_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 272 'load' 'p_t_imag_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 273 [2/2] (13.4ns)   --->   "%tmp_i_i_i_i = fmul float %p_r_M_real, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 273 'fmul' 'tmp_i_i_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 274 [2/2] (13.4ns)   --->   "%tmp_i_i_i_i_61 = fmul float %p_r_M_imag, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 274 'fmul' 'tmp_i_i_i_i_61' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 13.4>
ST_17 : Operation 275 [1/2] (12.3ns)   --->   "%tmp_i_i_i_i = fmul float %p_r_M_real, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 275 'fmul' 'tmp_i_i_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 276 [1/2] (12.3ns)   --->   "%tmp_i_i_i_i_61 = fmul float %p_r_M_imag, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 276 'fmul' 'tmp_i_i_i_i_61' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 277 [2/2] (13.4ns)   --->   "%tmp_1_i_i_i_i = fmul float %p_r_M_imag, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 277 'fmul' 'tmp_1_i_i_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 278 [2/2] (13.4ns)   --->   "%tmp_2_i_i_i_i = fmul float %p_r_M_real, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 278 'fmul' 'tmp_2_i_i_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 13.4>
ST_18 : Operation 279 [4/4] (11.5ns)   --->   "%p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_61" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 279 'fsub' 'p_r_M_real_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 280 [1/2] (12.3ns)   --->   "%tmp_1_i_i_i_i = fmul float %p_r_M_imag, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 280 'fmul' 'tmp_1_i_i_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [1/2] (12.3ns)   --->   "%tmp_2_i_i_i_i = fmul float %p_r_M_real, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 281 'fmul' 'tmp_2_i_i_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 282 [2/2] (13.4ns)   --->   "%tmp_i_i1_i_i = fmul float %p_r_M_real_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 282 'fmul' 'tmp_i_i1_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 283 [2/2] (13.4ns)   --->   "%tmp_i_i2_i_i = fmul float %p_r_M_imag_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 283 'fmul' 'tmp_i_i2_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 13.4>
ST_19 : Operation 284 [3/4] (10.5ns)   --->   "%p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_61" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 284 'fsub' 'p_r_M_real_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 285 [4/4] (11.5ns)   --->   "%p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 285 'fadd' 'p_r_M_imag_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 286 [1/2] (12.3ns)   --->   "%tmp_i_i1_i_i = fmul float %p_r_M_real_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 286 'fmul' 'tmp_i_i1_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 287 [1/2] (12.3ns)   --->   "%tmp_i_i2_i_i = fmul float %p_r_M_imag_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 287 'fmul' 'tmp_i_i2_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 288 [2/2] (13.4ns)   --->   "%tmp_1_i_i4_i_i = fmul float %p_r_M_imag_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 288 'fmul' 'tmp_1_i_i4_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 289 [2/2] (13.4ns)   --->   "%tmp_2_i_i5_i_i = fmul float %p_r_M_real_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 289 'fmul' 'tmp_2_i_i5_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 14> <Delay = 13.4>
ST_20 : Operation 290 [2/4] (10.5ns)   --->   "%p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_61" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 290 'fsub' 'p_r_M_real_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 291 [3/4] (10.5ns)   --->   "%p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 291 'fadd' 'p_r_M_imag_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 292 [4/4] (11.5ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 292 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 293 [1/2] (12.3ns)   --->   "%tmp_1_i_i4_i_i = fmul float %p_r_M_imag_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 293 'fmul' 'tmp_1_i_i4_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 294 [1/2] (12.3ns)   --->   "%tmp_2_i_i5_i_i = fmul float %p_r_M_real_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 294 'fmul' 'tmp_2_i_i5_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [2/2] (13.4ns)   --->   "%tmp_i_i_i8_i = fmul float %p_r_M_real_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 295 'fmul' 'tmp_i_i_i8_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [2/2] (13.4ns)   --->   "%tmp_i_i_i9_i = fmul float %p_r_M_imag_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 296 'fmul' 'tmp_i_i_i9_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 15> <Delay = 13.4>
ST_21 : Operation 297 [1/4] (10.5ns)   --->   "%p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_61" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 297 'fsub' 'p_r_M_real_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 298 [2/4] (10.5ns)   --->   "%p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 298 'fadd' 'p_r_M_imag_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 299 [3/4] (10.5ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 299 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 300 [4/4] (11.5ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 300 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [1/2] (12.3ns)   --->   "%tmp_i_i_i8_i = fmul float %p_r_M_real_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 301 'fmul' 'tmp_i_i_i8_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 302 [1/2] (12.3ns)   --->   "%tmp_i_i_i9_i = fmul float %p_r_M_imag_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 302 'fmul' 'tmp_i_i_i9_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 303 [2/2] (13.4ns)   --->   "%tmp_1_i_i_i1_i = fmul float %p_r_M_imag_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 303 'fmul' 'tmp_1_i_i_i1_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 304 [2/2] (13.4ns)   --->   "%tmp_2_i_i_i1_i = fmul float %p_r_M_real_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 304 'fmul' 'tmp_2_i_i_i1_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 16> <Delay = 13.4>
ST_22 : Operation 305 [1/4] (10.5ns)   --->   "%p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 305 'fadd' 'p_r_M_imag_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 306 [2/4] (10.5ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 306 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 307 [3/4] (10.5ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 307 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 308 [4/4] (11.5ns)   --->   "%p_r_M_real_5 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 308 'fsub' 'p_r_M_real_5' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 309 [1/2] (12.3ns)   --->   "%tmp_1_i_i_i1_i = fmul float %p_r_M_imag_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 309 'fmul' 'tmp_1_i_i_i1_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 310 [1/2] (12.3ns)   --->   "%tmp_2_i_i_i1_i = fmul float %p_r_M_real_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 310 'fmul' 'tmp_2_i_i_i1_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 311 [2/2] (13.4ns)   --->   "%tmp_i_i1_i1_i = fmul float %p_r_M_real_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 311 'fmul' 'tmp_i_i1_i1_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 312 [2/2] (13.4ns)   --->   "%tmp_i_i2_i1_i = fmul float %p_r_M_imag_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 312 'fmul' 'tmp_i_i2_i1_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 17> <Delay = 13.4>
ST_23 : Operation 313 [1/4] (10.5ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 313 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 314 [2/4] (10.5ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 314 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 315 [3/4] (10.5ns)   --->   "%p_r_M_real_5 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 315 'fsub' 'p_r_M_real_5' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 316 [4/4] (11.5ns)   --->   "%p_r_M_imag_5 = fadd float %tmp_1_i_i_i1_i, %tmp_2_i_i_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 316 'fadd' 'p_r_M_imag_5' <Predicate = (!icmp_ln513)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 317 [1/2] (12.3ns)   --->   "%tmp_i_i1_i1_i = fmul float %p_r_M_real_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 317 'fmul' 'tmp_i_i1_i1_i' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 318 [1/2] (12.3ns)   --->   "%tmp_i_i2_i1_i = fmul float %p_r_M_imag_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 318 'fmul' 'tmp_i_i2_i1_i' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 319 [2/2] (13.4ns)   --->   "%tmp_1_i_i4_i1_i = fmul float %p_r_M_imag_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 319 'fmul' 'tmp_1_i_i4_i1_i' <Predicate = (!icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 320 [2/2] (13.4ns)   --->   "%tmp_2_i_i5_i1_i = fmul float %p_r_M_real_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 320 'fmul' 'tmp_2_i_i5_i1_i' <Predicate = (!icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 18> <Delay = 12.3>
ST_24 : Operation 321 [1/4] (10.5ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 321 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 322 [4/4] (11.5ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 322 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln513)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 323 [2/4] (10.5ns)   --->   "%p_r_M_real_5 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 323 'fsub' 'p_r_M_real_5' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 324 [3/4] (10.5ns)   --->   "%p_r_M_imag_5 = fadd float %tmp_1_i_i_i1_i, %tmp_2_i_i_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 324 'fadd' 'p_r_M_imag_5' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 325 [4/4] (10.5ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i1_i1_i, %tmp_i_i2_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 325 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 326 [1/2] (12.3ns)   --->   "%tmp_1_i_i4_i1_i = fmul float %p_r_M_imag_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 326 'fmul' 'tmp_1_i_i4_i1_i' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 327 [1/2] (12.3ns)   --->   "%tmp_2_i_i5_i1_i = fmul float %p_r_M_real_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 327 'fmul' 'tmp_2_i_i5_i1_i' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 19> <Delay = 11.5>
ST_25 : Operation 328 [3/4] (10.5ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 328 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 329 [4/4] (11.5ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 329 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln513)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 330 [1/4] (10.5ns)   --->   "%p_r_M_real_5 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 330 'fsub' 'p_r_M_real_5' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 331 [2/4] (10.5ns)   --->   "%p_r_M_imag_5 = fadd float %tmp_1_i_i_i1_i, %tmp_2_i_i_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 331 'fadd' 'p_r_M_imag_5' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 332 [3/4] (10.5ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i1_i1_i, %tmp_i_i2_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 332 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 333 [4/4] (10.5ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i1_i, %tmp_2_i_i5_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 333 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 20> <Delay = 10.5>
ST_26 : Operation 334 [2/4] (10.5ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 334 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 335 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 335 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 336 [1/4] (10.5ns)   --->   "%p_r_M_imag_5 = fadd float %tmp_1_i_i_i1_i, %tmp_2_i_i_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 336 'fadd' 'p_r_M_imag_5' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 337 [2/4] (10.5ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i1_i1_i, %tmp_i_i2_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 337 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 338 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i1_i, %tmp_2_i_i5_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 338 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 21> <Delay = 12.8>
ST_27 : Operation 339 [1/4] (10.5ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 339 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 340 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 340 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 341 [1/4] (10.5ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i1_i1_i, %tmp_i_i2_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 341 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 342 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i1_i, %tmp_2_i_i5_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 342 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 343 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_1, float* %Ri_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 343 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 28 <SV = 22> <Delay = 12.8>
ST_28 : Operation 344 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 344 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 345 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i1_i, %tmp_2_i_i5_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 345 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 346 [4/4] (10.5ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 346 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 347 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_2, float* %Ri_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 347 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 29 <SV = 23> <Delay = 10.5>
ST_29 : Operation 348 [3/4] (10.5ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 348 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 349 [4/4] (10.5ns)   --->   "%complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 349 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 24> <Delay = 10.5>
ST_30 : Operation 350 [2/4] (10.5ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 350 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 351 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 351 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 25> <Delay = 10.5>
ST_31 : Operation 352 [1/4] (10.5ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 352 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 353 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 353 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 26> <Delay = 12.8>
ST_32 : Operation 354 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 354 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 355 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_3, float* %Ri_M_real_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 355 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 356 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_4, float* %Ri_M_imag_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 356 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 357 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_32)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:518]   --->   Operation 357 'specregionend' 'empty_62' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_32 : Operation 358 [1/1] (0.00ns)   --->   "br label %._crit_edge5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:518]   --->   Operation 358 'br' <Predicate = (!icmp_ln513)> <Delay = 0.00>

State 33 <SV = 10> <Delay = 2.55>
ST_33 : Operation 359 [1/1] (2.55ns)   --->   "%add_ln521_1 = add i32 %select_ln486_5, %zext_ln498" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521]   --->   Operation 359 'add' 'add_ln521_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 360 [1/1] (1.76ns)   --->   "br label %.preheader2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519]   --->   Operation 360 'br' <Predicate = true> <Delay = 1.76>

State 34 <SV = 11> <Delay = 4.45>
ST_34 : Operation 361 [1/1] (0.00ns)   --->   "%k13_0 = phi i3 [ %k_1, %._crit_edge6 ], [ 0, %.preheader2.preheader ]"   --->   Operation 361 'phi' 'k13_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 362 [1/1] (1.13ns)   --->   "%icmp_ln519 = icmp eq i3 %k13_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519]   --->   Operation 362 'icmp' 'icmp_ln519' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 363 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 363 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 364 [1/1] (1.65ns)   --->   "%k_1 = add i3 %k13_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519]   --->   Operation 364 'add' 'k_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 365 [1/1] (0.00ns)   --->   "br i1 %icmp_ln519, label %qrf_row_loop_end, label %qrf_q_update_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519]   --->   Operation 365 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln519 = zext i3 %k13_0 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519]   --->   Operation 366 'zext' 'zext_ln519' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_34 : Operation 367 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str27) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519]   --->   Operation 367 'specloopname' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_34 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519]   --->   Operation 368 'specregionbegin' 'tmp_33' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_34 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 8, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:520]   --->   Operation 369 'specpipeline' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_34 : Operation 370 [1/1] (2.47ns)   --->   "%icmp_ln521 = icmp slt i32 %zext_ln519, %add_ln521_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521]   --->   Operation 370 'icmp' 'icmp_ln521' <Predicate = (!icmp_ln519)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 371 [1/1] (0.00ns)   --->   "br i1 %icmp_ln521, label %._crit_edge6, label %qrf_q_update_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521]   --->   Operation 371 'br' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_34 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln524 = zext i3 %k13_0 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 372 'zext' 'zext_ln524' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_34 : Operation 373 [1/1] (1.73ns)   --->   "%add_ln524 = add i5 %zext_ln503, %zext_ln524" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 373 'add' 'add_ln524' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln524_1 = zext i5 %add_ln524 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 374 'zext' 'zext_ln524_1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_34 : Operation 375 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_4 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln524_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 375 'getelementptr' 'Qi_M_real_addr_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_34 : Operation 376 [1/1] (1.73ns)   --->   "%add_ln524_1 = add i5 %zext_ln503_2, %zext_ln524" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 376 'add' 'add_ln524_1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln524_2 = zext i5 %add_ln524_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 377 'zext' 'zext_ln524_2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_34 : Operation 378 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_5 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln524_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 378 'getelementptr' 'Qi_M_real_addr_5' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_34 : Operation 379 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_4 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln524_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 379 'getelementptr' 'Qi_M_imag_addr_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_34 : Operation 380 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_5 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln524_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 380 'getelementptr' 'Qi_M_imag_addr_5' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_34 : Operation 381 [2/2] (2.32ns)   --->   "%p_t_real_2 = load float* %Qi_M_real_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 381 'load' 'p_t_real_2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 382 [2/2] (2.32ns)   --->   "%p_t_imag_2 = load float* %Qi_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 382 'load' 'p_t_imag_2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 383 [2/2] (2.32ns)   --->   "%p_t_real_3 = load float* %Qi_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 383 'load' 'p_t_real_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 384 [2/2] (2.32ns)   --->   "%p_t_imag_3 = load float* %Qi_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 384 'load' 'p_t_imag_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 385 [1/1] (0.00ns)   --->   "br label %.preheader2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519]   --->   Operation 385 'br' <Predicate = (!icmp_ln519)> <Delay = 0.00>

State 35 <SV = 12> <Delay = 15.7>
ST_35 : Operation 386 [1/2] (2.32ns)   --->   "%p_t_real_2 = load float* %Qi_M_real_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 386 'load' 'p_t_real_2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 387 [1/2] (2.32ns)   --->   "%p_t_imag_2 = load float* %Qi_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 387 'load' 'p_t_imag_2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 388 [1/2] (2.32ns)   --->   "%p_t_real_3 = load float* %Qi_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 388 'load' 'p_t_real_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 389 [1/2] (2.32ns)   --->   "%p_t_imag_3 = load float* %Qi_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 389 'load' 'p_t_imag_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 390 [2/2] (13.4ns)   --->   "%tmp_i_i_i_i1 = fmul float %p_r_M_real, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 390 'fmul' 'tmp_i_i_i_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 391 [2/2] (13.4ns)   --->   "%tmp_i_i_i_i2 = fmul float %p_r_M_imag, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 391 'fmul' 'tmp_i_i_i_i2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 13> <Delay = 13.4>
ST_36 : Operation 392 [1/2] (12.3ns)   --->   "%tmp_i_i_i_i1 = fmul float %p_r_M_real, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 392 'fmul' 'tmp_i_i_i_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 393 [1/2] (12.3ns)   --->   "%tmp_i_i_i_i2 = fmul float %p_r_M_imag, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 393 'fmul' 'tmp_i_i_i_i2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 394 [2/2] (13.4ns)   --->   "%tmp_1_i_i_i_i4 = fmul float %p_r_M_imag, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 394 'fmul' 'tmp_1_i_i_i_i4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 395 [2/2] (13.4ns)   --->   "%tmp_2_i_i_i_i5 = fmul float %p_r_M_real, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 395 'fmul' 'tmp_2_i_i_i_i5' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 14> <Delay = 13.4>
ST_37 : Operation 396 [4/4] (11.5ns)   --->   "%p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 396 'fsub' 'p_r_M_real_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 397 [1/2] (12.3ns)   --->   "%tmp_1_i_i_i_i4 = fmul float %p_r_M_imag, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 397 'fmul' 'tmp_1_i_i_i_i4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 398 [1/2] (12.3ns)   --->   "%tmp_2_i_i_i_i5 = fmul float %p_r_M_real, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 398 'fmul' 'tmp_2_i_i_i_i5' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 399 [2/2] (13.4ns)   --->   "%tmp_i_i1_i_i7 = fmul float %p_r_M_real_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 399 'fmul' 'tmp_i_i1_i_i7' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 400 [2/2] (13.4ns)   --->   "%tmp_i_i2_i_i8 = fmul float %p_r_M_imag_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 400 'fmul' 'tmp_i_i2_i_i8' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 15> <Delay = 13.4>
ST_38 : Operation 401 [3/4] (10.5ns)   --->   "%p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 401 'fsub' 'p_r_M_real_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 402 [4/4] (11.5ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i4, %tmp_2_i_i_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 402 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 403 [1/2] (12.3ns)   --->   "%tmp_i_i1_i_i7 = fmul float %p_r_M_real_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 403 'fmul' 'tmp_i_i1_i_i7' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 404 [1/2] (12.3ns)   --->   "%tmp_i_i2_i_i8 = fmul float %p_r_M_imag_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 404 'fmul' 'tmp_i_i2_i_i8' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 405 [2/2] (13.4ns)   --->   "%tmp_1_i_i4_i_i1 = fmul float %p_r_M_imag_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 405 'fmul' 'tmp_1_i_i4_i_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 406 [2/2] (13.4ns)   --->   "%tmp_2_i_i5_i_i1 = fmul float %p_r_M_real_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 406 'fmul' 'tmp_2_i_i5_i_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 16> <Delay = 13.4>
ST_39 : Operation 407 [2/4] (10.5ns)   --->   "%p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 407 'fsub' 'p_r_M_real_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 408 [3/4] (10.5ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i4, %tmp_2_i_i_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 408 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 409 [4/4] (11.5ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i7, %tmp_i_i2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 409 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 410 [1/2] (12.3ns)   --->   "%tmp_1_i_i4_i_i1 = fmul float %p_r_M_imag_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 410 'fmul' 'tmp_1_i_i4_i_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 411 [1/2] (12.3ns)   --->   "%tmp_2_i_i5_i_i1 = fmul float %p_r_M_real_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 411 'fmul' 'tmp_2_i_i5_i_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 412 [2/2] (13.4ns)   --->   "%tmp_i_i_i8_i1 = fmul float %p_r_M_real_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 412 'fmul' 'tmp_i_i_i8_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 413 [2/2] (13.4ns)   --->   "%tmp_i_i_i9_i1 = fmul float %p_r_M_imag_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 413 'fmul' 'tmp_i_i_i9_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 17> <Delay = 13.4>
ST_40 : Operation 414 [1/4] (10.5ns)   --->   "%p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 414 'fsub' 'p_r_M_real_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 415 [2/4] (10.5ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i4, %tmp_2_i_i_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 415 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 416 [3/4] (10.5ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i7, %tmp_i_i2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 416 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 417 [4/4] (11.5ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 417 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 418 [1/2] (12.3ns)   --->   "%tmp_i_i_i8_i1 = fmul float %p_r_M_real_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 418 'fmul' 'tmp_i_i_i8_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 419 [1/2] (12.3ns)   --->   "%tmp_i_i_i9_i1 = fmul float %p_r_M_imag_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 419 'fmul' 'tmp_i_i_i9_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 420 [2/2] (13.4ns)   --->   "%tmp_1_i_i_i1_i1 = fmul float %p_r_M_imag_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 420 'fmul' 'tmp_1_i_i_i1_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 421 [2/2] (13.4ns)   --->   "%tmp_2_i_i_i1_i1 = fmul float %p_r_M_real_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 421 'fmul' 'tmp_2_i_i_i1_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 18> <Delay = 13.4>
ST_41 : Operation 422 [1/4] (10.5ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i4, %tmp_2_i_i_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 422 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 423 [2/4] (10.5ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i7, %tmp_i_i2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 423 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 424 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 424 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 425 [4/4] (11.5ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i_i8_i1, %tmp_i_i_i9_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 425 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 426 [1/2] (12.3ns)   --->   "%tmp_1_i_i_i1_i1 = fmul float %p_r_M_imag_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 426 'fmul' 'tmp_1_i_i_i1_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 427 [1/2] (12.3ns)   --->   "%tmp_2_i_i_i1_i1 = fmul float %p_r_M_real_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 427 'fmul' 'tmp_2_i_i_i1_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 428 [2/2] (13.4ns)   --->   "%tmp_i_i1_i1_i1 = fmul float %p_r_M_real_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 428 'fmul' 'tmp_i_i1_i1_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 429 [2/2] (13.4ns)   --->   "%tmp_i_i2_i1_i1 = fmul float %p_r_M_imag_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 429 'fmul' 'tmp_i_i2_i1_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 19> <Delay = 13.4>
ST_42 : Operation 430 [1/4] (10.5ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i7, %tmp_i_i2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 430 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 431 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 431 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 432 [3/4] (10.5ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i_i8_i1, %tmp_i_i_i9_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 432 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 433 [4/4] (11.5ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i_i1_i1, %tmp_2_i_i_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 433 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln521)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 434 [1/2] (12.3ns)   --->   "%tmp_i_i1_i1_i1 = fmul float %p_r_M_real_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 434 'fmul' 'tmp_i_i1_i1_i1' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 435 [1/2] (12.3ns)   --->   "%tmp_i_i2_i1_i1 = fmul float %p_r_M_imag_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 435 'fmul' 'tmp_i_i2_i1_i1' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 436 [2/2] (13.4ns)   --->   "%tmp_1_i_i4_i1_i1 = fmul float %p_r_M_imag_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 436 'fmul' 'tmp_1_i_i4_i1_i1' <Predicate = (!icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 437 [2/2] (13.4ns)   --->   "%tmp_2_i_i5_i1_i1 = fmul float %p_r_M_real_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 437 'fmul' 'tmp_2_i_i5_i1_i1' <Predicate = (!icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 20> <Delay = 12.3>
ST_43 : Operation 438 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 438 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 439 [4/4] (11.5ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 439 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln521)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 440 [2/4] (10.5ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i_i8_i1, %tmp_i_i_i9_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 440 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 441 [3/4] (10.5ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i_i1_i1, %tmp_2_i_i_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 441 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 442 [4/4] (10.5ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i1_i1_i1, %tmp_i_i2_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 442 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 443 [1/2] (12.3ns)   --->   "%tmp_1_i_i4_i1_i1 = fmul float %p_r_M_imag_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 443 'fmul' 'tmp_1_i_i4_i1_i1' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 444 [1/2] (12.3ns)   --->   "%tmp_2_i_i5_i1_i1 = fmul float %p_r_M_real_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 444 'fmul' 'tmp_2_i_i5_i1_i1' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 21> <Delay = 11.5>
ST_44 : Operation 445 [3/4] (10.5ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 445 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 446 [4/4] (11.5ns)   --->   "%complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 446 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln521)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 447 [1/4] (10.5ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i_i8_i1, %tmp_i_i_i9_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 447 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 448 [2/4] (10.5ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i_i1_i1, %tmp_2_i_i_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 448 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 449 [3/4] (10.5ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i1_i1_i1, %tmp_i_i2_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 449 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 450 [4/4] (10.5ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i1_i1, %tmp_2_i_i5_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 450 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 22> <Delay = 10.5>
ST_45 : Operation 451 [2/4] (10.5ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 451 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 452 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 452 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 453 [1/4] (10.5ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i_i1_i1, %tmp_2_i_i_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 453 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 454 [2/4] (10.5ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i1_i1_i1, %tmp_i_i2_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 454 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 455 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i1_i1, %tmp_2_i_i5_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 455 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 23> <Delay = 12.8>
ST_46 : Operation 456 [1/4] (10.5ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 456 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 457 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 457 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 458 [1/4] (10.5ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i1_i1_i1, %tmp_i_i2_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 458 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 459 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i1_i1, %tmp_2_i_i5_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 459 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 460 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_5, float* %Qi_M_real_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 460 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 47 <SV = 24> <Delay = 12.8>
ST_47 : Operation 461 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 461 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 462 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i1_i1, %tmp_2_i_i5_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 462 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 463 [4/4] (10.5ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 463 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 464 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_6, float* %Qi_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 464 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 48 <SV = 25> <Delay = 10.5>
ST_48 : Operation 465 [3/4] (10.5ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 465 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 466 [4/4] (10.5ns)   --->   "%complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 466 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 26> <Delay = 10.5>
ST_49 : Operation 467 [2/4] (10.5ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 467 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 468 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 468 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 27> <Delay = 10.5>
ST_50 : Operation 469 [1/4] (10.5ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 469 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 470 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 470 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 28> <Delay = 12.8>
ST_51 : Operation 471 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 471 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 472 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_7, float* %Qi_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 472 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 473 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_8, float* %Qi_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 473 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 474 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_33)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:526]   --->   Operation 474 'specregionend' 'empty_63' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_51 : Operation 475 [1/1] (0.00ns)   --->   "br label %._crit_edge6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:526]   --->   Operation 475 'br' <Predicate = (!icmp_ln521)> <Delay = 0.00>

State 52 <SV = 12> <Delay = 1.56>
ST_52 : Operation 476 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_27)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:528]   --->   Operation 476 'specregionend' 'empty_64' <Predicate = (icmp_ln499)> <Delay = 0.00>
ST_52 : Operation 477 [1/1] (0.00ns)   --->   "br label %._crit_edge" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:528]   --->   Operation 477 'br' <Predicate = (icmp_ln499)> <Delay = 0.00>
ST_52 : Operation 478 [1/1] (1.56ns)   --->   "%i = add i2 %select_ln486, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498]   --->   Operation 478 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 479 [1/1] (0.00ns)   --->   "br label %.preheader3.preheader" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498]   --->   Operation 479 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 7> <Delay = 2.12>
ST_53 : Operation 480 [1/1] (0.00ns)   --->   "%r14_0 = phi i3 [ %r_1, %qrf_out_row_assign_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 480 'phi' 'r14_0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 481 [1/1] (1.13ns)   --->   "%icmp_ln532 = icmp eq i3 %r14_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532]   --->   Operation 481 'icmp' 'icmp_ln532' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 482 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 482 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 483 [1/1] (1.65ns)   --->   "%r_1 = add i3 %r14_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532]   --->   Operation 483 'add' 'r_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 484 [1/1] (0.00ns)   --->   "br i1 %icmp_ln532, label %11, label %qrf_out_row_assign_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532]   --->   Operation 484 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 485 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str28) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532]   --->   Operation 485 'specloopname' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_53 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str28)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532]   --->   Operation 486 'specregionbegin' 'tmp_29' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_53 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln545 = zext i3 %r14_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 487 'zext' 'zext_ln545' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_53 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_10 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r14_0, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 488 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_53 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln533 = zext i5 %tmp_10 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533]   --->   Operation 489 'zext' 'zext_ln533' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_53 : Operation 490 [1/1] (1.76ns)   --->   "br label %9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533]   --->   Operation 490 'br' <Predicate = (!icmp_ln532)> <Delay = 1.76>
ST_53 : Operation 491 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:550]   --->   Operation 491 'ret' <Predicate = (icmp_ln532)> <Delay = 0.00>

State 54 <SV = 8> <Delay = 4.10>
ST_54 : Operation 492 [1/1] (0.00ns)   --->   "%c15_0 = phi i3 [ 0, %qrf_out_row_assign_begin ], [ %c_2, %qrf_out_col_assign_Q ]"   --->   Operation 492 'phi' 'c15_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 493 [1/1] (1.13ns)   --->   "%icmp_ln533 = icmp eq i3 %c15_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533]   --->   Operation 493 'icmp' 'icmp_ln533' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 494 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 494 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 495 [1/1] (1.65ns)   --->   "%c_2 = add i3 %c15_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533]   --->   Operation 495 'add' 'c_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 496 [1/1] (0.00ns)   --->   "br i1 %icmp_ln533, label %.preheader.preheader, label %qrf_out_col_assign_Q" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533]   --->   Operation 496 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i3 %c15_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 497 'zext' 'zext_ln538' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_54 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %c15_0, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 498 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_54 : Operation 499 [1/1] (1.78ns)   --->   "%add_ln538_1 = add i6 %zext_ln538, %zext_ln533" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 499 'add' 'add_ln538_1' <Predicate = (!icmp_ln533)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln538_3 = zext i6 %add_ln538_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 500 'zext' 'zext_ln538_3' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_54 : Operation 501 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_3 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln538_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 501 'getelementptr' 'Qi_M_real_addr_3' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_54 : Operation 502 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_3 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln538_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 502 'getelementptr' 'Qi_M_imag_addr_3' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_54 : Operation 503 [2/2] (2.32ns)   --->   "%tmp_M_real = load float* %Qi_M_real_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 503 'load' 'tmp_M_real' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_54 : Operation 504 [2/2] (2.32ns)   --->   "%tmp_M_imag = load float* %Qi_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 504 'load' 'tmp_M_imag' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 55 <SV = 9> <Delay = 5.63>
ST_55 : Operation 505 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str29) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533]   --->   Operation 505 'specloopname' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str29)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533]   --->   Operation 506 'specregionbegin' 'tmp_31' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 507 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:534]   --->   Operation 507 'specpipeline' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i5 %tmp_11 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 508 'zext' 'zext_ln538_1' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 509 [1/1] (1.78ns)   --->   "%add_ln538 = add i6 %zext_ln545, %zext_ln538_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 509 'add' 'add_ln538' <Predicate = (!icmp_ln533)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln538_2 = zext i6 %add_ln538 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 510 'zext' 'zext_ln538_2' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 511 [1/1] (0.00ns)   --->   "%Q_M_real_addr = getelementptr [16 x float]* %Q_M_real, i64 0, i64 %zext_ln538_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 511 'getelementptr' 'Q_M_real_addr' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 512 [1/1] (0.00ns)   --->   "%Q_M_imag_addr = getelementptr [16 x float]* %Q_M_imag, i64 0, i64 %zext_ln538_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 512 'getelementptr' 'Q_M_imag_addr' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 513 [1/2] (2.32ns)   --->   "%tmp_M_real = load float* %Qi_M_real_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 513 'load' 'tmp_M_real' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 514 [1/2] (2.32ns)   --->   "%tmp_M_imag = load float* %Qi_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 514 'load' 'tmp_M_imag' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 515 [1/1] (0.00ns)   --->   "%bitcast_ln155 = bitcast float %tmp_M_imag to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 515 'bitcast' 'bitcast_ln155' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 516 [1/1] (0.99ns)   --->   "%xor_ln155 = xor i32 %bitcast_ln155, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 516 'xor' 'xor_ln155' <Predicate = (!icmp_ln533)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_M_imag_6 = bitcast i32 %xor_ln155 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 517 'bitcast' 'tmp_M_imag_6' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 518 [1/1] (2.32ns)   --->   "store float %tmp_M_real, float* %Q_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 518 'store' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 519 [1/1] (2.32ns)   --->   "store float %tmp_M_imag_6, float* %Q_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 519 'store' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 520 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str29, i32 %tmp_31)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:540]   --->   Operation 520 'specregionend' 'empty_65' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 521 [1/1] (0.00ns)   --->   "br label %9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533]   --->   Operation 521 'br' <Predicate = (!icmp_ln533)> <Delay = 0.00>

State 56 <SV = 9> <Delay = 1.76>
ST_56 : Operation 522 [1/1] (1.76ns)   --->   "br label %.preheader" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541]   --->   Operation 522 'br' <Predicate = true> <Delay = 1.76>

State 57 <SV = 10> <Delay = 4.10>
ST_57 : Operation 523 [1/1] (0.00ns)   --->   "%c16_0 = phi i3 [ %c_3, %qrf_out_col_assign_R_end ], [ 0, %.preheader.preheader ]"   --->   Operation 523 'phi' 'c16_0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 524 [1/1] (1.13ns)   --->   "%icmp_ln541 = icmp eq i3 %c16_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541]   --->   Operation 524 'icmp' 'icmp_ln541' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 525 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 525 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 526 [1/1] (1.65ns)   --->   "%c_3 = add i3 %c16_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541]   --->   Operation 526 'add' 'c_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 527 [1/1] (0.00ns)   --->   "br i1 %icmp_ln541, label %qrf_out_row_assign_end, label %qrf_out_col_assign_R_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541]   --->   Operation 527 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 528 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str30) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541]   --->   Operation 528 'specloopname' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_57 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541]   --->   Operation 529 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_57 : Operation 530 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:542]   --->   Operation 530 'specpipeline' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_57 : Operation 531 [1/1] (1.13ns)   --->   "%icmp_ln543 = icmp ugt i3 %r14_0, %c16_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:543]   --->   Operation 531 'icmp' 'icmp_ln543' <Predicate = (!icmp_ln541)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 532 [1/1] (0.00ns)   --->   "br i1 %icmp_ln543, label %qrf_out_col_assign_R_end, label %10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:543]   --->   Operation 532 'br' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_57 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln545_1 = zext i3 %c16_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 533 'zext' 'zext_ln545_1' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 0.00>
ST_57 : Operation 534 [1/1] (1.78ns)   --->   "%add_ln545 = add i6 %zext_ln533, %zext_ln545_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 534 'add' 'add_ln545' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln545_2 = zext i6 %add_ln545 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 535 'zext' 'zext_ln545_2' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 0.00>
ST_57 : Operation 536 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_4 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln545_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 536 'getelementptr' 'Ri_M_real_addr_4' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 0.00>
ST_57 : Operation 537 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_4 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln545_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 537 'getelementptr' 'Ri_M_imag_addr_4' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 0.00>
ST_57 : Operation 538 [2/2] (2.32ns)   --->   "%Ri_M_real_load_2 = load float* %Ri_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 538 'load' 'Ri_M_real_load_2' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_57 : Operation 539 [2/2] (2.32ns)   --->   "%Ri_M_imag_load_2 = load float* %Ri_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 539 'load' 'Ri_M_imag_load_2' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_57 : Operation 540 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str30, i32 %tmp_s)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:547]   --->   Operation 540 'specregionend' 'empty_66' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_57 : Operation 541 [1/1] (0.00ns)   --->   "br label %.preheader" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541]   --->   Operation 541 'br' <Predicate = (!icmp_ln541)> <Delay = 0.00>

State 58 <SV = 11> <Delay = 4.64>
ST_58 : Operation 542 [1/1] (0.00ns)   --->   "%R_M_real_addr = getelementptr [16 x float]* %R_M_real, i64 0, i64 %zext_ln545_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 542 'getelementptr' 'R_M_real_addr' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_58 : Operation 543 [1/1] (0.00ns)   --->   "%R_M_imag_addr = getelementptr [16 x float]* %R_M_imag, i64 0, i64 %zext_ln545_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 543 'getelementptr' 'R_M_imag_addr' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_58 : Operation 544 [1/2] (2.32ns)   --->   "%Ri_M_real_load_2 = load float* %Ri_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 544 'load' 'Ri_M_real_load_2' <Predicate = (!icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 545 [1/1] (2.32ns)   --->   "store float %Ri_M_real_load_2, float* %R_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 545 'store' <Predicate = (!icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 546 [1/2] (2.32ns)   --->   "%Ri_M_imag_load_2 = load float* %Ri_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 546 'load' 'Ri_M_imag_load_2' <Predicate = (!icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 547 [1/1] (2.32ns)   --->   "store float %Ri_M_imag_load_2, float* %R_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 547 'store' <Predicate = (!icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 548 [1/1] (0.00ns)   --->   "br label %qrf_out_col_assign_R_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:546]   --->   Operation 548 'br' <Predicate = (!icmp_ln543)> <Delay = 0.00>

State 59 <SV = 11> <Delay = 0.00>
ST_59 : Operation 549 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str28, i32 %tmp_29)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:548]   --->   Operation 549 'specregionend' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 550 [1/1] (0.00ns)   --->   "br label %.preheader1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532]   --->   Operation 550 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Q_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Q_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ R_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ R_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Qi_M_real             (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111]
Qi_M_imag             (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111]
Ri_M_real             (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111]
Ri_M_imag             (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111]
br_ln0                (br               ) [ 011100000000000000000000000000000000000000000000000000000000]
phi_ln459             (phi              ) [ 001100000000000000000000000000000000000000000000000000000000]
add_ln459             (add              ) [ 011100000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 001100000000000000000000000000000000000000000000000000000000]
phi_ln459_1           (phi              ) [ 000100000000000000000000000000000000000000000000000000000000]
add_ln459_1           (add              ) [ 001100000000000000000000000000000000000000000000000000000000]
tmp_5                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1027           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
Qi_M_real_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
Qi_M_imag_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln459           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln459           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln459            (icmp             ) [ 001100000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln459              (br               ) [ 001100000000000000000000000000000000000000000000000000000000]
icmp_ln459_1          (icmp             ) [ 001100000000000000000000000000000000000000000000000000000000]
br_ln459              (br               ) [ 011100000000000000000000000000000000000000000000000000000000]
br_ln460              (br               ) [ 001111000000000000000000000000000000000000000000000000000000]
phi_ln460             (phi              ) [ 000011000000000000000000000000000000000000000000000000000000]
add_ln460             (add              ) [ 000111000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000011000000000000000000000000000000000000000000000000000000]
phi_ln460_1           (phi              ) [ 000001000000000000000000000000000000000000000000000000000000]
add_ln460_1           (add              ) [ 000011000000000000000000000000000000000000000000000000000000]
tmp_12                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_1         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
Ri_M_imag_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln460           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln460           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln460            (icmp             ) [ 000011000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln460              (br               ) [ 000011000000000000000000000000000000000000000000000000000000]
icmp_ln460_1          (icmp             ) [ 000011000000000000000000000000000000000000000000000000000000]
br_ln460              (br               ) [ 000111000000000000000000000000000000000000000000000000000000]
br_ln471              (br               ) [ 000011111111000000000000000000000000000000000000000000000000]
r_0                   (phi              ) [ 000000110000000000000000000000000000000000000000000000000000]
icmp_ln471            (icmp             ) [ 000000111111000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
r                     (add              ) [ 000001111111000000000000000000000000000000000000000000000000]
br_ln471              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
specloopname_ln471    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp                   (specregionbegin  ) [ 000000011111000000000000000000000000000000000000000000000000]
zext_ln482            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_7                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1067           (zext             ) [ 000000011110000000000000000000000000000000000000000000000000]
add_ln1067            (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1067_1         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
Qi_M_real_addr_1      (getelementptr    ) [ 000000010000000000000000000000000000000000000000000000000000]
Qi_M_imag_addr_1      (getelementptr    ) [ 000000010000000000000000000000000000000000000000000000000000]
br_ln472              (br               ) [ 000000111111000000000000000000000000000000000000000000000000]
br_ln486              (br               ) [ 000000111111111111111111111111111111111111111111111110000000]
c_0                   (phi              ) [ 000000010000000000000000000000000000000000000000000000000000]
icmp_ln472            (icmp             ) [ 000000111111000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
c_1                   (add              ) [ 000000111111000000000000000000000000000000000000000000000000]
br_ln472              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
specloopname_ln472    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_28                (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln473    (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln474            (icmp             ) [ 000000111111000000000000000000000000000000000000000000000000]
br_ln474              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1067_2         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln1067_1          (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln1067_3         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
Qi_M_real_addr_2      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
Qi_M_imag_addr_2      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln477           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln477           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln475           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln475           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln476              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
empty                 (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln472              (br               ) [ 000000111111000000000000000000000000000000000000000000000000]
br_ln480              (br               ) [ 000000111111000000000000000000000000000000000000000000000000]
c12_0                 (phi              ) [ 000000000100000000000000000000000000000000000000000000000000]
icmp_ln480            (icmp             ) [ 000000111111000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
c                     (add              ) [ 000000111111000000000000000000000000000000000000000000000000]
br_ln480              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln482_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln482             (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln482_2          (zext             ) [ 000000000110000000000000000000000000000000000000000000000000]
A_M_real_addr         (getelementptr    ) [ 000000000110000000000000000000000000000000000000000000000000]
A_M_imag_addr         (getelementptr    ) [ 000000000110000000000000000000000000000000000000000000000000]
specloopname_ln480    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_30                (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln481    (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_1      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
Ri_M_imag_addr_1      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
A_M_real_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln482           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
A_M_imag_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln482           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
empty_59              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln480              (br               ) [ 000000111111000000000000000000000000000000000000000000000000]
empty_60              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln471              (br               ) [ 000001111111000000000000000000000000000000000000000000000000]
indvar_flatten        (phi              ) [ 000000000000100000000000000000000000000000000000000000000000]
j_0                   (phi              ) [ 000000000000100000000000000000000000000000000000000000000000]
i_0                   (phi              ) [ 000000000000100000000000000000000000000000000000000000000000]
zext_ln486            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln490            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln490            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln499            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
xor_ln521             (xor              ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln521             (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln486            (icmp             ) [ 000000000000111111111111111111111111111111111111111110000000]
add_ln486             (add              ) [ 000000100000111111111111111111111111111111111111111110000000]
br_ln486              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln498            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln486          (select           ) [ 000000000000011111111111111111111111111111111111111110000000]
add_ln513_1           (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln486_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln490_1          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln486_1        (select           ) [ 000000000000011000000000000000000000000000000000000000000000]
zext_ln490_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln499_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sub_ln499             (sub              ) [ 000000000000000000000000000000000000000000000000000000000000]
sub_ln499_1           (sub              ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln486_2        (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln486_3        (select           ) [ 000000100000111111111111111111111111111111111111111110000000]
zext_ln513            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln513             (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln486_4        (select           ) [ 000000000000011111111111111111111000000000000000000000000000]
xor_ln521_1           (xor              ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln521_2           (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
select_ln486_5        (select           ) [ 000000000000011111111111111111111100000000000000000000000000]
zext_ln498            (zext             ) [ 000000000000011111111111111111111100000000000000000000000000]
zext_ln498_2          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
specloopname_ln498    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_27                (specregionbegin  ) [ 000000000000011111111111111111111111111111111111111110000000]
icmp_ln499            (icmp             ) [ 000000000000111111111111111111111111111111111111111110000000]
br_ln499              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln503             (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_8                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln503            (zext             ) [ 000000000000011111111111111111111111111111111111111100000000]
add_ln503_1           (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln503_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_2      (getelementptr    ) [ 000000000000011000000000000000000000000000000000000000000000]
Ri_M_imag_addr_2      (getelementptr    ) [ 000000000000011000000000000000000000000000000000000000000000]
tmp_9                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln503_2          (zext             ) [ 000000000000011111111111111111111111111111111111111100000000]
add_ln503_2           (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln503_3          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_3      (getelementptr    ) [ 000000000000011000000000000000000000000000000000000000000000]
Ri_M_imag_addr_3      (getelementptr    ) [ 000000000000011000000000000000000000000000000000000000000000]
br_ln532              (br               ) [ 000000000000111111111111111111111111111111111111111111111111]
Ri_M_real_load        (load             ) [ 000000000000001000000000000000000000000000000000000000000000]
Ri_M_imag_load        (load             ) [ 000000000000001000000000000000000000000000000000000000000000]
Ri_M_real_load_1      (load             ) [ 000000000000001000000000000000000000000000000000000000000000]
Ri_M_imag_load_1      (load             ) [ 000000000000001000000000000000000000000000000000000000000000]
call_ret              (call             ) [ 000000000000000000000000000000000000000000000000000000000000]
p_r_M_imag_4          (extractvalue     ) [ 000000000000000111111111111111111111111111111111111100000000]
p_r_M_real_4          (extractvalue     ) [ 000000000000000111111111111111111111111111111111111100000000]
p_r_M_imag_3          (extractvalue     ) [ 000000000000000111111111111111111111111111111111111100000000]
p_r_M_real_3          (extractvalue     ) [ 000000000000000111111111111111111111111111111111111100000000]
p_r_M_imag_1          (extractvalue     ) [ 000000000000000111111111111111111111111111111111111100000000]
p_r_M_real_1          (extractvalue     ) [ 000000000000000111111111111111111111111111111111111100000000]
p_r_M_imag            (extractvalue     ) [ 000000000000000111111111111111111111111111111111111100000000]
p_r_M_real            (extractvalue     ) [ 000000000000000111111111111111111111111111111111111100000000]
mag_M_real            (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln505              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln506           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln506           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln507              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln508           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln508           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln511              (br               ) [ 000000000000111111111111111111111111111111111111111110000000]
k_0                   (phi              ) [ 000000000000000111111111111111111000000000000000000000000000]
icmp_ln511            (icmp             ) [ 000000000000111111111111111111111111111111111111111110000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
k                     (add              ) [ 000000000000111111111111111111111111111111111111111110000000]
br_ln511              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
specloopname_ln511    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_32                (specregionbegin  ) [ 000000000000000111111111111111111000000000000000000000000000]
specpipeline_ln512    (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln513            (icmp             ) [ 000000000000111111111111111111111111111111111111111110000000]
br_ln513              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln516            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln516             (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln516_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_5      (getelementptr    ) [ 000000000000000111111111111100000000000000000000000000000000]
add_ln516_1           (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln516_2          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_6      (getelementptr    ) [ 000000000000000111111111111111111000000000000000000000000000]
Ri_M_imag_addr_5      (getelementptr    ) [ 000000000000000111111111111110000000000000000000000000000000]
Ri_M_imag_addr_6      (getelementptr    ) [ 000000000000000111111111111111111000000000000000000000000000]
br_ln511              (br               ) [ 000000000000111111111111111111111111111111111111111110000000]
p_t_real              (load             ) [ 000000000000000001111110000000000000000000000000000000000000]
p_t_imag              (load             ) [ 000000000000000001111110000000000000000000000000000000000000]
p_t_real_1            (load             ) [ 000000000000000111111111100000000000000000000000000000000000]
p_t_imag_1            (load             ) [ 000000000000000111111111100000000000000000000000000000000000]
tmp_i_i_i_i           (fmul             ) [ 000000000000000000111100000000000000000000000000000000000000]
tmp_i_i_i_i_61        (fmul             ) [ 000000000000000000111100000000000000000000000000000000000000]
tmp_1_i_i_i_i         (fmul             ) [ 000000000000000000011110000000000000000000000000000000000000]
tmp_2_i_i_i_i         (fmul             ) [ 000000000000000000011110000000000000000000000000000000000000]
tmp_i_i1_i_i          (fmul             ) [ 000000000000000100001111000000000000000000000000000000000000]
tmp_i_i2_i_i          (fmul             ) [ 000000000000000100001111000000000000000000000000000000000000]
tmp_1_i_i4_i_i        (fmul             ) [ 000000000000000110000111100000000000000000000000000000000000]
tmp_2_i_i5_i_i        (fmul             ) [ 000000000000000110000111100000000000000000000000000000000000]
p_r_M_real_2          (fsub             ) [ 000000000000000111110011111100000000000000000000000000000000]
tmp_i_i_i8_i          (fmul             ) [ 000000000000000111000011110000000000000000000000000000000000]
tmp_i_i_i9_i          (fmul             ) [ 000000000000000111000011110000000000000000000000000000000000]
p_r_M_imag_2          (fadd             ) [ 000000000000000111111001111110000000000000000000000000000000]
tmp_1_i_i_i1_i        (fmul             ) [ 000000000000000111100001111000000000000000000000000000000000]
tmp_2_i_i_i1_i        (fmul             ) [ 000000000000000111100001111000000000000000000000000000000000]
complex_M_real_writ   (fsub             ) [ 000000000000000011110000111100000000000000000000000000000000]
tmp_i_i1_i1_i         (fmul             ) [ 000000000000000011110000111100000000000000000000000000000000]
tmp_i_i2_i1_i         (fmul             ) [ 000000000000000011110000111100000000000000000000000000000000]
complex_M_imag_writ   (fadd             ) [ 000000000000000001111000011110000000000000000000000000000000]
tmp_1_i_i4_i1_i       (fmul             ) [ 000000000000000001111000011110000000000000000000000000000000]
tmp_2_i_i5_i1_i       (fmul             ) [ 000000000000000001111000011110000000000000000000000000000000]
p_r_M_real_5          (fsub             ) [ 000000000000000100111110001111110000000000000000000000000000]
p_r_M_imag_5          (fadd             ) [ 000000000000000110011110000111111000000000000000000000000000]
complex_M_real_writ_1 (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ_2 (fsub             ) [ 000000000000000100001110000011110000000000000000000000000000]
store_ln516           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ_2 (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ_3 (fadd             ) [ 000000000000000110000110000001111000000000000000000000000000]
store_ln516           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ_3 (fadd             ) [ 000000000000000010000000000000001000000000000000000000000000]
complex_M_imag_writ_4 (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln516           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln516           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
empty_62              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln518              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln521_1           (add              ) [ 000000000000000000000000000000000011111111111111111100000000]
br_ln519              (br               ) [ 000000000000111111111111111111111111111111111111111110000000]
k13_0                 (phi              ) [ 000000000000000000000000000000000011111111111111111100000000]
icmp_ln519            (icmp             ) [ 000000000000111111111111111111111111111111111111111110000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
k_1                   (add              ) [ 000000000000111111111111111111111111111111111111111110000000]
br_ln519              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln519            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
specloopname_ln519    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_33                (specregionbegin  ) [ 000000000000000000000000000000000011111111111111111100000000]
specpipeline_ln520    (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln521            (icmp             ) [ 000000000000111111111111111111111111111111111111111110000000]
br_ln521              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln524            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln524             (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln524_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
Qi_M_real_addr_4      (getelementptr    ) [ 000000000000000000000000000000000011111111111110000000000000]
add_ln524_1           (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln524_2          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
Qi_M_real_addr_5      (getelementptr    ) [ 000000000000000000000000000000000011111111111111111100000000]
Qi_M_imag_addr_4      (getelementptr    ) [ 000000000000000000000000000000000011111111111111000000000000]
Qi_M_imag_addr_5      (getelementptr    ) [ 000000000000000000000000000000000011111111111111111100000000]
br_ln519              (br               ) [ 000000000000111111111111111111111111111111111111111110000000]
p_t_real_2            (load             ) [ 000000000000000000000000000000000000111111000000000000000000]
p_t_imag_2            (load             ) [ 000000000000000000000000000000000000111111000000000000000000]
p_t_real_3            (load             ) [ 000000000000000000000000000000000011111111110000000000000000]
p_t_imag_3            (load             ) [ 000000000000000000000000000000000011111111110000000000000000]
tmp_i_i_i_i1          (fmul             ) [ 000000000000000000000000000000000000011110000000000000000000]
tmp_i_i_i_i2          (fmul             ) [ 000000000000000000000000000000000000011110000000000000000000]
tmp_1_i_i_i_i4        (fmul             ) [ 000000000000000000000000000000000000001111000000000000000000]
tmp_2_i_i_i_i5        (fmul             ) [ 000000000000000000000000000000000000001111000000000000000000]
tmp_i_i1_i_i7         (fmul             ) [ 000000000000000000000000000000000010000111100000000000000000]
tmp_i_i2_i_i8         (fmul             ) [ 000000000000000000000000000000000010000111100000000000000000]
tmp_1_i_i4_i_i1       (fmul             ) [ 000000000000000000000000000000000011000011110000000000000000]
tmp_2_i_i5_i_i1       (fmul             ) [ 000000000000000000000000000000000011000011110000000000000000]
p_r_M_real_6          (fsub             ) [ 000000000000000000000000000000000011111001111110000000000000]
tmp_i_i_i8_i1         (fmul             ) [ 000000000000000000000000000000000011100001111000000000000000]
tmp_i_i_i9_i1         (fmul             ) [ 000000000000000000000000000000000011100001111000000000000000]
p_r_M_imag_6          (fadd             ) [ 000000000000000000000000000000000011111100111111000000000000]
tmp_1_i_i_i1_i1       (fmul             ) [ 000000000000000000000000000000000011110000111100000000000000]
tmp_2_i_i_i1_i1       (fmul             ) [ 000000000000000000000000000000000011110000111100000000000000]
complex_M_real_writ_4 (fsub             ) [ 000000000000000000000000000000000001111000011110000000000000]
tmp_i_i1_i1_i1        (fmul             ) [ 000000000000000000000000000000000001111000011110000000000000]
tmp_i_i2_i1_i1        (fmul             ) [ 000000000000000000000000000000000001111000011110000000000000]
complex_M_imag_writ_5 (fadd             ) [ 000000000000000000000000000000000000111100001111000000000000]
tmp_1_i_i4_i1_i1      (fmul             ) [ 000000000000000000000000000000000000111100001111000000000000]
tmp_2_i_i5_i1_i1      (fmul             ) [ 000000000000000000000000000000000000111100001111000000000000]
p_r_M_real_7          (fsub             ) [ 000000000000000000000000000000000010011111000111111000000000]
p_r_M_imag_7          (fadd             ) [ 000000000000000000000000000000000011001111000011111100000000]
complex_M_real_writ_5 (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ_6 (fsub             ) [ 000000000000000000000000000000000010000111000001111000000000]
store_ln524           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ_6 (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ_7 (fadd             ) [ 000000000000000000000000000000000011000011000000111100000000]
store_ln524           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ_7 (fadd             ) [ 000000000000000000000000000000000001000000000000000100000000]
complex_M_imag_writ_8 (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln524           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln524           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
empty_63              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln526              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
empty_64              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln528              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
i                     (add              ) [ 000000100000111111111111111111111111111111111111111110000000]
br_ln498              (br               ) [ 000000100000111111111111111111111111111111111111111110000000]
r14_0                 (phi              ) [ 000000000000000000000000000000000000000000000000000001111110]
icmp_ln532            (icmp             ) [ 000000000000000000000000000000000000000000000000000001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
r_1                   (add              ) [ 000000000000100000000000000000000000000000000000000001111111]
br_ln532              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
specloopname_ln532    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_29                (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000111111]
zext_ln545            (zext             ) [ 000000000000000000000000000000000000000000000000000000110000]
tmp_10                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln533            (zext             ) [ 000000000000000000000000000000000000000000000000000000111110]
br_ln533              (br               ) [ 000000000000000000000000000000000000000000000000000001111111]
ret_ln550             (ret              ) [ 000000000000000000000000000000000000000000000000000000000000]
c15_0                 (phi              ) [ 000000000000000000000000000000000000000000000000000000100000]
icmp_ln533            (icmp             ) [ 000000000000000000000000000000000000000000000000000001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
c_2                   (add              ) [ 000000000000000000000000000000000000000000000000000001111111]
br_ln533              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln538            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_11                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000110000]
add_ln538_1           (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln538_3          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
Qi_M_real_addr_3      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000110000]
Qi_M_imag_addr_3      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000110000]
specloopname_ln533    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_31                (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln534    (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln538_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln538             (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln538_2          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
Q_M_real_addr         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
Q_M_imag_addr         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_M_real            (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag            (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
bitcast_ln155         (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000]
xor_ln155             (xor              ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag_6          (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln538           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln538           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
empty_65              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln533              (br               ) [ 000000000000000000000000000000000000000000000000000001111111]
br_ln541              (br               ) [ 000000000000000000000000000000000000000000000000000001111111]
c16_0                 (phi              ) [ 000000000000000000000000000000000000000000000000000000000110]
icmp_ln541            (icmp             ) [ 000000000000000000000000000000000000000000000000000001111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
c_3                   (add              ) [ 000000000000000000000000000000000000000000000000000001111111]
br_ln541              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
specloopname_ln541    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_s                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln542    (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000]
icmp_ln543            (icmp             ) [ 000000000000000000000000000000000000000000000000000001111111]
br_ln543              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln545_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
add_ln545             (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln545_2          (zext             ) [ 000000000000000000000000000000000000000000000000000000000110]
Ri_M_real_addr_4      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000110]
Ri_M_imag_addr_4      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000110]
empty_66              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln541              (br               ) [ 000000000000000000000000000000000000000000000000000001111111]
R_M_real_addr         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
R_M_imag_addr         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_load_2      (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln545           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
Ri_M_imag_load_2      (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln545           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln546              (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
empty_67              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln532              (br               ) [ 000000000000100000000000000000000000000000000000000001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Q_M_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Q_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="R_M_real">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="R_M_imag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="qrf_col_loop_qrf_row"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qrf_givens<float>"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="Qi_M_real_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Qi_M_real/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="Qi_M_imag_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Qi_M_imag/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="Ri_M_real_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Ri_M_real/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="Ri_M_imag_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Ri_M_imag/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="Qi_M_real_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="Qi_M_imag_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="322" dir="0" index="4" bw="4" slack="0"/>
<pin id="323" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
<pin id="325" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln459/3 store_ln477/7 store_ln475/7 p_t_real_2/34 p_t_real_3/34 store_ln524/46 store_ln524/51 tmp_M_real/54 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="0"/>
<pin id="327" dir="0" index="4" bw="4" slack="0"/>
<pin id="328" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
<pin id="330" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln459/3 store_ln477/7 store_ln475/7 p_t_imag_2/34 p_t_imag_3/34 store_ln524/47 store_ln524/51 tmp_M_imag/54 "/>
</bind>
</comp>

<comp id="136" class="1004" name="Ri_M_real_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="Ri_M_imag_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="0"/>
<pin id="257" dir="0" index="4" bw="4" slack="0"/>
<pin id="258" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="0"/>
<pin id="260" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln460/5 store_ln482/10 Ri_M_real_load/12 Ri_M_real_load_1/12 store_ln506/14 store_ln508/14 p_t_real/15 p_t_real_1/15 store_ln516/27 store_ln516/32 Ri_M_real_load_2/57 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="0" slack="0"/>
<pin id="262" dir="0" index="4" bw="4" slack="0"/>
<pin id="263" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
<pin id="265" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln460/5 store_ln482/10 Ri_M_imag_load/12 Ri_M_imag_load_1/12 store_ln506/14 store_ln508/14 p_t_imag/15 p_t_imag_1/15 store_ln516/28 store_ln516/32 Ri_M_imag_load_2/57 "/>
</bind>
</comp>

<comp id="162" class="1004" name="Qi_M_real_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr_1/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="Qi_M_imag_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr_1/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="Qi_M_real_addr_2_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr_2/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="Qi_M_imag_addr_2_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr_2/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="A_M_real_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_M_real_addr/9 "/>
</bind>
</comp>

<comp id="196" class="1004" name="A_M_imag_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_M_imag_addr/9 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_M_real_load/9 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_M_imag_load/9 "/>
</bind>
</comp>

<comp id="215" class="1004" name="Ri_M_real_addr_1_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="1"/>
<pin id="219" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_1/10 "/>
</bind>
</comp>

<comp id="221" class="1004" name="Ri_M_imag_addr_1_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="6" slack="1"/>
<pin id="225" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_1/10 "/>
</bind>
</comp>

<comp id="231" class="1004" name="Ri_M_real_addr_2_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="5" slack="0"/>
<pin id="235" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_2/12 "/>
</bind>
</comp>

<comp id="237" class="1004" name="Ri_M_imag_addr_2_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_2/12 "/>
</bind>
</comp>

<comp id="245" class="1004" name="Ri_M_real_addr_3_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="5" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_3/12 "/>
</bind>
</comp>

<comp id="251" class="1004" name="Ri_M_imag_addr_3_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_3/12 "/>
</bind>
</comp>

<comp id="268" class="1004" name="Ri_M_real_addr_5_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_5/15 "/>
</bind>
</comp>

<comp id="274" class="1004" name="Ri_M_real_addr_6_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="5" slack="0"/>
<pin id="278" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_6/15 "/>
</bind>
</comp>

<comp id="280" class="1004" name="Ri_M_imag_addr_5_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_5/15 "/>
</bind>
</comp>

<comp id="286" class="1004" name="Ri_M_imag_addr_6_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_6/15 "/>
</bind>
</comp>

<comp id="296" class="1004" name="Qi_M_real_addr_4_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr_4/34 "/>
</bind>
</comp>

<comp id="302" class="1004" name="Qi_M_real_addr_5_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr_5/34 "/>
</bind>
</comp>

<comp id="308" class="1004" name="Qi_M_imag_addr_4_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="5" slack="0"/>
<pin id="312" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr_4/34 "/>
</bind>
</comp>

<comp id="314" class="1004" name="Qi_M_imag_addr_5_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="5" slack="0"/>
<pin id="318" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr_5/34 "/>
</bind>
</comp>

<comp id="332" class="1004" name="Qi_M_real_addr_3_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr_3/54 "/>
</bind>
</comp>

<comp id="338" class="1004" name="Qi_M_imag_addr_3_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr_3/54 "/>
</bind>
</comp>

<comp id="346" class="1004" name="Q_M_real_addr_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_M_real_addr/55 "/>
</bind>
</comp>

<comp id="353" class="1004" name="Q_M_imag_addr_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="6" slack="0"/>
<pin id="357" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_M_imag_addr/55 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln538_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln538/55 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln538_access_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln538/55 "/>
</bind>
</comp>

<comp id="373" class="1004" name="Ri_M_real_addr_4_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="6" slack="0"/>
<pin id="377" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_4/57 "/>
</bind>
</comp>

<comp id="379" class="1004" name="Ri_M_imag_addr_4_gep_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_4/57 "/>
</bind>
</comp>

<comp id="387" class="1004" name="R_M_real_addr_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="6" slack="1"/>
<pin id="391" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_M_real_addr/58 "/>
</bind>
</comp>

<comp id="394" class="1004" name="R_M_imag_addr_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="6" slack="1"/>
<pin id="398" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_M_imag_addr/58 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln545_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln545/58 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln545_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln545/58 "/>
</bind>
</comp>

<comp id="415" class="1005" name="phi_ln459_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="1"/>
<pin id="417" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln459 (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="phi_ln459_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="2" slack="0"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln459/2 "/>
</bind>
</comp>

<comp id="427" class="1005" name="phi_ln459_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="1"/>
<pin id="429" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln459_1 (phireg) "/>
</bind>
</comp>

<comp id="431" class="1004" name="phi_ln459_1_phi_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="2" slack="0"/>
<pin id="435" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln459_1/3 "/>
</bind>
</comp>

<comp id="438" class="1005" name="phi_ln460_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="1"/>
<pin id="440" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln460 (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="phi_ln460_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="0"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="1" slack="1"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln460/4 "/>
</bind>
</comp>

<comp id="450" class="1005" name="phi_ln460_1_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="1"/>
<pin id="452" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln460_1 (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="phi_ln460_1_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="2" slack="0"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln460_1/5 "/>
</bind>
</comp>

<comp id="461" class="1005" name="r_0_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="1"/>
<pin id="463" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="465" class="1004" name="r_0_phi_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="3" slack="0"/>
<pin id="467" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="468" dir="0" index="2" bw="1" slack="1"/>
<pin id="469" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/6 "/>
</bind>
</comp>

<comp id="473" class="1005" name="c_0_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="1"/>
<pin id="475" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="477" class="1004" name="c_0_phi_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="2" bw="3" slack="0"/>
<pin id="481" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/7 "/>
</bind>
</comp>

<comp id="484" class="1005" name="c12_0_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="1"/>
<pin id="486" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c12_0 (phireg) "/>
</bind>
</comp>

<comp id="488" class="1004" name="c12_0_phi_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="3" slack="0"/>
<pin id="490" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="1" slack="1"/>
<pin id="492" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c12_0/9 "/>
</bind>
</comp>

<comp id="495" class="1005" name="indvar_flatten_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="1"/>
<pin id="497" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="indvar_flatten_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="0"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="1" slack="1"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/12 "/>
</bind>
</comp>

<comp id="506" class="1005" name="j_0_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="1"/>
<pin id="508" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="510" class="1004" name="j_0_phi_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="1" slack="1"/>
<pin id="514" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/12 "/>
</bind>
</comp>

<comp id="517" class="1005" name="i_0_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="2" slack="1"/>
<pin id="519" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="521" class="1004" name="i_0_phi_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="2" slack="1"/>
<pin id="523" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="524" dir="0" index="2" bw="1" slack="1"/>
<pin id="525" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/12 "/>
</bind>
</comp>

<comp id="528" class="1005" name="k_0_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="1"/>
<pin id="530" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="532" class="1004" name="k_0_phi_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="3" slack="0"/>
<pin id="536" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="537" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/15 "/>
</bind>
</comp>

<comp id="539" class="1005" name="k13_0_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="1"/>
<pin id="541" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k13_0 (phireg) "/>
</bind>
</comp>

<comp id="543" class="1004" name="k13_0_phi_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="3" slack="0"/>
<pin id="545" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="546" dir="0" index="2" bw="1" slack="1"/>
<pin id="547" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k13_0/34 "/>
</bind>
</comp>

<comp id="550" class="1005" name="r14_0_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="3" slack="1"/>
<pin id="552" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r14_0 (phireg) "/>
</bind>
</comp>

<comp id="554" class="1004" name="r14_0_phi_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="0"/>
<pin id="556" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="557" dir="0" index="2" bw="1" slack="1"/>
<pin id="558" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="559" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r14_0/53 "/>
</bind>
</comp>

<comp id="562" class="1005" name="c15_0_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="1"/>
<pin id="564" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c15_0 (phireg) "/>
</bind>
</comp>

<comp id="566" class="1004" name="c15_0_phi_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="2" bw="3" slack="0"/>
<pin id="570" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="571" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c15_0/54 "/>
</bind>
</comp>

<comp id="573" class="1005" name="c16_0_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="3" slack="1"/>
<pin id="575" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c16_0 (phireg) "/>
</bind>
</comp>

<comp id="577" class="1004" name="c16_0_phi_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="3" slack="0"/>
<pin id="579" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="580" dir="0" index="2" bw="1" slack="1"/>
<pin id="581" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="582" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c16_0/57 "/>
</bind>
</comp>

<comp id="584" class="1004" name="grp_qrf_givens_float_s_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="288" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="1"/>
<pin id="587" dir="0" index="2" bw="32" slack="0"/>
<pin id="588" dir="0" index="3" bw="32" slack="0"/>
<pin id="589" dir="0" index="4" bw="32" slack="0"/>
<pin id="590" dir="0" index="5" bw="32" slack="0"/>
<pin id="591" dir="1" index="6" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/13 "/>
</bind>
</comp>

<comp id="597" class="1004" name="grp_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="0" index="1" bw="32" slack="1"/>
<pin id="600" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="p_r_M_real_2/18 p_r_M_imag_2/19 complex_M_real_writ/20 complex_M_imag_writ/21 p_r_M_real_5/22 p_r_M_imag_5/23 complex_M_real_writ_1/24 complex_M_imag_writ_2/25 p_r_M_real_6/37 p_r_M_imag_6/38 complex_M_real_writ_4/39 complex_M_imag_writ_5/40 p_r_M_real_7/41 p_r_M_imag_7/42 complex_M_real_writ_5/43 complex_M_imag_writ_6/44 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="0" index="1" bw="32" slack="1"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ_2/24 complex_M_imag_writ_3/25 complex_M_real_writ_3/28 complex_M_imag_writ_4/29 complex_M_real_writ_6/43 complex_M_imag_writ_7/44 complex_M_real_writ_7/47 complex_M_imag_writ_8/48 "/>
</bind>
</comp>

<comp id="611" class="1004" name="grp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="2"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_i_i/16 tmp_1_i_i_i_i/17 tmp_i_i1_i_i/18 tmp_1_i_i4_i_i/19 tmp_i_i_i8_i/20 tmp_1_i_i_i1_i/21 tmp_i_i1_i1_i/22 tmp_1_i_i4_i1_i/23 tmp_i_i_i_i1/35 tmp_1_i_i_i_i4/36 tmp_i_i1_i_i7/37 tmp_1_i_i4_i_i1/38 tmp_i_i_i8_i1/39 tmp_1_i_i_i1_i1/40 tmp_i_i1_i1_i1/41 tmp_1_i_i4_i1_i1/42 "/>
</bind>
</comp>

<comp id="616" class="1004" name="grp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="2"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_i_i_61/16 tmp_2_i_i_i_i/17 tmp_i_i2_i_i/18 tmp_2_i_i5_i_i/19 tmp_i_i_i9_i/20 tmp_2_i_i_i1_i/21 tmp_i_i2_i1_i/22 tmp_2_i_i5_i1_i/23 tmp_i_i_i_i2/35 tmp_2_i_i_i_i5/36 tmp_i_i2_i_i8/37 tmp_2_i_i5_i_i1/38 tmp_i_i_i9_i1/39 tmp_2_i_i_i1_i1/40 tmp_i_i2_i1_i1/41 tmp_2_i_i5_i1_i1/42 "/>
</bind>
</comp>

<comp id="623" class="1004" name="grp_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="2" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln503/12 i/52 "/>
</bind>
</comp>

<comp id="628" class="1005" name="reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_load p_t_real "/>
</bind>
</comp>

<comp id="634" class="1005" name="reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_load p_t_imag "/>
</bind>
</comp>

<comp id="640" class="1005" name="reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_load_1 p_t_real_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_load_1 p_t_imag_1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i_i tmp_i_i_i8_i tmp_i_i_i_i1 tmp_i_i_i8_i1 "/>
</bind>
</comp>

<comp id="657" class="1005" name="reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i_i_61 tmp_i_i_i9_i tmp_i_i_i_i2 tmp_i_i_i9_i1 "/>
</bind>
</comp>

<comp id="662" class="1005" name="reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i_i_i tmp_1_i_i_i1_i tmp_1_i_i_i_i4 tmp_1_i_i_i1_i1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i_i_i tmp_2_i_i_i1_i tmp_2_i_i_i_i5 tmp_2_i_i_i1_i1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1_i_i tmp_i_i1_i1_i tmp_i_i1_i_i7 tmp_i_i1_i1_i1 "/>
</bind>
</comp>

<comp id="678" class="1005" name="reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i2_i_i tmp_i_i2_i1_i tmp_i_i2_i_i8 tmp_i_i2_i1_i1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i4_i_i tmp_1_i_i4_i1_i tmp_1_i_i4_i_i1 tmp_1_i_i4_i1_i1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i5_i_i tmp_2_i_i5_i1_i tmp_2_i_i5_i_i1 tmp_2_i_i5_i1_i1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="3"/>
<pin id="698" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_r_M_real_2 p_r_M_real_6 "/>
</bind>
</comp>

<comp id="701" class="1005" name="reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="3"/>
<pin id="703" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_r_M_imag_2 p_r_M_imag_6 "/>
</bind>
</comp>

<comp id="706" class="1005" name="reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ complex_M_real_writ_4 "/>
</bind>
</comp>

<comp id="711" class="1005" name="reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ complex_M_imag_writ_5 "/>
</bind>
</comp>

<comp id="716" class="1005" name="reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="3"/>
<pin id="718" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_r_M_real_5 p_r_M_real_7 "/>
</bind>
</comp>

<comp id="721" class="1005" name="reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="3"/>
<pin id="723" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_r_M_imag_5 p_r_M_imag_7 "/>
</bind>
</comp>

<comp id="726" class="1005" name="reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ_2 complex_M_real_writ_3 complex_M_real_writ_6 complex_M_real_writ_7 "/>
</bind>
</comp>

<comp id="733" class="1005" name="reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ_3 complex_M_imag_writ_7 "/>
</bind>
</comp>

<comp id="738" class="1004" name="add_ln459_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="2" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln459/2 "/>
</bind>
</comp>

<comp id="744" class="1004" name="add_ln459_1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="2" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln459_1/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_5_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="4" slack="0"/>
<pin id="752" dir="0" index="1" bw="2" slack="1"/>
<pin id="753" dir="0" index="2" bw="2" slack="0"/>
<pin id="754" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln1027_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="4" slack="0"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="icmp_ln459_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="2" slack="0"/>
<pin id="766" dir="0" index="1" bw="2" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln459/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="icmp_ln459_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="2" slack="1"/>
<pin id="772" dir="0" index="1" bw="2" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln459_1/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="add_ln460_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="2" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln460/4 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln460_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="2" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln460_1/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_12_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="0"/>
<pin id="790" dir="0" index="1" bw="2" slack="1"/>
<pin id="791" dir="0" index="2" bw="2" slack="0"/>
<pin id="792" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="796" class="1004" name="zext_ln1027_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="4" slack="0"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_1/5 "/>
</bind>
</comp>

<comp id="802" class="1004" name="icmp_ln460_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="2" slack="0"/>
<pin id="804" dir="0" index="1" bw="2" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln460/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="icmp_ln460_1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="2" slack="1"/>
<pin id="810" dir="0" index="1" bw="2" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln460_1/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="icmp_ln471_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="3" slack="0"/>
<pin id="816" dir="0" index="1" bw="3" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln471/6 "/>
</bind>
</comp>

<comp id="820" class="1004" name="r_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="3" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln482_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="3" slack="0"/>
<pin id="828" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln482/6 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_7_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="5" slack="0"/>
<pin id="832" dir="0" index="1" bw="3" slack="0"/>
<pin id="833" dir="0" index="2" bw="1" slack="0"/>
<pin id="834" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln1067_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="5" slack="0"/>
<pin id="840" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067/6 "/>
</bind>
</comp>

<comp id="842" class="1004" name="add_ln1067_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="3" slack="0"/>
<pin id="844" dir="0" index="1" bw="5" slack="0"/>
<pin id="845" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1067/6 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln1067_1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="6" slack="0"/>
<pin id="850" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_1/6 "/>
</bind>
</comp>

<comp id="854" class="1004" name="icmp_ln472_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="3" slack="0"/>
<pin id="856" dir="0" index="1" bw="3" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln472/7 "/>
</bind>
</comp>

<comp id="860" class="1004" name="c_1_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="3" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/7 "/>
</bind>
</comp>

<comp id="866" class="1004" name="icmp_ln474_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="3" slack="1"/>
<pin id="868" dir="0" index="1" bw="3" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln474/7 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln1067_2_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="3" slack="0"/>
<pin id="874" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_2/7 "/>
</bind>
</comp>

<comp id="876" class="1004" name="add_ln1067_1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="5" slack="1"/>
<pin id="878" dir="0" index="1" bw="3" slack="0"/>
<pin id="879" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1067_1/7 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln1067_3_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="6" slack="0"/>
<pin id="883" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_3/7 "/>
</bind>
</comp>

<comp id="887" class="1004" name="icmp_ln480_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="3" slack="0"/>
<pin id="889" dir="0" index="1" bw="3" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln480/9 "/>
</bind>
</comp>

<comp id="893" class="1004" name="c_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="3" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/9 "/>
</bind>
</comp>

<comp id="899" class="1004" name="zext_ln482_1_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="3" slack="0"/>
<pin id="901" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln482_1/9 "/>
</bind>
</comp>

<comp id="903" class="1004" name="add_ln482_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="5" slack="3"/>
<pin id="905" dir="0" index="1" bw="3" slack="0"/>
<pin id="906" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln482/9 "/>
</bind>
</comp>

<comp id="908" class="1004" name="zext_ln482_2_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="6" slack="0"/>
<pin id="910" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln482_2/9 "/>
</bind>
</comp>

<comp id="914" class="1004" name="zext_ln486_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="3" slack="0"/>
<pin id="916" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486/12 "/>
</bind>
</comp>

<comp id="918" class="1004" name="icmp_ln490_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="3" slack="0"/>
<pin id="920" dir="0" index="1" bw="3" slack="0"/>
<pin id="921" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln490/12 "/>
</bind>
</comp>

<comp id="924" class="1004" name="zext_ln490_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="0"/>
<pin id="926" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln490/12 "/>
</bind>
</comp>

<comp id="928" class="1004" name="zext_ln499_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="0"/>
<pin id="930" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln499/12 "/>
</bind>
</comp>

<comp id="932" class="1004" name="xor_ln521_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="0"/>
<pin id="934" dir="0" index="1" bw="32" slack="0"/>
<pin id="935" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln521/12 "/>
</bind>
</comp>

<comp id="938" class="1004" name="add_ln521_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="32" slack="0"/>
<pin id="941" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521/12 "/>
</bind>
</comp>

<comp id="944" class="1004" name="icmp_ln486_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="4" slack="0"/>
<pin id="946" dir="0" index="1" bw="4" slack="0"/>
<pin id="947" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln486/12 "/>
</bind>
</comp>

<comp id="950" class="1004" name="add_ln486_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="4" slack="0"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln486/12 "/>
</bind>
</comp>

<comp id="956" class="1004" name="icmp_ln498_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="2" slack="0"/>
<pin id="958" dir="0" index="1" bw="2" slack="0"/>
<pin id="959" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498/12 "/>
</bind>
</comp>

<comp id="962" class="1004" name="select_ln486_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="2" slack="0"/>
<pin id="965" dir="0" index="2" bw="2" slack="0"/>
<pin id="966" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln486/12 "/>
</bind>
</comp>

<comp id="971" class="1004" name="add_ln513_1_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="3" slack="0"/>
<pin id="973" dir="0" index="1" bw="1" slack="0"/>
<pin id="974" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln513_1/12 "/>
</bind>
</comp>

<comp id="977" class="1004" name="zext_ln486_1_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="3" slack="0"/>
<pin id="979" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486_1/12 "/>
</bind>
</comp>

<comp id="981" class="1004" name="icmp_ln490_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="3" slack="0"/>
<pin id="983" dir="0" index="1" bw="3" slack="0"/>
<pin id="984" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln490_1/12 "/>
</bind>
</comp>

<comp id="987" class="1004" name="select_ln486_1_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="0"/>
<pin id="989" dir="0" index="1" bw="1" slack="0"/>
<pin id="990" dir="0" index="2" bw="1" slack="0"/>
<pin id="991" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln486_1/12 "/>
</bind>
</comp>

<comp id="995" class="1004" name="zext_ln490_1_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="0"/>
<pin id="997" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln490_1/12 "/>
</bind>
</comp>

<comp id="999" class="1004" name="zext_ln499_1_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln499_1/12 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="sub_ln499_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="3" slack="0"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln499/12 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="sub_ln499_1_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="3" slack="0"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln499_1/12 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="select_ln486_2_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="3" slack="0"/>
<pin id="1018" dir="0" index="2" bw="3" slack="0"/>
<pin id="1019" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln486_2/12 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="select_ln486_3_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="3" slack="0"/>
<pin id="1026" dir="0" index="2" bw="3" slack="0"/>
<pin id="1027" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln486_3/12 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="zext_ln513_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="3" slack="0"/>
<pin id="1033" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513/12 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="add_ln513_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="3" slack="0"/>
<pin id="1037" dir="0" index="1" bw="3" slack="0"/>
<pin id="1038" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln513/12 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="select_ln486_4_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="3" slack="0"/>
<pin id="1044" dir="0" index="2" bw="3" slack="0"/>
<pin id="1045" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln486_4/12 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="xor_ln521_1_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="0"/>
<pin id="1051" dir="0" index="1" bw="32" slack="0"/>
<pin id="1052" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln521_1/12 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="add_ln521_2_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="0"/>
<pin id="1057" dir="0" index="1" bw="32" slack="0"/>
<pin id="1058" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521_2/12 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="select_ln486_5_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="0"/>
<pin id="1063" dir="0" index="1" bw="32" slack="0"/>
<pin id="1064" dir="0" index="2" bw="32" slack="0"/>
<pin id="1065" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln486_5/12 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="zext_ln498_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="2" slack="0"/>
<pin id="1071" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498/12 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="zext_ln498_2_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="2" slack="0"/>
<pin id="1075" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_2/12 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="icmp_ln499_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="3" slack="0"/>
<pin id="1079" dir="0" index="1" bw="3" slack="0"/>
<pin id="1080" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln499/12 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="tmp_8_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="4" slack="0"/>
<pin id="1085" dir="0" index="1" bw="2" slack="0"/>
<pin id="1086" dir="0" index="2" bw="1" slack="0"/>
<pin id="1087" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="zext_ln503_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="4" slack="0"/>
<pin id="1093" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln503/12 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="add_ln503_1_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="3" slack="0"/>
<pin id="1097" dir="0" index="1" bw="4" slack="0"/>
<pin id="1098" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln503_1/12 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="zext_ln503_1_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="5" slack="0"/>
<pin id="1103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln503_1/12 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="tmp_9_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="4" slack="0"/>
<pin id="1109" dir="0" index="1" bw="2" slack="0"/>
<pin id="1110" dir="0" index="2" bw="1" slack="0"/>
<pin id="1111" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="zext_ln503_2_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="4" slack="0"/>
<pin id="1117" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln503_2/12 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="add_ln503_2_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="3" slack="0"/>
<pin id="1121" dir="0" index="1" bw="4" slack="0"/>
<pin id="1122" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln503_2/12 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="zext_ln503_3_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="5" slack="0"/>
<pin id="1127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln503_3/12 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="p_r_M_imag_4_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="288" slack="0"/>
<pin id="1133" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_imag_4/14 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="p_r_M_real_4_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="288" slack="0"/>
<pin id="1137" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_real_4/14 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="p_r_M_imag_3_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="288" slack="0"/>
<pin id="1141" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_imag_3/14 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="p_r_M_real_3_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="288" slack="0"/>
<pin id="1145" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_real_3/14 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="p_r_M_imag_1_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="288" slack="0"/>
<pin id="1149" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_imag_1/14 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="p_r_M_real_1_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="288" slack="0"/>
<pin id="1153" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_real_1/14 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="p_r_M_imag_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="288" slack="0"/>
<pin id="1157" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_imag/14 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="p_r_M_real_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="288" slack="0"/>
<pin id="1161" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_real/14 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="mag_M_real_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="288" slack="0"/>
<pin id="1165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mag_M_real/14 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="icmp_ln511_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="3" slack="0"/>
<pin id="1170" dir="0" index="1" bw="3" slack="0"/>
<pin id="1171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln511/15 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="k_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="3" slack="0"/>
<pin id="1176" dir="0" index="1" bw="1" slack="0"/>
<pin id="1177" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/15 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="icmp_ln513_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="3" slack="0"/>
<pin id="1182" dir="0" index="1" bw="3" slack="3"/>
<pin id="1183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln513/15 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="zext_ln516_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="3" slack="0"/>
<pin id="1187" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln516/15 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="add_ln516_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="4" slack="3"/>
<pin id="1191" dir="0" index="1" bw="3" slack="0"/>
<pin id="1192" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln516/15 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="zext_ln516_1_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="5" slack="0"/>
<pin id="1196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln516_1/15 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="add_ln516_1_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="4" slack="3"/>
<pin id="1202" dir="0" index="1" bw="3" slack="0"/>
<pin id="1203" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln516_1/15 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="zext_ln516_2_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="5" slack="0"/>
<pin id="1207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln516_2/15 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="add_ln521_1_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="4"/>
<pin id="1213" dir="0" index="1" bw="2" slack="4"/>
<pin id="1214" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521_1/33 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="icmp_ln519_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="3" slack="0"/>
<pin id="1217" dir="0" index="1" bw="3" slack="0"/>
<pin id="1218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln519/34 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="k_1_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="3" slack="0"/>
<pin id="1223" dir="0" index="1" bw="1" slack="0"/>
<pin id="1224" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/34 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="zext_ln519_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="3" slack="0"/>
<pin id="1229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln519/34 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="icmp_ln521_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="0"/>
<pin id="1233" dir="0" index="1" bw="32" slack="1"/>
<pin id="1234" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln521/34 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="zext_ln524_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="3" slack="0"/>
<pin id="1238" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln524/34 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="add_ln524_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="4" slack="5"/>
<pin id="1242" dir="0" index="1" bw="3" slack="0"/>
<pin id="1243" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln524/34 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="zext_ln524_1_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="5" slack="0"/>
<pin id="1247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln524_1/34 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="add_ln524_1_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="4" slack="5"/>
<pin id="1253" dir="0" index="1" bw="3" slack="0"/>
<pin id="1254" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln524_1/34 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="zext_ln524_2_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="5" slack="0"/>
<pin id="1258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln524_2/34 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="icmp_ln532_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="3" slack="0"/>
<pin id="1264" dir="0" index="1" bw="3" slack="0"/>
<pin id="1265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln532/53 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="r_1_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="3" slack="0"/>
<pin id="1270" dir="0" index="1" bw="1" slack="0"/>
<pin id="1271" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/53 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="zext_ln545_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="3" slack="0"/>
<pin id="1276" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln545/53 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="tmp_10_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="5" slack="0"/>
<pin id="1280" dir="0" index="1" bw="3" slack="0"/>
<pin id="1281" dir="0" index="2" bw="1" slack="0"/>
<pin id="1282" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/53 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="zext_ln533_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="5" slack="0"/>
<pin id="1288" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln533/53 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="icmp_ln533_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="3" slack="0"/>
<pin id="1292" dir="0" index="1" bw="3" slack="0"/>
<pin id="1293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln533/54 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="c_2_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="3" slack="0"/>
<pin id="1298" dir="0" index="1" bw="1" slack="0"/>
<pin id="1299" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/54 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="zext_ln538_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="3" slack="0"/>
<pin id="1304" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538/54 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="tmp_11_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="5" slack="0"/>
<pin id="1308" dir="0" index="1" bw="3" slack="0"/>
<pin id="1309" dir="0" index="2" bw="1" slack="0"/>
<pin id="1310" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/54 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="add_ln538_1_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="3" slack="0"/>
<pin id="1316" dir="0" index="1" bw="5" slack="1"/>
<pin id="1317" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln538_1/54 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="zext_ln538_3_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="6" slack="0"/>
<pin id="1321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_3/54 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="zext_ln538_1_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="5" slack="1"/>
<pin id="1327" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_1/55 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="add_ln538_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="3" slack="2"/>
<pin id="1330" dir="0" index="1" bw="5" slack="0"/>
<pin id="1331" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln538/55 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="zext_ln538_2_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="6" slack="0"/>
<pin id="1335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_2/55 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="bitcast_ln155_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="0"/>
<pin id="1341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln155/55 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="xor_ln155_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="32" slack="0"/>
<pin id="1345" dir="0" index="1" bw="32" slack="0"/>
<pin id="1346" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155/55 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="tmp_M_imag_6_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="32" slack="0"/>
<pin id="1351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_M_imag_6/55 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="icmp_ln541_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="3" slack="0"/>
<pin id="1356" dir="0" index="1" bw="3" slack="0"/>
<pin id="1357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln541/57 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="c_3_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="3" slack="0"/>
<pin id="1362" dir="0" index="1" bw="1" slack="0"/>
<pin id="1363" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3/57 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="icmp_ln543_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="3" slack="3"/>
<pin id="1368" dir="0" index="1" bw="3" slack="0"/>
<pin id="1369" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln543/57 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="zext_ln545_1_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="3" slack="0"/>
<pin id="1374" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln545_1/57 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="add_ln545_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="5" slack="3"/>
<pin id="1378" dir="0" index="1" bw="3" slack="0"/>
<pin id="1379" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln545/57 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="zext_ln545_2_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="6" slack="0"/>
<pin id="1383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln545_2/57 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="add_ln459_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="2" slack="0"/>
<pin id="1389" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln459 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="add_ln459_1_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="2" slack="0"/>
<pin id="1394" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln459_1 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="add_ln460_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="2" slack="0"/>
<pin id="1405" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln460 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="add_ln460_1_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="2" slack="0"/>
<pin id="1410" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln460_1 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="icmp_ln471_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="1"/>
<pin id="1421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln471 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="r_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="3" slack="0"/>
<pin id="1425" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1428" class="1005" name="zext_ln1067_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="6" slack="1"/>
<pin id="1430" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1067 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="Qi_M_real_addr_1_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="4" slack="1"/>
<pin id="1436" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_real_addr_1 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="Qi_M_imag_addr_1_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="4" slack="1"/>
<pin id="1441" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="c_1_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="3" slack="0"/>
<pin id="1449" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="icmp_ln480_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="1" slack="1"/>
<pin id="1457" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln480 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="c_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="3" slack="0"/>
<pin id="1461" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1464" class="1005" name="zext_ln482_2_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="64" slack="1"/>
<pin id="1466" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln482_2 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="A_M_real_addr_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="4" slack="1"/>
<pin id="1472" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_M_real_addr "/>
</bind>
</comp>

<comp id="1475" class="1005" name="A_M_imag_addr_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="4" slack="1"/>
<pin id="1477" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_M_imag_addr "/>
</bind>
</comp>

<comp id="1483" class="1005" name="add_ln486_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="4" slack="0"/>
<pin id="1485" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln486 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="select_ln486_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="2" slack="6"/>
<pin id="1490" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="select_ln486 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="select_ln486_1_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="1" slack="1"/>
<pin id="1495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln486_1 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="select_ln486_3_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="3" slack="0"/>
<pin id="1500" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln486_3 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="select_ln486_4_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="3" slack="3"/>
<pin id="1505" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="select_ln486_4 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="select_ln486_5_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="32" slack="4"/>
<pin id="1510" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln486_5 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="zext_ln498_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="32" slack="4"/>
<pin id="1515" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln498 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="icmp_ln499_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="1" slack="6"/>
<pin id="1520" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln499 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="zext_ln503_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="5" slack="3"/>
<pin id="1524" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln503 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="Ri_M_real_addr_2_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="4" slack="1"/>
<pin id="1530" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_addr_2 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="Ri_M_imag_addr_2_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="4" slack="1"/>
<pin id="1536" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_addr_2 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="zext_ln503_2_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="5" slack="3"/>
<pin id="1542" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln503_2 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="Ri_M_real_addr_3_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="4" slack="1"/>
<pin id="1548" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_addr_3 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="Ri_M_imag_addr_3_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="4" slack="1"/>
<pin id="1553" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_addr_3 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="p_r_M_imag_4_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="32" slack="8"/>
<pin id="1558" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_r_M_imag_4 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="p_r_M_real_4_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="32" slack="8"/>
<pin id="1564" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_r_M_real_4 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="p_r_M_imag_3_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="32" slack="6"/>
<pin id="1570" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="p_r_M_imag_3 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="p_r_M_real_3_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="32" slack="6"/>
<pin id="1576" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="p_r_M_real_3 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="p_r_M_imag_1_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="32" slack="4"/>
<pin id="1582" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_r_M_imag_1 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="p_r_M_real_1_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="32" slack="4"/>
<pin id="1588" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_r_M_real_1 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="p_r_M_imag_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="32" slack="2"/>
<pin id="1594" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="1598" class="1005" name="p_r_M_real_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="32" slack="2"/>
<pin id="1600" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="1604" class="1005" name="icmp_ln511_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="1" slack="1"/>
<pin id="1606" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln511 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="k_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="3" slack="0"/>
<pin id="1610" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1613" class="1005" name="icmp_ln513_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="1" slack="1"/>
<pin id="1615" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln513 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="Ri_M_real_addr_5_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="4" slack="1"/>
<pin id="1619" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_addr_5 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="Ri_M_real_addr_6_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="4" slack="1"/>
<pin id="1625" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_addr_6 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="Ri_M_imag_addr_5_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="4" slack="1"/>
<pin id="1631" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_addr_5 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="Ri_M_imag_addr_6_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="4" slack="1"/>
<pin id="1637" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_addr_6 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="add_ln521_1_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="32" slack="1"/>
<pin id="1643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln521_1 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="icmp_ln519_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="1" slack="1"/>
<pin id="1648" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln519 "/>
</bind>
</comp>

<comp id="1650" class="1005" name="k_1_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="3" slack="0"/>
<pin id="1652" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="icmp_ln521_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="1" slack="1"/>
<pin id="1657" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln521 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="Qi_M_real_addr_4_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="4" slack="1"/>
<pin id="1661" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_real_addr_4 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="Qi_M_real_addr_5_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="4" slack="1"/>
<pin id="1667" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_real_addr_5 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="Qi_M_imag_addr_4_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="4" slack="1"/>
<pin id="1672" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_imag_addr_4 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="Qi_M_imag_addr_5_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="4" slack="1"/>
<pin id="1678" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_imag_addr_5 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="p_t_real_2_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="32" slack="1"/>
<pin id="1683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_real_2 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="p_t_imag_2_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="32" slack="1"/>
<pin id="1688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_imag_2 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="p_t_real_3_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="32" slack="2"/>
<pin id="1693" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_t_real_3 "/>
</bind>
</comp>

<comp id="1696" class="1005" name="p_t_imag_3_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="32" slack="2"/>
<pin id="1698" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_t_imag_3 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="i_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="2" slack="1"/>
<pin id="1703" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1706" class="1005" name="icmp_ln532_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="1" slack="1"/>
<pin id="1708" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln532 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="r_1_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="3" slack="0"/>
<pin id="1712" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="zext_ln545_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="6" slack="2"/>
<pin id="1717" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln545 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="zext_ln533_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="6" slack="1"/>
<pin id="1722" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln533 "/>
</bind>
</comp>

<comp id="1726" class="1005" name="icmp_ln533_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="1" slack="1"/>
<pin id="1728" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln533 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="c_2_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="3" slack="0"/>
<pin id="1732" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="1735" class="1005" name="tmp_11_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="5" slack="1"/>
<pin id="1737" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="Qi_M_real_addr_3_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="4" slack="1"/>
<pin id="1742" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_real_addr_3 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="Qi_M_imag_addr_3_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="4" slack="1"/>
<pin id="1747" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_imag_addr_3 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="icmp_ln541_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="1" slack="1"/>
<pin id="1752" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln541 "/>
</bind>
</comp>

<comp id="1754" class="1005" name="c_3_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="3" slack="0"/>
<pin id="1756" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="1759" class="1005" name="icmp_ln543_reg_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="1" slack="1"/>
<pin id="1761" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln543 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="zext_ln545_2_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="64" slack="1"/>
<pin id="1765" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln545_2 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="Ri_M_real_addr_4_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="4" slack="1"/>
<pin id="1771" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_addr_4 "/>
</bind>
</comp>

<comp id="1774" class="1005" name="Ri_M_imag_addr_4_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="4" slack="1"/>
<pin id="1776" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="110" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="116" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="136" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="142" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="189" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="196" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="203" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="228"><net_src comp="215" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="229"><net_src comp="209" pin="3"/><net_sink comp="155" pin=1"/></net>

<net id="230"><net_src comp="221" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="231" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="244"><net_src comp="237" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="250"><net_src comp="24" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="245" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="266"><net_src comp="251" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="155" pin=4"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="24" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="268" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="293"><net_src comp="280" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="294"><net_src comp="274" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="295"><net_src comp="286" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="24" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="24" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="296" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="321"><net_src comp="308" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="326"><net_src comp="302" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="331"><net_src comp="314" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="337"><net_src comp="24" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="24" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="332" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="345"><net_src comp="338" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="351"><net_src comp="4" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="24" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="6" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="24" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="122" pin="7"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="346" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="372"><net_src comp="353" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="378"><net_src comp="24" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="24" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="385"><net_src comp="373" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="386"><net_src comp="379" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="392"><net_src comp="8" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="24" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="10" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="24" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="148" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="407"><net_src comp="387" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="413"><net_src comp="155" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="414"><net_src comp="394" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="14" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="419" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="430"><net_src comp="14" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="14" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="438" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="449"><net_src comp="442" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="453"><net_src comp="14" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="30" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="471"><net_src comp="461" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="472"><net_src comp="465" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="476"><net_src comp="30" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="30" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="484" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="498"><net_src comp="62" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="509"><net_src comp="30" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="506" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="520"><net_src comp="28" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="517" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="531"><net_src comp="30" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="538"><net_src comp="528" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="30" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="549"><net_src comp="539" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="553"><net_src comp="30" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="550" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="561"><net_src comp="554" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="565"><net_src comp="30" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="572"><net_src comp="562" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="30" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="583"><net_src comp="573" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="592"><net_src comp="78" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="593"><net_src comp="148" pin="3"/><net_sink comp="584" pin=2"/></net>

<net id="594"><net_src comp="155" pin="3"/><net_sink comp="584" pin=3"/></net>

<net id="595"><net_src comp="148" pin="7"/><net_sink comp="584" pin=4"/></net>

<net id="596"><net_src comp="155" pin="7"/><net_sink comp="584" pin=5"/></net>

<net id="601"><net_src comp="597" pin="2"/><net_sink comp="148" pin=4"/></net>

<net id="606"><net_src comp="597" pin="2"/><net_sink comp="155" pin=4"/></net>

<net id="607"><net_src comp="602" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="608"><net_src comp="597" pin="2"/><net_sink comp="122" pin=4"/></net>

<net id="609"><net_src comp="597" pin="2"/><net_sink comp="129" pin=4"/></net>

<net id="610"><net_src comp="602" pin="2"/><net_sink comp="129" pin=4"/></net>

<net id="615"><net_src comp="148" pin="3"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="155" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="621"><net_src comp="122" pin="3"/><net_sink comp="611" pin=1"/></net>

<net id="622"><net_src comp="129" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="28" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="631"><net_src comp="148" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="637"><net_src comp="155" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="584" pin=3"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="643"><net_src comp="148" pin="7"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="584" pin=4"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="649"><net_src comp="155" pin="7"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="584" pin=5"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="655"><net_src comp="611" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="660"><net_src comp="616" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="665"><net_src comp="611" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="670"><net_src comp="616" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="675"><net_src comp="611" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="681"><net_src comp="616" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="687"><net_src comp="611" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="693"><net_src comp="616" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="699"><net_src comp="597" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="704"><net_src comp="597" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="709"><net_src comp="597" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="714"><net_src comp="597" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="719"><net_src comp="597" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="724"><net_src comp="597" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="729"><net_src comp="602" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="732"><net_src comp="726" pin="1"/><net_sink comp="122" pin=4"/></net>

<net id="736"><net_src comp="602" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="742"><net_src comp="419" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="16" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="431" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="16" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="755"><net_src comp="22" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="415" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="431" pin="4"/><net_sink comp="750" pin=2"/></net>

<net id="761"><net_src comp="750" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="768"><net_src comp="431" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="28" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="415" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="28" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="442" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="16" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="454" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="16" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="793"><net_src comp="22" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="438" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="454" pin="4"/><net_sink comp="788" pin=2"/></net>

<net id="799"><net_src comp="788" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="806"><net_src comp="454" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="28" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="438" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="28" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="465" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="32" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="465" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="34" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="829"><net_src comp="465" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="835"><net_src comp="42" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="465" pin="4"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="14" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="841"><net_src comp="830" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="846"><net_src comp="826" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="838" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="851"><net_src comp="842" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="858"><net_src comp="477" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="32" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="477" pin="4"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="34" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="461" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="477" pin="4"/><net_sink comp="866" pin=1"/></net>

<net id="875"><net_src comp="477" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="880"><net_src comp="872" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="884"><net_src comp="876" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="891"><net_src comp="488" pin="4"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="32" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="488" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="34" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="902"><net_src comp="488" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="907"><net_src comp="899" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="911"><net_src comp="903" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="917"><net_src comp="510" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="922"><net_src comp="510" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="64" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="927"><net_src comp="918" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="918" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="936"><net_src comp="914" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="48" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="924" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="932" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="499" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="66" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="499" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="68" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="960"><net_src comp="521" pin="4"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="14" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="967"><net_src comp="956" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="968"><net_src comp="28" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="969"><net_src comp="521" pin="4"/><net_sink comp="962" pin=2"/></net>

<net id="970"><net_src comp="962" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="975"><net_src comp="510" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="34" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="980"><net_src comp="971" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="985"><net_src comp="971" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="64" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="992"><net_src comp="956" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="993"><net_src comp="981" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="994"><net_src comp="918" pin="2"/><net_sink comp="987" pin=2"/></net>

<net id="998"><net_src comp="981" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="981" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="971" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="510" pin="4"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="928" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1020"><net_src comp="956" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1021"><net_src comp="1003" pin="2"/><net_sink comp="1015" pin=1"/></net>

<net id="1022"><net_src comp="1009" pin="2"/><net_sink comp="1015" pin=2"/></net>

<net id="1028"><net_src comp="956" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1029"><net_src comp="971" pin="2"/><net_sink comp="1023" pin=1"/></net>

<net id="1030"><net_src comp="510" pin="4"/><net_sink comp="1023" pin=2"/></net>

<net id="1034"><net_src comp="1023" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1039"><net_src comp="510" pin="4"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="74" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1046"><net_src comp="956" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="1035" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1048"><net_src comp="971" pin="2"/><net_sink comp="1041" pin=2"/></net>

<net id="1053"><net_src comp="977" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="48" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1059"><net_src comp="995" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1060"><net_src comp="1049" pin="2"/><net_sink comp="1055" pin=1"/></net>

<net id="1066"><net_src comp="956" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1067"><net_src comp="1055" pin="2"/><net_sink comp="1061" pin=1"/></net>

<net id="1068"><net_src comp="938" pin="2"/><net_sink comp="1061" pin=2"/></net>

<net id="1072"><net_src comp="962" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1076"><net_src comp="962" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1081"><net_src comp="1073" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1015" pin="3"/><net_sink comp="1077" pin=1"/></net>

<net id="1088"><net_src comp="22" pin="0"/><net_sink comp="1083" pin=0"/></net>

<net id="1089"><net_src comp="623" pin="2"/><net_sink comp="1083" pin=1"/></net>

<net id="1090"><net_src comp="14" pin="0"/><net_sink comp="1083" pin=2"/></net>

<net id="1094"><net_src comp="1083" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1099"><net_src comp="1031" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="1091" pin="1"/><net_sink comp="1095" pin=1"/></net>

<net id="1104"><net_src comp="1095" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="1106"><net_src comp="1101" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="1112"><net_src comp="22" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1113"><net_src comp="962" pin="3"/><net_sink comp="1107" pin=1"/></net>

<net id="1114"><net_src comp="14" pin="0"/><net_sink comp="1107" pin=2"/></net>

<net id="1118"><net_src comp="1107" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1123"><net_src comp="1031" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="1115" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1128"><net_src comp="1119" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1130"><net_src comp="1125" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1134"><net_src comp="584" pin="6"/><net_sink comp="1131" pin=0"/></net>

<net id="1138"><net_src comp="584" pin="6"/><net_sink comp="1135" pin=0"/></net>

<net id="1142"><net_src comp="584" pin="6"/><net_sink comp="1139" pin=0"/></net>

<net id="1146"><net_src comp="584" pin="6"/><net_sink comp="1143" pin=0"/></net>

<net id="1150"><net_src comp="584" pin="6"/><net_sink comp="1147" pin=0"/></net>

<net id="1154"><net_src comp="584" pin="6"/><net_sink comp="1151" pin=0"/></net>

<net id="1158"><net_src comp="584" pin="6"/><net_sink comp="1155" pin=0"/></net>

<net id="1162"><net_src comp="584" pin="6"/><net_sink comp="1159" pin=0"/></net>

<net id="1166"><net_src comp="584" pin="6"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="1172"><net_src comp="532" pin="4"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="32" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1178"><net_src comp="532" pin="4"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="34" pin="0"/><net_sink comp="1174" pin=1"/></net>

<net id="1184"><net_src comp="532" pin="4"/><net_sink comp="1180" pin=0"/></net>

<net id="1188"><net_src comp="532" pin="4"/><net_sink comp="1185" pin=0"/></net>

<net id="1193"><net_src comp="1185" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1197"><net_src comp="1189" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1199"><net_src comp="1194" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="1204"><net_src comp="1185" pin="1"/><net_sink comp="1200" pin=1"/></net>

<net id="1208"><net_src comp="1200" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1210"><net_src comp="1205" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1219"><net_src comp="543" pin="4"/><net_sink comp="1215" pin=0"/></net>

<net id="1220"><net_src comp="32" pin="0"/><net_sink comp="1215" pin=1"/></net>

<net id="1225"><net_src comp="543" pin="4"/><net_sink comp="1221" pin=0"/></net>

<net id="1226"><net_src comp="34" pin="0"/><net_sink comp="1221" pin=1"/></net>

<net id="1230"><net_src comp="543" pin="4"/><net_sink comp="1227" pin=0"/></net>

<net id="1235"><net_src comp="1227" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1239"><net_src comp="543" pin="4"/><net_sink comp="1236" pin=0"/></net>

<net id="1244"><net_src comp="1236" pin="1"/><net_sink comp="1240" pin=1"/></net>

<net id="1248"><net_src comp="1240" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1250"><net_src comp="1245" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1255"><net_src comp="1236" pin="1"/><net_sink comp="1251" pin=1"/></net>

<net id="1259"><net_src comp="1251" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1266"><net_src comp="554" pin="4"/><net_sink comp="1262" pin=0"/></net>

<net id="1267"><net_src comp="32" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1272"><net_src comp="554" pin="4"/><net_sink comp="1268" pin=0"/></net>

<net id="1273"><net_src comp="34" pin="0"/><net_sink comp="1268" pin=1"/></net>

<net id="1277"><net_src comp="554" pin="4"/><net_sink comp="1274" pin=0"/></net>

<net id="1283"><net_src comp="42" pin="0"/><net_sink comp="1278" pin=0"/></net>

<net id="1284"><net_src comp="554" pin="4"/><net_sink comp="1278" pin=1"/></net>

<net id="1285"><net_src comp="14" pin="0"/><net_sink comp="1278" pin=2"/></net>

<net id="1289"><net_src comp="1278" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1294"><net_src comp="566" pin="4"/><net_sink comp="1290" pin=0"/></net>

<net id="1295"><net_src comp="32" pin="0"/><net_sink comp="1290" pin=1"/></net>

<net id="1300"><net_src comp="566" pin="4"/><net_sink comp="1296" pin=0"/></net>

<net id="1301"><net_src comp="34" pin="0"/><net_sink comp="1296" pin=1"/></net>

<net id="1305"><net_src comp="566" pin="4"/><net_sink comp="1302" pin=0"/></net>

<net id="1311"><net_src comp="42" pin="0"/><net_sink comp="1306" pin=0"/></net>

<net id="1312"><net_src comp="566" pin="4"/><net_sink comp="1306" pin=1"/></net>

<net id="1313"><net_src comp="14" pin="0"/><net_sink comp="1306" pin=2"/></net>

<net id="1318"><net_src comp="1302" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1322"><net_src comp="1314" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1324"><net_src comp="1319" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1332"><net_src comp="1325" pin="1"/><net_sink comp="1328" pin=1"/></net>

<net id="1336"><net_src comp="1328" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1342"><net_src comp="129" pin="7"/><net_sink comp="1339" pin=0"/></net>

<net id="1347"><net_src comp="1339" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1348"><net_src comp="90" pin="0"/><net_sink comp="1343" pin=1"/></net>

<net id="1352"><net_src comp="1343" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="1358"><net_src comp="577" pin="4"/><net_sink comp="1354" pin=0"/></net>

<net id="1359"><net_src comp="32" pin="0"/><net_sink comp="1354" pin=1"/></net>

<net id="1364"><net_src comp="577" pin="4"/><net_sink comp="1360" pin=0"/></net>

<net id="1365"><net_src comp="34" pin="0"/><net_sink comp="1360" pin=1"/></net>

<net id="1370"><net_src comp="550" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1371"><net_src comp="577" pin="4"/><net_sink comp="1366" pin=1"/></net>

<net id="1375"><net_src comp="577" pin="4"/><net_sink comp="1372" pin=0"/></net>

<net id="1380"><net_src comp="1372" pin="1"/><net_sink comp="1376" pin=1"/></net>

<net id="1384"><net_src comp="1376" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="1386"><net_src comp="1381" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="1390"><net_src comp="738" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1395"><net_src comp="744" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="1406"><net_src comp="776" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1411"><net_src comp="782" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1422"><net_src comp="814" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1426"><net_src comp="820" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1431"><net_src comp="838" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1433"><net_src comp="1428" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1437"><net_src comp="162" pin="3"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1442"><net_src comp="168" pin="3"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1450"><net_src comp="860" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="1458"><net_src comp="887" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1462"><net_src comp="893" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1467"><net_src comp="908" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1469"><net_src comp="1464" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="1473"><net_src comp="189" pin="3"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1478"><net_src comp="196" pin="3"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1486"><net_src comp="950" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1491"><net_src comp="962" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1496"><net_src comp="987" pin="3"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="1501"><net_src comp="1023" pin="3"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1506"><net_src comp="1041" pin="3"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1511"><net_src comp="1061" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1516"><net_src comp="1069" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1521"><net_src comp="1077" pin="2"/><net_sink comp="1518" pin=0"/></net>

<net id="1525"><net_src comp="1091" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1527"><net_src comp="1522" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1531"><net_src comp="231" pin="3"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="1533"><net_src comp="1528" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="1537"><net_src comp="237" pin="3"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1539"><net_src comp="1534" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="1543"><net_src comp="1115" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1545"><net_src comp="1540" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1549"><net_src comp="245" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="1554"><net_src comp="251" pin="3"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="1559"><net_src comp="1131" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1561"><net_src comp="1556" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1565"><net_src comp="1135" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1567"><net_src comp="1562" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1571"><net_src comp="1139" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1573"><net_src comp="1568" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1577"><net_src comp="1143" pin="1"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1579"><net_src comp="1574" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1583"><net_src comp="1147" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1585"><net_src comp="1580" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1589"><net_src comp="1151" pin="1"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1591"><net_src comp="1586" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1595"><net_src comp="1155" pin="1"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1597"><net_src comp="1592" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1601"><net_src comp="1159" pin="1"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1603"><net_src comp="1598" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1607"><net_src comp="1168" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1611"><net_src comp="1174" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="1616"><net_src comp="1180" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1620"><net_src comp="268" pin="3"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="1622"><net_src comp="1617" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="1626"><net_src comp="274" pin="3"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="1628"><net_src comp="1623" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="1632"><net_src comp="280" pin="3"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1634"><net_src comp="1629" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="1638"><net_src comp="286" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="1640"><net_src comp="1635" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1644"><net_src comp="1211" pin="2"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1649"><net_src comp="1215" pin="2"/><net_sink comp="1646" pin=0"/></net>

<net id="1653"><net_src comp="1221" pin="2"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="1658"><net_src comp="1231" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1662"><net_src comp="296" pin="3"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1664"><net_src comp="1659" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="1668"><net_src comp="302" pin="3"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="1673"><net_src comp="308" pin="3"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1675"><net_src comp="1670" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="1679"><net_src comp="314" pin="3"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="1684"><net_src comp="122" pin="3"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="1689"><net_src comp="129" pin="3"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="1694"><net_src comp="122" pin="7"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="1699"><net_src comp="129" pin="7"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="1704"><net_src comp="623" pin="2"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="1709"><net_src comp="1262" pin="2"/><net_sink comp="1706" pin=0"/></net>

<net id="1713"><net_src comp="1268" pin="2"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1718"><net_src comp="1274" pin="1"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1723"><net_src comp="1286" pin="1"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="1314" pin=1"/></net>

<net id="1725"><net_src comp="1720" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1729"><net_src comp="1290" pin="2"/><net_sink comp="1726" pin=0"/></net>

<net id="1733"><net_src comp="1296" pin="2"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="1738"><net_src comp="1306" pin="3"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1743"><net_src comp="332" pin="3"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="1748"><net_src comp="338" pin="3"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="1753"><net_src comp="1354" pin="2"/><net_sink comp="1750" pin=0"/></net>

<net id="1757"><net_src comp="1360" pin="2"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1762"><net_src comp="1366" pin="2"/><net_sink comp="1759" pin=0"/></net>

<net id="1766"><net_src comp="1381" pin="1"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1768"><net_src comp="1763" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="1772"><net_src comp="373" pin="3"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="1777"><net_src comp="379" pin="3"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="155" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Q_M_real | {55 }
	Port: Q_M_imag | {55 }
	Port: R_M_real | {58 }
	Port: R_M_imag | {58 }
 - Input state : 
	Port: qrf_basic : A_M_real | {9 10 }
	Port: qrf_basic : A_M_imag | {9 10 }
  - Chain level:
	State 1
	State 2
		add_ln459 : 1
	State 3
		add_ln459_1 : 1
		tmp_5 : 1
		zext_ln1027 : 2
		Qi_M_real_addr : 3
		Qi_M_imag_addr : 3
		store_ln459 : 4
		store_ln459 : 4
		icmp_ln459 : 1
		br_ln459 : 2
		br_ln459 : 1
	State 4
		add_ln460 : 1
	State 5
		add_ln460_1 : 1
		tmp_12 : 1
		zext_ln1027_1 : 2
		Ri_M_real_addr : 3
		Ri_M_imag_addr : 3
		store_ln460 : 4
		store_ln460 : 4
		icmp_ln460 : 1
		br_ln460 : 2
		br_ln460 : 1
	State 6
		icmp_ln471 : 1
		r : 1
		br_ln471 : 2
		zext_ln482 : 1
		tmp_7 : 1
		zext_ln1067 : 2
		add_ln1067 : 3
		zext_ln1067_1 : 4
		Qi_M_real_addr_1 : 5
		Qi_M_imag_addr_1 : 5
	State 7
		icmp_ln472 : 1
		c_1 : 1
		br_ln472 : 2
		icmp_ln474 : 1
		br_ln474 : 2
		zext_ln1067_2 : 1
		add_ln1067_1 : 2
		zext_ln1067_3 : 3
		Qi_M_real_addr_2 : 4
		Qi_M_imag_addr_2 : 4
		store_ln477 : 5
		store_ln477 : 5
		empty : 1
	State 8
	State 9
		icmp_ln480 : 1
		c : 1
		br_ln480 : 2
		zext_ln482_1 : 1
		add_ln482 : 2
		zext_ln482_2 : 3
		A_M_real_addr : 4
		A_M_imag_addr : 4
		A_M_real_load : 5
		A_M_imag_load : 5
	State 10
		store_ln482 : 1
		store_ln482 : 1
		empty_59 : 1
	State 11
	State 12
		zext_ln486 : 1
		icmp_ln490 : 1
		zext_ln490 : 2
		zext_ln499 : 2
		xor_ln521 : 2
		add_ln521 : 3
		icmp_ln486 : 1
		add_ln486 : 1
		br_ln486 : 2
		icmp_ln498 : 1
		select_ln486 : 2
		add_ln513_1 : 1
		zext_ln486_1 : 2
		icmp_ln490_1 : 2
		select_ln486_1 : 3
		zext_ln490_1 : 3
		zext_ln499_1 : 3
		sub_ln499 : 4
		sub_ln499_1 : 3
		select_ln486_2 : 5
		select_ln486_3 : 2
		zext_ln513 : 3
		add_ln513 : 1
		select_ln486_4 : 2
		xor_ln521_1 : 3
		add_ln521_2 : 4
		select_ln486_5 : 5
		zext_ln498 : 3
		zext_ln498_2 : 3
		icmp_ln499 : 6
		br_ln499 : 7
		add_ln503 : 3
		tmp_8 : 4
		zext_ln503 : 5
		add_ln503_1 : 6
		zext_ln503_1 : 7
		Ri_M_real_addr_2 : 8
		Ri_M_imag_addr_2 : 8
		Ri_M_real_load : 9
		Ri_M_imag_load : 9
		tmp_9 : 3
		zext_ln503_2 : 4
		add_ln503_2 : 5
		zext_ln503_3 : 6
		Ri_M_real_addr_3 : 7
		Ri_M_imag_addr_3 : 7
		Ri_M_real_load_1 : 8
		Ri_M_imag_load_1 : 8
	State 13
		call_ret : 1
	State 14
		p_r_M_imag_4 : 1
		p_r_M_real_4 : 1
		p_r_M_imag_3 : 1
		p_r_M_real_3 : 1
		p_r_M_imag_1 : 1
		p_r_M_real_1 : 1
		p_r_M_imag : 1
		p_r_M_real : 1
		mag_M_real : 1
		store_ln506 : 2
		store_ln508 : 2
	State 15
		icmp_ln511 : 1
		k : 1
		br_ln511 : 2
		icmp_ln513 : 1
		br_ln513 : 2
		zext_ln516 : 1
		add_ln516 : 2
		zext_ln516_1 : 3
		Ri_M_real_addr_5 : 4
		add_ln516_1 : 2
		zext_ln516_2 : 3
		Ri_M_real_addr_6 : 4
		Ri_M_imag_addr_5 : 4
		Ri_M_imag_addr_6 : 4
		p_t_real : 5
		p_t_imag : 5
		p_t_real_1 : 5
		p_t_imag_1 : 5
	State 16
		tmp_i_i_i_i : 1
		tmp_i_i_i_i_61 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		store_ln516 : 1
	State 28
		store_ln516 : 1
	State 29
	State 30
	State 31
	State 32
		store_ln516 : 1
	State 33
	State 34
		icmp_ln519 : 1
		k_1 : 1
		br_ln519 : 2
		zext_ln519 : 1
		icmp_ln521 : 2
		br_ln521 : 3
		zext_ln524 : 1
		add_ln524 : 2
		zext_ln524_1 : 3
		Qi_M_real_addr_4 : 4
		add_ln524_1 : 2
		zext_ln524_2 : 3
		Qi_M_real_addr_5 : 4
		Qi_M_imag_addr_4 : 4
		Qi_M_imag_addr_5 : 4
		p_t_real_2 : 5
		p_t_imag_2 : 5
		p_t_real_3 : 5
		p_t_imag_3 : 5
	State 35
		tmp_i_i_i_i1 : 1
		tmp_i_i_i_i2 : 1
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
		store_ln524 : 1
	State 47
		store_ln524 : 1
	State 48
	State 49
	State 50
	State 51
		store_ln524 : 1
	State 52
	State 53
		icmp_ln532 : 1
		r_1 : 1
		br_ln532 : 2
		zext_ln545 : 1
		tmp_10 : 1
		zext_ln533 : 2
	State 54
		icmp_ln533 : 1
		c_2 : 1
		br_ln533 : 2
		zext_ln538 : 1
		tmp_11 : 1
		add_ln538_1 : 2
		zext_ln538_3 : 3
		Qi_M_real_addr_3 : 4
		Qi_M_imag_addr_3 : 4
		tmp_M_real : 5
		tmp_M_imag : 5
	State 55
		add_ln538 : 1
		zext_ln538_2 : 2
		Q_M_real_addr : 3
		Q_M_imag_addr : 3
		bitcast_ln155 : 1
		xor_ln155 : 2
		tmp_M_imag_6 : 2
		store_ln538 : 4
		store_ln538 : 3
		empty_65 : 1
	State 56
	State 57
		icmp_ln541 : 1
		c_3 : 1
		br_ln541 : 2
		icmp_ln543 : 1
		br_ln543 : 2
		zext_ln545_1 : 1
		add_ln545 : 2
		zext_ln545_2 : 3
		Ri_M_real_addr_4 : 4
		Ri_M_imag_addr_4 : 4
		Ri_M_real_load_2 : 5
		Ri_M_imag_load_2 : 5
		empty_66 : 1
	State 58
		store_ln545 : 1
		store_ln545 : 1
	State 59


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_qrf_givens_float_s_fu_584 |    50   | 64.2439 |   8671  |  17804  |
|----------|-------------------------------|---------|---------|---------|---------|
|   fadd   |           grp_fu_597          |    2    |    0    |   227   |   403   |
|          |           grp_fu_602          |    2    |    0    |   227   |   403   |
|----------|-------------------------------|---------|---------|---------|---------|
|   fmul   |           grp_fu_611          |    3    |    0    |   128   |   320   |
|          |           grp_fu_616          |    3    |    0    |   128   |   320   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           grp_fu_623          |    0    |    0    |    0    |    10   |
|          |        add_ln459_fu_738       |    0    |    0    |    0    |    10   |
|          |       add_ln459_1_fu_744      |    0    |    0    |    0    |    10   |
|          |        add_ln460_fu_776       |    0    |    0    |    0    |    10   |
|          |       add_ln460_1_fu_782      |    0    |    0    |    0    |    10   |
|          |            r_fu_820           |    0    |    0    |    0    |    12   |
|          |       add_ln1067_fu_842       |    0    |    0    |    0    |    15   |
|          |           c_1_fu_860          |    0    |    0    |    0    |    12   |
|          |      add_ln1067_1_fu_876      |    0    |    0    |    0    |    15   |
|          |            c_fu_893           |    0    |    0    |    0    |    12   |
|          |        add_ln482_fu_903       |    0    |    0    |    0    |    15   |
|          |        add_ln521_fu_938       |    0    |    0    |    0    |    39   |
|          |        add_ln486_fu_950       |    0    |    0    |    0    |    13   |
|          |       add_ln513_1_fu_971      |    0    |    0    |    0    |    12   |
|          |       add_ln513_fu_1035       |    0    |    0    |    0    |    12   |
|    add   |      add_ln521_2_fu_1055      |    0    |    0    |    0    |    39   |
|          |      add_ln503_1_fu_1095      |    0    |    0    |    0    |    13   |
|          |      add_ln503_2_fu_1119      |    0    |    0    |    0    |    13   |
|          |           k_fu_1174           |    0    |    0    |    0    |    12   |
|          |       add_ln516_fu_1189       |    0    |    0    |    0    |    13   |
|          |      add_ln516_1_fu_1200      |    0    |    0    |    0    |    13   |
|          |      add_ln521_1_fu_1211      |    0    |    0    |    0    |    39   |
|          |          k_1_fu_1221          |    0    |    0    |    0    |    12   |
|          |       add_ln524_fu_1240       |    0    |    0    |    0    |    13   |
|          |      add_ln524_1_fu_1251      |    0    |    0    |    0    |    13   |
|          |          r_1_fu_1268          |    0    |    0    |    0    |    12   |
|          |          c_2_fu_1296          |    0    |    0    |    0    |    12   |
|          |      add_ln538_1_fu_1314      |    0    |    0    |    0    |    15   |
|          |       add_ln538_fu_1328       |    0    |    0    |    0    |    15   |
|          |          c_3_fu_1360          |    0    |    0    |    0    |    12   |
|          |       add_ln545_fu_1376       |    0    |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       icmp_ln459_fu_764       |    0    |    0    |    0    |    8    |
|          |      icmp_ln459_1_fu_770      |    0    |    0    |    0    |    8    |
|          |       icmp_ln460_fu_802       |    0    |    0    |    0    |    8    |
|          |      icmp_ln460_1_fu_808      |    0    |    0    |    0    |    8    |
|          |       icmp_ln471_fu_814       |    0    |    0    |    0    |    9    |
|          |       icmp_ln472_fu_854       |    0    |    0    |    0    |    9    |
|          |       icmp_ln474_fu_866       |    0    |    0    |    0    |    9    |
|          |       icmp_ln480_fu_887       |    0    |    0    |    0    |    9    |
|          |       icmp_ln490_fu_918       |    0    |    0    |    0    |    9    |
|          |       icmp_ln486_fu_944       |    0    |    0    |    0    |    9    |
|   icmp   |       icmp_ln498_fu_956       |    0    |    0    |    0    |    8    |
|          |      icmp_ln490_1_fu_981      |    0    |    0    |    0    |    9    |
|          |       icmp_ln499_fu_1077      |    0    |    0    |    0    |    9    |
|          |       icmp_ln511_fu_1168      |    0    |    0    |    0    |    9    |
|          |       icmp_ln513_fu_1180      |    0    |    0    |    0    |    9    |
|          |       icmp_ln519_fu_1215      |    0    |    0    |    0    |    9    |
|          |       icmp_ln521_fu_1231      |    0    |    0    |    0    |    18   |
|          |       icmp_ln532_fu_1262      |    0    |    0    |    0    |    9    |
|          |       icmp_ln533_fu_1290      |    0    |    0    |    0    |    9    |
|          |       icmp_ln541_fu_1354      |    0    |    0    |    0    |    9    |
|          |       icmp_ln543_fu_1366      |    0    |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        xor_ln521_fu_932       |    0    |    0    |    0    |    32   |
|    xor   |      xor_ln521_1_fu_1049      |    0    |    0    |    0    |    32   |
|          |       xor_ln155_fu_1343       |    0    |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |      select_ln486_fu_962      |    0    |    0    |    0    |    2    |
|          |     select_ln486_1_fu_987     |    0    |    0    |    0    |    2    |
|  select  |     select_ln486_2_fu_1015    |    0    |    0    |    0    |    3    |
|          |     select_ln486_3_fu_1023    |    0    |    0    |    0    |    3    |
|          |     select_ln486_4_fu_1041    |    0    |    0    |    0    |    3    |
|          |     select_ln486_5_fu_1061    |    0    |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|---------|
|    sub   |       sub_ln499_fu_1003       |    0    |    0    |    0    |    12   |
|          |      sub_ln499_1_fu_1009      |    0    |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          tmp_5_fu_750         |    0    |    0    |    0    |    0    |
|          |         tmp_12_fu_788         |    0    |    0    |    0    |    0    |
|          |          tmp_7_fu_830         |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_8_fu_1083         |    0    |    0    |    0    |    0    |
|          |         tmp_9_fu_1107         |    0    |    0    |    0    |    0    |
|          |         tmp_10_fu_1278        |    0    |    0    |    0    |    0    |
|          |         tmp_11_fu_1306        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       zext_ln1027_fu_758      |    0    |    0    |    0    |    0    |
|          |      zext_ln1027_1_fu_796     |    0    |    0    |    0    |    0    |
|          |       zext_ln482_fu_826       |    0    |    0    |    0    |    0    |
|          |       zext_ln1067_fu_838      |    0    |    0    |    0    |    0    |
|          |      zext_ln1067_1_fu_848     |    0    |    0    |    0    |    0    |
|          |      zext_ln1067_2_fu_872     |    0    |    0    |    0    |    0    |
|          |      zext_ln1067_3_fu_881     |    0    |    0    |    0    |    0    |
|          |      zext_ln482_1_fu_899      |    0    |    0    |    0    |    0    |
|          |      zext_ln482_2_fu_908      |    0    |    0    |    0    |    0    |
|          |       zext_ln486_fu_914       |    0    |    0    |    0    |    0    |
|          |       zext_ln490_fu_924       |    0    |    0    |    0    |    0    |
|          |       zext_ln499_fu_928       |    0    |    0    |    0    |    0    |
|          |      zext_ln486_1_fu_977      |    0    |    0    |    0    |    0    |
|          |      zext_ln490_1_fu_995      |    0    |    0    |    0    |    0    |
|          |      zext_ln499_1_fu_999      |    0    |    0    |    0    |    0    |
|          |       zext_ln513_fu_1031      |    0    |    0    |    0    |    0    |
|          |       zext_ln498_fu_1069      |    0    |    0    |    0    |    0    |
|          |      zext_ln498_2_fu_1073     |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln503_fu_1091      |    0    |    0    |    0    |    0    |
|          |      zext_ln503_1_fu_1101     |    0    |    0    |    0    |    0    |
|          |      zext_ln503_2_fu_1115     |    0    |    0    |    0    |    0    |
|          |      zext_ln503_3_fu_1125     |    0    |    0    |    0    |    0    |
|          |       zext_ln516_fu_1185      |    0    |    0    |    0    |    0    |
|          |      zext_ln516_1_fu_1194     |    0    |    0    |    0    |    0    |
|          |      zext_ln516_2_fu_1205     |    0    |    0    |    0    |    0    |
|          |       zext_ln519_fu_1227      |    0    |    0    |    0    |    0    |
|          |       zext_ln524_fu_1236      |    0    |    0    |    0    |    0    |
|          |      zext_ln524_1_fu_1245     |    0    |    0    |    0    |    0    |
|          |      zext_ln524_2_fu_1256     |    0    |    0    |    0    |    0    |
|          |       zext_ln545_fu_1274      |    0    |    0    |    0    |    0    |
|          |       zext_ln533_fu_1286      |    0    |    0    |    0    |    0    |
|          |       zext_ln538_fu_1302      |    0    |    0    |    0    |    0    |
|          |      zext_ln538_3_fu_1319     |    0    |    0    |    0    |    0    |
|          |      zext_ln538_1_fu_1325     |    0    |    0    |    0    |    0    |
|          |      zext_ln538_2_fu_1333     |    0    |    0    |    0    |    0    |
|          |      zext_ln545_1_fu_1372     |    0    |    0    |    0    |    0    |
|          |      zext_ln545_2_fu_1381     |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |      p_r_M_imag_4_fu_1131     |    0    |    0    |    0    |    0    |
|          |      p_r_M_real_4_fu_1135     |    0    |    0    |    0    |    0    |
|          |      p_r_M_imag_3_fu_1139     |    0    |    0    |    0    |    0    |
|          |      p_r_M_real_3_fu_1143     |    0    |    0    |    0    |    0    |
|extractvalue|      p_r_M_imag_1_fu_1147     |    0    |    0    |    0    |    0    |
|          |      p_r_M_real_1_fu_1151     |    0    |    0    |    0    |    0    |
|          |       p_r_M_imag_fu_1155      |    0    |    0    |    0    |    0    |
|          |       p_r_M_real_fu_1159      |    0    |    0    |    0    |    0    |
|          |       mag_M_real_fu_1163      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    60   | 64.2439 |   9381  |  20076  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|Qi_M_imag|    2   |    0   |    0   |    0   |
|Qi_M_real|    2   |    0   |    0   |    0   |
|Ri_M_imag|    2   |    0   |    0   |    0   |
|Ri_M_real|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    8   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  A_M_imag_addr_reg_1475 |    4   |
|  A_M_real_addr_reg_1470 |    4   |
|Qi_M_imag_addr_1_reg_1439|    4   |
|Qi_M_imag_addr_3_reg_1745|    4   |
|Qi_M_imag_addr_4_reg_1670|    4   |
|Qi_M_imag_addr_5_reg_1676|    4   |
|Qi_M_real_addr_1_reg_1434|    4   |
|Qi_M_real_addr_3_reg_1740|    4   |
|Qi_M_real_addr_4_reg_1659|    4   |
|Qi_M_real_addr_5_reg_1665|    4   |
|Ri_M_imag_addr_2_reg_1534|    4   |
|Ri_M_imag_addr_3_reg_1551|    4   |
|Ri_M_imag_addr_4_reg_1774|    4   |
|Ri_M_imag_addr_5_reg_1629|    4   |
|Ri_M_imag_addr_6_reg_1635|    4   |
|Ri_M_real_addr_2_reg_1528|    4   |
|Ri_M_real_addr_3_reg_1546|    4   |
|Ri_M_real_addr_4_reg_1769|    4   |
|Ri_M_real_addr_5_reg_1617|    4   |
|Ri_M_real_addr_6_reg_1623|    4   |
|   add_ln459_1_reg_1392  |    2   |
|    add_ln459_reg_1387   |    2   |
|   add_ln460_1_reg_1408  |    2   |
|    add_ln460_reg_1403   |    2   |
|    add_ln486_reg_1483   |    4   |
|   add_ln521_1_reg_1641  |   32   |
|      c12_0_reg_484      |    3   |
|      c15_0_reg_562      |    3   |
|      c16_0_reg_573      |    3   |
|       c_0_reg_473       |    3   |
|       c_1_reg_1447      |    3   |
|       c_2_reg_1730      |    3   |
|       c_3_reg_1754      |    3   |
|        c_reg_1459       |    3   |
|       i_0_reg_517       |    2   |
|        i_reg_1701       |    2   |
|   icmp_ln471_reg_1419   |    1   |
|   icmp_ln480_reg_1455   |    1   |
|   icmp_ln499_reg_1518   |    1   |
|   icmp_ln511_reg_1604   |    1   |
|   icmp_ln513_reg_1613   |    1   |
|   icmp_ln519_reg_1646   |    1   |
|   icmp_ln521_reg_1655   |    1   |
|   icmp_ln532_reg_1706   |    1   |
|   icmp_ln533_reg_1726   |    1   |
|   icmp_ln541_reg_1750   |    1   |
|   icmp_ln543_reg_1759   |    1   |
|  indvar_flatten_reg_495 |    4   |
|       j_0_reg_506       |    3   |
|      k13_0_reg_539      |    3   |
|       k_0_reg_528       |    3   |
|       k_1_reg_1650      |    3   |
|        k_reg_1608       |    3   |
|  p_r_M_imag_1_reg_1580  |   32   |
|  p_r_M_imag_3_reg_1568  |   32   |
|  p_r_M_imag_4_reg_1556  |   32   |
|   p_r_M_imag_reg_1592   |   32   |
|  p_r_M_real_1_reg_1586  |   32   |
|  p_r_M_real_3_reg_1574  |   32   |
|  p_r_M_real_4_reg_1562  |   32   |
|   p_r_M_real_reg_1598   |   32   |
|   p_t_imag_2_reg_1686   |   32   |
|   p_t_imag_3_reg_1696   |   32   |
|   p_t_real_2_reg_1681   |   32   |
|   p_t_real_3_reg_1691   |   32   |
|   phi_ln459_1_reg_427   |    2   |
|    phi_ln459_reg_415    |    2   |
|   phi_ln460_1_reg_450   |    2   |
|    phi_ln460_reg_438    |    2   |
|      r14_0_reg_550      |    3   |
|       r_0_reg_461       |    3   |
|       r_1_reg_1710      |    3   |
|        r_reg_1423       |    3   |
|         reg_628         |   32   |
|         reg_634         |   32   |
|         reg_640         |   32   |
|         reg_646         |   32   |
|         reg_652         |   32   |
|         reg_657         |   32   |
|         reg_662         |   32   |
|         reg_667         |   32   |
|         reg_672         |   32   |
|         reg_678         |   32   |
|         reg_684         |   32   |
|         reg_690         |   32   |
|         reg_696         |   32   |
|         reg_701         |   32   |
|         reg_706         |   32   |
|         reg_711         |   32   |
|         reg_716         |   32   |
|         reg_721         |   32   |
|         reg_726         |   32   |
|         reg_733         |   32   |
| select_ln486_1_reg_1493 |    1   |
| select_ln486_3_reg_1498 |    3   |
| select_ln486_4_reg_1503 |    3   |
| select_ln486_5_reg_1508 |   32   |
|  select_ln486_reg_1488  |    2   |
|     tmp_11_reg_1735     |    5   |
|   zext_ln1067_reg_1428  |    6   |
|  zext_ln482_2_reg_1464  |   64   |
|   zext_ln498_reg_1513   |   32   |
|  zext_ln503_2_reg_1540  |    5   |
|   zext_ln503_reg_1522   |    5   |
|   zext_ln533_reg_1720   |    6   |
|  zext_ln545_2_reg_1763  |   64   |
|   zext_ln545_reg_1715   |    6   |
+-------------------------+--------+
|          Total          |  1460  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_122       |  p0  |   5  |   4  |   20   ||    27   |
|       grp_access_fu_122       |  p1  |   2  |  32  |   64   |
|       grp_access_fu_122       |  p2  |   5  |   0  |    0   ||    27   |
|       grp_access_fu_122       |  p4  |   2  |   4  |    8   ||    9    |
|       grp_access_fu_129       |  p0  |   5  |   4  |   20   ||    27   |
|       grp_access_fu_129       |  p2  |   5  |   0  |    0   ||    27   |
|       grp_access_fu_129       |  p4  |   2  |   4  |    8   ||    9    |
|       grp_access_fu_148       |  p0  |   9  |   4  |   36   ||    44   |
|       grp_access_fu_148       |  p1  |   3  |  32  |   96   ||    15   |
|       grp_access_fu_148       |  p2  |   6  |   0  |    0   ||    33   |
|       grp_access_fu_148       |  p4  |   2  |   4  |    8   ||    9    |
|       grp_access_fu_155       |  p0  |   9  |   4  |   36   ||    44   |
|       grp_access_fu_155       |  p1  |   3  |  32  |   96   ||    15   |
|       grp_access_fu_155       |  p2  |   6  |   0  |    0   ||    33   |
|       grp_access_fu_155       |  p4  |   2  |   4  |    8   ||    9    |
|       grp_access_fu_203       |  p0  |   2  |   4  |    8   ||    9    |
|       grp_access_fu_209       |  p0  |   2  |   4  |    8   ||    9    |
|       phi_ln459_reg_415       |  p0  |   2  |   2  |    4   ||    9    |
|       phi_ln460_reg_438       |  p0  |   2  |   2  |    4   ||    9    |
|          r_0_reg_461          |  p0  |   2  |   3  |    6   ||    9    |
|         r14_0_reg_550         |  p0  |   2  |   3  |    6   ||    9    |
| grp_qrf_givens_float_s_fu_584 |  p2  |   2  |  32  |   64   ||    9    |
| grp_qrf_givens_float_s_fu_584 |  p3  |   2  |  32  |   64   ||    9    |
| grp_qrf_givens_float_s_fu_584 |  p4  |   2  |  32  |   64   ||    9    |
| grp_qrf_givens_float_s_fu_584 |  p5  |   2  |  32  |   64   ||    9    |
|           grp_fu_597          |  p0  |   6  |  32  |   192  ||    33   |
|           grp_fu_597          |  p1  |   6  |  32  |   192  ||    33   |
|           grp_fu_602          |  p0  |   4  |  32  |   128  ||    21   |
|           grp_fu_602          |  p1  |   4  |  32  |   128  ||    21   |
|           grp_fu_611          |  p0  |   8  |  32  |   256  ||    41   |
|           grp_fu_611          |  p1  |   6  |  32  |   192  ||    33   |
|           grp_fu_616          |  p0  |   8  |  32  |   256  ||    41   |
|           grp_fu_616          |  p1  |   6  |  32  |   192  ||    33   |
|           grp_fu_623          |  p0  |   2  |   2  |    4   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |  2232  || 63.0465 ||   683   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   60   |   64   |  9381  |  20076 |    -   |
|   Memory  |    8   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   63   |    -   |   683  |    -   |
|  Register |    -   |    -   |    -   |  1460  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |   60   |   127  |  10841 |  20759 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
