{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663854161831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663854161836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 08:42:41 2022 " "Processing started: Thu Sep 22 08:42:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663854161836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663854161836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4step2 -c lab4step2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4step2 -c lab4step2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663854161836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663854162148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663854162148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4step2.v 0 0 " "Found 0 design units, including 0 entities, in source file lab4step2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663854166758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4step2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab4step2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab4step2 " "Found entity 1: lab4step2" {  } { { "lab4step2.bdf" "" { Schematic "U:/CPRE281/lab4/lab4step2/lab4step2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663854166812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663854166812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normal.v 1 1 " "Found 1 design units, including 1 entities, in source file normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 normal " "Found entity 1: normal" {  } { { "normal.v" "" { Text "U:/CPRE281/lab4/lab4step2/normal.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663854166890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663854166890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "powersaving.v 1 1 " "Found 1 design units, including 1 entities, in source file powersaving.v" { { "Info" "ISGN_ENTITY_NAME" "1 POWERSAVING " "Found entity 1: POWERSAVING" {  } { { "POWERSAVING.v" "" { Text "U:/CPRE281/lab4/lab4step2/POWERSAVING.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663854167076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663854167076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLEXER " "Found entity 1: MULTIPLEXER" {  } { { "MULTIPLEXER.v" "" { Text "U:/CPRE281/lab4/lab4step2/MULTIPLEXER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663854167151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663854167151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4step2 " "Elaborating entity \"lab4step2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663854167188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLEXER MULTIPLEXER:inst1 " "Elaborating entity \"MULTIPLEXER\" for hierarchy \"MULTIPLEXER:inst1\"" {  } { { "lab4step2.bdf" "inst1" { Schematic "U:/CPRE281/lab4/lab4step2/lab4step2.bdf" { { 296 536 664 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663854167343 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MULTIPLEXER.v(19) " "Verilog HDL Case Statement warning at MULTIPLEXER.v(19): incomplete case statement has no default case item" {  } { { "MULTIPLEXER.v" "" { Text "U:/CPRE281/lab4/lab4step2/MULTIPLEXER.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1663854167343 "|lab4step2|MULTIPLEXER:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AC MULTIPLEXER.v(17) " "Verilog HDL Always Construct warning at MULTIPLEXER.v(17): inferring latch(es) for variable \"AC\", which holds its previous value in one or more paths through the always construct" {  } { { "MULTIPLEXER.v" "" { Text "U:/CPRE281/lab4/lab4step2/MULTIPLEXER.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663854167343 "|lab4step2|MULTIPLEXER:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AC MULTIPLEXER.v(17) " "Inferred latch for \"AC\" at MULTIPLEXER.v(17)" {  } { { "MULTIPLEXER.v" "" { Text "U:/CPRE281/lab4/lab4step2/MULTIPLEXER.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663854167344 "|lab4step2|MULTIPLEXER:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "normal normal:inst " "Elaborating entity \"normal\" for hierarchy \"normal:inst\"" {  } { { "lab4step2.bdf" "inst" { Schematic "U:/CPRE281/lab4/lab4step2/lab4step2.bdf" { { 208 320 448 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663854167427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POWERSAVING POWERSAVING:inst2 " "Elaborating entity \"POWERSAVING\" for hierarchy \"POWERSAVING:inst2\"" {  } { { "lab4step2.bdf" "inst2" { Schematic "U:/CPRE281/lab4/lab4step2/lab4step2.bdf" { { 416 320 448 592 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663854167492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MULTIPLEXER:inst1\|AC " "Latch MULTIPLEXER:inst1\|AC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA P " "Ports D and ENA on the latch are fed by the same signal P" {  } { { "lab4step2.bdf" "" { Schematic "U:/CPRE281/lab4/lab4step2/lab4step2.bdf" { { 248 88 256 264 "P" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663854168013 ""}  } { { "MULTIPLEXER.v" "" { Text "U:/CPRE281/lab4/lab4step2/MULTIPLEXER.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663854168013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MULTIPLEXER:inst1\|AC " "LATCH primitive \"MULTIPLEXER:inst1\|AC\" is permanently enabled" {  } { { "MULTIPLEXER.v" "" { Text "U:/CPRE281/lab4/lab4step2/MULTIPLEXER.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663854168016 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663854168057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663854168696 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663854168696 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663854168969 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663854168969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663854168969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663854168969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663854169070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 08:42:49 2022 " "Processing ended: Thu Sep 22 08:42:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663854169070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663854169070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663854169070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663854169070 ""}
