Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Student/lab2/testbench_isim_beh.exe -prj C:/Users/Student/lab2/testbench_beh.prj testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Student/lab2/../Downloads/decodeExecuteInterfaces.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ctrlCkt
Compiling module signExt12to32
Compiling module zeroExt5to32
Compiling module signExt21to32
Compiling module signExt6to32
Compiling module mux2to1_32bits
Compiling module mux8to1_32bits
Compiling module ALU
Compiling module mux4to1_32bits
Compiling module decodeExecute
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/Users/Student/lab2/testbench_isim_beh.exe
Fuse Memory Usage: 26072 KB
Fuse CPU Usage: 671 ms
