
TriCentering.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000010  00800100  00001336  000013ca  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001336  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000018  00800110  00800110  000013da  2**0
                  ALLOC
  3 .debug_aranges 00000160  00000000  00000000  000013da  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000001d3  00000000  00000000  0000153a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000233b  00000000  00000000  0000170d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000106a  00000000  00000000  00003a48  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000015ba  00000000  00000000  00004ab2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000001d0  00000000  00000000  0000606c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000468  00000000  00000000  0000623c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000ab2  00000000  00000000  000066a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000128  00000000  00000000  00007156  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 16 01 	jmp	0x22c	; 0x22c <__vector_7>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 25 01 	jmp	0x24a	; 0x24a <__vector_14>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 53 00 	jmp	0xa6	; 0xa6 <__vector_23>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e6 e3       	ldi	r30, 0x36	; 54
      7c:	f3 e1       	ldi	r31, 0x13	; 19
      7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
      84:	a0 31       	cpi	r26, 0x10	; 16
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
      8a:	11 e0       	ldi	r17, 0x01	; 1
      8c:	a0 e1       	ldi	r26, 0x10	; 16
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a8 32       	cpi	r26, 0x28	; 40
      96:	b1 07       	cpc	r27, r17
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 06 02 	call	0x40c	; 0x40c <main>
      9e:	0c 94 99 09 	jmp	0x1332	; 0x1332 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <__vector_23>:

	}

}

ISR(ANALOG_COMP_vect) { // essentially the receive_msg() routine
      a6:	1f 92       	push	r1
      a8:	0f 92       	push	r0
      aa:	0f b6       	in	r0, 0x3f	; 63
      ac:	0f 92       	push	r0
      ae:	11 24       	eor	r1, r1
      b0:	2f 93       	push	r18
      b2:	3f 93       	push	r19
      b4:	8f 93       	push	r24
      b6:	9f 93       	push	r25

	if (rcving==0) {
      b8:	80 91 16 01 	lds	r24, 0x0116
      bc:	88 23       	and	r24, r24
      be:	89 f4       	brne	.+34     	; 0xe2 <__vector_23+0x3c>

		TCNT2=0;
      c0:	10 92 b2 00 	sts	0x00B2, r1
		rcving=1;
      c4:	81 e0       	ldi	r24, 0x01	; 1
      c6:	80 93 16 01 	sts	0x0116, r24
		rcvd=0x80;
      ca:	80 e8       	ldi	r24, 0x80	; 128
      cc:	80 93 17 01 	sts	0x0117, r24
		ACSR &= ~(1<<ACIS0); // change to falling edge
      d0:	80 b7       	in	r24, 0x30	; 48
      d2:	8e 7f       	andi	r24, 0xFE	; 254
      d4:	80 bf       	out	0x30, r24	; 48
		rcv_sx = 0; // reset success flag
      d6:	10 92 19 01 	sts	0x0119, r1
      da:	10 92 18 01 	sts	0x0118, r1

		//PORTB |= (1<<PORTB0); // clear success LEDs from previous message
		PORTB &= ~(1<<PORTB1);
      de:	29 98       	cbi	0x05, 1	; 5
      e0:	9c c0       	rjmp	.+312    	; 0x21a <__vector_23+0x174>
		//PORTB &= ~(1<<PORTB2);

	} else { // first rising edge has been detected (rcving=1)

		if (!(ACSR&(1<<ACIS0))) { // check for first falling edge
      e2:	00 b6       	in	r0, 0x30	; 48
      e4:	00 fc       	sbrc	r0, 0
      e6:	0d c0       	rjmp	.+26     	; 0x102 <__vector_23+0x5c>

			distance = 0;
      e8:	10 92 1a 01 	sts	0x011A, r1
			distance |= TCNT2; // use timer value for distance
      ec:	80 91 1a 01 	lds	r24, 0x011A
      f0:	90 91 b2 00 	lds	r25, 0x00B2
      f4:	98 2b       	or	r25, r24
      f6:	90 93 1a 01 	sts	0x011A, r25
			ACSR |= (1<<ACIS0); // switch back to rising edge
      fa:	80 b7       	in	r24, 0x30	; 48
      fc:	81 60       	ori	r24, 0x01	; 1
      fe:	80 bf       	out	0x30, r24	; 48
     100:	8c c0       	rjmp	.+280    	; 0x21a <__vector_23+0x174>
		} else { // on subsequent rising edges
			// TODO: add LED debugging for each bit
			//PORTB |= (1<<PORTB0);

			// match rising edges to closest expected time in rcvd
			bit_time = 0;
     102:	10 92 1b 01 	sts	0x011B, r1
			bit_time |= TCNT2; // time that rising edge was detected
     106:	80 91 1b 01 	lds	r24, 0x011B
     10a:	90 91 b2 00 	lds	r25, 0x00B2
     10e:	98 2b       	or	r25, r24
     110:	90 93 1b 01 	sts	0x011B, r25
			
			if ((bit_time>=10)&(bit_time<=17)) { rcvd |= 0x40; }
     114:	80 91 1b 01 	lds	r24, 0x011B
     118:	90 91 1b 01 	lds	r25, 0x011B
     11c:	8a 30       	cpi	r24, 0x0A	; 10
     11e:	30 f0       	brcs	.+12     	; 0x12c <__vector_23+0x86>
     120:	92 31       	cpi	r25, 0x12	; 18
     122:	20 f4       	brcc	.+8      	; 0x12c <__vector_23+0x86>
     124:	80 91 17 01 	lds	r24, 0x0117
     128:	80 64       	ori	r24, 0x40	; 64
     12a:	3b c0       	rjmp	.+118    	; 0x1a2 <__vector_23+0xfc>
			else if ((bit_time>=22)&(bit_time<=29)) { rcvd |= 0x20; }
     12c:	80 91 1b 01 	lds	r24, 0x011B
     130:	90 91 1b 01 	lds	r25, 0x011B
     134:	86 31       	cpi	r24, 0x16	; 22
     136:	30 f0       	brcs	.+12     	; 0x144 <__vector_23+0x9e>
     138:	9e 31       	cpi	r25, 0x1E	; 30
     13a:	20 f4       	brcc	.+8      	; 0x144 <__vector_23+0x9e>
     13c:	80 91 17 01 	lds	r24, 0x0117
     140:	80 62       	ori	r24, 0x20	; 32
     142:	2f c0       	rjmp	.+94     	; 0x1a2 <__vector_23+0xfc>
			else if ((bit_time>=35)&(bit_time<=42)) { rcvd |= 0x10; }
     144:	80 91 1b 01 	lds	r24, 0x011B
     148:	90 91 1b 01 	lds	r25, 0x011B
     14c:	83 32       	cpi	r24, 0x23	; 35
     14e:	30 f0       	brcs	.+12     	; 0x15c <__vector_23+0xb6>
     150:	9b 32       	cpi	r25, 0x2B	; 43
     152:	20 f4       	brcc	.+8      	; 0x15c <__vector_23+0xb6>
     154:	80 91 17 01 	lds	r24, 0x0117
     158:	80 61       	ori	r24, 0x10	; 16
     15a:	23 c0       	rjmp	.+70     	; 0x1a2 <__vector_23+0xfc>
			else if ((bit_time>=47)&(bit_time<=54)) { rcvd |= 0x08; }
     15c:	80 91 1b 01 	lds	r24, 0x011B
     160:	90 91 1b 01 	lds	r25, 0x011B
     164:	8f 32       	cpi	r24, 0x2F	; 47
     166:	30 f0       	brcs	.+12     	; 0x174 <__vector_23+0xce>
     168:	97 33       	cpi	r25, 0x37	; 55
     16a:	20 f4       	brcc	.+8      	; 0x174 <__vector_23+0xce>
     16c:	80 91 17 01 	lds	r24, 0x0117
     170:	88 60       	ori	r24, 0x08	; 8
     172:	17 c0       	rjmp	.+46     	; 0x1a2 <__vector_23+0xfc>
			else if ((bit_time>=60)&(bit_time<=67)) { rcvd |= 0x04; }
     174:	80 91 1b 01 	lds	r24, 0x011B
     178:	90 91 1b 01 	lds	r25, 0x011B
     17c:	8c 33       	cpi	r24, 0x3C	; 60
     17e:	30 f0       	brcs	.+12     	; 0x18c <__vector_23+0xe6>
     180:	94 34       	cpi	r25, 0x44	; 68
     182:	20 f4       	brcc	.+8      	; 0x18c <__vector_23+0xe6>
     184:	80 91 17 01 	lds	r24, 0x0117
     188:	84 60       	ori	r24, 0x04	; 4
     18a:	0b c0       	rjmp	.+22     	; 0x1a2 <__vector_23+0xfc>
			else if ((bit_time>=72)&(bit_time<=79)) { rcvd |= 0x02; }
     18c:	80 91 1b 01 	lds	r24, 0x011B
     190:	90 91 1b 01 	lds	r25, 0x011B
     194:	88 34       	cpi	r24, 0x48	; 72
     196:	40 f0       	brcs	.+16     	; 0x1a8 <__vector_23+0x102>
     198:	90 35       	cpi	r25, 0x50	; 80
     19a:	30 f4       	brcc	.+12     	; 0x1a8 <__vector_23+0x102>
     19c:	80 91 17 01 	lds	r24, 0x0117
     1a0:	82 60       	ori	r24, 0x02	; 2
     1a2:	80 93 17 01 	sts	0x0117, r24
     1a6:	39 c0       	rjmp	.+114    	; 0x21a <__vector_23+0x174>
			else if ((bit_time>=85)&(bit_time<=92)) { // eighth bit has been received
     1a8:	80 91 1b 01 	lds	r24, 0x011B
     1ac:	90 91 1b 01 	lds	r25, 0x011B
     1b0:	85 35       	cpi	r24, 0x55	; 85
     1b2:	68 f1       	brcs	.+90     	; 0x20e <__vector_23+0x168>
     1b4:	9d 35       	cpi	r25, 0x5D	; 93
     1b6:	58 f5       	brcc	.+86     	; 0x20e <__vector_23+0x168>
				rcvd |= 0x01; 
     1b8:	80 91 17 01 	lds	r24, 0x0117
     1bc:	81 60       	ori	r24, 0x01	; 1
     1be:	80 93 17 01 	sts	0x0117, r24
				rcv_sx = 1;
     1c2:	81 e0       	ldi	r24, 0x01	; 1
     1c4:	90 e0       	ldi	r25, 0x00	; 0
     1c6:	90 93 19 01 	sts	0x0119, r25
     1ca:	80 93 18 01 	sts	0x0118, r24
				lastRcv = 0;
     1ce:	10 92 1c 01 	sts	0x011C, r1
				lastRcv |= rcvd; // store message
     1d2:	90 91 1c 01 	lds	r25, 0x011C
     1d6:	80 91 17 01 	lds	r24, 0x0117
     1da:	89 2b       	or	r24, r25
     1dc:	80 93 1c 01 	sts	0x011C, r24

				// turn on LEDs for success
				PORTB |= (1<<PORTB1);
     1e0:	29 9a       	sbi	0x05, 1	; 5
				//PORTB &= ~(1<<PORTB0);
				//if (lastRcv==toRcv1) { PORTB |= (1<<PORTB2); }
				//if (lastRcv==toRcv2) { PORTB |= (1<<PORTB0); }

				rcv_time = 0;
     1e2:	10 92 1e 01 	sts	0x011E, r1
     1e6:	10 92 1d 01 	sts	0x011D, r1
				rcv_time |= TCNT1;
     1ea:	80 91 1d 01 	lds	r24, 0x011D
     1ee:	90 91 1e 01 	lds	r25, 0x011E
     1f2:	20 91 84 00 	lds	r18, 0x0084
     1f6:	30 91 85 00 	lds	r19, 0x0085
     1fa:	82 2b       	or	r24, r18
     1fc:	93 2b       	or	r25, r19
     1fe:	90 93 1e 01 	sts	0x011E, r25
     202:	80 93 1d 01 	sts	0x011D, r24
				TCNT1 = 0; // reset timer1 on received messages
     206:	10 92 85 00 	sts	0x0085, r1
     20a:	10 92 84 00 	sts	0x0084, r1
				rcving = 0; // reset receiving variables
				TCNT2 = 0;
				rcvd = 0;

			}  else { // bad rising edge means message is bad, discard and reset
				rcving = 0; // reset receiving variables
     20e:	10 92 16 01 	sts	0x0116, r1
				TCNT2 = 0;
     212:	10 92 b2 00 	sts	0x00B2, r1
				rcvd = 0;
     216:	10 92 17 01 	sts	0x0117, r1
	/* while(ACSR & (1<<ACO)) {
		PORTB |= (1<<PORTB0);
	}
	PORTB &= ~(1<<PORTB0); */

} 
     21a:	9f 91       	pop	r25
     21c:	8f 91       	pop	r24
     21e:	3f 91       	pop	r19
     220:	2f 91       	pop	r18
     222:	0f 90       	pop	r0
     224:	0f be       	out	0x3f, r0	; 63
     226:	0f 90       	pop	r0
     228:	1f 90       	pop	r1
     22a:	18 95       	reti

0000022c <__vector_7>:

// reset routine for message reception
ISR(TIMER2_COMPA_vect) { // timer2 interrupt routine
     22c:	1f 92       	push	r1
     22e:	0f 92       	push	r0
     230:	0f b6       	in	r0, 0x3f	; 63
     232:	0f 92       	push	r0
     234:	11 24       	eor	r1, r1

	rcving = 0;
     236:	10 92 16 01 	sts	0x0116, r1
	rcvd = 0;
     23a:	10 92 17 01 	sts	0x0117, r1
	//PORTB &= ~(1<<PORTB0);
	PORTB &= ~(1<<PORTB1);
     23e:	29 98       	cbi	0x05, 1	; 5

}
     240:	0f 90       	pop	r0
     242:	0f be       	out	0x3f, r0	; 63
     244:	0f 90       	pop	r0
     246:	1f 90       	pop	r1
     248:	18 95       	reti

0000024a <__vector_14>:

// routine for timer0 to send messages, pause for a longer time between messages
ISR(TIMER0_COMPA_vect) { // timer0 interrupt routine
     24a:	1f 92       	push	r1
     24c:	0f 92       	push	r0
     24e:	0f b6       	in	r0, 0x3f	; 63
     250:	0f 92       	push	r0
     252:	11 24       	eor	r1, r1
     254:	2f 93       	push	r18
     256:	3f 93       	push	r19
     258:	4f 93       	push	r20
     25a:	5f 93       	push	r21
     25c:	6f 93       	push	r22
     25e:	7f 93       	push	r23
     260:	8f 93       	push	r24
     262:	9f 93       	push	r25
     264:	ef 93       	push	r30
     266:	ff 93       	push	r31

	if (bits_sent<8) { // if the whole message has not been sent
     268:	80 91 10 01 	lds	r24, 0x0110
     26c:	90 91 11 01 	lds	r25, 0x0111
     270:	08 97       	sbiw	r24, 0x08	; 8
     272:	0c f0       	brlt	.+2      	; 0x276 <__vector_14+0x2c>
     274:	40 c0       	rjmp	.+128    	; 0x2f6 <__vector_14+0xac>
		if (pause==0) { // 0,1 half of bit to be sent
     276:	80 91 12 01 	lds	r24, 0x0112
     27a:	90 91 13 01 	lds	r25, 0x0113
     27e:	89 2b       	or	r24, r25
     280:	a1 f5       	brne	.+104    	; 0x2ea <__vector_14+0xa0>
			new_bit = (toSend & (1<<(7-bits_sent))) >> (7-bits_sent);
     282:	40 91 00 01 	lds	r20, 0x0100
     286:	80 91 10 01 	lds	r24, 0x0110
     28a:	90 91 11 01 	lds	r25, 0x0111
     28e:	e0 91 10 01 	lds	r30, 0x0110
     292:	f0 91 11 01 	lds	r31, 0x0111
     296:	27 e0       	ldi	r18, 0x07	; 7
     298:	30 e0       	ldi	r19, 0x00	; 0
     29a:	b9 01       	movw	r22, r18
     29c:	68 1b       	sub	r22, r24
     29e:	79 0b       	sbc	r23, r25
     2a0:	81 e0       	ldi	r24, 0x01	; 1
     2a2:	90 e0       	ldi	r25, 0x00	; 0
     2a4:	02 c0       	rjmp	.+4      	; 0x2aa <__vector_14+0x60>
     2a6:	88 0f       	add	r24, r24
     2a8:	99 1f       	adc	r25, r25
     2aa:	6a 95       	dec	r22
     2ac:	e2 f7       	brpl	.-8      	; 0x2a6 <__vector_14+0x5c>
     2ae:	50 e0       	ldi	r21, 0x00	; 0
     2b0:	84 23       	and	r24, r20
     2b2:	95 23       	and	r25, r21
     2b4:	2e 1b       	sub	r18, r30
     2b6:	3f 0b       	sbc	r19, r31
     2b8:	02 c0       	rjmp	.+4      	; 0x2be <__vector_14+0x74>
     2ba:	95 95       	asr	r25
     2bc:	87 95       	ror	r24
     2be:	2a 95       	dec	r18
     2c0:	e2 f7       	brpl	.-8      	; 0x2ba <__vector_14+0x70>
     2c2:	90 93 15 01 	sts	0x0115, r25
     2c6:	80 93 14 01 	sts	0x0114, r24
			if(new_bit==1) { // turn on LEDs
     2ca:	80 91 14 01 	lds	r24, 0x0114
     2ce:	90 91 15 01 	lds	r25, 0x0115
     2d2:	01 97       	sbiw	r24, 0x01	; 1
     2d4:	11 f4       	brne	.+4      	; 0x2da <__vector_14+0x90>
				PORTC |= (1<<PORTC3);
     2d6:	43 9a       	sbi	0x08, 3	; 8
     2d8:	01 c0       	rjmp	.+2      	; 0x2dc <__vector_14+0x92>
				//PORTB |= (1<<PORTB2);
			} else { // turn off LEDs
				PORTC &= ~(1<<PORTC3);
     2da:	43 98       	cbi	0x08, 3	; 8
				//PORTB &= ~(1<<PORTB2);
			}
			pause = 1; // pause after sending a bit
     2dc:	81 e0       	ldi	r24, 0x01	; 1
     2de:	90 e0       	ldi	r25, 0x00	; 0
     2e0:	90 93 13 01 	sts	0x0113, r25
     2e4:	80 93 12 01 	sts	0x0112, r24
     2e8:	1a c0       	rjmp	.+52     	; 0x31e <__vector_14+0xd4>
		} else { // pausing between bits
			pause = 0; // send new bit on next interrupt
     2ea:	10 92 13 01 	sts	0x0113, r1
     2ee:	10 92 12 01 	sts	0x0112, r1
			PORTC &= ~(1<<PORTC3); // ensure LEDs are low for pause
     2f2:	43 98       	cbi	0x08, 3	; 8
     2f4:	0b c0       	rjmp	.+22     	; 0x30c <__vector_14+0xc2>
			//PORTB &= ~(1<<PORTB2);
			bits_sent += 1; // increment bits_sent after each pause
		}
	} else { // if bits_sent >= 8, reset variables and pause for a bit
		if (bits_sent>=40) { // wait for 2 messages, send again
     2f6:	80 91 10 01 	lds	r24, 0x0110
     2fa:	90 91 11 01 	lds	r25, 0x0111
     2fe:	88 97       	sbiw	r24, 0x28	; 40
     300:	2c f0       	brlt	.+10     	; 0x30c <__vector_14+0xc2>
			bits_sent = 0; 
     302:	10 92 11 01 	sts	0x0111, r1
     306:	10 92 10 01 	sts	0x0110, r1
     30a:	09 c0       	rjmp	.+18     	; 0x31e <__vector_14+0xd4>
		} else {
			bits_sent+=1; // increment bits_sent for timing between messages
     30c:	80 91 10 01 	lds	r24, 0x0110
     310:	90 91 11 01 	lds	r25, 0x0111
     314:	01 96       	adiw	r24, 0x01	; 1
     316:	90 93 11 01 	sts	0x0111, r25
     31a:	80 93 10 01 	sts	0x0110, r24
		}
		
		// TODO: could disable ISR here, for send_msg function?
	}

}
     31e:	ff 91       	pop	r31
     320:	ef 91       	pop	r30
     322:	9f 91       	pop	r25
     324:	8f 91       	pop	r24
     326:	7f 91       	pop	r23
     328:	6f 91       	pop	r22
     32a:	5f 91       	pop	r21
     32c:	4f 91       	pop	r20
     32e:	3f 91       	pop	r19
     330:	2f 91       	pop	r18
     332:	0f 90       	pop	r0
     334:	0f be       	out	0x3f, r0	; 63
     336:	0f 90       	pop	r0
     338:	1f 90       	pop	r1
     33a:	18 95       	reti

0000033c <detach>:

// "move" by detaching magnet for a specified time in ms
void detach(double time) {
     33c:	af 92       	push	r10
     33e:	bf 92       	push	r11
     340:	cf 92       	push	r12
     342:	df 92       	push	r13
     344:	ef 92       	push	r14
     346:	ff 92       	push	r15
     348:	0f 93       	push	r16
     34a:	1f 93       	push	r17
     34c:	5b 01       	movw	r10, r22
     34e:	6c 01       	movw	r12, r24

	//switch E.P.M. direction 1 (detach)
	PORTB |= (1<<PORTB0); // set inner LED, indicating direction 1
     350:	28 9a       	sbi	0x05, 0	; 5
	PORTB |= (1<<6);//activate E.P.M direction 1
     352:	2e 9a       	sbi	0x05, 6	; 5
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     354:	80 ef       	ldi	r24, 0xF0	; 240
     356:	90 e0       	ldi	r25, 0x00	; 0
     358:	01 97       	sbiw	r24, 0x01	; 1
     35a:	f1 f7       	brne	.-4      	; 0x358 <detach+0x1c>
	_delay_us(120);//leave on for 120us
	PORTB &=~(1<<6);//deactivate E.P.M
     35c:	2e 98       	cbi	0x05, 6	; 5
	PORTB &=~(1<<7);//deactivate E.P.M
     35e:	2f 98       	cbi	0x05, 7	; 5
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     360:	c6 01       	movw	r24, r12
     362:	b5 01       	movw	r22, r10
     364:	20 e0       	ldi	r18, 0x00	; 0
     366:	30 e0       	ldi	r19, 0x00	; 0
     368:	4a ef       	ldi	r20, 0xFA	; 250
     36a:	54 e4       	ldi	r21, 0x44	; 68
     36c:	0e 94 de 05 	call	0xbbc	; 0xbbc <__mulsf3>
     370:	7b 01       	movw	r14, r22
     372:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
     374:	20 e0       	ldi	r18, 0x00	; 0
     376:	30 e0       	ldi	r19, 0x00	; 0
     378:	40 e8       	ldi	r20, 0x80	; 128
     37a:	5f e3       	ldi	r21, 0x3F	; 63
     37c:	0e 94 38 07 	call	0xe70	; 0xe70 <__ltsf2>
     380:	88 23       	and	r24, r24
     382:	1c f4       	brge	.+6      	; 0x38a <detach+0x4e>
     384:	61 e0       	ldi	r22, 0x01	; 1
     386:	70 e0       	ldi	r23, 0x00	; 0
     388:	24 c0       	rjmp	.+72     	; 0x3d2 <detach+0x96>
		__ticks = 1;
	else if (__tmp > 65535)
     38a:	c8 01       	movw	r24, r16
     38c:	b7 01       	movw	r22, r14
     38e:	20 e0       	ldi	r18, 0x00	; 0
     390:	3f ef       	ldi	r19, 0xFF	; 255
     392:	4f e7       	ldi	r20, 0x7F	; 127
     394:	57 e4       	ldi	r21, 0x47	; 71
     396:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__gtsf2>
     39a:	18 16       	cp	r1, r24
     39c:	b4 f4       	brge	.+44     	; 0x3ca <detach+0x8e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     39e:	c6 01       	movw	r24, r12
     3a0:	b5 01       	movw	r22, r10
     3a2:	20 e0       	ldi	r18, 0x00	; 0
     3a4:	30 e0       	ldi	r19, 0x00	; 0
     3a6:	40 e2       	ldi	r20, 0x20	; 32
     3a8:	51 e4       	ldi	r21, 0x41	; 65
     3aa:	0e 94 de 05 	call	0xbbc	; 0xbbc <__mulsf3>
     3ae:	0e 94 08 04 	call	0x810	; 0x810 <__fixunssfsi>
     3b2:	88 ec       	ldi	r24, 0xC8	; 200
     3b4:	90 e0       	ldi	r25, 0x00	; 0
     3b6:	05 c0       	rjmp	.+10     	; 0x3c2 <detach+0x86>
     3b8:	fc 01       	movw	r30, r24
     3ba:	31 97       	sbiw	r30, 0x01	; 1
     3bc:	f1 f7       	brne	.-4      	; 0x3ba <detach+0x7e>
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     3be:	61 50       	subi	r22, 0x01	; 1
     3c0:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     3c2:	61 15       	cp	r22, r1
     3c4:	71 05       	cpc	r23, r1
     3c6:	c1 f7       	brne	.-16     	; 0x3b8 <detach+0x7c>
     3c8:	07 c0       	rjmp	.+14     	; 0x3d8 <detach+0x9c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     3ca:	c8 01       	movw	r24, r16
     3cc:	b7 01       	movw	r22, r14
     3ce:	0e 94 08 04 	call	0x810	; 0x810 <__fixunssfsi>
     3d2:	cb 01       	movw	r24, r22
     3d4:	01 97       	sbiw	r24, 0x01	; 1
     3d6:	f1 f7       	brne	.-4      	; 0x3d4 <detach+0x98>

	_delay_ms(time); // stay detached for desired time

	//switch E.P.M. direction 2 (re-attach)
	PORTB &= ~(1<<PORTB0); // clear inner LED, indicating direction 2
     3d8:	28 98       	cbi	0x05, 0	; 5
	PORTB |= (1<<7);//activate E.P.M direction 2
     3da:	2f 9a       	sbi	0x05, 7	; 5
     3dc:	80 ef       	ldi	r24, 0xF0	; 240
     3de:	90 e0       	ldi	r25, 0x00	; 0
     3e0:	01 97       	sbiw	r24, 0x01	; 1
     3e2:	f1 f7       	brne	.-4      	; 0x3e0 <detach+0xa4>
	_delay_us(120);//leave on for 120us
	PORTB &=~(1<<6);//deactivate E.P.M
     3e4:	2e 98       	cbi	0x05, 6	; 5
	PORTB &=~(1<<7);//deactivate E.P.M
     3e6:	2f 98       	cbi	0x05, 7	; 5

	return;
}
     3e8:	1f 91       	pop	r17
     3ea:	0f 91       	pop	r16
     3ec:	ff 90       	pop	r15
     3ee:	ef 90       	pop	r14
     3f0:	df 90       	pop	r13
     3f2:	cf 90       	pop	r12
     3f4:	bf 90       	pop	r11
     3f6:	af 90       	pop	r10
     3f8:	08 95       	ret

000003fa <reset_EPM>:

// reset EPM in case of robot/code malfunction
void reset_EPM(void) {

	//switch E.P.M. direction 2 (re-attach)
	PORTB &= ~(1<<PORTB0); // clear inner LED, indicating direction 2
     3fa:	28 98       	cbi	0x05, 0	; 5
	PORTB |= (1<<7);//activate E.P.M direction 2
     3fc:	2f 9a       	sbi	0x05, 7	; 5
     3fe:	80 ef       	ldi	r24, 0xF0	; 240
     400:	90 e0       	ldi	r25, 0x00	; 0
     402:	01 97       	sbiw	r24, 0x01	; 1
     404:	f1 f7       	brne	.-4      	; 0x402 <reset_EPM+0x8>
	_delay_us(120);//leave on for 120us
	PORTB &=~(1<<6);//deactivate E.P.M
     406:	2e 98       	cbi	0x05, 6	; 5
	PORTB &=~(1<<7);//deactivate E.P.M
     408:	2f 98       	cbi	0x05, 7	; 5

	return;

}
     40a:	08 95       	ret

0000040c <main>:
static volatile int beaconID3_time = 0;
static volatile char beacons_rcvd = 0;
static volatile char desired_beacon = 0;
static volatile int center_threshold = 50;

int main(void) {
     40c:	ff 92       	push	r15
     40e:	0f 93       	push	r16
     410:	1f 93       	push	r17

	DDRB=0;
     412:	14 b8       	out	0x04, r1	; 4
	PORTB=0;
     414:	15 b8       	out	0x05, r1	; 5
	DDRB = (1<<DDB0) | (1<<DDB1) | (1<<DDB2); // enable debugging LEDs
     416:	87 e0       	ldi	r24, 0x07	; 7
     418:	84 b9       	out	0x04, r24	; 4
	DDRB |= (1<<7); // enable EPM pins
     41a:	27 9a       	sbi	0x04, 7	; 4
	DDRB |= (1<<6);
     41c:	26 9a       	sbi	0x04, 6	; 4
	PORTB &=~(1<<6);
     41e:	2e 98       	cbi	0x05, 6	; 5
	PORTB &=~(1<<7);
     420:	2f 98       	cbi	0x05, 7	; 5

	DDRC=0; // enable IR LED
     422:	17 b8       	out	0x07, r1	; 7
	PORTC=0;
     424:	18 b8       	out	0x08, r1	; 8
	DDRC = (1<<DDC3);
     426:	88 e0       	ldi	r24, 0x08	; 8
     428:	87 b9       	out	0x07, r24	; 7

	cli(); // disable interrupts
     42a:	f8 94       	cli

	// Initialize analog compare pins
    DIDR1 = (1<<AIN1D) | (1<<AIN0D); // Disable the digital input buffers
     42c:	83 e0       	ldi	r24, 0x03	; 3
     42e:	80 93 7f 00 	sts	0x007F, r24
    ACSR = (1<<ACIE) | (1<<ACIS1) | (1<<ACIS0); // Setup the comparator: enable interrupt, interrupt on rising edge
     432:	8b e0       	ldi	r24, 0x0B	; 11
     434:	80 bf       	out	0x30, r24	; 48

	// Initialize timer0 for timing sending of messages (1/8 prescaler, 8-bit timer rolls over at ~3.9 kHz Hz)
	TCCR0A |= (1<<WGM01); // // do not change any output pin, clear at compare match with OCR0A
     436:	84 b5       	in	r24, 0x24	; 36
     438:	82 60       	ori	r24, 0x02	; 2
     43a:	84 bd       	out	0x24, r24	; 36
	TCCR0B |= (0<<CS02)|(1<<CS01)|(0<<CS00); // prescaler of 1/8
     43c:	85 b5       	in	r24, 0x25	; 37
     43e:	82 60       	ori	r24, 0x02	; 2
     440:	85 bd       	out	0x25, r24	; 37
	OCR0A = 100; // interrupt every 100 counts, for sending a new bit every 2 cycles
     442:	84 e6       	ldi	r24, 0x64	; 100
     444:	87 bd       	out	0x27, r24	; 39
	TIMSK0 |= (1<<OCIE0A);
     446:	80 91 6e 00 	lds	r24, 0x006E
     44a:	82 60       	ori	r24, 0x02	; 2
     44c:	80 93 6e 00 	sts	0x006E, r24

	// Initialize timer1 for neighbor-marking, based on times of received messages
	TCCR1B |= (1<<CS12)|(0<<CS11)|(1<<CS10); // 1/1024 prescaler, counts at ~7.8kHz (1 count is 0.128 ms), 16-bit timer
     450:	80 91 81 00 	lds	r24, 0x0081
     454:	85 60       	ori	r24, 0x05	; 5
     456:	80 93 81 00 	sts	0x0081, r24

	// Initialize timer2 for timing receiving of messages (1/128 prescaler, 8-bit timer rolls over at ~250 Hz )
	TCCR2A |= (1<<WGM21); // do not change any output pin, clear at compare match with OCR2A
     45a:	80 91 b0 00 	lds	r24, 0x00B0
     45e:	82 60       	ori	r24, 0x02	; 2
     460:	80 93 b0 00 	sts	0x00B0, r24
	TIMSK2 = (1<<OCIE2A); // compare match on OCR2A
     464:	82 e0       	ldi	r24, 0x02	; 2
     466:	80 93 70 00 	sts	0x0070, r24
    OCR2A = 200; // compare every 200 counts (every 3.2ms, 2x length of message)
     46a:	88 ec       	ldi	r24, 0xC8	; 200
     46c:	80 93 b3 00 	sts	0x00B3, r24
    TCCR2B |= (1<<CS22)|(0<<CS21)|(1<<CS20); // prescaler of 1/128: count every 16us
     470:	80 91 b1 00 	lds	r24, 0x00B1
     474:	85 60       	ori	r24, 0x05	; 5
     476:	80 93 b1 00 	sts	0x00B1, r24

	// test power by turning on LEDs
	PORTB |= (1<<PORTB0); // green
     47a:	28 9a       	sbi	0x05, 0	; 5
	PORTB |= (1<<PORTB1); // yellow
     47c:	29 9a       	sbi	0x05, 1	; 5
	PORTB |= (1<<PORTB2); // red
     47e:	2a 9a       	sbi	0x05, 2	; 5
	PORTC |= (1<<PORTC3);
     480:	43 9a       	sbi	0x08, 3	; 8
     482:	80 ed       	ldi	r24, 0xD0	; 208
     484:	97 e0       	ldi	r25, 0x07	; 7
     486:	28 ec       	ldi	r18, 0xC8	; 200
     488:	30 e0       	ldi	r19, 0x00	; 0
     48a:	f9 01       	movw	r30, r18
     48c:	31 97       	sbiw	r30, 0x01	; 1
     48e:	f1 f7       	brne	.-4      	; 0x48c <main+0x80>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     490:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     492:	d9 f7       	brne	.-10     	; 0x48a <main+0x7e>
	
	_delay_ms(200);  

	PORTB &= ~(1<<PORTB0); // turn off LEDs
     494:	28 98       	cbi	0x05, 0	; 5
	PORTB &= ~(1<<PORTB1);
     496:	29 98       	cbi	0x05, 1	; 5
	PORTB &= ~(1<<PORTB2);
     498:	2a 98       	cbi	0x05, 2	; 5
	PORTC &= ~(1<<PORTC3);
     49a:	43 98       	cbi	0x08, 3	; 8

	// make sure EPM is activated at startup
	reset_EPM();
     49c:	0e 94 fd 01 	call	0x3fa	; 0x3fa <reset_EPM>
		_delay_ms(100);
		ww+=1;

	}*/

	PORTB |= (1<<PORTB0); // green
     4a0:	28 9a       	sbi	0x05, 0	; 5
	PORTB |= (1<<PORTB1); // yellow
     4a2:	29 9a       	sbi	0x05, 1	; 5
	PORTB |= (1<<PORTB2); // red
     4a4:	2a 9a       	sbi	0x05, 2	; 5
     4a6:	80 ed       	ldi	r24, 0xD0	; 208
     4a8:	97 e0       	ldi	r25, 0x07	; 7
     4aa:	28 ec       	ldi	r18, 0xC8	; 200
     4ac:	30 e0       	ldi	r19, 0x00	; 0
     4ae:	f9 01       	movw	r30, r18
     4b0:	31 97       	sbiw	r30, 0x01	; 1
     4b2:	f1 f7       	brne	.-4      	; 0x4b0 <main+0xa4>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     4b4:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     4b6:	d9 f7       	brne	.-10     	; 0x4ae <main+0xa2>
	
	_delay_ms(200);  

	PORTB &= ~(1<<PORTB0); // turn off LEDs
     4b8:	28 98       	cbi	0x05, 0	; 5
	PORTB &= ~(1<<PORTB1);
     4ba:	29 98       	cbi	0x05, 1	; 5
	PORTB &= ~(1<<PORTB2);
     4bc:	2a 98       	cbi	0x05, 2	; 5

	sei(); // enable interrupts
     4be:	78 94       	sei
	int per = 0;
	//int cur_time = 0;
	int detach_time = 0;
	int dd = 0;

	rcv_ct = 10;
     4c0:	8a e0       	ldi	r24, 0x0A	; 10
     4c2:	80 93 1f 01 	sts	0x011F, r24
						}
					}
					else if (lastRcv==beaconID3) { // if other two times are not zero, store time and add to beacons rcvd; else ignore
						if ((beacons_rcvd==2) && (beaconID1_time>0) && (beaconID2_time>0)) {
							beaconID3_time |= rcv_time;
							beacons_rcvd = 3;
     4c6:	83 e0       	ldi	r24, 0x03	; 3
     4c8:	f8 2e       	mov	r15, r24
						}
					}
					else if (lastRcv==beaconID2) { // if time3 is zero and time1 is not 0, store time and add to beacons rcvd; else ignore
						if ((beacons_rcvd==1) && (beaconID3_time==0) && (beaconID1_time>0)) {
							beaconID2_time |= rcv_time;
							beacons_rcvd = 2;
     4ca:	12 e0       	ldi	r17, 0x02	; 2

				if (beacons_rcvd < 3) { // store times from the three beacons in a row
					if (lastRcv==beaconID1) { // if other two times are 0, store time and add to beacons rcvd; else reset
						if ((beacons_rcvd==0) && (beaconID2_time==0) && (beaconID3_time==0)) {
							beaconID1_time |= rcv_time;
							beacons_rcvd = 1;
     4cc:	01 e0       	ldi	r16, 0x01	; 1

	rcv_ct = 10;
	
	while(1) { // main loop

		if (toSend==mobileID) { // don't bother trying to track beacons if you are not the mobile robot
     4ce:	90 91 00 01 	lds	r25, 0x0100
     4d2:	80 91 01 01 	lds	r24, 0x0101
     4d6:	98 17       	cp	r25, r24
     4d8:	d1 f7       	brne	.-12     	; 0x4ce <main+0xc2>

			// calculate angles based on times between beacon messages, then pick beacon to move towards
			// rotation A: take in three messages, calculate "angles" (times between receptions)
			// rotation B: move towards selected beacon (towards beacon not asociated with the largest angle)
		
			if ((rcv_sx==1) && (rcv_ct==10)) { // got a new message and already calibrated
     4da:	80 91 18 01 	lds	r24, 0x0118
     4de:	90 91 19 01 	lds	r25, 0x0119
     4e2:	01 97       	sbiw	r24, 0x01	; 1
     4e4:	a1 f7       	brne	.-24     	; 0x4ce <main+0xc2>
     4e6:	80 91 1f 01 	lds	r24, 0x011F
     4ea:	8a 30       	cpi	r24, 0x0A	; 10
     4ec:	81 f7       	brne	.-32     	; 0x4ce <main+0xc2>

				if (beacons_rcvd < 3) { // store times from the three beacons in a row
     4ee:	80 91 20 01 	lds	r24, 0x0120
     4f2:	83 30       	cpi	r24, 0x03	; 3
     4f4:	08 f0       	brcs	.+2      	; 0x4f8 <main+0xec>
     4f6:	9a c0       	rjmp	.+308    	; 0x62c <main+0x220>
					if (lastRcv==beaconID1) { // if other two times are 0, store time and add to beacons rcvd; else reset
     4f8:	90 91 1c 01 	lds	r25, 0x011C
     4fc:	80 91 02 01 	lds	r24, 0x0102
     500:	98 17       	cp	r25, r24
     502:	29 f5       	brne	.+74     	; 0x54e <main+0x142>
						if ((beacons_rcvd==0) && (beaconID2_time==0) && (beaconID3_time==0)) {
     504:	80 91 20 01 	lds	r24, 0x0120
     508:	88 23       	and	r24, r24
     50a:	09 f0       	breq	.+2      	; 0x50e <main+0x102>
     50c:	77 c0       	rjmp	.+238    	; 0x5fc <main+0x1f0>
     50e:	80 91 21 01 	lds	r24, 0x0121
     512:	90 91 22 01 	lds	r25, 0x0122
     516:	89 2b       	or	r24, r25
     518:	09 f0       	breq	.+2      	; 0x51c <main+0x110>
     51a:	70 c0       	rjmp	.+224    	; 0x5fc <main+0x1f0>
     51c:	80 91 23 01 	lds	r24, 0x0123
     520:	90 91 24 01 	lds	r25, 0x0124
     524:	89 2b       	or	r24, r25
     526:	09 f0       	breq	.+2      	; 0x52a <main+0x11e>
     528:	69 c0       	rjmp	.+210    	; 0x5fc <main+0x1f0>
							beaconID1_time |= rcv_time;
     52a:	20 91 25 01 	lds	r18, 0x0125
     52e:	30 91 26 01 	lds	r19, 0x0126
     532:	80 91 1d 01 	lds	r24, 0x011D
     536:	90 91 1e 01 	lds	r25, 0x011E
     53a:	82 2b       	or	r24, r18
     53c:	93 2b       	or	r25, r19
     53e:	90 93 26 01 	sts	0x0126, r25
     542:	80 93 25 01 	sts	0x0125, r24
							beacons_rcvd = 1;
     546:	00 93 20 01 	sts	0x0120, r16
							PORTB |= (1<<PORTB0);
     54a:	28 9a       	sbi	0x05, 0	; 5
     54c:	6f c0       	rjmp	.+222    	; 0x62c <main+0x220>
								beacons_rcvd = 0;
								PORTB &= ~( (1<<PORTB0) | (1<<PORTB2) );
							}
						}
					}
					else if (lastRcv==beaconID2) { // if time3 is zero and time1 is not 0, store time and add to beacons rcvd; else ignore
     54e:	90 91 1c 01 	lds	r25, 0x011C
     552:	80 91 03 01 	lds	r24, 0x0103
     556:	98 17       	cp	r25, r24
     558:	31 f5       	brne	.+76     	; 0x5a6 <main+0x19a>
						if ((beacons_rcvd==1) && (beaconID3_time==0) && (beaconID1_time>0)) {
     55a:	80 91 20 01 	lds	r24, 0x0120
     55e:	81 30       	cpi	r24, 0x01	; 1
     560:	09 f0       	breq	.+2      	; 0x564 <main+0x158>
     562:	4c c0       	rjmp	.+152    	; 0x5fc <main+0x1f0>
     564:	80 91 23 01 	lds	r24, 0x0123
     568:	90 91 24 01 	lds	r25, 0x0124
     56c:	89 2b       	or	r24, r25
     56e:	09 f0       	breq	.+2      	; 0x572 <main+0x166>
     570:	45 c0       	rjmp	.+138    	; 0x5fc <main+0x1f0>
     572:	80 91 25 01 	lds	r24, 0x0125
     576:	90 91 26 01 	lds	r25, 0x0126
     57a:	18 16       	cp	r1, r24
     57c:	19 06       	cpc	r1, r25
     57e:	f4 f5       	brge	.+124    	; 0x5fc <main+0x1f0>
							beaconID2_time |= rcv_time;
     580:	20 91 21 01 	lds	r18, 0x0121
     584:	30 91 22 01 	lds	r19, 0x0122
     588:	80 91 1d 01 	lds	r24, 0x011D
     58c:	90 91 1e 01 	lds	r25, 0x011E
     590:	82 2b       	or	r24, r18
     592:	93 2b       	or	r25, r19
     594:	90 93 22 01 	sts	0x0122, r25
     598:	80 93 21 01 	sts	0x0121, r24
							beacons_rcvd = 2;
     59c:	10 93 20 01 	sts	0x0120, r17
							PORTB |= (1<<PORTB2);
     5a0:	2a 9a       	sbi	0x05, 2	; 5
							PORTB &= ~(1<<PORTB0);
     5a2:	28 98       	cbi	0x05, 0	; 5
     5a4:	43 c0       	rjmp	.+134    	; 0x62c <main+0x220>
								beacons_rcvd = 0;
								PORTB &= ~( (1<<PORTB0) | (1<<PORTB2) );
							}
						}
					}
					else if (lastRcv==beaconID3) { // if other two times are not zero, store time and add to beacons rcvd; else ignore
     5a6:	90 91 1c 01 	lds	r25, 0x011C
     5aa:	80 91 04 01 	lds	r24, 0x0104
     5ae:	98 17       	cp	r25, r24
     5b0:	e9 f5       	brne	.+122    	; 0x62c <main+0x220>
						if ((beacons_rcvd==2) && (beaconID1_time>0) && (beaconID2_time>0)) {
     5b2:	80 91 20 01 	lds	r24, 0x0120
     5b6:	82 30       	cpi	r24, 0x02	; 2
     5b8:	09 f5       	brne	.+66     	; 0x5fc <main+0x1f0>
     5ba:	80 91 25 01 	lds	r24, 0x0125
     5be:	90 91 26 01 	lds	r25, 0x0126
     5c2:	18 16       	cp	r1, r24
     5c4:	19 06       	cpc	r1, r25
     5c6:	d4 f4       	brge	.+52     	; 0x5fc <main+0x1f0>
     5c8:	80 91 21 01 	lds	r24, 0x0121
     5cc:	90 91 22 01 	lds	r25, 0x0122
     5d0:	18 16       	cp	r1, r24
     5d2:	19 06       	cpc	r1, r25
     5d4:	9c f4       	brge	.+38     	; 0x5fc <main+0x1f0>
							beaconID3_time |= rcv_time;
     5d6:	80 91 23 01 	lds	r24, 0x0123
     5da:	90 91 24 01 	lds	r25, 0x0124
     5de:	20 91 1d 01 	lds	r18, 0x011D
     5e2:	30 91 1e 01 	lds	r19, 0x011E
     5e6:	28 2b       	or	r18, r24
     5e8:	39 2b       	or	r19, r25
     5ea:	30 93 24 01 	sts	0x0124, r19
     5ee:	20 93 23 01 	sts	0x0123, r18
							beacons_rcvd = 3;
     5f2:	f0 92 20 01 	sts	0x0120, r15
							PORTB |= (1<<PORTB2)|(1<<PORTB0);
     5f6:	85 b1       	in	r24, 0x05	; 5
     5f8:	85 60       	ori	r24, 0x05	; 5
     5fa:	17 c0       	rjmp	.+46     	; 0x62a <main+0x21e>
						} else {
							if (rcv_time > 100) {
     5fc:	80 91 1d 01 	lds	r24, 0x011D
     600:	90 91 1e 01 	lds	r25, 0x011E
     604:	85 36       	cpi	r24, 0x65	; 101
     606:	91 05       	cpc	r25, r1
     608:	8c f0       	brlt	.+34     	; 0x62c <main+0x220>
								beaconID1_time = 0;
     60a:	10 92 26 01 	sts	0x0126, r1
     60e:	10 92 25 01 	sts	0x0125, r1
								beaconID2_time = 0;
     612:	10 92 22 01 	sts	0x0122, r1
     616:	10 92 21 01 	sts	0x0121, r1
								beaconID3_time = 0;
     61a:	10 92 24 01 	sts	0x0124, r1
     61e:	10 92 23 01 	sts	0x0123, r1
								beacons_rcvd = 0;
     622:	10 92 20 01 	sts	0x0120, r1
								PORTB &= ~( (1<<PORTB0) | (1<<PORTB2) );
     626:	85 b1       	in	r24, 0x05	; 5
     628:	8a 7f       	andi	r24, 0xFA	; 250
     62a:	85 b9       	out	0x05, r24	; 5
				// if 3->1 (beaconID1_time) is the longest time, move to beacon 2
				// if 1->2 (beaconID2_time) is the longest time, move to beacon 3
				// if 2->3 (beaconID3_time) is the longest time, move to beacon 1

				// calculate movement
				if (beacons_rcvd==3) {
     62c:	80 91 20 01 	lds	r24, 0x0120
     630:	83 30       	cpi	r24, 0x03	; 3
     632:	09 f0       	breq	.+2      	; 0x636 <main+0x22a>
     634:	c2 c0       	rjmp	.+388    	; 0x7ba <main+0x3ae>

					//beaconID1_time = 1000; // move towards beaconID2, if this is largest
					//beaconID2_time = 1000; // move towards beaconID3, if this is largest
					//beaconID3_time = 1000; // move towards beaconID1, if this is largest
					PORTB &= ~( (1<<PORTB0) | (1<<PORTB1) | (1<<PORTB2) );
     636:	85 b1       	in	r24, 0x05	; 5
     638:	88 7f       	andi	r24, 0xF8	; 248
     63a:	85 b9       	out	0x05, r24	; 5

					if ((beaconID1_time>(beaconID2_time+center_threshold)) && (beaconID1_time>(beaconID2_time+center_threshold))) {
     63c:	40 91 25 01 	lds	r20, 0x0125
     640:	50 91 26 01 	lds	r21, 0x0126
     644:	20 91 21 01 	lds	r18, 0x0121
     648:	30 91 22 01 	lds	r19, 0x0122
     64c:	80 91 05 01 	lds	r24, 0x0105
     650:	90 91 06 01 	lds	r25, 0x0106
     654:	82 0f       	add	r24, r18
     656:	93 1f       	adc	r25, r19
     658:	84 17       	cp	r24, r20
     65a:	95 07       	cpc	r25, r21
     65c:	6c f5       	brge	.+90     	; 0x6b8 <main+0x2ac>
     65e:	40 91 25 01 	lds	r20, 0x0125
     662:	50 91 26 01 	lds	r21, 0x0126
     666:	20 91 21 01 	lds	r18, 0x0121
     66a:	30 91 22 01 	lds	r19, 0x0122
     66e:	80 91 05 01 	lds	r24, 0x0105
     672:	90 91 06 01 	lds	r25, 0x0106
     676:	82 0f       	add	r24, r18
     678:	93 1f       	adc	r25, r19
     67a:	84 17       	cp	r24, r20
     67c:	95 07       	cpc	r25, r21
     67e:	e4 f4       	brge	.+56     	; 0x6b8 <main+0x2ac>
						desired_beacon |= beaconID2;
     680:	90 91 27 01 	lds	r25, 0x0127
     684:	80 91 03 01 	lds	r24, 0x0103
     688:	89 2b       	or	r24, r25
     68a:	80 93 27 01 	sts	0x0127, r24
						PORTB |= (1<<PORTB1);
     68e:	29 9a       	sbi	0x05, 1	; 5
     690:	28 ec       	ldi	r18, 0xC8	; 200
     692:	30 e0       	ldi	r19, 0x00	; 0
						while(1) { 
							cli();
     694:	f8 94       	cli
							PORTB|=(1<<PORTB1);
     696:	29 9a       	sbi	0x05, 1	; 5
     698:	84 ec       	ldi	r24, 0xC4	; 196
     69a:	99 e0       	ldi	r25, 0x09	; 9
     69c:	f9 01       	movw	r30, r18
     69e:	31 97       	sbiw	r30, 0x01	; 1
     6a0:	f1 f7       	brne	.-4      	; 0x69e <main+0x292>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     6a2:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     6a4:	d9 f7       	brne	.-10     	; 0x69c <main+0x290>
							_delay_ms(250);
							PORTB&=~(1<<PORTB1);
     6a6:	29 98       	cbi	0x05, 1	; 5
     6a8:	84 ec       	ldi	r24, 0xC4	; 196
     6aa:	99 e0       	ldi	r25, 0x09	; 9
     6ac:	f9 01       	movw	r30, r18
     6ae:	31 97       	sbiw	r30, 0x01	; 1
     6b0:	f1 f7       	brne	.-4      	; 0x6ae <main+0x2a2>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     6b2:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     6b4:	d9 f7       	brne	.-10     	; 0x6ac <main+0x2a0>
     6b6:	ee cf       	rjmp	.-36     	; 0x694 <main+0x288>
							_delay_ms(250);
						}
					} else if ((beaconID2_time>(beaconID1_time+center_threshold)) && (beaconID2_time>(beaconID3_time+center_threshold))) {
     6b8:	40 91 21 01 	lds	r20, 0x0121
     6bc:	50 91 22 01 	lds	r21, 0x0122
     6c0:	20 91 25 01 	lds	r18, 0x0125
     6c4:	30 91 26 01 	lds	r19, 0x0126
     6c8:	80 91 05 01 	lds	r24, 0x0105
     6cc:	90 91 06 01 	lds	r25, 0x0106
     6d0:	82 0f       	add	r24, r18
     6d2:	93 1f       	adc	r25, r19
     6d4:	84 17       	cp	r24, r20
     6d6:	95 07       	cpc	r25, r21
     6d8:	6c f5       	brge	.+90     	; 0x734 <main+0x328>
     6da:	40 91 21 01 	lds	r20, 0x0121
     6de:	50 91 22 01 	lds	r21, 0x0122
     6e2:	20 91 23 01 	lds	r18, 0x0123
     6e6:	30 91 24 01 	lds	r19, 0x0124
     6ea:	80 91 05 01 	lds	r24, 0x0105
     6ee:	90 91 06 01 	lds	r25, 0x0106
     6f2:	82 0f       	add	r24, r18
     6f4:	93 1f       	adc	r25, r19
     6f6:	84 17       	cp	r24, r20
     6f8:	95 07       	cpc	r25, r21
     6fa:	e4 f4       	brge	.+56     	; 0x734 <main+0x328>
						desired_beacon |= beaconID3;
     6fc:	90 91 27 01 	lds	r25, 0x0127
     700:	80 91 04 01 	lds	r24, 0x0104
     704:	89 2b       	or	r24, r25
     706:	80 93 27 01 	sts	0x0127, r24
						PORTB |= (1<<PORTB2);
     70a:	2a 9a       	sbi	0x05, 2	; 5
     70c:	28 ec       	ldi	r18, 0xC8	; 200
     70e:	30 e0       	ldi	r19, 0x00	; 0
						while(1) { 
							cli();
     710:	f8 94       	cli
							PORTB|=(1<<PORTB2);
     712:	2a 9a       	sbi	0x05, 2	; 5
     714:	84 ec       	ldi	r24, 0xC4	; 196
     716:	99 e0       	ldi	r25, 0x09	; 9
     718:	f9 01       	movw	r30, r18
     71a:	31 97       	sbiw	r30, 0x01	; 1
     71c:	f1 f7       	brne	.-4      	; 0x71a <main+0x30e>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     71e:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     720:	d9 f7       	brne	.-10     	; 0x718 <main+0x30c>
							_delay_ms(250);
							PORTB&=~(1<<PORTB2);
     722:	2a 98       	cbi	0x05, 2	; 5
     724:	84 ec       	ldi	r24, 0xC4	; 196
     726:	99 e0       	ldi	r25, 0x09	; 9
     728:	f9 01       	movw	r30, r18
     72a:	31 97       	sbiw	r30, 0x01	; 1
     72c:	f1 f7       	brne	.-4      	; 0x72a <main+0x31e>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     72e:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     730:	d9 f7       	brne	.-10     	; 0x728 <main+0x31c>
     732:	ee cf       	rjmp	.-36     	; 0x710 <main+0x304>
							_delay_ms(250);
						}
					} else if ((beaconID3_time>(beaconID1_time+center_threshold)) && (beaconID3_time>(beaconID1_time+center_threshold))) {
     734:	40 91 23 01 	lds	r20, 0x0123
     738:	50 91 24 01 	lds	r21, 0x0124
     73c:	20 91 25 01 	lds	r18, 0x0125
     740:	30 91 26 01 	lds	r19, 0x0126
     744:	80 91 05 01 	lds	r24, 0x0105
     748:	90 91 06 01 	lds	r25, 0x0106
     74c:	82 0f       	add	r24, r18
     74e:	93 1f       	adc	r25, r19
     750:	84 17       	cp	r24, r20
     752:	95 07       	cpc	r25, r21
     754:	6c f5       	brge	.+90     	; 0x7b0 <main+0x3a4>
     756:	40 91 23 01 	lds	r20, 0x0123
     75a:	50 91 24 01 	lds	r21, 0x0124
     75e:	20 91 25 01 	lds	r18, 0x0125
     762:	30 91 26 01 	lds	r19, 0x0126
     766:	80 91 05 01 	lds	r24, 0x0105
     76a:	90 91 06 01 	lds	r25, 0x0106
     76e:	82 0f       	add	r24, r18
     770:	93 1f       	adc	r25, r19
     772:	84 17       	cp	r24, r20
     774:	95 07       	cpc	r25, r21
     776:	e4 f4       	brge	.+56     	; 0x7b0 <main+0x3a4>
						desired_beacon |= beaconID1;
     778:	90 91 27 01 	lds	r25, 0x0127
     77c:	80 91 02 01 	lds	r24, 0x0102
     780:	89 2b       	or	r24, r25
     782:	80 93 27 01 	sts	0x0127, r24
						PORTB |= (1<<PORTB0);
     786:	28 9a       	sbi	0x05, 0	; 5
     788:	28 ec       	ldi	r18, 0xC8	; 200
     78a:	30 e0       	ldi	r19, 0x00	; 0
						while(1) { 
							cli();
     78c:	f8 94       	cli
							PORTB|=(1<<PORTB0);
     78e:	28 9a       	sbi	0x05, 0	; 5
     790:	84 ec       	ldi	r24, 0xC4	; 196
     792:	99 e0       	ldi	r25, 0x09	; 9
     794:	f9 01       	movw	r30, r18
     796:	31 97       	sbiw	r30, 0x01	; 1
     798:	f1 f7       	brne	.-4      	; 0x796 <main+0x38a>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     79a:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     79c:	d9 f7       	brne	.-10     	; 0x794 <main+0x388>
							_delay_ms(250);
							PORTB&=~(1<<PORTB0);
     79e:	28 98       	cbi	0x05, 0	; 5
     7a0:	84 ec       	ldi	r24, 0xC4	; 196
     7a2:	99 e0       	ldi	r25, 0x09	; 9
     7a4:	f9 01       	movw	r30, r18
     7a6:	31 97       	sbiw	r30, 0x01	; 1
     7a8:	f1 f7       	brne	.-4      	; 0x7a6 <main+0x39a>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     7aa:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     7ac:	d9 f7       	brne	.-10     	; 0x7a4 <main+0x398>
     7ae:	ee cf       	rjmp	.-36     	; 0x78c <main+0x380>

					// handle cases where two times are similar and one is shorter here
					
					else { // within centering threshold, end of program
						while(1) { 
							cli();
     7b0:	f8 94       	cli
							PORTB |= (1<<PORTB0) | (1<<PORTB1) | (1<<PORTB2); 
     7b2:	85 b1       	in	r24, 0x05	; 5
     7b4:	87 60       	ori	r24, 0x07	; 7
     7b6:	85 b9       	out	0x05, r24	; 5
     7b8:	fb cf       	rjmp	.-10     	; 0x7b0 <main+0x3a4>

					beacons_rcvd=4; // indicated that direction of motion has been decided
					
				}
				// execute movement
				if (beacons_rcvd==4) {
     7ba:	80 91 20 01 	lds	r24, 0x0120
     7be:	84 30       	cpi	r24, 0x04	; 4
     7c0:	11 f5       	brne	.+68     	; 0x806 <main+0x3fa>
					if(lastRcv==desired_beacon) { // if last message is from desired beacon -> start movement sequence
     7c2:	90 91 1c 01 	lds	r25, 0x011C
     7c6:	80 91 27 01 	lds	r24, 0x0127
     7ca:	98 17       	cp	r25, r24
     7cc:	e1 f4       	brne	.+56     	; 0x806 <main+0x3fa>
						cli(); // disable all interrupts so that movement can be executed
     7ce:	f8 94       	cli
						PORTB |= (1<<PORTB2);
     7d0:	2a 9a       	sbi	0x05, 2	; 5
						dd = 0;
						while (dd<detach_time) {
							_delay_us(150);
							dd+=1;
						}					
						detach(80);
     7d2:	60 e0       	ldi	r22, 0x00	; 0
     7d4:	70 e0       	ldi	r23, 0x00	; 0
     7d6:	80 ea       	ldi	r24, 0xA0	; 160
     7d8:	92 e4       	ldi	r25, 0x42	; 66
     7da:	0e 94 9e 01 	call	0x33c	; 0x33c <detach>
						// reset movement variables
						beaconID1_time = 0;
     7de:	10 92 26 01 	sts	0x0126, r1
     7e2:	10 92 25 01 	sts	0x0125, r1
						beaconID2_time = 0;
     7e6:	10 92 22 01 	sts	0x0122, r1
     7ea:	10 92 21 01 	sts	0x0121, r1
						beaconID3_time = 0;
     7ee:	10 92 24 01 	sts	0x0124, r1
     7f2:	10 92 23 01 	sts	0x0123, r1
						beacons_rcvd = 0;
     7f6:	10 92 20 01 	sts	0x0120, r1
						desired_beacon = 0;
     7fa:	10 92 27 01 	sts	0x0127, r1
						PORTB &= ~( (1<<PORTB2) | (1<<PORTB1) | (1<<PORTB0) );
     7fe:	85 b1       	in	r24, 0x05	; 5
     800:	88 7f       	andi	r24, 0xF8	; 248
     802:	85 b9       	out	0x05, r24	; 5
						sei(); // re-enable interrupts again to plan next movement
     804:	78 94       	sei
					}
				}

				rcv_sx = 0;
     806:	10 92 19 01 	sts	0x0119, r1
     80a:	10 92 18 01 	sts	0x0118, r1
     80e:	5f ce       	rjmp	.-834    	; 0x4ce <main+0xc2>

00000810 <__fixunssfsi>:
     810:	ef 92       	push	r14
     812:	ff 92       	push	r15
     814:	0f 93       	push	r16
     816:	1f 93       	push	r17
     818:	7b 01       	movw	r14, r22
     81a:	8c 01       	movw	r16, r24
     81c:	20 e0       	ldi	r18, 0x00	; 0
     81e:	30 e0       	ldi	r19, 0x00	; 0
     820:	40 e0       	ldi	r20, 0x00	; 0
     822:	5f e4       	ldi	r21, 0x4F	; 79
     824:	0e 94 08 07 	call	0xe10	; 0xe10 <__gesf2>
     828:	88 23       	and	r24, r24
     82a:	8c f0       	brlt	.+34     	; 0x84e <__fixunssfsi+0x3e>
     82c:	c8 01       	movw	r24, r16
     82e:	b7 01       	movw	r22, r14
     830:	20 e0       	ldi	r18, 0x00	; 0
     832:	30 e0       	ldi	r19, 0x00	; 0
     834:	40 e0       	ldi	r20, 0x00	; 0
     836:	5f e4       	ldi	r21, 0x4F	; 79
     838:	0e 94 80 05 	call	0xb00	; 0xb00 <__subsf3>
     83c:	0e 94 68 07 	call	0xed0	; 0xed0 <__fixsfsi>
     840:	9b 01       	movw	r18, r22
     842:	ac 01       	movw	r20, r24
     844:	20 50       	subi	r18, 0x00	; 0
     846:	30 40       	sbci	r19, 0x00	; 0
     848:	40 40       	sbci	r20, 0x00	; 0
     84a:	50 48       	sbci	r21, 0x80	; 128
     84c:	06 c0       	rjmp	.+12     	; 0x85a <__fixunssfsi+0x4a>
     84e:	c8 01       	movw	r24, r16
     850:	b7 01       	movw	r22, r14
     852:	0e 94 68 07 	call	0xed0	; 0xed0 <__fixsfsi>
     856:	9b 01       	movw	r18, r22
     858:	ac 01       	movw	r20, r24
     85a:	b9 01       	movw	r22, r18
     85c:	ca 01       	movw	r24, r20
     85e:	1f 91       	pop	r17
     860:	0f 91       	pop	r16
     862:	ff 90       	pop	r15
     864:	ef 90       	pop	r14
     866:	08 95       	ret

00000868 <_fpadd_parts>:
     868:	a0 e0       	ldi	r26, 0x00	; 0
     86a:	b0 e0       	ldi	r27, 0x00	; 0
     86c:	ea e3       	ldi	r30, 0x3A	; 58
     86e:	f4 e0       	ldi	r31, 0x04	; 4
     870:	0c 94 62 09 	jmp	0x12c4	; 0x12c4 <__prologue_saves__>
     874:	dc 01       	movw	r26, r24
     876:	2b 01       	movw	r4, r22
     878:	fa 01       	movw	r30, r20
     87a:	9c 91       	ld	r25, X
     87c:	92 30       	cpi	r25, 0x02	; 2
     87e:	08 f4       	brcc	.+2      	; 0x882 <_fpadd_parts+0x1a>
     880:	39 c1       	rjmp	.+626    	; 0xaf4 <__stack+0x1f5>
     882:	eb 01       	movw	r28, r22
     884:	88 81       	ld	r24, Y
     886:	82 30       	cpi	r24, 0x02	; 2
     888:	08 f4       	brcc	.+2      	; 0x88c <_fpadd_parts+0x24>
     88a:	33 c1       	rjmp	.+614    	; 0xaf2 <__stack+0x1f3>
     88c:	94 30       	cpi	r25, 0x04	; 4
     88e:	69 f4       	brne	.+26     	; 0x8aa <_fpadd_parts+0x42>
     890:	84 30       	cpi	r24, 0x04	; 4
     892:	09 f0       	breq	.+2      	; 0x896 <_fpadd_parts+0x2e>
     894:	2f c1       	rjmp	.+606    	; 0xaf4 <__stack+0x1f5>
     896:	11 96       	adiw	r26, 0x01	; 1
     898:	9c 91       	ld	r25, X
     89a:	11 97       	sbiw	r26, 0x01	; 1
     89c:	89 81       	ldd	r24, Y+1	; 0x01
     89e:	98 17       	cp	r25, r24
     8a0:	09 f4       	brne	.+2      	; 0x8a4 <_fpadd_parts+0x3c>
     8a2:	28 c1       	rjmp	.+592    	; 0xaf4 <__stack+0x1f5>
     8a4:	a7 e0       	ldi	r26, 0x07	; 7
     8a6:	b1 e0       	ldi	r27, 0x01	; 1
     8a8:	25 c1       	rjmp	.+586    	; 0xaf4 <__stack+0x1f5>
     8aa:	84 30       	cpi	r24, 0x04	; 4
     8ac:	09 f4       	brne	.+2      	; 0x8b0 <_fpadd_parts+0x48>
     8ae:	21 c1       	rjmp	.+578    	; 0xaf2 <__stack+0x1f3>
     8b0:	82 30       	cpi	r24, 0x02	; 2
     8b2:	a9 f4       	brne	.+42     	; 0x8de <_fpadd_parts+0x76>
     8b4:	92 30       	cpi	r25, 0x02	; 2
     8b6:	09 f0       	breq	.+2      	; 0x8ba <_fpadd_parts+0x52>
     8b8:	1d c1       	rjmp	.+570    	; 0xaf4 <__stack+0x1f5>
     8ba:	9a 01       	movw	r18, r20
     8bc:	ad 01       	movw	r20, r26
     8be:	88 e0       	ldi	r24, 0x08	; 8
     8c0:	ea 01       	movw	r28, r20
     8c2:	09 90       	ld	r0, Y+
     8c4:	ae 01       	movw	r20, r28
     8c6:	e9 01       	movw	r28, r18
     8c8:	09 92       	st	Y+, r0
     8ca:	9e 01       	movw	r18, r28
     8cc:	81 50       	subi	r24, 0x01	; 1
     8ce:	c1 f7       	brne	.-16     	; 0x8c0 <_fpadd_parts+0x58>
     8d0:	e2 01       	movw	r28, r4
     8d2:	89 81       	ldd	r24, Y+1	; 0x01
     8d4:	11 96       	adiw	r26, 0x01	; 1
     8d6:	9c 91       	ld	r25, X
     8d8:	89 23       	and	r24, r25
     8da:	81 83       	std	Z+1, r24	; 0x01
     8dc:	08 c1       	rjmp	.+528    	; 0xaee <__stack+0x1ef>
     8de:	92 30       	cpi	r25, 0x02	; 2
     8e0:	09 f4       	brne	.+2      	; 0x8e4 <_fpadd_parts+0x7c>
     8e2:	07 c1       	rjmp	.+526    	; 0xaf2 <__stack+0x1f3>
     8e4:	12 96       	adiw	r26, 0x02	; 2
     8e6:	2d 90       	ld	r2, X+
     8e8:	3c 90       	ld	r3, X
     8ea:	13 97       	sbiw	r26, 0x03	; 3
     8ec:	eb 01       	movw	r28, r22
     8ee:	8a 81       	ldd	r24, Y+2	; 0x02
     8f0:	9b 81       	ldd	r25, Y+3	; 0x03
     8f2:	14 96       	adiw	r26, 0x04	; 4
     8f4:	ad 90       	ld	r10, X+
     8f6:	bd 90       	ld	r11, X+
     8f8:	cd 90       	ld	r12, X+
     8fa:	dc 90       	ld	r13, X
     8fc:	17 97       	sbiw	r26, 0x07	; 7
     8fe:	ec 80       	ldd	r14, Y+4	; 0x04
     900:	fd 80       	ldd	r15, Y+5	; 0x05
     902:	0e 81       	ldd	r16, Y+6	; 0x06
     904:	1f 81       	ldd	r17, Y+7	; 0x07
     906:	91 01       	movw	r18, r2
     908:	28 1b       	sub	r18, r24
     90a:	39 0b       	sbc	r19, r25
     90c:	b9 01       	movw	r22, r18
     90e:	37 ff       	sbrs	r19, 7
     910:	04 c0       	rjmp	.+8      	; 0x91a <__stack+0x1b>
     912:	66 27       	eor	r22, r22
     914:	77 27       	eor	r23, r23
     916:	62 1b       	sub	r22, r18
     918:	73 0b       	sbc	r23, r19
     91a:	60 32       	cpi	r22, 0x20	; 32
     91c:	71 05       	cpc	r23, r1
     91e:	0c f0       	brlt	.+2      	; 0x922 <__stack+0x23>
     920:	61 c0       	rjmp	.+194    	; 0x9e4 <__stack+0xe5>
     922:	12 16       	cp	r1, r18
     924:	13 06       	cpc	r1, r19
     926:	6c f5       	brge	.+90     	; 0x982 <__stack+0x83>
     928:	37 01       	movw	r6, r14
     92a:	48 01       	movw	r8, r16
     92c:	06 2e       	mov	r0, r22
     92e:	04 c0       	rjmp	.+8      	; 0x938 <__stack+0x39>
     930:	96 94       	lsr	r9
     932:	87 94       	ror	r8
     934:	77 94       	ror	r7
     936:	67 94       	ror	r6
     938:	0a 94       	dec	r0
     93a:	d2 f7       	brpl	.-12     	; 0x930 <__stack+0x31>
     93c:	21 e0       	ldi	r18, 0x01	; 1
     93e:	30 e0       	ldi	r19, 0x00	; 0
     940:	40 e0       	ldi	r20, 0x00	; 0
     942:	50 e0       	ldi	r21, 0x00	; 0
     944:	04 c0       	rjmp	.+8      	; 0x94e <__stack+0x4f>
     946:	22 0f       	add	r18, r18
     948:	33 1f       	adc	r19, r19
     94a:	44 1f       	adc	r20, r20
     94c:	55 1f       	adc	r21, r21
     94e:	6a 95       	dec	r22
     950:	d2 f7       	brpl	.-12     	; 0x946 <__stack+0x47>
     952:	21 50       	subi	r18, 0x01	; 1
     954:	30 40       	sbci	r19, 0x00	; 0
     956:	40 40       	sbci	r20, 0x00	; 0
     958:	50 40       	sbci	r21, 0x00	; 0
     95a:	2e 21       	and	r18, r14
     95c:	3f 21       	and	r19, r15
     95e:	40 23       	and	r20, r16
     960:	51 23       	and	r21, r17
     962:	21 15       	cp	r18, r1
     964:	31 05       	cpc	r19, r1
     966:	41 05       	cpc	r20, r1
     968:	51 05       	cpc	r21, r1
     96a:	21 f0       	breq	.+8      	; 0x974 <__stack+0x75>
     96c:	21 e0       	ldi	r18, 0x01	; 1
     96e:	30 e0       	ldi	r19, 0x00	; 0
     970:	40 e0       	ldi	r20, 0x00	; 0
     972:	50 e0       	ldi	r21, 0x00	; 0
     974:	79 01       	movw	r14, r18
     976:	8a 01       	movw	r16, r20
     978:	e6 28       	or	r14, r6
     97a:	f7 28       	or	r15, r7
     97c:	08 29       	or	r16, r8
     97e:	19 29       	or	r17, r9
     980:	3c c0       	rjmp	.+120    	; 0x9fa <__stack+0xfb>
     982:	23 2b       	or	r18, r19
     984:	d1 f1       	breq	.+116    	; 0x9fa <__stack+0xfb>
     986:	26 0e       	add	r2, r22
     988:	37 1e       	adc	r3, r23
     98a:	35 01       	movw	r6, r10
     98c:	46 01       	movw	r8, r12
     98e:	06 2e       	mov	r0, r22
     990:	04 c0       	rjmp	.+8      	; 0x99a <__stack+0x9b>
     992:	96 94       	lsr	r9
     994:	87 94       	ror	r8
     996:	77 94       	ror	r7
     998:	67 94       	ror	r6
     99a:	0a 94       	dec	r0
     99c:	d2 f7       	brpl	.-12     	; 0x992 <__stack+0x93>
     99e:	21 e0       	ldi	r18, 0x01	; 1
     9a0:	30 e0       	ldi	r19, 0x00	; 0
     9a2:	40 e0       	ldi	r20, 0x00	; 0
     9a4:	50 e0       	ldi	r21, 0x00	; 0
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__stack+0xb1>
     9a8:	22 0f       	add	r18, r18
     9aa:	33 1f       	adc	r19, r19
     9ac:	44 1f       	adc	r20, r20
     9ae:	55 1f       	adc	r21, r21
     9b0:	6a 95       	dec	r22
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__stack+0xa9>
     9b4:	21 50       	subi	r18, 0x01	; 1
     9b6:	30 40       	sbci	r19, 0x00	; 0
     9b8:	40 40       	sbci	r20, 0x00	; 0
     9ba:	50 40       	sbci	r21, 0x00	; 0
     9bc:	2a 21       	and	r18, r10
     9be:	3b 21       	and	r19, r11
     9c0:	4c 21       	and	r20, r12
     9c2:	5d 21       	and	r21, r13
     9c4:	21 15       	cp	r18, r1
     9c6:	31 05       	cpc	r19, r1
     9c8:	41 05       	cpc	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	21 f0       	breq	.+8      	; 0x9d6 <__stack+0xd7>
     9ce:	21 e0       	ldi	r18, 0x01	; 1
     9d0:	30 e0       	ldi	r19, 0x00	; 0
     9d2:	40 e0       	ldi	r20, 0x00	; 0
     9d4:	50 e0       	ldi	r21, 0x00	; 0
     9d6:	59 01       	movw	r10, r18
     9d8:	6a 01       	movw	r12, r20
     9da:	a6 28       	or	r10, r6
     9dc:	b7 28       	or	r11, r7
     9de:	c8 28       	or	r12, r8
     9e0:	d9 28       	or	r13, r9
     9e2:	0b c0       	rjmp	.+22     	; 0x9fa <__stack+0xfb>
     9e4:	82 15       	cp	r24, r2
     9e6:	93 05       	cpc	r25, r3
     9e8:	2c f0       	brlt	.+10     	; 0x9f4 <__stack+0xf5>
     9ea:	1c 01       	movw	r2, r24
     9ec:	aa 24       	eor	r10, r10
     9ee:	bb 24       	eor	r11, r11
     9f0:	65 01       	movw	r12, r10
     9f2:	03 c0       	rjmp	.+6      	; 0x9fa <__stack+0xfb>
     9f4:	ee 24       	eor	r14, r14
     9f6:	ff 24       	eor	r15, r15
     9f8:	87 01       	movw	r16, r14
     9fa:	11 96       	adiw	r26, 0x01	; 1
     9fc:	9c 91       	ld	r25, X
     9fe:	d2 01       	movw	r26, r4
     a00:	11 96       	adiw	r26, 0x01	; 1
     a02:	8c 91       	ld	r24, X
     a04:	98 17       	cp	r25, r24
     a06:	09 f4       	brne	.+2      	; 0xa0a <__stack+0x10b>
     a08:	45 c0       	rjmp	.+138    	; 0xa94 <__stack+0x195>
     a0a:	99 23       	and	r25, r25
     a0c:	39 f0       	breq	.+14     	; 0xa1c <__stack+0x11d>
     a0e:	a8 01       	movw	r20, r16
     a10:	97 01       	movw	r18, r14
     a12:	2a 19       	sub	r18, r10
     a14:	3b 09       	sbc	r19, r11
     a16:	4c 09       	sbc	r20, r12
     a18:	5d 09       	sbc	r21, r13
     a1a:	06 c0       	rjmp	.+12     	; 0xa28 <__stack+0x129>
     a1c:	a6 01       	movw	r20, r12
     a1e:	95 01       	movw	r18, r10
     a20:	2e 19       	sub	r18, r14
     a22:	3f 09       	sbc	r19, r15
     a24:	40 0b       	sbc	r20, r16
     a26:	51 0b       	sbc	r21, r17
     a28:	57 fd       	sbrc	r21, 7
     a2a:	08 c0       	rjmp	.+16     	; 0xa3c <__stack+0x13d>
     a2c:	11 82       	std	Z+1, r1	; 0x01
     a2e:	33 82       	std	Z+3, r3	; 0x03
     a30:	22 82       	std	Z+2, r2	; 0x02
     a32:	24 83       	std	Z+4, r18	; 0x04
     a34:	35 83       	std	Z+5, r19	; 0x05
     a36:	46 83       	std	Z+6, r20	; 0x06
     a38:	57 83       	std	Z+7, r21	; 0x07
     a3a:	1d c0       	rjmp	.+58     	; 0xa76 <__stack+0x177>
     a3c:	81 e0       	ldi	r24, 0x01	; 1
     a3e:	81 83       	std	Z+1, r24	; 0x01
     a40:	33 82       	std	Z+3, r3	; 0x03
     a42:	22 82       	std	Z+2, r2	; 0x02
     a44:	88 27       	eor	r24, r24
     a46:	99 27       	eor	r25, r25
     a48:	dc 01       	movw	r26, r24
     a4a:	82 1b       	sub	r24, r18
     a4c:	93 0b       	sbc	r25, r19
     a4e:	a4 0b       	sbc	r26, r20
     a50:	b5 0b       	sbc	r27, r21
     a52:	84 83       	std	Z+4, r24	; 0x04
     a54:	95 83       	std	Z+5, r25	; 0x05
     a56:	a6 83       	std	Z+6, r26	; 0x06
     a58:	b7 83       	std	Z+7, r27	; 0x07
     a5a:	0d c0       	rjmp	.+26     	; 0xa76 <__stack+0x177>
     a5c:	22 0f       	add	r18, r18
     a5e:	33 1f       	adc	r19, r19
     a60:	44 1f       	adc	r20, r20
     a62:	55 1f       	adc	r21, r21
     a64:	24 83       	std	Z+4, r18	; 0x04
     a66:	35 83       	std	Z+5, r19	; 0x05
     a68:	46 83       	std	Z+6, r20	; 0x06
     a6a:	57 83       	std	Z+7, r21	; 0x07
     a6c:	82 81       	ldd	r24, Z+2	; 0x02
     a6e:	93 81       	ldd	r25, Z+3	; 0x03
     a70:	01 97       	sbiw	r24, 0x01	; 1
     a72:	93 83       	std	Z+3, r25	; 0x03
     a74:	82 83       	std	Z+2, r24	; 0x02
     a76:	24 81       	ldd	r18, Z+4	; 0x04
     a78:	35 81       	ldd	r19, Z+5	; 0x05
     a7a:	46 81       	ldd	r20, Z+6	; 0x06
     a7c:	57 81       	ldd	r21, Z+7	; 0x07
     a7e:	da 01       	movw	r26, r20
     a80:	c9 01       	movw	r24, r18
     a82:	01 97       	sbiw	r24, 0x01	; 1
     a84:	a1 09       	sbc	r26, r1
     a86:	b1 09       	sbc	r27, r1
     a88:	8f 5f       	subi	r24, 0xFF	; 255
     a8a:	9f 4f       	sbci	r25, 0xFF	; 255
     a8c:	af 4f       	sbci	r26, 0xFF	; 255
     a8e:	bf 43       	sbci	r27, 0x3F	; 63
     a90:	28 f3       	brcs	.-54     	; 0xa5c <__stack+0x15d>
     a92:	0b c0       	rjmp	.+22     	; 0xaaa <__stack+0x1ab>
     a94:	91 83       	std	Z+1, r25	; 0x01
     a96:	33 82       	std	Z+3, r3	; 0x03
     a98:	22 82       	std	Z+2, r2	; 0x02
     a9a:	ea 0c       	add	r14, r10
     a9c:	fb 1c       	adc	r15, r11
     a9e:	0c 1d       	adc	r16, r12
     aa0:	1d 1d       	adc	r17, r13
     aa2:	e4 82       	std	Z+4, r14	; 0x04
     aa4:	f5 82       	std	Z+5, r15	; 0x05
     aa6:	06 83       	std	Z+6, r16	; 0x06
     aa8:	17 83       	std	Z+7, r17	; 0x07
     aaa:	83 e0       	ldi	r24, 0x03	; 3
     aac:	80 83       	st	Z, r24
     aae:	24 81       	ldd	r18, Z+4	; 0x04
     ab0:	35 81       	ldd	r19, Z+5	; 0x05
     ab2:	46 81       	ldd	r20, Z+6	; 0x06
     ab4:	57 81       	ldd	r21, Z+7	; 0x07
     ab6:	57 ff       	sbrs	r21, 7
     ab8:	1a c0       	rjmp	.+52     	; 0xaee <__stack+0x1ef>
     aba:	c9 01       	movw	r24, r18
     abc:	aa 27       	eor	r26, r26
     abe:	97 fd       	sbrc	r25, 7
     ac0:	a0 95       	com	r26
     ac2:	ba 2f       	mov	r27, r26
     ac4:	81 70       	andi	r24, 0x01	; 1
     ac6:	90 70       	andi	r25, 0x00	; 0
     ac8:	a0 70       	andi	r26, 0x00	; 0
     aca:	b0 70       	andi	r27, 0x00	; 0
     acc:	56 95       	lsr	r21
     ace:	47 95       	ror	r20
     ad0:	37 95       	ror	r19
     ad2:	27 95       	ror	r18
     ad4:	82 2b       	or	r24, r18
     ad6:	93 2b       	or	r25, r19
     ad8:	a4 2b       	or	r26, r20
     ada:	b5 2b       	or	r27, r21
     adc:	84 83       	std	Z+4, r24	; 0x04
     ade:	95 83       	std	Z+5, r25	; 0x05
     ae0:	a6 83       	std	Z+6, r26	; 0x06
     ae2:	b7 83       	std	Z+7, r27	; 0x07
     ae4:	82 81       	ldd	r24, Z+2	; 0x02
     ae6:	93 81       	ldd	r25, Z+3	; 0x03
     ae8:	01 96       	adiw	r24, 0x01	; 1
     aea:	93 83       	std	Z+3, r25	; 0x03
     aec:	82 83       	std	Z+2, r24	; 0x02
     aee:	df 01       	movw	r26, r30
     af0:	01 c0       	rjmp	.+2      	; 0xaf4 <__stack+0x1f5>
     af2:	d2 01       	movw	r26, r4
     af4:	cd 01       	movw	r24, r26
     af6:	cd b7       	in	r28, 0x3d	; 61
     af8:	de b7       	in	r29, 0x3e	; 62
     afa:	e2 e1       	ldi	r30, 0x12	; 18
     afc:	0c 94 7e 09 	jmp	0x12fc	; 0x12fc <__epilogue_restores__>

00000b00 <__subsf3>:
     b00:	a0 e2       	ldi	r26, 0x20	; 32
     b02:	b0 e0       	ldi	r27, 0x00	; 0
     b04:	e6 e8       	ldi	r30, 0x86	; 134
     b06:	f5 e0       	ldi	r31, 0x05	; 5
     b08:	0c 94 6e 09 	jmp	0x12dc	; 0x12dc <__prologue_saves__+0x18>
     b0c:	69 83       	std	Y+1, r22	; 0x01
     b0e:	7a 83       	std	Y+2, r23	; 0x02
     b10:	8b 83       	std	Y+3, r24	; 0x03
     b12:	9c 83       	std	Y+4, r25	; 0x04
     b14:	2d 83       	std	Y+5, r18	; 0x05
     b16:	3e 83       	std	Y+6, r19	; 0x06
     b18:	4f 83       	std	Y+7, r20	; 0x07
     b1a:	58 87       	std	Y+8, r21	; 0x08
     b1c:	e9 e0       	ldi	r30, 0x09	; 9
     b1e:	ee 2e       	mov	r14, r30
     b20:	f1 2c       	mov	r15, r1
     b22:	ec 0e       	add	r14, r28
     b24:	fd 1e       	adc	r15, r29
     b26:	ce 01       	movw	r24, r28
     b28:	01 96       	adiw	r24, 0x01	; 1
     b2a:	b7 01       	movw	r22, r14
     b2c:	0e 94 91 08 	call	0x1122	; 0x1122 <__unpack_f>
     b30:	8e 01       	movw	r16, r28
     b32:	0f 5e       	subi	r16, 0xEF	; 239
     b34:	1f 4f       	sbci	r17, 0xFF	; 255
     b36:	ce 01       	movw	r24, r28
     b38:	05 96       	adiw	r24, 0x05	; 5
     b3a:	b8 01       	movw	r22, r16
     b3c:	0e 94 91 08 	call	0x1122	; 0x1122 <__unpack_f>
     b40:	8a 89       	ldd	r24, Y+18	; 0x12
     b42:	91 e0       	ldi	r25, 0x01	; 1
     b44:	89 27       	eor	r24, r25
     b46:	8a 8b       	std	Y+18, r24	; 0x12
     b48:	c7 01       	movw	r24, r14
     b4a:	b8 01       	movw	r22, r16
     b4c:	ae 01       	movw	r20, r28
     b4e:	47 5e       	subi	r20, 0xE7	; 231
     b50:	5f 4f       	sbci	r21, 0xFF	; 255
     b52:	0e 94 34 04 	call	0x868	; 0x868 <_fpadd_parts>
     b56:	0e 94 bc 07 	call	0xf78	; 0xf78 <__pack_f>
     b5a:	a0 96       	adiw	r28, 0x20	; 32
     b5c:	e6 e0       	ldi	r30, 0x06	; 6
     b5e:	0c 94 8a 09 	jmp	0x1314	; 0x1314 <__epilogue_restores__+0x18>

00000b62 <__addsf3>:
     b62:	a0 e2       	ldi	r26, 0x20	; 32
     b64:	b0 e0       	ldi	r27, 0x00	; 0
     b66:	e7 eb       	ldi	r30, 0xB7	; 183
     b68:	f5 e0       	ldi	r31, 0x05	; 5
     b6a:	0c 94 6e 09 	jmp	0x12dc	; 0x12dc <__prologue_saves__+0x18>
     b6e:	69 83       	std	Y+1, r22	; 0x01
     b70:	7a 83       	std	Y+2, r23	; 0x02
     b72:	8b 83       	std	Y+3, r24	; 0x03
     b74:	9c 83       	std	Y+4, r25	; 0x04
     b76:	2d 83       	std	Y+5, r18	; 0x05
     b78:	3e 83       	std	Y+6, r19	; 0x06
     b7a:	4f 83       	std	Y+7, r20	; 0x07
     b7c:	58 87       	std	Y+8, r21	; 0x08
     b7e:	f9 e0       	ldi	r31, 0x09	; 9
     b80:	ef 2e       	mov	r14, r31
     b82:	f1 2c       	mov	r15, r1
     b84:	ec 0e       	add	r14, r28
     b86:	fd 1e       	adc	r15, r29
     b88:	ce 01       	movw	r24, r28
     b8a:	01 96       	adiw	r24, 0x01	; 1
     b8c:	b7 01       	movw	r22, r14
     b8e:	0e 94 91 08 	call	0x1122	; 0x1122 <__unpack_f>
     b92:	8e 01       	movw	r16, r28
     b94:	0f 5e       	subi	r16, 0xEF	; 239
     b96:	1f 4f       	sbci	r17, 0xFF	; 255
     b98:	ce 01       	movw	r24, r28
     b9a:	05 96       	adiw	r24, 0x05	; 5
     b9c:	b8 01       	movw	r22, r16
     b9e:	0e 94 91 08 	call	0x1122	; 0x1122 <__unpack_f>
     ba2:	c7 01       	movw	r24, r14
     ba4:	b8 01       	movw	r22, r16
     ba6:	ae 01       	movw	r20, r28
     ba8:	47 5e       	subi	r20, 0xE7	; 231
     baa:	5f 4f       	sbci	r21, 0xFF	; 255
     bac:	0e 94 34 04 	call	0x868	; 0x868 <_fpadd_parts>
     bb0:	0e 94 bc 07 	call	0xf78	; 0xf78 <__pack_f>
     bb4:	a0 96       	adiw	r28, 0x20	; 32
     bb6:	e6 e0       	ldi	r30, 0x06	; 6
     bb8:	0c 94 8a 09 	jmp	0x1314	; 0x1314 <__epilogue_restores__+0x18>

00000bbc <__mulsf3>:
     bbc:	a0 e2       	ldi	r26, 0x20	; 32
     bbe:	b0 e0       	ldi	r27, 0x00	; 0
     bc0:	e4 ee       	ldi	r30, 0xE4	; 228
     bc2:	f5 e0       	ldi	r31, 0x05	; 5
     bc4:	0c 94 62 09 	jmp	0x12c4	; 0x12c4 <__prologue_saves__>
     bc8:	69 83       	std	Y+1, r22	; 0x01
     bca:	7a 83       	std	Y+2, r23	; 0x02
     bcc:	8b 83       	std	Y+3, r24	; 0x03
     bce:	9c 83       	std	Y+4, r25	; 0x04
     bd0:	2d 83       	std	Y+5, r18	; 0x05
     bd2:	3e 83       	std	Y+6, r19	; 0x06
     bd4:	4f 83       	std	Y+7, r20	; 0x07
     bd6:	58 87       	std	Y+8, r21	; 0x08
     bd8:	ce 01       	movw	r24, r28
     bda:	01 96       	adiw	r24, 0x01	; 1
     bdc:	be 01       	movw	r22, r28
     bde:	67 5f       	subi	r22, 0xF7	; 247
     be0:	7f 4f       	sbci	r23, 0xFF	; 255
     be2:	0e 94 91 08 	call	0x1122	; 0x1122 <__unpack_f>
     be6:	ce 01       	movw	r24, r28
     be8:	05 96       	adiw	r24, 0x05	; 5
     bea:	be 01       	movw	r22, r28
     bec:	6f 5e       	subi	r22, 0xEF	; 239
     bee:	7f 4f       	sbci	r23, 0xFF	; 255
     bf0:	0e 94 91 08 	call	0x1122	; 0x1122 <__unpack_f>
     bf4:	99 85       	ldd	r25, Y+9	; 0x09
     bf6:	92 30       	cpi	r25, 0x02	; 2
     bf8:	88 f0       	brcs	.+34     	; 0xc1c <__mulsf3+0x60>
     bfa:	89 89       	ldd	r24, Y+17	; 0x11
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	c8 f0       	brcs	.+50     	; 0xc32 <__mulsf3+0x76>
     c00:	94 30       	cpi	r25, 0x04	; 4
     c02:	19 f4       	brne	.+6      	; 0xc0a <__mulsf3+0x4e>
     c04:	82 30       	cpi	r24, 0x02	; 2
     c06:	51 f4       	brne	.+20     	; 0xc1c <__mulsf3+0x60>
     c08:	04 c0       	rjmp	.+8      	; 0xc12 <__mulsf3+0x56>
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	29 f4       	brne	.+10     	; 0xc18 <__mulsf3+0x5c>
     c0e:	92 30       	cpi	r25, 0x02	; 2
     c10:	81 f4       	brne	.+32     	; 0xc32 <__mulsf3+0x76>
     c12:	87 e0       	ldi	r24, 0x07	; 7
     c14:	91 e0       	ldi	r25, 0x01	; 1
     c16:	c6 c0       	rjmp	.+396    	; 0xda4 <__mulsf3+0x1e8>
     c18:	92 30       	cpi	r25, 0x02	; 2
     c1a:	49 f4       	brne	.+18     	; 0xc2e <__mulsf3+0x72>
     c1c:	20 e0       	ldi	r18, 0x00	; 0
     c1e:	9a 85       	ldd	r25, Y+10	; 0x0a
     c20:	8a 89       	ldd	r24, Y+18	; 0x12
     c22:	98 13       	cpse	r25, r24
     c24:	21 e0       	ldi	r18, 0x01	; 1
     c26:	2a 87       	std	Y+10, r18	; 0x0a
     c28:	ce 01       	movw	r24, r28
     c2a:	09 96       	adiw	r24, 0x09	; 9
     c2c:	bb c0       	rjmp	.+374    	; 0xda4 <__mulsf3+0x1e8>
     c2e:	82 30       	cpi	r24, 0x02	; 2
     c30:	49 f4       	brne	.+18     	; 0xc44 <__mulsf3+0x88>
     c32:	20 e0       	ldi	r18, 0x00	; 0
     c34:	9a 85       	ldd	r25, Y+10	; 0x0a
     c36:	8a 89       	ldd	r24, Y+18	; 0x12
     c38:	98 13       	cpse	r25, r24
     c3a:	21 e0       	ldi	r18, 0x01	; 1
     c3c:	2a 8b       	std	Y+18, r18	; 0x12
     c3e:	ce 01       	movw	r24, r28
     c40:	41 96       	adiw	r24, 0x11	; 17
     c42:	b0 c0       	rjmp	.+352    	; 0xda4 <__mulsf3+0x1e8>
     c44:	2d 84       	ldd	r2, Y+13	; 0x0d
     c46:	3e 84       	ldd	r3, Y+14	; 0x0e
     c48:	4f 84       	ldd	r4, Y+15	; 0x0f
     c4a:	58 88       	ldd	r5, Y+16	; 0x10
     c4c:	6d 88       	ldd	r6, Y+21	; 0x15
     c4e:	7e 88       	ldd	r7, Y+22	; 0x16
     c50:	8f 88       	ldd	r8, Y+23	; 0x17
     c52:	98 8c       	ldd	r9, Y+24	; 0x18
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	aa 24       	eor	r10, r10
     c5c:	bb 24       	eor	r11, r11
     c5e:	65 01       	movw	r12, r10
     c60:	40 e0       	ldi	r20, 0x00	; 0
     c62:	50 e0       	ldi	r21, 0x00	; 0
     c64:	60 e0       	ldi	r22, 0x00	; 0
     c66:	70 e0       	ldi	r23, 0x00	; 0
     c68:	e0 e0       	ldi	r30, 0x00	; 0
     c6a:	f0 e0       	ldi	r31, 0x00	; 0
     c6c:	c1 01       	movw	r24, r2
     c6e:	81 70       	andi	r24, 0x01	; 1
     c70:	90 70       	andi	r25, 0x00	; 0
     c72:	89 2b       	or	r24, r25
     c74:	e9 f0       	breq	.+58     	; 0xcb0 <__mulsf3+0xf4>
     c76:	e6 0c       	add	r14, r6
     c78:	f7 1c       	adc	r15, r7
     c7a:	08 1d       	adc	r16, r8
     c7c:	19 1d       	adc	r17, r9
     c7e:	9a 01       	movw	r18, r20
     c80:	ab 01       	movw	r20, r22
     c82:	2a 0d       	add	r18, r10
     c84:	3b 1d       	adc	r19, r11
     c86:	4c 1d       	adc	r20, r12
     c88:	5d 1d       	adc	r21, r13
     c8a:	80 e0       	ldi	r24, 0x00	; 0
     c8c:	90 e0       	ldi	r25, 0x00	; 0
     c8e:	a0 e0       	ldi	r26, 0x00	; 0
     c90:	b0 e0       	ldi	r27, 0x00	; 0
     c92:	e6 14       	cp	r14, r6
     c94:	f7 04       	cpc	r15, r7
     c96:	08 05       	cpc	r16, r8
     c98:	19 05       	cpc	r17, r9
     c9a:	20 f4       	brcc	.+8      	; 0xca4 <__mulsf3+0xe8>
     c9c:	81 e0       	ldi	r24, 0x01	; 1
     c9e:	90 e0       	ldi	r25, 0x00	; 0
     ca0:	a0 e0       	ldi	r26, 0x00	; 0
     ca2:	b0 e0       	ldi	r27, 0x00	; 0
     ca4:	ba 01       	movw	r22, r20
     ca6:	a9 01       	movw	r20, r18
     ca8:	48 0f       	add	r20, r24
     caa:	59 1f       	adc	r21, r25
     cac:	6a 1f       	adc	r22, r26
     cae:	7b 1f       	adc	r23, r27
     cb0:	aa 0c       	add	r10, r10
     cb2:	bb 1c       	adc	r11, r11
     cb4:	cc 1c       	adc	r12, r12
     cb6:	dd 1c       	adc	r13, r13
     cb8:	97 fe       	sbrs	r9, 7
     cba:	08 c0       	rjmp	.+16     	; 0xccc <__mulsf3+0x110>
     cbc:	81 e0       	ldi	r24, 0x01	; 1
     cbe:	90 e0       	ldi	r25, 0x00	; 0
     cc0:	a0 e0       	ldi	r26, 0x00	; 0
     cc2:	b0 e0       	ldi	r27, 0x00	; 0
     cc4:	a8 2a       	or	r10, r24
     cc6:	b9 2a       	or	r11, r25
     cc8:	ca 2a       	or	r12, r26
     cca:	db 2a       	or	r13, r27
     ccc:	31 96       	adiw	r30, 0x01	; 1
     cce:	e0 32       	cpi	r30, 0x20	; 32
     cd0:	f1 05       	cpc	r31, r1
     cd2:	49 f0       	breq	.+18     	; 0xce6 <__mulsf3+0x12a>
     cd4:	66 0c       	add	r6, r6
     cd6:	77 1c       	adc	r7, r7
     cd8:	88 1c       	adc	r8, r8
     cda:	99 1c       	adc	r9, r9
     cdc:	56 94       	lsr	r5
     cde:	47 94       	ror	r4
     ce0:	37 94       	ror	r3
     ce2:	27 94       	ror	r2
     ce4:	c3 cf       	rjmp	.-122    	; 0xc6c <__mulsf3+0xb0>
     ce6:	fa 85       	ldd	r31, Y+10	; 0x0a
     ce8:	ea 89       	ldd	r30, Y+18	; 0x12
     cea:	2b 89       	ldd	r18, Y+19	; 0x13
     cec:	3c 89       	ldd	r19, Y+20	; 0x14
     cee:	8b 85       	ldd	r24, Y+11	; 0x0b
     cf0:	9c 85       	ldd	r25, Y+12	; 0x0c
     cf2:	28 0f       	add	r18, r24
     cf4:	39 1f       	adc	r19, r25
     cf6:	2e 5f       	subi	r18, 0xFE	; 254
     cf8:	3f 4f       	sbci	r19, 0xFF	; 255
     cfa:	17 c0       	rjmp	.+46     	; 0xd2a <__mulsf3+0x16e>
     cfc:	ca 01       	movw	r24, r20
     cfe:	81 70       	andi	r24, 0x01	; 1
     d00:	90 70       	andi	r25, 0x00	; 0
     d02:	89 2b       	or	r24, r25
     d04:	61 f0       	breq	.+24     	; 0xd1e <__mulsf3+0x162>
     d06:	16 95       	lsr	r17
     d08:	07 95       	ror	r16
     d0a:	f7 94       	ror	r15
     d0c:	e7 94       	ror	r14
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	90 e0       	ldi	r25, 0x00	; 0
     d12:	a0 e0       	ldi	r26, 0x00	; 0
     d14:	b0 e8       	ldi	r27, 0x80	; 128
     d16:	e8 2a       	or	r14, r24
     d18:	f9 2a       	or	r15, r25
     d1a:	0a 2b       	or	r16, r26
     d1c:	1b 2b       	or	r17, r27
     d1e:	76 95       	lsr	r23
     d20:	67 95       	ror	r22
     d22:	57 95       	ror	r21
     d24:	47 95       	ror	r20
     d26:	2f 5f       	subi	r18, 0xFF	; 255
     d28:	3f 4f       	sbci	r19, 0xFF	; 255
     d2a:	77 fd       	sbrc	r23, 7
     d2c:	e7 cf       	rjmp	.-50     	; 0xcfc <__mulsf3+0x140>
     d2e:	0c c0       	rjmp	.+24     	; 0xd48 <__mulsf3+0x18c>
     d30:	44 0f       	add	r20, r20
     d32:	55 1f       	adc	r21, r21
     d34:	66 1f       	adc	r22, r22
     d36:	77 1f       	adc	r23, r23
     d38:	17 fd       	sbrc	r17, 7
     d3a:	41 60       	ori	r20, 0x01	; 1
     d3c:	ee 0c       	add	r14, r14
     d3e:	ff 1c       	adc	r15, r15
     d40:	00 1f       	adc	r16, r16
     d42:	11 1f       	adc	r17, r17
     d44:	21 50       	subi	r18, 0x01	; 1
     d46:	30 40       	sbci	r19, 0x00	; 0
     d48:	40 30       	cpi	r20, 0x00	; 0
     d4a:	90 e0       	ldi	r25, 0x00	; 0
     d4c:	59 07       	cpc	r21, r25
     d4e:	90 e0       	ldi	r25, 0x00	; 0
     d50:	69 07       	cpc	r22, r25
     d52:	90 e4       	ldi	r25, 0x40	; 64
     d54:	79 07       	cpc	r23, r25
     d56:	60 f3       	brcs	.-40     	; 0xd30 <__mulsf3+0x174>
     d58:	2b 8f       	std	Y+27, r18	; 0x1b
     d5a:	3c 8f       	std	Y+28, r19	; 0x1c
     d5c:	db 01       	movw	r26, r22
     d5e:	ca 01       	movw	r24, r20
     d60:	8f 77       	andi	r24, 0x7F	; 127
     d62:	90 70       	andi	r25, 0x00	; 0
     d64:	a0 70       	andi	r26, 0x00	; 0
     d66:	b0 70       	andi	r27, 0x00	; 0
     d68:	80 34       	cpi	r24, 0x40	; 64
     d6a:	91 05       	cpc	r25, r1
     d6c:	a1 05       	cpc	r26, r1
     d6e:	b1 05       	cpc	r27, r1
     d70:	61 f4       	brne	.+24     	; 0xd8a <__mulsf3+0x1ce>
     d72:	47 fd       	sbrc	r20, 7
     d74:	0a c0       	rjmp	.+20     	; 0xd8a <__mulsf3+0x1ce>
     d76:	e1 14       	cp	r14, r1
     d78:	f1 04       	cpc	r15, r1
     d7a:	01 05       	cpc	r16, r1
     d7c:	11 05       	cpc	r17, r1
     d7e:	29 f0       	breq	.+10     	; 0xd8a <__mulsf3+0x1ce>
     d80:	40 5c       	subi	r20, 0xC0	; 192
     d82:	5f 4f       	sbci	r21, 0xFF	; 255
     d84:	6f 4f       	sbci	r22, 0xFF	; 255
     d86:	7f 4f       	sbci	r23, 0xFF	; 255
     d88:	40 78       	andi	r20, 0x80	; 128
     d8a:	1a 8e       	std	Y+26, r1	; 0x1a
     d8c:	fe 17       	cp	r31, r30
     d8e:	11 f0       	breq	.+4      	; 0xd94 <__mulsf3+0x1d8>
     d90:	81 e0       	ldi	r24, 0x01	; 1
     d92:	8a 8f       	std	Y+26, r24	; 0x1a
     d94:	4d 8f       	std	Y+29, r20	; 0x1d
     d96:	5e 8f       	std	Y+30, r21	; 0x1e
     d98:	6f 8f       	std	Y+31, r22	; 0x1f
     d9a:	78 a3       	std	Y+32, r23	; 0x20
     d9c:	83 e0       	ldi	r24, 0x03	; 3
     d9e:	89 8f       	std	Y+25, r24	; 0x19
     da0:	ce 01       	movw	r24, r28
     da2:	49 96       	adiw	r24, 0x19	; 25
     da4:	0e 94 bc 07 	call	0xf78	; 0xf78 <__pack_f>
     da8:	a0 96       	adiw	r28, 0x20	; 32
     daa:	e2 e1       	ldi	r30, 0x12	; 18
     dac:	0c 94 7e 09 	jmp	0x12fc	; 0x12fc <__epilogue_restores__>

00000db0 <__gtsf2>:
     db0:	a8 e1       	ldi	r26, 0x18	; 24
     db2:	b0 e0       	ldi	r27, 0x00	; 0
     db4:	ee ed       	ldi	r30, 0xDE	; 222
     db6:	f6 e0       	ldi	r31, 0x06	; 6
     db8:	0c 94 6e 09 	jmp	0x12dc	; 0x12dc <__prologue_saves__+0x18>
     dbc:	69 83       	std	Y+1, r22	; 0x01
     dbe:	7a 83       	std	Y+2, r23	; 0x02
     dc0:	8b 83       	std	Y+3, r24	; 0x03
     dc2:	9c 83       	std	Y+4, r25	; 0x04
     dc4:	2d 83       	std	Y+5, r18	; 0x05
     dc6:	3e 83       	std	Y+6, r19	; 0x06
     dc8:	4f 83       	std	Y+7, r20	; 0x07
     dca:	58 87       	std	Y+8, r21	; 0x08
     dcc:	89 e0       	ldi	r24, 0x09	; 9
     dce:	e8 2e       	mov	r14, r24
     dd0:	f1 2c       	mov	r15, r1
     dd2:	ec 0e       	add	r14, r28
     dd4:	fd 1e       	adc	r15, r29
     dd6:	ce 01       	movw	r24, r28
     dd8:	01 96       	adiw	r24, 0x01	; 1
     dda:	b7 01       	movw	r22, r14
     ddc:	0e 94 91 08 	call	0x1122	; 0x1122 <__unpack_f>
     de0:	8e 01       	movw	r16, r28
     de2:	0f 5e       	subi	r16, 0xEF	; 239
     de4:	1f 4f       	sbci	r17, 0xFF	; 255
     de6:	ce 01       	movw	r24, r28
     de8:	05 96       	adiw	r24, 0x05	; 5
     dea:	b8 01       	movw	r22, r16
     dec:	0e 94 91 08 	call	0x1122	; 0x1122 <__unpack_f>
     df0:	89 85       	ldd	r24, Y+9	; 0x09
     df2:	82 30       	cpi	r24, 0x02	; 2
     df4:	40 f0       	brcs	.+16     	; 0xe06 <__gtsf2+0x56>
     df6:	89 89       	ldd	r24, Y+17	; 0x11
     df8:	82 30       	cpi	r24, 0x02	; 2
     dfa:	28 f0       	brcs	.+10     	; 0xe06 <__gtsf2+0x56>
     dfc:	c7 01       	movw	r24, r14
     dfe:	b8 01       	movw	r22, r16
     e00:	0e 94 09 09 	call	0x1212	; 0x1212 <__fpcmp_parts_f>
     e04:	01 c0       	rjmp	.+2      	; 0xe08 <__gtsf2+0x58>
     e06:	8f ef       	ldi	r24, 0xFF	; 255
     e08:	68 96       	adiw	r28, 0x18	; 24
     e0a:	e6 e0       	ldi	r30, 0x06	; 6
     e0c:	0c 94 8a 09 	jmp	0x1314	; 0x1314 <__epilogue_restores__+0x18>

00000e10 <__gesf2>:
     e10:	a8 e1       	ldi	r26, 0x18	; 24
     e12:	b0 e0       	ldi	r27, 0x00	; 0
     e14:	ee e0       	ldi	r30, 0x0E	; 14
     e16:	f7 e0       	ldi	r31, 0x07	; 7
     e18:	0c 94 6e 09 	jmp	0x12dc	; 0x12dc <__prologue_saves__+0x18>
     e1c:	69 83       	std	Y+1, r22	; 0x01
     e1e:	7a 83       	std	Y+2, r23	; 0x02
     e20:	8b 83       	std	Y+3, r24	; 0x03
     e22:	9c 83       	std	Y+4, r25	; 0x04
     e24:	2d 83       	std	Y+5, r18	; 0x05
     e26:	3e 83       	std	Y+6, r19	; 0x06
     e28:	4f 83       	std	Y+7, r20	; 0x07
     e2a:	58 87       	std	Y+8, r21	; 0x08
     e2c:	89 e0       	ldi	r24, 0x09	; 9
     e2e:	e8 2e       	mov	r14, r24
     e30:	f1 2c       	mov	r15, r1
     e32:	ec 0e       	add	r14, r28
     e34:	fd 1e       	adc	r15, r29
     e36:	ce 01       	movw	r24, r28
     e38:	01 96       	adiw	r24, 0x01	; 1
     e3a:	b7 01       	movw	r22, r14
     e3c:	0e 94 91 08 	call	0x1122	; 0x1122 <__unpack_f>
     e40:	8e 01       	movw	r16, r28
     e42:	0f 5e       	subi	r16, 0xEF	; 239
     e44:	1f 4f       	sbci	r17, 0xFF	; 255
     e46:	ce 01       	movw	r24, r28
     e48:	05 96       	adiw	r24, 0x05	; 5
     e4a:	b8 01       	movw	r22, r16
     e4c:	0e 94 91 08 	call	0x1122	; 0x1122 <__unpack_f>
     e50:	89 85       	ldd	r24, Y+9	; 0x09
     e52:	82 30       	cpi	r24, 0x02	; 2
     e54:	40 f0       	brcs	.+16     	; 0xe66 <__gesf2+0x56>
     e56:	89 89       	ldd	r24, Y+17	; 0x11
     e58:	82 30       	cpi	r24, 0x02	; 2
     e5a:	28 f0       	brcs	.+10     	; 0xe66 <__gesf2+0x56>
     e5c:	c7 01       	movw	r24, r14
     e5e:	b8 01       	movw	r22, r16
     e60:	0e 94 09 09 	call	0x1212	; 0x1212 <__fpcmp_parts_f>
     e64:	01 c0       	rjmp	.+2      	; 0xe68 <__gesf2+0x58>
     e66:	8f ef       	ldi	r24, 0xFF	; 255
     e68:	68 96       	adiw	r28, 0x18	; 24
     e6a:	e6 e0       	ldi	r30, 0x06	; 6
     e6c:	0c 94 8a 09 	jmp	0x1314	; 0x1314 <__epilogue_restores__+0x18>

00000e70 <__ltsf2>:
     e70:	a8 e1       	ldi	r26, 0x18	; 24
     e72:	b0 e0       	ldi	r27, 0x00	; 0
     e74:	ee e3       	ldi	r30, 0x3E	; 62
     e76:	f7 e0       	ldi	r31, 0x07	; 7
     e78:	0c 94 6e 09 	jmp	0x12dc	; 0x12dc <__prologue_saves__+0x18>
     e7c:	69 83       	std	Y+1, r22	; 0x01
     e7e:	7a 83       	std	Y+2, r23	; 0x02
     e80:	8b 83       	std	Y+3, r24	; 0x03
     e82:	9c 83       	std	Y+4, r25	; 0x04
     e84:	2d 83       	std	Y+5, r18	; 0x05
     e86:	3e 83       	std	Y+6, r19	; 0x06
     e88:	4f 83       	std	Y+7, r20	; 0x07
     e8a:	58 87       	std	Y+8, r21	; 0x08
     e8c:	89 e0       	ldi	r24, 0x09	; 9
     e8e:	e8 2e       	mov	r14, r24
     e90:	f1 2c       	mov	r15, r1
     e92:	ec 0e       	add	r14, r28
     e94:	fd 1e       	adc	r15, r29
     e96:	ce 01       	movw	r24, r28
     e98:	01 96       	adiw	r24, 0x01	; 1
     e9a:	b7 01       	movw	r22, r14
     e9c:	0e 94 91 08 	call	0x1122	; 0x1122 <__unpack_f>
     ea0:	8e 01       	movw	r16, r28
     ea2:	0f 5e       	subi	r16, 0xEF	; 239
     ea4:	1f 4f       	sbci	r17, 0xFF	; 255
     ea6:	ce 01       	movw	r24, r28
     ea8:	05 96       	adiw	r24, 0x05	; 5
     eaa:	b8 01       	movw	r22, r16
     eac:	0e 94 91 08 	call	0x1122	; 0x1122 <__unpack_f>
     eb0:	89 85       	ldd	r24, Y+9	; 0x09
     eb2:	82 30       	cpi	r24, 0x02	; 2
     eb4:	40 f0       	brcs	.+16     	; 0xec6 <__ltsf2+0x56>
     eb6:	89 89       	ldd	r24, Y+17	; 0x11
     eb8:	82 30       	cpi	r24, 0x02	; 2
     eba:	28 f0       	brcs	.+10     	; 0xec6 <__ltsf2+0x56>
     ebc:	c7 01       	movw	r24, r14
     ebe:	b8 01       	movw	r22, r16
     ec0:	0e 94 09 09 	call	0x1212	; 0x1212 <__fpcmp_parts_f>
     ec4:	01 c0       	rjmp	.+2      	; 0xec8 <__ltsf2+0x58>
     ec6:	81 e0       	ldi	r24, 0x01	; 1
     ec8:	68 96       	adiw	r28, 0x18	; 24
     eca:	e6 e0       	ldi	r30, 0x06	; 6
     ecc:	0c 94 8a 09 	jmp	0x1314	; 0x1314 <__epilogue_restores__+0x18>

00000ed0 <__fixsfsi>:
     ed0:	ac e0       	ldi	r26, 0x0C	; 12
     ed2:	b0 e0       	ldi	r27, 0x00	; 0
     ed4:	ee e6       	ldi	r30, 0x6E	; 110
     ed6:	f7 e0       	ldi	r31, 0x07	; 7
     ed8:	0c 94 72 09 	jmp	0x12e4	; 0x12e4 <__prologue_saves__+0x20>
     edc:	69 83       	std	Y+1, r22	; 0x01
     ede:	7a 83       	std	Y+2, r23	; 0x02
     ee0:	8b 83       	std	Y+3, r24	; 0x03
     ee2:	9c 83       	std	Y+4, r25	; 0x04
     ee4:	ce 01       	movw	r24, r28
     ee6:	01 96       	adiw	r24, 0x01	; 1
     ee8:	be 01       	movw	r22, r28
     eea:	6b 5f       	subi	r22, 0xFB	; 251
     eec:	7f 4f       	sbci	r23, 0xFF	; 255
     eee:	0e 94 91 08 	call	0x1122	; 0x1122 <__unpack_f>
     ef2:	8d 81       	ldd	r24, Y+5	; 0x05
     ef4:	82 30       	cpi	r24, 0x02	; 2
     ef6:	61 f1       	breq	.+88     	; 0xf50 <__fixsfsi+0x80>
     ef8:	82 30       	cpi	r24, 0x02	; 2
     efa:	50 f1       	brcs	.+84     	; 0xf50 <__fixsfsi+0x80>
     efc:	84 30       	cpi	r24, 0x04	; 4
     efe:	21 f4       	brne	.+8      	; 0xf08 <__fixsfsi+0x38>
     f00:	8e 81       	ldd	r24, Y+6	; 0x06
     f02:	88 23       	and	r24, r24
     f04:	51 f1       	breq	.+84     	; 0xf5a <__fixsfsi+0x8a>
     f06:	2e c0       	rjmp	.+92     	; 0xf64 <__fixsfsi+0x94>
     f08:	2f 81       	ldd	r18, Y+7	; 0x07
     f0a:	38 85       	ldd	r19, Y+8	; 0x08
     f0c:	37 fd       	sbrc	r19, 7
     f0e:	20 c0       	rjmp	.+64     	; 0xf50 <__fixsfsi+0x80>
     f10:	6e 81       	ldd	r22, Y+6	; 0x06
     f12:	2f 31       	cpi	r18, 0x1F	; 31
     f14:	31 05       	cpc	r19, r1
     f16:	1c f0       	brlt	.+6      	; 0xf1e <__fixsfsi+0x4e>
     f18:	66 23       	and	r22, r22
     f1a:	f9 f0       	breq	.+62     	; 0xf5a <__fixsfsi+0x8a>
     f1c:	23 c0       	rjmp	.+70     	; 0xf64 <__fixsfsi+0x94>
     f1e:	8e e1       	ldi	r24, 0x1E	; 30
     f20:	90 e0       	ldi	r25, 0x00	; 0
     f22:	82 1b       	sub	r24, r18
     f24:	93 0b       	sbc	r25, r19
     f26:	29 85       	ldd	r18, Y+9	; 0x09
     f28:	3a 85       	ldd	r19, Y+10	; 0x0a
     f2a:	4b 85       	ldd	r20, Y+11	; 0x0b
     f2c:	5c 85       	ldd	r21, Y+12	; 0x0c
     f2e:	04 c0       	rjmp	.+8      	; 0xf38 <__fixsfsi+0x68>
     f30:	56 95       	lsr	r21
     f32:	47 95       	ror	r20
     f34:	37 95       	ror	r19
     f36:	27 95       	ror	r18
     f38:	8a 95       	dec	r24
     f3a:	d2 f7       	brpl	.-12     	; 0xf30 <__fixsfsi+0x60>
     f3c:	66 23       	and	r22, r22
     f3e:	b1 f0       	breq	.+44     	; 0xf6c <__fixsfsi+0x9c>
     f40:	50 95       	com	r21
     f42:	40 95       	com	r20
     f44:	30 95       	com	r19
     f46:	21 95       	neg	r18
     f48:	3f 4f       	sbci	r19, 0xFF	; 255
     f4a:	4f 4f       	sbci	r20, 0xFF	; 255
     f4c:	5f 4f       	sbci	r21, 0xFF	; 255
     f4e:	0e c0       	rjmp	.+28     	; 0xf6c <__fixsfsi+0x9c>
     f50:	20 e0       	ldi	r18, 0x00	; 0
     f52:	30 e0       	ldi	r19, 0x00	; 0
     f54:	40 e0       	ldi	r20, 0x00	; 0
     f56:	50 e0       	ldi	r21, 0x00	; 0
     f58:	09 c0       	rjmp	.+18     	; 0xf6c <__fixsfsi+0x9c>
     f5a:	2f ef       	ldi	r18, 0xFF	; 255
     f5c:	3f ef       	ldi	r19, 0xFF	; 255
     f5e:	4f ef       	ldi	r20, 0xFF	; 255
     f60:	5f e7       	ldi	r21, 0x7F	; 127
     f62:	04 c0       	rjmp	.+8      	; 0xf6c <__fixsfsi+0x9c>
     f64:	20 e0       	ldi	r18, 0x00	; 0
     f66:	30 e0       	ldi	r19, 0x00	; 0
     f68:	40 e0       	ldi	r20, 0x00	; 0
     f6a:	50 e8       	ldi	r21, 0x80	; 128
     f6c:	b9 01       	movw	r22, r18
     f6e:	ca 01       	movw	r24, r20
     f70:	2c 96       	adiw	r28, 0x0c	; 12
     f72:	e2 e0       	ldi	r30, 0x02	; 2
     f74:	0c 94 8e 09 	jmp	0x131c	; 0x131c <__epilogue_restores__+0x20>

00000f78 <__pack_f>:
     f78:	df 92       	push	r13
     f7a:	ef 92       	push	r14
     f7c:	ff 92       	push	r15
     f7e:	0f 93       	push	r16
     f80:	1f 93       	push	r17
     f82:	fc 01       	movw	r30, r24
     f84:	e4 80       	ldd	r14, Z+4	; 0x04
     f86:	f5 80       	ldd	r15, Z+5	; 0x05
     f88:	06 81       	ldd	r16, Z+6	; 0x06
     f8a:	17 81       	ldd	r17, Z+7	; 0x07
     f8c:	d1 80       	ldd	r13, Z+1	; 0x01
     f8e:	80 81       	ld	r24, Z
     f90:	82 30       	cpi	r24, 0x02	; 2
     f92:	48 f4       	brcc	.+18     	; 0xfa6 <__pack_f+0x2e>
     f94:	80 e0       	ldi	r24, 0x00	; 0
     f96:	90 e0       	ldi	r25, 0x00	; 0
     f98:	a0 e1       	ldi	r26, 0x10	; 16
     f9a:	b0 e0       	ldi	r27, 0x00	; 0
     f9c:	e8 2a       	or	r14, r24
     f9e:	f9 2a       	or	r15, r25
     fa0:	0a 2b       	or	r16, r26
     fa2:	1b 2b       	or	r17, r27
     fa4:	a5 c0       	rjmp	.+330    	; 0x10f0 <__pack_f+0x178>
     fa6:	84 30       	cpi	r24, 0x04	; 4
     fa8:	09 f4       	brne	.+2      	; 0xfac <__pack_f+0x34>
     faa:	9f c0       	rjmp	.+318    	; 0x10ea <__pack_f+0x172>
     fac:	82 30       	cpi	r24, 0x02	; 2
     fae:	21 f4       	brne	.+8      	; 0xfb8 <__pack_f+0x40>
     fb0:	ee 24       	eor	r14, r14
     fb2:	ff 24       	eor	r15, r15
     fb4:	87 01       	movw	r16, r14
     fb6:	05 c0       	rjmp	.+10     	; 0xfc2 <__pack_f+0x4a>
     fb8:	e1 14       	cp	r14, r1
     fba:	f1 04       	cpc	r15, r1
     fbc:	01 05       	cpc	r16, r1
     fbe:	11 05       	cpc	r17, r1
     fc0:	19 f4       	brne	.+6      	; 0xfc8 <__pack_f+0x50>
     fc2:	e0 e0       	ldi	r30, 0x00	; 0
     fc4:	f0 e0       	ldi	r31, 0x00	; 0
     fc6:	96 c0       	rjmp	.+300    	; 0x10f4 <__pack_f+0x17c>
     fc8:	62 81       	ldd	r22, Z+2	; 0x02
     fca:	73 81       	ldd	r23, Z+3	; 0x03
     fcc:	9f ef       	ldi	r25, 0xFF	; 255
     fce:	62 38       	cpi	r22, 0x82	; 130
     fd0:	79 07       	cpc	r23, r25
     fd2:	0c f0       	brlt	.+2      	; 0xfd6 <__pack_f+0x5e>
     fd4:	5b c0       	rjmp	.+182    	; 0x108c <__pack_f+0x114>
     fd6:	22 e8       	ldi	r18, 0x82	; 130
     fd8:	3f ef       	ldi	r19, 0xFF	; 255
     fda:	26 1b       	sub	r18, r22
     fdc:	37 0b       	sbc	r19, r23
     fde:	2a 31       	cpi	r18, 0x1A	; 26
     fe0:	31 05       	cpc	r19, r1
     fe2:	2c f0       	brlt	.+10     	; 0xfee <__pack_f+0x76>
     fe4:	20 e0       	ldi	r18, 0x00	; 0
     fe6:	30 e0       	ldi	r19, 0x00	; 0
     fe8:	40 e0       	ldi	r20, 0x00	; 0
     fea:	50 e0       	ldi	r21, 0x00	; 0
     fec:	2a c0       	rjmp	.+84     	; 0x1042 <__pack_f+0xca>
     fee:	b8 01       	movw	r22, r16
     ff0:	a7 01       	movw	r20, r14
     ff2:	02 2e       	mov	r0, r18
     ff4:	04 c0       	rjmp	.+8      	; 0xffe <__pack_f+0x86>
     ff6:	76 95       	lsr	r23
     ff8:	67 95       	ror	r22
     ffa:	57 95       	ror	r21
     ffc:	47 95       	ror	r20
     ffe:	0a 94       	dec	r0
    1000:	d2 f7       	brpl	.-12     	; 0xff6 <__pack_f+0x7e>
    1002:	81 e0       	ldi	r24, 0x01	; 1
    1004:	90 e0       	ldi	r25, 0x00	; 0
    1006:	a0 e0       	ldi	r26, 0x00	; 0
    1008:	b0 e0       	ldi	r27, 0x00	; 0
    100a:	04 c0       	rjmp	.+8      	; 0x1014 <__pack_f+0x9c>
    100c:	88 0f       	add	r24, r24
    100e:	99 1f       	adc	r25, r25
    1010:	aa 1f       	adc	r26, r26
    1012:	bb 1f       	adc	r27, r27
    1014:	2a 95       	dec	r18
    1016:	d2 f7       	brpl	.-12     	; 0x100c <__pack_f+0x94>
    1018:	01 97       	sbiw	r24, 0x01	; 1
    101a:	a1 09       	sbc	r26, r1
    101c:	b1 09       	sbc	r27, r1
    101e:	8e 21       	and	r24, r14
    1020:	9f 21       	and	r25, r15
    1022:	a0 23       	and	r26, r16
    1024:	b1 23       	and	r27, r17
    1026:	00 97       	sbiw	r24, 0x00	; 0
    1028:	a1 05       	cpc	r26, r1
    102a:	b1 05       	cpc	r27, r1
    102c:	21 f0       	breq	.+8      	; 0x1036 <__pack_f+0xbe>
    102e:	81 e0       	ldi	r24, 0x01	; 1
    1030:	90 e0       	ldi	r25, 0x00	; 0
    1032:	a0 e0       	ldi	r26, 0x00	; 0
    1034:	b0 e0       	ldi	r27, 0x00	; 0
    1036:	9a 01       	movw	r18, r20
    1038:	ab 01       	movw	r20, r22
    103a:	28 2b       	or	r18, r24
    103c:	39 2b       	or	r19, r25
    103e:	4a 2b       	or	r20, r26
    1040:	5b 2b       	or	r21, r27
    1042:	da 01       	movw	r26, r20
    1044:	c9 01       	movw	r24, r18
    1046:	8f 77       	andi	r24, 0x7F	; 127
    1048:	90 70       	andi	r25, 0x00	; 0
    104a:	a0 70       	andi	r26, 0x00	; 0
    104c:	b0 70       	andi	r27, 0x00	; 0
    104e:	80 34       	cpi	r24, 0x40	; 64
    1050:	91 05       	cpc	r25, r1
    1052:	a1 05       	cpc	r26, r1
    1054:	b1 05       	cpc	r27, r1
    1056:	39 f4       	brne	.+14     	; 0x1066 <__pack_f+0xee>
    1058:	27 ff       	sbrs	r18, 7
    105a:	09 c0       	rjmp	.+18     	; 0x106e <__pack_f+0xf6>
    105c:	20 5c       	subi	r18, 0xC0	; 192
    105e:	3f 4f       	sbci	r19, 0xFF	; 255
    1060:	4f 4f       	sbci	r20, 0xFF	; 255
    1062:	5f 4f       	sbci	r21, 0xFF	; 255
    1064:	04 c0       	rjmp	.+8      	; 0x106e <__pack_f+0xf6>
    1066:	21 5c       	subi	r18, 0xC1	; 193
    1068:	3f 4f       	sbci	r19, 0xFF	; 255
    106a:	4f 4f       	sbci	r20, 0xFF	; 255
    106c:	5f 4f       	sbci	r21, 0xFF	; 255
    106e:	e0 e0       	ldi	r30, 0x00	; 0
    1070:	f0 e0       	ldi	r31, 0x00	; 0
    1072:	20 30       	cpi	r18, 0x00	; 0
    1074:	a0 e0       	ldi	r26, 0x00	; 0
    1076:	3a 07       	cpc	r19, r26
    1078:	a0 e0       	ldi	r26, 0x00	; 0
    107a:	4a 07       	cpc	r20, r26
    107c:	a0 e4       	ldi	r26, 0x40	; 64
    107e:	5a 07       	cpc	r21, r26
    1080:	10 f0       	brcs	.+4      	; 0x1086 <__pack_f+0x10e>
    1082:	e1 e0       	ldi	r30, 0x01	; 1
    1084:	f0 e0       	ldi	r31, 0x00	; 0
    1086:	79 01       	movw	r14, r18
    1088:	8a 01       	movw	r16, r20
    108a:	27 c0       	rjmp	.+78     	; 0x10da <__pack_f+0x162>
    108c:	60 38       	cpi	r22, 0x80	; 128
    108e:	71 05       	cpc	r23, r1
    1090:	64 f5       	brge	.+88     	; 0x10ea <__pack_f+0x172>
    1092:	fb 01       	movw	r30, r22
    1094:	e1 58       	subi	r30, 0x81	; 129
    1096:	ff 4f       	sbci	r31, 0xFF	; 255
    1098:	d8 01       	movw	r26, r16
    109a:	c7 01       	movw	r24, r14
    109c:	8f 77       	andi	r24, 0x7F	; 127
    109e:	90 70       	andi	r25, 0x00	; 0
    10a0:	a0 70       	andi	r26, 0x00	; 0
    10a2:	b0 70       	andi	r27, 0x00	; 0
    10a4:	80 34       	cpi	r24, 0x40	; 64
    10a6:	91 05       	cpc	r25, r1
    10a8:	a1 05       	cpc	r26, r1
    10aa:	b1 05       	cpc	r27, r1
    10ac:	39 f4       	brne	.+14     	; 0x10bc <__pack_f+0x144>
    10ae:	e7 fe       	sbrs	r14, 7
    10b0:	0d c0       	rjmp	.+26     	; 0x10cc <__pack_f+0x154>
    10b2:	80 e4       	ldi	r24, 0x40	; 64
    10b4:	90 e0       	ldi	r25, 0x00	; 0
    10b6:	a0 e0       	ldi	r26, 0x00	; 0
    10b8:	b0 e0       	ldi	r27, 0x00	; 0
    10ba:	04 c0       	rjmp	.+8      	; 0x10c4 <__pack_f+0x14c>
    10bc:	8f e3       	ldi	r24, 0x3F	; 63
    10be:	90 e0       	ldi	r25, 0x00	; 0
    10c0:	a0 e0       	ldi	r26, 0x00	; 0
    10c2:	b0 e0       	ldi	r27, 0x00	; 0
    10c4:	e8 0e       	add	r14, r24
    10c6:	f9 1e       	adc	r15, r25
    10c8:	0a 1f       	adc	r16, r26
    10ca:	1b 1f       	adc	r17, r27
    10cc:	17 ff       	sbrs	r17, 7
    10ce:	05 c0       	rjmp	.+10     	; 0x10da <__pack_f+0x162>
    10d0:	16 95       	lsr	r17
    10d2:	07 95       	ror	r16
    10d4:	f7 94       	ror	r15
    10d6:	e7 94       	ror	r14
    10d8:	31 96       	adiw	r30, 0x01	; 1
    10da:	87 e0       	ldi	r24, 0x07	; 7
    10dc:	16 95       	lsr	r17
    10de:	07 95       	ror	r16
    10e0:	f7 94       	ror	r15
    10e2:	e7 94       	ror	r14
    10e4:	8a 95       	dec	r24
    10e6:	d1 f7       	brne	.-12     	; 0x10dc <__pack_f+0x164>
    10e8:	05 c0       	rjmp	.+10     	; 0x10f4 <__pack_f+0x17c>
    10ea:	ee 24       	eor	r14, r14
    10ec:	ff 24       	eor	r15, r15
    10ee:	87 01       	movw	r16, r14
    10f0:	ef ef       	ldi	r30, 0xFF	; 255
    10f2:	f0 e0       	ldi	r31, 0x00	; 0
    10f4:	6e 2f       	mov	r22, r30
    10f6:	67 95       	ror	r22
    10f8:	66 27       	eor	r22, r22
    10fa:	67 95       	ror	r22
    10fc:	90 2f       	mov	r25, r16
    10fe:	9f 77       	andi	r25, 0x7F	; 127
    1100:	d7 94       	ror	r13
    1102:	dd 24       	eor	r13, r13
    1104:	d7 94       	ror	r13
    1106:	8e 2f       	mov	r24, r30
    1108:	86 95       	lsr	r24
    110a:	49 2f       	mov	r20, r25
    110c:	46 2b       	or	r20, r22
    110e:	58 2f       	mov	r21, r24
    1110:	5d 29       	or	r21, r13
    1112:	b7 01       	movw	r22, r14
    1114:	ca 01       	movw	r24, r20
    1116:	1f 91       	pop	r17
    1118:	0f 91       	pop	r16
    111a:	ff 90       	pop	r15
    111c:	ef 90       	pop	r14
    111e:	df 90       	pop	r13
    1120:	08 95       	ret

00001122 <__unpack_f>:
    1122:	fc 01       	movw	r30, r24
    1124:	db 01       	movw	r26, r22
    1126:	40 81       	ld	r20, Z
    1128:	51 81       	ldd	r21, Z+1	; 0x01
    112a:	22 81       	ldd	r18, Z+2	; 0x02
    112c:	62 2f       	mov	r22, r18
    112e:	6f 77       	andi	r22, 0x7F	; 127
    1130:	70 e0       	ldi	r23, 0x00	; 0
    1132:	22 1f       	adc	r18, r18
    1134:	22 27       	eor	r18, r18
    1136:	22 1f       	adc	r18, r18
    1138:	93 81       	ldd	r25, Z+3	; 0x03
    113a:	89 2f       	mov	r24, r25
    113c:	88 0f       	add	r24, r24
    113e:	82 2b       	or	r24, r18
    1140:	28 2f       	mov	r18, r24
    1142:	30 e0       	ldi	r19, 0x00	; 0
    1144:	99 1f       	adc	r25, r25
    1146:	99 27       	eor	r25, r25
    1148:	99 1f       	adc	r25, r25
    114a:	11 96       	adiw	r26, 0x01	; 1
    114c:	9c 93       	st	X, r25
    114e:	11 97       	sbiw	r26, 0x01	; 1
    1150:	21 15       	cp	r18, r1
    1152:	31 05       	cpc	r19, r1
    1154:	a9 f5       	brne	.+106    	; 0x11c0 <__unpack_f+0x9e>
    1156:	41 15       	cp	r20, r1
    1158:	51 05       	cpc	r21, r1
    115a:	61 05       	cpc	r22, r1
    115c:	71 05       	cpc	r23, r1
    115e:	11 f4       	brne	.+4      	; 0x1164 <__unpack_f+0x42>
    1160:	82 e0       	ldi	r24, 0x02	; 2
    1162:	37 c0       	rjmp	.+110    	; 0x11d2 <__unpack_f+0xb0>
    1164:	82 e8       	ldi	r24, 0x82	; 130
    1166:	9f ef       	ldi	r25, 0xFF	; 255
    1168:	13 96       	adiw	r26, 0x03	; 3
    116a:	9c 93       	st	X, r25
    116c:	8e 93       	st	-X, r24
    116e:	12 97       	sbiw	r26, 0x02	; 2
    1170:	9a 01       	movw	r18, r20
    1172:	ab 01       	movw	r20, r22
    1174:	67 e0       	ldi	r22, 0x07	; 7
    1176:	22 0f       	add	r18, r18
    1178:	33 1f       	adc	r19, r19
    117a:	44 1f       	adc	r20, r20
    117c:	55 1f       	adc	r21, r21
    117e:	6a 95       	dec	r22
    1180:	d1 f7       	brne	.-12     	; 0x1176 <__unpack_f+0x54>
    1182:	83 e0       	ldi	r24, 0x03	; 3
    1184:	8c 93       	st	X, r24
    1186:	0d c0       	rjmp	.+26     	; 0x11a2 <__unpack_f+0x80>
    1188:	22 0f       	add	r18, r18
    118a:	33 1f       	adc	r19, r19
    118c:	44 1f       	adc	r20, r20
    118e:	55 1f       	adc	r21, r21
    1190:	12 96       	adiw	r26, 0x02	; 2
    1192:	8d 91       	ld	r24, X+
    1194:	9c 91       	ld	r25, X
    1196:	13 97       	sbiw	r26, 0x03	; 3
    1198:	01 97       	sbiw	r24, 0x01	; 1
    119a:	13 96       	adiw	r26, 0x03	; 3
    119c:	9c 93       	st	X, r25
    119e:	8e 93       	st	-X, r24
    11a0:	12 97       	sbiw	r26, 0x02	; 2
    11a2:	20 30       	cpi	r18, 0x00	; 0
    11a4:	80 e0       	ldi	r24, 0x00	; 0
    11a6:	38 07       	cpc	r19, r24
    11a8:	80 e0       	ldi	r24, 0x00	; 0
    11aa:	48 07       	cpc	r20, r24
    11ac:	80 e4       	ldi	r24, 0x40	; 64
    11ae:	58 07       	cpc	r21, r24
    11b0:	58 f3       	brcs	.-42     	; 0x1188 <__unpack_f+0x66>
    11b2:	14 96       	adiw	r26, 0x04	; 4
    11b4:	2d 93       	st	X+, r18
    11b6:	3d 93       	st	X+, r19
    11b8:	4d 93       	st	X+, r20
    11ba:	5c 93       	st	X, r21
    11bc:	17 97       	sbiw	r26, 0x07	; 7
    11be:	08 95       	ret
    11c0:	2f 3f       	cpi	r18, 0xFF	; 255
    11c2:	31 05       	cpc	r19, r1
    11c4:	79 f4       	brne	.+30     	; 0x11e4 <__unpack_f+0xc2>
    11c6:	41 15       	cp	r20, r1
    11c8:	51 05       	cpc	r21, r1
    11ca:	61 05       	cpc	r22, r1
    11cc:	71 05       	cpc	r23, r1
    11ce:	19 f4       	brne	.+6      	; 0x11d6 <__unpack_f+0xb4>
    11d0:	84 e0       	ldi	r24, 0x04	; 4
    11d2:	8c 93       	st	X, r24
    11d4:	08 95       	ret
    11d6:	64 ff       	sbrs	r22, 4
    11d8:	03 c0       	rjmp	.+6      	; 0x11e0 <__unpack_f+0xbe>
    11da:	81 e0       	ldi	r24, 0x01	; 1
    11dc:	8c 93       	st	X, r24
    11de:	12 c0       	rjmp	.+36     	; 0x1204 <__unpack_f+0xe2>
    11e0:	1c 92       	st	X, r1
    11e2:	10 c0       	rjmp	.+32     	; 0x1204 <__unpack_f+0xe2>
    11e4:	2f 57       	subi	r18, 0x7F	; 127
    11e6:	30 40       	sbci	r19, 0x00	; 0
    11e8:	13 96       	adiw	r26, 0x03	; 3
    11ea:	3c 93       	st	X, r19
    11ec:	2e 93       	st	-X, r18
    11ee:	12 97       	sbiw	r26, 0x02	; 2
    11f0:	83 e0       	ldi	r24, 0x03	; 3
    11f2:	8c 93       	st	X, r24
    11f4:	87 e0       	ldi	r24, 0x07	; 7
    11f6:	44 0f       	add	r20, r20
    11f8:	55 1f       	adc	r21, r21
    11fa:	66 1f       	adc	r22, r22
    11fc:	77 1f       	adc	r23, r23
    11fe:	8a 95       	dec	r24
    1200:	d1 f7       	brne	.-12     	; 0x11f6 <__unpack_f+0xd4>
    1202:	70 64       	ori	r23, 0x40	; 64
    1204:	14 96       	adiw	r26, 0x04	; 4
    1206:	4d 93       	st	X+, r20
    1208:	5d 93       	st	X+, r21
    120a:	6d 93       	st	X+, r22
    120c:	7c 93       	st	X, r23
    120e:	17 97       	sbiw	r26, 0x07	; 7
    1210:	08 95       	ret

00001212 <__fpcmp_parts_f>:
    1212:	1f 93       	push	r17
    1214:	dc 01       	movw	r26, r24
    1216:	fb 01       	movw	r30, r22
    1218:	9c 91       	ld	r25, X
    121a:	92 30       	cpi	r25, 0x02	; 2
    121c:	08 f4       	brcc	.+2      	; 0x1220 <__fpcmp_parts_f+0xe>
    121e:	47 c0       	rjmp	.+142    	; 0x12ae <__fpcmp_parts_f+0x9c>
    1220:	80 81       	ld	r24, Z
    1222:	82 30       	cpi	r24, 0x02	; 2
    1224:	08 f4       	brcc	.+2      	; 0x1228 <__fpcmp_parts_f+0x16>
    1226:	43 c0       	rjmp	.+134    	; 0x12ae <__fpcmp_parts_f+0x9c>
    1228:	94 30       	cpi	r25, 0x04	; 4
    122a:	51 f4       	brne	.+20     	; 0x1240 <__fpcmp_parts_f+0x2e>
    122c:	11 96       	adiw	r26, 0x01	; 1
    122e:	1c 91       	ld	r17, X
    1230:	84 30       	cpi	r24, 0x04	; 4
    1232:	99 f5       	brne	.+102    	; 0x129a <__fpcmp_parts_f+0x88>
    1234:	81 81       	ldd	r24, Z+1	; 0x01
    1236:	68 2f       	mov	r22, r24
    1238:	70 e0       	ldi	r23, 0x00	; 0
    123a:	61 1b       	sub	r22, r17
    123c:	71 09       	sbc	r23, r1
    123e:	3f c0       	rjmp	.+126    	; 0x12be <__fpcmp_parts_f+0xac>
    1240:	84 30       	cpi	r24, 0x04	; 4
    1242:	21 f0       	breq	.+8      	; 0x124c <__fpcmp_parts_f+0x3a>
    1244:	92 30       	cpi	r25, 0x02	; 2
    1246:	31 f4       	brne	.+12     	; 0x1254 <__fpcmp_parts_f+0x42>
    1248:	82 30       	cpi	r24, 0x02	; 2
    124a:	b9 f1       	breq	.+110    	; 0x12ba <__fpcmp_parts_f+0xa8>
    124c:	81 81       	ldd	r24, Z+1	; 0x01
    124e:	88 23       	and	r24, r24
    1250:	89 f1       	breq	.+98     	; 0x12b4 <__fpcmp_parts_f+0xa2>
    1252:	2d c0       	rjmp	.+90     	; 0x12ae <__fpcmp_parts_f+0x9c>
    1254:	11 96       	adiw	r26, 0x01	; 1
    1256:	1c 91       	ld	r17, X
    1258:	11 97       	sbiw	r26, 0x01	; 1
    125a:	82 30       	cpi	r24, 0x02	; 2
    125c:	f1 f0       	breq	.+60     	; 0x129a <__fpcmp_parts_f+0x88>
    125e:	81 81       	ldd	r24, Z+1	; 0x01
    1260:	18 17       	cp	r17, r24
    1262:	d9 f4       	brne	.+54     	; 0x129a <__fpcmp_parts_f+0x88>
    1264:	12 96       	adiw	r26, 0x02	; 2
    1266:	2d 91       	ld	r18, X+
    1268:	3c 91       	ld	r19, X
    126a:	13 97       	sbiw	r26, 0x03	; 3
    126c:	82 81       	ldd	r24, Z+2	; 0x02
    126e:	93 81       	ldd	r25, Z+3	; 0x03
    1270:	82 17       	cp	r24, r18
    1272:	93 07       	cpc	r25, r19
    1274:	94 f0       	brlt	.+36     	; 0x129a <__fpcmp_parts_f+0x88>
    1276:	28 17       	cp	r18, r24
    1278:	39 07       	cpc	r19, r25
    127a:	bc f0       	brlt	.+46     	; 0x12aa <__fpcmp_parts_f+0x98>
    127c:	14 96       	adiw	r26, 0x04	; 4
    127e:	8d 91       	ld	r24, X+
    1280:	9d 91       	ld	r25, X+
    1282:	0d 90       	ld	r0, X+
    1284:	bc 91       	ld	r27, X
    1286:	a0 2d       	mov	r26, r0
    1288:	24 81       	ldd	r18, Z+4	; 0x04
    128a:	35 81       	ldd	r19, Z+5	; 0x05
    128c:	46 81       	ldd	r20, Z+6	; 0x06
    128e:	57 81       	ldd	r21, Z+7	; 0x07
    1290:	28 17       	cp	r18, r24
    1292:	39 07       	cpc	r19, r25
    1294:	4a 07       	cpc	r20, r26
    1296:	5b 07       	cpc	r21, r27
    1298:	18 f4       	brcc	.+6      	; 0x12a0 <__fpcmp_parts_f+0x8e>
    129a:	11 23       	and	r17, r17
    129c:	41 f0       	breq	.+16     	; 0x12ae <__fpcmp_parts_f+0x9c>
    129e:	0a c0       	rjmp	.+20     	; 0x12b4 <__fpcmp_parts_f+0xa2>
    12a0:	82 17       	cp	r24, r18
    12a2:	93 07       	cpc	r25, r19
    12a4:	a4 07       	cpc	r26, r20
    12a6:	b5 07       	cpc	r27, r21
    12a8:	40 f4       	brcc	.+16     	; 0x12ba <__fpcmp_parts_f+0xa8>
    12aa:	11 23       	and	r17, r17
    12ac:	19 f0       	breq	.+6      	; 0x12b4 <__fpcmp_parts_f+0xa2>
    12ae:	61 e0       	ldi	r22, 0x01	; 1
    12b0:	70 e0       	ldi	r23, 0x00	; 0
    12b2:	05 c0       	rjmp	.+10     	; 0x12be <__fpcmp_parts_f+0xac>
    12b4:	6f ef       	ldi	r22, 0xFF	; 255
    12b6:	7f ef       	ldi	r23, 0xFF	; 255
    12b8:	02 c0       	rjmp	.+4      	; 0x12be <__fpcmp_parts_f+0xac>
    12ba:	60 e0       	ldi	r22, 0x00	; 0
    12bc:	70 e0       	ldi	r23, 0x00	; 0
    12be:	cb 01       	movw	r24, r22
    12c0:	1f 91       	pop	r17
    12c2:	08 95       	ret

000012c4 <__prologue_saves__>:
    12c4:	2f 92       	push	r2
    12c6:	3f 92       	push	r3
    12c8:	4f 92       	push	r4
    12ca:	5f 92       	push	r5
    12cc:	6f 92       	push	r6
    12ce:	7f 92       	push	r7
    12d0:	8f 92       	push	r8
    12d2:	9f 92       	push	r9
    12d4:	af 92       	push	r10
    12d6:	bf 92       	push	r11
    12d8:	cf 92       	push	r12
    12da:	df 92       	push	r13
    12dc:	ef 92       	push	r14
    12de:	ff 92       	push	r15
    12e0:	0f 93       	push	r16
    12e2:	1f 93       	push	r17
    12e4:	cf 93       	push	r28
    12e6:	df 93       	push	r29
    12e8:	cd b7       	in	r28, 0x3d	; 61
    12ea:	de b7       	in	r29, 0x3e	; 62
    12ec:	ca 1b       	sub	r28, r26
    12ee:	db 0b       	sbc	r29, r27
    12f0:	0f b6       	in	r0, 0x3f	; 63
    12f2:	f8 94       	cli
    12f4:	de bf       	out	0x3e, r29	; 62
    12f6:	0f be       	out	0x3f, r0	; 63
    12f8:	cd bf       	out	0x3d, r28	; 61
    12fa:	09 94       	ijmp

000012fc <__epilogue_restores__>:
    12fc:	2a 88       	ldd	r2, Y+18	; 0x12
    12fe:	39 88       	ldd	r3, Y+17	; 0x11
    1300:	48 88       	ldd	r4, Y+16	; 0x10
    1302:	5f 84       	ldd	r5, Y+15	; 0x0f
    1304:	6e 84       	ldd	r6, Y+14	; 0x0e
    1306:	7d 84       	ldd	r7, Y+13	; 0x0d
    1308:	8c 84       	ldd	r8, Y+12	; 0x0c
    130a:	9b 84       	ldd	r9, Y+11	; 0x0b
    130c:	aa 84       	ldd	r10, Y+10	; 0x0a
    130e:	b9 84       	ldd	r11, Y+9	; 0x09
    1310:	c8 84       	ldd	r12, Y+8	; 0x08
    1312:	df 80       	ldd	r13, Y+7	; 0x07
    1314:	ee 80       	ldd	r14, Y+6	; 0x06
    1316:	fd 80       	ldd	r15, Y+5	; 0x05
    1318:	0c 81       	ldd	r16, Y+4	; 0x04
    131a:	1b 81       	ldd	r17, Y+3	; 0x03
    131c:	aa 81       	ldd	r26, Y+2	; 0x02
    131e:	b9 81       	ldd	r27, Y+1	; 0x01
    1320:	ce 0f       	add	r28, r30
    1322:	d1 1d       	adc	r29, r1
    1324:	0f b6       	in	r0, 0x3f	; 63
    1326:	f8 94       	cli
    1328:	de bf       	out	0x3e, r29	; 62
    132a:	0f be       	out	0x3f, r0	; 63
    132c:	cd bf       	out	0x3d, r28	; 61
    132e:	ed 01       	movw	r28, r26
    1330:	08 95       	ret

00001332 <_exit>:
    1332:	f8 94       	cli

00001334 <__stop_program>:
    1334:	ff cf       	rjmp	.-2      	; 0x1334 <__stop_program>
