

================================================================
== Vivado HLS Report for 'LDPC_buff'
================================================================
* Date:           Mon Sep 30 16:33:20 2019

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        LDCP_data_buffer_mult
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.33|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+----------------+-----+-----+-----+-----+----------+
        |                                    |                |  Latency  |  Interval | Pipeline |
        |              Instance              |     Module     | min | max | min | max |   Type   |
        +------------------------------------+----------------+-----+-----+-----+-----+----------+
        |StgValue_87_write_raw_data_fu_556   |write_raw_data  |    0|    0|    1|    1| function |
        |StgValue_117_write_raw_data_fu_589  |write_raw_data  |    0|    0|    1|    1| function |
        |StgValue_150_write_raw_data_fu_622  |write_raw_data  |    0|    0|    1|    1| function |
        |StgValue_173_write_raw_data_fu_655  |write_raw_data  |    0|    0|    1|    1| function |
        +------------------------------------+----------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 7.33ns
ST_1: StgValue_2 (36)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8 %data_in), !map !61

ST_1: StgValue_3 (37)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset), !map !67

ST_1: StgValue_4 (38)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %raw_dat0), !map !71

ST_1: StgValue_5 (39)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %raw_dat1), !map !77

ST_1: StgValue_6 (40)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %raw_dat2), !map !81

ST_1: StgValue_7 (41)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %raw_dat3), !map !85

ST_1: StgValue_8 (42)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat4), !map !89

ST_1: StgValue_9 (43)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat5), !map !95

ST_1: StgValue_10 (44)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat6), !map !99

ST_1: StgValue_11 (45)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat7), !map !103

ST_1: StgValue_12 (46)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat8), !map !107

ST_1: StgValue_13 (47)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat9), !map !111

ST_1: StgValue_14 (48)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat10), !map !115

ST_1: StgValue_15 (49)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i16 %numbits_V), !map !119

ST_1: StgValue_16 (50)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %overrun), !map !123

ST_1: StgValue_17 (51)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %full), !map !127

ST_1: StgValue_18 (52)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i1 %write_r), !map !131

ST_1: StgValue_19 (53)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i2 %deran_V), !map !135

ST_1: StgValue_20 (54)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %mux), !map !139

ST_1: StgValue_21 (55)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i1 %decode_done), !map !143

ST_1: StgValue_22 (56)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(i1* %decode_start), !map !147

ST_1: StgValue_23 (57)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(i1 %decode_ready), !map !151

ST_1: StgValue_24 (58)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(i1 %decode_done_b), !map !155

ST_1: StgValue_25 (59)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap(i1* %decode_start_b), !map !159

ST_1: StgValue_26 (60)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap(i1 %decode_ready_b), !map !163

ST_1: StgValue_27 (61)  [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecBitsMap(i8* %deran_data), !map !167

ST_1: StgValue_28 (62)  [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecBitsMap(i16* %cur_write_pos_V), !map !171

ST_1: StgValue_29 (63)  [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecBitsMap(i1 %out_mux), !map !175

ST_1: StgValue_30 (64)  [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @LDPC_buff_str) nounwind

ST_1: out_mux_read (65)  [1/1] 0.00ns
:29  %out_mux_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %out_mux)

ST_1: decode_ready_b_read (66)  [1/1] 0.00ns
:30  %decode_ready_b_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %decode_ready_b)

ST_1: decode_done_b_read (67)  [1/1] 0.00ns
:31  %decode_done_b_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %decode_done_b)

ST_1: decode_ready_read (68)  [1/1] 0.00ns
:32  %decode_ready_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %decode_ready)

ST_1: decode_done_read (69)  [1/1] 0.00ns
:33  %decode_done_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %decode_done)

ST_1: deran_V_read (70)  [1/1] 0.00ns
:34  %deran_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %deran_V)

ST_1: write_read (71)  [1/1] 0.00ns
:35  %write_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %write_r)

ST_1: numbits_V_read (72)  [1/1] 0.00ns
:36  %numbits_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %numbits_V)

ST_1: reset_read (73)  [1/1] 0.00ns
:37  %reset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %reset)

ST_1: data_in_read (74)  [1/1] 0.00ns
:38  %data_in_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %data_in)

ST_1: StgValue_41 (75)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:41
:39  call void (...)* @_ssdm_op_SpecInterface(i1* %mux, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_42 (76)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:41
:40  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: write_pos_load (77)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:76
:41  %write_pos_load = load i16* @write_pos, align 2

ST_1: ccsds_V_load (78)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:80
:42  %ccsds_V_load = load i16* @ccsds_V, align 2

ST_1: mux_pos_load (79)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:99
:43  %mux_pos_load = load i1* @mux_pos, align 1

ST_1: StgValue_46 (80)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:47
:44  br i1 %reset_read, label %1, label %_ifconv

ST_1: StgValue_47 (82)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:49
_ifconv:0  store i16 -1, i16* @write_pos, align 2

ST_1: StgValue_48 (83)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:50
_ifconv:1  store i16 0, i16* @pos_r, align 2

ST_1: StgValue_49 (84)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:51
_ifconv:2  store i16 0, i16* @mem, align 2

ST_1: tmp_14 (85)  [1/1] 1.55ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:54
_ifconv:3  %tmp_14 = icmp eq i16 %numbits_V_read, 1536

ST_1: tmp_15 (86)  [1/1] 1.55ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:56
_ifconv:4  %tmp_15 = icmp eq i16 %numbits_V_read, 6144

ST_1: tmp_16 (87)  [1/1] 1.55ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:58
_ifconv:5  %tmp_16 = icmp eq i16 %numbits_V_read, 8192

ST_1: sel_tmp2 (88)  [1/1] 1.55ns
_ifconv:6  %sel_tmp2 = icmp ne i16 %numbits_V_read, 5120

ST_1: sel_tmp3 (89)  [1/1] 1.55ns
_ifconv:7  %sel_tmp3 = icmp ne i16 %numbits_V_read, 2048

ST_1: sel_tmp4 (90)  [1/1] 0.84ns
_ifconv:8  %sel_tmp4 = and i1 %sel_tmp2, %sel_tmp3

ST_1: sel_tmp5 (91)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:54
_ifconv:9  %sel_tmp5 = and i1 %sel_tmp4, %tmp_14

ST_1: sel_tmp (92)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:54 (grouped into LUT with out node or_cond)
_ifconv:10  %sel_tmp = xor i1 %tmp_14, true

ST_1: tmp (93)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:56 (grouped into LUT with out node or_cond)
_ifconv:11  %tmp = and i1 %tmp_15, %sel_tmp

ST_1: sel_tmp1 (94)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:56 (grouped into LUT with out node or_cond)
_ifconv:12  %sel_tmp1 = and i1 %tmp, %sel_tmp4

ST_1: sel_tmp6 (95)  [1/1] 1.55ns
_ifconv:13  %sel_tmp6 = icmp eq i16 %numbits_V_read, 5120

ST_1: sel_tmp7 (96)  [1/1] 1.55ns
_ifconv:14  %sel_tmp7 = icmp eq i16 %numbits_V_read, 2048

ST_1: sel_tmp8 (97)  [1/1] 0.84ns
_ifconv:15  %sel_tmp8 = or i1 %sel_tmp6, %sel_tmp7

ST_1: newSel_cast_cast (98)  [1/1] 0.00ns (grouped into LUT with out node newSel2)
_ifconv:16  %newSel_cast_cast = select i1 %sel_tmp8, i12 512, i12 1024

ST_1: or_cond (99)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:56 (out node of the LUT)
_ifconv:17  %or_cond = or i1 %sel_tmp8, %sel_tmp1

ST_1: newSel (100)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:54 (grouped into LUT with out node newSel2)
_ifconv:18  %newSel = select i1 %sel_tmp5, i12 256, i12 -2048

ST_1: or_cond1 (101)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:54 (grouped into LUT with out node newSel2)
_ifconv:19  %or_cond1 = or i1 %sel_tmp5, %tmp_16

ST_1: newSel1 (102)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:56 (grouped into LUT with out node newSel2)
_ifconv:20  %newSel1 = select i1 %or_cond, i12 %newSel_cast_cast, i12 %newSel

ST_1: or_cond2 (103)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:56 (grouped into LUT with out node newSel2)
_ifconv:21  %or_cond2 = or i1 %or_cond, %or_cond1

ST_1: newSel2 (104)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:56 (out node of the LUT)
_ifconv:22  %newSel2 = select i1 %or_cond2, i12 %newSel1, i12 128

ST_1: StgValue_70 (105)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:53
_ifconv:23  store i12 %newSel2, i12* @trig, align 2

ST_1: StgValue_71 (106)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:65
_ifconv:24  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 false)

ST_1: StgValue_72 (107)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:66
_ifconv:25  call void @_ssdm_op_Write.ap_auto.i1P(i1* %full, i1 false)

ST_1: StgValue_73 (108)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:68
_ifconv:26  store i1 %out_mux_read, i1* @mux_pos, align 1

ST_1: StgValue_74 (109)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:69
_ifconv:27  call void @_ssdm_op_Write.ap_none.i1P(i1* %mux, i1 %out_mux_read)

ST_1: StgValue_75 (110)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:72
_ifconv:28  br label %._crit_edge341

ST_1: StgValue_76 (112)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:73
:0  br i1 %write_read, label %2, label %._crit_edge341

ST_1: tmp_s (114)  [1/1] 1.46ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:76
:0  %tmp_s = add i16 %write_pos_load, 1

ST_1: StgValue_78 (115)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:76
:1  store i16 %tmp_s, i16* @write_pos, align 2

ST_1: irig_load (116)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:120
:2  %irig_load = load i32* @irig, align 4

ST_1: StgValue_80 (117)  [1/1] 1.24ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:77
:3  switch i2 %deran_V_read, label %20 [
    i2 1, label %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14
    i2 -2, label %8
    i2 -1, label %14
  ]

ST_1: tmp_12 (119)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:120 (grouped into LUT with out node data_in_1)
:0  %tmp_12 = trunc i32 %irig_load to i14

ST_1: tmp_5 (120)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:120 (grouped into LUT with out node data_in_1)
:1  %tmp_5 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %irig_load, i32 1, i32 14)

ST_1: tmp_31_cast (121)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:164 (grouped into LUT with out node data_in_1)
:2  %tmp_31_cast = xor i14 %tmp_12, %tmp_5

ST_1: tmp_13 (122)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:168 (grouped into LUT with out node data_in_1)
:3  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_31_cast, i32 13)

ST_1: data_in_assign_2 (123)  [1/1] 1.34ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:169
:4  %data_in_assign_2 = sub i8 0, %data_in_read

ST_1: data_in_1 (124)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:168 (out node of the LUT)
:5  %data_in_1 = select i1 %tmp_13, i8 %data_in_assign_2, i8 %data_in_read

ST_1: StgValue_87 (125)  [1/1] 2.33ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:173
:6  call fastcc void @write_raw_data(i8 signext %data_in_1, [2048 x i8]* %raw_dat0, [2048 x i8]* %raw_dat1, [2048 x i8]* %raw_dat2, [2048 x i8]* %raw_dat3, [1024 x i8]* %raw_dat4, [1024 x i8]* %raw_dat5, [1024 x i8]* %raw_dat6, [1024 x i8]* %raw_dat7, [1024 x i8]* %raw_dat8, [1024 x i8]* %raw_dat9, [1024 x i8]* %raw_dat10)

ST_1: tmp_33_cast (126)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:176
:7  %tmp_33_cast = sext i16 %tmp_s to i17

ST_1: lhs_V_4_cast (127)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:176
:8  %lhs_V_4_cast = zext i16 %numbits_V_read to i17

ST_1: r_V_5 (128)  [1/1] 1.46ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:176
:9  %r_V_5 = add i17 -1, %lhs_V_4_cast

ST_1: tmp_20 (129)  [1/1] 1.56ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:176
:10  %tmp_20 = icmp eq i17 %tmp_33_cast, %r_V_5

ST_1: StgValue_92 (130)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:176
:11  br i1 %tmp_20, label %15, label %._crit_edge348

ST_1: StgValue_93 (132)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:178
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %full, i1 true)

ST_1: StgValue_94 (133)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:181
:1  br i1 %mux_pos_load, label %18, label %16

ST_1: StgValue_95 (135)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:184
:0  br i1 %decode_done_b_read, label %._crit_edge349, label %17

ST_1: StgValue_96 (137)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:185
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

ST_1: StgValue_97 (138)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:185
:1  br label %._crit_edge349

ST_1: StgValue_98 (140)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:186
._crit_edge349:0  br label %._crit_edge348

ST_1: StgValue_99 (142)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:190
:0  br i1 %decode_done_read, label %._crit_edge350, label %19

ST_1: StgValue_100 (144)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:191
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

ST_1: StgValue_101 (145)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:191
:1  br label %._crit_edge350

ST_1: StgValue_102 (147)  [1/1] 1.09ns
._crit_edge350:0  br label %._crit_edge348

ST_1: decode_start_flag_5 (149)  [1/1] 0.00ns
._crit_edge348:0  %decode_start_flag_5 = phi i1 [ false, %14 ], [ false, %._crit_edge350 ], [ true, %._crit_edge349 ]

ST_1: decode_start_b_flag_5 (150)  [1/1] 0.00ns
._crit_edge348:1  %decode_start_b_flag_5 = phi i1 [ false, %14 ], [ true, %._crit_edge350 ], [ false, %._crit_edge349 ]

ST_1: tmp_24 (151)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:195
._crit_edge348:2  %tmp_24 = shl i32 %irig_load, 1

ST_1: tmp_25 (152)  [1/1] 1.38ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:197
._crit_edge348:3  %tmp_25 = icmp sgt i8 %data_in_read, 0

ST_1: tmp_26 (153)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:198 (grouped into LUT with out node storemerge3)
._crit_edge348:4  %tmp_26 = or i32 %tmp_24, 1

ST_1: storemerge3 (154)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:197 (out node of the LUT)
._crit_edge348:5  %storemerge3 = select i1 %tmp_25, i32 %tmp_26, i32 %tmp_24

ST_1: StgValue_109 (155)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:195
._crit_edge348:6  store i32 %storemerge3, i32* @irig, align 4

ST_1: StgValue_110 (156)  [1/1] 1.30ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:199
._crit_edge348:7  br label %._crit_edge352

ST_1: tmp_10 (158)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:120 (grouped into LUT with out node data_in_s)
:0  %tmp_10 = trunc i32 %irig_load to i14

ST_1: tmp_3 (159)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:120 (grouped into LUT with out node data_in_s)
:1  %tmp_3 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %irig_load, i32 1, i32 14)

ST_1: tmp_25_cast (160)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:123 (grouped into LUT with out node data_in_s)
:2  %tmp_25_cast = xor i14 %tmp_10, %tmp_3

ST_1: tmp_11 (161)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:127 (grouped into LUT with out node data_in_s)
:3  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_25_cast, i32 13)

ST_1: data_in_assign_1 (162)  [1/1] 1.34ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:128
:4  %data_in_assign_1 = sub i8 0, %data_in_read

ST_1: data_in_s (163)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:127 (out node of the LUT)
:5  %data_in_s = select i1 %tmp_11, i8 %data_in_assign_1, i8 %data_in_read

ST_1: StgValue_117 (164)  [1/1] 2.33ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:132
:6  call fastcc void @write_raw_data(i8 signext %data_in_s, [2048 x i8]* %raw_dat0, [2048 x i8]* %raw_dat1, [2048 x i8]* %raw_dat2, [2048 x i8]* %raw_dat3, [1024 x i8]* %raw_dat4, [1024 x i8]* %raw_dat5, [1024 x i8]* %raw_dat6, [1024 x i8]* %raw_dat7, [1024 x i8]* %raw_dat8, [1024 x i8]* %raw_dat9, [1024 x i8]* %raw_dat10)

ST_1: tmp_27_cast (165)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:135
:7  %tmp_27_cast = sext i16 %tmp_s to i17

ST_1: lhs_V_3_cast (166)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:135
:8  %lhs_V_3_cast = zext i16 %numbits_V_read to i17

ST_1: r_V_4 (167)  [1/1] 1.46ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:135
:9  %r_V_4 = add i17 -1, %lhs_V_3_cast

ST_1: tmp_19 (168)  [1/1] 1.56ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:135
:10  %tmp_19 = icmp eq i17 %tmp_27_cast, %r_V_4

ST_1: StgValue_122 (169)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:135
:11  br i1 %tmp_19, label %9, label %._crit_edge344

ST_1: StgValue_123 (171)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:137
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %full, i1 true)

ST_1: StgValue_124 (172)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:140
:1  br i1 %mux_pos_load, label %12, label %10

ST_1: StgValue_125 (174)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:143
:0  br i1 %decode_done_b_read, label %._crit_edge345, label %11

ST_1: StgValue_126 (176)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:144
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

ST_1: StgValue_127 (177)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:144
:1  br label %._crit_edge345

ST_1: StgValue_128 (179)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:145
._crit_edge345:0  br label %._crit_edge344

ST_1: StgValue_129 (181)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:149
:0  br i1 %decode_done_read, label %._crit_edge346, label %13

ST_1: StgValue_130 (183)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:150
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

ST_1: StgValue_131 (184)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:150
:1  br label %._crit_edge346

ST_1: StgValue_132 (186)  [1/1] 1.09ns
._crit_edge346:0  br label %._crit_edge344

ST_1: decode_start_flag_3 (188)  [1/1] 0.00ns
._crit_edge344:0  %decode_start_flag_3 = phi i1 [ false, %8 ], [ false, %._crit_edge346 ], [ true, %._crit_edge345 ]

ST_1: decode_start_b_flag_3 (189)  [1/1] 0.00ns
._crit_edge344:1  %decode_start_b_flag_3 = phi i1 [ false, %8 ], [ true, %._crit_edge346 ], [ false, %._crit_edge345 ]

ST_1: tmp_21 (190)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:154
._crit_edge344:2  %tmp_21 = shl i32 %irig_load, 1

ST_1: tmp_22 (191)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:156 (grouped into LUT with out node storemerge2)
._crit_edge344:3  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %data_in_read, i32 7)

ST_1: tmp_23 (192)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:157 (grouped into LUT with out node storemerge2)
._crit_edge344:4  %tmp_23 = or i32 %tmp_21, 1

ST_1: storemerge2 (193)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:156 (out node of the LUT)
._crit_edge344:5  %storemerge2 = select i1 %tmp_22, i32 %tmp_23, i32 %tmp_21

ST_1: StgValue_139 (194)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:154
._crit_edge344:6  store i32 %storemerge2, i32* @irig, align 4

ST_1: StgValue_140 (195)  [1/1] 1.30ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:158
._crit_edge344:7  br label %._crit_edge352

ST_1: r_V_6 (197)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:80
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:0  %r_V_6 = trunc i16 %ccsds_V_load to i1

ST_1: tmp_4 (198)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:81 (grouped into LUT with out node new_bit)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:1  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %ccsds_V_load, i32 3)

ST_1: tmp_8 (199)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:82 (grouped into LUT with out node new_bit)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:2  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %ccsds_V_load, i32 5)

ST_1: r_V_7 (200)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:83 (grouped into LUT with out node new_bit)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:3  %r_V_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %ccsds_V_load, i32 7)

ST_1: tmp1 (201)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:84 (grouped into LUT with out node new_bit)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:4  %tmp1 = xor i1 %r_V_7, %r_V_6

ST_1: r_V_s (202)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:84 (grouped into LUT with out node new_bit)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:5  %r_V_s = xor i1 %tmp_8, %tmp_4

ST_1: new_bit (203)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:84 (out node of the LUT)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:6  %new_bit = xor i1 %r_V_s, %tmp1

ST_1: data_in_assign (204)  [1/1] 1.34ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:87
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:7  %data_in_assign = sub i8 0, %data_in_read

ST_1: irig_data (205)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:86
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:8  %irig_data = select i1 %r_V_6, i8 %data_in_assign, i8 %data_in_read

ST_1: StgValue_150 (206)  [1/1] 2.33ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:91
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:9  call fastcc void @write_raw_data(i8 signext %irig_data, [2048 x i8]* %raw_dat0, [2048 x i8]* %raw_dat1, [2048 x i8]* %raw_dat2, [2048 x i8]* %raw_dat3, [1024 x i8]* %raw_dat4, [1024 x i8]* %raw_dat5, [1024 x i8]* %raw_dat6, [1024 x i8]* %raw_dat7, [1024 x i8]* %raw_dat8, [1024 x i8]* %raw_dat9, [1024 x i8]* %raw_dat10)

ST_1: tmp_21_cast (207)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:94
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:10  %tmp_21_cast = sext i16 %tmp_s to i17

ST_1: lhs_V_2_cast (208)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:94
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:11  %lhs_V_2_cast = zext i16 %numbits_V_read to i17

ST_1: r_V_3 (209)  [1/1] 1.46ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:94
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:12  %r_V_3 = add i17 -1, %lhs_V_2_cast

ST_1: tmp_18 (210)  [1/1] 1.56ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:94
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:13  %tmp_18 = icmp eq i17 %tmp_21_cast, %r_V_3

ST_1: StgValue_155 (211)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:94
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:14  br i1 %tmp_18, label %3, label %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge

ST_1: StgValue_156 (213)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:96
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %full, i1 true)

ST_1: StgValue_157 (214)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:99
:1  br i1 %mux_pos_load, label %6, label %4

ST_1: StgValue_158 (216)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:102
:0  br i1 %decode_done_b_read, label %._crit_edge342, label %5

ST_1: StgValue_159 (218)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:103
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

ST_1: StgValue_160 (219)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:103
:1  br label %._crit_edge342

ST_1: StgValue_161 (221)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:104
._crit_edge342:0  br label %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge

ST_1: StgValue_162 (223)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:108
:0  br i1 %decode_done_read, label %._crit_edge343, label %7

ST_1: StgValue_163 (225)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:109
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

ST_1: StgValue_164 (226)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:109
:1  br label %._crit_edge343

ST_1: StgValue_165 (228)  [1/1] 1.09ns
._crit_edge343:0  br label %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge

ST_1: decode_start_flag_1 (230)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:0  %decode_start_flag_1 = phi i1 [ false, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14 ], [ false, %._crit_edge343 ], [ true, %._crit_edge342 ]

ST_1: decode_start_b_flag_1 (231)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:1  %decode_start_b_flag_1 = phi i1 [ false, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14 ], [ true, %._crit_edge343 ], [ false, %._crit_edge342 ]

ST_1: p_4 (232)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:114 (grouped into LUT with out node tmp_7)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:2  %p_4 = or i16 %ccsds_V_load, 256

ST_1: tmp_1 (233)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:116 (grouped into LUT with out node tmp_7)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:3  %tmp_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_4, i32 1, i32 15)

ST_1: tmp_6 (234)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:116 (grouped into LUT with out node tmp_7)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:4  %tmp_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %ccsds_V_load, i32 1, i32 15)

ST_1: tmp_7 (235)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:113 (out node of the LUT)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:5  %tmp_7 = select i1 %new_bit, i15 %tmp_1, i15 %tmp_6

ST_1: StgValue_172 (236)  [1/1] 1.30ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:117
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:6  br label %._crit_edge352

ST_1: StgValue_173 (238)  [1/1] 2.33ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:204
:0  call fastcc void @write_raw_data(i8 signext %data_in_read, [2048 x i8]* %raw_dat0, [2048 x i8]* %raw_dat1, [2048 x i8]* %raw_dat2, [2048 x i8]* %raw_dat3, [1024 x i8]* %raw_dat4, [1024 x i8]* %raw_dat5, [1024 x i8]* %raw_dat6, [1024 x i8]* %raw_dat7, [1024 x i8]* %raw_dat8, [1024 x i8]* %raw_dat9, [1024 x i8]* %raw_dat10)

ST_1: tmp_15_cast (239)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:207
:1  %tmp_15_cast = sext i16 %tmp_s to i17

ST_1: lhs_V_cast (240)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:207
:2  %lhs_V_cast = zext i16 %numbits_V_read to i17

ST_1: r_V (241)  [1/1] 1.46ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:207
:3  %r_V = add i17 %lhs_V_cast, -1

ST_1: tmp_17 (242)  [1/1] 1.56ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:207
:4  %tmp_17 = icmp eq i17 %tmp_15_cast, %r_V

ST_1: StgValue_178 (243)  [1/1] 1.30ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:207
:5  br i1 %tmp_17, label %21, label %._crit_edge352

ST_1: StgValue_179 (245)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:209
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %full, i1 true)

ST_1: StgValue_180 (246)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:212
:1  br i1 %mux_pos_load, label %24, label %22

ST_1: StgValue_181 (248)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:215
:0  br i1 %decode_done_b_read, label %._crit_edge353, label %23

ST_1: StgValue_182 (250)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:216
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

ST_1: StgValue_183 (251)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:216
:1  br label %._crit_edge353

ST_1: StgValue_184 (253)  [1/1] 1.30ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:217
._crit_edge353:0  br label %._crit_edge352

ST_1: StgValue_185 (255)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:221
:0  br i1 %decode_done_read, label %._crit_edge354, label %25

ST_1: StgValue_186 (257)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:222
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

ST_1: StgValue_187 (258)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:222
:1  br label %._crit_edge354

ST_1: StgValue_188 (260)  [1/1] 1.30ns
._crit_edge354:0  br label %._crit_edge352

ST_1: ccsds_V_flag (262)  [1/1] 0.00ns
._crit_edge352:0  %ccsds_V_flag = phi i1 [ false, %._crit_edge348 ], [ false, %._crit_edge344 ], [ true, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge ], [ false, %._crit_edge353 ], [ false, %._crit_edge354 ], [ false, %20 ]

ST_1: ccsds_V_new (263)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:113
._crit_edge352:1  %ccsds_V_new = phi i15 [ undef, %._crit_edge348 ], [ undef, %._crit_edge344 ], [ %tmp_7, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge ], [ undef, %._crit_edge353 ], [ undef, %._crit_edge354 ], [ undef, %20 ]

ST_1: decode_start_flag_8 (264)  [1/1] 0.00ns
._crit_edge352:2  %decode_start_flag_8 = phi i1 [ %decode_start_flag_5, %._crit_edge348 ], [ %decode_start_flag_3, %._crit_edge344 ], [ %decode_start_flag_1, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge ], [ true, %._crit_edge353 ], [ false, %._crit_edge354 ], [ false, %20 ]

ST_1: decode_start_b_flag_8 (265)  [1/1] 0.00ns
._crit_edge352:3  %decode_start_b_flag_8 = phi i1 [ %decode_start_b_flag_5, %._crit_edge348 ], [ %decode_start_b_flag_3, %._crit_edge344 ], [ %decode_start_b_flag_1, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge ], [ false, %._crit_edge353 ], [ true, %._crit_edge354 ], [ false, %20 ]

ST_1: p_3 (266)  [1/1] 0.00ns
._crit_edge352:4  %p_3 = phi i8 [ %data_in_1, %._crit_edge348 ], [ %data_in_s, %._crit_edge344 ], [ %irig_data, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge ], [ %data_in_read, %._crit_edge353 ], [ %data_in_read, %._crit_edge354 ], [ %data_in_read, %20 ]

ST_1: ccsds_V_new_cast (267)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:229
._crit_edge352:5  %ccsds_V_new_cast = zext i15 %ccsds_V_new to i16

ST_1: StgValue_195 (268)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:229
._crit_edge352:6  call void @_ssdm_op_Write.ap_auto.i8P(i8* %deran_data, i8 %p_3)

ST_1: StgValue_196 (269)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:230
._crit_edge352:7  br label %._crit_edge341

ST_1: val_assign (271)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:76
._crit_edge341:0  %val_assign = phi i16 [ -1, %_ifconv ], [ %tmp_s, %._crit_edge352 ], [ %write_pos_load, %1 ]

ST_1: ccsds_V_flag_2 (272)  [1/1] 0.00ns
._crit_edge341:1  %ccsds_V_flag_2 = phi i1 [ true, %_ifconv ], [ %ccsds_V_flag, %._crit_edge352 ], [ false, %1 ]

ST_1: ccsds_V_new_2 (273)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:229
._crit_edge341:2  %ccsds_V_new_2 = phi i16 [ 255, %_ifconv ], [ %ccsds_V_new_cast, %._crit_edge352 ], [ undef, %1 ]

ST_1: decode_start_flag_s (274)  [1/1] 0.00ns
._crit_edge341:3  %decode_start_flag_s = phi i1 [ false, %_ifconv ], [ %decode_start_flag_8, %._crit_edge352 ], [ false, %1 ]

ST_1: decode_start_b_flag_s (275)  [1/1] 0.00ns
._crit_edge341:4  %decode_start_b_flag_s = phi i1 [ false, %_ifconv ], [ %decode_start_b_flag_8, %._crit_edge352 ], [ false, %1 ]

ST_1: StgValue_202 (276)  [1/1] 0.00ns
._crit_edge341:5  br i1 %ccsds_V_flag_2, label %mergeST, label %.new

ST_1: StgValue_203 (278)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:63
mergeST:0  store i16 %ccsds_V_new_2, i16* @ccsds_V, align 2

ST_1: StgValue_204 (279)  [1/1] 0.00ns
mergeST:1  br label %.new

ST_1: decode_start_flag_2 (281)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:234
.new:0  %decode_start_flag_2 = or i1 %decode_start_flag_s, %decode_ready_read

ST_1: not_decode_ready (282)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:234
.new:1  %not_decode_ready = xor i1 %decode_ready_read, true

ST_1: StgValue_207 (283)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:234
.new:2  br i1 %decode_start_flag_2, label %mergeST1, label %._crit_edge355.new

ST_1: StgValue_208 (285)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:101
mergeST1:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %decode_start, i1 %not_decode_ready)

ST_1: StgValue_209 (286)  [1/1] 0.00ns
mergeST1:1  br label %._crit_edge355.new

ST_1: decode_start_b_flag_2 (288)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:237
._crit_edge355.new:0  %decode_start_b_flag_2 = or i1 %decode_start_b_flag_s, %decode_ready_b_read

ST_1: not_decode_ready_b (289)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:237
._crit_edge355.new:1  %not_decode_ready_b = xor i1 %decode_ready_b_read, true

ST_1: StgValue_212 (290)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:241
._crit_edge355.new:2  call void @_ssdm_op_Write.ap_auto.i16P(i16* %cur_write_pos_V, i16 %val_assign)

ST_1: StgValue_213 (291)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:237
._crit_edge355.new:3  br i1 %decode_start_b_flag_2, label %mergeST2, label %._crit_edge356.new

ST_1: StgValue_214 (293)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:107
mergeST2:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %decode_start_b, i1 %not_decode_ready_b)

ST_1: StgValue_215 (294)  [1/1] 0.00ns
mergeST2:1  br label %._crit_edge356.new

ST_1: StgValue_216 (296)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:243
._crit_edge356.new:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ raw_dat0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ raw_dat1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ raw_dat2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ raw_dat3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ raw_dat4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ raw_dat5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ raw_dat6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ raw_dat7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ raw_dat8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ raw_dat9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ raw_dat10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ numbits_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ overrun]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ full]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ write_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ deran_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ decode_done]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ decode_start]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ decode_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ decode_done_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ decode_start_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ decode_ready_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ deran_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cur_write_pos_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_mux]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ write_pos]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ccsds_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mux_pos]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pos_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mem]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ trig]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ irig]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2            (specbitsmap  ) [ 00]
StgValue_3            (specbitsmap  ) [ 00]
StgValue_4            (specbitsmap  ) [ 00]
StgValue_5            (specbitsmap  ) [ 00]
StgValue_6            (specbitsmap  ) [ 00]
StgValue_7            (specbitsmap  ) [ 00]
StgValue_8            (specbitsmap  ) [ 00]
StgValue_9            (specbitsmap  ) [ 00]
StgValue_10           (specbitsmap  ) [ 00]
StgValue_11           (specbitsmap  ) [ 00]
StgValue_12           (specbitsmap  ) [ 00]
StgValue_13           (specbitsmap  ) [ 00]
StgValue_14           (specbitsmap  ) [ 00]
StgValue_15           (specbitsmap  ) [ 00]
StgValue_16           (specbitsmap  ) [ 00]
StgValue_17           (specbitsmap  ) [ 00]
StgValue_18           (specbitsmap  ) [ 00]
StgValue_19           (specbitsmap  ) [ 00]
StgValue_20           (specbitsmap  ) [ 00]
StgValue_21           (specbitsmap  ) [ 00]
StgValue_22           (specbitsmap  ) [ 00]
StgValue_23           (specbitsmap  ) [ 00]
StgValue_24           (specbitsmap  ) [ 00]
StgValue_25           (specbitsmap  ) [ 00]
StgValue_26           (specbitsmap  ) [ 00]
StgValue_27           (specbitsmap  ) [ 00]
StgValue_28           (specbitsmap  ) [ 00]
StgValue_29           (specbitsmap  ) [ 00]
StgValue_30           (spectopmodule) [ 00]
out_mux_read          (read         ) [ 00]
decode_ready_b_read   (read         ) [ 00]
decode_done_b_read    (read         ) [ 01]
decode_ready_read     (read         ) [ 00]
decode_done_read      (read         ) [ 01]
deran_V_read          (read         ) [ 01]
write_read            (read         ) [ 01]
numbits_V_read        (read         ) [ 00]
reset_read            (read         ) [ 01]
data_in_read          (read         ) [ 00]
StgValue_41           (specinterface) [ 00]
StgValue_42           (specpipeline ) [ 00]
write_pos_load        (load         ) [ 00]
ccsds_V_load          (load         ) [ 00]
mux_pos_load          (load         ) [ 01]
StgValue_46           (br           ) [ 00]
StgValue_47           (store        ) [ 00]
StgValue_48           (store        ) [ 00]
StgValue_49           (store        ) [ 00]
tmp_14                (icmp         ) [ 00]
tmp_15                (icmp         ) [ 00]
tmp_16                (icmp         ) [ 00]
sel_tmp2              (icmp         ) [ 00]
sel_tmp3              (icmp         ) [ 00]
sel_tmp4              (and          ) [ 00]
sel_tmp5              (and          ) [ 00]
sel_tmp               (xor          ) [ 00]
tmp                   (and          ) [ 00]
sel_tmp1              (and          ) [ 00]
sel_tmp6              (icmp         ) [ 00]
sel_tmp7              (icmp         ) [ 00]
sel_tmp8              (or           ) [ 00]
newSel_cast_cast      (select       ) [ 00]
or_cond               (or           ) [ 01]
newSel                (select       ) [ 00]
or_cond1              (or           ) [ 00]
newSel1               (select       ) [ 00]
or_cond2              (or           ) [ 01]
newSel2               (select       ) [ 00]
StgValue_70           (store        ) [ 00]
StgValue_71           (write        ) [ 00]
StgValue_72           (write        ) [ 00]
StgValue_73           (store        ) [ 00]
StgValue_74           (write        ) [ 00]
StgValue_75           (br           ) [ 00]
StgValue_76           (br           ) [ 00]
tmp_s                 (add          ) [ 00]
StgValue_78           (store        ) [ 00]
irig_load             (load         ) [ 00]
StgValue_80           (switch       ) [ 00]
tmp_12                (trunc        ) [ 00]
tmp_5                 (partselect   ) [ 00]
tmp_31_cast           (xor          ) [ 00]
tmp_13                (bitselect    ) [ 01]
data_in_assign_2      (sub          ) [ 00]
data_in_1             (select       ) [ 00]
StgValue_87           (call         ) [ 00]
tmp_33_cast           (sext         ) [ 00]
lhs_V_4_cast          (zext         ) [ 00]
r_V_5                 (add          ) [ 00]
tmp_20                (icmp         ) [ 01]
StgValue_92           (br           ) [ 00]
StgValue_93           (write        ) [ 00]
StgValue_94           (br           ) [ 00]
StgValue_95           (br           ) [ 00]
StgValue_96           (write        ) [ 00]
StgValue_97           (br           ) [ 00]
StgValue_98           (br           ) [ 00]
StgValue_99           (br           ) [ 00]
StgValue_100          (write        ) [ 00]
StgValue_101          (br           ) [ 00]
StgValue_102          (br           ) [ 00]
decode_start_flag_5   (phi          ) [ 00]
decode_start_b_flag_5 (phi          ) [ 00]
tmp_24                (shl          ) [ 00]
tmp_25                (icmp         ) [ 01]
tmp_26                (or           ) [ 00]
storemerge3           (select       ) [ 00]
StgValue_109          (store        ) [ 00]
StgValue_110          (br           ) [ 00]
tmp_10                (trunc        ) [ 00]
tmp_3                 (partselect   ) [ 00]
tmp_25_cast           (xor          ) [ 00]
tmp_11                (bitselect    ) [ 01]
data_in_assign_1      (sub          ) [ 00]
data_in_s             (select       ) [ 00]
StgValue_117          (call         ) [ 00]
tmp_27_cast           (sext         ) [ 00]
lhs_V_3_cast          (zext         ) [ 00]
r_V_4                 (add          ) [ 00]
tmp_19                (icmp         ) [ 01]
StgValue_122          (br           ) [ 00]
StgValue_123          (write        ) [ 00]
StgValue_124          (br           ) [ 00]
StgValue_125          (br           ) [ 00]
StgValue_126          (write        ) [ 00]
StgValue_127          (br           ) [ 00]
StgValue_128          (br           ) [ 00]
StgValue_129          (br           ) [ 00]
StgValue_130          (write        ) [ 00]
StgValue_131          (br           ) [ 00]
StgValue_132          (br           ) [ 00]
decode_start_flag_3   (phi          ) [ 00]
decode_start_b_flag_3 (phi          ) [ 00]
tmp_21                (shl          ) [ 00]
tmp_22                (bitselect    ) [ 01]
tmp_23                (or           ) [ 00]
storemerge2           (select       ) [ 00]
StgValue_139          (store        ) [ 00]
StgValue_140          (br           ) [ 00]
r_V_6                 (trunc        ) [ 01]
tmp_4                 (bitselect    ) [ 00]
tmp_8                 (bitselect    ) [ 00]
r_V_7                 (bitselect    ) [ 00]
tmp1                  (xor          ) [ 00]
r_V_s                 (xor          ) [ 00]
new_bit               (xor          ) [ 01]
data_in_assign        (sub          ) [ 00]
irig_data             (select       ) [ 00]
StgValue_150          (call         ) [ 00]
tmp_21_cast           (sext         ) [ 00]
lhs_V_2_cast          (zext         ) [ 00]
r_V_3                 (add          ) [ 00]
tmp_18                (icmp         ) [ 01]
StgValue_155          (br           ) [ 00]
StgValue_156          (write        ) [ 00]
StgValue_157          (br           ) [ 00]
StgValue_158          (br           ) [ 00]
StgValue_159          (write        ) [ 00]
StgValue_160          (br           ) [ 00]
StgValue_161          (br           ) [ 00]
StgValue_162          (br           ) [ 00]
StgValue_163          (write        ) [ 00]
StgValue_164          (br           ) [ 00]
StgValue_165          (br           ) [ 00]
decode_start_flag_1   (phi          ) [ 00]
decode_start_b_flag_1 (phi          ) [ 00]
p_4                   (or           ) [ 00]
tmp_1                 (partselect   ) [ 00]
tmp_6                 (partselect   ) [ 00]
tmp_7                 (select       ) [ 00]
StgValue_172          (br           ) [ 00]
StgValue_173          (call         ) [ 00]
tmp_15_cast           (sext         ) [ 00]
lhs_V_cast            (zext         ) [ 00]
r_V                   (add          ) [ 00]
tmp_17                (icmp         ) [ 01]
StgValue_178          (br           ) [ 00]
StgValue_179          (write        ) [ 00]
StgValue_180          (br           ) [ 00]
StgValue_181          (br           ) [ 00]
StgValue_182          (write        ) [ 00]
StgValue_183          (br           ) [ 00]
StgValue_184          (br           ) [ 00]
StgValue_185          (br           ) [ 00]
StgValue_186          (write        ) [ 00]
StgValue_187          (br           ) [ 00]
StgValue_188          (br           ) [ 00]
ccsds_V_flag          (phi          ) [ 00]
ccsds_V_new           (phi          ) [ 00]
decode_start_flag_8   (phi          ) [ 00]
decode_start_b_flag_8 (phi          ) [ 00]
p_3                   (phi          ) [ 00]
ccsds_V_new_cast      (zext         ) [ 00]
StgValue_195          (write        ) [ 00]
StgValue_196          (br           ) [ 00]
val_assign            (phi          ) [ 00]
ccsds_V_flag_2        (phi          ) [ 01]
ccsds_V_new_2         (phi          ) [ 00]
decode_start_flag_s   (phi          ) [ 00]
decode_start_b_flag_s (phi          ) [ 00]
StgValue_202          (br           ) [ 00]
StgValue_203          (store        ) [ 00]
StgValue_204          (br           ) [ 00]
decode_start_flag_2   (or           ) [ 01]
not_decode_ready      (xor          ) [ 00]
StgValue_207          (br           ) [ 00]
StgValue_208          (write        ) [ 00]
StgValue_209          (br           ) [ 00]
decode_start_b_flag_2 (or           ) [ 01]
not_decode_ready_b    (xor          ) [ 00]
StgValue_212          (write        ) [ 00]
StgValue_213          (br           ) [ 00]
StgValue_214          (write        ) [ 00]
StgValue_215          (br           ) [ 00]
StgValue_216          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="raw_dat0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_dat0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="raw_dat1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_dat1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="raw_dat2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_dat2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="raw_dat3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_dat3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="raw_dat4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_dat4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="raw_dat5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_dat5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="raw_dat6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_dat6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="raw_dat7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_dat7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="raw_dat8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_dat8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="raw_dat9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_dat9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="raw_dat10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_dat10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="numbits_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numbits_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="overrun">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="overrun"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="full">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="write_r">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_r"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="deran_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deran_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="mux">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="decode_done">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode_done"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="decode_start">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode_start"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="decode_ready">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode_ready"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="decode_done_b">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode_done_b"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="decode_start_b">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode_start_b"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="decode_ready_b">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode_ready_b"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="deran_data">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deran_data"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="cur_write_pos_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cur_write_pos_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="out_mux">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_mux"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="write_pos">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pos"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="ccsds_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ccsds_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="mux_pos">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_pos"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="pos_r">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pos_r"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="mem">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="trig">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trig"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="irig">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="irig"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LDPC_buff_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_raw_data"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="178" class="1004" name="out_mux_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_mux_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="decode_ready_b_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="decode_ready_b_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="decode_done_b_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="decode_done_b_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="decode_ready_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="decode_ready_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="decode_done_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="decode_done_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="deran_V_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="deran_V_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="write_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="numbits_V_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numbits_V_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="reset_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="data_in_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_write_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_71/1 StgValue_96/1 StgValue_100/1 StgValue_126/1 StgValue_130/1 StgValue_159/1 StgValue_163/1 StgValue_182/1 StgValue_186/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_72/1 StgValue_93/1 StgValue_123/1 StgValue_156/1 StgValue_179/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="StgValue_74_write_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_74/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="StgValue_195_write_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_195/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="StgValue_208_write_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_208/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="StgValue_212_write_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="0" index="2" bw="16" slack="0"/>
<pin id="282" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_212/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="StgValue_214_write_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="0" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_214/1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="decode_start_flag_5_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="decode_start_flag_5 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="decode_start_flag_5_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="4" bw="1" slack="0"/>
<pin id="301" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="decode_start_flag_5/1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="decode_start_b_flag_5_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="decode_start_b_flag_5 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="decode_start_b_flag_5_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="4" bw="1" slack="0"/>
<pin id="315" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="decode_start_b_flag_5/1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="decode_start_flag_3_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="decode_start_flag_3 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="decode_start_flag_3_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="4" bw="1" slack="0"/>
<pin id="329" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="decode_start_flag_3/1 "/>
</bind>
</comp>

<comp id="334" class="1005" name="decode_start_b_flag_3_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="decode_start_b_flag_3 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="decode_start_b_flag_3_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="4" bw="1" slack="0"/>
<pin id="343" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="decode_start_b_flag_3/1 "/>
</bind>
</comp>

<comp id="348" class="1005" name="decode_start_flag_1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="decode_start_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="decode_start_flag_1_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="4" bw="1" slack="0"/>
<pin id="357" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="decode_start_flag_1/1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="decode_start_b_flag_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="decode_start_b_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="decode_start_b_flag_1_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="4" bw="1" slack="0"/>
<pin id="371" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="decode_start_b_flag_1/1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="ccsds_V_flag_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ccsds_V_flag (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="ccsds_V_flag_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="4" bw="1" slack="0"/>
<pin id="385" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="6" bw="1" slack="0"/>
<pin id="387" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="8" bw="1" slack="0"/>
<pin id="389" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="10" bw="1" slack="0"/>
<pin id="391" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="12" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ccsds_V_flag/1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="ccsds_V_new_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="401" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opset="ccsds_V_new (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="ccsds_V_new_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="4" bw="15" slack="0"/>
<pin id="408" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="6" bw="1" slack="0"/>
<pin id="410" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="8" bw="1" slack="0"/>
<pin id="412" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="10" bw="1" slack="0"/>
<pin id="414" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="12" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ccsds_V_new/1 "/>
</bind>
</comp>

<comp id="421" class="1005" name="decode_start_flag_8_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="decode_start_flag_8 (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="decode_start_flag_8_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="4" bw="1" slack="0"/>
<pin id="430" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="6" bw="1" slack="0"/>
<pin id="432" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="8" bw="1" slack="0"/>
<pin id="434" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="10" bw="1" slack="0"/>
<pin id="436" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="12" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="decode_start_flag_8/1 "/>
</bind>
</comp>

<comp id="444" class="1005" name="decode_start_b_flag_8_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="446" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="decode_start_b_flag_8 (phireg) "/>
</bind>
</comp>

<comp id="447" class="1004" name="decode_start_b_flag_8_phi_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="452" dir="0" index="4" bw="1" slack="0"/>
<pin id="453" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="6" bw="1" slack="0"/>
<pin id="455" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="8" bw="1" slack="0"/>
<pin id="457" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="10" bw="1" slack="0"/>
<pin id="459" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="12" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="decode_start_b_flag_8/1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="p_3_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="469" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_3 (phireg) "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_3_phi_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="8" slack="0"/>
<pin id="474" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="475" dir="0" index="4" bw="8" slack="0"/>
<pin id="476" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="6" bw="8" slack="0"/>
<pin id="478" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="8" bw="8" slack="0"/>
<pin id="480" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="10" bw="8" slack="0"/>
<pin id="482" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_3/1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="val_assign_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="490" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="491" class="1004" name="val_assign_phi_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="16" slack="0"/>
<pin id="495" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="496" dir="0" index="4" bw="16" slack="0"/>
<pin id="497" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/1 "/>
</bind>
</comp>

<comp id="501" class="1005" name="ccsds_V_flag_2_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="503" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ccsds_V_flag_2 (phireg) "/>
</bind>
</comp>

<comp id="504" class="1004" name="ccsds_V_flag_2_phi_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="4" bw="1" slack="0"/>
<pin id="510" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ccsds_V_flag_2/1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="ccsds_V_new_2_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="517" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="ccsds_V_new_2 (phireg) "/>
</bind>
</comp>

<comp id="518" class="1004" name="ccsds_V_new_2_phi_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="0"/>
<pin id="520" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="15" slack="0"/>
<pin id="522" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="4" bw="1" slack="0"/>
<pin id="524" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ccsds_V_new_2/1 "/>
</bind>
</comp>

<comp id="528" class="1005" name="decode_start_flag_s_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="530" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="decode_start_flag_s (phireg) "/>
</bind>
</comp>

<comp id="531" class="1004" name="decode_start_flag_s_phi_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="536" dir="0" index="4" bw="1" slack="0"/>
<pin id="537" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="decode_start_flag_s/1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="decode_start_b_flag_s_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="decode_start_b_flag_s (phireg) "/>
</bind>
</comp>

<comp id="545" class="1004" name="decode_start_b_flag_s_phi_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="4" bw="1" slack="0"/>
<pin id="551" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="decode_start_b_flag_s/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="StgValue_87_write_raw_data_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="0" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="0"/>
<pin id="559" dir="0" index="2" bw="8" slack="0"/>
<pin id="560" dir="0" index="3" bw="8" slack="0"/>
<pin id="561" dir="0" index="4" bw="8" slack="0"/>
<pin id="562" dir="0" index="5" bw="8" slack="0"/>
<pin id="563" dir="0" index="6" bw="8" slack="0"/>
<pin id="564" dir="0" index="7" bw="8" slack="0"/>
<pin id="565" dir="0" index="8" bw="8" slack="0"/>
<pin id="566" dir="0" index="9" bw="8" slack="0"/>
<pin id="567" dir="0" index="10" bw="8" slack="0"/>
<pin id="568" dir="0" index="11" bw="8" slack="0"/>
<pin id="569" dir="0" index="12" bw="8" slack="0"/>
<pin id="570" dir="0" index="13" bw="16" slack="0"/>
<pin id="571" dir="0" index="14" bw="16" slack="0"/>
<pin id="572" dir="0" index="15" bw="12" slack="0"/>
<pin id="573" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_87/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="StgValue_117_write_raw_data_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="0" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="0"/>
<pin id="592" dir="0" index="2" bw="8" slack="0"/>
<pin id="593" dir="0" index="3" bw="8" slack="0"/>
<pin id="594" dir="0" index="4" bw="8" slack="0"/>
<pin id="595" dir="0" index="5" bw="8" slack="0"/>
<pin id="596" dir="0" index="6" bw="8" slack="0"/>
<pin id="597" dir="0" index="7" bw="8" slack="0"/>
<pin id="598" dir="0" index="8" bw="8" slack="0"/>
<pin id="599" dir="0" index="9" bw="8" slack="0"/>
<pin id="600" dir="0" index="10" bw="8" slack="0"/>
<pin id="601" dir="0" index="11" bw="8" slack="0"/>
<pin id="602" dir="0" index="12" bw="8" slack="0"/>
<pin id="603" dir="0" index="13" bw="16" slack="0"/>
<pin id="604" dir="0" index="14" bw="16" slack="0"/>
<pin id="605" dir="0" index="15" bw="12" slack="0"/>
<pin id="606" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_117/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="StgValue_150_write_raw_data_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="0" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="0"/>
<pin id="625" dir="0" index="2" bw="8" slack="0"/>
<pin id="626" dir="0" index="3" bw="8" slack="0"/>
<pin id="627" dir="0" index="4" bw="8" slack="0"/>
<pin id="628" dir="0" index="5" bw="8" slack="0"/>
<pin id="629" dir="0" index="6" bw="8" slack="0"/>
<pin id="630" dir="0" index="7" bw="8" slack="0"/>
<pin id="631" dir="0" index="8" bw="8" slack="0"/>
<pin id="632" dir="0" index="9" bw="8" slack="0"/>
<pin id="633" dir="0" index="10" bw="8" slack="0"/>
<pin id="634" dir="0" index="11" bw="8" slack="0"/>
<pin id="635" dir="0" index="12" bw="8" slack="0"/>
<pin id="636" dir="0" index="13" bw="16" slack="0"/>
<pin id="637" dir="0" index="14" bw="16" slack="0"/>
<pin id="638" dir="0" index="15" bw="12" slack="0"/>
<pin id="639" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_150/1 "/>
</bind>
</comp>

<comp id="655" class="1004" name="StgValue_173_write_raw_data_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="0" slack="0"/>
<pin id="657" dir="0" index="1" bw="8" slack="0"/>
<pin id="658" dir="0" index="2" bw="8" slack="0"/>
<pin id="659" dir="0" index="3" bw="8" slack="0"/>
<pin id="660" dir="0" index="4" bw="8" slack="0"/>
<pin id="661" dir="0" index="5" bw="8" slack="0"/>
<pin id="662" dir="0" index="6" bw="8" slack="0"/>
<pin id="663" dir="0" index="7" bw="8" slack="0"/>
<pin id="664" dir="0" index="8" bw="8" slack="0"/>
<pin id="665" dir="0" index="9" bw="8" slack="0"/>
<pin id="666" dir="0" index="10" bw="8" slack="0"/>
<pin id="667" dir="0" index="11" bw="8" slack="0"/>
<pin id="668" dir="0" index="12" bw="8" slack="0"/>
<pin id="669" dir="0" index="13" bw="16" slack="0"/>
<pin id="670" dir="0" index="14" bw="16" slack="0"/>
<pin id="671" dir="0" index="15" bw="12" slack="0"/>
<pin id="672" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_173/1 "/>
</bind>
</comp>

<comp id="689" class="1004" name="data_in_assign_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="8" slack="0"/>
<pin id="692" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="data_in_assign_2/1 "/>
</bind>
</comp>

<comp id="695" class="1004" name="grp_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="8" slack="0"/>
<pin id="698" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="data_in_assign_1/1 data_in_assign/1 "/>
</bind>
</comp>

<comp id="701" class="1004" name="write_pos_load_load_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="16" slack="0"/>
<pin id="703" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pos_load/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="ccsds_V_load_load_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="0"/>
<pin id="708" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ccsds_V_load/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="mux_pos_load_load_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_pos_load/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="StgValue_47_store_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="16" slack="0"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/1 "/>
</bind>
</comp>

<comp id="720" class="1004" name="StgValue_48_store_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="16" slack="0"/>
<pin id="723" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="StgValue_49_store_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="16" slack="0"/>
<pin id="729" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/1 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_14_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="0"/>
<pin id="734" dir="0" index="1" bw="12" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_15_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="16" slack="0"/>
<pin id="740" dir="0" index="1" bw="14" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_16_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="16" slack="0"/>
<pin id="746" dir="0" index="1" bw="15" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sel_tmp2_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="0"/>
<pin id="752" dir="0" index="1" bw="14" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="756" class="1004" name="sel_tmp3_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="0"/>
<pin id="758" dir="0" index="1" bw="13" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp3/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sel_tmp4_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="768" class="1004" name="sel_tmp5_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="sel_tmp_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="786" class="1004" name="sel_tmp1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/1 "/>
</bind>
</comp>

<comp id="792" class="1004" name="sel_tmp6_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="0"/>
<pin id="794" dir="0" index="1" bw="14" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp6/1 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sel_tmp7_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="0"/>
<pin id="800" dir="0" index="1" bw="13" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="804" class="1004" name="sel_tmp8_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp8/1 "/>
</bind>
</comp>

<comp id="810" class="1004" name="newSel_cast_cast_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="11" slack="0"/>
<pin id="813" dir="0" index="2" bw="12" slack="0"/>
<pin id="814" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel_cast_cast/1 "/>
</bind>
</comp>

<comp id="818" class="1004" name="or_cond_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="824" class="1004" name="newSel_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="10" slack="0"/>
<pin id="827" dir="0" index="2" bw="12" slack="0"/>
<pin id="828" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/1 "/>
</bind>
</comp>

<comp id="832" class="1004" name="or_cond1_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/1 "/>
</bind>
</comp>

<comp id="838" class="1004" name="newSel1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="12" slack="0"/>
<pin id="841" dir="0" index="2" bw="12" slack="0"/>
<pin id="842" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/1 "/>
</bind>
</comp>

<comp id="846" class="1004" name="or_cond2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/1 "/>
</bind>
</comp>

<comp id="852" class="1004" name="newSel2_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="12" slack="0"/>
<pin id="855" dir="0" index="2" bw="9" slack="0"/>
<pin id="856" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/1 "/>
</bind>
</comp>

<comp id="860" class="1004" name="StgValue_70_store_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="12" slack="0"/>
<pin id="862" dir="0" index="1" bw="12" slack="0"/>
<pin id="863" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/1 "/>
</bind>
</comp>

<comp id="866" class="1004" name="StgValue_73_store_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/1 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_s_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="0"/>
<pin id="874" dir="0" index="1" bw="1" slack="0"/>
<pin id="875" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="879" class="1004" name="StgValue_78_store_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="0"/>
<pin id="881" dir="0" index="1" bw="16" slack="0"/>
<pin id="882" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/1 "/>
</bind>
</comp>

<comp id="885" class="1004" name="irig_load_load_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="0"/>
<pin id="887" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="irig_load/1 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_12_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_5_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="14" slack="0"/>
<pin id="895" dir="0" index="1" bw="32" slack="0"/>
<pin id="896" dir="0" index="2" bw="1" slack="0"/>
<pin id="897" dir="0" index="3" bw="5" slack="0"/>
<pin id="898" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_31_cast_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="14" slack="0"/>
<pin id="905" dir="0" index="1" bw="14" slack="0"/>
<pin id="906" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_31_cast/1 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_13_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="14" slack="0"/>
<pin id="912" dir="0" index="2" bw="5" slack="0"/>
<pin id="913" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="917" class="1004" name="data_in_1_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="8" slack="0"/>
<pin id="920" dir="0" index="2" bw="8" slack="0"/>
<pin id="921" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_in_1/1 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_33_cast_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="16" slack="0"/>
<pin id="929" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_33_cast/1 "/>
</bind>
</comp>

<comp id="931" class="1004" name="lhs_V_4_cast_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="16" slack="0"/>
<pin id="933" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_4_cast/1 "/>
</bind>
</comp>

<comp id="935" class="1004" name="r_V_5_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="0" index="1" bw="16" slack="0"/>
<pin id="938" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_5/1 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_20_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="16" slack="0"/>
<pin id="943" dir="0" index="1" bw="17" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_24_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="0"/>
<pin id="949" dir="0" index="1" bw="1" slack="0"/>
<pin id="950" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_25_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="0"/>
<pin id="955" dir="0" index="1" bw="1" slack="0"/>
<pin id="956" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_26_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="965" class="1004" name="storemerge3_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="32" slack="0"/>
<pin id="968" dir="0" index="2" bw="32" slack="0"/>
<pin id="969" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge3/1 "/>
</bind>
</comp>

<comp id="973" class="1004" name="StgValue_109_store_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="0"/>
<pin id="975" dir="0" index="1" bw="32" slack="0"/>
<pin id="976" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_109/1 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_10_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="0"/>
<pin id="981" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp_3_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="14" slack="0"/>
<pin id="985" dir="0" index="1" bw="32" slack="0"/>
<pin id="986" dir="0" index="2" bw="1" slack="0"/>
<pin id="987" dir="0" index="3" bw="5" slack="0"/>
<pin id="988" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="993" class="1004" name="tmp_25_cast_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="14" slack="0"/>
<pin id="995" dir="0" index="1" bw="14" slack="0"/>
<pin id="996" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_25_cast/1 "/>
</bind>
</comp>

<comp id="999" class="1004" name="tmp_11_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="0" index="1" bw="14" slack="0"/>
<pin id="1002" dir="0" index="2" bw="5" slack="0"/>
<pin id="1003" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="data_in_s_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="0"/>
<pin id="1009" dir="0" index="1" bw="8" slack="0"/>
<pin id="1010" dir="0" index="2" bw="8" slack="0"/>
<pin id="1011" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_in_s/1 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="tmp_27_cast_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="16" slack="0"/>
<pin id="1019" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_cast/1 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="lhs_V_3_cast_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="16" slack="0"/>
<pin id="1023" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_3_cast/1 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="r_V_4_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="0" index="1" bw="16" slack="0"/>
<pin id="1028" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="tmp_19_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="16" slack="0"/>
<pin id="1033" dir="0" index="1" bw="17" slack="0"/>
<pin id="1034" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_21_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="0"/>
<pin id="1039" dir="0" index="1" bw="1" slack="0"/>
<pin id="1040" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="tmp_22_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="0"/>
<pin id="1045" dir="0" index="1" bw="8" slack="0"/>
<pin id="1046" dir="0" index="2" bw="4" slack="0"/>
<pin id="1047" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_23_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="0"/>
<pin id="1053" dir="0" index="1" bw="1" slack="0"/>
<pin id="1054" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="storemerge2_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="32" slack="0"/>
<pin id="1060" dir="0" index="2" bw="32" slack="0"/>
<pin id="1061" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge2/1 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="StgValue_139_store_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="0"/>
<pin id="1067" dir="0" index="1" bw="32" slack="0"/>
<pin id="1068" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_139/1 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="r_V_6_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="16" slack="0"/>
<pin id="1073" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="tmp_4_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="0"/>
<pin id="1077" dir="0" index="1" bw="16" slack="0"/>
<pin id="1078" dir="0" index="2" bw="3" slack="0"/>
<pin id="1079" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="tmp_8_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="0"/>
<pin id="1085" dir="0" index="1" bw="16" slack="0"/>
<pin id="1086" dir="0" index="2" bw="4" slack="0"/>
<pin id="1087" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="r_V_7_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1093" dir="0" index="1" bw="16" slack="0"/>
<pin id="1094" dir="0" index="2" bw="4" slack="0"/>
<pin id="1095" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="r_V_7/1 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp1_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="0"/>
<pin id="1101" dir="0" index="1" bw="1" slack="0"/>
<pin id="1102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="r_V_s_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="0"/>
<pin id="1107" dir="0" index="1" bw="1" slack="0"/>
<pin id="1108" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_s/1 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="new_bit_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="0"/>
<pin id="1113" dir="0" index="1" bw="1" slack="0"/>
<pin id="1114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="new_bit/1 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="irig_data_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="0"/>
<pin id="1119" dir="0" index="1" bw="8" slack="0"/>
<pin id="1120" dir="0" index="2" bw="8" slack="0"/>
<pin id="1121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="irig_data/1 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp_21_cast_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="16" slack="0"/>
<pin id="1129" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/1 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="lhs_V_2_cast_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="16" slack="0"/>
<pin id="1133" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_2_cast/1 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="r_V_3_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="0"/>
<pin id="1137" dir="0" index="1" bw="16" slack="0"/>
<pin id="1138" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="tmp_18_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="16" slack="0"/>
<pin id="1143" dir="0" index="1" bw="17" slack="0"/>
<pin id="1144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="p_4_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="16" slack="0"/>
<pin id="1149" dir="0" index="1" bw="10" slack="0"/>
<pin id="1150" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_4/1 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="tmp_1_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="15" slack="0"/>
<pin id="1155" dir="0" index="1" bw="16" slack="0"/>
<pin id="1156" dir="0" index="2" bw="1" slack="0"/>
<pin id="1157" dir="0" index="3" bw="5" slack="0"/>
<pin id="1158" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="tmp_6_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="15" slack="0"/>
<pin id="1165" dir="0" index="1" bw="16" slack="0"/>
<pin id="1166" dir="0" index="2" bw="1" slack="0"/>
<pin id="1167" dir="0" index="3" bw="5" slack="0"/>
<pin id="1168" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="tmp_7_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="0"/>
<pin id="1175" dir="0" index="1" bw="15" slack="0"/>
<pin id="1176" dir="0" index="2" bw="15" slack="0"/>
<pin id="1177" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="tmp_15_cast_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="16" slack="0"/>
<pin id="1184" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/1 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="lhs_V_cast_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="16" slack="0"/>
<pin id="1188" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/1 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="r_V_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="16" slack="0"/>
<pin id="1192" dir="0" index="1" bw="1" slack="0"/>
<pin id="1193" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="tmp_17_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="16" slack="0"/>
<pin id="1198" dir="0" index="1" bw="17" slack="0"/>
<pin id="1199" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="ccsds_V_new_cast_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="15" slack="0"/>
<pin id="1204" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ccsds_V_new_cast/1 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="StgValue_203_store_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="16" slack="0"/>
<pin id="1209" dir="0" index="1" bw="16" slack="0"/>
<pin id="1210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_203/1 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="decode_start_flag_2_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="1" slack="0"/>
<pin id="1216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="decode_start_flag_2/1 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="not_decode_ready_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="0"/>
<pin id="1221" dir="0" index="1" bw="1" slack="0"/>
<pin id="1222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_decode_ready/1 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="decode_start_b_flag_2_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="0"/>
<pin id="1228" dir="0" index="1" bw="1" slack="0"/>
<pin id="1229" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="decode_start_b_flag_2/1 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="not_decode_ready_b_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="0"/>
<pin id="1234" dir="0" index="1" bw="1" slack="0"/>
<pin id="1235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_decode_ready_b/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="182"><net_src comp="76" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="76" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="48" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="76" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="76" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="76" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="78" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="76" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="80" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="76" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="2" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="82" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="124" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="126" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="251"><net_src comp="124" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="126" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="259"><net_src comp="128" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="178" pin="2"/><net_sink comp="254" pin=2"/></net>

<net id="262"><net_src comp="112" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="263"><net_src comp="112" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="269"><net_src comp="170" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="124" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="176" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="124" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="303"><net_src comp="126" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="126" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="112" pin="0"/><net_sink comp="295" pin=4"/></net>

<net id="317"><net_src comp="126" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="112" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="126" pin="0"/><net_sink comp="309" pin=4"/></net>

<net id="331"><net_src comp="126" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="126" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="112" pin="0"/><net_sink comp="323" pin=4"/></net>

<net id="345"><net_src comp="126" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="112" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="347"><net_src comp="126" pin="0"/><net_sink comp="337" pin=4"/></net>

<net id="359"><net_src comp="126" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="126" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="112" pin="0"/><net_sink comp="351" pin=4"/></net>

<net id="373"><net_src comp="126" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="112" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="375"><net_src comp="126" pin="0"/><net_sink comp="365" pin=4"/></net>

<net id="393"><net_src comp="126" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="394"><net_src comp="126" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="395"><net_src comp="112" pin="0"/><net_sink comp="379" pin=4"/></net>

<net id="396"><net_src comp="126" pin="0"/><net_sink comp="379" pin=6"/></net>

<net id="397"><net_src comp="126" pin="0"/><net_sink comp="379" pin=8"/></net>

<net id="398"><net_src comp="126" pin="0"/><net_sink comp="379" pin=10"/></net>

<net id="416"><net_src comp="168" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="417"><net_src comp="168" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="418"><net_src comp="168" pin="0"/><net_sink comp="402" pin=6"/></net>

<net id="419"><net_src comp="168" pin="0"/><net_sink comp="402" pin=8"/></net>

<net id="420"><net_src comp="168" pin="0"/><net_sink comp="402" pin=10"/></net>

<net id="438"><net_src comp="295" pin="6"/><net_sink comp="424" pin=0"/></net>

<net id="439"><net_src comp="323" pin="6"/><net_sink comp="424" pin=2"/></net>

<net id="440"><net_src comp="351" pin="6"/><net_sink comp="424" pin=4"/></net>

<net id="441"><net_src comp="112" pin="0"/><net_sink comp="424" pin=6"/></net>

<net id="442"><net_src comp="126" pin="0"/><net_sink comp="424" pin=8"/></net>

<net id="443"><net_src comp="126" pin="0"/><net_sink comp="424" pin=10"/></net>

<net id="461"><net_src comp="309" pin="6"/><net_sink comp="447" pin=0"/></net>

<net id="462"><net_src comp="337" pin="6"/><net_sink comp="447" pin=2"/></net>

<net id="463"><net_src comp="365" pin="6"/><net_sink comp="447" pin=4"/></net>

<net id="464"><net_src comp="126" pin="0"/><net_sink comp="447" pin=6"/></net>

<net id="465"><net_src comp="112" pin="0"/><net_sink comp="447" pin=8"/></net>

<net id="466"><net_src comp="126" pin="0"/><net_sink comp="447" pin=10"/></net>

<net id="484"><net_src comp="232" pin="2"/><net_sink comp="470" pin=6"/></net>

<net id="485"><net_src comp="232" pin="2"/><net_sink comp="470" pin=8"/></net>

<net id="486"><net_src comp="232" pin="2"/><net_sink comp="470" pin=10"/></net>

<net id="487"><net_src comp="470" pin="12"/><net_sink comp="264" pin=2"/></net>

<net id="499"><net_src comp="98" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="491" pin="6"/><net_sink comp="278" pin=2"/></net>

<net id="512"><net_src comp="112" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="379" pin="12"/><net_sink comp="504" pin=2"/></net>

<net id="514"><net_src comp="126" pin="0"/><net_sink comp="504" pin=4"/></net>

<net id="526"><net_src comp="172" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="174" pin="0"/><net_sink comp="518" pin=4"/></net>

<net id="539"><net_src comp="126" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="424" pin="12"/><net_sink comp="531" pin=2"/></net>

<net id="541"><net_src comp="126" pin="0"/><net_sink comp="531" pin=4"/></net>

<net id="553"><net_src comp="126" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="447" pin="12"/><net_sink comp="545" pin=2"/></net>

<net id="555"><net_src comp="126" pin="0"/><net_sink comp="545" pin=4"/></net>

<net id="574"><net_src comp="148" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="575"><net_src comp="4" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="576"><net_src comp="6" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="577"><net_src comp="8" pin="0"/><net_sink comp="556" pin=4"/></net>

<net id="578"><net_src comp="10" pin="0"/><net_sink comp="556" pin=5"/></net>

<net id="579"><net_src comp="12" pin="0"/><net_sink comp="556" pin=6"/></net>

<net id="580"><net_src comp="14" pin="0"/><net_sink comp="556" pin=7"/></net>

<net id="581"><net_src comp="16" pin="0"/><net_sink comp="556" pin=8"/></net>

<net id="582"><net_src comp="18" pin="0"/><net_sink comp="556" pin=9"/></net>

<net id="583"><net_src comp="20" pin="0"/><net_sink comp="556" pin=10"/></net>

<net id="584"><net_src comp="22" pin="0"/><net_sink comp="556" pin=11"/></net>

<net id="585"><net_src comp="24" pin="0"/><net_sink comp="556" pin=12"/></net>

<net id="586"><net_src comp="64" pin="0"/><net_sink comp="556" pin=13"/></net>

<net id="587"><net_src comp="62" pin="0"/><net_sink comp="556" pin=14"/></net>

<net id="588"><net_src comp="66" pin="0"/><net_sink comp="556" pin=15"/></net>

<net id="607"><net_src comp="148" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="608"><net_src comp="4" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="609"><net_src comp="6" pin="0"/><net_sink comp="589" pin=3"/></net>

<net id="610"><net_src comp="8" pin="0"/><net_sink comp="589" pin=4"/></net>

<net id="611"><net_src comp="10" pin="0"/><net_sink comp="589" pin=5"/></net>

<net id="612"><net_src comp="12" pin="0"/><net_sink comp="589" pin=6"/></net>

<net id="613"><net_src comp="14" pin="0"/><net_sink comp="589" pin=7"/></net>

<net id="614"><net_src comp="16" pin="0"/><net_sink comp="589" pin=8"/></net>

<net id="615"><net_src comp="18" pin="0"/><net_sink comp="589" pin=9"/></net>

<net id="616"><net_src comp="20" pin="0"/><net_sink comp="589" pin=10"/></net>

<net id="617"><net_src comp="22" pin="0"/><net_sink comp="589" pin=11"/></net>

<net id="618"><net_src comp="24" pin="0"/><net_sink comp="589" pin=12"/></net>

<net id="619"><net_src comp="64" pin="0"/><net_sink comp="589" pin=13"/></net>

<net id="620"><net_src comp="62" pin="0"/><net_sink comp="589" pin=14"/></net>

<net id="621"><net_src comp="66" pin="0"/><net_sink comp="589" pin=15"/></net>

<net id="640"><net_src comp="148" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="641"><net_src comp="4" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="642"><net_src comp="6" pin="0"/><net_sink comp="622" pin=3"/></net>

<net id="643"><net_src comp="8" pin="0"/><net_sink comp="622" pin=4"/></net>

<net id="644"><net_src comp="10" pin="0"/><net_sink comp="622" pin=5"/></net>

<net id="645"><net_src comp="12" pin="0"/><net_sink comp="622" pin=6"/></net>

<net id="646"><net_src comp="14" pin="0"/><net_sink comp="622" pin=7"/></net>

<net id="647"><net_src comp="16" pin="0"/><net_sink comp="622" pin=8"/></net>

<net id="648"><net_src comp="18" pin="0"/><net_sink comp="622" pin=9"/></net>

<net id="649"><net_src comp="20" pin="0"/><net_sink comp="622" pin=10"/></net>

<net id="650"><net_src comp="22" pin="0"/><net_sink comp="622" pin=11"/></net>

<net id="651"><net_src comp="24" pin="0"/><net_sink comp="622" pin=12"/></net>

<net id="652"><net_src comp="64" pin="0"/><net_sink comp="622" pin=13"/></net>

<net id="653"><net_src comp="62" pin="0"/><net_sink comp="622" pin=14"/></net>

<net id="654"><net_src comp="66" pin="0"/><net_sink comp="622" pin=15"/></net>

<net id="673"><net_src comp="148" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="674"><net_src comp="232" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="675"><net_src comp="4" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="676"><net_src comp="6" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="677"><net_src comp="8" pin="0"/><net_sink comp="655" pin=4"/></net>

<net id="678"><net_src comp="10" pin="0"/><net_sink comp="655" pin=5"/></net>

<net id="679"><net_src comp="12" pin="0"/><net_sink comp="655" pin=6"/></net>

<net id="680"><net_src comp="14" pin="0"/><net_sink comp="655" pin=7"/></net>

<net id="681"><net_src comp="16" pin="0"/><net_sink comp="655" pin=8"/></net>

<net id="682"><net_src comp="18" pin="0"/><net_sink comp="655" pin=9"/></net>

<net id="683"><net_src comp="20" pin="0"/><net_sink comp="655" pin=10"/></net>

<net id="684"><net_src comp="22" pin="0"/><net_sink comp="655" pin=11"/></net>

<net id="685"><net_src comp="24" pin="0"/><net_sink comp="655" pin=12"/></net>

<net id="686"><net_src comp="64" pin="0"/><net_sink comp="655" pin=13"/></net>

<net id="687"><net_src comp="62" pin="0"/><net_sink comp="655" pin=14"/></net>

<net id="688"><net_src comp="66" pin="0"/><net_sink comp="655" pin=15"/></net>

<net id="693"><net_src comp="146" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="232" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="146" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="232" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="704"><net_src comp="56" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="491" pin=4"/></net>

<net id="709"><net_src comp="58" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="60" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="98" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="56" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="100" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="62" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="100" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="64" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="220" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="102" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="220" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="104" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="220" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="106" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="220" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="108" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="220" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="110" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="750" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="756" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="762" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="732" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="732" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="112" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="738" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="774" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="780" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="762" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="220" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="108" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="220" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="110" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="792" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="798" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="815"><net_src comp="804" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="114" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="817"><net_src comp="116" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="822"><net_src comp="804" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="786" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="829"><net_src comp="768" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="118" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="120" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="836"><net_src comp="768" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="744" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="843"><net_src comp="818" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="810" pin="3"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="824" pin="3"/><net_sink comp="838" pin=2"/></net>

<net id="850"><net_src comp="818" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="832" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="857"><net_src comp="846" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="838" pin="3"/><net_sink comp="852" pin=1"/></net>

<net id="859"><net_src comp="122" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="864"><net_src comp="852" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="66" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="178" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="60" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="701" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="130" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="878"><net_src comp="872" pin="2"/><net_sink comp="491" pin=2"/></net>

<net id="883"><net_src comp="872" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="56" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="888"><net_src comp="68" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="885" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="899"><net_src comp="138" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="885" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="901"><net_src comp="96" pin="0"/><net_sink comp="893" pin=2"/></net>

<net id="902"><net_src comp="140" pin="0"/><net_sink comp="893" pin=3"/></net>

<net id="907"><net_src comp="889" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="893" pin="4"/><net_sink comp="903" pin=1"/></net>

<net id="914"><net_src comp="142" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="903" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="144" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="922"><net_src comp="909" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="689" pin="2"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="232" pin="2"/><net_sink comp="917" pin=2"/></net>

<net id="925"><net_src comp="917" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="926"><net_src comp="917" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="930"><net_src comp="872" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="934"><net_src comp="220" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="939"><net_src comp="150" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="931" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="927" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="935" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="885" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="96" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="957"><net_src comp="232" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="146" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="947" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="96" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="970"><net_src comp="953" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="971"><net_src comp="959" pin="2"/><net_sink comp="965" pin=1"/></net>

<net id="972"><net_src comp="947" pin="2"/><net_sink comp="965" pin=2"/></net>

<net id="977"><net_src comp="965" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="68" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="982"><net_src comp="885" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="989"><net_src comp="138" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="885" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="991"><net_src comp="96" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="992"><net_src comp="140" pin="0"/><net_sink comp="983" pin=3"/></net>

<net id="997"><net_src comp="979" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="983" pin="4"/><net_sink comp="993" pin=1"/></net>

<net id="1004"><net_src comp="142" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1005"><net_src comp="993" pin="2"/><net_sink comp="999" pin=1"/></net>

<net id="1006"><net_src comp="144" pin="0"/><net_sink comp="999" pin=2"/></net>

<net id="1012"><net_src comp="999" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1013"><net_src comp="695" pin="2"/><net_sink comp="1007" pin=1"/></net>

<net id="1014"><net_src comp="232" pin="2"/><net_sink comp="1007" pin=2"/></net>

<net id="1015"><net_src comp="1007" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="1016"><net_src comp="1007" pin="3"/><net_sink comp="470" pin=2"/></net>

<net id="1020"><net_src comp="872" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="220" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1029"><net_src comp="150" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="1021" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1035"><net_src comp="1017" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="1025" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1041"><net_src comp="885" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="96" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1048"><net_src comp="152" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1049"><net_src comp="232" pin="2"/><net_sink comp="1043" pin=1"/></net>

<net id="1050"><net_src comp="154" pin="0"/><net_sink comp="1043" pin=2"/></net>

<net id="1055"><net_src comp="1037" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="96" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1062"><net_src comp="1043" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1063"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1064"><net_src comp="1037" pin="2"/><net_sink comp="1057" pin=2"/></net>

<net id="1069"><net_src comp="1057" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="68" pin="0"/><net_sink comp="1065" pin=1"/></net>

<net id="1074"><net_src comp="706" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1080"><net_src comp="156" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1081"><net_src comp="706" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1082"><net_src comp="158" pin="0"/><net_sink comp="1075" pin=2"/></net>

<net id="1088"><net_src comp="156" pin="0"/><net_sink comp="1083" pin=0"/></net>

<net id="1089"><net_src comp="706" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1090"><net_src comp="160" pin="0"/><net_sink comp="1083" pin=2"/></net>

<net id="1096"><net_src comp="156" pin="0"/><net_sink comp="1091" pin=0"/></net>

<net id="1097"><net_src comp="706" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1098"><net_src comp="154" pin="0"/><net_sink comp="1091" pin=2"/></net>

<net id="1103"><net_src comp="1091" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="1071" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1109"><net_src comp="1083" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="1075" pin="3"/><net_sink comp="1105" pin=1"/></net>

<net id="1115"><net_src comp="1105" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="1099" pin="2"/><net_sink comp="1111" pin=1"/></net>

<net id="1122"><net_src comp="1071" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1123"><net_src comp="695" pin="2"/><net_sink comp="1117" pin=1"/></net>

<net id="1124"><net_src comp="232" pin="2"/><net_sink comp="1117" pin=2"/></net>

<net id="1125"><net_src comp="1117" pin="3"/><net_sink comp="622" pin=1"/></net>

<net id="1126"><net_src comp="1117" pin="3"/><net_sink comp="470" pin=4"/></net>

<net id="1130"><net_src comp="872" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1134"><net_src comp="220" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1139"><net_src comp="150" pin="0"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="1131" pin="1"/><net_sink comp="1135" pin=1"/></net>

<net id="1145"><net_src comp="1127" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="1135" pin="2"/><net_sink comp="1141" pin=1"/></net>

<net id="1151"><net_src comp="706" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1152"><net_src comp="162" pin="0"/><net_sink comp="1147" pin=1"/></net>

<net id="1159"><net_src comp="164" pin="0"/><net_sink comp="1153" pin=0"/></net>

<net id="1160"><net_src comp="1147" pin="2"/><net_sink comp="1153" pin=1"/></net>

<net id="1161"><net_src comp="96" pin="0"/><net_sink comp="1153" pin=2"/></net>

<net id="1162"><net_src comp="166" pin="0"/><net_sink comp="1153" pin=3"/></net>

<net id="1169"><net_src comp="164" pin="0"/><net_sink comp="1163" pin=0"/></net>

<net id="1170"><net_src comp="706" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1171"><net_src comp="96" pin="0"/><net_sink comp="1163" pin=2"/></net>

<net id="1172"><net_src comp="166" pin="0"/><net_sink comp="1163" pin=3"/></net>

<net id="1178"><net_src comp="1111" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1179"><net_src comp="1153" pin="4"/><net_sink comp="1173" pin=1"/></net>

<net id="1180"><net_src comp="1163" pin="4"/><net_sink comp="1173" pin=2"/></net>

<net id="1181"><net_src comp="1173" pin="3"/><net_sink comp="402" pin=4"/></net>

<net id="1185"><net_src comp="872" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1189"><net_src comp="220" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1194"><net_src comp="1186" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="150" pin="0"/><net_sink comp="1190" pin=1"/></net>

<net id="1200"><net_src comp="1182" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1201"><net_src comp="1190" pin="2"/><net_sink comp="1196" pin=1"/></net>

<net id="1205"><net_src comp="402" pin="12"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="1211"><net_src comp="518" pin="6"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="58" pin="0"/><net_sink comp="1207" pin=1"/></net>

<net id="1217"><net_src comp="531" pin="6"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="196" pin="2"/><net_sink comp="1213" pin=1"/></net>

<net id="1223"><net_src comp="196" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1224"><net_src comp="112" pin="0"/><net_sink comp="1219" pin=1"/></net>

<net id="1225"><net_src comp="1219" pin="2"/><net_sink comp="271" pin=2"/></net>

<net id="1230"><net_src comp="545" pin="6"/><net_sink comp="1226" pin=0"/></net>

<net id="1231"><net_src comp="184" pin="2"/><net_sink comp="1226" pin=1"/></net>

<net id="1236"><net_src comp="184" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1237"><net_src comp="112" pin="0"/><net_sink comp="1232" pin=1"/></net>

<net id="1238"><net_src comp="1232" pin="2"/><net_sink comp="285" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: raw_dat0 | {1 }
	Port: raw_dat1 | {1 }
	Port: raw_dat2 | {1 }
	Port: raw_dat3 | {1 }
	Port: raw_dat4 | {1 }
	Port: raw_dat5 | {1 }
	Port: raw_dat6 | {1 }
	Port: raw_dat7 | {1 }
	Port: raw_dat8 | {1 }
	Port: raw_dat9 | {1 }
	Port: raw_dat10 | {1 }
	Port: overrun | {1 }
	Port: full | {1 }
	Port: mux | {1 }
	Port: decode_start | {1 }
	Port: decode_start_b | {1 }
	Port: deran_data | {1 }
	Port: cur_write_pos_V | {1 }
	Port: write_pos | {1 }
	Port: ccsds_V | {1 }
	Port: mux_pos | {1 }
	Port: pos_r | {1 }
	Port: mem | {1 }
	Port: trig | {1 }
	Port: irig | {1 }
 - Input state : 
	Port: LDPC_buff : data_in | {1 }
	Port: LDPC_buff : reset | {1 }
	Port: LDPC_buff : numbits_V | {1 }
	Port: LDPC_buff : write_r | {1 }
	Port: LDPC_buff : deran_V | {1 }
	Port: LDPC_buff : decode_done | {1 }
	Port: LDPC_buff : decode_ready | {1 }
	Port: LDPC_buff : decode_done_b | {1 }
	Port: LDPC_buff : decode_ready_b | {1 }
	Port: LDPC_buff : out_mux | {1 }
	Port: LDPC_buff : write_pos | {1 }
	Port: LDPC_buff : ccsds_V | {1 }
	Port: LDPC_buff : mux_pos | {1 }
	Port: LDPC_buff : pos_r | {1 }
	Port: LDPC_buff : mem | {1 }
	Port: LDPC_buff : trig | {1 }
	Port: LDPC_buff : irig | {1 }
  - Chain level:
	State 1
		sel_tmp4 : 1
		sel_tmp5 : 1
		sel_tmp : 1
		tmp : 1
		sel_tmp1 : 1
		sel_tmp8 : 1
		newSel_cast_cast : 1
		or_cond : 1
		newSel : 1
		or_cond1 : 1
		newSel1 : 1
		or_cond2 : 1
		newSel2 : 1
		StgValue_70 : 2
		tmp_s : 1
		StgValue_78 : 2
		tmp_12 : 1
		tmp_5 : 1
		tmp_31_cast : 2
		tmp_13 : 2
		data_in_1 : 3
		StgValue_87 : 4
		tmp_33_cast : 2
		r_V_5 : 1
		tmp_20 : 3
		StgValue_92 : 4
		StgValue_94 : 1
		decode_start_flag_5 : 5
		decode_start_b_flag_5 : 5
		tmp_24 : 1
		tmp_26 : 1
		storemerge3 : 1
		StgValue_109 : 2
		tmp_10 : 1
		tmp_3 : 1
		tmp_25_cast : 2
		tmp_11 : 2
		data_in_s : 3
		StgValue_117 : 4
		tmp_27_cast : 2
		r_V_4 : 1
		tmp_19 : 3
		StgValue_122 : 4
		StgValue_124 : 1
		decode_start_flag_3 : 5
		decode_start_b_flag_3 : 5
		tmp_21 : 1
		tmp_23 : 1
		storemerge2 : 1
		StgValue_139 : 2
		r_V_6 : 1
		tmp_4 : 1
		tmp_8 : 1
		r_V_7 : 1
		tmp1 : 2
		r_V_s : 2
		new_bit : 2
		irig_data : 2
		StgValue_150 : 3
		tmp_21_cast : 2
		r_V_3 : 1
		tmp_18 : 3
		StgValue_155 : 4
		StgValue_157 : 1
		decode_start_flag_1 : 5
		decode_start_b_flag_1 : 5
		p_4 : 1
		tmp_1 : 1
		tmp_6 : 1
		tmp_7 : 2
		tmp_15_cast : 2
		r_V : 1
		tmp_17 : 3
		StgValue_178 : 4
		StgValue_180 : 1
		ccsds_V_flag : 5
		ccsds_V_new : 3
		decode_start_flag_8 : 6
		decode_start_b_flag_8 : 6
		p_3 : 4
		ccsds_V_new_cast : 4
		StgValue_195 : 5
		val_assign : 2
		ccsds_V_flag_2 : 6
		ccsds_V_new_2 : 5
		decode_start_flag_s : 7
		decode_start_b_flag_s : 7
		StgValue_202 : 7
		StgValue_203 : 6
		decode_start_flag_2 : 8
		StgValue_207 : 8
		decode_start_b_flag_2 : 8
		StgValue_212 : 3
		StgValue_213 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |  StgValue_87_write_raw_data_fu_556 |    16   |    38   |
|   call   | StgValue_117_write_raw_data_fu_589 |    16   |    38   |
|          | StgValue_150_write_raw_data_fu_622 |    16   |    38   |
|          | StgValue_173_write_raw_data_fu_655 |    16   |    38   |
|----------|------------------------------------|---------|---------|
|          |       newSel_cast_cast_fu_810      |    0    |    12   |
|          |            newSel_fu_824           |    0    |    12   |
|          |           newSel1_fu_838           |    0    |    12   |
|          |           newSel2_fu_852           |    0    |    12   |
|  select  |          data_in_1_fu_917          |    0    |    8    |
|          |         storemerge3_fu_965         |    0    |    32   |
|          |          data_in_s_fu_1007         |    0    |    8    |
|          |         storemerge2_fu_1057        |    0    |    32   |
|          |          irig_data_fu_1117         |    0    |    8    |
|          |            tmp_7_fu_1173           |    0    |    15   |
|----------|------------------------------------|---------|---------|
|          |            tmp_s_fu_872            |    0    |    16   |
|          |            r_V_5_fu_935            |    0    |    16   |
|    add   |            r_V_4_fu_1025           |    0    |    16   |
|          |            r_V_3_fu_1135           |    0    |    16   |
|          |             r_V_fu_1190            |    0    |    16   |
|----------|------------------------------------|---------|---------|
|          |            tmp_14_fu_732           |    0    |    6    |
|          |            tmp_15_fu_738           |    0    |    6    |
|          |            tmp_16_fu_744           |    0    |    6    |
|          |           sel_tmp2_fu_750          |    0    |    6    |
|          |           sel_tmp3_fu_756          |    0    |    6    |
|   icmp   |           sel_tmp6_fu_792          |    0    |    6    |
|          |           sel_tmp7_fu_798          |    0    |    6    |
|          |            tmp_20_fu_941           |    0    |    6    |
|          |            tmp_25_fu_953           |    0    |    3    |
|          |           tmp_19_fu_1031           |    0    |    6    |
|          |           tmp_18_fu_1141           |    0    |    6    |
|          |           tmp_17_fu_1196           |    0    |    6    |
|----------|------------------------------------|---------|---------|
|          |           sel_tmp_fu_774           |    0    |    1    |
|          |         tmp_31_cast_fu_903         |    0    |    18   |
|          |         tmp_25_cast_fu_993         |    0    |    18   |
|    xor   |            tmp1_fu_1099            |    0    |    1    |
|          |            r_V_s_fu_1105           |    0    |    1    |
|          |           new_bit_fu_1111          |    0    |    1    |
|          |      not_decode_ready_fu_1219      |    0    |    1    |
|          |     not_decode_ready_b_fu_1232     |    0    |    1    |
|----------|------------------------------------|---------|---------|
|    sub   |       data_in_assign_2_fu_689      |    0    |    8    |
|          |             grp_fu_695             |    0    |    8    |
|----------|------------------------------------|---------|---------|
|          |           sel_tmp8_fu_804          |    0    |    1    |
|          |           or_cond_fu_818           |    0    |    1    |
|          |           or_cond1_fu_832          |    0    |    1    |
|          |           or_cond2_fu_846          |    0    |    1    |
|    or    |            tmp_26_fu_959           |    0    |    0    |
|          |           tmp_23_fu_1051           |    0    |    0    |
|          |             p_4_fu_1147            |    0    |    0    |
|          |     decode_start_flag_2_fu_1213    |    0    |    1    |
|          |    decode_start_b_flag_2_fu_1226   |    0    |    1    |
|----------|------------------------------------|---------|---------|
|          |           sel_tmp4_fu_762          |    0    |    1    |
|    and   |           sel_tmp5_fu_768          |    0    |    1    |
|          |             tmp_fu_780             |    0    |    1    |
|          |           sel_tmp1_fu_786          |    0    |    1    |
|----------|------------------------------------|---------|---------|
|          |      out_mux_read_read_fu_178      |    0    |    0    |
|          |   decode_ready_b_read_read_fu_184  |    0    |    0    |
|          |   decode_done_b_read_read_fu_190   |    0    |    0    |
|          |    decode_ready_read_read_fu_196   |    0    |    0    |
|   read   |    decode_done_read_read_fu_202    |    0    |    0    |
|          |      deran_V_read_read_fu_208      |    0    |    0    |
|          |       write_read_read_fu_214       |    0    |    0    |
|          |     numbits_V_read_read_fu_220     |    0    |    0    |
|          |       reset_read_read_fu_226       |    0    |    0    |
|          |      data_in_read_read_fu_232      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          grp_write_fu_238          |    0    |    0    |
|          |          grp_write_fu_246          |    0    |    0    |
|          |      StgValue_74_write_fu_254      |    0    |    0    |
|   write  |      StgValue_195_write_fu_264     |    0    |    0    |
|          |      StgValue_208_write_fu_271     |    0    |    0    |
|          |      StgValue_212_write_fu_278     |    0    |    0    |
|          |      StgValue_214_write_fu_285     |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            tmp_12_fu_889           |    0    |    0    |
|   trunc  |            tmp_10_fu_979           |    0    |    0    |
|          |            r_V_6_fu_1071           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            tmp_5_fu_893            |    0    |    0    |
|partselect|            tmp_3_fu_983            |    0    |    0    |
|          |            tmp_1_fu_1153           |    0    |    0    |
|          |            tmp_6_fu_1163           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            tmp_13_fu_909           |    0    |    0    |
|          |            tmp_11_fu_999           |    0    |    0    |
| bitselect|           tmp_22_fu_1043           |    0    |    0    |
|          |            tmp_4_fu_1075           |    0    |    0    |
|          |            tmp_8_fu_1083           |    0    |    0    |
|          |            r_V_7_fu_1091           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |         tmp_33_cast_fu_927         |    0    |    0    |
|   sext   |         tmp_27_cast_fu_1017        |    0    |    0    |
|          |         tmp_21_cast_fu_1127        |    0    |    0    |
|          |         tmp_15_cast_fu_1182        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |         lhs_V_4_cast_fu_931        |    0    |    0    |
|          |        lhs_V_3_cast_fu_1021        |    0    |    0    |
|   zext   |        lhs_V_2_cast_fu_1131        |    0    |    0    |
|          |         lhs_V_cast_fu_1186         |    0    |    0    |
|          |      ccsds_V_new_cast_fu_1202      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|    shl   |            tmp_24_fu_947           |    0    |    0    |
|          |           tmp_21_fu_1037           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    64   |   520   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    ccsds_V_flag_2_reg_501   |    1   |
|     ccsds_V_flag_reg_376    |    1   |
|    ccsds_V_new_2_reg_515    |   16   |
|     ccsds_V_new_reg_399     |   15   |
|decode_start_b_flag_1_reg_362|    1   |
|decode_start_b_flag_3_reg_334|    1   |
|decode_start_b_flag_5_reg_306|    1   |
|decode_start_b_flag_8_reg_444|    1   |
|decode_start_b_flag_s_reg_542|    1   |
| decode_start_flag_1_reg_348 |    1   |
| decode_start_flag_3_reg_320 |    1   |
| decode_start_flag_5_reg_292 |    1   |
| decode_start_flag_8_reg_421 |    1   |
| decode_start_flag_s_reg_528 |    1   |
|         p_3_reg_467         |    8   |
|      val_assign_reg_488     |   16   |
+-----------------------------+--------+
|            Total            |   67   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  |
|------------------|------|------|------|--------||---------|
| grp_write_fu_238 |  p2  |   2  |   1  |    2   |
| grp_write_fu_246 |  p2  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------|
|       Total      |      |      |      |    4   ||   2.17  |
|------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   64   |   520  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |    -   |
|  Register |    -   |   67   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   131  |   520  |
+-----------+--------+--------+--------+
