vendor_name = ModelSim
source_file = 1, C:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/bufferLectura/instruccion_buffer.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/bufferLectura/db/instruccion_buffer.cbx.xml
design_name = Instruccion_Buffer
instance = comp, \instr_out[0]~output\, instr_out[0]~output, Instruccion_Buffer, 1
instance = comp, \instr_out[1]~output\, instr_out[1]~output, Instruccion_Buffer, 1
instance = comp, \instr_out[2]~output\, instr_out[2]~output, Instruccion_Buffer, 1
instance = comp, \instr_out[3]~output\, instr_out[3]~output, Instruccion_Buffer, 1
instance = comp, \instr_out[4]~output\, instr_out[4]~output, Instruccion_Buffer, 1
instance = comp, \instr_out[5]~output\, instr_out[5]~output, Instruccion_Buffer, 1
instance = comp, \instr_out[6]~output\, instr_out[6]~output, Instruccion_Buffer, 1
instance = comp, \instr_out[7]~output\, instr_out[7]~output, Instruccion_Buffer, 1
instance = comp, \clk~input\, clk~input, Instruccion_Buffer, 1
instance = comp, \clk~inputCLKENA0\, clk~inputCLKENA0, Instruccion_Buffer, 1
instance = comp, \instr_in[0]~input\, instr_in[0]~input, Instruccion_Buffer, 1
instance = comp, \trans[0]~feeder\, trans[0]~feeder, Instruccion_Buffer, 1
instance = comp, \load~input\, load~input, Instruccion_Buffer, 1
instance = comp, \trans[0]\, trans[0], Instruccion_Buffer, 1
instance = comp, \instr_in[1]~input\, instr_in[1]~input, Instruccion_Buffer, 1
instance = comp, \trans[1]~feeder\, trans[1]~feeder, Instruccion_Buffer, 1
instance = comp, \trans[1]\, trans[1], Instruccion_Buffer, 1
instance = comp, \instr_in[2]~input\, instr_in[2]~input, Instruccion_Buffer, 1
instance = comp, \trans[2]\, trans[2], Instruccion_Buffer, 1
instance = comp, \instr_in[3]~input\, instr_in[3]~input, Instruccion_Buffer, 1
instance = comp, \trans[3]~feeder\, trans[3]~feeder, Instruccion_Buffer, 1
instance = comp, \trans[3]\, trans[3], Instruccion_Buffer, 1
instance = comp, \instr_in[4]~input\, instr_in[4]~input, Instruccion_Buffer, 1
instance = comp, \trans[4]~feeder\, trans[4]~feeder, Instruccion_Buffer, 1
instance = comp, \trans[4]\, trans[4], Instruccion_Buffer, 1
instance = comp, \instr_in[5]~input\, instr_in[5]~input, Instruccion_Buffer, 1
instance = comp, \trans[5]~feeder\, trans[5]~feeder, Instruccion_Buffer, 1
instance = comp, \trans[5]\, trans[5], Instruccion_Buffer, 1
instance = comp, \instr_in[6]~input\, instr_in[6]~input, Instruccion_Buffer, 1
instance = comp, \trans[6]\, trans[6], Instruccion_Buffer, 1
instance = comp, \instr_in[7]~input\, instr_in[7]~input, Instruccion_Buffer, 1
instance = comp, \trans[7]~feeder\, trans[7]~feeder, Instruccion_Buffer, 1
instance = comp, \trans[7]\, trans[7], Instruccion_Buffer, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Instruccion_Buffer, 1
