# NyuziHPS
Implementation of the connection of NyuziProcesser(FPGA), SDRAM controller and ARM Cortex-A9 Dual(HPS) with AXI interconnect.

Project configuration:
Assignments->Libraries add project library ./core
Assignments->Analysis&Synthesis Settings->Verilog HDL Input add macro VENDRO_ALTERA which setting is "1"
