Decoding IB at 0x0@0xc9c from 0x0@0x0 of 473 words (type 4)
[0x0@0x00000c9c + 0x0000]	[        0xc0d71000]	Opcode 0x10 [PKT3_NOP] (216 words, type: 3, hdr: 0xc0d71000)
[0x0@0x00000c9c + 0x0364]	[        0xc0032200]	Opcode 0x22 [PKT3_COND_EXEC] (4 words, type: 3, hdr: 0xc0032200)
[0x0@0x00000c9c + 0x0368]	[        0x00401100]	|---> GPU_ADDR_LO32=0x401100
[0x0@0x00000c9c + 0x036c]	[        0x00000000]	|---> GPU_ADDR_HI32=0x0
[0x0@0x00000c9c + 0x0370]	[        0x00000000]	|---> CACHE_POLICY=0x0
[0x0@0x00000c9c + 0x0374]	[        0x00000007]	|---> EXEC_COUNT=0x7
[0x0@0x00000c9c + 0x0378]	[        0xc0053c00]	Opcode 0x3c [PKT3_WAIT_REG_MEM] (6 words, type: 3, hdr: 0xc0053c00)
[0x0@0x00000c9c + 0x037c]	[        0x00000113]	|---> ENGINE=[PFP]/1, MEMSPACE=[MEM]/1, OPERATION=0, FUNCTION=[==]/3, MES_INTR_PIPE=0, MES_ACTION=0, TEMPORAL=0
[0x0@0x00000c9c + 0x0380]	[        0x004010c0]	|---> POLL_ADDRESS_LO=0x4010c0, SWAP=0x0
[0x0@0x00000c9c + 0x0384]	[        0x00000000]	|---> POLL_ADDRESS_HI=0x0
[0x0@0x00000c9c + 0x0388]	[        0x00537fed]	|---> REFERENCE=0x537fed
[0x0@0x00000c9c + 0x038c]	[        0xffffffff]	|---> MASK=0xffffffff
[0x0@0x00000c9c + 0x0390]	[        0x00000004]	|---> POLL INTERVAL=0x4
[0x0@0x00000c9c + 0x0394]	[        0xc0032200]	Opcode 0x22 [PKT3_COND_EXEC] (4 words, type: 3, hdr: 0xc0032200)
[0x0@0x00000c9c + 0x0398]	[        0x00401100]	|---> GPU_ADDR_LO32=0x401100
[0x0@0x00000c9c + 0x039c]	[        0x00000000]	|---> GPU_ADDR_HI32=0x0
[0x0@0x00000c9c + 0x03a0]	[        0x00000000]	|---> CACHE_POLICY=0x0
[0x0@0x00000c9c + 0x03a4]	[        0x00000022]	|---> EXEC_COUNT=0x22
[0x0@0x00000c9c + 0x03a8]	[        0xc0053c00]	Opcode 0x3c [PKT3_WAIT_REG_MEM] (6 words, type: 3, hdr: 0xc0053c00)
[0x0@0x00000c9c + 0x03ac]	[        0x00000143]	|---> ENGINE=[PFP]/1, MEMSPACE=[REG]/0, OPERATION=1, FUNCTION=[==]/3, MES_INTR_PIPE=0, MES_ACTION=0, TEMPORAL=0
[0x0@0x00000c9c + 0x03b0]	[        0x00000e26]	|---> POLL_ADDRESS_LO=0xe24, SWAP=0x2
[0x0@0x00000c9c + 0x03b4]	[        0x00000e27]	|---> POLL_ADDRESS_HI=0xe27
[0x0@0x00000c9c + 0x03b8]	[        0x00000001]	|---> REFERENCE=0x1
[0x0@0x00000c9c + 0x03bc]	[        0x00000001]	|---> MASK=0x1
[0x0@0x00000c9c + 0x03c0]	[        0x00000020]	|---> POLL INTERVAL=0x20
[0x0@0x00000c9c + 0x03c4]	[        0xc0012800]	Opcode 0x28 [PKT3_CONTEXT_CONTROL] (2 words, type: 3, hdr: 0xc0012800)
[0x0@0x00000c9c + 0x03c8]	[        0x81018003]	|---> LOAD_EN=1, LOAD_CS=1, LOAD_GFX=1, LOAD_GLOBAL=1, LOAD_MULTI=1, LOAD_SINGLE=1
[0x0@0x00000c9c + 0x03cc]	[        0x00000000]	|---> SHADOW_EN=0, SHADOW_CS=0, SHADOW_GFX=0, SHADOW_GLOBAL=0, SHADOW_MULTI=0, SHADOW_SINGLE=0
[0x0@0x00000c9c + 0x03d0]	[        0xc0009000]	Opcode 0x90 [PKT3_FRAME_CONTROL] (1 words, type: 3, hdr: 0xc0009000)
[0x0@0x00000c9c + 0x03d4]	[        0x00000000]	|---> TMZ=0, COMMAND=0
[0x0@0x00000c9c + 0x03d8]	[        0xc0023f00]	Opcode 0x3f [PKT3_INDIRECT_BUFFER] (3 words, type: 3, hdr: 0xc0023f00)
[0x0@0x00000c9c + 0x03dc]	[        0x00b2a400]	|---> IB_BASE_LO=0xb2a400, SWAP=0
[0x0@0x00000c9c + 0x03e0]	[        0xffff8000]	|---> IB_BASE_HI=0x8000
[0x0@0x00000c9c + 0x03e4]	[        0x030002f8]	|---> IB_SIZE=760, IB_VMID=3, CHAIN=0, PRE_ENA=0, TEMPORAL=0, PRE_RESUME=0, PRIV=0
[0x0@0x00000c9c + 0x03e8]	[        0xc0009000]	Opcode 0x90 [PKT3_FRAME_CONTROL] (1 words, type: 3, hdr: 0xc0009000)
[0x0@0x00000c9c + 0x03ec]	[        0x10000000]	|---> TMZ=0, COMMAND=1
[0x0@0x00000c9c + 0x03f0]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x0@0x00000c9c + 0x03f4]	[        0x06600514]	|---> EVENT_TYPE=[CACHE_FLUSH_AND_INV_TS_EVENT]/20, EVENT_INDEX=5, GCR_CNTL=1536, TEMPORAL=3, EXECUTE=0, GLK_INV=0, PWS_ENABLE=0
[0x0@0x00000c9c + 0x03f8]	[        0x40000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=2
[0x0@0x00000c9c + 0x03fc]	[        0x006b5000]	|---> ADDR_LO=0x6b5000
[0x0@0x00000c9c + 0x0400]	[        0x00000000]	|---> ADDR_HI=0x0
[0x0@0x00000c9c + 0x0404]	[        0x000108b8]	|---> DATA_LO=0x108b8
[0x0@0x00000c9c + 0x0408]	[        0x00000000]	|---> DATA_HI=0x0
[0x0@0x00000c9c + 0x040c]	[        0x00000000]	|---> INT_CTXID=0x0
[0x0@0x00000c9c + 0x0410]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x0@0x00000c9c + 0x0414]	[        0x06600514]	|---> EVENT_TYPE=[CACHE_FLUSH_AND_INV_TS_EVENT]/20, EVENT_INDEX=5, GCR_CNTL=1536, TEMPORAL=3, EXECUTE=0, GLK_INV=0, PWS_ENABLE=0
[0x0@0x00000c9c + 0x0418]	[        0x22000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=2, DATA_SEL=1
[0x0@0x00000c9c + 0x041c]	[        0x004010c0]	|---> ADDR_LO=0x4010c0
[0x0@0x00000c9c + 0x0420]	[        0x00000000]	|---> ADDR_HI=0x0
[0x0@0x00000c9c + 0x0424]	[        0x00537fee]	|---> DATA_LO=0x537fee
[0x0@0x00000c9c + 0x0428]	[        0x00000000]	|---> DATA_HI=0x0
[0x0@0x00000c9c + 0x042c]	[        0x00000000]	|---> INT_CTXID=0x0
[0x0@0x00000c9c + 0x0430]	[        0xc0cb1000]	Opcode 0x10 [PKT3_NOP] (204 words, type: 3, hdr: 0xc0cb1000)
Done decoding IB

Decoding IB at 0x3@0x800000b2a400 from 0x0@0x1074 of 760 words (type 4)
[0x3@0x800000b2a400 + 0x0000]	[        0xc0012800]	Opcode 0x28 [PKT3_CONTEXT_CONTROL] (2 words, type: 3, hdr: 0xc0012800)
[0x3@0x800000b2a400 + 0x0004]	[        0x80000000]	|---> LOAD_EN=1, LOAD_CS=0, LOAD_GFX=0, LOAD_GLOBAL=0, LOAD_MULTI=0, LOAD_SINGLE=0
[0x3@0x800000b2a400 + 0x0008]	[        0x80000000]	|---> SHADOW_EN=1, SHADOW_CS=0, SHADOW_GFX=0, SHADOW_GLOBAL=0, SHADOW_MULTI=0, SHADOW_SINGLE=0
[0x3@0x800000b2a400 + 0x000c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x3@0x800000b2a400 + 0x0010]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[0x3@0x800000b2a400 + 0x0014]	[        0xc003be00]	Opcode 0xbe [PKT3_SET_UCONFIG_REG_PAIRS] (4 words, type: 3, hdr: 0xc003be00)
[0x3@0x800000b2a400 + 0x0018]	[        0x00000380]	|---> REG_OFFSET=[gfx1201.regTA_CS_BC_BASE_ADDR]/0x380
[0x3@0x800000b2a400 + 0x001c]	[        0x01000300]	|---> REG_DATA=0x1000300
[0x3@0x800000b2a400 + 0x0020]	[        0x00000381]	|---> REG_OFFSET=[gfx1201.regTA_CS_BC_BASE_ADDR_HI]/0x381
[0x3@0x800000b2a400 + 0x0024]	[        0x00000080]	|---> REG_DATA=0x80
[0x3@0x800000b2a400 + 0x0028]	[        0xc047ba00]	Opcode 0xba [PKT3_SET_SH_REG_PAIRS] (72 words, type: 3, hdr: 0xc047ba00)
[0x3@0x800000b2a400 + 0x002c]	[        0x0000020b]	|---> REG_OFFSET=[gfx1201.regCOMPUTE_PERFCOUNT_ENABLE]/0x20b
[0x3@0x800000b2a400 + 0x0030]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0034]	[        0x0000020d]	|---> REG_OFFSET=[gfx1201.regCOMPUTE_PGM_HI]/0x20d
[0x3@0x800000b2a400 + 0x0038]	[        0x00000080]	|---> REG_DATA=0x80
[0x3@0x800000b2a400 + 0x003c]	[        0x0000020e]	|---> REG_OFFSET=[gfx1201.regCOMPUTE_DISPATCH_PKT_ADDR_LO]/0x20e
[0x3@0x800000b2a400 + 0x0040]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0044]	[        0x0000020f]	|---> REG_OFFSET=[gfx1201.regCOMPUTE_DISPATCH_PKT_ADDR_HI]/0x20f
[0x3@0x800000b2a400 + 0x0048]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x004c]	[        0x00000216]	|---> REG_OFFSET=[gfx1201.regCOMPUTE_DESTINATION_EN_SE0]/0x216
[0x3@0x800000b2a400 + 0x0050]	[        0xffffffff]	|---> REG_DATA=0xffffffff
[0x3@0x800000b2a400 + 0x0054]	[        0x00000217]	|---> REG_OFFSET=[gfx1201.regCOMPUTE_DESTINATION_EN_SE1]/0x217
[0x3@0x800000b2a400 + 0x0058]	[        0xffffffff]	|---> REG_DATA=0xffffffff
[0x3@0x800000b2a400 + 0x005c]	[        0x00000219]	|---> REG_OFFSET=[gfx1201.regCOMPUTE_DESTINATION_EN_SE2]/0x219
[0x3@0x800000b2a400 + 0x0060]	[        0xffffffff]	|---> REG_DATA=0xffffffff
[0x3@0x800000b2a400 + 0x0064]	[        0x0000021a]	|---> REG_OFFSET=[gfx1201.regCOMPUTE_DESTINATION_EN_SE3]/0x21a
[0x3@0x800000b2a400 + 0x0068]	[        0xffffffff]	|---> REG_DATA=0xffffffff
[0x3@0x800000b2a400 + 0x006c]	[        0x00000223]	|---> REG_OFFSET=[gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE8]/0x223
[0x3@0x800000b2a400 + 0x0070]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0074]	[        0x00000224]	|---> REG_OFFSET=[gfx1201.regCOMPUTE_USER_ACCUM_0]/0x224
[0x3@0x800000b2a400 + 0x0078]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x007c]	[        0x00000225]	|---> REG_OFFSET=[gfx1201.regCOMPUTE_USER_ACCUM_1]/0x225
[0x3@0x800000b2a400 + 0x0080]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0084]	[        0x00000226]	|---> REG_OFFSET=[gfx1201.regCOMPUTE_USER_ACCUM_2]/0x226
[0x3@0x800000b2a400 + 0x0088]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x008c]	[        0x00000227]	|---> REG_OFFSET=[gfx1201.regCOMPUTE_USER_ACCUM_3]/0x227
[0x3@0x800000b2a400 + 0x0090]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0094]	[        0x0000022b]	|---> REG_OFFSET=[gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE4]/0x22b
[0x3@0x800000b2a400 + 0x0098]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x009c]	[        0x0000022c]	|---> REG_OFFSET=[gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE5]/0x22c
[0x3@0x800000b2a400 + 0x00a0]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x00a4]	[        0x0000022d]	|---> REG_OFFSET=[gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE6]/0x22d
[0x3@0x800000b2a400 + 0x00a8]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x00ac]	[        0x0000022e]	|---> REG_OFFSET=[gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE7]/0x22e
[0x3@0x800000b2a400 + 0x00b0]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x00b4]	[        0x0000027d]	|---> REG_OFFSET=[gfx1201.regCOMPUTE_DISPATCH_TUNNEL]/0x27d
[0x3@0x800000b2a400 + 0x00b8]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x00bc]	[        0x00000006]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_RSRC3_PS]/0x6
[0x3@0x800000b2a400 + 0x00c0]	[        0x0000ffff]	|---> REG_DATA=0xffff
[0x3@0x800000b2a400 + 0x00c4]	[        0x00000030]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_REQ_CTRL_PS]/0x30
[0x3@0x800000b2a400 + 0x00c8]	[        0x00000007]	|---> REG_DATA=0x7
[0x3@0x800000b2a400 + 0x00cc]	[        0x00000032]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_ACCUM_PS_0]/0x32
[0x3@0x800000b2a400 + 0x00d0]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x00d4]	[        0x00000033]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_ACCUM_PS_1]/0x33
[0x3@0x800000b2a400 + 0x00d8]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x00dc]	[        0x00000034]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_ACCUM_PS_2]/0x34
[0x3@0x800000b2a400 + 0x00e0]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x00e4]	[        0x00000035]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_ACCUM_PS_3]/0x35
[0x3@0x800000b2a400 + 0x00e8]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x00ec]	[        0x00000086]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_HI_ES]/0x86
[0x3@0x800000b2a400 + 0x00f0]	[        0x00000080]	|---> REG_DATA=0x80
[0x3@0x800000b2a400 + 0x00f4]	[        0x00000087]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_RSRC3_GS]/0x87
[0x3@0x800000b2a400 + 0x00f8]	[        0xfffffdfd]	|---> REG_DATA=0xfffffdfd
[0x3@0x800000b2a400 + 0x00fc]	[        0x000000b2]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_0]/0xb2
[0x3@0x800000b2a400 + 0x0100]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0104]	[        0x000000b3]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_1]/0xb3
[0x3@0x800000b2a400 + 0x0108]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x010c]	[        0x000000b4]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_2]/0xb4
[0x3@0x800000b2a400 + 0x0110]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0114]	[        0x000000b5]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_3]/0xb5
[0x3@0x800000b2a400 + 0x0118]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x011c]	[        0x00000106]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_HI_LS]/0x106
[0x3@0x800000b2a400 + 0x0120]	[        0x00000080]	|---> REG_DATA=0x80
[0x3@0x800000b2a400 + 0x0124]	[        0x00000107]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_RSRC3_HS]/0x107
[0x3@0x800000b2a400 + 0x0128]	[        0xffffffff]	|---> REG_DATA=0xffffffff
[0x3@0x800000b2a400 + 0x012c]	[        0x00000132]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_0]/0x132
[0x3@0x800000b2a400 + 0x0130]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0134]	[        0x00000133]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_1]/0x133
[0x3@0x800000b2a400 + 0x0138]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x013c]	[        0x00000134]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_2]/0x134
[0x3@0x800000b2a400 + 0x0140]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0144]	[        0x00000135]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_3]/0x135
[0x3@0x800000b2a400 + 0x0148]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x014c]	[        0xc06db800]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (110 words, type: 3, hdr: 0xc06db800)
[0x3@0x800000b2a400 + 0x0150]	[        0x00000003]	|---> REG_OFFSET=[gfx1201.regDB_RENDER_OVERRIDE]/0x3
[0x3@0x800000b2a400 + 0x0154]	[        0x00001000]	|---> REG_DATA=0x1000
[0x3@0x800000b2a400 + 0x0158]	[        0x00000010]	|---> REG_OFFSET=[gfx1201.regDB_GL1_INTERFACE_CONTROL]/0x10
[0x3@0x800000b2a400 + 0x015c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0160]	[        0x00000012]	|---> REG_OFFSET=[gfx1201.regDB_MEM_TEMPORAL]/0x12
[0x3@0x800000b2a400 + 0x0164]	[        0x00000924]	|---> REG_DATA=0x924
[0x3@0x800000b2a400 + 0x0168]	[        0x00000019]	|---> REG_OFFSET=[gfx1201.regDB_VIEWPORT_CONTROL]/0x19
[0x3@0x800000b2a400 + 0x016c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0170]	[        0x0000001a]	|---> REG_OFFSET=[gfx1201.regDB_SPI_VRS_CENTER_LOCATION]/0x1a
[0x3@0x800000b2a400 + 0x0174]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0178]	[        0x00000020]	|---> REG_OFFSET=[gfx1201.regTA_BC_BASE_ADDR]/0x20
[0x3@0x800000b2a400 + 0x017c]	[        0x01000300]	|---> REG_DATA=0x1000300
[0x3@0x800000b2a400 + 0x0180]	[        0x00000021]	|---> REG_OFFSET=[gfx1201.regTA_BC_BASE_ADDR_HI]/0x21
[0x3@0x800000b2a400 + 0x0184]	[        0x00000080]	|---> REG_DATA=0x80
[0x3@0x800000b2a400 + 0x0188]	[        0x00000023]	|---> REG_OFFSET=[gfx1201.regDB_STENCIL_OPVAL]/0x23
[0x3@0x800000b2a400 + 0x018c]	[        0x00000101]	|---> REG_DATA=0x101
[0x3@0x800000b2a400 + 0x0190]	[        0x0000003e]	|---> REG_OFFSET=[gfx1201.regSC_MEM_TEMPORAL]/0x3e
[0x3@0x800000b2a400 + 0x0194]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0198]	[        0x0000003f]	|---> REG_OFFSET=[gfx1201.regSC_MEM_SPEC_READ]/0x3f
[0x3@0x800000b2a400 + 0x019c]	[        0x00000015]	|---> REG_DATA=0x15
[0x3@0x800000b2a400 + 0x01a0]	[        0x00000060]	|---> REG_OFFSET=[gfx1201.regPA_SC_SCREEN_SCISSOR_TL]/0x60
[0x3@0x800000b2a400 + 0x01a4]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x01a8]	[        0x00000061]	|---> REG_OFFSET=[gfx1201.regPA_SC_SCREEN_SCISSOR_BR]/0x61
[0x3@0x800000b2a400 + 0x01ac]	[        0xffffffff]	|---> REG_DATA=0xffffffff
[0x3@0x800000b2a400 + 0x01b0]	[        0x00000081]	|---> REG_OFFSET=[gfx1201.regPA_SC_WINDOW_SCISSOR_TL]/0x81
[0x3@0x800000b2a400 + 0x01b4]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x01b8]	[        0x00000090]	|---> REG_OFFSET=[gfx1201.regPA_SC_GENERIC_SCISSOR_TL]/0x90
[0x3@0x800000b2a400 + 0x01bc]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x01c0]	[        0x00000091]	|---> REG_OFFSET=[gfx1201.regPA_SC_GENERIC_SCISSOR_BR]/0x91
[0x3@0x800000b2a400 + 0x01c4]	[        0xffffffff]	|---> REG_DATA=0xffffffff
[0x3@0x800000b2a400 + 0x01c8]	[        0x000000d6]	|---> REG_OFFSET=[gfx1201.regPA_SC_SCREEN_EXTENT_CONTROL]/0xd6
[0x3@0x800000b2a400 + 0x01cc]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x01d0]	[        0x000000d7]	|---> REG_OFFSET=[gfx1201.regPA_SC_TILE_STEERING_OVERRIDE]/0xd7
[0x3@0x800000b2a400 + 0x01d4]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x01d8]	[        0x000000f8]	|---> REG_OFFSET=[gfx1201.regPA_SC_VRS_INFO]/0xf8
[0x3@0x800000b2a400 + 0x01dc]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x01e0]	[        0x00000104]	|---> REG_OFFSET=[gfx1201.regCB_RMI_GL2_CACHE_CONTROL]/0x104
[0x3@0x800000b2a400 + 0x01e4]	[        0x00800004]	|---> REG_DATA=0x800004
[0x3@0x800000b2a400 + 0x01e8]	[        0x000001b9]	|---> REG_OFFSET=[gfx1201.regSPI_BARYC_SSAA_CNTL]/0x1b9
[0x3@0x800000b2a400 + 0x01ec]	[        0x00000004]	|---> REG_DATA=0x4
[0x3@0x800000b2a400 + 0x01f0]	[        0x000001d4]	|---> REG_OFFSET=[gfx1201.regSX_PS_DOWNCONVERT_CONTROL]/0x1d4
[0x3@0x800000b2a400 + 0x01f4]	[        0x000000ff]	|---> REG_DATA=0xff
[0x3@0x800000b2a400 + 0x01f8]	[        0x000001f5]	|---> REG_OFFSET=[gfx1201.regPA_CL_POINT_X_RAD]/0x1f5
[0x3@0x800000b2a400 + 0x01fc]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0200]	[        0x000001f6]	|---> REG_OFFSET=[gfx1201.regPA_CL_POINT_Y_RAD]/0x1f6
[0x3@0x800000b2a400 + 0x0204]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0208]	[        0x000001f7]	|---> REG_OFFSET=[gfx1201.regPA_CL_POINT_SIZE]/0x1f7
[0x3@0x800000b2a400 + 0x020c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0210]	[        0x000001f8]	|---> REG_OFFSET=[gfx1201.regPA_CL_POINT_CULL_RAD]/0x1f8
[0x3@0x800000b2a400 + 0x0214]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0218]	[        0x00000208]	|---> REG_OFFSET=[gfx1201.regPA_CL_NANINF_CNTL]/0x208
[0x3@0x800000b2a400 + 0x021c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0220]	[        0x00000209]	|---> REG_OFFSET=[gfx1201.regPA_SU_LINE_STIPPLE_CNTL]/0x209
[0x3@0x800000b2a400 + 0x0224]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0228]	[        0x0000020a]	|---> REG_OFFSET=[gfx1201.regPA_SU_LINE_STIPPLE_SCALE]/0x20a
[0x3@0x800000b2a400 + 0x022c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0230]	[        0x0000020c]	|---> REG_OFFSET=[gfx1201.regPA_SU_SMALL_PRIM_FILTER_CNTL]/0x20c
[0x3@0x800000b2a400 + 0x0234]	[        0x00000041]	|---> REG_DATA=0x41
[0x3@0x800000b2a400 + 0x0238]	[        0x0000020f]	|---> REG_OFFSET=[gfx1201.regPA_SU_OVER_RASTERIZATION_CNTL]/0x20f
[0x3@0x800000b2a400 + 0x023c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0240]	[        0x00000210]	|---> REG_OFFSET=[gfx1201.regPA_STEREO_CNTL]/0x210
[0x3@0x800000b2a400 + 0x0244]	[        0x00000002]	|---> REG_DATA=0x2
[0x3@0x800000b2a400 + 0x0248]	[        0x00000286]	|---> REG_OFFSET=[gfx1201.regVGT_HOS_MAX_TESS_LEVEL]/0x286
[0x3@0x800000b2a400 + 0x024c]	[        0x42800000]	|---> REG_DATA=0x42800000
[0x3@0x800000b2a400 + 0x0250]	[        0x00000287]	|---> REG_OFFSET=[gfx1201.regVGT_HOS_MIN_TESS_LEVEL]/0x287
[0x3@0x800000b2a400 + 0x0254]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0258]	[        0x00000294]	|---> REG_OFFSET=[gfx1201.regGE_SE_ENHANCE]/0x294
[0x3@0x800000b2a400 + 0x025c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0260]	[        0x0000029c]	|---> REG_OFFSET=[gfx1201.regGE_IA_ENHANCE]/0x29c
[0x3@0x800000b2a400 + 0x0264]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0268]	[        0x000002a0]	|---> REG_OFFSET=[gfx1201.regGE_WD_ENHANCE]/0x2a0
[0x3@0x800000b2a400 + 0x026c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0270]	[        0x000002a7]	|---> REG_OFFSET=[gfx1201.regVGT_REUSE_OFF]/0x2a7
[0x3@0x800000b2a400 + 0x0274]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0278]	[        0x000002a8]	|---> REG_OFFSET=[gfx1201.regVGT_DRAW_PAYLOAD_CNTL]/0x2a8
[0x3@0x800000b2a400 + 0x027c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0280]	[        0x000002af]	|---> REG_OFFSET=[gfx1201.regDB_HTILE_SURFACE]/0x2af
[0x3@0x800000b2a400 + 0x0284]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0288]	[        0x000002ca]	|---> REG_OFFSET=[gfx1201.regVGT_STRMOUT_DRAW_OPAQUE_OFFSET]/0x2ca
[0x3@0x800000b2a400 + 0x028c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0290]	[        0x000002d4]	|---> REG_OFFSET=[gfx1201.regVGT_TESS_DISTRIBUTION]/0x2d4
[0x3@0x800000b2a400 + 0x0294]	[        0xd8808080]	|---> REG_DATA=0xd8808080
[0x3@0x800000b2a400 + 0x0298]	[        0x000002f0]	|---> REG_OFFSET=[gfx1201.regPA_SC_HISZ_RENDER_OVERRIDE]/0x2f0
[0x3@0x800000b2a400 + 0x029c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x02a0]	[        0x00000310]	|---> REG_OFFSET=[gfx1201.regPA_SC_BINNER_OUTPUT_TIMEOUT_COUNTER]/0x310
[0x3@0x800000b2a400 + 0x02a4]	[        0x00000800]	|---> REG_DATA=0x800
[0x3@0x800000b2a400 + 0x02a8]	[        0x00000312]	|---> REG_OFFSET=[gfx1201.regPA_SC_BINNER_CNTL_1]/0x312
[0x3@0x800000b2a400 + 0x02ac]	[        0x01ff00fe]	|---> REG_DATA=0x1ff00fe
[0x3@0x800000b2a400 + 0x02b0]	[        0x00000313]	|---> REG_OFFSET=[gfx1201.regPA_SC_BINNER_CNTL_2]/0x313
[0x3@0x800000b2a400 + 0x02b4]	[        0x00800000]	|---> REG_DATA=0x800000
[0x3@0x800000b2a400 + 0x02b8]	[        0x00000314]	|---> REG_OFFSET=[gfx1201.regPA_SC_NGG_MODE_CNTL]/0x314
[0x3@0x800000b2a400 + 0x02bc]	[        0x00000040]	|---> REG_DATA=0x40
[0x3@0x800000b2a400 + 0x02c0]	[        0x00000316]	|---> REG_OFFSET=[gfx1201.regPA_SC_SHADER_CONTROL]/0x316
[0x3@0x800000b2a400 + 0x02c4]	[        0x00000001]	|---> REG_DATA=0x1
[0x3@0x800000b2a400 + 0x02c8]	[        0x000003c0]	|---> REG_OFFSET=[gfx1201.regCB_MEM0_INFO]/0x3c0
[0x3@0x800000b2a400 + 0x02cc]	[        0x00000024]	|---> REG_DATA=0x24
[0x3@0x800000b2a400 + 0x02d0]	[        0x000003c1]	|---> REG_OFFSET=[gfx1201.regCB_MEM1_INFO]/0x3c1
[0x3@0x800000b2a400 + 0x02d4]	[        0x00000024]	|---> REG_DATA=0x24
[0x3@0x800000b2a400 + 0x02d8]	[        0x000003c2]	|---> REG_OFFSET=[gfx1201.regCB_MEM2_INFO]/0x3c2
[0x3@0x800000b2a400 + 0x02dc]	[        0x00000024]	|---> REG_DATA=0x24
[0x3@0x800000b2a400 + 0x02e0]	[        0x000003c3]	|---> REG_OFFSET=[gfx1201.regCB_MEM3_INFO]/0x3c3
[0x3@0x800000b2a400 + 0x02e4]	[        0x00000024]	|---> REG_DATA=0x24
[0x3@0x800000b2a400 + 0x02e8]	[        0x000003c4]	|---> REG_OFFSET=[gfx1201.regCB_MEM4_INFO]/0x3c4
[0x3@0x800000b2a400 + 0x02ec]	[        0x00000024]	|---> REG_DATA=0x24
[0x3@0x800000b2a400 + 0x02f0]	[        0x000003c5]	|---> REG_OFFSET=[gfx1201.regCB_MEM5_INFO]/0x3c5
[0x3@0x800000b2a400 + 0x02f4]	[        0x00000024]	|---> REG_DATA=0x24
[0x3@0x800000b2a400 + 0x02f8]	[        0x000003c6]	|---> REG_OFFSET=[gfx1201.regCB_MEM6_INFO]/0x3c6
[0x3@0x800000b2a400 + 0x02fc]	[        0x00000024]	|---> REG_DATA=0x24
[0x3@0x800000b2a400 + 0x0300]	[        0x000003c7]	|---> REG_OFFSET=[gfx1201.regCB_MEM7_INFO]/0x3c7
[0x3@0x800000b2a400 + 0x0304]	[        0x00000024]	|---> REG_DATA=0x24
[0x3@0x800000b2a400 + 0x0308]	[        0xc01bbe00]	Opcode 0xbe [PKT3_SET_UCONFIG_REG_PAIRS] (28 words, type: 3, hdr: 0xc01bbe00)
[0x3@0x800000b2a400 + 0x030c]	[        0x00000249]	|---> REG_OFFSET=[gfx1201.regGE_MIN_VTX_INDX]/0x249
[0x3@0x800000b2a400 + 0x0310]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0314]	[        0x0000024a]	|---> REG_OFFSET=[gfx1201.regGE_INDX_OFFSET]/0x24a
[0x3@0x800000b2a400 + 0x0318]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x031c]	[        0x0000024b]	|---> REG_OFFSET=[gfx1201.regGE_MULTI_PRIM_IB_RESET_EN]/0x24b
[0x3@0x800000b2a400 + 0x0320]	[        0x00000004]	|---> REG_DATA=0x4
[0x3@0x800000b2a400 + 0x0324]	[        0x00000254]	|---> REG_OFFSET=[gfx1201.regGE_GS_THROTTLE]/0x254
[0x3@0x800000b2a400 + 0x0328]	[        0x7f9a80e1]	|---> REG_DATA=0x7f9a80e1
[0x3@0x800000b2a400 + 0x032c]	[        0x00000259]	|---> REG_OFFSET=[gfx1201.regGE_MAX_VTX_INDX]/0x259
[0x3@0x800000b2a400 + 0x0330]	[        0xffffffff]	|---> REG_DATA=0xffffffff
[0x3@0x800000b2a400 + 0x0334]	[        0x0000025a]	|---> REG_OFFSET=[gfx1201.regVGT_INSTANCE_BASE_ID]/0x25a
[0x3@0x800000b2a400 + 0x0338]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x033c]	[        0x0000025f]	|---> REG_OFFSET=[gfx1201.regGE_STEREO_CNTL]/0x25f
[0x3@0x800000b2a400 + 0x0340]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0344]	[        0x00000260]	|---> REG_OFFSET=[gfx1201.regGE_USER_VGPR_EN]/0x260
[0x3@0x800000b2a400 + 0x0348]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x034c]	[        0x0000026d]	|---> REG_OFFSET=[gfx1201.regVGT_PRIMITIVEID_RESET]/0x26d
[0x3@0x800000b2a400 + 0x0350]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0354]	[        0x00000263]	|---> REG_OFFSET=[gfx1201.regGE_VRS_RATE]/0x263
[0x3@0x800000b2a400 + 0x0358]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x035c]	[        0x00000280]	|---> REG_OFFSET=[gfx1201.regPA_SU_LINE_STIPPLE_VALUE]/0x280
[0x3@0x800000b2a400 + 0x0360]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0364]	[        0x00000281]	|---> REG_OFFSET=[gfx1201.regPA_SC_LINE_STIPPLE_STATE]/0x281
[0x3@0x800000b2a400 + 0x0368]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x036c]	[        0x0000044a]	|---> REG_OFFSET=[gfx1201.regSPI_GRP_LAUNCH_GUARANTEE_ENABLE]/0x44a
[0x3@0x800000b2a400 + 0x0370]	[        0x00008a4d]	|---> REG_DATA=0x8a4d
[0x3@0x800000b2a400 + 0x0374]	[        0x0000044b]	|---> REG_OFFSET=[gfx1201.regSPI_GRP_LAUNCH_GUARANTEE_CTRL]/0x44b
[0x3@0x800000b2a400 + 0x0378]	[        0x00001123]	|---> REG_DATA=0x1123
[0x3@0x800000b2a400 + 0x037c]	[        0xc0024600]	Opcode 0x46 [PKT3_EVENT_WRITE] (3 words, type: 3, hdr: 0xc0024600)
[0x3@0x800000b2a400 + 0x0380]	[        0x00000138]	|---> EVENT_TYPE=56, EVENT_INDEX=1
[0x3@0x800000b2a400 + 0x0384]	[        0x07fffc00]	|---> ADDRESS_LO=0x7fffc00
[0x3@0x800000b2a400 + 0x0388]	[        0x00000000]	|---> ADDRESS_HI=0x0
[0x3@0x800000b2a400 + 0x038c]	[        0xc007b800]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (8 words, type: 3, hdr: 0xc007b800)
[0x3@0x800000b2a400 + 0x0390]	[        0x0000020b]	|---> REG_OFFSET=[gfx1201.regPA_SU_PRIM_FILTER_CNTL]/0x20b
[0x3@0x800000b2a400 + 0x0394]	[        0xc0000000]	|---> REG_DATA=0xc0000000
[0x3@0x800000b2a400 + 0x0398]	[        0x00000192]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_IDX_FORMAT]/0x192
[0x3@0x800000b2a400 + 0x039c]	[        0x00000001]	|---> REG_DATA=0x1
[0x3@0x800000b2a400 + 0x03a0]	[        0x00000212]	|---> REG_OFFSET=[gfx1201.regPA_CL_VRS_CNTL]/0x212
[0x3@0x800000b2a400 + 0x03a4]	[        0x00000201]	|---> REG_DATA=0x201
[0x3@0x800000b2a400 + 0x03a8]	[        0x00000315]	|---> REG_OFFSET=[gfx1201.regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL]/0x315
[0x3@0x800000b2a400 + 0x03ac]	[        0x00100000]	|---> REG_DATA=0x100000
[0x3@0x800000b2a400 + 0x03b0]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x3@0x800000b2a400 + 0x03b8]	[        0x00000003]	|---> gfx1201.regVGT_GS_OUT_PRIM_TYPE=0x3
[0x3@0x800000b2a400 + 0x03bc]	[        0xc007b804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (8 words, type: 3, hdr: 0xc007b804)
[0x3@0x800000b2a400 + 0x03c0]	[        0x0000001f]	|---> REG_OFFSET=[gfx1201.regDB_ALPHA_TO_MASK]/0x1f
[0x3@0x800000b2a400 + 0x03c4]	[        0x0000aa00]	|---> REG_DATA=0xaa00
[0x3@0x800000b2a400 + 0x03c8]	[        0x000001e0]	|---> REG_OFFSET=[gfx1201.regCB_BLEND0_CONTROL]/0x1e0
[0x3@0x800000b2a400 + 0x03cc]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x03d0]	[        0x000001d8]	|---> REG_OFFSET=[gfx1201.regSX_MRT0_BLEND_OPT]/0x1d8
[0x3@0x800000b2a400 + 0x03d4]	[        0x06000600]	|---> REG_DATA=0x6000600
[0x3@0x800000b2a400 + 0x03d8]	[        0x00000216]	|---> REG_OFFSET=[gfx1201.regCB_COLOR_CONTROL]/0x216
[0x3@0x800000b2a400 + 0x03dc]	[        0x00cc0010]	|---> REG_DATA=0xcc0010
[0x3@0x800000b2a400 + 0x03e0]	[        0xc00fb804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (16 words, type: 3, hdr: 0xc00fb804)
[0x3@0x800000b2a400 + 0x03e4]	[        0x00000191]	|---> REG_OFFSET=[gfx1201.regSPI_INTERP_CONTROL_0]/0x191
[0x3@0x800000b2a400 + 0x03e8]	[        0x00000869]	|---> REG_DATA=0x869
[0x3@0x800000b2a400 + 0x03ec]	[        0x00000280]	|---> REG_OFFSET=[gfx1201.regPA_SU_POINT_SIZE]/0x280
[0x3@0x800000b2a400 + 0x03f0]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x03f4]	[        0x00000281]	|---> REG_OFFSET=[gfx1201.regPA_SU_POINT_MINMAX]/0x281
[0x3@0x800000b2a400 + 0x03f8]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x03fc]	[        0x00000282]	|---> REG_OFFSET=[gfx1201.regPA_SU_LINE_CNTL]/0x282
[0x3@0x800000b2a400 + 0x0400]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0404]	[        0x00000292]	|---> REG_OFFSET=[gfx1201.regPA_SC_MODE_CNTL_0]/0x292
[0x3@0x800000b2a400 + 0x0408]	[        0x00000022]	|---> REG_DATA=0x22
[0x3@0x800000b2a400 + 0x040c]	[        0x00000207]	|---> REG_OFFSET=[gfx1201.regPA_SU_SC_MODE_CNTL]/0x207
[0x3@0x800000b2a400 + 0x0410]	[        0x00080244]	|---> REG_DATA=0x80244
[0x3@0x800000b2a400 + 0x0414]	[        0x0000020e]	|---> REG_OFFSET=[gfx1201.regPA_CL_NGG_CNTL]/0x20e
[0x3@0x800000b2a400 + 0x0418]	[        0x00000078]	|---> REG_DATA=0x78
[0x3@0x800000b2a400 + 0x041c]	[        0x0000008c]	|---> REG_OFFSET=[gfx1201.regPA_SC_EDGERULE]/0x8c
[0x3@0x800000b2a400 + 0x0420]	[        0xaaaaa95a]	|---> REG_DATA=0xaaaaa95a
[0x3@0x800000b2a400 + 0x0424]	[        0xc001b804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (2 words, type: 3, hdr: 0xc001b804)
[0x3@0x800000b2a400 + 0x0428]	[        0x0000001c]	|---> REG_OFFSET=[gfx1201.regDB_DEPTH_CONTROL]/0x1c
[0x3@0x800000b2a400 + 0x042c]	[        0x00000076]	|---> REG_DATA=0x76
[0x3@0x800000b2a400 + 0x0430]	[        0xc005ba04]	Opcode 0xba [PKT3_SET_SH_REG_PAIRS] (6 words, type: 3, hdr: 0xc005ba04)
[0x3@0x800000b2a400 + 0x0434]	[        0x00000089]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_LO_ES]/0x89
[0x3@0x800000b2a400 + 0x0438]	[        0x00012000]	|---> REG_DATA=0x12000
[0x3@0x800000b2a400 + 0x043c]	[        0x0000008a]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_RSRC1_GS]/0x8a
[0x3@0x800000b2a400 + 0x0440]	[        0x000c0001]	|---> REG_DATA=0xc0001
[0x3@0x800000b2a400 + 0x0444]	[        0x0000008b]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_RSRC2_GS]/0x8b
[0x3@0x800000b2a400 + 0x0448]	[        0x0000000a]	|---> REG_DATA=0xa
[0x3@0x800000b2a400 + 0x044c]	[        0xc00bb804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (12 words, type: 3, hdr: 0xc00bb804)
[0x3@0x800000b2a400 + 0x0450]	[        0x000001ff]	|---> REG_OFFSET=[gfx1201.regGE_MAX_OUTPUT_PER_SUBGROUP]/0x1ff
[0x3@0x800000b2a400 + 0x0454]	[        0x00000080]	|---> REG_DATA=0x80
[0x3@0x800000b2a400 + 0x0458]	[        0x000002d3]	|---> REG_OFFSET=[gfx1201.regGE_NGG_SUBGRP_CNTL]/0x2d3
[0x3@0x800000b2a400 + 0x045c]	[        0x00000001]	|---> REG_DATA=0x1
[0x3@0x800000b2a400 + 0x0460]	[        0x000002ce]	|---> REG_OFFSET=[gfx1201.regVGT_GS_MAX_VERT_OUT]/0x2ce
[0x3@0x800000b2a400 + 0x0464]	[        0x00000001]	|---> REG_DATA=0x1
[0x3@0x800000b2a400 + 0x0468]	[        0x000002cf]	|---> REG_OFFSET=[gfx1201.regVGT_GS_INSTANCE_CNT]/0x2cf
[0x3@0x800000b2a400 + 0x046c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0470]	[        0x00000193]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_POS_FORMAT]/0x193
[0x3@0x800000b2a400 + 0x0474]	[        0x00000004]	|---> REG_DATA=0x4
[0x3@0x800000b2a400 + 0x0478]	[        0x00000205]	|---> REG_OFFSET=[gfx1201.regPA_CL_VTE_CNTL]/0x205
[0x3@0x800000b2a400 + 0x047c]	[        0x00000300]	|---> REG_DATA=0x300
[0x3@0x800000b2a400 + 0x0480]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x3@0x800000b2a400 + 0x0488]	[        0x00000000]	|---> gfx1201.regVGT_PRIMITIVEID_EN=0x0
[0x3@0x800000b2a400 + 0x048c]	[        0xc009ba04]	Opcode 0xba [PKT3_SET_SH_REG_PAIRS] (10 words, type: 3, hdr: 0xc009ba04)
[0x3@0x800000b2a400 + 0x0490]	[        0x00000007]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_RSRC4_PS]/0x7
[0x3@0x800000b2a400 + 0x0494]	[        0x000307ff]	|---> REG_DATA=0x307ff
[0x3@0x800000b2a400 + 0x0498]	[        0x00000008]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_LO_PS]/0x8
[0x3@0x800000b2a400 + 0x049c]	[        0x00012002]	|---> REG_DATA=0x12002
[0x3@0x800000b2a400 + 0x04a0]	[        0x00000009]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_HI_PS]/0x9
[0x3@0x800000b2a400 + 0x04a4]	[        0x00000080]	|---> REG_DATA=0x80
[0x3@0x800000b2a400 + 0x04a8]	[        0x0000000a]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_RSRC1_PS]/0xa
[0x3@0x800000b2a400 + 0x04ac]	[        0x000c0003]	|---> REG_DATA=0xc0003
[0x3@0x800000b2a400 + 0x04b0]	[        0x0000000b]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_RSRC2_PS]/0xb
[0x3@0x800000b2a400 + 0x04b4]	[        0x0000000a]	|---> REG_DATA=0xa
[0x3@0x800000b2a400 + 0x04b8]	[        0xc00fb804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (16 words, type: 3, hdr: 0xc00fb804)
[0x3@0x800000b2a400 + 0x04bc]	[        0x00000190]	|---> REG_OFFSET=[gfx1201.regSPI_PS_IN_CONTROL]/0x190
[0x3@0x800000b2a400 + 0x04c0]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x04c4]	[        0x00000194]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_Z_FORMAT]/0x194
[0x3@0x800000b2a400 + 0x04c8]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x04cc]	[        0x00000195]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_COL_FORMAT]/0x195
[0x3@0x800000b2a400 + 0x04d0]	[        0x00000004]	|---> REG_DATA=0x4
[0x3@0x800000b2a400 + 0x04d4]	[        0x00000196]	|---> REG_OFFSET=[gfx1201.regSPI_BARYC_CNTL]/0x196
[0x3@0x800000b2a400 + 0x04d8]	[        0x01020000]	|---> REG_DATA=0x1020000
[0x3@0x800000b2a400 + 0x04dc]	[        0x00000197]	|---> REG_OFFSET=[gfx1201.regSPI_PS_INPUT_ENA]/0x197
[0x3@0x800000b2a400 + 0x04e0]	[        0x00000020]	|---> REG_DATA=0x20
[0x3@0x800000b2a400 + 0x04e4]	[        0x00000198]	|---> REG_OFFSET=[gfx1201.regSPI_PS_INPUT_ADDR]/0x198
[0x3@0x800000b2a400 + 0x04e8]	[        0x0000f077]	|---> REG_DATA=0xf077
[0x3@0x800000b2a400 + 0x04ec]	[        0x00000215]	|---> REG_OFFSET=[gfx1201.regCB_SHADER_MASK]/0x215
[0x3@0x800000b2a400 + 0x04f0]	[        0x0000000f]	|---> REG_DATA=0xf
[0x3@0x800000b2a400 + 0x04f4]	[        0x000002ef]	|---> REG_OFFSET=[gfx1201.regPA_SC_HISZ_CONTROL]/0x2ef
[0x3@0x800000b2a400 + 0x04f8]	[        0x00000002]	|---> REG_DATA=0x2
[0x3@0x800000b2a400 + 0x04fc]	[        0xc03fb804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (64 words, type: 3, hdr: 0xc03fb804)
[0x3@0x800000b2a400 + 0x0500]	[        0x00000318]	|---> REG_OFFSET=[gfx1201.regCB_COLOR0_BASE]/0x318
[0x3@0x800000b2a400 + 0x0504]	[        0x01012000]	|---> REG_DATA=0x1012000
[0x3@0x800000b2a400 + 0x0508]	[        0x00000319]	|---> REG_OFFSET=[gfx1201.regCB_COLOR0_VIEW]/0x319
[0x3@0x800000b2a400 + 0x050c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0510]	[        0x0000031a]	|---> REG_OFFSET=[gfx1201.regCB_COLOR0_VIEW2]/0x31a
[0x3@0x800000b2a400 + 0x0514]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0518]	[        0x0000031b]	|---> REG_OFFSET=[gfx1201.regCB_COLOR0_ATTRIB]/0x31b
[0x3@0x800000b2a400 + 0x051c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0520]	[        0x0000031c]	|---> REG_OFFSET=[gfx1201.regCB_COLOR0_FDCC_CONTROL]/0x31c
[0x3@0x800000b2a400 + 0x0524]	[        0x10000024]	|---> REG_DATA=0x10000024
[0x3@0x800000b2a400 + 0x0528]	[        0x0000031e]	|---> REG_OFFSET=[gfx1201.regCB_COLOR0_ATTRIB2]/0x31e
[0x3@0x800000b2a400 + 0x052c]	[        0x031f0257]	|---> REG_DATA=0x31f0257
[0x3@0x800000b2a400 + 0x0530]	[        0x0000031f]	|---> REG_OFFSET=[gfx1201.regCB_COLOR0_ATTRIB3]/0x31f
[0x3@0x800000b2a400 + 0x0534]	[        0x01018000]	|---> REG_DATA=0x1018000
[0x3@0x800000b2a400 + 0x0538]	[        0x00000390]	|---> REG_OFFSET=[gfx1201.regCB_COLOR0_BASE_EXT]/0x390
[0x3@0x800000b2a400 + 0x053c]	[        0x00ffff80]	|---> REG_DATA=0xffff80
[0x3@0x800000b2a400 + 0x0540]	[        0x000003b0]	|---> REG_OFFSET=[gfx1201.regCB_COLOR0_INFO]/0x3b0
[0x3@0x800000b2a400 + 0x0544]	[        0x0002880a]	|---> REG_DATA=0x2880a
[0x3@0x800000b2a400 + 0x0548]	[        0x000003b1]	|---> REG_OFFSET=[gfx1201.regCB_COLOR1_INFO]/0x3b1
[0x3@0x800000b2a400 + 0x054c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0550]	[        0x000003b2]	|---> REG_OFFSET=[gfx1201.regCB_COLOR2_INFO]/0x3b2
[0x3@0x800000b2a400 + 0x0554]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0558]	[        0x000003b3]	|---> REG_OFFSET=[gfx1201.regCB_COLOR3_INFO]/0x3b3
[0x3@0x800000b2a400 + 0x055c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0560]	[        0x000003b4]	|---> REG_OFFSET=[gfx1201.regCB_COLOR4_INFO]/0x3b4
[0x3@0x800000b2a400 + 0x0564]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0568]	[        0x000003b5]	|---> REG_OFFSET=[gfx1201.regCB_COLOR5_INFO]/0x3b5
[0x3@0x800000b2a400 + 0x056c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0570]	[        0x000003b6]	|---> REG_OFFSET=[gfx1201.regCB_COLOR6_INFO]/0x3b6
[0x3@0x800000b2a400 + 0x0574]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0578]	[        0x000003b7]	|---> REG_OFFSET=[gfx1201.regCB_COLOR7_INFO]/0x3b7
[0x3@0x800000b2a400 + 0x057c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0580]	[        0x00000001]	|---> REG_OFFSET=[gfx1201.regDB_DEPTH_VIEW]/0x1
[0x3@0x800000b2a400 + 0x0584]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0588]	[        0x00000002]	|---> REG_OFFSET=[gfx1201.regDB_DEPTH_VIEW1]/0x2
[0x3@0x800000b2a400 + 0x058c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0590]	[        0x00000005]	|---> REG_OFFSET=[gfx1201.regDB_DEPTH_SIZE_XY]/0x5
[0x3@0x800000b2a400 + 0x0594]	[        0x0257031f]	|---> REG_DATA=0x257031f
[0x3@0x800000b2a400 + 0x0598]	[        0x00000006]	|---> REG_OFFSET=[gfx1201.regDB_Z_INFO]/0x6
[0x3@0x800000b2a400 + 0x059c]	[        0x00000033]	|---> REG_DATA=0x33
[0x3@0x800000b2a400 + 0x05a0]	[        0x00000007]	|---> REG_OFFSET=[gfx1201.regDB_STENCIL_INFO]/0x7
[0x3@0x800000b2a400 + 0x05a4]	[        0x20000000]	|---> REG_DATA=0x20000000
[0x3@0x800000b2a400 + 0x05a8]	[        0x00000008]	|---> REG_OFFSET=[gfx1201.regDB_Z_READ_BASE]/0x8
[0x3@0x800000b2a400 + 0x05ac]	[        0x01006000]	|---> REG_DATA=0x1006000
[0x3@0x800000b2a400 + 0x05b0]	[        0x00000009]	|---> REG_OFFSET=[gfx1201.regDB_Z_READ_BASE_HI]/0x9
[0x3@0x800000b2a400 + 0x05b4]	[        0x00ffff80]	|---> REG_DATA=0xffff80
[0x3@0x800000b2a400 + 0x05b8]	[        0x0000000a]	|---> REG_OFFSET=[gfx1201.regDB_Z_WRITE_BASE]/0xa
[0x3@0x800000b2a400 + 0x05bc]	[        0x01006000]	|---> REG_DATA=0x1006000
[0x3@0x800000b2a400 + 0x05c0]	[        0x0000000b]	|---> REG_OFFSET=[gfx1201.regDB_Z_WRITE_BASE_HI]/0xb
[0x3@0x800000b2a400 + 0x05c4]	[        0x00ffff80]	|---> REG_DATA=0xffff80
[0x3@0x800000b2a400 + 0x05c8]	[        0x0000000c]	|---> REG_OFFSET=[gfx1201.regDB_STENCIL_READ_BASE]/0xc
[0x3@0x800000b2a400 + 0x05cc]	[        0x01006000]	|---> REG_DATA=0x1006000
[0x3@0x800000b2a400 + 0x05d0]	[        0x0000000d]	|---> REG_OFFSET=[gfx1201.regDB_STENCIL_READ_BASE_HI]/0xd
[0x3@0x800000b2a400 + 0x05d4]	[        0x00ffff80]	|---> REG_DATA=0xffff80
[0x3@0x800000b2a400 + 0x05d8]	[        0x0000000e]	|---> REG_OFFSET=[gfx1201.regDB_STENCIL_WRITE_BASE]/0xe
[0x3@0x800000b2a400 + 0x05dc]	[        0x01006000]	|---> REG_DATA=0x1006000
[0x3@0x800000b2a400 + 0x05e0]	[        0x0000000f]	|---> REG_OFFSET=[gfx1201.regDB_STENCIL_WRITE_BASE_HI]/0xf
[0x3@0x800000b2a400 + 0x05e4]	[        0x00ffff80]	|---> REG_DATA=0xffff80
[0x3@0x800000b2a400 + 0x05e8]	[        0x000002e5]	|---> REG_OFFSET=[gfx1201.regPA_SC_HIZ_INFO]/0x2e5
[0x3@0x800000b2a400 + 0x05ec]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x05f0]	[        0x000002e6]	|---> REG_OFFSET=[gfx1201.regPA_SC_HIS_INFO]/0x2e6
[0x3@0x800000b2a400 + 0x05f4]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x05f8]	[        0x00000082]	|---> REG_OFFSET=[gfx1201.regPA_SC_WINDOW_SCISSOR_BR]/0x82
[0x3@0x800000b2a400 + 0x05fc]	[        0x0257031f]	|---> REG_DATA=0x257031f
[0x3@0x800000b2a400 + 0x0600]	[        0xc00db804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (14 words, type: 3, hdr: 0xc00db804)
[0x3@0x800000b2a400 + 0x0604]	[        0x000002fc]	|---> REG_OFFSET=[gfx1201.regPA_SC_CENTROID_PRIORITY_0]/0x2fc
[0x3@0x800000b2a400 + 0x0608]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x060c]	[        0x000002fd]	|---> REG_OFFSET=[gfx1201.regPA_SC_CENTROID_PRIORITY_1]/0x2fd
[0x3@0x800000b2a400 + 0x0610]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0614]	[        0x000002fe]	|---> REG_OFFSET=[gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0]/0x2fe
[0x3@0x800000b2a400 + 0x0618]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x061c]	[        0x00000302]	|---> REG_OFFSET=[gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0]/0x302
[0x3@0x800000b2a400 + 0x0620]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0624]	[        0x00000306]	|---> REG_OFFSET=[gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0]/0x306
[0x3@0x800000b2a400 + 0x0628]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x062c]	[        0x0000030a]	|---> REG_OFFSET=[gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0]/0x30a
[0x3@0x800000b2a400 + 0x0630]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0634]	[        0x00000317]	|---> REG_OFFSET=[gfx1201.regPA_SC_SAMPLE_PROPERTIES]/0x317
[0x3@0x800000b2a400 + 0x0638]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x063c]	[        0xc009b804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (10 words, type: 3, hdr: 0xc009b804)
[0x3@0x800000b2a400 + 0x0640]	[        0x00000000]	|---> REG_OFFSET=[gfx1201.regDB_RENDER_CONTROL]/0x0
[0x3@0x800000b2a400 + 0x0644]	[        0x00010000]	|---> REG_DATA=0x10000
[0x3@0x800000b2a400 + 0x0648]	[        0x00000004]	|---> REG_OFFSET=[gfx1201.regDB_RENDER_OVERRIDE2]/0x4
[0x3@0x800000b2a400 + 0x064c]	[        0x08000000]	|---> REG_DATA=0x8000000
[0x3@0x800000b2a400 + 0x0650]	[        0x00000018]	|---> REG_OFFSET=[gfx1201.regDB_COUNT_CONTROL]/0x18
[0x3@0x800000b2a400 + 0x0654]	[        0x00000004]	|---> REG_DATA=0x4
[0x3@0x800000b2a400 + 0x0658]	[        0x0000001b]	|---> REG_OFFSET=[gfx1201.regDB_SHADER_CONTROL]/0x1b
[0x3@0x800000b2a400 + 0x065c]	[        0x00000010]	|---> REG_DATA=0x10
[0x3@0x800000b2a400 + 0x0660]	[        0x000000f4]	|---> REG_OFFSET=[gfx1201.regPA_SC_VRS_OVERRIDE_CNTL]/0xf4
[0x3@0x800000b2a400 + 0x0664]	[        0x00000051]	|---> REG_DATA=0x51
[0x3@0x800000b2a400 + 0x0668]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x3@0x800000b2a400 + 0x0670]	[        0x19fc0123]	|---> gfx1201.regPA_SC_BINNER_CNTL_0=0x19fc0123
[0x3@0x800000b2a400 + 0x0674]	[        0xc007b804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (8 words, type: 3, hdr: 0xc007b804)
[0x3@0x800000b2a400 + 0x0678]	[        0x000002f7]	|---> REG_OFFSET=[gfx1201.regPA_SC_LINE_CNTL]/0x2f7
[0x3@0x800000b2a400 + 0x067c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0680]	[        0x000002f8]	|---> REG_OFFSET=[gfx1201.regPA_SC_AA_CONFIG]/0x2f8
[0x3@0x800000b2a400 + 0x0684]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0688]	[        0x0000001e]	|---> REG_OFFSET=[gfx1201.regDB_EQAA]/0x1e
[0x3@0x800000b2a400 + 0x068c]	[        0x00110000]	|---> REG_DATA=0x110000
[0x3@0x800000b2a400 + 0x0690]	[        0x00000293]	|---> REG_OFFSET=[gfx1201.regPA_SC_MODE_CNTL_1]/0x293
[0x3@0x800000b2a400 + 0x0694]	[        0x060201bc]	|---> REG_DATA=0x60201bc
[0x3@0x800000b2a400 + 0x0698]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x3@0x800000b2a400 + 0x06a0]	[        0xffffffff]	|---> gfx1201.regPA_SC_AA_MASK_X0Y0_X1Y0=0xffffffff
[0x3@0x800000b2a400 + 0x06a4]	[        0xffffffff]	|---> gfx1201.regPA_SC_AA_MASK_X0Y1_X1Y1=0xffffffff
[0x3@0x800000b2a400 + 0x06a8]	[        0xc007b804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (8 words, type: 3, hdr: 0xc007b804)
[0x3@0x800000b2a400 + 0x06ac]	[        0x00000214]	|---> REG_OFFSET=[gfx1201.regCB_TARGET_MASK]/0x214
[0x3@0x800000b2a400 + 0x06b0]	[        0x0000000f]	|---> REG_DATA=0xf
[0x3@0x800000b2a400 + 0x06b4]	[        0x000001d5]	|---> REG_OFFSET=[gfx1201.regSX_PS_DOWNCONVERT]/0x1d5
[0x3@0x800000b2a400 + 0x06b8]	[        0x00000005]	|---> REG_DATA=0x5
[0x3@0x800000b2a400 + 0x06bc]	[        0x000001d6]	|---> REG_OFFSET=[gfx1201.regSX_BLEND_OPT_EPSILON]/0x1d6
[0x3@0x800000b2a400 + 0x06c0]	[        0x00000006]	|---> REG_DATA=0x6
[0x3@0x800000b2a400 + 0x06c4]	[        0x000001d7]	|---> REG_OFFSET=[gfx1201.regSX_BLEND_OPT_CONTROL]/0x1d7
[0x3@0x800000b2a400 + 0x06c8]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x06cc]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x3@0x800000b2a400 + 0x06d4]	[        0x00000000]	|---> gfx1201.regCB_BLEND_RED=0x0
[0x3@0x800000b2a400 + 0x06d8]	[        0x00000000]	|---> gfx1201.regCB_BLEND_GREEN=0x0
[0x3@0x800000b2a400 + 0x06dc]	[        0x00000000]	|---> gfx1201.regCB_BLEND_BLUE=0x0
[0x3@0x800000b2a400 + 0x06e0]	[        0x00000000]	|---> gfx1201.regCB_BLEND_ALPHA=0x0
[0x3@0x800000b2a400 + 0x06e4]	[        0xc003b804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (4 words, type: 3, hdr: 0xc003b804)
[0x3@0x800000b2a400 + 0x06e8]	[        0x00000204]	|---> REG_OFFSET=[gfx1201.regPA_CL_CLIP_CNTL]/0x204
[0x3@0x800000b2a400 + 0x06ec]	[        0x01010000]	|---> REG_DATA=0x1010000
[0x3@0x800000b2a400 + 0x06f0]	[        0x00000206]	|---> REG_OFFSET=[gfx1201.regPA_CL_VS_OUT_CNTL]/0x206
[0x3@0x800000b2a400 + 0x06f4]	[        0x60000000]	|---> REG_DATA=0x60000000
[0x3@0x800000b2a400 + 0x06f8]	[        0xc0186900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (25 words, type: 3, hdr: 0xc0186900)
[0x3@0x800000b2a400 + 0x0700]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_0_X=0x0
[0x3@0x800000b2a400 + 0x0704]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_0_Y=0x0
[0x3@0x800000b2a400 + 0x0708]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_0_Z=0x0
[0x3@0x800000b2a400 + 0x070c]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_0_W=0x0
[0x3@0x800000b2a400 + 0x0710]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_1_X=0x0
[0x3@0x800000b2a400 + 0x0714]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_1_Y=0x0
[0x3@0x800000b2a400 + 0x0718]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_1_Z=0x0
[0x3@0x800000b2a400 + 0x071c]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_1_W=0x0
[0x3@0x800000b2a400 + 0x0720]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_2_X=0x0
[0x3@0x800000b2a400 + 0x0724]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_2_Y=0x0
[0x3@0x800000b2a400 + 0x0728]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_2_Z=0x0
[0x3@0x800000b2a400 + 0x072c]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_2_W=0x0
[0x3@0x800000b2a400 + 0x0730]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_3_X=0x0
[0x3@0x800000b2a400 + 0x0734]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_3_Y=0x0
[0x3@0x800000b2a400 + 0x0738]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_3_Z=0x0
[0x3@0x800000b2a400 + 0x073c]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_3_W=0x0
[0x3@0x800000b2a400 + 0x0740]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_4_X=0x0
[0x3@0x800000b2a400 + 0x0744]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_4_Y=0x0
[0x3@0x800000b2a400 + 0x0748]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_4_Z=0x0
[0x3@0x800000b2a400 + 0x074c]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_4_W=0x0
[0x3@0x800000b2a400 + 0x0750]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_5_X=0x0
[0x3@0x800000b2a400 + 0x0754]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_5_Y=0x0
[0x3@0x800000b2a400 + 0x0758]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_5_Z=0x0
[0x3@0x800000b2a400 + 0x075c]	[        0x00000000]	|---> gfx1201.regPA_CL_UCP_5_W=0x0
[0x3@0x800000b2a400 + 0x0760]	[        0xc00bb804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (12 words, type: 3, hdr: 0xc00bb804)
[0x3@0x800000b2a400 + 0x0764]	[        0x000002f9]	|---> REG_OFFSET=[gfx1201.regPA_SU_VTX_CNTL]/0x2f9
[0x3@0x800000b2a400 + 0x0768]	[        0x0000002d]	|---> REG_DATA=0x2d
[0x3@0x800000b2a400 + 0x076c]	[        0x0000010b]	|---> REG_OFFSET=[gfx1201.regPA_CL_GB_VERT_CLIP_ADJ]/0x10b
[0x3@0x800000b2a400 + 0x0770]	[        0x42da5f93]	|---> REG_DATA=0x42da5f93
[0x3@0x800000b2a400 + 0x0774]	[        0x0000010c]	|---> REG_OFFSET=[gfx1201.regPA_CL_GB_VERT_DISC_ADJ]/0x10c
[0x3@0x800000b2a400 + 0x0778]	[        0x3f800000]	|---> REG_DATA=0x3f800000
[0x3@0x800000b2a400 + 0x077c]	[        0x0000010d]	|---> REG_OFFSET=[gfx1201.regPA_CL_GB_HORZ_CLIP_ADJ]/0x10d
[0x3@0x800000b2a400 + 0x0780]	[        0x42a3c28f]	|---> REG_DATA=0x42a3c28f
[0x3@0x800000b2a400 + 0x0784]	[        0x0000010e]	|---> REG_OFFSET=[gfx1201.regPA_CL_GB_HORZ_DISC_ADJ]/0x10e
[0x3@0x800000b2a400 + 0x0788]	[        0x3f800000]	|---> REG_DATA=0x3f800000
[0x3@0x800000b2a400 + 0x078c]	[        0x0000008d]	|---> REG_OFFSET=[gfx1201.regPA_SU_HARDWARE_SCREEN_OFFSET]/0x8d
[0x3@0x800000b2a400 + 0x0790]	[        0x00120018]	|---> REG_DATA=0x120018
[0x3@0x800000b2a400 + 0x0794]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x3@0x800000b2a400 + 0x079c]	[        0x00000000]	|---> gfx1201.regPA_SC_VPORT_SCISSOR_0_TL=0x0
[0x3@0x800000b2a400 + 0x07a0]	[        0x7fff7fff]	|---> gfx1201.regPA_SC_VPORT_SCISSOR_0_BR=0x7fff7fff
[0x3@0x800000b2a400 + 0x07a4]	[        0xc0086900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (9 words, type: 3, hdr: 0xc0086900)
[0x3@0x800000b2a400 + 0x07ac]	[        0x43c80000]	|---> gfx1201.regPA_CL_VPORT_XSCALE=0x43c80000
[0x3@0x800000b2a400 + 0x07b0]	[        0x43c80000]	|---> gfx1201.regPA_CL_VPORT_XOFFSET=0x43c80000
[0x3@0x800000b2a400 + 0x07b4]	[        0xc3960000]	|---> gfx1201.regPA_CL_VPORT_YSCALE=0xc3960000
[0x3@0x800000b2a400 + 0x07b8]	[        0x43960000]	|---> gfx1201.regPA_CL_VPORT_YOFFSET=0x43960000
[0x3@0x800000b2a400 + 0x07bc]	[        0x3f000000]	|---> gfx1201.regPA_CL_VPORT_ZSCALE=0x3f000000
[0x3@0x800000b2a400 + 0x07c0]	[        0x3f000000]	|---> gfx1201.regPA_CL_VPORT_ZOFFSET=0x3f000000
[0x3@0x800000b2a400 + 0x07c4]	[        0x00000000]	|---> gfx1201.regPA_SC_VPORT_ZMIN_0=0x0
[0x3@0x800000b2a400 + 0x07c8]	[        0x3f800000]	|---> gfx1201.regPA_SC_VPORT_ZMAX_0=0x3f800000
[0x3@0x800000b2a400 + 0x07cc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x3@0x800000b2a400 + 0x07d4]	[        0x00000000]	|---> gfx1201.regDB_STENCIL_REF=0x0
[0x3@0x800000b2a400 + 0x07d8]	[        0xc001b804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (2 words, type: 3, hdr: 0xc001b804)
[0x3@0x800000b2a400 + 0x07dc]	[        0x00000083]	|---> REG_OFFSET=[gfx1201.regPA_SC_CLIPRECT_RULE]/0x83
[0x3@0x800000b2a400 + 0x07e0]	[        0x0000ffff]	|---> REG_DATA=0xffff
[0x3@0x800000b2a400 + 0x07e4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x3@0x800000b2a400 + 0x07ec]	[        0x00000000]	|---> gfx1201.regVGT_SHADER_STAGES_EN=0x0
[0x3@0x800000b2a400 + 0x07f0]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x3@0x800000b2a400 + 0x07f8]	[        0xa0010080]	|---> gfx1201.regGE_CNTL=0xa0010080
[0x3@0x800000b2a400 + 0x07fc]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x3@0x800000b2a400 + 0x0800]	[        0x0000001a]	|---> EVENT_TYPE=26, EVENT_INDEX=0
[0x3@0x800000b2a400 + 0x0804]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x3@0x800000b2a400 + 0x0808]	[        0x8070c514]	|---> EVENT_TYPE=[CACHE_FLUSH_AND_INV_TS_EVENT]/20, EVENT_INDEX=5, GCR_CNTL=1804, TEMPORAL=0, EXECUTE=0, GLK_INV=0, PWS_ENABLE=1
[0x3@0x800000b2a400 + 0x080c]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x3@0x800000b2a400 + 0x0810]	[        0x00000000]	|---> ADDR_LO=0x0
[0x3@0x800000b2a400 + 0x0814]	[        0x00000000]	|---> ADDR_HI=0x0
[0x3@0x800000b2a400 + 0x0818]	[        0x00000000]	|---> DATA_LO=0x0
[0x3@0x800000b2a400 + 0x081c]	[        0x00000000]	|---> DATA_HI=0x0
[0x3@0x800000b2a400 + 0x0820]	[        0x00000000]	|---> INT_CTXID=0x0
[0x3@0x800000b2a400 + 0x0824]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x3@0x800000b2a400 + 0x0828]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x3@0x800000b2a400 + 0x082c]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x3@0x800000b2a400 + 0x0830]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x3@0x800000b2a400 + 0x0834]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x3@0x800000b2a400 + 0x0838]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x3@0x800000b2a400 + 0x083c]	[        0x80000000]	|---> PWS_ENA=0x1
[0x3@0x800000b2a400 + 0x0840]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x3@0x800000b2a400 + 0x0844]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x3@0x800000b2a400 + 0x0848]	[        0x80000528]	|---> EVENT_TYPE=[BOTTOM_OF_PIPE_TS]/40, EVENT_INDEX=5, GCR_CNTL=0, TEMPORAL=0, EXECUTE=0, GLK_INV=0, PWS_ENABLE=1
[0x3@0x800000b2a400 + 0x084c]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x3@0x800000b2a400 + 0x0850]	[        0x00000000]	|---> ADDR_LO=0x0
[0x3@0x800000b2a400 + 0x0854]	[        0x00000000]	|---> ADDR_HI=0x0
[0x3@0x800000b2a400 + 0x0858]	[        0x00000000]	|---> DATA_LO=0x0
[0x3@0x800000b2a400 + 0x085c]	[        0x00000000]	|---> DATA_HI=0x0
[0x3@0x800000b2a400 + 0x0860]	[        0x00000000]	|---> INT_CTXID=0x0
[0x3@0x800000b2a400 + 0x0864]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x3@0x800000b2a400 + 0x0868]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x3@0x800000b2a400 + 0x086c]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x3@0x800000b2a400 + 0x0870]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x3@0x800000b2a400 + 0x0874]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x3@0x800000b2a400 + 0x0878]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x3@0x800000b2a400 + 0x087c]	[        0x80000000]	|---> PWS_ENA=0x1
[0x3@0x800000b2a400 + 0x0880]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x3@0x800000b2a400 + 0x0884]	[        0xc0047900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (5 words, type: 3, hdr: 0xc0047900)
[0x3@0x800000b2a400 + 0x088c]	[        0x12355123]	|---> gfx1201.regSPI_GS_THROTTLE_CNTL1=0x12355123
[0x3@0x800000b2a400 + 0x0890]	[        0x0001544d]	|---> gfx1201.regSPI_GS_THROTTLE_CNTL2=0x1544d
[0x3@0x800000b2a400 + 0x0894]	[        0x80000000]	|---> gfx1201.regSPI_ATTRIBUTE_RING_BASE=0x80000000
[0x3@0x800000b2a400 + 0x0898]	[        0x0002000f]	|---> gfx1201.regSPI_ATTRIBUTE_RING_SIZE=0x2000f
[0x3@0x800000b2a400 + 0x089c]	[        0xc0047900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (5 words, type: 3, hdr: 0xc0047900)
[0x3@0x800000b2a400 + 0x08a4]	[        0x80000040]	|---> gfx1201.regGE_POS_RING_BASE=0x80000040
[0x3@0x800000b2a400 + 0x08a8]	[        0x00002000]	|---> gfx1201.regGE_POS_RING_SIZE=0x2000
[0x3@0x800000b2a400 + 0x08ac]	[        0x80000080]	|---> gfx1201.regGE_PRIM_RING_BASE=0x80000080
[0x3@0x800000b2a400 + 0x08b0]	[        0x0c6e07fe]	|---> gfx1201.regGE_PRIM_RING_SIZE=0xc6e07fe
[0x3@0x800000b2a400 + 0x08b4]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x3@0x800000b2a400 + 0x08bc]	[        0x00000011]	|---> gfx1201.regVGT_PRIMITIVE_TYPE=0x11
[0x3@0x800000b2a400 + 0x08c0]	[        0xc0002f00]	Opcode 0x2f [PKT3_NUM_INSTANCES] (1 words, type: 3, hdr: 0xc0002f00)
[0x3@0x800000b2a400 + 0x08c4]	[        0x00000001]	|---> NUM_INSTANCES=0x1
[0x3@0x800000b2a400 + 0x08c8]	[        0xc01bba04]	Opcode 0xba [PKT3_SET_SH_REG_PAIRS] (28 words, type: 3, hdr: 0xc01bba04)
[0x3@0x800000b2a400 + 0x08cc]	[        0x00000010]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_DATA_PS_4]/0x10
[0x3@0x800000b2a400 + 0x08d0]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x08d4]	[        0x00000088]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_RSRC4_GS]/0x88
[0x3@0x800000b2a400 + 0x08d8]	[        0x027f0bff]	|---> REG_DATA=0x27f0bff
[0x3@0x800000b2a400 + 0x08dc]	[        0x0000000e]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_DATA_PS_2]/0xe
[0x3@0x800000b2a400 + 0x08e0]	[        0x014090d0]	|---> REG_DATA=0x14090d0
[0x3@0x800000b2a400 + 0x08e4]	[        0x0000000f]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_DATA_PS_3]/0xf
[0x3@0x800000b2a400 + 0x08e8]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x08ec]	[        0x00000104]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_LO_HS]/0x104
[0x3@0x800000b2a400 + 0x08f0]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x08f4]	[        0x00000105]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_HI_HS]/0x105
[0x3@0x800000b2a400 + 0x08f8]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x08fc]	[        0x00000084]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_LO_GS]/0x84
[0x3@0x800000b2a400 + 0x0900]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0904]	[        0x00000085]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_HI_GS]/0x85
[0x3@0x800000b2a400 + 0x0908]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x090c]	[        0x00000095]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_DATA_GS_9]/0x95
[0x3@0x800000b2a400 + 0x0910]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0914]	[        0x0000000c]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_DATA_PS_0]/0xc
[0x3@0x800000b2a400 + 0x0918]	[        0x014c0400]	|---> REG_DATA=0x14c0400
[0x3@0x800000b2a400 + 0x091c]	[        0x0000008c]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_DATA_GS_0]/0x8c
[0x3@0x800000b2a400 + 0x0920]	[        0x014c0400]	|---> REG_DATA=0x14c0400
[0x3@0x800000b2a400 + 0x0924]	[        0x0000010c]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_DATA_HS_0]/0x10c
[0x3@0x800000b2a400 + 0x0928]	[        0x014c0400]	|---> REG_DATA=0x14c0400
[0x3@0x800000b2a400 + 0x092c]	[        0x00000031]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_GS_OUT_CONFIG_PS]/0x31
[0x3@0x800000b2a400 + 0x0930]	[        0x00000400]	|---> REG_DATA=0x400
[0x3@0x800000b2a400 + 0x0934]	[        0x00000094]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_DATA_GS_8]/0x94
[0x3@0x800000b2a400 + 0x0938]	[        0x014c0540]	|---> REG_DATA=0x14c0540
[0x3@0x800000b2a400 + 0x093c]	[        0xc0037600]	Opcode 0x76 [PKT3_SET_SH_REG] (4 words, type: 3, hdr: 0xc0037600)
[0x3@0x800000b2a400 + 0x0944]	[        0x00000000]	|---> gfx1201.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x3@0x800000b2a400 + 0x0948]	[        0x02580320]	|---> gfx1201.regSPI_SHADER_USER_DATA_GS_3=0x2580320
[0x3@0x800000b2a400 + 0x094c]	[        0x3f800000]	|---> gfx1201.regSPI_SHADER_USER_DATA_GS_4=0x3f800000
[0x3@0x800000b2a400 + 0x0950]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x3@0x800000b2a400 + 0x0954]	[        0x00000003]	|---> INDEX_COUNT=3
[0x3@0x800000b2a400 + 0x0958]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x3@0x800000b2a400 + 0x095c]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x3@0x800000b2a400 + 0x0960]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_INDIRECT=0, DST_INDIRECT=0, SRC_TEMPORAL=0, DST_SEL=2, DST_TEMPORAL=0, SRC_SEL=3, CP_SYNC=0
[0x3@0x800000b2a400 + 0x0964]	[        0x01200000]	|---> SRC_ADDR_LO_OR_DATA=0x1200000
[0x3@0x800000b2a400 + 0x0968]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x3@0x800000b2a400 + 0x096c]	[        0x01200000]	|---> DST_ADDR_LO=0x1200000
[0x3@0x800000b2a400 + 0x0970]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x3@0x800000b2a400 + 0x0974]	[        0x80000200]	|---> BYTE_COUNT=512, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x3@0x800000b2a400 + 0x0978]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x3@0x800000b2a400 + 0x097c]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_INDIRECT=0, DST_INDIRECT=0, SRC_TEMPORAL=0, DST_SEL=2, DST_TEMPORAL=0, SRC_SEL=3, CP_SYNC=0
[0x3@0x800000b2a400 + 0x0980]	[        0x01200200]	|---> SRC_ADDR_LO_OR_DATA=0x1200200
[0x3@0x800000b2a400 + 0x0984]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x3@0x800000b2a400 + 0x0988]	[        0x01200200]	|---> DST_ADDR_LO=0x1200200
[0x3@0x800000b2a400 + 0x098c]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x3@0x800000b2a400 + 0x0990]	[        0x80000180]	|---> BYTE_COUNT=384, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x3@0x800000b2a400 + 0x0994]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x3@0x800000b2a400 + 0x099c]	[        0x00000002]	|---> gfx1201.regVGT_GS_OUT_PRIM_TYPE=0x2
[0x3@0x800000b2a400 + 0x09a0]	[        0xc007b804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (8 words, type: 3, hdr: 0xc007b804)
[0x3@0x800000b2a400 + 0x09a4]	[        0x0000001f]	|---> REG_OFFSET=[gfx1201.regDB_ALPHA_TO_MASK]/0x1f
[0x3@0x800000b2a400 + 0x09a8]	[        0x0000aa00]	|---> REG_DATA=0xaa00
[0x3@0x800000b2a400 + 0x09ac]	[        0x000001e0]	|---> REG_OFFSET=[gfx1201.regCB_BLEND0_CONTROL]/0x1e0
[0x3@0x800000b2a400 + 0x09b0]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x09b4]	[        0x000001d8]	|---> REG_OFFSET=[gfx1201.regSX_MRT0_BLEND_OPT]/0x1d8
[0x3@0x800000b2a400 + 0x09b8]	[        0x06000600]	|---> REG_DATA=0x6000600
[0x3@0x800000b2a400 + 0x09bc]	[        0x00000216]	|---> REG_OFFSET=[gfx1201.regCB_COLOR_CONTROL]/0x216
[0x3@0x800000b2a400 + 0x09c0]	[        0x00cc0010]	|---> REG_DATA=0xcc0010
[0x3@0x800000b2a400 + 0x09c4]	[        0xc007b804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (8 words, type: 3, hdr: 0xc007b804)
[0x3@0x800000b2a400 + 0x09c8]	[        0x00000280]	|---> REG_OFFSET=[gfx1201.regPA_SU_POINT_SIZE]/0x280
[0x3@0x800000b2a400 + 0x09cc]	[        0x00080008]	|---> REG_DATA=0x80008
[0x3@0x800000b2a400 + 0x09d0]	[        0x00000281]	|---> REG_OFFSET=[gfx1201.regPA_SU_POINT_MINMAX]/0x281
[0x3@0x800000b2a400 + 0x09d4]	[        0x00080008]	|---> REG_DATA=0x80008
[0x3@0x800000b2a400 + 0x09d8]	[        0x00000282]	|---> REG_OFFSET=[gfx1201.regPA_SU_LINE_CNTL]/0x282
[0x3@0x800000b2a400 + 0x09dc]	[        0x00000008]	|---> REG_DATA=0x8
[0x3@0x800000b2a400 + 0x09e0]	[        0x00000207]	|---> REG_OFFSET=[gfx1201.regPA_SU_SC_MODE_CNTL]/0x207
[0x3@0x800000b2a400 + 0x09e4]	[        0x00080242]	|---> REG_DATA=0x80242
[0x3@0x800000b2a400 + 0x09e8]	[        0xc001b804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (2 words, type: 3, hdr: 0xc001b804)
[0x3@0x800000b2a400 + 0x09ec]	[        0x0000001c]	|---> REG_OFFSET=[gfx1201.regDB_DEPTH_CONTROL]/0x1c
[0x3@0x800000b2a400 + 0x09f0]	[        0x00000036]	|---> REG_DATA=0x36
[0x3@0x800000b2a400 + 0x09f4]	[        0xc005ba04]	Opcode 0xba [PKT3_SET_SH_REG_PAIRS] (6 words, type: 3, hdr: 0xc005ba04)
[0x3@0x800000b2a400 + 0x09f8]	[        0x00000089]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_LO_ES]/0x89
[0x3@0x800000b2a400 + 0x09fc]	[        0x0000e000]	|---> REG_DATA=0xe000
[0x3@0x800000b2a400 + 0x0a00]	[        0x0000008a]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_RSRC1_GS]/0x8a
[0x3@0x800000b2a400 + 0x0a04]	[        0x000c0006]	|---> REG_DATA=0xc0006
[0x3@0x800000b2a400 + 0x0a08]	[        0x0000008b]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_RSRC2_GS]/0x8b
[0x3@0x800000b2a400 + 0x0a0c]	[        0x00400028]	|---> REG_DATA=0x400028
[0x3@0x800000b2a400 + 0x0a10]	[        0xc001b804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (2 words, type: 3, hdr: 0xc001b804)
[0x3@0x800000b2a400 + 0x0a14]	[        0x00000205]	|---> REG_OFFSET=[gfx1201.regPA_CL_VTE_CNTL]/0x205
[0x3@0x800000b2a400 + 0x0a18]	[        0x0000043f]	|---> REG_DATA=0x43f
[0x3@0x800000b2a400 + 0x0a1c]	[        0xc009ba04]	Opcode 0xba [PKT3_SET_SH_REG_PAIRS] (10 words, type: 3, hdr: 0xc009ba04)
[0x3@0x800000b2a400 + 0x0a20]	[        0x00000007]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_RSRC4_PS]/0x7
[0x3@0x800000b2a400 + 0x0a24]	[        0x000407ff]	|---> REG_DATA=0x407ff
[0x3@0x800000b2a400 + 0x0a28]	[        0x00000008]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_LO_PS]/0x8
[0x3@0x800000b2a400 + 0x0a2c]	[        0x0001200a]	|---> REG_DATA=0x1200a
[0x3@0x800000b2a400 + 0x0a30]	[        0x00000009]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_HI_PS]/0x9
[0x3@0x800000b2a400 + 0x0a34]	[        0x00000080]	|---> REG_DATA=0x80
[0x3@0x800000b2a400 + 0x0a38]	[        0x0000000a]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_RSRC1_PS]/0xa
[0x3@0x800000b2a400 + 0x0a3c]	[        0x000c0003]	|---> REG_DATA=0xc0003
[0x3@0x800000b2a400 + 0x0a40]	[        0x0000000b]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_RSRC2_PS]/0xb
[0x3@0x800000b2a400 + 0x0a44]	[        0x0000000a]	|---> REG_DATA=0xa
[0x3@0x800000b2a400 + 0x0a48]	[        0xc001b804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (2 words, type: 3, hdr: 0xc001b804)
[0x3@0x800000b2a400 + 0x0a4c]	[        0x00000197]	|---> REG_OFFSET=[gfx1201.regSPI_PS_INPUT_ENA]/0x197
[0x3@0x800000b2a400 + 0x0a50]	[        0x00000002]	|---> REG_DATA=0x2
[0x3@0x800000b2a400 + 0x0a54]	[        0xc001b804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (2 words, type: 3, hdr: 0xc001b804)
[0x3@0x800000b2a400 + 0x0a58]	[        0x000000f4]	|---> REG_OFFSET=[gfx1201.regPA_SC_VRS_OVERRIDE_CNTL]/0xf4
[0x3@0x800000b2a400 + 0x0a5c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0a60]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x3@0x800000b2a400 + 0x0a68]	[        0x11fc0130]	|---> gfx1201.regPA_SC_BINNER_CNTL_0=0x11fc0130
[0x3@0x800000b2a400 + 0x0a6c]	[        0xc001b804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (2 words, type: 3, hdr: 0xc001b804)
[0x3@0x800000b2a400 + 0x0a70]	[        0x00000204]	|---> REG_OFFSET=[gfx1201.regPA_CL_CLIP_CNTL]/0x204
[0x3@0x800000b2a400 + 0x0a74]	[        0x01000000]	|---> REG_DATA=0x1000000
[0x3@0x800000b2a400 + 0x0a78]	[        0xc009b804]	Opcode 0xb8 [PKT3_SET_CONTEXT_REG_PAIRS] (10 words, type: 3, hdr: 0xc009b804)
[0x3@0x800000b2a400 + 0x0a7c]	[        0x000002f9]	|---> REG_OFFSET=[gfx1201.regPA_SU_VTX_CNTL]/0x2f9
[0x3@0x800000b2a400 + 0x0a80]	[        0x0000003d]	|---> REG_DATA=0x3d
[0x3@0x800000b2a400 + 0x0a84]	[        0x0000010b]	|---> REG_OFFSET=[gfx1201.regPA_CL_GB_VERT_CLIP_ADJ]/0x10b
[0x3@0x800000b2a400 + 0x0a88]	[        0x40d92c60]	|---> REG_DATA=0x40d92c60
[0x3@0x800000b2a400 + 0x0a8c]	[        0x0000010c]	|---> REG_OFFSET=[gfx1201.regPA_CL_GB_VERT_DISC_ADJ]/0x10c
[0x3@0x800000b2a400 + 0x0a90]	[        0x3f800000]	|---> REG_DATA=0x3f800000
[0x3@0x800000b2a400 + 0x0a94]	[        0x0000010d]	|---> REG_OFFSET=[gfx1201.regPA_CL_GB_HORZ_CLIP_ADJ]/0x10d
[0x3@0x800000b2a400 + 0x0a98]	[        0x40a28f5c]	|---> REG_DATA=0x40a28f5c
[0x3@0x800000b2a400 + 0x0a9c]	[        0x0000010e]	|---> REG_OFFSET=[gfx1201.regPA_CL_GB_HORZ_DISC_ADJ]/0x10e
[0x3@0x800000b2a400 + 0x0aa0]	[        0x3f800000]	|---> REG_DATA=0x3f800000
[0x3@0x800000b2a400 + 0x0aa4]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x3@0x800000b2a400 + 0x0aac]	[        0x00000000]	|---> gfx1201.regPA_SC_VPORT_SCISSOR_0_TL=0x0
[0x3@0x800000b2a400 + 0x0ab0]	[        0x0257031f]	|---> gfx1201.regPA_SC_VPORT_SCISSOR_0_BR=0x257031f
[0x3@0x800000b2a400 + 0x0ab4]	[        0xc0086900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (9 words, type: 3, hdr: 0xc0086900)
[0x3@0x800000b2a400 + 0x0abc]	[        0x43c80000]	|---> gfx1201.regPA_CL_VPORT_XSCALE=0x43c80000
[0x3@0x800000b2a400 + 0x0ac0]	[        0x43c80000]	|---> gfx1201.regPA_CL_VPORT_XOFFSET=0x43c80000
[0x3@0x800000b2a400 + 0x0ac4]	[        0xc3960000]	|---> gfx1201.regPA_CL_VPORT_YSCALE=0xc3960000
[0x3@0x800000b2a400 + 0x0ac8]	[        0x43960000]	|---> gfx1201.regPA_CL_VPORT_YOFFSET=0x43960000
[0x3@0x800000b2a400 + 0x0acc]	[        0x3f000000]	|---> gfx1201.regPA_CL_VPORT_ZSCALE=0x3f000000
[0x3@0x800000b2a400 + 0x0ad0]	[        0x3f000000]	|---> gfx1201.regPA_CL_VPORT_ZOFFSET=0x3f000000
[0x3@0x800000b2a400 + 0x0ad4]	[        0x00000000]	|---> gfx1201.regPA_SC_VPORT_ZMIN_0=0x0
[0x3@0x800000b2a400 + 0x0ad8]	[        0x3f800000]	|---> gfx1201.regPA_SC_VPORT_ZMAX_0=0x3f800000
[0x3@0x800000b2a400 + 0x0adc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x3@0x800000b2a400 + 0x0ae4]	[        0x00000000]	|---> gfx1201.regSPI_PS_INPUT_CNTL_0=0x0
[0x3@0x800000b2a400 + 0x0ae8]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x3@0x800000b2a400 + 0x0af0]	[        0x00000004]	|---> gfx1201.regVGT_PRIMITIVE_TYPE=0x4
[0x3@0x800000b2a400 + 0x0af4]	[        0xc0087600]	Opcode 0x76 [PKT3_SET_SH_REG] (9 words, type: 3, hdr: 0xc0087600)
[0x3@0x800000b2a400 + 0x0afc]	[        0x00c00000]	|---> gfx1201.regSPI_SHADER_USER_DATA_GS_12=0xc00000
[0x3@0x800000b2a400 + 0x0b00]	[        0x000c8001]	|---> gfx1201.regSPI_SHADER_USER_DATA_GS_13=0xc8001
[0x3@0x800000b2a400 + 0x0b04]	[        0x00023280]	|---> gfx1201.regSPI_SHADER_USER_DATA_GS_14=0x23280
[0x3@0x800000b2a400 + 0x0b08]	[        0x1003c3ac]	|---> gfx1201.regSPI_SHADER_USER_DATA_GS_15=0x1003c3ac
[0x3@0x800000b2a400 + 0x0b0c]	[        0x01000000]	|---> gfx1201.regSPI_SHADER_USER_DATA_GS_16=0x1000000
[0x3@0x800000b2a400 + 0x0b10]	[        0x000c8001]	|---> gfx1201.regSPI_SHADER_USER_DATA_GS_17=0xc8001
[0x3@0x800000b2a400 + 0x0b14]	[        0x00023280]	|---> gfx1201.regSPI_SHADER_USER_DATA_GS_18=0x23280
[0x3@0x800000b2a400 + 0x0b18]	[        0x1003c3ac]	|---> gfx1201.regSPI_SHADER_USER_DATA_GS_19=0x1003c3ac
[0x3@0x800000b2a400 + 0x0b1c]	[        0xc011ba04]	Opcode 0xba [PKT3_SET_SH_REG_PAIRS] (18 words, type: 3, hdr: 0xc011ba04)
[0x3@0x800000b2a400 + 0x0b20]	[        0x00000088]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_PGM_RSRC4_GS]/0x88
[0x3@0x800000b2a400 + 0x0b24]	[        0x08ff0bff]	|---> REG_DATA=0x8ff0bff
[0x3@0x800000b2a400 + 0x0b28]	[        0x0000008e]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_DATA_GS_2]/0x8e
[0x3@0x800000b2a400 + 0x0b2c]	[        0x014a9580]	|---> REG_DATA=0x14a9580
[0x3@0x800000b2a400 + 0x0b30]	[        0x0000008f]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_DATA_GS_3]/0x8f
[0x3@0x800000b2a400 + 0x0b34]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0b38]	[        0x0000000e]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_DATA_PS_2]/0xe
[0x3@0x800000b2a400 + 0x0b3c]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0b40]	[        0x00000095]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_DATA_GS_9]/0x95
[0x3@0x800000b2a400 + 0x0b44]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0b48]	[        0x00000031]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_GS_OUT_CONFIG_PS]/0x31
[0x3@0x800000b2a400 + 0x0b4c]	[        0x00000800]	|---> REG_DATA=0x800
[0x3@0x800000b2a400 + 0x0b50]	[        0x00000094]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_DATA_GS_8]/0x94
[0x3@0x800000b2a400 + 0x0b54]	[        0x014c0540]	|---> REG_DATA=0x14c0540
[0x3@0x800000b2a400 + 0x0b58]	[        0x00000090]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_DATA_GS_4]/0x90
[0x3@0x800000b2a400 + 0x0b5c]	[        0x00c00001]	|---> REG_DATA=0xc00001
[0x3@0x800000b2a400 + 0x0b60]	[        0x00000091]	|---> REG_OFFSET=[gfx1201.regSPI_SHADER_USER_DATA_GS_5]/0x91
[0x3@0x800000b2a400 + 0x0b64]	[        0x00000000]	|---> REG_DATA=0x0
[0x3@0x800000b2a400 + 0x0b68]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x3@0x800000b2a400 + 0x0b6c]	[        0x00023280]	|---> INDEX_COUNT=144000
[0x3@0x800000b2a400 + 0x0b70]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x3@0x800000b2a400 + 0x0b74]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x3@0x800000b2a400 + 0x0b78]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_INDIRECT=0, DST_INDIRECT=0, SRC_TEMPORAL=0, DST_SEL=2, DST_TEMPORAL=0, SRC_SEL=3, CP_SYNC=0
[0x3@0x800000b2a400 + 0x0b7c]	[        0x00e00000]	|---> SRC_ADDR_LO_OR_DATA=0xe00000
[0x3@0x800000b2a400 + 0x0b80]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x3@0x800000b2a400 + 0x0b84]	[        0x00e00000]	|---> DST_ADDR_LO=0xe00000
[0x3@0x800000b2a400 + 0x0b88]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x3@0x800000b2a400 + 0x0b8c]	[        0x80000880]	|---> BYTE_COUNT=2176, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x3@0x800000b2a400 + 0x0b90]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x3@0x800000b2a400 + 0x0b94]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_INDIRECT=0, DST_INDIRECT=0, SRC_TEMPORAL=0, DST_SEL=2, DST_TEMPORAL=0, SRC_SEL=3, CP_SYNC=0
[0x3@0x800000b2a400 + 0x0b98]	[        0x01200a00]	|---> SRC_ADDR_LO_OR_DATA=0x1200a00
[0x3@0x800000b2a400 + 0x0b9c]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x3@0x800000b2a400 + 0x0ba0]	[        0x01200a00]	|---> DST_ADDR_LO=0x1200a00
[0x3@0x800000b2a400 + 0x0ba4]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x3@0x800000b2a400 + 0x0ba8]	[        0x80000200]	|---> BYTE_COUNT=512, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x3@0x800000b2a400 + 0x0bac]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x3@0x800000b2a400 + 0x0bb0]	[        0x80000000]	|---> ENGINE_SEL=0, SRC_INDIRECT=0, DST_INDIRECT=0, SRC_TEMPORAL=0, DST_SEL=0, DST_TEMPORAL=0, SRC_SEL=0, CP_SYNC=1
[0x3@0x800000b2a400 + 0x0bb4]	[        0x00000000]	|---> SRC_ADDR_LO_OR_DATA=0x0
[0x3@0x800000b2a400 + 0x0bb8]	[        0x00000000]	|---> SRC_ADDR_HI=0x0
[0x3@0x800000b2a400 + 0x0bbc]	[        0x00000000]	|---> DST_ADDR_LO=0x0
[0x3@0x800000b2a400 + 0x0bc0]	[        0x00000000]	|---> DST_ADDR_HI=0x0
[0x3@0x800000b2a400 + 0x0bc4]	[        0x00000000]	|---> BYTE_COUNT=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=0
[0x3@0x800000b2a400 + 0x0bc8]	[        0xc0041000]	Opcode 0x10 [PKT3_NOP] (5 words, type: 3, hdr: 0xc0041000)
Done decoding IB

Shader from 0x3@[0x800000b2a400 + 0x950] at 0x3@0x800001200200, type PS (0), size 76
Shader registers (unfiltered):
	gfx1201.regCB_BLEND0_CONTROL(3@0x800000b2a7c8) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1201.regCB_BLEND_ALPHA(3@0x800000b2aae0) == 0x0
	gfx1201.regCB_BLEND_BLUE(3@0x800000b2aadc) == 0x0
	gfx1201.regCB_BLEND_GREEN(3@0x800000b2aad8) == 0x0
	gfx1201.regCB_BLEND_RED(3@0x800000b2aad4) == 0x0
	gfx1201.regCB_COLOR0_ATTRIB(3@0x800000b2a918) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[3:3] == 0x0
	gfx1201.regCB_COLOR0_ATTRIB2(3@0x800000b2a928) == 0x31f0257
		MIP0_HEIGHT[0:15] == 0x257
		MIP0_WIDTH[16:31] == 0x31f
	gfx1201.regCB_COLOR0_ATTRIB3(3@0x800000b2a930) == 0x1018000
		MIP0_DEPTH[0:13] == 0x0
		COLOR_SW_MODE[15:17] == 0x3
		MAX_MIP[19:23] == 0x0
		RESOURCE_TYPE[24:25] == 0x1
		SPECULATIVE_READ[26:27] == 0x0
	gfx1201.regCB_COLOR0_BASE(3@0x800000b2a900) == 0x1012000
	gfx1201.regCB_COLOR0_BASE_EXT(3@0x800000b2a938) == 0xffff80
	gfx1201.regCB_COLOR0_FDCC_CONTROL(3@0x800000b2a920) == 0x10000024
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:2] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
		COMPRESSION_MODE[26:27] == 0x0
		ENABLE_MAX_COMP_FRAG_OVERRIDE[28:28] == 0x1
		MAX_COMP_FRAGS[29:30] == 0x0
	gfx1201.regCB_COLOR0_INFO(3@0x800000b2a940) == 0x2880a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x1
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR0_VIEW(3@0x800000b2a908) == 0x0
		SLICE_START[0:13] == 0x0
		SLICE_MAX[14:27] == 0x0
	gfx1201.regCB_COLOR0_VIEW2(3@0x800000b2a910) == 0x0
	gfx1201.regCB_COLOR1_INFO(3@0x800000b2a948) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR2_INFO(3@0x800000b2a950) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR3_INFO(3@0x800000b2a958) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR4_INFO(3@0x800000b2a960) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR5_INFO(3@0x800000b2a968) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR6_INFO(3@0x800000b2a970) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR7_INFO(3@0x800000b2a978) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR_CONTROL(3@0x800000b2a7d8) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1201.regCB_MEM0_INFO(3@0x800000b2a6c8) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM1_INFO(3@0x800000b2a6d0) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM2_INFO(3@0x800000b2a6d8) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM3_INFO(3@0x800000b2a6e0) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM4_INFO(3@0x800000b2a6e8) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM5_INFO(3@0x800000b2a6f0) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM6_INFO(3@0x800000b2a6f8) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM7_INFO(3@0x800000b2a700) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_RMI_GL2_CACHE_CONTROL(3@0x800000b2a5e0) == 0x800004
		COLOR_WR_POLICY[2:3] == 0x1
		COLOR_RD_POLICY[22:23] == 0x2
		COLOR_L3_BYPASS[27:27] == 0x0
	gfx1201.regCB_SHADER_MASK(3@0x800000b2a8ec) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1201.regCB_TARGET_MASK(3@0x800000b2aaac) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1201.regCOMPUTE_DESTINATION_EN_SE0(3@0x800000b2a44c) == 0xffffffff
	gfx1201.regCOMPUTE_DESTINATION_EN_SE1(3@0x800000b2a454) == 0xffffffff
	gfx1201.regCOMPUTE_DESTINATION_EN_SE2(3@0x800000b2a45c) == 0xffffffff
	gfx1201.regCOMPUTE_DESTINATION_EN_SE3(3@0x800000b2a464) == 0xffffffff
	gfx1201.regCOMPUTE_DISPATCH_PKT_ADDR_HI(3@0x800000b2a444) == 0x0
	gfx1201.regCOMPUTE_DISPATCH_PKT_ADDR_LO(3@0x800000b2a43c) == 0x0
	gfx1201.regCOMPUTE_DISPATCH_TUNNEL(3@0x800000b2a4b4) == 0x0
	gfx1201.regCOMPUTE_PERFCOUNT_ENABLE(3@0x800000b2a42c) == 0x0
	gfx1201.regCOMPUTE_PGM_HI(3@0x800000b2a434) == 0x80
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE4(3@0x800000b2a494) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE5(3@0x800000b2a49c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE6(3@0x800000b2a4a4) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE7(3@0x800000b2a4ac) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE8(3@0x800000b2a46c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_USER_ACCUM_0(3@0x800000b2a474) == 0x0
	gfx1201.regCOMPUTE_USER_ACCUM_1(3@0x800000b2a47c) == 0x0
	gfx1201.regCOMPUTE_USER_ACCUM_2(3@0x800000b2a484) == 0x0
	gfx1201.regCOMPUTE_USER_ACCUM_3(3@0x800000b2a48c) == 0x0
	gfx1201.regDB_ALPHA_TO_MASK(3@0x800000b2a7c0) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1201.regDB_COUNT_CONTROL(3@0x800000b2aa50) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1201.regDB_DEPTH_CONTROL(3@0x800000b2a828) == 0x76
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x1
		Z_WRITE_ENABLE[2:2] == 0x1
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x7
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		RESERVED_FIELD_30[30:30] == 0x0
		RESERVED_FIELD_31[31:31] == 0x0
	gfx1201.regDB_DEPTH_SIZE_XY(3@0x800000b2a990) == 0x257031f
		X_MAX[0:15] == 0x31f
		Y_MAX[16:31] == 0x257
	gfx1201.regDB_DEPTH_VIEW(3@0x800000b2a980) == 0x0
		SLICE_START[0:13] == 0x0
		SLICE_MAX[16:29] == 0x0
	gfx1201.regDB_DEPTH_VIEW1(3@0x800000b2a988) == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:30] == 0x0
	gfx1201.regDB_EQAA(3@0x800000b2aa88) == 0x110000
		RESERVED_FIELD_1[0:2] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		RESERVED_FIELD_17[17:17] == 0x0
		RESERVED_FIELD_18[18:18] == 0x0
		RESERVED_FIELD_19[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		RESERVED_FIELD_21[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1201.regDB_GL1_INTERFACE_CONTROL(3@0x800000b2a558) == 0x0
		Z_SPECULATIVE_READ[0:1] == 0x0
		STENCIL_SPECULATIVE_READ[2:3] == 0x0
		Z_COMPRESSION_MODE[4:5] == 0x0
		STENCIL_COMPRESSION_MODE[6:7] == 0x0
		OCCLUSION_COMPRESSION_MODE[8:9] == 0x0
	gfx1201.regDB_HTILE_SURFACE(3@0x800000b2a680) == 0x0
		RESERVED_FIELD_1[0:0] == 0x0
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
	gfx1201.regDB_MEM_TEMPORAL(3@0x800000b2a560) == 0x924
		Z_TEMPORAL_READ[0:2] == 0x4
		Z_TEMPORAL_WRITE[3:5] == 0x4
		STENCIL_TEMPORAL_READ[6:8] == 0x4
		STENCIL_TEMPORAL_WRITE[9:11] == 0x4
		OCCLUSION_TEMPORAL_WRITE[12:14] == 0x0
	gfx1201.regDB_RENDER_CONTROL(3@0x800000b2aa40) == 0x10000
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		RESERVED_FIELD_1[2:2] == 0x0
		RESERVED_FIELD_2[3:3] == 0x0
		RESERVED_FIELD_4[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_STILES_IN_WAVE[20:23] == 0x0
	gfx1201.regDB_RENDER_OVERRIDE(3@0x800000b2a550) == 0x1000
		FORCE_HIZ_ENABLE[0:1] == 0x0
		FORCE_HIS_ENABLE0[2:3] == 0x0
		FORCE_HIS_ENABLE1[4:5] == 0x0
		FORCE_SHADER_Z_ORDER[6:6] == 0x0
		FAST_Z_DISABLE[7:7] == 0x0
		FAST_STENCIL_DISABLE[8:8] == 0x0
		NOOP_CULL_DISABLE[9:9] == 0x0
		FORCE_COLOR_KILL[10:10] == 0x0
		FORCE_Z_READ[11:11] == 0x0
		FORCE_STENCIL_READ[12:12] == 0x1
		FORCE_FULL_Z_RANGE[13:14] == 0x0
		FORCE_Z_ALLOC[15:15] == 0x0
		FORCE_Z_LIMIT_SUMM[19:20] == 0x0
		MAX_TILES_IN_DTT[21:25] == 0x0
		DISABLE_TILE_RATE_TILES[26:26] == 0x0
		FORCE_Z_DIRTY[27:27] == 0x0
		FORCE_STENCIL_DIRTY[28:28] == 0x0
		FORCE_Z_VALID[29:29] == 0x0
		FORCE_STENCIL_VALID[30:30] == 0x0
		PRESERVE_COMPRESSION[31:31] == 0x0
	gfx1201.regDB_RENDER_OVERRIDE2(3@0x800000b2aa48) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		RESERVED_FIELD_5[5:5] == 0x0
		RESERVED_FIELD_6[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		RESERVED_FIELD_1[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		FORCE_SUMM_Z_RANGE_TO_MAX[11:11] == 0x0
		FORCE_SUMM_STENCIL_RANGE_TO_MAX[12:12] == 0x0
		RESERVED_FIELD_2[13:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1201.regDB_SHADER_CONTROL(3@0x800000b2aa58) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1201.regDB_SPI_VRS_CENTER_LOCATION(3@0x800000b2a570) == 0x0
		CENTER_X_OFFSET_1X1[0:3] == 0x0
		CENTER_Y_OFFSET_1X1[4:7] == 0x0
		CENTER_X_OFFSET_2X1[8:11] == 0x0
		CENTER_Y_OFFSET_2X1[12:15] == 0x0
		CENTER_X_OFFSET_1X2[16:19] == 0x0
		CENTER_Y_OFFSET_1X2[20:23] == 0x0
		CENTER_X_OFFSET_2X2[24:27] == 0x0
		CENTER_Y_OFFSET_2X2[28:31] == 0x0
	gfx1201.regDB_STENCIL_INFO(3@0x800000b2a9a0) == 0x20000000
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		RESERVED_FIELD_2[9:10] == 0x0
		RESERVED_FIELD_11[11:11] == 0x0
		RESERVED_FIELD_12[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		RESERVED_FIELD_20[20:20] == 0x0
		RESERVED_FIELD_27[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x1
	gfx1201.regDB_STENCIL_OPVAL(3@0x800000b2a588) == 0x101
		OPVAL[0:7] == 0x1
		OPVAL_BF[8:15] == 0x1
	gfx1201.regDB_STENCIL_READ_BASE(3@0x800000b2a9c8) == 0x1006000
	gfx1201.regDB_STENCIL_READ_BASE_HI(3@0x800000b2a9d0) == 0xffff80
	gfx1201.regDB_STENCIL_REF(3@0x800000b2abd4) == 0x0
		TESTVAL[0:7] == 0x0
		TESTVAL_BF[8:15] == 0x0
	gfx1201.regDB_STENCIL_WRITE_BASE(3@0x800000b2a9d8) == 0x1006000
	gfx1201.regDB_STENCIL_WRITE_BASE_HI(3@0x800000b2a9e0) == 0xffff80
	gfx1201.regDB_VIEWPORT_CONTROL(3@0x800000b2a568) == 0x0
	gfx1201.regDB_Z_INFO(3@0x800000b2a998) == 0x33
		FORMAT[0:1] == 0x3
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x3
		RESERVED_FIELD_2[9:10] == 0x0
		RESERVED_FIELD_11[11:11] == 0x0
		RESERVED_FIELD_12[12:12] == 0x0
		RESERVED_FIELD_1[13:14] == 0x0
		MAXMIP[15:19] == 0x0
		RESERVED_FIELD_20[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		RESERVED_FIELD_27[27:27] == 0x0
		RESERVED_FIELD_28[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
	gfx1201.regDB_Z_READ_BASE(3@0x800000b2a9a8) == 0x1006000
	gfx1201.regDB_Z_READ_BASE_HI(3@0x800000b2a9b0) == 0xffff80
	gfx1201.regDB_Z_WRITE_BASE(3@0x800000b2a9b8) == 0x1006000
	gfx1201.regDB_Z_WRITE_BASE_HI(3@0x800000b2a9c0) == 0xffff80
	gfx1201.regGE_CNTL(3@0x800000b2abf8) == 0xa0010080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0x100
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x1
	gfx1201.regGE_GS_THROTTLE(3@0x800000b2a724) == 0x7f9a80e1
		T0[0:2] == 0x1
		T1[3:5] == 0x4
		T2[6:8] == 0x3
		STALL_CYCLES[9:15] == 0x40
		FACTOR1[16:18] == 0x2
		FACTOR2[19:21] == 0x3
		ENABLE_THROTTLE[22:22] == 0x0
		NUM_INIT_GRPS[23:30] == 0xff
	gfx1201.regGE_IA_ENHANCE(3@0x800000b2a660) == 0x0
	gfx1201.regGE_INDX_OFFSET(3@0x800000b2a714) == 0x0
	gfx1201.regGE_MAX_OUTPUT_PER_SUBGROUP(3@0x800000b2a850) == 0x80
	gfx1201.regGE_MAX_VTX_INDX(3@0x800000b2a72c) == 0xffffffff
	gfx1201.regGE_MIN_VTX_INDX(3@0x800000b2a70c) == 0x0
	gfx1201.regGE_MULTI_PRIM_IB_RESET_EN(3@0x800000b2a71c) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1201.regGE_NGG_SUBGRP_CNTL(3@0x800000b2a858) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1201.regGE_POS_RING_BASE(3@0x800000b2aca4) == 0x80000040
	gfx1201.regGE_POS_RING_SIZE(3@0x800000b2aca8) == 0x2000
	gfx1201.regGE_PRIM_RING_BASE(3@0x800000b2acac) == 0x80000080
	gfx1201.regGE_PRIM_RING_SIZE(3@0x800000b2acb0) == 0xc6e07fe
		MEM_SIZE[0:10] == 0x7fe
		SCOPE[16:17] == 0x2
		PAF_TEMPORAL[18:20] == 0x3
		PAB_TEMPORAL[21:23] == 0x3
		SPEC_DATA_READ[24:25] == 0x0
		FORCE_SE_SCOPE[26:26] == 0x1
		PAB_NOFILL[27:27] == 0x1
	gfx1201.regGE_SE_ENHANCE(3@0x800000b2a658) == 0x0
	gfx1201.regGE_STEREO_CNTL(3@0x800000b2a73c) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		UNUSED[7:7] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1201.regGE_USER_VGPR_EN(3@0x800000b2a744) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1201.regGE_VRS_RATE(3@0x800000b2a754) == 0x0
		RATE_X[0:1] == 0x0
		RATE_Y[4:5] == 0x0
	gfx1201.regGE_WD_ENHANCE(3@0x800000b2a668) == 0x0
	gfx1201.regPA_CL_CLIP_CNTL(3@0x800000b2aae8) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1201.regPA_CL_GB_HORZ_CLIP_ADJ(3@0x800000b2ab7c) == 0x42a3c28f
	gfx1201.regPA_CL_GB_HORZ_DISC_ADJ(3@0x800000b2ab84) == 0x3f800000
	gfx1201.regPA_CL_GB_VERT_CLIP_ADJ(3@0x800000b2ab6c) == 0x42da5f93
	gfx1201.regPA_CL_GB_VERT_DISC_ADJ(3@0x800000b2ab74) == 0x3f800000
	gfx1201.regPA_CL_NANINF_CNTL(3@0x800000b2a618) == 0x0
		VTE_XY_INF_DISCARD[0:0] == 0x0
		VTE_Z_INF_DISCARD[1:1] == 0x0
		VTE_W_INF_DISCARD[2:2] == 0x0
		VTE_0XNANINF_IS_0[3:3] == 0x0
		VTE_XY_NAN_RETAIN[4:4] == 0x0
		VTE_Z_NAN_RETAIN[5:5] == 0x0
		VTE_W_NAN_RETAIN[6:6] == 0x0
		VTE_W_RECIP_NAN_IS_0[7:7] == 0x0
		VS_XY_NAN_TO_INF[8:8] == 0x0
		VS_XY_INF_RETAIN[9:9] == 0x0
		VS_Z_NAN_TO_INF[10:10] == 0x0
		VS_Z_INF_RETAIN[11:11] == 0x0
		VS_W_NAN_TO_INF[12:12] == 0x0
		VS_W_INF_RETAIN[13:13] == 0x0
		VS_CLIP_DIST_INF_DISCARD[14:14] == 0x0
		VTE_NO_OUTPUT_NEG_0[20:20] == 0x0
	gfx1201.regPA_CL_NGG_CNTL(3@0x800000b2a814) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1201.regPA_CL_POINT_CULL_RAD(3@0x800000b2a610) == 0x0
	gfx1201.regPA_CL_POINT_SIZE(3@0x800000b2a608) == 0x0
	gfx1201.regPA_CL_POINT_X_RAD(3@0x800000b2a5f8) == 0x0
	gfx1201.regPA_CL_POINT_Y_RAD(3@0x800000b2a600) == 0x0
	gfx1201.regPA_CL_UCP_0_W(3@0x800000b2ab0c) == 0x0
	gfx1201.regPA_CL_UCP_0_X(3@0x800000b2ab00) == 0x0
	gfx1201.regPA_CL_UCP_0_Y(3@0x800000b2ab04) == 0x0
	gfx1201.regPA_CL_UCP_0_Z(3@0x800000b2ab08) == 0x0
	gfx1201.regPA_CL_UCP_1_W(3@0x800000b2ab1c) == 0x0
	gfx1201.regPA_CL_UCP_1_X(3@0x800000b2ab10) == 0x0
	gfx1201.regPA_CL_UCP_1_Y(3@0x800000b2ab14) == 0x0
	gfx1201.regPA_CL_UCP_1_Z(3@0x800000b2ab18) == 0x0
	gfx1201.regPA_CL_UCP_2_W(3@0x800000b2ab2c) == 0x0
	gfx1201.regPA_CL_UCP_2_X(3@0x800000b2ab20) == 0x0
	gfx1201.regPA_CL_UCP_2_Y(3@0x800000b2ab24) == 0x0
	gfx1201.regPA_CL_UCP_2_Z(3@0x800000b2ab28) == 0x0
	gfx1201.regPA_CL_UCP_3_W(3@0x800000b2ab3c) == 0x0
	gfx1201.regPA_CL_UCP_3_X(3@0x800000b2ab30) == 0x0
	gfx1201.regPA_CL_UCP_3_Y(3@0x800000b2ab34) == 0x0
	gfx1201.regPA_CL_UCP_3_Z(3@0x800000b2ab38) == 0x0
	gfx1201.regPA_CL_UCP_4_W(3@0x800000b2ab4c) == 0x0
	gfx1201.regPA_CL_UCP_4_X(3@0x800000b2ab40) == 0x0
	gfx1201.regPA_CL_UCP_4_Y(3@0x800000b2ab44) == 0x0
	gfx1201.regPA_CL_UCP_4_Z(3@0x800000b2ab48) == 0x0
	gfx1201.regPA_CL_UCP_5_W(3@0x800000b2ab5c) == 0x0
	gfx1201.regPA_CL_UCP_5_X(3@0x800000b2ab50) == 0x0
	gfx1201.regPA_CL_UCP_5_Y(3@0x800000b2ab54) == 0x0
	gfx1201.regPA_CL_UCP_5_Z(3@0x800000b2ab58) == 0x0
	gfx1201.regPA_CL_VPORT_XOFFSET(3@0x800000b2abb0) == 0x43c80000
	gfx1201.regPA_CL_VPORT_XSCALE(3@0x800000b2abac) == 0x43c80000
	gfx1201.regPA_CL_VPORT_YOFFSET(3@0x800000b2abb8) == 0x43960000
	gfx1201.regPA_CL_VPORT_YSCALE(3@0x800000b2abb4) == 0xc3960000
	gfx1201.regPA_CL_VPORT_ZOFFSET(3@0x800000b2abc0) == 0x3f000000
	gfx1201.regPA_CL_VPORT_ZSCALE(3@0x800000b2abbc) == 0x3f000000
	gfx1201.regPA_CL_VRS_CNTL(3@0x800000b2a7a0) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
		SAMPLE_COVERAGE_ENCODING[15:15] == 0x0
	gfx1201.regPA_CL_VS_OUT_CNTL(3@0x800000b2aaf0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1201.regPA_CL_VTE_CNTL(3@0x800000b2a878) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1201.regPA_SC_AA_CONFIG(3@0x800000b2aa80) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		PS_ITER_SAMPLES[30:31] == 0x0
	gfx1201.regPA_SC_AA_MASK_X0Y0_X1Y0(3@0x800000b2aaa0) == 0xffffffff
		AA_MASK_X0Y0[0:15] == 0xffff
		AA_MASK_X1Y0[16:31] == 0xffff
	gfx1201.regPA_SC_AA_MASK_X0Y1_X1Y1(3@0x800000b2aaa4) == 0xffffffff
		AA_MASK_X0Y1[0:15] == 0xffff
		AA_MASK_X1Y1[16:31] == 0xffff
	gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(3@0x800000b2aa14) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(3@0x800000b2aa24) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(3@0x800000b2aa1c) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(3@0x800000b2aa2c) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1201.regPA_SC_BINNER_CNTL_0(3@0x800000b2aa70) == 0x19fc0123
		BINNING_MODE[0:1] == 0x3
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x1
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
		RESERVED_31[31:31] == 0x0
	gfx1201.regPA_SC_BINNER_CNTL_1(3@0x800000b2a6a8) == 0x1ff00fe
		MAX_ALLOC_COUNT[0:15] == 0xfe
		MAX_PRIM_PER_BATCH[16:31] == 0x1ff
	gfx1201.regPA_SC_BINNER_CNTL_2(3@0x800000b2a6b0) == 0x800000
		BIN_SIZE_X_MULT_BY_1P5X[0:0] == 0x0
		BIN_SIZE_Y_MULT_BY_1P5X[1:1] == 0x0
		ENABLE_LIGHT_VOLUME_RENDERING_OPTIMIZATION[2:2] == 0x0
		DUAL_LIGHT_SHAFT_IN_DRAW[3:3] == 0x0
		RESERVED_LIGHT_SHAFT_DRAW_CALL_LIMIT[4:6] == 0x0
		CONTEXT_DONE_EVENTS_PER_BIN[7:10] == 0x0
		ZPP_ENABLED[11:11] == 0x0
		ZPP_OPTIMIZATION_ENABLED[12:12] == 0x0
		ZPP_AREA_THRESHOLD[13:20] == 0x0
		DISABLE_NOPCEXPORT_BREAKBATCH_CONDITION[21:21] == 0x0
		SBB_ENABLE[22:22] == 0x0
		ENABLE_PING_PONG_BIN_ORDER[23:23] == 0x1
		PING_PONG_BIN_ORDER_FLIP[24:25] == 0x0
		LIGHT_SHAFT_DRAW_CALL_LIMIT[26:30] == 0x0
	gfx1201.regPA_SC_BINNER_OUTPUT_TIMEOUT_COUNTER(3@0x800000b2a6a0) == 0x800
	gfx1201.regPA_SC_CENTROID_PRIORITY_0(3@0x800000b2aa04) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1201.regPA_SC_CENTROID_PRIORITY_1(3@0x800000b2aa0c) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1201.regPA_SC_CLIPRECT_RULE(3@0x800000b2abdc) == 0xffff
	gfx1201.regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL(3@0x800000b2a7a8) == 0x100000
		OVER_RAST_ENABLE[0:0] == 0x0
		OVER_RAST_SAMPLE_SELECT[1:4] == 0x0
		UNDER_RAST_ENABLE[5:5] == 0x0
		UNDER_RAST_SAMPLE_SELECT[6:9] == 0x0
		PBB_UNCERTAINTY_REGION_ENABLE[10:10] == 0x0
		ZMM_TRI_EXTENT[11:11] == 0x0
		ZMM_TRI_OFFSET[12:12] == 0x0
		OVERRIDE_OVER_RAST_INNER_TO_NORMAL[13:13] == 0x0
		OVERRIDE_UNDER_RAST_INNER_TO_NORMAL[14:14] == 0x0
		DEGENERATE_OVERRIDE_INNER_TO_NORMAL_DISABLE[15:15] == 0x0
		UNCERTAINTY_REGION_MODE[16:17] == 0x0
		OUTER_UNCERTAINTY_EDGERULE_OVERRIDE[18:18] == 0x0
		INNER_UNCERTAINTY_EDGERULE_OVERRIDE[19:19] == 0x0
		NULL_SQUAD_AA_MASK_ENABLE[20:20] == 0x1
		COVERAGE_AA_MASK_ENABLE[21:21] == 0x0
		PREZ_AA_MASK_ENABLE[22:22] == 0x0
		POSTZ_AA_MASK_ENABLE[23:23] == 0x0
		CENTROID_SAMPLE_OVERRIDE[24:24] == 0x0
		UNCERTAINTY_REGION_MULT[25:26] == 0x0
		UNCERTAINTY_REGION_PBB_MULT[27:28] == 0x0
	gfx1201.regPA_SC_EDGERULE(3@0x800000b2a81c) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1201.regPA_SC_GENERIC_SCISSOR_BR(3@0x800000b2a5c0) == 0xffffffff
		BR_X[0:15] == 0xffff
		BR_Y[16:31] == 0xffff
	gfx1201.regPA_SC_GENERIC_SCISSOR_TL(3@0x800000b2a5b8) == 0x0
		TL_X[0:15] == 0x0
		TL_Y[16:31] == 0x0
	gfx1201.regPA_SC_HISZ_CONTROL(3@0x800000b2a8f4) == 0x2
		ROUND[0:2] == 0x2
		CONSERVATIVE_Z_EXPORT[3:4] == 0x0
	gfx1201.regPA_SC_HISZ_RENDER_OVERRIDE(3@0x800000b2a698) == 0x0
		FORCE_HIZ_ENABLE[0:1] == 0x0
		FORCE_HIS_ENABLE[2:3] == 0x0
		FAST_Z_DISABLE[4:4] == 0x0
		FAST_STENCIL_DISABLE[5:5] == 0x0
		FORCE_FULL_Z_RANGE[6:7] == 0x0
		DISABLE_TILE_RATE_TILES[8:8] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[9:9] == 0x0
		PRESERVE_ZRANGE[10:10] == 0x0
		DISABLE_FAST_PASS[11:11] == 0x0
		DISABLE_SINGLE_STENCIL[12:12] == 0x0
	gfx1201.regPA_SC_HIS_INFO(3@0x800000b2a9f0) == 0x0
		SURFACE_ENABLE[0:0] == 0x0
		SW_MODE[1:3] == 0x0
	gfx1201.regPA_SC_HIZ_INFO(3@0x800000b2a9e8) == 0x0
		SURFACE_ENABLE[0:0] == 0x0
		FORMAT[1:1] == 0x0
		SW_MODE[2:4] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[25:25] == 0x0
	gfx1201.regPA_SC_LINE_CNTL(3@0x800000b2aa78) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1201.regPA_SC_LINE_STIPPLE_STATE(3@0x800000b2a764) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1201.regPA_SC_MODE_CNTL_0(3@0x800000b2a804) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
		IMPLICIT_VPORT_SCISSOR_ENABLE[7:7] == 0x0
	gfx1201.regPA_SC_MODE_CNTL_1(3@0x800000b2aa90) == 0x60201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x0
		DISABLE_4X_TILE_PICKING[31:31] == 0x0
	gfx1201.regPA_SC_NGG_MODE_CNTL(3@0x800000b2a6b8) == 0x40
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x40
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1201.regPA_SC_SAMPLE_PROPERTIES(3@0x800000b2aa34) == 0x0
	gfx1201.regPA_SC_SCREEN_EXTENT_CONTROL(3@0x800000b2a5c8) == 0x0
		SLICE_EVEN_ENABLE[0:1] == 0x0
		SLICE_ODD_ENABLE[2:3] == 0x0
	gfx1201.regPA_SC_SCREEN_SCISSOR_BR(3@0x800000b2a5a8) == 0xffffffff
		BR_X[0:15] == 0xffff
		BR_Y[16:31] == 0xffff
	gfx1201.regPA_SC_SCREEN_SCISSOR_TL(3@0x800000b2a5a0) == 0x0
		TL_X[0:15] == 0x0
		TL_Y[16:31] == 0x0
	gfx1201.regPA_SC_SHADER_CONTROL(3@0x800000b2a6c0) == 0x1
		REALIGN_DQUADS_AFTER_N_WAVES[0:1] == 0x1
		LOAD_COLLISION_WAVEID[2:2] == 0x0
		LOAD_INTRAWAVE_COLLISION[3:3] == 0x0
		WAVE_BREAK_REGION_SIZE[5:6] == 0x0
		DISABLE_OREO_CONFLICT_QUAD[7:7] == 0x0
		PS_ITER_SAMPLE[8:8] == 0x0
	gfx1201.regPA_SC_TILE_STEERING_OVERRIDE(3@0x800000b2a5d0) == 0x0
		ENABLE[0:0] == 0x0
		NUM_SC[12:13] == 0x0
		NUM_RB_PER_SC[16:17] == 0x0
		NUM_PACKER_PER_SC[20:21] == 0x0
	gfx1201.regPA_SC_VPORT_SCISSOR_0_BR(3@0x800000b2aba0) == 0x7fff7fff
		BR_X[0:15] == 0x7fff
		BR_Y[16:31] == 0x7fff
	gfx1201.regPA_SC_VPORT_SCISSOR_0_TL(3@0x800000b2ab9c) == 0x0
		TL_X[0:15] == 0x0
		TL_Y[16:31] == 0x0
	gfx1201.regPA_SC_VPORT_ZMAX_0(3@0x800000b2abc8) == 0x3f800000
	gfx1201.regPA_SC_VPORT_ZMIN_0(3@0x800000b2abc4) == 0x0
	gfx1201.regPA_SC_VRS_INFO(3@0x800000b2a5d8) == 0x0
		RATE_SW_MODE[0:2] == 0x0
		FEEDBACK_SW_MODE[3:5] == 0x0
	gfx1201.regPA_SC_VRS_OVERRIDE_CNTL(3@0x800000b2aa60) == 0x51
		VRS_OVERRIDE_RATE_COMBINER_MODE[0:2] == 0x1
		VRS_RATE[4:7] == 0x5
		VRS_SURFACE_ENABLE[12:12] == 0x0
		RATE_HINT_WRITE_BACK_ENABLE[13:13] == 0x0
		VRS_FEEDBACK_RATE_OVERRIDE[14:14] == 0x0
	gfx1201.regPA_SC_WINDOW_SCISSOR_BR(3@0x800000b2a9f8) == 0x257031f
		BR_X[0:15] == 0x31f
		BR_Y[16:31] == 0x257
	gfx1201.regPA_SC_WINDOW_SCISSOR_TL(3@0x800000b2a5b0) == 0x0
		TL_X[0:15] == 0x0
		TL_Y[16:31] == 0x0
	gfx1201.regPA_STEREO_CNTL(3@0x800000b2a640) == 0x2
		STEREO_MODE[1:4] == 0x1
		RT_SLICE_MODE[5:7] == 0x0
		RT_SLICE_OFFSET[8:11] == 0x0
		VP_ID_MODE[16:18] == 0x0
		VP_ID_OFFSET[19:22] == 0x0
	gfx1201.regPA_SU_HARDWARE_SCREEN_OFFSET(3@0x800000b2ab8c) == 0x120018
		HW_SCREEN_OFFSET_X[0:11] == 0x18
		HW_SCREEN_OFFSET_Y[16:27] == 0x12
	gfx1201.regPA_SU_LINE_CNTL(3@0x800000b2a7fc) == 0x0
	gfx1201.regPA_SU_LINE_STIPPLE_CNTL(3@0x800000b2a620) == 0x0
		LINE_STIPPLE_RESET[0:1] == 0x0
		EXPAND_FULL_LENGTH[2:2] == 0x0
		FRACTIONAL_ACCUM[3:3] == 0x0
	gfx1201.regPA_SU_LINE_STIPPLE_SCALE(3@0x800000b2a628) == 0x0
	gfx1201.regPA_SU_LINE_STIPPLE_VALUE(3@0x800000b2a75c) == 0x0
	gfx1201.regPA_SU_OVER_RASTERIZATION_CNTL(3@0x800000b2a638) == 0x0
		DISCARD_0_AREA_TRIANGLES[0:0] == 0x0
		DISCARD_0_AREA_LINES[1:1] == 0x0
		DISCARD_0_AREA_POINTS[2:2] == 0x0
		DISCARD_0_AREA_RECTANGLES[3:3] == 0x0
		USE_PROVOKING_ZW[4:4] == 0x0
	gfx1201.regPA_SU_POINT_MINMAX(3@0x800000b2a7f4) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1201.regPA_SU_POINT_SIZE(3@0x800000b2a7ec) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1201.regPA_SU_PRIM_FILTER_CNTL(3@0x800000b2a790) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1201.regPA_SU_SC_MODE_CNTL(3@0x800000b2a80c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
	gfx1201.regPA_SU_SMALL_PRIM_FILTER_CNTL(3@0x800000b2a630) == 0x41
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
		SC_1XMSAA_COMPATIBLE_DISABLE[6:6] == 0x1
	gfx1201.regPA_SU_VTX_CNTL(3@0x800000b2ab64) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1201.regSC_MEM_SPEC_READ(3@0x800000b2a598) == 0x15
		VRS_SPECULATIVE_READ[0:1] == 0x1
		HIZ_SPECULATIVE_READ[2:3] == 0x1
		HIS_SPECULATIVE_READ[4:5] == 0x1
	gfx1201.regSC_MEM_TEMPORAL(3@0x800000b2a590) == 0x0
		VRS_TEMPORAL_READ[0:2] == 0x0
		VRS_TEMPORAL_WRITE[3:5] == 0x0
		HIZ_TEMPORAL_READ[6:8] == 0x0
		HIZ_TEMPORAL_WRITE[9:11] == 0x0
		HIS_TEMPORAL_READ[12:14] == 0x0
		HIS_TEMPORAL_WRITE[15:17] == 0x0
	gfx1201.regSPI_ATTRIBUTE_RING_BASE(3@0x800000b2ac94) == 0x80000000
	gfx1201.regSPI_ATTRIBUTE_RING_SIZE(3@0x800000b2ac98) == 0x2000f
		MEM_SIZE[0:7] == 0xf
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1201.regSPI_BARYC_CNTL(3@0x800000b2a8d4) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1201.regSPI_BARYC_SSAA_CNTL(3@0x800000b2a5e8) == 0x4
		CENTER_SSAA_MODE[0:0] == 0x0
		CENTROID_SSAA_MODE[1:1] == 0x0
		COVERED_CENTROID_IS_CENTER[2:2] == 0x1
	gfx1201.regSPI_GRP_LAUNCH_GUARANTEE_CTRL(3@0x800000b2a774) == 0x1123
		NUM_MRT_THRESHOLD[0:2] == 0x3
		GFX_PENDING_THRESHOLD[3:5] == 0x4
		PRIORITY_LOST_THRESHOLD[6:9] == 0x4
		ALLOC_SUCCESS_THRESHOLD[10:13] == 0x4
		GFX_WAVE_THRESHOLD_HIGH[14:18] == 0x0
		CS_WAVE_THRESHOLD_HIGH[19:23] == 0x0
		CU_MASK_ROTATE_PERIODS[24:25] == 0x0
	gfx1201.regSPI_GRP_LAUNCH_GUARANTEE_ENABLE(3@0x800000b2a76c) == 0x8a4d
		ENABLE[0:0] == 0x1
		HS_ASSIST_EN[1:1] == 0x0
		GS_ASSIST_EN[2:2] == 0x1
		MRT_ASSIST_EN[3:3] == 0x1
		CS_GLG_DISABLE[4:4] == 0x0
		GFX_NUM_LOCK_WGP[5:7] == 0x2
		CS_NUM_LOCK_WGP[8:10] == 0x2
		LOCK_PERIOD[11:14] == 0x1
		LOCK_MAINT_COUNT[15:17] == 0x1
	gfx1201.regSPI_GS_THROTTLE_CNTL1(3@0x800000b2ac8c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1201.regSPI_GS_THROTTLE_CNTL2(3@0x800000b2ac90) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1201.regSPI_INTERP_CONTROL_0(3@0x800000b2a7e4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1201.regSPI_PS_INPUT_ADDR(3@0x800000b2a8e4) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1201.regSPI_PS_INPUT_ENA(3@0x800000b2a8dc) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
		COVERAGE_TO_SHADER_SELECT[16:17] == 0x0
	gfx1201.regSPI_PS_IN_CONTROL(3@0x800000b2a8bc) == 0x0
		PARAM_GEN[6:6] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1201.regSPI_SHADER_COL_FORMAT(3@0x800000b2a8cc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1201.regSPI_SHADER_GS_OUT_CONFIG_PS(3@0x800000b2ad2c) == 0x400
		VS_EXPORT_COUNT[0:4] == 0x0
		PRIM_EXPORT_COUNT[5:9] == 0x0
		NO_PC_EXPORT[10:10] == 0x1
		NUM_INTERP[11:16] == 0x0
		NUM_PRIM_INTERP[17:21] == 0x0
	gfx1201.regSPI_SHADER_IDX_FORMAT(3@0x800000b2a798) == 0x1
	gfx1201.regSPI_SHADER_PGM_HI_ES(3@0x800000b2a4ec) == 0x80
	gfx1201.regSPI_SHADER_PGM_HI_GS(3@0x800000b2ad04) == 0x0
	gfx1201.regSPI_SHADER_PGM_HI_HS(3@0x800000b2acf4) == 0x0
	gfx1201.regSPI_SHADER_PGM_HI_LS(3@0x800000b2a51c) == 0x80
	gfx1201.regSPI_SHADER_PGM_HI_PS(3@0x800000b2a8a0) == 0x80
	gfx1201.regSPI_SHADER_PGM_LO_ES(3@0x800000b2a834) == 0x12000
	gfx1201.regSPI_SHADER_PGM_LO_GS(3@0x800000b2acfc) == 0x0
	gfx1201.regSPI_SHADER_PGM_LO_HS(3@0x800000b2acec) == 0x0
	gfx1201.regSPI_SHADER_PGM_LO_PS(3@0x800000b2a898) == 0x12002
	gfx1201.regSPI_SHADER_PGM_RSRC1_GS(3@0x800000b2a83c) == 0xc0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		WG_RR_EN[21:21] == 0x0
		DEBUG_MODE[22:22] == 0x0
		DISABLE_PERF[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		CDBG_USER[28:28] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x0
		FP16_OVFL[31:31] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC1_PS(3@0x800000b2a8a8) == 0xc0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		WG_RR_EN[21:21] == 0x0
		DEBUG_MODE[22:22] == 0x0
		DISABLE_PERF[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		CDBG_USER[28:28] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC2_GS(3@0x800000b2a844) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC2_PS(3@0x800000b2a8b0) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC3_GS(3@0x800000b2a4f4) == 0xfffffdfd
	gfx1201.regSPI_SHADER_PGM_RSRC3_HS(3@0x800000b2a524) == 0xffffffff
	gfx1201.regSPI_SHADER_PGM_RSRC3_PS(3@0x800000b2a4bc) == 0xffff
	gfx1201.regSPI_SHADER_PGM_RSRC4_GS(3@0x800000b2acd4) == 0x27f0bff
		WAVE_LIMIT[0:9] == 0x3ff
		GLG_EN_OVERRIDE[10:10] == 0x0
		GLG_FORCE_DISABLE[11:11] == 0x1
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x7f
		INST_PREF_SIZE[23:30] == 0x4
		IMAGE_OP[31:31] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC4_PS(3@0x800000b2a890) == 0x307ff
		WAVE_LIMIT[0:9] == 0x3ff
		LDS_GROUP_SIZE[10:11] == 0x1
		INST_PREF_SIZE[16:23] == 0x3
		IMAGE_OP[31:31] == 0x0
	gfx1201.regSPI_SHADER_POS_FORMAT(3@0x800000b2a870) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1201.regSPI_SHADER_REQ_CTRL_PS(3@0x800000b2a4c4) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_0(3@0x800000b2a4fc) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_1(3@0x800000b2a504) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_2(3@0x800000b2a50c) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_3(3@0x800000b2a514) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_0(3@0x800000b2a52c) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_1(3@0x800000b2a534) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_2(3@0x800000b2a53c) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_3(3@0x800000b2a544) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_PS_0(3@0x800000b2a4cc) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_PS_1(3@0x800000b2a4d4) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_PS_2(3@0x800000b2a4dc) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_PS_3(3@0x800000b2a4e4) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_GS_0(3@0x800000b2ad1c) == 0x14c0400
	gfx1201.regSPI_SHADER_USER_DATA_GS_2(3@0x800000b2ad44) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_GS_3(3@0x800000b2ad48) == 0x2580320
	gfx1201.regSPI_SHADER_USER_DATA_GS_4(3@0x800000b2ad4c) == 0x3f800000
	gfx1201.regSPI_SHADER_USER_DATA_GS_8(3@0x800000b2ad34) == 0x14c0540
	gfx1201.regSPI_SHADER_USER_DATA_GS_9(3@0x800000b2ad0c) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_HS_0(3@0x800000b2ad24) == 0x14c0400
	gfx1201.regSPI_SHADER_USER_DATA_PS_0(3@0x800000b2ad14) == 0x14c0400
	gfx1201.regSPI_SHADER_USER_DATA_PS_2(3@0x800000b2acdc) == 0x14090d0
	gfx1201.regSPI_SHADER_USER_DATA_PS_3(3@0x800000b2ace4) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_PS_4(3@0x800000b2accc) == 0x0
	gfx1201.regSPI_SHADER_Z_FORMAT(3@0x800000b2a8c4) == 0x0
	gfx1201.regSX_BLEND_OPT_CONTROL(3@0x800000b2aac4) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1201.regSX_BLEND_OPT_EPSILON(3@0x800000b2aabc) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1201.regSX_MRT0_BLEND_OPT(3@0x800000b2a7d0) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1201.regSX_PS_DOWNCONVERT(3@0x800000b2aab4) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1201.regSX_PS_DOWNCONVERT_CONTROL(3@0x800000b2a5f0) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1201.regTA_BC_BASE_ADDR(3@0x800000b2a578) == 0x1000300
	gfx1201.regTA_BC_BASE_ADDR_HI(3@0x800000b2a580) == 0x80
	gfx1201.regTA_CS_BC_BASE_ADDR(3@0x800000b2a418) == 0x1000300
	gfx1201.regTA_CS_BC_BASE_ADDR_HI(3@0x800000b2a420) == 0x80
	gfx1201.regVGT_DRAW_PAYLOAD_CNTL(3@0x800000b2a678) == 0x0
		EN_REG_RT_INDEX[1:1] == 0x0
		EN_PRIM_PAYLOAD[3:3] == 0x0
		EN_DRAW_VP[4:4] == 0x0
		UNUSED[5:5] == 0x0
		EN_VRS_RATE[6:6] == 0x0
	gfx1201.regVGT_GS_INSTANCE_CNT(3@0x800000b2a868) == 0x0
		ENABLE[0:0] == 0x0
		CNT[2:7] == 0x0
		EN_MAX_VERT_OUT_PER_GS_INSTANCE[31:31] == 0x0
	gfx1201.regVGT_GS_MAX_VERT_OUT(3@0x800000b2a860) == 0x1
	gfx1201.regVGT_GS_OUT_PRIM_TYPE(3@0x800000b2a7b8) == 0x3
	gfx1201.regVGT_HOS_MAX_TESS_LEVEL(3@0x800000b2a648) == 0x42800000
	gfx1201.regVGT_HOS_MIN_TESS_LEVEL(3@0x800000b2a650) == 0x0
	gfx1201.regVGT_INSTANCE_BASE_ID(3@0x800000b2a734) == 0x0
	gfx1201.regVGT_PRIMITIVEID_EN(3@0x800000b2a888) == 0x0
	gfx1201.regVGT_PRIMITIVEID_RESET(3@0x800000b2a74c) == 0x0
	gfx1201.regVGT_PRIMITIVE_TYPE(3@0x800000b2acbc) == 0x11
		PRIM_TYPE[0:5] == 0x11
		NUM_INPUT_CP[6:11] == 0x0
		PRIMS_PER_SUBGROUP[12:20] == 0x0
	gfx1201.regVGT_REUSE_OFF(3@0x800000b2a670) == 0x0
	gfx1201.regVGT_SHADER_STAGES_EN(3@0x800000b2abec) == 0x0
		HS_EN[2:2] == 0x0
		GS_EN[5:5] == 0x0
		GS_FAST_LAUNCH[19:19] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1201.regVGT_STRMOUT_DRAW_OPAQUE_OFFSET(3@0x800000b2a688) == 0x0
	gfx1201.regVGT_TESS_DISTRIBUTION(3@0x800000b2a690) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[3@0x800001200200 + 0x0   ] = 0xbe800002		s_mov_b32 s0, s2                                           	
    pgm[3@0x800001200200 + 0x4   ] = 0xbe8300ff		s_mov_b32 s3, 0x30016fac                                   	
    pgm[3@0x800001200200 + 0x8   ] = 0x30016fac	;;                                                          	
    pgm[3@0x800001200200 + 0xc   ] = 0xbe820090		s_mov_b32 s2, 16                                           	
    pgm[3@0x800001200200 + 0x10  ] = 0xbe8100ff		s_mov_b32 s1, 0x8000                                       	
    pgm[3@0x800001200200 + 0x14  ] = 0x00008000	;;                                                          	
    pgm[3@0x800001200200 + 0x18  ] = 0xf4024000		s_buffer_load_b128 s[0:3], s[0:3], 0x0                     	
    pgm[3@0x800001200200 + 0x1c  ] = 0xf8000000	;;                                                          	
    pgm[3@0x800001200200 + 0x20  ] = 0xbfc70000		s_wait_kmcnt 0x0                                           	
    pgm[3@0x800001200200 + 0x24  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[3@0x800001200200 + 0x28  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[3@0x800001200200 + 0x2c  ] = 0x7e040202		v_mov_b32_e32 v2, s2                                       	
    pgm[3@0x800001200200 + 0x30  ] = 0x7e060203		v_mov_b32_e32 v3, s3                                       	
    pgm[3@0x800001200200 + 0x34  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[3@0x800001200200 + 0x38  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[3@0x800001200200 + 0x3c  ] = 0xf8000803		export mrt0 v0, v1, off, off done                          	
    pgm[3@0x800001200200 + 0x40  ] = 0x00000100	;;                                                          	
    pgm[3@0x800001200200 + 0x44  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[3@0x800001200200 + 0x48  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x3@[0x800000b2a400 + 0x950] at 0x3@0x800001200000, type ES (5), size 212
Shader registers (unfiltered):
	gfx1201.regCB_BLEND0_CONTROL(3@0x800000b2a7c8) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1201.regCB_BLEND_ALPHA(3@0x800000b2aae0) == 0x0
	gfx1201.regCB_BLEND_BLUE(3@0x800000b2aadc) == 0x0
	gfx1201.regCB_BLEND_GREEN(3@0x800000b2aad8) == 0x0
	gfx1201.regCB_BLEND_RED(3@0x800000b2aad4) == 0x0
	gfx1201.regCB_COLOR0_ATTRIB(3@0x800000b2a918) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[3:3] == 0x0
	gfx1201.regCB_COLOR0_ATTRIB2(3@0x800000b2a928) == 0x31f0257
		MIP0_HEIGHT[0:15] == 0x257
		MIP0_WIDTH[16:31] == 0x31f
	gfx1201.regCB_COLOR0_ATTRIB3(3@0x800000b2a930) == 0x1018000
		MIP0_DEPTH[0:13] == 0x0
		COLOR_SW_MODE[15:17] == 0x3
		MAX_MIP[19:23] == 0x0
		RESOURCE_TYPE[24:25] == 0x1
		SPECULATIVE_READ[26:27] == 0x0
	gfx1201.regCB_COLOR0_BASE(3@0x800000b2a900) == 0x1012000
	gfx1201.regCB_COLOR0_BASE_EXT(3@0x800000b2a938) == 0xffff80
	gfx1201.regCB_COLOR0_FDCC_CONTROL(3@0x800000b2a920) == 0x10000024
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:2] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
		COMPRESSION_MODE[26:27] == 0x0
		ENABLE_MAX_COMP_FRAG_OVERRIDE[28:28] == 0x1
		MAX_COMP_FRAGS[29:30] == 0x0
	gfx1201.regCB_COLOR0_INFO(3@0x800000b2a940) == 0x2880a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x1
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR0_VIEW(3@0x800000b2a908) == 0x0
		SLICE_START[0:13] == 0x0
		SLICE_MAX[14:27] == 0x0
	gfx1201.regCB_COLOR0_VIEW2(3@0x800000b2a910) == 0x0
	gfx1201.regCB_COLOR1_INFO(3@0x800000b2a948) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR2_INFO(3@0x800000b2a950) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR3_INFO(3@0x800000b2a958) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR4_INFO(3@0x800000b2a960) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR5_INFO(3@0x800000b2a968) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR6_INFO(3@0x800000b2a970) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR7_INFO(3@0x800000b2a978) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR_CONTROL(3@0x800000b2a7d8) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1201.regCB_MEM0_INFO(3@0x800000b2a6c8) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM1_INFO(3@0x800000b2a6d0) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM2_INFO(3@0x800000b2a6d8) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM3_INFO(3@0x800000b2a6e0) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM4_INFO(3@0x800000b2a6e8) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM5_INFO(3@0x800000b2a6f0) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM6_INFO(3@0x800000b2a6f8) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM7_INFO(3@0x800000b2a700) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_RMI_GL2_CACHE_CONTROL(3@0x800000b2a5e0) == 0x800004
		COLOR_WR_POLICY[2:3] == 0x1
		COLOR_RD_POLICY[22:23] == 0x2
		COLOR_L3_BYPASS[27:27] == 0x0
	gfx1201.regCB_SHADER_MASK(3@0x800000b2a8ec) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1201.regCB_TARGET_MASK(3@0x800000b2aaac) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1201.regCOMPUTE_DESTINATION_EN_SE0(3@0x800000b2a44c) == 0xffffffff
	gfx1201.regCOMPUTE_DESTINATION_EN_SE1(3@0x800000b2a454) == 0xffffffff
	gfx1201.regCOMPUTE_DESTINATION_EN_SE2(3@0x800000b2a45c) == 0xffffffff
	gfx1201.regCOMPUTE_DESTINATION_EN_SE3(3@0x800000b2a464) == 0xffffffff
	gfx1201.regCOMPUTE_DISPATCH_PKT_ADDR_HI(3@0x800000b2a444) == 0x0
	gfx1201.regCOMPUTE_DISPATCH_PKT_ADDR_LO(3@0x800000b2a43c) == 0x0
	gfx1201.regCOMPUTE_DISPATCH_TUNNEL(3@0x800000b2a4b4) == 0x0
	gfx1201.regCOMPUTE_PERFCOUNT_ENABLE(3@0x800000b2a42c) == 0x0
	gfx1201.regCOMPUTE_PGM_HI(3@0x800000b2a434) == 0x80
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE4(3@0x800000b2a494) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE5(3@0x800000b2a49c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE6(3@0x800000b2a4a4) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE7(3@0x800000b2a4ac) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE8(3@0x800000b2a46c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_USER_ACCUM_0(3@0x800000b2a474) == 0x0
	gfx1201.regCOMPUTE_USER_ACCUM_1(3@0x800000b2a47c) == 0x0
	gfx1201.regCOMPUTE_USER_ACCUM_2(3@0x800000b2a484) == 0x0
	gfx1201.regCOMPUTE_USER_ACCUM_3(3@0x800000b2a48c) == 0x0
	gfx1201.regDB_ALPHA_TO_MASK(3@0x800000b2a7c0) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1201.regDB_COUNT_CONTROL(3@0x800000b2aa50) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1201.regDB_DEPTH_CONTROL(3@0x800000b2a828) == 0x76
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x1
		Z_WRITE_ENABLE[2:2] == 0x1
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x7
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		RESERVED_FIELD_30[30:30] == 0x0
		RESERVED_FIELD_31[31:31] == 0x0
	gfx1201.regDB_DEPTH_SIZE_XY(3@0x800000b2a990) == 0x257031f
		X_MAX[0:15] == 0x31f
		Y_MAX[16:31] == 0x257
	gfx1201.regDB_DEPTH_VIEW(3@0x800000b2a980) == 0x0
		SLICE_START[0:13] == 0x0
		SLICE_MAX[16:29] == 0x0
	gfx1201.regDB_DEPTH_VIEW1(3@0x800000b2a988) == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:30] == 0x0
	gfx1201.regDB_EQAA(3@0x800000b2aa88) == 0x110000
		RESERVED_FIELD_1[0:2] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		RESERVED_FIELD_17[17:17] == 0x0
		RESERVED_FIELD_18[18:18] == 0x0
		RESERVED_FIELD_19[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		RESERVED_FIELD_21[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1201.regDB_GL1_INTERFACE_CONTROL(3@0x800000b2a558) == 0x0
		Z_SPECULATIVE_READ[0:1] == 0x0
		STENCIL_SPECULATIVE_READ[2:3] == 0x0
		Z_COMPRESSION_MODE[4:5] == 0x0
		STENCIL_COMPRESSION_MODE[6:7] == 0x0
		OCCLUSION_COMPRESSION_MODE[8:9] == 0x0
	gfx1201.regDB_HTILE_SURFACE(3@0x800000b2a680) == 0x0
		RESERVED_FIELD_1[0:0] == 0x0
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
	gfx1201.regDB_MEM_TEMPORAL(3@0x800000b2a560) == 0x924
		Z_TEMPORAL_READ[0:2] == 0x4
		Z_TEMPORAL_WRITE[3:5] == 0x4
		STENCIL_TEMPORAL_READ[6:8] == 0x4
		STENCIL_TEMPORAL_WRITE[9:11] == 0x4
		OCCLUSION_TEMPORAL_WRITE[12:14] == 0x0
	gfx1201.regDB_RENDER_CONTROL(3@0x800000b2aa40) == 0x10000
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		RESERVED_FIELD_1[2:2] == 0x0
		RESERVED_FIELD_2[3:3] == 0x0
		RESERVED_FIELD_4[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_STILES_IN_WAVE[20:23] == 0x0
	gfx1201.regDB_RENDER_OVERRIDE(3@0x800000b2a550) == 0x1000
		FORCE_HIZ_ENABLE[0:1] == 0x0
		FORCE_HIS_ENABLE0[2:3] == 0x0
		FORCE_HIS_ENABLE1[4:5] == 0x0
		FORCE_SHADER_Z_ORDER[6:6] == 0x0
		FAST_Z_DISABLE[7:7] == 0x0
		FAST_STENCIL_DISABLE[8:8] == 0x0
		NOOP_CULL_DISABLE[9:9] == 0x0
		FORCE_COLOR_KILL[10:10] == 0x0
		FORCE_Z_READ[11:11] == 0x0
		FORCE_STENCIL_READ[12:12] == 0x1
		FORCE_FULL_Z_RANGE[13:14] == 0x0
		FORCE_Z_ALLOC[15:15] == 0x0
		FORCE_Z_LIMIT_SUMM[19:20] == 0x0
		MAX_TILES_IN_DTT[21:25] == 0x0
		DISABLE_TILE_RATE_TILES[26:26] == 0x0
		FORCE_Z_DIRTY[27:27] == 0x0
		FORCE_STENCIL_DIRTY[28:28] == 0x0
		FORCE_Z_VALID[29:29] == 0x0
		FORCE_STENCIL_VALID[30:30] == 0x0
		PRESERVE_COMPRESSION[31:31] == 0x0
	gfx1201.regDB_RENDER_OVERRIDE2(3@0x800000b2aa48) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		RESERVED_FIELD_5[5:5] == 0x0
		RESERVED_FIELD_6[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		RESERVED_FIELD_1[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		FORCE_SUMM_Z_RANGE_TO_MAX[11:11] == 0x0
		FORCE_SUMM_STENCIL_RANGE_TO_MAX[12:12] == 0x0
		RESERVED_FIELD_2[13:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1201.regDB_SHADER_CONTROL(3@0x800000b2aa58) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1201.regDB_SPI_VRS_CENTER_LOCATION(3@0x800000b2a570) == 0x0
		CENTER_X_OFFSET_1X1[0:3] == 0x0
		CENTER_Y_OFFSET_1X1[4:7] == 0x0
		CENTER_X_OFFSET_2X1[8:11] == 0x0
		CENTER_Y_OFFSET_2X1[12:15] == 0x0
		CENTER_X_OFFSET_1X2[16:19] == 0x0
		CENTER_Y_OFFSET_1X2[20:23] == 0x0
		CENTER_X_OFFSET_2X2[24:27] == 0x0
		CENTER_Y_OFFSET_2X2[28:31] == 0x0
	gfx1201.regDB_STENCIL_INFO(3@0x800000b2a9a0) == 0x20000000
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		RESERVED_FIELD_2[9:10] == 0x0
		RESERVED_FIELD_11[11:11] == 0x0
		RESERVED_FIELD_12[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		RESERVED_FIELD_20[20:20] == 0x0
		RESERVED_FIELD_27[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x1
	gfx1201.regDB_STENCIL_OPVAL(3@0x800000b2a588) == 0x101
		OPVAL[0:7] == 0x1
		OPVAL_BF[8:15] == 0x1
	gfx1201.regDB_STENCIL_READ_BASE(3@0x800000b2a9c8) == 0x1006000
	gfx1201.regDB_STENCIL_READ_BASE_HI(3@0x800000b2a9d0) == 0xffff80
	gfx1201.regDB_STENCIL_REF(3@0x800000b2abd4) == 0x0
		TESTVAL[0:7] == 0x0
		TESTVAL_BF[8:15] == 0x0
	gfx1201.regDB_STENCIL_WRITE_BASE(3@0x800000b2a9d8) == 0x1006000
	gfx1201.regDB_STENCIL_WRITE_BASE_HI(3@0x800000b2a9e0) == 0xffff80
	gfx1201.regDB_VIEWPORT_CONTROL(3@0x800000b2a568) == 0x0
	gfx1201.regDB_Z_INFO(3@0x800000b2a998) == 0x33
		FORMAT[0:1] == 0x3
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x3
		RESERVED_FIELD_2[9:10] == 0x0
		RESERVED_FIELD_11[11:11] == 0x0
		RESERVED_FIELD_12[12:12] == 0x0
		RESERVED_FIELD_1[13:14] == 0x0
		MAXMIP[15:19] == 0x0
		RESERVED_FIELD_20[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		RESERVED_FIELD_27[27:27] == 0x0
		RESERVED_FIELD_28[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
	gfx1201.regDB_Z_READ_BASE(3@0x800000b2a9a8) == 0x1006000
	gfx1201.regDB_Z_READ_BASE_HI(3@0x800000b2a9b0) == 0xffff80
	gfx1201.regDB_Z_WRITE_BASE(3@0x800000b2a9b8) == 0x1006000
	gfx1201.regDB_Z_WRITE_BASE_HI(3@0x800000b2a9c0) == 0xffff80
	gfx1201.regGE_CNTL(3@0x800000b2abf8) == 0xa0010080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0x100
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x1
	gfx1201.regGE_GS_THROTTLE(3@0x800000b2a724) == 0x7f9a80e1
		T0[0:2] == 0x1
		T1[3:5] == 0x4
		T2[6:8] == 0x3
		STALL_CYCLES[9:15] == 0x40
		FACTOR1[16:18] == 0x2
		FACTOR2[19:21] == 0x3
		ENABLE_THROTTLE[22:22] == 0x0
		NUM_INIT_GRPS[23:30] == 0xff
	gfx1201.regGE_IA_ENHANCE(3@0x800000b2a660) == 0x0
	gfx1201.regGE_INDX_OFFSET(3@0x800000b2a714) == 0x0
	gfx1201.regGE_MAX_OUTPUT_PER_SUBGROUP(3@0x800000b2a850) == 0x80
	gfx1201.regGE_MAX_VTX_INDX(3@0x800000b2a72c) == 0xffffffff
	gfx1201.regGE_MIN_VTX_INDX(3@0x800000b2a70c) == 0x0
	gfx1201.regGE_MULTI_PRIM_IB_RESET_EN(3@0x800000b2a71c) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1201.regGE_NGG_SUBGRP_CNTL(3@0x800000b2a858) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1201.regGE_POS_RING_BASE(3@0x800000b2aca4) == 0x80000040
	gfx1201.regGE_POS_RING_SIZE(3@0x800000b2aca8) == 0x2000
	gfx1201.regGE_PRIM_RING_BASE(3@0x800000b2acac) == 0x80000080
	gfx1201.regGE_PRIM_RING_SIZE(3@0x800000b2acb0) == 0xc6e07fe
		MEM_SIZE[0:10] == 0x7fe
		SCOPE[16:17] == 0x2
		PAF_TEMPORAL[18:20] == 0x3
		PAB_TEMPORAL[21:23] == 0x3
		SPEC_DATA_READ[24:25] == 0x0
		FORCE_SE_SCOPE[26:26] == 0x1
		PAB_NOFILL[27:27] == 0x1
	gfx1201.regGE_SE_ENHANCE(3@0x800000b2a658) == 0x0
	gfx1201.regGE_STEREO_CNTL(3@0x800000b2a73c) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		UNUSED[7:7] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1201.regGE_USER_VGPR_EN(3@0x800000b2a744) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1201.regGE_VRS_RATE(3@0x800000b2a754) == 0x0
		RATE_X[0:1] == 0x0
		RATE_Y[4:5] == 0x0
	gfx1201.regGE_WD_ENHANCE(3@0x800000b2a668) == 0x0
	gfx1201.regPA_CL_CLIP_CNTL(3@0x800000b2aae8) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1201.regPA_CL_GB_HORZ_CLIP_ADJ(3@0x800000b2ab7c) == 0x42a3c28f
	gfx1201.regPA_CL_GB_HORZ_DISC_ADJ(3@0x800000b2ab84) == 0x3f800000
	gfx1201.regPA_CL_GB_VERT_CLIP_ADJ(3@0x800000b2ab6c) == 0x42da5f93
	gfx1201.regPA_CL_GB_VERT_DISC_ADJ(3@0x800000b2ab74) == 0x3f800000
	gfx1201.regPA_CL_NANINF_CNTL(3@0x800000b2a618) == 0x0
		VTE_XY_INF_DISCARD[0:0] == 0x0
		VTE_Z_INF_DISCARD[1:1] == 0x0
		VTE_W_INF_DISCARD[2:2] == 0x0
		VTE_0XNANINF_IS_0[3:3] == 0x0
		VTE_XY_NAN_RETAIN[4:4] == 0x0
		VTE_Z_NAN_RETAIN[5:5] == 0x0
		VTE_W_NAN_RETAIN[6:6] == 0x0
		VTE_W_RECIP_NAN_IS_0[7:7] == 0x0
		VS_XY_NAN_TO_INF[8:8] == 0x0
		VS_XY_INF_RETAIN[9:9] == 0x0
		VS_Z_NAN_TO_INF[10:10] == 0x0
		VS_Z_INF_RETAIN[11:11] == 0x0
		VS_W_NAN_TO_INF[12:12] == 0x0
		VS_W_INF_RETAIN[13:13] == 0x0
		VS_CLIP_DIST_INF_DISCARD[14:14] == 0x0
		VTE_NO_OUTPUT_NEG_0[20:20] == 0x0
	gfx1201.regPA_CL_NGG_CNTL(3@0x800000b2a814) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1201.regPA_CL_POINT_CULL_RAD(3@0x800000b2a610) == 0x0
	gfx1201.regPA_CL_POINT_SIZE(3@0x800000b2a608) == 0x0
	gfx1201.regPA_CL_POINT_X_RAD(3@0x800000b2a5f8) == 0x0
	gfx1201.regPA_CL_POINT_Y_RAD(3@0x800000b2a600) == 0x0
	gfx1201.regPA_CL_UCP_0_W(3@0x800000b2ab0c) == 0x0
	gfx1201.regPA_CL_UCP_0_X(3@0x800000b2ab00) == 0x0
	gfx1201.regPA_CL_UCP_0_Y(3@0x800000b2ab04) == 0x0
	gfx1201.regPA_CL_UCP_0_Z(3@0x800000b2ab08) == 0x0
	gfx1201.regPA_CL_UCP_1_W(3@0x800000b2ab1c) == 0x0
	gfx1201.regPA_CL_UCP_1_X(3@0x800000b2ab10) == 0x0
	gfx1201.regPA_CL_UCP_1_Y(3@0x800000b2ab14) == 0x0
	gfx1201.regPA_CL_UCP_1_Z(3@0x800000b2ab18) == 0x0
	gfx1201.regPA_CL_UCP_2_W(3@0x800000b2ab2c) == 0x0
	gfx1201.regPA_CL_UCP_2_X(3@0x800000b2ab20) == 0x0
	gfx1201.regPA_CL_UCP_2_Y(3@0x800000b2ab24) == 0x0
	gfx1201.regPA_CL_UCP_2_Z(3@0x800000b2ab28) == 0x0
	gfx1201.regPA_CL_UCP_3_W(3@0x800000b2ab3c) == 0x0
	gfx1201.regPA_CL_UCP_3_X(3@0x800000b2ab30) == 0x0
	gfx1201.regPA_CL_UCP_3_Y(3@0x800000b2ab34) == 0x0
	gfx1201.regPA_CL_UCP_3_Z(3@0x800000b2ab38) == 0x0
	gfx1201.regPA_CL_UCP_4_W(3@0x800000b2ab4c) == 0x0
	gfx1201.regPA_CL_UCP_4_X(3@0x800000b2ab40) == 0x0
	gfx1201.regPA_CL_UCP_4_Y(3@0x800000b2ab44) == 0x0
	gfx1201.regPA_CL_UCP_4_Z(3@0x800000b2ab48) == 0x0
	gfx1201.regPA_CL_UCP_5_W(3@0x800000b2ab5c) == 0x0
	gfx1201.regPA_CL_UCP_5_X(3@0x800000b2ab50) == 0x0
	gfx1201.regPA_CL_UCP_5_Y(3@0x800000b2ab54) == 0x0
	gfx1201.regPA_CL_UCP_5_Z(3@0x800000b2ab58) == 0x0
	gfx1201.regPA_CL_VPORT_XOFFSET(3@0x800000b2abb0) == 0x43c80000
	gfx1201.regPA_CL_VPORT_XSCALE(3@0x800000b2abac) == 0x43c80000
	gfx1201.regPA_CL_VPORT_YOFFSET(3@0x800000b2abb8) == 0x43960000
	gfx1201.regPA_CL_VPORT_YSCALE(3@0x800000b2abb4) == 0xc3960000
	gfx1201.regPA_CL_VPORT_ZOFFSET(3@0x800000b2abc0) == 0x3f000000
	gfx1201.regPA_CL_VPORT_ZSCALE(3@0x800000b2abbc) == 0x3f000000
	gfx1201.regPA_CL_VRS_CNTL(3@0x800000b2a7a0) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
		SAMPLE_COVERAGE_ENCODING[15:15] == 0x0
	gfx1201.regPA_CL_VS_OUT_CNTL(3@0x800000b2aaf0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1201.regPA_CL_VTE_CNTL(3@0x800000b2a878) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1201.regPA_SC_AA_CONFIG(3@0x800000b2aa80) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		PS_ITER_SAMPLES[30:31] == 0x0
	gfx1201.regPA_SC_AA_MASK_X0Y0_X1Y0(3@0x800000b2aaa0) == 0xffffffff
		AA_MASK_X0Y0[0:15] == 0xffff
		AA_MASK_X1Y0[16:31] == 0xffff
	gfx1201.regPA_SC_AA_MASK_X0Y1_X1Y1(3@0x800000b2aaa4) == 0xffffffff
		AA_MASK_X0Y1[0:15] == 0xffff
		AA_MASK_X1Y1[16:31] == 0xffff
	gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(3@0x800000b2aa14) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(3@0x800000b2aa24) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(3@0x800000b2aa1c) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(3@0x800000b2aa2c) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1201.regPA_SC_BINNER_CNTL_0(3@0x800000b2aa70) == 0x19fc0123
		BINNING_MODE[0:1] == 0x3
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x1
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
		RESERVED_31[31:31] == 0x0
	gfx1201.regPA_SC_BINNER_CNTL_1(3@0x800000b2a6a8) == 0x1ff00fe
		MAX_ALLOC_COUNT[0:15] == 0xfe
		MAX_PRIM_PER_BATCH[16:31] == 0x1ff
	gfx1201.regPA_SC_BINNER_CNTL_2(3@0x800000b2a6b0) == 0x800000
		BIN_SIZE_X_MULT_BY_1P5X[0:0] == 0x0
		BIN_SIZE_Y_MULT_BY_1P5X[1:1] == 0x0
		ENABLE_LIGHT_VOLUME_RENDERING_OPTIMIZATION[2:2] == 0x0
		DUAL_LIGHT_SHAFT_IN_DRAW[3:3] == 0x0
		RESERVED_LIGHT_SHAFT_DRAW_CALL_LIMIT[4:6] == 0x0
		CONTEXT_DONE_EVENTS_PER_BIN[7:10] == 0x0
		ZPP_ENABLED[11:11] == 0x0
		ZPP_OPTIMIZATION_ENABLED[12:12] == 0x0
		ZPP_AREA_THRESHOLD[13:20] == 0x0
		DISABLE_NOPCEXPORT_BREAKBATCH_CONDITION[21:21] == 0x0
		SBB_ENABLE[22:22] == 0x0
		ENABLE_PING_PONG_BIN_ORDER[23:23] == 0x1
		PING_PONG_BIN_ORDER_FLIP[24:25] == 0x0
		LIGHT_SHAFT_DRAW_CALL_LIMIT[26:30] == 0x0
	gfx1201.regPA_SC_BINNER_OUTPUT_TIMEOUT_COUNTER(3@0x800000b2a6a0) == 0x800
	gfx1201.regPA_SC_CENTROID_PRIORITY_0(3@0x800000b2aa04) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1201.regPA_SC_CENTROID_PRIORITY_1(3@0x800000b2aa0c) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1201.regPA_SC_CLIPRECT_RULE(3@0x800000b2abdc) == 0xffff
	gfx1201.regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL(3@0x800000b2a7a8) == 0x100000
		OVER_RAST_ENABLE[0:0] == 0x0
		OVER_RAST_SAMPLE_SELECT[1:4] == 0x0
		UNDER_RAST_ENABLE[5:5] == 0x0
		UNDER_RAST_SAMPLE_SELECT[6:9] == 0x0
		PBB_UNCERTAINTY_REGION_ENABLE[10:10] == 0x0
		ZMM_TRI_EXTENT[11:11] == 0x0
		ZMM_TRI_OFFSET[12:12] == 0x0
		OVERRIDE_OVER_RAST_INNER_TO_NORMAL[13:13] == 0x0
		OVERRIDE_UNDER_RAST_INNER_TO_NORMAL[14:14] == 0x0
		DEGENERATE_OVERRIDE_INNER_TO_NORMAL_DISABLE[15:15] == 0x0
		UNCERTAINTY_REGION_MODE[16:17] == 0x0
		OUTER_UNCERTAINTY_EDGERULE_OVERRIDE[18:18] == 0x0
		INNER_UNCERTAINTY_EDGERULE_OVERRIDE[19:19] == 0x0
		NULL_SQUAD_AA_MASK_ENABLE[20:20] == 0x1
		COVERAGE_AA_MASK_ENABLE[21:21] == 0x0
		PREZ_AA_MASK_ENABLE[22:22] == 0x0
		POSTZ_AA_MASK_ENABLE[23:23] == 0x0
		CENTROID_SAMPLE_OVERRIDE[24:24] == 0x0
		UNCERTAINTY_REGION_MULT[25:26] == 0x0
		UNCERTAINTY_REGION_PBB_MULT[27:28] == 0x0
	gfx1201.regPA_SC_EDGERULE(3@0x800000b2a81c) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1201.regPA_SC_GENERIC_SCISSOR_BR(3@0x800000b2a5c0) == 0xffffffff
		BR_X[0:15] == 0xffff
		BR_Y[16:31] == 0xffff
	gfx1201.regPA_SC_GENERIC_SCISSOR_TL(3@0x800000b2a5b8) == 0x0
		TL_X[0:15] == 0x0
		TL_Y[16:31] == 0x0
	gfx1201.regPA_SC_HISZ_CONTROL(3@0x800000b2a8f4) == 0x2
		ROUND[0:2] == 0x2
		CONSERVATIVE_Z_EXPORT[3:4] == 0x0
	gfx1201.regPA_SC_HISZ_RENDER_OVERRIDE(3@0x800000b2a698) == 0x0
		FORCE_HIZ_ENABLE[0:1] == 0x0
		FORCE_HIS_ENABLE[2:3] == 0x0
		FAST_Z_DISABLE[4:4] == 0x0
		FAST_STENCIL_DISABLE[5:5] == 0x0
		FORCE_FULL_Z_RANGE[6:7] == 0x0
		DISABLE_TILE_RATE_TILES[8:8] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[9:9] == 0x0
		PRESERVE_ZRANGE[10:10] == 0x0
		DISABLE_FAST_PASS[11:11] == 0x0
		DISABLE_SINGLE_STENCIL[12:12] == 0x0
	gfx1201.regPA_SC_HIS_INFO(3@0x800000b2a9f0) == 0x0
		SURFACE_ENABLE[0:0] == 0x0
		SW_MODE[1:3] == 0x0
	gfx1201.regPA_SC_HIZ_INFO(3@0x800000b2a9e8) == 0x0
		SURFACE_ENABLE[0:0] == 0x0
		FORMAT[1:1] == 0x0
		SW_MODE[2:4] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[25:25] == 0x0
	gfx1201.regPA_SC_LINE_CNTL(3@0x800000b2aa78) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1201.regPA_SC_LINE_STIPPLE_STATE(3@0x800000b2a764) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1201.regPA_SC_MODE_CNTL_0(3@0x800000b2a804) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
		IMPLICIT_VPORT_SCISSOR_ENABLE[7:7] == 0x0
	gfx1201.regPA_SC_MODE_CNTL_1(3@0x800000b2aa90) == 0x60201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x0
		DISABLE_4X_TILE_PICKING[31:31] == 0x0
	gfx1201.regPA_SC_NGG_MODE_CNTL(3@0x800000b2a6b8) == 0x40
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x40
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1201.regPA_SC_SAMPLE_PROPERTIES(3@0x800000b2aa34) == 0x0
	gfx1201.regPA_SC_SCREEN_EXTENT_CONTROL(3@0x800000b2a5c8) == 0x0
		SLICE_EVEN_ENABLE[0:1] == 0x0
		SLICE_ODD_ENABLE[2:3] == 0x0
	gfx1201.regPA_SC_SCREEN_SCISSOR_BR(3@0x800000b2a5a8) == 0xffffffff
		BR_X[0:15] == 0xffff
		BR_Y[16:31] == 0xffff
	gfx1201.regPA_SC_SCREEN_SCISSOR_TL(3@0x800000b2a5a0) == 0x0
		TL_X[0:15] == 0x0
		TL_Y[16:31] == 0x0
	gfx1201.regPA_SC_SHADER_CONTROL(3@0x800000b2a6c0) == 0x1
		REALIGN_DQUADS_AFTER_N_WAVES[0:1] == 0x1
		LOAD_COLLISION_WAVEID[2:2] == 0x0
		LOAD_INTRAWAVE_COLLISION[3:3] == 0x0
		WAVE_BREAK_REGION_SIZE[5:6] == 0x0
		DISABLE_OREO_CONFLICT_QUAD[7:7] == 0x0
		PS_ITER_SAMPLE[8:8] == 0x0
	gfx1201.regPA_SC_TILE_STEERING_OVERRIDE(3@0x800000b2a5d0) == 0x0
		ENABLE[0:0] == 0x0
		NUM_SC[12:13] == 0x0
		NUM_RB_PER_SC[16:17] == 0x0
		NUM_PACKER_PER_SC[20:21] == 0x0
	gfx1201.regPA_SC_VPORT_SCISSOR_0_BR(3@0x800000b2aba0) == 0x7fff7fff
		BR_X[0:15] == 0x7fff
		BR_Y[16:31] == 0x7fff
	gfx1201.regPA_SC_VPORT_SCISSOR_0_TL(3@0x800000b2ab9c) == 0x0
		TL_X[0:15] == 0x0
		TL_Y[16:31] == 0x0
	gfx1201.regPA_SC_VPORT_ZMAX_0(3@0x800000b2abc8) == 0x3f800000
	gfx1201.regPA_SC_VPORT_ZMIN_0(3@0x800000b2abc4) == 0x0
	gfx1201.regPA_SC_VRS_INFO(3@0x800000b2a5d8) == 0x0
		RATE_SW_MODE[0:2] == 0x0
		FEEDBACK_SW_MODE[3:5] == 0x0
	gfx1201.regPA_SC_VRS_OVERRIDE_CNTL(3@0x800000b2aa60) == 0x51
		VRS_OVERRIDE_RATE_COMBINER_MODE[0:2] == 0x1
		VRS_RATE[4:7] == 0x5
		VRS_SURFACE_ENABLE[12:12] == 0x0
		RATE_HINT_WRITE_BACK_ENABLE[13:13] == 0x0
		VRS_FEEDBACK_RATE_OVERRIDE[14:14] == 0x0
	gfx1201.regPA_SC_WINDOW_SCISSOR_BR(3@0x800000b2a9f8) == 0x257031f
		BR_X[0:15] == 0x31f
		BR_Y[16:31] == 0x257
	gfx1201.regPA_SC_WINDOW_SCISSOR_TL(3@0x800000b2a5b0) == 0x0
		TL_X[0:15] == 0x0
		TL_Y[16:31] == 0x0
	gfx1201.regPA_STEREO_CNTL(3@0x800000b2a640) == 0x2
		STEREO_MODE[1:4] == 0x1
		RT_SLICE_MODE[5:7] == 0x0
		RT_SLICE_OFFSET[8:11] == 0x0
		VP_ID_MODE[16:18] == 0x0
		VP_ID_OFFSET[19:22] == 0x0
	gfx1201.regPA_SU_HARDWARE_SCREEN_OFFSET(3@0x800000b2ab8c) == 0x120018
		HW_SCREEN_OFFSET_X[0:11] == 0x18
		HW_SCREEN_OFFSET_Y[16:27] == 0x12
	gfx1201.regPA_SU_LINE_CNTL(3@0x800000b2a7fc) == 0x0
	gfx1201.regPA_SU_LINE_STIPPLE_CNTL(3@0x800000b2a620) == 0x0
		LINE_STIPPLE_RESET[0:1] == 0x0
		EXPAND_FULL_LENGTH[2:2] == 0x0
		FRACTIONAL_ACCUM[3:3] == 0x0
	gfx1201.regPA_SU_LINE_STIPPLE_SCALE(3@0x800000b2a628) == 0x0
	gfx1201.regPA_SU_LINE_STIPPLE_VALUE(3@0x800000b2a75c) == 0x0
	gfx1201.regPA_SU_OVER_RASTERIZATION_CNTL(3@0x800000b2a638) == 0x0
		DISCARD_0_AREA_TRIANGLES[0:0] == 0x0
		DISCARD_0_AREA_LINES[1:1] == 0x0
		DISCARD_0_AREA_POINTS[2:2] == 0x0
		DISCARD_0_AREA_RECTANGLES[3:3] == 0x0
		USE_PROVOKING_ZW[4:4] == 0x0
	gfx1201.regPA_SU_POINT_MINMAX(3@0x800000b2a7f4) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1201.regPA_SU_POINT_SIZE(3@0x800000b2a7ec) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1201.regPA_SU_PRIM_FILTER_CNTL(3@0x800000b2a790) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1201.regPA_SU_SC_MODE_CNTL(3@0x800000b2a80c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
	gfx1201.regPA_SU_SMALL_PRIM_FILTER_CNTL(3@0x800000b2a630) == 0x41
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
		SC_1XMSAA_COMPATIBLE_DISABLE[6:6] == 0x1
	gfx1201.regPA_SU_VTX_CNTL(3@0x800000b2ab64) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1201.regSC_MEM_SPEC_READ(3@0x800000b2a598) == 0x15
		VRS_SPECULATIVE_READ[0:1] == 0x1
		HIZ_SPECULATIVE_READ[2:3] == 0x1
		HIS_SPECULATIVE_READ[4:5] == 0x1
	gfx1201.regSC_MEM_TEMPORAL(3@0x800000b2a590) == 0x0
		VRS_TEMPORAL_READ[0:2] == 0x0
		VRS_TEMPORAL_WRITE[3:5] == 0x0
		HIZ_TEMPORAL_READ[6:8] == 0x0
		HIZ_TEMPORAL_WRITE[9:11] == 0x0
		HIS_TEMPORAL_READ[12:14] == 0x0
		HIS_TEMPORAL_WRITE[15:17] == 0x0
	gfx1201.regSPI_ATTRIBUTE_RING_BASE(3@0x800000b2ac94) == 0x80000000
	gfx1201.regSPI_ATTRIBUTE_RING_SIZE(3@0x800000b2ac98) == 0x2000f
		MEM_SIZE[0:7] == 0xf
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1201.regSPI_BARYC_CNTL(3@0x800000b2a8d4) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1201.regSPI_BARYC_SSAA_CNTL(3@0x800000b2a5e8) == 0x4
		CENTER_SSAA_MODE[0:0] == 0x0
		CENTROID_SSAA_MODE[1:1] == 0x0
		COVERED_CENTROID_IS_CENTER[2:2] == 0x1
	gfx1201.regSPI_GRP_LAUNCH_GUARANTEE_CTRL(3@0x800000b2a774) == 0x1123
		NUM_MRT_THRESHOLD[0:2] == 0x3
		GFX_PENDING_THRESHOLD[3:5] == 0x4
		PRIORITY_LOST_THRESHOLD[6:9] == 0x4
		ALLOC_SUCCESS_THRESHOLD[10:13] == 0x4
		GFX_WAVE_THRESHOLD_HIGH[14:18] == 0x0
		CS_WAVE_THRESHOLD_HIGH[19:23] == 0x0
		CU_MASK_ROTATE_PERIODS[24:25] == 0x0
	gfx1201.regSPI_GRP_LAUNCH_GUARANTEE_ENABLE(3@0x800000b2a76c) == 0x8a4d
		ENABLE[0:0] == 0x1
		HS_ASSIST_EN[1:1] == 0x0
		GS_ASSIST_EN[2:2] == 0x1
		MRT_ASSIST_EN[3:3] == 0x1
		CS_GLG_DISABLE[4:4] == 0x0
		GFX_NUM_LOCK_WGP[5:7] == 0x2
		CS_NUM_LOCK_WGP[8:10] == 0x2
		LOCK_PERIOD[11:14] == 0x1
		LOCK_MAINT_COUNT[15:17] == 0x1
	gfx1201.regSPI_GS_THROTTLE_CNTL1(3@0x800000b2ac8c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1201.regSPI_GS_THROTTLE_CNTL2(3@0x800000b2ac90) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1201.regSPI_INTERP_CONTROL_0(3@0x800000b2a7e4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1201.regSPI_PS_INPUT_ADDR(3@0x800000b2a8e4) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1201.regSPI_PS_INPUT_ENA(3@0x800000b2a8dc) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
		COVERAGE_TO_SHADER_SELECT[16:17] == 0x0
	gfx1201.regSPI_PS_IN_CONTROL(3@0x800000b2a8bc) == 0x0
		PARAM_GEN[6:6] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1201.regSPI_SHADER_COL_FORMAT(3@0x800000b2a8cc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1201.regSPI_SHADER_GS_OUT_CONFIG_PS(3@0x800000b2ad2c) == 0x400
		VS_EXPORT_COUNT[0:4] == 0x0
		PRIM_EXPORT_COUNT[5:9] == 0x0
		NO_PC_EXPORT[10:10] == 0x1
		NUM_INTERP[11:16] == 0x0
		NUM_PRIM_INTERP[17:21] == 0x0
	gfx1201.regSPI_SHADER_IDX_FORMAT(3@0x800000b2a798) == 0x1
	gfx1201.regSPI_SHADER_PGM_HI_ES(3@0x800000b2a4ec) == 0x80
	gfx1201.regSPI_SHADER_PGM_HI_GS(3@0x800000b2ad04) == 0x0
	gfx1201.regSPI_SHADER_PGM_HI_HS(3@0x800000b2acf4) == 0x0
	gfx1201.regSPI_SHADER_PGM_HI_LS(3@0x800000b2a51c) == 0x80
	gfx1201.regSPI_SHADER_PGM_HI_PS(3@0x800000b2a8a0) == 0x80
	gfx1201.regSPI_SHADER_PGM_LO_ES(3@0x800000b2a834) == 0x12000
	gfx1201.regSPI_SHADER_PGM_LO_GS(3@0x800000b2acfc) == 0x0
	gfx1201.regSPI_SHADER_PGM_LO_HS(3@0x800000b2acec) == 0x0
	gfx1201.regSPI_SHADER_PGM_LO_PS(3@0x800000b2a898) == 0x12002
	gfx1201.regSPI_SHADER_PGM_RSRC1_GS(3@0x800000b2a83c) == 0xc0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		WG_RR_EN[21:21] == 0x0
		DEBUG_MODE[22:22] == 0x0
		DISABLE_PERF[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		CDBG_USER[28:28] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x0
		FP16_OVFL[31:31] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC1_PS(3@0x800000b2a8a8) == 0xc0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		WG_RR_EN[21:21] == 0x0
		DEBUG_MODE[22:22] == 0x0
		DISABLE_PERF[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		CDBG_USER[28:28] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC2_GS(3@0x800000b2a844) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC2_PS(3@0x800000b2a8b0) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC3_GS(3@0x800000b2a4f4) == 0xfffffdfd
	gfx1201.regSPI_SHADER_PGM_RSRC3_HS(3@0x800000b2a524) == 0xffffffff
	gfx1201.regSPI_SHADER_PGM_RSRC3_PS(3@0x800000b2a4bc) == 0xffff
	gfx1201.regSPI_SHADER_PGM_RSRC4_GS(3@0x800000b2acd4) == 0x27f0bff
		WAVE_LIMIT[0:9] == 0x3ff
		GLG_EN_OVERRIDE[10:10] == 0x0
		GLG_FORCE_DISABLE[11:11] == 0x1
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x7f
		INST_PREF_SIZE[23:30] == 0x4
		IMAGE_OP[31:31] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC4_PS(3@0x800000b2a890) == 0x307ff
		WAVE_LIMIT[0:9] == 0x3ff
		LDS_GROUP_SIZE[10:11] == 0x1
		INST_PREF_SIZE[16:23] == 0x3
		IMAGE_OP[31:31] == 0x0
	gfx1201.regSPI_SHADER_POS_FORMAT(3@0x800000b2a870) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1201.regSPI_SHADER_REQ_CTRL_PS(3@0x800000b2a4c4) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_0(3@0x800000b2a4fc) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_1(3@0x800000b2a504) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_2(3@0x800000b2a50c) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_3(3@0x800000b2a514) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_0(3@0x800000b2a52c) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_1(3@0x800000b2a534) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_2(3@0x800000b2a53c) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_3(3@0x800000b2a544) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_PS_0(3@0x800000b2a4cc) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_PS_1(3@0x800000b2a4d4) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_PS_2(3@0x800000b2a4dc) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_PS_3(3@0x800000b2a4e4) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_GS_0(3@0x800000b2ad1c) == 0x14c0400
	gfx1201.regSPI_SHADER_USER_DATA_GS_2(3@0x800000b2ad44) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_GS_3(3@0x800000b2ad48) == 0x2580320
	gfx1201.regSPI_SHADER_USER_DATA_GS_4(3@0x800000b2ad4c) == 0x3f800000
	gfx1201.regSPI_SHADER_USER_DATA_GS_8(3@0x800000b2ad34) == 0x14c0540
	gfx1201.regSPI_SHADER_USER_DATA_GS_9(3@0x800000b2ad0c) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_HS_0(3@0x800000b2ad24) == 0x14c0400
	gfx1201.regSPI_SHADER_USER_DATA_PS_0(3@0x800000b2ad14) == 0x14c0400
	gfx1201.regSPI_SHADER_USER_DATA_PS_2(3@0x800000b2acdc) == 0x14090d0
	gfx1201.regSPI_SHADER_USER_DATA_PS_3(3@0x800000b2ace4) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_PS_4(3@0x800000b2accc) == 0x0
	gfx1201.regSPI_SHADER_Z_FORMAT(3@0x800000b2a8c4) == 0x0
	gfx1201.regSX_BLEND_OPT_CONTROL(3@0x800000b2aac4) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1201.regSX_BLEND_OPT_EPSILON(3@0x800000b2aabc) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1201.regSX_MRT0_BLEND_OPT(3@0x800000b2a7d0) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1201.regSX_PS_DOWNCONVERT(3@0x800000b2aab4) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1201.regSX_PS_DOWNCONVERT_CONTROL(3@0x800000b2a5f0) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1201.regTA_BC_BASE_ADDR(3@0x800000b2a578) == 0x1000300
	gfx1201.regTA_BC_BASE_ADDR_HI(3@0x800000b2a580) == 0x80
	gfx1201.regTA_CS_BC_BASE_ADDR(3@0x800000b2a418) == 0x1000300
	gfx1201.regTA_CS_BC_BASE_ADDR_HI(3@0x800000b2a420) == 0x80
	gfx1201.regVGT_DRAW_PAYLOAD_CNTL(3@0x800000b2a678) == 0x0
		EN_REG_RT_INDEX[1:1] == 0x0
		EN_PRIM_PAYLOAD[3:3] == 0x0
		EN_DRAW_VP[4:4] == 0x0
		UNUSED[5:5] == 0x0
		EN_VRS_RATE[6:6] == 0x0
	gfx1201.regVGT_GS_INSTANCE_CNT(3@0x800000b2a868) == 0x0
		ENABLE[0:0] == 0x0
		CNT[2:7] == 0x0
		EN_MAX_VERT_OUT_PER_GS_INSTANCE[31:31] == 0x0
	gfx1201.regVGT_GS_MAX_VERT_OUT(3@0x800000b2a860) == 0x1
	gfx1201.regVGT_GS_OUT_PRIM_TYPE(3@0x800000b2a7b8) == 0x3
	gfx1201.regVGT_HOS_MAX_TESS_LEVEL(3@0x800000b2a648) == 0x42800000
	gfx1201.regVGT_HOS_MIN_TESS_LEVEL(3@0x800000b2a650) == 0x0
	gfx1201.regVGT_INSTANCE_BASE_ID(3@0x800000b2a734) == 0x0
	gfx1201.regVGT_PRIMITIVEID_EN(3@0x800000b2a888) == 0x0
	gfx1201.regVGT_PRIMITIVEID_RESET(3@0x800000b2a74c) == 0x0
	gfx1201.regVGT_PRIMITIVE_TYPE(3@0x800000b2acbc) == 0x11
		PRIM_TYPE[0:5] == 0x11
		NUM_INPUT_CP[6:11] == 0x0
		PRIMS_PER_SUBGROUP[12:20] == 0x0
	gfx1201.regVGT_REUSE_OFF(3@0x800000b2a670) == 0x0
	gfx1201.regVGT_SHADER_STAGES_EN(3@0x800000b2abec) == 0x0
		HS_EN[2:2] == 0x0
		GS_EN[5:5] == 0x0
		GS_FAST_LAUNCH[19:19] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1201.regVGT_STRMOUT_DRAW_OPAQUE_OFFSET(3@0x800000b2a688) == 0x0
	gfx1201.regVGT_TESS_DISTRIBUTION(3@0x800000b2a690) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[3@0x800001200000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[3@0x800001200000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[3@0x800001200000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[3@0x800001200000 + 0xc   ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[3@0x800001200000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[3@0x800001200000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[3@0x800001200000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[3@0x800001200000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[3@0x800001200000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[3@0x800001200000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[3@0x800001200000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[3@0x800001200000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[3@0x800001200000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[3@0x800001200000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[3@0x800001200000 + 0x38  ] = 0xd71f0001		v_mbcnt_lo_u32_b32 v1, -1, 0                               	
    pgm[3@0x800001200000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[3@0x800001200000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[3@0x800001200000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[3@0x800001200000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[3@0x800001200000 + 0x4c  ] = 0xd7200001		v_mbcnt_hi_u32_b32 v1, -1, v1                              	
    pgm[3@0x800001200000 + 0x50  ] = 0x000202c1	;;                                                          	
    pgm[3@0x800001200000 + 0x54  ] = 0x7c980200		v_cmp_gt_u32_e32 vcc_lo, s0, v1                            	
    pgm[3@0x800001200000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[3@0x800001200000 + 0x5c  ] = 0xbfa50002		s_cbranch_execz 2                                          	
    pgm[3@0x800001200000 + 0x60  ] = 0xf8000941		export prim v0, off, off, off done                         	
    pgm[3@0x800001200000 + 0x64  ] = 0x00000000	;;                                                          	
    pgm[3@0x800001200000 + 0x68  ] = 0xbfc40000		s_wait_expcnt 0x0                                          	
    pgm[3@0x800001200000 + 0x6c  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[3@0x800001200000 + 0x70  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[3@0x800001200000 + 0x74  ] = 0x000000ff	;;                                                          	
    pgm[3@0x800001200000 + 0x78  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[3@0x800001200000 + 0x7c  ] = 0x7c980200		v_cmp_gt_u32_e32 vcc_lo, s0, v1                            	
    pgm[3@0x800001200000 + 0x80  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[3@0x800001200000 + 0x84  ] = 0xbfa50011		s_cbranch_execz 17                                         	
    pgm[3@0x800001200000 + 0x88  ] = 0x7e00020a		v_mov_b32_e32 v0, s10                                      	
    pgm[3@0x800001200000 + 0x8c  ] = 0x7c9a0681		v_cmp_ne_u32_e32 vcc_lo, 1, v3                             	
    pgm[3@0x800001200000 + 0x90  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[3@0x800001200000 + 0x94  ] = 0x7e0402f2		v_mov_b32_e32 v2, 1.0                                      	
    pgm[3@0x800001200000 + 0x98  ] = 0x7e020200		v_mov_b32_e32 v1, s0                                       	
    pgm[3@0x800001200000 + 0x9c  ] = 0xbe800f0b		s_sext_i32_i16 s0, s11                                     	
    pgm[3@0x800001200000 + 0xa0  ] = 0x0200000b		v_cndmask_b32_e32 v0, s11, v0, vcc_lo                      	
    pgm[3@0x800001200000 + 0xa4  ] = 0x7c980682		v_cmp_gt_u32_e32 vcc_lo, 2, v3                             	
    pgm[3@0x800001200000 + 0xa8  ] = 0x7e06020c		v_mov_b32_e32 v3, s12                                      	
    pgm[3@0x800001200000 + 0xac  ] = 0xbf870123		s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_2)	
    pgm[3@0x800001200000 + 0xb0  ] = 0x34000090		v_ashrrev_i32_e32 v0, 16, v0                               	
    pgm[3@0x800001200000 + 0xb4  ] = 0x02020200		v_cndmask_b32_e32 v1, s0, v1, vcc_lo                       	
    pgm[3@0x800001200000 + 0xb8  ] = 0x7e000b00		v_cvt_f32_i32_e32 v0, v0                                   	
    pgm[3@0x800001200000 + 0xbc  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[3@0x800001200000 + 0xc0  ] = 0x7e020b01		v_cvt_f32_i32_e32 v1, v1                                   	
    pgm[3@0x800001200000 + 0xc4  ] = 0xf80008cf		export pos0 v1, v0, v3, v2 done                            	
    pgm[3@0x800001200000 + 0xc8  ] = 0x02030001	;;                                                          	
    pgm[3@0x800001200000 + 0xcc  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[3@0x800001200000 + 0xd0  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x3@[0x800000b2a400 + 0xb68] at 0x3@0x800001200a00, type PS (0), size 268
Shader registers (unfiltered):
	gfx1201.regCB_BLEND0_CONTROL(3@0x800000b2adac) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1201.regCB_BLEND_ALPHA(3@0x800000b2aae0) == 0x0
	gfx1201.regCB_BLEND_BLUE(3@0x800000b2aadc) == 0x0
	gfx1201.regCB_BLEND_GREEN(3@0x800000b2aad8) == 0x0
	gfx1201.regCB_BLEND_RED(3@0x800000b2aad4) == 0x0
	gfx1201.regCB_COLOR0_ATTRIB(3@0x800000b2a918) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[3:3] == 0x0
	gfx1201.regCB_COLOR0_ATTRIB2(3@0x800000b2a928) == 0x31f0257
		MIP0_HEIGHT[0:15] == 0x257
		MIP0_WIDTH[16:31] == 0x31f
	gfx1201.regCB_COLOR0_ATTRIB3(3@0x800000b2a930) == 0x1018000
		MIP0_DEPTH[0:13] == 0x0
		COLOR_SW_MODE[15:17] == 0x3
		MAX_MIP[19:23] == 0x0
		RESOURCE_TYPE[24:25] == 0x1
		SPECULATIVE_READ[26:27] == 0x0
	gfx1201.regCB_COLOR0_BASE(3@0x800000b2a900) == 0x1012000
	gfx1201.regCB_COLOR0_BASE_EXT(3@0x800000b2a938) == 0xffff80
	gfx1201.regCB_COLOR0_FDCC_CONTROL(3@0x800000b2a920) == 0x10000024
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:2] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
		COMPRESSION_MODE[26:27] == 0x0
		ENABLE_MAX_COMP_FRAG_OVERRIDE[28:28] == 0x1
		MAX_COMP_FRAGS[29:30] == 0x0
	gfx1201.regCB_COLOR0_INFO(3@0x800000b2a940) == 0x2880a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x1
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR0_VIEW(3@0x800000b2a908) == 0x0
		SLICE_START[0:13] == 0x0
		SLICE_MAX[14:27] == 0x0
	gfx1201.regCB_COLOR0_VIEW2(3@0x800000b2a910) == 0x0
	gfx1201.regCB_COLOR1_INFO(3@0x800000b2a948) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR2_INFO(3@0x800000b2a950) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR3_INFO(3@0x800000b2a958) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR4_INFO(3@0x800000b2a960) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR5_INFO(3@0x800000b2a968) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR6_INFO(3@0x800000b2a970) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR7_INFO(3@0x800000b2a978) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR_CONTROL(3@0x800000b2adbc) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1201.regCB_MEM0_INFO(3@0x800000b2a6c8) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM1_INFO(3@0x800000b2a6d0) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM2_INFO(3@0x800000b2a6d8) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM3_INFO(3@0x800000b2a6e0) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM4_INFO(3@0x800000b2a6e8) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM5_INFO(3@0x800000b2a6f0) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM6_INFO(3@0x800000b2a6f8) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM7_INFO(3@0x800000b2a700) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_RMI_GL2_CACHE_CONTROL(3@0x800000b2a5e0) == 0x800004
		COLOR_WR_POLICY[2:3] == 0x1
		COLOR_RD_POLICY[22:23] == 0x2
		COLOR_L3_BYPASS[27:27] == 0x0
	gfx1201.regCB_SHADER_MASK(3@0x800000b2a8ec) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1201.regCB_TARGET_MASK(3@0x800000b2aaac) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1201.regCOMPUTE_DESTINATION_EN_SE0(3@0x800000b2a44c) == 0xffffffff
	gfx1201.regCOMPUTE_DESTINATION_EN_SE1(3@0x800000b2a454) == 0xffffffff
	gfx1201.regCOMPUTE_DESTINATION_EN_SE2(3@0x800000b2a45c) == 0xffffffff
	gfx1201.regCOMPUTE_DESTINATION_EN_SE3(3@0x800000b2a464) == 0xffffffff
	gfx1201.regCOMPUTE_DISPATCH_PKT_ADDR_HI(3@0x800000b2a444) == 0x0
	gfx1201.regCOMPUTE_DISPATCH_PKT_ADDR_LO(3@0x800000b2a43c) == 0x0
	gfx1201.regCOMPUTE_DISPATCH_TUNNEL(3@0x800000b2a4b4) == 0x0
	gfx1201.regCOMPUTE_PERFCOUNT_ENABLE(3@0x800000b2a42c) == 0x0
	gfx1201.regCOMPUTE_PGM_HI(3@0x800000b2a434) == 0x80
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE4(3@0x800000b2a494) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE5(3@0x800000b2a49c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE6(3@0x800000b2a4a4) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE7(3@0x800000b2a4ac) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE8(3@0x800000b2a46c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_USER_ACCUM_0(3@0x800000b2a474) == 0x0
	gfx1201.regCOMPUTE_USER_ACCUM_1(3@0x800000b2a47c) == 0x0
	gfx1201.regCOMPUTE_USER_ACCUM_2(3@0x800000b2a484) == 0x0
	gfx1201.regCOMPUTE_USER_ACCUM_3(3@0x800000b2a48c) == 0x0
	gfx1201.regDB_ALPHA_TO_MASK(3@0x800000b2ada4) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1201.regDB_COUNT_CONTROL(3@0x800000b2aa50) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1201.regDB_DEPTH_CONTROL(3@0x800000b2adec) == 0x36
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x1
		Z_WRITE_ENABLE[2:2] == 0x1
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x3
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		RESERVED_FIELD_30[30:30] == 0x0
		RESERVED_FIELD_31[31:31] == 0x0
	gfx1201.regDB_DEPTH_SIZE_XY(3@0x800000b2a990) == 0x257031f
		X_MAX[0:15] == 0x31f
		Y_MAX[16:31] == 0x257
	gfx1201.regDB_DEPTH_VIEW(3@0x800000b2a980) == 0x0
		SLICE_START[0:13] == 0x0
		SLICE_MAX[16:29] == 0x0
	gfx1201.regDB_DEPTH_VIEW1(3@0x800000b2a988) == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:30] == 0x0
	gfx1201.regDB_EQAA(3@0x800000b2aa88) == 0x110000
		RESERVED_FIELD_1[0:2] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		RESERVED_FIELD_17[17:17] == 0x0
		RESERVED_FIELD_18[18:18] == 0x0
		RESERVED_FIELD_19[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		RESERVED_FIELD_21[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1201.regDB_GL1_INTERFACE_CONTROL(3@0x800000b2a558) == 0x0
		Z_SPECULATIVE_READ[0:1] == 0x0
		STENCIL_SPECULATIVE_READ[2:3] == 0x0
		Z_COMPRESSION_MODE[4:5] == 0x0
		STENCIL_COMPRESSION_MODE[6:7] == 0x0
		OCCLUSION_COMPRESSION_MODE[8:9] == 0x0
	gfx1201.regDB_HTILE_SURFACE(3@0x800000b2a680) == 0x0
		RESERVED_FIELD_1[0:0] == 0x0
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
	gfx1201.regDB_MEM_TEMPORAL(3@0x800000b2a560) == 0x924
		Z_TEMPORAL_READ[0:2] == 0x4
		Z_TEMPORAL_WRITE[3:5] == 0x4
		STENCIL_TEMPORAL_READ[6:8] == 0x4
		STENCIL_TEMPORAL_WRITE[9:11] == 0x4
		OCCLUSION_TEMPORAL_WRITE[12:14] == 0x0
	gfx1201.regDB_RENDER_CONTROL(3@0x800000b2aa40) == 0x10000
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		RESERVED_FIELD_1[2:2] == 0x0
		RESERVED_FIELD_2[3:3] == 0x0
		RESERVED_FIELD_4[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_STILES_IN_WAVE[20:23] == 0x0
	gfx1201.regDB_RENDER_OVERRIDE(3@0x800000b2a550) == 0x1000
		FORCE_HIZ_ENABLE[0:1] == 0x0
		FORCE_HIS_ENABLE0[2:3] == 0x0
		FORCE_HIS_ENABLE1[4:5] == 0x0
		FORCE_SHADER_Z_ORDER[6:6] == 0x0
		FAST_Z_DISABLE[7:7] == 0x0
		FAST_STENCIL_DISABLE[8:8] == 0x0
		NOOP_CULL_DISABLE[9:9] == 0x0
		FORCE_COLOR_KILL[10:10] == 0x0
		FORCE_Z_READ[11:11] == 0x0
		FORCE_STENCIL_READ[12:12] == 0x1
		FORCE_FULL_Z_RANGE[13:14] == 0x0
		FORCE_Z_ALLOC[15:15] == 0x0
		FORCE_Z_LIMIT_SUMM[19:20] == 0x0
		MAX_TILES_IN_DTT[21:25] == 0x0
		DISABLE_TILE_RATE_TILES[26:26] == 0x0
		FORCE_Z_DIRTY[27:27] == 0x0
		FORCE_STENCIL_DIRTY[28:28] == 0x0
		FORCE_Z_VALID[29:29] == 0x0
		FORCE_STENCIL_VALID[30:30] == 0x0
		PRESERVE_COMPRESSION[31:31] == 0x0
	gfx1201.regDB_RENDER_OVERRIDE2(3@0x800000b2aa48) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		RESERVED_FIELD_5[5:5] == 0x0
		RESERVED_FIELD_6[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		RESERVED_FIELD_1[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		FORCE_SUMM_Z_RANGE_TO_MAX[11:11] == 0x0
		FORCE_SUMM_STENCIL_RANGE_TO_MAX[12:12] == 0x0
		RESERVED_FIELD_2[13:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1201.regDB_SHADER_CONTROL(3@0x800000b2aa58) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1201.regDB_SPI_VRS_CENTER_LOCATION(3@0x800000b2a570) == 0x0
		CENTER_X_OFFSET_1X1[0:3] == 0x0
		CENTER_Y_OFFSET_1X1[4:7] == 0x0
		CENTER_X_OFFSET_2X1[8:11] == 0x0
		CENTER_Y_OFFSET_2X1[12:15] == 0x0
		CENTER_X_OFFSET_1X2[16:19] == 0x0
		CENTER_Y_OFFSET_1X2[20:23] == 0x0
		CENTER_X_OFFSET_2X2[24:27] == 0x0
		CENTER_Y_OFFSET_2X2[28:31] == 0x0
	gfx1201.regDB_STENCIL_INFO(3@0x800000b2a9a0) == 0x20000000
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		RESERVED_FIELD_2[9:10] == 0x0
		RESERVED_FIELD_11[11:11] == 0x0
		RESERVED_FIELD_12[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		RESERVED_FIELD_20[20:20] == 0x0
		RESERVED_FIELD_27[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x1
	gfx1201.regDB_STENCIL_OPVAL(3@0x800000b2a588) == 0x101
		OPVAL[0:7] == 0x1
		OPVAL_BF[8:15] == 0x1
	gfx1201.regDB_STENCIL_READ_BASE(3@0x800000b2a9c8) == 0x1006000
	gfx1201.regDB_STENCIL_READ_BASE_HI(3@0x800000b2a9d0) == 0xffff80
	gfx1201.regDB_STENCIL_REF(3@0x800000b2abd4) == 0x0
		TESTVAL[0:7] == 0x0
		TESTVAL_BF[8:15] == 0x0
	gfx1201.regDB_STENCIL_WRITE_BASE(3@0x800000b2a9d8) == 0x1006000
	gfx1201.regDB_STENCIL_WRITE_BASE_HI(3@0x800000b2a9e0) == 0xffff80
	gfx1201.regDB_VIEWPORT_CONTROL(3@0x800000b2a568) == 0x0
	gfx1201.regDB_Z_INFO(3@0x800000b2a998) == 0x33
		FORMAT[0:1] == 0x3
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x3
		RESERVED_FIELD_2[9:10] == 0x0
		RESERVED_FIELD_11[11:11] == 0x0
		RESERVED_FIELD_12[12:12] == 0x0
		RESERVED_FIELD_1[13:14] == 0x0
		MAXMIP[15:19] == 0x0
		RESERVED_FIELD_20[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		RESERVED_FIELD_27[27:27] == 0x0
		RESERVED_FIELD_28[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
	gfx1201.regDB_Z_READ_BASE(3@0x800000b2a9a8) == 0x1006000
	gfx1201.regDB_Z_READ_BASE_HI(3@0x800000b2a9b0) == 0xffff80
	gfx1201.regDB_Z_WRITE_BASE(3@0x800000b2a9b8) == 0x1006000
	gfx1201.regDB_Z_WRITE_BASE_HI(3@0x800000b2a9c0) == 0xffff80
	gfx1201.regGE_CNTL(3@0x800000b2abf8) == 0xa0010080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0x100
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x1
	gfx1201.regGE_GS_THROTTLE(3@0x800000b2a724) == 0x7f9a80e1
		T0[0:2] == 0x1
		T1[3:5] == 0x4
		T2[6:8] == 0x3
		STALL_CYCLES[9:15] == 0x40
		FACTOR1[16:18] == 0x2
		FACTOR2[19:21] == 0x3
		ENABLE_THROTTLE[22:22] == 0x0
		NUM_INIT_GRPS[23:30] == 0xff
	gfx1201.regGE_IA_ENHANCE(3@0x800000b2a660) == 0x0
	gfx1201.regGE_INDX_OFFSET(3@0x800000b2a714) == 0x0
	gfx1201.regGE_MAX_OUTPUT_PER_SUBGROUP(3@0x800000b2a850) == 0x80
	gfx1201.regGE_MAX_VTX_INDX(3@0x800000b2a72c) == 0xffffffff
	gfx1201.regGE_MIN_VTX_INDX(3@0x800000b2a70c) == 0x0
	gfx1201.regGE_MULTI_PRIM_IB_RESET_EN(3@0x800000b2a71c) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1201.regGE_NGG_SUBGRP_CNTL(3@0x800000b2a858) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1201.regGE_POS_RING_BASE(3@0x800000b2aca4) == 0x80000040
	gfx1201.regGE_POS_RING_SIZE(3@0x800000b2aca8) == 0x2000
	gfx1201.regGE_PRIM_RING_BASE(3@0x800000b2acac) == 0x80000080
	gfx1201.regGE_PRIM_RING_SIZE(3@0x800000b2acb0) == 0xc6e07fe
		MEM_SIZE[0:10] == 0x7fe
		SCOPE[16:17] == 0x2
		PAF_TEMPORAL[18:20] == 0x3
		PAB_TEMPORAL[21:23] == 0x3
		SPEC_DATA_READ[24:25] == 0x0
		FORCE_SE_SCOPE[26:26] == 0x1
		PAB_NOFILL[27:27] == 0x1
	gfx1201.regGE_SE_ENHANCE(3@0x800000b2a658) == 0x0
	gfx1201.regGE_STEREO_CNTL(3@0x800000b2a73c) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		UNUSED[7:7] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1201.regGE_USER_VGPR_EN(3@0x800000b2a744) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1201.regGE_VRS_RATE(3@0x800000b2a754) == 0x0
		RATE_X[0:1] == 0x0
		RATE_Y[4:5] == 0x0
	gfx1201.regGE_WD_ENHANCE(3@0x800000b2a668) == 0x0
	gfx1201.regPA_CL_CLIP_CNTL(3@0x800000b2ae70) == 0x1000000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x0
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1201.regPA_CL_GB_HORZ_CLIP_ADJ(3@0x800000b2ae94) == 0x40a28f5c
	gfx1201.regPA_CL_GB_HORZ_DISC_ADJ(3@0x800000b2ae9c) == 0x3f800000
	gfx1201.regPA_CL_GB_VERT_CLIP_ADJ(3@0x800000b2ae84) == 0x40d92c60
	gfx1201.regPA_CL_GB_VERT_DISC_ADJ(3@0x800000b2ae8c) == 0x3f800000
	gfx1201.regPA_CL_NANINF_CNTL(3@0x800000b2a618) == 0x0
		VTE_XY_INF_DISCARD[0:0] == 0x0
		VTE_Z_INF_DISCARD[1:1] == 0x0
		VTE_W_INF_DISCARD[2:2] == 0x0
		VTE_0XNANINF_IS_0[3:3] == 0x0
		VTE_XY_NAN_RETAIN[4:4] == 0x0
		VTE_Z_NAN_RETAIN[5:5] == 0x0
		VTE_W_NAN_RETAIN[6:6] == 0x0
		VTE_W_RECIP_NAN_IS_0[7:7] == 0x0
		VS_XY_NAN_TO_INF[8:8] == 0x0
		VS_XY_INF_RETAIN[9:9] == 0x0
		VS_Z_NAN_TO_INF[10:10] == 0x0
		VS_Z_INF_RETAIN[11:11] == 0x0
		VS_W_NAN_TO_INF[12:12] == 0x0
		VS_W_INF_RETAIN[13:13] == 0x0
		VS_CLIP_DIST_INF_DISCARD[14:14] == 0x0
		VTE_NO_OUTPUT_NEG_0[20:20] == 0x0
	gfx1201.regPA_CL_NGG_CNTL(3@0x800000b2a814) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1201.regPA_CL_POINT_CULL_RAD(3@0x800000b2a610) == 0x0
	gfx1201.regPA_CL_POINT_SIZE(3@0x800000b2a608) == 0x0
	gfx1201.regPA_CL_POINT_X_RAD(3@0x800000b2a5f8) == 0x0
	gfx1201.regPA_CL_POINT_Y_RAD(3@0x800000b2a600) == 0x0
	gfx1201.regPA_CL_UCP_0_W(3@0x800000b2ab0c) == 0x0
	gfx1201.regPA_CL_UCP_0_X(3@0x800000b2ab00) == 0x0
	gfx1201.regPA_CL_UCP_0_Y(3@0x800000b2ab04) == 0x0
	gfx1201.regPA_CL_UCP_0_Z(3@0x800000b2ab08) == 0x0
	gfx1201.regPA_CL_UCP_1_W(3@0x800000b2ab1c) == 0x0
	gfx1201.regPA_CL_UCP_1_X(3@0x800000b2ab10) == 0x0
	gfx1201.regPA_CL_UCP_1_Y(3@0x800000b2ab14) == 0x0
	gfx1201.regPA_CL_UCP_1_Z(3@0x800000b2ab18) == 0x0
	gfx1201.regPA_CL_UCP_2_W(3@0x800000b2ab2c) == 0x0
	gfx1201.regPA_CL_UCP_2_X(3@0x800000b2ab20) == 0x0
	gfx1201.regPA_CL_UCP_2_Y(3@0x800000b2ab24) == 0x0
	gfx1201.regPA_CL_UCP_2_Z(3@0x800000b2ab28) == 0x0
	gfx1201.regPA_CL_UCP_3_W(3@0x800000b2ab3c) == 0x0
	gfx1201.regPA_CL_UCP_3_X(3@0x800000b2ab30) == 0x0
	gfx1201.regPA_CL_UCP_3_Y(3@0x800000b2ab34) == 0x0
	gfx1201.regPA_CL_UCP_3_Z(3@0x800000b2ab38) == 0x0
	gfx1201.regPA_CL_UCP_4_W(3@0x800000b2ab4c) == 0x0
	gfx1201.regPA_CL_UCP_4_X(3@0x800000b2ab40) == 0x0
	gfx1201.regPA_CL_UCP_4_Y(3@0x800000b2ab44) == 0x0
	gfx1201.regPA_CL_UCP_4_Z(3@0x800000b2ab48) == 0x0
	gfx1201.regPA_CL_UCP_5_W(3@0x800000b2ab5c) == 0x0
	gfx1201.regPA_CL_UCP_5_X(3@0x800000b2ab50) == 0x0
	gfx1201.regPA_CL_UCP_5_Y(3@0x800000b2ab54) == 0x0
	gfx1201.regPA_CL_UCP_5_Z(3@0x800000b2ab58) == 0x0
	gfx1201.regPA_CL_VPORT_XOFFSET(3@0x800000b2aec0) == 0x43c80000
	gfx1201.regPA_CL_VPORT_XSCALE(3@0x800000b2aebc) == 0x43c80000
	gfx1201.regPA_CL_VPORT_YOFFSET(3@0x800000b2aec8) == 0x43960000
	gfx1201.regPA_CL_VPORT_YSCALE(3@0x800000b2aec4) == 0xc3960000
	gfx1201.regPA_CL_VPORT_ZOFFSET(3@0x800000b2aed0) == 0x3f000000
	gfx1201.regPA_CL_VPORT_ZSCALE(3@0x800000b2aecc) == 0x3f000000
	gfx1201.regPA_CL_VRS_CNTL(3@0x800000b2a7a0) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
		SAMPLE_COVERAGE_ENCODING[15:15] == 0x0
	gfx1201.regPA_CL_VS_OUT_CNTL(3@0x800000b2aaf0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1201.regPA_CL_VTE_CNTL(3@0x800000b2ae14) == 0x43f
		VPORT_X_SCALE_ENA[0:0] == 0x1
		VPORT_X_OFFSET_ENA[1:1] == 0x1
		VPORT_Y_SCALE_ENA[2:2] == 0x1
		VPORT_Y_OFFSET_ENA[3:3] == 0x1
		VPORT_Z_SCALE_ENA[4:4] == 0x1
		VPORT_Z_OFFSET_ENA[5:5] == 0x1
		VTX_XY_FMT[8:8] == 0x0
		VTX_Z_FMT[9:9] == 0x0
		VTX_W0_FMT[10:10] == 0x1
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1201.regPA_SC_AA_CONFIG(3@0x800000b2aa80) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		PS_ITER_SAMPLES[30:31] == 0x0
	gfx1201.regPA_SC_AA_MASK_X0Y0_X1Y0(3@0x800000b2aaa0) == 0xffffffff
		AA_MASK_X0Y0[0:15] == 0xffff
		AA_MASK_X1Y0[16:31] == 0xffff
	gfx1201.regPA_SC_AA_MASK_X0Y1_X1Y1(3@0x800000b2aaa4) == 0xffffffff
		AA_MASK_X0Y1[0:15] == 0xffff
		AA_MASK_X1Y1[16:31] == 0xffff
	gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(3@0x800000b2aa14) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(3@0x800000b2aa24) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(3@0x800000b2aa1c) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(3@0x800000b2aa2c) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1201.regPA_SC_BINNER_CNTL_0(3@0x800000b2ae68) == 0x11fc0130
		BINNING_MODE[0:1] == 0x0
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x3
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
		RESERVED_31[31:31] == 0x0
	gfx1201.regPA_SC_BINNER_CNTL_1(3@0x800000b2a6a8) == 0x1ff00fe
		MAX_ALLOC_COUNT[0:15] == 0xfe
		MAX_PRIM_PER_BATCH[16:31] == 0x1ff
	gfx1201.regPA_SC_BINNER_CNTL_2(3@0x800000b2a6b0) == 0x800000
		BIN_SIZE_X_MULT_BY_1P5X[0:0] == 0x0
		BIN_SIZE_Y_MULT_BY_1P5X[1:1] == 0x0
		ENABLE_LIGHT_VOLUME_RENDERING_OPTIMIZATION[2:2] == 0x0
		DUAL_LIGHT_SHAFT_IN_DRAW[3:3] == 0x0
		RESERVED_LIGHT_SHAFT_DRAW_CALL_LIMIT[4:6] == 0x0
		CONTEXT_DONE_EVENTS_PER_BIN[7:10] == 0x0
		ZPP_ENABLED[11:11] == 0x0
		ZPP_OPTIMIZATION_ENABLED[12:12] == 0x0
		ZPP_AREA_THRESHOLD[13:20] == 0x0
		DISABLE_NOPCEXPORT_BREAKBATCH_CONDITION[21:21] == 0x0
		SBB_ENABLE[22:22] == 0x0
		ENABLE_PING_PONG_BIN_ORDER[23:23] == 0x1
		PING_PONG_BIN_ORDER_FLIP[24:25] == 0x0
		LIGHT_SHAFT_DRAW_CALL_LIMIT[26:30] == 0x0
	gfx1201.regPA_SC_BINNER_OUTPUT_TIMEOUT_COUNTER(3@0x800000b2a6a0) == 0x800
	gfx1201.regPA_SC_CENTROID_PRIORITY_0(3@0x800000b2aa04) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1201.regPA_SC_CENTROID_PRIORITY_1(3@0x800000b2aa0c) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1201.regPA_SC_CLIPRECT_RULE(3@0x800000b2abdc) == 0xffff
	gfx1201.regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL(3@0x800000b2a7a8) == 0x100000
		OVER_RAST_ENABLE[0:0] == 0x0
		OVER_RAST_SAMPLE_SELECT[1:4] == 0x0
		UNDER_RAST_ENABLE[5:5] == 0x0
		UNDER_RAST_SAMPLE_SELECT[6:9] == 0x0
		PBB_UNCERTAINTY_REGION_ENABLE[10:10] == 0x0
		ZMM_TRI_EXTENT[11:11] == 0x0
		ZMM_TRI_OFFSET[12:12] == 0x0
		OVERRIDE_OVER_RAST_INNER_TO_NORMAL[13:13] == 0x0
		OVERRIDE_UNDER_RAST_INNER_TO_NORMAL[14:14] == 0x0
		DEGENERATE_OVERRIDE_INNER_TO_NORMAL_DISABLE[15:15] == 0x0
		UNCERTAINTY_REGION_MODE[16:17] == 0x0
		OUTER_UNCERTAINTY_EDGERULE_OVERRIDE[18:18] == 0x0
		INNER_UNCERTAINTY_EDGERULE_OVERRIDE[19:19] == 0x0
		NULL_SQUAD_AA_MASK_ENABLE[20:20] == 0x1
		COVERAGE_AA_MASK_ENABLE[21:21] == 0x0
		PREZ_AA_MASK_ENABLE[22:22] == 0x0
		POSTZ_AA_MASK_ENABLE[23:23] == 0x0
		CENTROID_SAMPLE_OVERRIDE[24:24] == 0x0
		UNCERTAINTY_REGION_MULT[25:26] == 0x0
		UNCERTAINTY_REGION_PBB_MULT[27:28] == 0x0
	gfx1201.regPA_SC_EDGERULE(3@0x800000b2a81c) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1201.regPA_SC_GENERIC_SCISSOR_BR(3@0x800000b2a5c0) == 0xffffffff
		BR_X[0:15] == 0xffff
		BR_Y[16:31] == 0xffff
	gfx1201.regPA_SC_GENERIC_SCISSOR_TL(3@0x800000b2a5b8) == 0x0
		TL_X[0:15] == 0x0
		TL_Y[16:31] == 0x0
	gfx1201.regPA_SC_HISZ_CONTROL(3@0x800000b2a8f4) == 0x2
		ROUND[0:2] == 0x2
		CONSERVATIVE_Z_EXPORT[3:4] == 0x0
	gfx1201.regPA_SC_HISZ_RENDER_OVERRIDE(3@0x800000b2a698) == 0x0
		FORCE_HIZ_ENABLE[0:1] == 0x0
		FORCE_HIS_ENABLE[2:3] == 0x0
		FAST_Z_DISABLE[4:4] == 0x0
		FAST_STENCIL_DISABLE[5:5] == 0x0
		FORCE_FULL_Z_RANGE[6:7] == 0x0
		DISABLE_TILE_RATE_TILES[8:8] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[9:9] == 0x0
		PRESERVE_ZRANGE[10:10] == 0x0
		DISABLE_FAST_PASS[11:11] == 0x0
		DISABLE_SINGLE_STENCIL[12:12] == 0x0
	gfx1201.regPA_SC_HIS_INFO(3@0x800000b2a9f0) == 0x0
		SURFACE_ENABLE[0:0] == 0x0
		SW_MODE[1:3] == 0x0
	gfx1201.regPA_SC_HIZ_INFO(3@0x800000b2a9e8) == 0x0
		SURFACE_ENABLE[0:0] == 0x0
		FORMAT[1:1] == 0x0
		SW_MODE[2:4] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[25:25] == 0x0
	gfx1201.regPA_SC_LINE_CNTL(3@0x800000b2aa78) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1201.regPA_SC_LINE_STIPPLE_STATE(3@0x800000b2a764) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1201.regPA_SC_MODE_CNTL_0(3@0x800000b2a804) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
		IMPLICIT_VPORT_SCISSOR_ENABLE[7:7] == 0x0
	gfx1201.regPA_SC_MODE_CNTL_1(3@0x800000b2aa90) == 0x60201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x0
		DISABLE_4X_TILE_PICKING[31:31] == 0x0
	gfx1201.regPA_SC_NGG_MODE_CNTL(3@0x800000b2a6b8) == 0x40
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x40
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1201.regPA_SC_SAMPLE_PROPERTIES(3@0x800000b2aa34) == 0x0
	gfx1201.regPA_SC_SCREEN_EXTENT_CONTROL(3@0x800000b2a5c8) == 0x0
		SLICE_EVEN_ENABLE[0:1] == 0x0
		SLICE_ODD_ENABLE[2:3] == 0x0
	gfx1201.regPA_SC_SCREEN_SCISSOR_BR(3@0x800000b2a5a8) == 0xffffffff
		BR_X[0:15] == 0xffff
		BR_Y[16:31] == 0xffff
	gfx1201.regPA_SC_SCREEN_SCISSOR_TL(3@0x800000b2a5a0) == 0x0
		TL_X[0:15] == 0x0
		TL_Y[16:31] == 0x0
	gfx1201.regPA_SC_SHADER_CONTROL(3@0x800000b2a6c0) == 0x1
		REALIGN_DQUADS_AFTER_N_WAVES[0:1] == 0x1
		LOAD_COLLISION_WAVEID[2:2] == 0x0
		LOAD_INTRAWAVE_COLLISION[3:3] == 0x0
		WAVE_BREAK_REGION_SIZE[5:6] == 0x0
		DISABLE_OREO_CONFLICT_QUAD[7:7] == 0x0
		PS_ITER_SAMPLE[8:8] == 0x0
	gfx1201.regPA_SC_TILE_STEERING_OVERRIDE(3@0x800000b2a5d0) == 0x0
		ENABLE[0:0] == 0x0
		NUM_SC[12:13] == 0x0
		NUM_RB_PER_SC[16:17] == 0x0
		NUM_PACKER_PER_SC[20:21] == 0x0
	gfx1201.regPA_SC_VPORT_SCISSOR_0_BR(3@0x800000b2aeb0) == 0x257031f
		BR_X[0:15] == 0x31f
		BR_Y[16:31] == 0x257
	gfx1201.regPA_SC_VPORT_SCISSOR_0_TL(3@0x800000b2aeac) == 0x0
		TL_X[0:15] == 0x0
		TL_Y[16:31] == 0x0
	gfx1201.regPA_SC_VPORT_ZMAX_0(3@0x800000b2aed8) == 0x3f800000
	gfx1201.regPA_SC_VPORT_ZMIN_0(3@0x800000b2aed4) == 0x0
	gfx1201.regPA_SC_VRS_INFO(3@0x800000b2a5d8) == 0x0
		RATE_SW_MODE[0:2] == 0x0
		FEEDBACK_SW_MODE[3:5] == 0x0
	gfx1201.regPA_SC_VRS_OVERRIDE_CNTL(3@0x800000b2ae58) == 0x0
		VRS_OVERRIDE_RATE_COMBINER_MODE[0:2] == 0x0
		VRS_RATE[4:7] == 0x0
		VRS_SURFACE_ENABLE[12:12] == 0x0
		RATE_HINT_WRITE_BACK_ENABLE[13:13] == 0x0
		VRS_FEEDBACK_RATE_OVERRIDE[14:14] == 0x0
	gfx1201.regPA_SC_WINDOW_SCISSOR_BR(3@0x800000b2a9f8) == 0x257031f
		BR_X[0:15] == 0x31f
		BR_Y[16:31] == 0x257
	gfx1201.regPA_SC_WINDOW_SCISSOR_TL(3@0x800000b2a5b0) == 0x0
		TL_X[0:15] == 0x0
		TL_Y[16:31] == 0x0
	gfx1201.regPA_STEREO_CNTL(3@0x800000b2a640) == 0x2
		STEREO_MODE[1:4] == 0x1
		RT_SLICE_MODE[5:7] == 0x0
		RT_SLICE_OFFSET[8:11] == 0x0
		VP_ID_MODE[16:18] == 0x0
		VP_ID_OFFSET[19:22] == 0x0
	gfx1201.regPA_SU_HARDWARE_SCREEN_OFFSET(3@0x800000b2ab8c) == 0x120018
		HW_SCREEN_OFFSET_X[0:11] == 0x18
		HW_SCREEN_OFFSET_Y[16:27] == 0x12
	gfx1201.regPA_SU_LINE_CNTL(3@0x800000b2add8) == 0x8
	gfx1201.regPA_SU_LINE_STIPPLE_CNTL(3@0x800000b2a620) == 0x0
		LINE_STIPPLE_RESET[0:1] == 0x0
		EXPAND_FULL_LENGTH[2:2] == 0x0
		FRACTIONAL_ACCUM[3:3] == 0x0
	gfx1201.regPA_SU_LINE_STIPPLE_SCALE(3@0x800000b2a628) == 0x0
	gfx1201.regPA_SU_LINE_STIPPLE_VALUE(3@0x800000b2a75c) == 0x0
	gfx1201.regPA_SU_OVER_RASTERIZATION_CNTL(3@0x800000b2a638) == 0x0
		DISCARD_0_AREA_TRIANGLES[0:0] == 0x0
		DISCARD_0_AREA_LINES[1:1] == 0x0
		DISCARD_0_AREA_POINTS[2:2] == 0x0
		DISCARD_0_AREA_RECTANGLES[3:3] == 0x0
		USE_PROVOKING_ZW[4:4] == 0x0
	gfx1201.regPA_SU_POINT_MINMAX(3@0x800000b2add0) == 0x80008
		MIN_SIZE[0:15] == 0x8
		MAX_SIZE[16:31] == 0x8
	gfx1201.regPA_SU_POINT_SIZE(3@0x800000b2adc8) == 0x80008
		HEIGHT[0:15] == 0x8
		WIDTH[16:31] == 0x8
	gfx1201.regPA_SU_PRIM_FILTER_CNTL(3@0x800000b2a790) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1201.regPA_SU_SC_MODE_CNTL(3@0x800000b2ade0) == 0x80242
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x1
		FACE[2:2] == 0x0
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
	gfx1201.regPA_SU_SMALL_PRIM_FILTER_CNTL(3@0x800000b2a630) == 0x41
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
		SC_1XMSAA_COMPATIBLE_DISABLE[6:6] == 0x1
	gfx1201.regPA_SU_VTX_CNTL(3@0x800000b2ae7c) == 0x3d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x7
	gfx1201.regSC_MEM_SPEC_READ(3@0x800000b2a598) == 0x15
		VRS_SPECULATIVE_READ[0:1] == 0x1
		HIZ_SPECULATIVE_READ[2:3] == 0x1
		HIS_SPECULATIVE_READ[4:5] == 0x1
	gfx1201.regSC_MEM_TEMPORAL(3@0x800000b2a590) == 0x0
		VRS_TEMPORAL_READ[0:2] == 0x0
		VRS_TEMPORAL_WRITE[3:5] == 0x0
		HIZ_TEMPORAL_READ[6:8] == 0x0
		HIZ_TEMPORAL_WRITE[9:11] == 0x0
		HIS_TEMPORAL_READ[12:14] == 0x0
		HIS_TEMPORAL_WRITE[15:17] == 0x0
	gfx1201.regSPI_ATTRIBUTE_RING_BASE(3@0x800000b2ac94) == 0x80000000
	gfx1201.regSPI_ATTRIBUTE_RING_SIZE(3@0x800000b2ac98) == 0x2000f
		MEM_SIZE[0:7] == 0xf
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1201.regSPI_BARYC_CNTL(3@0x800000b2a8d4) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1201.regSPI_BARYC_SSAA_CNTL(3@0x800000b2a5e8) == 0x4
		CENTER_SSAA_MODE[0:0] == 0x0
		CENTROID_SSAA_MODE[1:1] == 0x0
		COVERED_CENTROID_IS_CENTER[2:2] == 0x1
	gfx1201.regSPI_GRP_LAUNCH_GUARANTEE_CTRL(3@0x800000b2a774) == 0x1123
		NUM_MRT_THRESHOLD[0:2] == 0x3
		GFX_PENDING_THRESHOLD[3:5] == 0x4
		PRIORITY_LOST_THRESHOLD[6:9] == 0x4
		ALLOC_SUCCESS_THRESHOLD[10:13] == 0x4
		GFX_WAVE_THRESHOLD_HIGH[14:18] == 0x0
		CS_WAVE_THRESHOLD_HIGH[19:23] == 0x0
		CU_MASK_ROTATE_PERIODS[24:25] == 0x0
	gfx1201.regSPI_GRP_LAUNCH_GUARANTEE_ENABLE(3@0x800000b2a76c) == 0x8a4d
		ENABLE[0:0] == 0x1
		HS_ASSIST_EN[1:1] == 0x0
		GS_ASSIST_EN[2:2] == 0x1
		MRT_ASSIST_EN[3:3] == 0x1
		CS_GLG_DISABLE[4:4] == 0x0
		GFX_NUM_LOCK_WGP[5:7] == 0x2
		CS_NUM_LOCK_WGP[8:10] == 0x2
		LOCK_PERIOD[11:14] == 0x1
		LOCK_MAINT_COUNT[15:17] == 0x1
	gfx1201.regSPI_GS_THROTTLE_CNTL1(3@0x800000b2ac8c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1201.regSPI_GS_THROTTLE_CNTL2(3@0x800000b2ac90) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1201.regSPI_INTERP_CONTROL_0(3@0x800000b2a7e4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1201.regSPI_PS_INPUT_ADDR(3@0x800000b2a8e4) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1201.regSPI_PS_INPUT_CNTL_0(3@0x800000b2aee4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1201.regSPI_PS_INPUT_ENA(3@0x800000b2ae4c) == 0x2
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x0
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
		COVERAGE_TO_SHADER_SELECT[16:17] == 0x0
	gfx1201.regSPI_PS_IN_CONTROL(3@0x800000b2a8bc) == 0x0
		PARAM_GEN[6:6] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1201.regSPI_SHADER_COL_FORMAT(3@0x800000b2a8cc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1201.regSPI_SHADER_GS_OUT_CONFIG_PS(3@0x800000b2af48) == 0x800
		VS_EXPORT_COUNT[0:4] == 0x0
		PRIM_EXPORT_COUNT[5:9] == 0x0
		NO_PC_EXPORT[10:10] == 0x0
		NUM_INTERP[11:16] == 0x1
		NUM_PRIM_INTERP[17:21] == 0x0
	gfx1201.regSPI_SHADER_IDX_FORMAT(3@0x800000b2a798) == 0x1
	gfx1201.regSPI_SHADER_PGM_HI_ES(3@0x800000b2a4ec) == 0x80
	gfx1201.regSPI_SHADER_PGM_HI_GS(3@0x800000b2ad04) == 0x0
	gfx1201.regSPI_SHADER_PGM_HI_HS(3@0x800000b2acf4) == 0x0
	gfx1201.regSPI_SHADER_PGM_HI_LS(3@0x800000b2a51c) == 0x80
	gfx1201.regSPI_SHADER_PGM_HI_PS(3@0x800000b2ae30) == 0x80
	gfx1201.regSPI_SHADER_PGM_LO_ES(3@0x800000b2adf8) == 0xe000
	gfx1201.regSPI_SHADER_PGM_LO_GS(3@0x800000b2acfc) == 0x0
	gfx1201.regSPI_SHADER_PGM_LO_HS(3@0x800000b2acec) == 0x0
	gfx1201.regSPI_SHADER_PGM_LO_PS(3@0x800000b2ae28) == 0x1200a
	gfx1201.regSPI_SHADER_PGM_RSRC1_GS(3@0x800000b2ae00) == 0xc0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		WG_RR_EN[21:21] == 0x0
		DEBUG_MODE[22:22] == 0x0
		DISABLE_PERF[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		CDBG_USER[28:28] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x0
		FP16_OVFL[31:31] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC1_PS(3@0x800000b2ae38) == 0xc0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		WG_RR_EN[21:21] == 0x0
		DEBUG_MODE[22:22] == 0x0
		DISABLE_PERF[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		CDBG_USER[28:28] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC2_GS(3@0x800000b2ae08) == 0x400028
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x14
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x8
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC2_PS(3@0x800000b2ae40) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC3_GS(3@0x800000b2a4f4) == 0xfffffdfd
	gfx1201.regSPI_SHADER_PGM_RSRC3_HS(3@0x800000b2a524) == 0xffffffff
	gfx1201.regSPI_SHADER_PGM_RSRC3_PS(3@0x800000b2a4bc) == 0xffff
	gfx1201.regSPI_SHADER_PGM_RSRC4_GS(3@0x800000b2af20) == 0x8ff0bff
		WAVE_LIMIT[0:9] == 0x3ff
		GLG_EN_OVERRIDE[10:10] == 0x0
		GLG_FORCE_DISABLE[11:11] == 0x1
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x7f
		INST_PREF_SIZE[23:30] == 0x11
		IMAGE_OP[31:31] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC4_PS(3@0x800000b2ae20) == 0x407ff
		WAVE_LIMIT[0:9] == 0x3ff
		LDS_GROUP_SIZE[10:11] == 0x1
		INST_PREF_SIZE[16:23] == 0x4
		IMAGE_OP[31:31] == 0x0
	gfx1201.regSPI_SHADER_POS_FORMAT(3@0x800000b2a870) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1201.regSPI_SHADER_REQ_CTRL_PS(3@0x800000b2a4c4) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_0(3@0x800000b2a4fc) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_1(3@0x800000b2a504) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_2(3@0x800000b2a50c) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_3(3@0x800000b2a514) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_0(3@0x800000b2a52c) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_1(3@0x800000b2a534) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_2(3@0x800000b2a53c) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_3(3@0x800000b2a544) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_PS_0(3@0x800000b2a4cc) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_PS_1(3@0x800000b2a4d4) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_PS_2(3@0x800000b2a4dc) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_PS_3(3@0x800000b2a4e4) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_GS_0(3@0x800000b2ad1c) == 0x14c0400
	gfx1201.regSPI_SHADER_USER_DATA_GS_12(3@0x800000b2aefc) == 0xc00000
	gfx1201.regSPI_SHADER_USER_DATA_GS_13(3@0x800000b2af00) == 0xc8001
	gfx1201.regSPI_SHADER_USER_DATA_GS_14(3@0x800000b2af04) == 0x23280
	gfx1201.regSPI_SHADER_USER_DATA_GS_15(3@0x800000b2af08) == 0x1003c3ac
	gfx1201.regSPI_SHADER_USER_DATA_GS_16(3@0x800000b2af0c) == 0x1000000
	gfx1201.regSPI_SHADER_USER_DATA_GS_17(3@0x800000b2af10) == 0xc8001
	gfx1201.regSPI_SHADER_USER_DATA_GS_18(3@0x800000b2af14) == 0x23280
	gfx1201.regSPI_SHADER_USER_DATA_GS_19(3@0x800000b2af18) == 0x1003c3ac
	gfx1201.regSPI_SHADER_USER_DATA_GS_2(3@0x800000b2af28) == 0x14a9580
	gfx1201.regSPI_SHADER_USER_DATA_GS_3(3@0x800000b2af30) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_GS_4(3@0x800000b2af58) == 0xc00001
	gfx1201.regSPI_SHADER_USER_DATA_GS_5(3@0x800000b2af60) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_GS_8(3@0x800000b2af50) == 0x14c0540
	gfx1201.regSPI_SHADER_USER_DATA_GS_9(3@0x800000b2af40) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_HS_0(3@0x800000b2ad24) == 0x14c0400
	gfx1201.regSPI_SHADER_USER_DATA_PS_0(3@0x800000b2ad14) == 0x14c0400
	gfx1201.regSPI_SHADER_USER_DATA_PS_2(3@0x800000b2af38) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_PS_3(3@0x800000b2ace4) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_PS_4(3@0x800000b2accc) == 0x0
	gfx1201.regSPI_SHADER_Z_FORMAT(3@0x800000b2a8c4) == 0x0
	gfx1201.regSX_BLEND_OPT_CONTROL(3@0x800000b2aac4) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1201.regSX_BLEND_OPT_EPSILON(3@0x800000b2aabc) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1201.regSX_MRT0_BLEND_OPT(3@0x800000b2adb4) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1201.regSX_PS_DOWNCONVERT(3@0x800000b2aab4) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1201.regSX_PS_DOWNCONVERT_CONTROL(3@0x800000b2a5f0) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1201.regTA_BC_BASE_ADDR(3@0x800000b2a578) == 0x1000300
	gfx1201.regTA_BC_BASE_ADDR_HI(3@0x800000b2a580) == 0x80
	gfx1201.regTA_CS_BC_BASE_ADDR(3@0x800000b2a418) == 0x1000300
	gfx1201.regTA_CS_BC_BASE_ADDR_HI(3@0x800000b2a420) == 0x80
	gfx1201.regVGT_DRAW_PAYLOAD_CNTL(3@0x800000b2a678) == 0x0
		EN_REG_RT_INDEX[1:1] == 0x0
		EN_PRIM_PAYLOAD[3:3] == 0x0
		EN_DRAW_VP[4:4] == 0x0
		UNUSED[5:5] == 0x0
		EN_VRS_RATE[6:6] == 0x0
	gfx1201.regVGT_GS_INSTANCE_CNT(3@0x800000b2a868) == 0x0
		ENABLE[0:0] == 0x0
		CNT[2:7] == 0x0
		EN_MAX_VERT_OUT_PER_GS_INSTANCE[31:31] == 0x0
	gfx1201.regVGT_GS_MAX_VERT_OUT(3@0x800000b2a860) == 0x1
	gfx1201.regVGT_GS_OUT_PRIM_TYPE(3@0x800000b2ad9c) == 0x2
	gfx1201.regVGT_HOS_MAX_TESS_LEVEL(3@0x800000b2a648) == 0x42800000
	gfx1201.regVGT_HOS_MIN_TESS_LEVEL(3@0x800000b2a650) == 0x0
	gfx1201.regVGT_INSTANCE_BASE_ID(3@0x800000b2a734) == 0x0
	gfx1201.regVGT_PRIMITIVEID_EN(3@0x800000b2a888) == 0x0
	gfx1201.regVGT_PRIMITIVEID_RESET(3@0x800000b2a74c) == 0x0
	gfx1201.regVGT_PRIMITIVE_TYPE(3@0x800000b2aef0) == 0x4
		PRIM_TYPE[0:5] == 0x4
		NUM_INPUT_CP[6:11] == 0x0
		PRIMS_PER_SUBGROUP[12:20] == 0x0
	gfx1201.regVGT_REUSE_OFF(3@0x800000b2a670) == 0x0
	gfx1201.regVGT_SHADER_STAGES_EN(3@0x800000b2abec) == 0x0
		HS_EN[2:2] == 0x0
		GS_EN[5:5] == 0x0
		GS_FAST_LAUNCH[19:19] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1201.regVGT_STRMOUT_DRAW_OPAQUE_OFFSET(3@0x800000b2a688) == 0x0
	gfx1201.regVGT_TESS_DISTRIBUTION(3@0x800000b2a690) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[3@0x800001200a00 + 0x0   ] = 0xbe80017e		s_mov_b64 s[0:1], exec                                     	
    pgm[3@0x800001200a00 + 0x4   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[3@0x800001200a00 + 0x8   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[3@0x800001200a00 + 0xc   ] = 0xce8f0005		ds_param_load v5, attr0.x wait_va_vdst:15 wait_vm_vsrc:1   	
    pgm[3@0x800001200a00 + 0x10  ] = 0xce8f0106		ds_param_load v6, attr0.y wait_va_vdst:15 wait_vm_vsrc:1   	
    pgm[3@0x800001200a00 + 0x14  ] = 0xce8f0207		ds_param_load v7, attr0.z wait_va_vdst:15 wait_vm_vsrc:1   	
    pgm[3@0x800001200a00 + 0x18  ] = 0xbefe0100		s_mov_b64 exec, s[0:1]                                     	
    pgm[3@0x800001200a00 + 0x1c  ] = 0xcd000000		v_interp_p10_f32 v0, v7, v2, v7 wait_exp:0                 	
    pgm[3@0x800001200a00 + 0x20  ] = 0x041e0507	;;                                                          	
    pgm[3@0x800001200a00 + 0x24  ] = 0xcd000701		v_interp_p10_f32 v1, v6, v2, v6 wait_exp:7                 	
    pgm[3@0x800001200a00 + 0x28  ] = 0x041a0506	;;                                                          	
    pgm[3@0x800001200a00 + 0x2c  ] = 0xcd000702		v_interp_p10_f32 v2, v5, v2, v5 wait_exp:7                 	
    pgm[3@0x800001200a00 + 0x30  ] = 0x04160505	;;                                                          	
    pgm[3@0x800001200a00 + 0x34  ] = 0xbe8000ff		s_mov_b32 s0, 0x3e23d70b                                   	
    pgm[3@0x800001200a00 + 0x38  ] = 0x3e23d70b	;;                                                          	
    pgm[3@0x800001200a00 + 0x3c  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[3@0x800001200a00 + 0x40  ] = 0xcd010700		v_interp_p2_f32 v0, v7, v3, v0 wait_exp:7                  	
    pgm[3@0x800001200a00 + 0x44  ] = 0x04020707	;;                                                          	
    pgm[3@0x800001200a00 + 0x48  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v3, v1 wait_exp:7                  	
    pgm[3@0x800001200a00 + 0x4c  ] = 0x04060706	;;                                                          	
    pgm[3@0x800001200a00 + 0x50  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[3@0x800001200a00 + 0x54  ] = 0xcd010702		v_interp_p2_f32 v2, v5, v3, v2 wait_exp:7                  	
    pgm[3@0x800001200a00 + 0x58  ] = 0x040a0705	;;                                                          	
    pgm[3@0x800001200a00 + 0x5c  ] = 0x10080100		v_mul_f32_e32 v4, v0, v0                                   	
    pgm[3@0x800001200a00 + 0x60  ] = 0xbf870191		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[3@0x800001200a00 + 0x64  ] = 0x56080301		v_fmac_f32_e32 v4, v1, v1                                  	
    pgm[3@0x800001200a00 + 0x68  ] = 0x06020302		v_add_f32_e32 v1, v2, v1                                   	
    pgm[3@0x800001200a00 + 0x6c  ] = 0xbf870092		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[3@0x800001200a00 + 0x70  ] = 0x56080502		v_fmac_f32_e32 v4, v2, v2                                  	
    pgm[3@0x800001200a00 + 0x74  ] = 0x7e065d04		v_rsq_f32_e32 v3, v4                                       	
    pgm[3@0x800001200a00 + 0x78  ] = 0xbf870195		s_delay_alu instid0(TRANS32_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[3@0x800001200a00 + 0x7c  ] = 0x10000700		v_mul_f32_e32 v0, v0, v3                                   	
    pgm[3@0x800001200a00 + 0x80  ] = 0x10020303		v_mul_f32_e32 v1, v3, v1                                   	
    pgm[3@0x800001200a00 + 0x84  ] = 0xbf870122		s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2)	
    pgm[3@0x800001200a00 + 0x88  ] = 0x100400ff		v_mul_f32_e32 v2, 0x3f5105f1, v0                           	
    pgm[3@0x800001200a00 + 0x8c  ] = 0x3f5105f1	;;                                                          	
    pgm[3@0x800001200a00 + 0x90  ] = 0x100000ff		v_mul_f32_e32 v0, 0x3eaaaaab, v0                           	
    pgm[3@0x800001200a00 + 0x94  ] = 0x3eaaaaab	;;                                                          	
    pgm[3@0x800001200a00 + 0x98  ] = 0x58040501		v_fmamk_f32 v2, v1, 0x3ed105e0, v2                         	
    pgm[3@0x800001200a00 + 0x9c  ] = 0x3ed105e0	;;                                                          	
    pgm[3@0x800001200a00 + 0xa0  ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[3@0x800001200a00 + 0xa4  ] = 0x58000101		v_fmamk_f32 v0, v1, 0x3f2aaaab, v0                         	
    pgm[3@0x800001200a00 + 0xa8  ] = 0x3f2aaaab	;;                                                          	
    pgm[3@0x800001200a00 + 0xac  ] = 0x2c040480		v_max_num_f32_e32 v2, 0, v2                                	
    pgm[3@0x800001200a00 + 0xb0  ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[3@0x800001200a00 + 0xb4  ] = 0x2c020080		v_max_num_f32_e32 v1, 0, v0                                	
    pgm[3@0x800001200a00 + 0xb8  ] = 0x7e044f02		v_log_f32_e32 v2, v2                                       	
    pgm[3@0x800001200a00 + 0xbc  ] = 0xbf870095		s_delay_alu instid0(TRANS32_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[3@0x800001200a00 + 0xc0  ] = 0x100404ff		v_mul_f32_e32 v2, 0x42c80000, v2                           	
    pgm[3@0x800001200a00 + 0xc4  ] = 0x42c80000	;;                                                          	
    pgm[3@0x800001200a00 + 0xc8  ] = 0x7e044b02		v_exp_f32_e32 v2, v2                                       	
    pgm[3@0x800001200a00 + 0xcc  ] = 0xbf870125		s_delay_alu instid0(TRANS32_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_2)	
    pgm[3@0x800001200a00 + 0xd0  ] = 0x5a000400		v_fmaak_f32 v0, s0, v2, 0x3dcccccd                         	
    pgm[3@0x800001200a00 + 0xd4  ] = 0x3dcccccd	;;                                                          	
    pgm[3@0x800001200a00 + 0xd8  ] = 0x060404f2		v_add_f32_e32 v2, 1.0, v2                                  	
    pgm[3@0x800001200a00 + 0xdc  ] = 0x58000101		v_fmamk_f32 v0, v1, 0x3f4ccccd, v0                         	
    pgm[3@0x800001200a00 + 0xe0  ] = 0x3f4ccccd	;;                                                          	
    pgm[3@0x800001200a00 + 0xe4  ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[3@0x800001200a00 + 0xe8  ] = 0x06060302		v_add_f32_e32 v3, v2, v1                                   	
    pgm[3@0x800001200a00 + 0xec  ] = 0x7e020300		v_mov_b32_e32 v1, v0                                       	
    pgm[3@0x800001200a00 + 0xf0  ] = 0x7e040300		v_mov_b32_e32 v2, v0                                       	
    pgm[3@0x800001200a00 + 0xf4  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[3@0x800001200a00 + 0xf8  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[3@0x800001200a00 + 0xfc  ] = 0xf8000803		export mrt0 v0, v1, off, off done                          	
    pgm[3@0x800001200a00 + 0x100 ] = 0x00000100	;;                                                          	
    pgm[3@0x800001200a00 + 0x104 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[3@0x800001200a00 + 0x108 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x3@[0x800000b2a400 + 0xb68] at 0x3@0x800000e00000, type ES (5), size 1912
Shader registers (unfiltered):
	gfx1201.regCB_BLEND0_CONTROL(3@0x800000b2adac) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1201.regCB_BLEND_ALPHA(3@0x800000b2aae0) == 0x0
	gfx1201.regCB_BLEND_BLUE(3@0x800000b2aadc) == 0x0
	gfx1201.regCB_BLEND_GREEN(3@0x800000b2aad8) == 0x0
	gfx1201.regCB_BLEND_RED(3@0x800000b2aad4) == 0x0
	gfx1201.regCB_COLOR0_ATTRIB(3@0x800000b2a918) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[3:3] == 0x0
	gfx1201.regCB_COLOR0_ATTRIB2(3@0x800000b2a928) == 0x31f0257
		MIP0_HEIGHT[0:15] == 0x257
		MIP0_WIDTH[16:31] == 0x31f
	gfx1201.regCB_COLOR0_ATTRIB3(3@0x800000b2a930) == 0x1018000
		MIP0_DEPTH[0:13] == 0x0
		COLOR_SW_MODE[15:17] == 0x3
		MAX_MIP[19:23] == 0x0
		RESOURCE_TYPE[24:25] == 0x1
		SPECULATIVE_READ[26:27] == 0x0
	gfx1201.regCB_COLOR0_BASE(3@0x800000b2a900) == 0x1012000
	gfx1201.regCB_COLOR0_BASE_EXT(3@0x800000b2a938) == 0xffff80
	gfx1201.regCB_COLOR0_FDCC_CONTROL(3@0x800000b2a920) == 0x10000024
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:2] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
		COMPRESSION_MODE[26:27] == 0x0
		ENABLE_MAX_COMP_FRAG_OVERRIDE[28:28] == 0x1
		MAX_COMP_FRAGS[29:30] == 0x0
	gfx1201.regCB_COLOR0_INFO(3@0x800000b2a940) == 0x2880a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x1
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR0_VIEW(3@0x800000b2a908) == 0x0
		SLICE_START[0:13] == 0x0
		SLICE_MAX[14:27] == 0x0
	gfx1201.regCB_COLOR0_VIEW2(3@0x800000b2a910) == 0x0
	gfx1201.regCB_COLOR1_INFO(3@0x800000b2a948) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR2_INFO(3@0x800000b2a950) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR3_INFO(3@0x800000b2a958) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR4_INFO(3@0x800000b2a960) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR5_INFO(3@0x800000b2a968) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR6_INFO(3@0x800000b2a970) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR7_INFO(3@0x800000b2a978) == 0x0
		FORMAT[0:4] == 0x0
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x0
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x0
		ROUND_MODE[18:18] == 0x0
		DISABLE_WA_FOR_PARTIAL_TARGET_MASK_ALL[19:19] == 0x0
	gfx1201.regCB_COLOR_CONTROL(3@0x800000b2adbc) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1201.regCB_MEM0_INFO(3@0x800000b2a6c8) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM1_INFO(3@0x800000b2a6d0) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM2_INFO(3@0x800000b2a6d8) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM3_INFO(3@0x800000b2a6e0) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM4_INFO(3@0x800000b2a6e8) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM5_INFO(3@0x800000b2a6f0) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM6_INFO(3@0x800000b2a6f8) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_MEM7_INFO(3@0x800000b2a700) == 0x24
		TEMPORAL_READ[0:2] == 0x4
		TEMPORAL_WRITE[3:5] == 0x4
	gfx1201.regCB_RMI_GL2_CACHE_CONTROL(3@0x800000b2a5e0) == 0x800004
		COLOR_WR_POLICY[2:3] == 0x1
		COLOR_RD_POLICY[22:23] == 0x2
		COLOR_L3_BYPASS[27:27] == 0x0
	gfx1201.regCB_SHADER_MASK(3@0x800000b2a8ec) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1201.regCB_TARGET_MASK(3@0x800000b2aaac) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1201.regCOMPUTE_DESTINATION_EN_SE0(3@0x800000b2a44c) == 0xffffffff
	gfx1201.regCOMPUTE_DESTINATION_EN_SE1(3@0x800000b2a454) == 0xffffffff
	gfx1201.regCOMPUTE_DESTINATION_EN_SE2(3@0x800000b2a45c) == 0xffffffff
	gfx1201.regCOMPUTE_DESTINATION_EN_SE3(3@0x800000b2a464) == 0xffffffff
	gfx1201.regCOMPUTE_DISPATCH_PKT_ADDR_HI(3@0x800000b2a444) == 0x0
	gfx1201.regCOMPUTE_DISPATCH_PKT_ADDR_LO(3@0x800000b2a43c) == 0x0
	gfx1201.regCOMPUTE_DISPATCH_TUNNEL(3@0x800000b2a4b4) == 0x0
	gfx1201.regCOMPUTE_PERFCOUNT_ENABLE(3@0x800000b2a42c) == 0x0
	gfx1201.regCOMPUTE_PGM_HI(3@0x800000b2a434) == 0x80
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE4(3@0x800000b2a494) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE5(3@0x800000b2a49c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE6(3@0x800000b2a4a4) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE7(3@0x800000b2a4ac) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_STATIC_THREAD_MGMT_SE8(3@0x800000b2a46c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1201.regCOMPUTE_USER_ACCUM_0(3@0x800000b2a474) == 0x0
	gfx1201.regCOMPUTE_USER_ACCUM_1(3@0x800000b2a47c) == 0x0
	gfx1201.regCOMPUTE_USER_ACCUM_2(3@0x800000b2a484) == 0x0
	gfx1201.regCOMPUTE_USER_ACCUM_3(3@0x800000b2a48c) == 0x0
	gfx1201.regDB_ALPHA_TO_MASK(3@0x800000b2ada4) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1201.regDB_COUNT_CONTROL(3@0x800000b2aa50) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1201.regDB_DEPTH_CONTROL(3@0x800000b2adec) == 0x36
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x1
		Z_WRITE_ENABLE[2:2] == 0x1
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x3
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		RESERVED_FIELD_30[30:30] == 0x0
		RESERVED_FIELD_31[31:31] == 0x0
	gfx1201.regDB_DEPTH_SIZE_XY(3@0x800000b2a990) == 0x257031f
		X_MAX[0:15] == 0x31f
		Y_MAX[16:31] == 0x257
	gfx1201.regDB_DEPTH_VIEW(3@0x800000b2a980) == 0x0
		SLICE_START[0:13] == 0x0
		SLICE_MAX[16:29] == 0x0
	gfx1201.regDB_DEPTH_VIEW1(3@0x800000b2a988) == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:30] == 0x0
	gfx1201.regDB_EQAA(3@0x800000b2aa88) == 0x110000
		RESERVED_FIELD_1[0:2] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		RESERVED_FIELD_17[17:17] == 0x0
		RESERVED_FIELD_18[18:18] == 0x0
		RESERVED_FIELD_19[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		RESERVED_FIELD_21[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1201.regDB_GL1_INTERFACE_CONTROL(3@0x800000b2a558) == 0x0
		Z_SPECULATIVE_READ[0:1] == 0x0
		STENCIL_SPECULATIVE_READ[2:3] == 0x0
		Z_COMPRESSION_MODE[4:5] == 0x0
		STENCIL_COMPRESSION_MODE[6:7] == 0x0
		OCCLUSION_COMPRESSION_MODE[8:9] == 0x0
	gfx1201.regDB_HTILE_SURFACE(3@0x800000b2a680) == 0x0
		RESERVED_FIELD_1[0:0] == 0x0
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
	gfx1201.regDB_MEM_TEMPORAL(3@0x800000b2a560) == 0x924
		Z_TEMPORAL_READ[0:2] == 0x4
		Z_TEMPORAL_WRITE[3:5] == 0x4
		STENCIL_TEMPORAL_READ[6:8] == 0x4
		STENCIL_TEMPORAL_WRITE[9:11] == 0x4
		OCCLUSION_TEMPORAL_WRITE[12:14] == 0x0
	gfx1201.regDB_RENDER_CONTROL(3@0x800000b2aa40) == 0x10000
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		RESERVED_FIELD_1[2:2] == 0x0
		RESERVED_FIELD_2[3:3] == 0x0
		RESERVED_FIELD_4[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_STILES_IN_WAVE[20:23] == 0x0
	gfx1201.regDB_RENDER_OVERRIDE(3@0x800000b2a550) == 0x1000
		FORCE_HIZ_ENABLE[0:1] == 0x0
		FORCE_HIS_ENABLE0[2:3] == 0x0
		FORCE_HIS_ENABLE1[4:5] == 0x0
		FORCE_SHADER_Z_ORDER[6:6] == 0x0
		FAST_Z_DISABLE[7:7] == 0x0
		FAST_STENCIL_DISABLE[8:8] == 0x0
		NOOP_CULL_DISABLE[9:9] == 0x0
		FORCE_COLOR_KILL[10:10] == 0x0
		FORCE_Z_READ[11:11] == 0x0
		FORCE_STENCIL_READ[12:12] == 0x1
		FORCE_FULL_Z_RANGE[13:14] == 0x0
		FORCE_Z_ALLOC[15:15] == 0x0
		FORCE_Z_LIMIT_SUMM[19:20] == 0x0
		MAX_TILES_IN_DTT[21:25] == 0x0
		DISABLE_TILE_RATE_TILES[26:26] == 0x0
		FORCE_Z_DIRTY[27:27] == 0x0
		FORCE_STENCIL_DIRTY[28:28] == 0x0
		FORCE_Z_VALID[29:29] == 0x0
		FORCE_STENCIL_VALID[30:30] == 0x0
		PRESERVE_COMPRESSION[31:31] == 0x0
	gfx1201.regDB_RENDER_OVERRIDE2(3@0x800000b2aa48) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		RESERVED_FIELD_5[5:5] == 0x0
		RESERVED_FIELD_6[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		RESERVED_FIELD_1[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		FORCE_SUMM_Z_RANGE_TO_MAX[11:11] == 0x0
		FORCE_SUMM_STENCIL_RANGE_TO_MAX[12:12] == 0x0
		RESERVED_FIELD_2[13:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1201.regDB_SHADER_CONTROL(3@0x800000b2aa58) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1201.regDB_SPI_VRS_CENTER_LOCATION(3@0x800000b2a570) == 0x0
		CENTER_X_OFFSET_1X1[0:3] == 0x0
		CENTER_Y_OFFSET_1X1[4:7] == 0x0
		CENTER_X_OFFSET_2X1[8:11] == 0x0
		CENTER_Y_OFFSET_2X1[12:15] == 0x0
		CENTER_X_OFFSET_1X2[16:19] == 0x0
		CENTER_Y_OFFSET_1X2[20:23] == 0x0
		CENTER_X_OFFSET_2X2[24:27] == 0x0
		CENTER_Y_OFFSET_2X2[28:31] == 0x0
	gfx1201.regDB_STENCIL_INFO(3@0x800000b2a9a0) == 0x20000000
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		RESERVED_FIELD_2[9:10] == 0x0
		RESERVED_FIELD_11[11:11] == 0x0
		RESERVED_FIELD_12[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		RESERVED_FIELD_20[20:20] == 0x0
		RESERVED_FIELD_27[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x1
	gfx1201.regDB_STENCIL_OPVAL(3@0x800000b2a588) == 0x101
		OPVAL[0:7] == 0x1
		OPVAL_BF[8:15] == 0x1
	gfx1201.regDB_STENCIL_READ_BASE(3@0x800000b2a9c8) == 0x1006000
	gfx1201.regDB_STENCIL_READ_BASE_HI(3@0x800000b2a9d0) == 0xffff80
	gfx1201.regDB_STENCIL_REF(3@0x800000b2abd4) == 0x0
		TESTVAL[0:7] == 0x0
		TESTVAL_BF[8:15] == 0x0
	gfx1201.regDB_STENCIL_WRITE_BASE(3@0x800000b2a9d8) == 0x1006000
	gfx1201.regDB_STENCIL_WRITE_BASE_HI(3@0x800000b2a9e0) == 0xffff80
	gfx1201.regDB_VIEWPORT_CONTROL(3@0x800000b2a568) == 0x0
	gfx1201.regDB_Z_INFO(3@0x800000b2a998) == 0x33
		FORMAT[0:1] == 0x3
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x3
		RESERVED_FIELD_2[9:10] == 0x0
		RESERVED_FIELD_11[11:11] == 0x0
		RESERVED_FIELD_12[12:12] == 0x0
		RESERVED_FIELD_1[13:14] == 0x0
		MAXMIP[15:19] == 0x0
		RESERVED_FIELD_20[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		RESERVED_FIELD_27[27:27] == 0x0
		RESERVED_FIELD_28[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
	gfx1201.regDB_Z_READ_BASE(3@0x800000b2a9a8) == 0x1006000
	gfx1201.regDB_Z_READ_BASE_HI(3@0x800000b2a9b0) == 0xffff80
	gfx1201.regDB_Z_WRITE_BASE(3@0x800000b2a9b8) == 0x1006000
	gfx1201.regDB_Z_WRITE_BASE_HI(3@0x800000b2a9c0) == 0xffff80
	gfx1201.regGE_CNTL(3@0x800000b2abf8) == 0xa0010080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0x100
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x1
	gfx1201.regGE_GS_THROTTLE(3@0x800000b2a724) == 0x7f9a80e1
		T0[0:2] == 0x1
		T1[3:5] == 0x4
		T2[6:8] == 0x3
		STALL_CYCLES[9:15] == 0x40
		FACTOR1[16:18] == 0x2
		FACTOR2[19:21] == 0x3
		ENABLE_THROTTLE[22:22] == 0x0
		NUM_INIT_GRPS[23:30] == 0xff
	gfx1201.regGE_IA_ENHANCE(3@0x800000b2a660) == 0x0
	gfx1201.regGE_INDX_OFFSET(3@0x800000b2a714) == 0x0
	gfx1201.regGE_MAX_OUTPUT_PER_SUBGROUP(3@0x800000b2a850) == 0x80
	gfx1201.regGE_MAX_VTX_INDX(3@0x800000b2a72c) == 0xffffffff
	gfx1201.regGE_MIN_VTX_INDX(3@0x800000b2a70c) == 0x0
	gfx1201.regGE_MULTI_PRIM_IB_RESET_EN(3@0x800000b2a71c) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1201.regGE_NGG_SUBGRP_CNTL(3@0x800000b2a858) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1201.regGE_POS_RING_BASE(3@0x800000b2aca4) == 0x80000040
	gfx1201.regGE_POS_RING_SIZE(3@0x800000b2aca8) == 0x2000
	gfx1201.regGE_PRIM_RING_BASE(3@0x800000b2acac) == 0x80000080
	gfx1201.regGE_PRIM_RING_SIZE(3@0x800000b2acb0) == 0xc6e07fe
		MEM_SIZE[0:10] == 0x7fe
		SCOPE[16:17] == 0x2
		PAF_TEMPORAL[18:20] == 0x3
		PAB_TEMPORAL[21:23] == 0x3
		SPEC_DATA_READ[24:25] == 0x0
		FORCE_SE_SCOPE[26:26] == 0x1
		PAB_NOFILL[27:27] == 0x1
	gfx1201.regGE_SE_ENHANCE(3@0x800000b2a658) == 0x0
	gfx1201.regGE_STEREO_CNTL(3@0x800000b2a73c) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		UNUSED[7:7] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1201.regGE_USER_VGPR_EN(3@0x800000b2a744) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1201.regGE_VRS_RATE(3@0x800000b2a754) == 0x0
		RATE_X[0:1] == 0x0
		RATE_Y[4:5] == 0x0
	gfx1201.regGE_WD_ENHANCE(3@0x800000b2a668) == 0x0
	gfx1201.regPA_CL_CLIP_CNTL(3@0x800000b2ae70) == 0x1000000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x0
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1201.regPA_CL_GB_HORZ_CLIP_ADJ(3@0x800000b2ae94) == 0x40a28f5c
	gfx1201.regPA_CL_GB_HORZ_DISC_ADJ(3@0x800000b2ae9c) == 0x3f800000
	gfx1201.regPA_CL_GB_VERT_CLIP_ADJ(3@0x800000b2ae84) == 0x40d92c60
	gfx1201.regPA_CL_GB_VERT_DISC_ADJ(3@0x800000b2ae8c) == 0x3f800000
	gfx1201.regPA_CL_NANINF_CNTL(3@0x800000b2a618) == 0x0
		VTE_XY_INF_DISCARD[0:0] == 0x0
		VTE_Z_INF_DISCARD[1:1] == 0x0
		VTE_W_INF_DISCARD[2:2] == 0x0
		VTE_0XNANINF_IS_0[3:3] == 0x0
		VTE_XY_NAN_RETAIN[4:4] == 0x0
		VTE_Z_NAN_RETAIN[5:5] == 0x0
		VTE_W_NAN_RETAIN[6:6] == 0x0
		VTE_W_RECIP_NAN_IS_0[7:7] == 0x0
		VS_XY_NAN_TO_INF[8:8] == 0x0
		VS_XY_INF_RETAIN[9:9] == 0x0
		VS_Z_NAN_TO_INF[10:10] == 0x0
		VS_Z_INF_RETAIN[11:11] == 0x0
		VS_W_NAN_TO_INF[12:12] == 0x0
		VS_W_INF_RETAIN[13:13] == 0x0
		VS_CLIP_DIST_INF_DISCARD[14:14] == 0x0
		VTE_NO_OUTPUT_NEG_0[20:20] == 0x0
	gfx1201.regPA_CL_NGG_CNTL(3@0x800000b2a814) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1201.regPA_CL_POINT_CULL_RAD(3@0x800000b2a610) == 0x0
	gfx1201.regPA_CL_POINT_SIZE(3@0x800000b2a608) == 0x0
	gfx1201.regPA_CL_POINT_X_RAD(3@0x800000b2a5f8) == 0x0
	gfx1201.regPA_CL_POINT_Y_RAD(3@0x800000b2a600) == 0x0
	gfx1201.regPA_CL_UCP_0_W(3@0x800000b2ab0c) == 0x0
	gfx1201.regPA_CL_UCP_0_X(3@0x800000b2ab00) == 0x0
	gfx1201.regPA_CL_UCP_0_Y(3@0x800000b2ab04) == 0x0
	gfx1201.regPA_CL_UCP_0_Z(3@0x800000b2ab08) == 0x0
	gfx1201.regPA_CL_UCP_1_W(3@0x800000b2ab1c) == 0x0
	gfx1201.regPA_CL_UCP_1_X(3@0x800000b2ab10) == 0x0
	gfx1201.regPA_CL_UCP_1_Y(3@0x800000b2ab14) == 0x0
	gfx1201.regPA_CL_UCP_1_Z(3@0x800000b2ab18) == 0x0
	gfx1201.regPA_CL_UCP_2_W(3@0x800000b2ab2c) == 0x0
	gfx1201.regPA_CL_UCP_2_X(3@0x800000b2ab20) == 0x0
	gfx1201.regPA_CL_UCP_2_Y(3@0x800000b2ab24) == 0x0
	gfx1201.regPA_CL_UCP_2_Z(3@0x800000b2ab28) == 0x0
	gfx1201.regPA_CL_UCP_3_W(3@0x800000b2ab3c) == 0x0
	gfx1201.regPA_CL_UCP_3_X(3@0x800000b2ab30) == 0x0
	gfx1201.regPA_CL_UCP_3_Y(3@0x800000b2ab34) == 0x0
	gfx1201.regPA_CL_UCP_3_Z(3@0x800000b2ab38) == 0x0
	gfx1201.regPA_CL_UCP_4_W(3@0x800000b2ab4c) == 0x0
	gfx1201.regPA_CL_UCP_4_X(3@0x800000b2ab40) == 0x0
	gfx1201.regPA_CL_UCP_4_Y(3@0x800000b2ab44) == 0x0
	gfx1201.regPA_CL_UCP_4_Z(3@0x800000b2ab48) == 0x0
	gfx1201.regPA_CL_UCP_5_W(3@0x800000b2ab5c) == 0x0
	gfx1201.regPA_CL_UCP_5_X(3@0x800000b2ab50) == 0x0
	gfx1201.regPA_CL_UCP_5_Y(3@0x800000b2ab54) == 0x0
	gfx1201.regPA_CL_UCP_5_Z(3@0x800000b2ab58) == 0x0
	gfx1201.regPA_CL_VPORT_XOFFSET(3@0x800000b2aec0) == 0x43c80000
	gfx1201.regPA_CL_VPORT_XSCALE(3@0x800000b2aebc) == 0x43c80000
	gfx1201.regPA_CL_VPORT_YOFFSET(3@0x800000b2aec8) == 0x43960000
	gfx1201.regPA_CL_VPORT_YSCALE(3@0x800000b2aec4) == 0xc3960000
	gfx1201.regPA_CL_VPORT_ZOFFSET(3@0x800000b2aed0) == 0x3f000000
	gfx1201.regPA_CL_VPORT_ZSCALE(3@0x800000b2aecc) == 0x3f000000
	gfx1201.regPA_CL_VRS_CNTL(3@0x800000b2a7a0) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
		SAMPLE_COVERAGE_ENCODING[15:15] == 0x0
	gfx1201.regPA_CL_VS_OUT_CNTL(3@0x800000b2aaf0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1201.regPA_CL_VTE_CNTL(3@0x800000b2ae14) == 0x43f
		VPORT_X_SCALE_ENA[0:0] == 0x1
		VPORT_X_OFFSET_ENA[1:1] == 0x1
		VPORT_Y_SCALE_ENA[2:2] == 0x1
		VPORT_Y_OFFSET_ENA[3:3] == 0x1
		VPORT_Z_SCALE_ENA[4:4] == 0x1
		VPORT_Z_OFFSET_ENA[5:5] == 0x1
		VTX_XY_FMT[8:8] == 0x0
		VTX_Z_FMT[9:9] == 0x0
		VTX_W0_FMT[10:10] == 0x1
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1201.regPA_SC_AA_CONFIG(3@0x800000b2aa80) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		PS_ITER_SAMPLES[30:31] == 0x0
	gfx1201.regPA_SC_AA_MASK_X0Y0_X1Y0(3@0x800000b2aaa0) == 0xffffffff
		AA_MASK_X0Y0[0:15] == 0xffff
		AA_MASK_X1Y0[16:31] == 0xffff
	gfx1201.regPA_SC_AA_MASK_X0Y1_X1Y1(3@0x800000b2aaa4) == 0xffffffff
		AA_MASK_X0Y1[0:15] == 0xffff
		AA_MASK_X1Y1[16:31] == 0xffff
	gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(3@0x800000b2aa14) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(3@0x800000b2aa24) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(3@0x800000b2aa1c) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1201.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(3@0x800000b2aa2c) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1201.regPA_SC_BINNER_CNTL_0(3@0x800000b2ae68) == 0x11fc0130
		BINNING_MODE[0:1] == 0x0
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x3
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
		RESERVED_31[31:31] == 0x0
	gfx1201.regPA_SC_BINNER_CNTL_1(3@0x800000b2a6a8) == 0x1ff00fe
		MAX_ALLOC_COUNT[0:15] == 0xfe
		MAX_PRIM_PER_BATCH[16:31] == 0x1ff
	gfx1201.regPA_SC_BINNER_CNTL_2(3@0x800000b2a6b0) == 0x800000
		BIN_SIZE_X_MULT_BY_1P5X[0:0] == 0x0
		BIN_SIZE_Y_MULT_BY_1P5X[1:1] == 0x0
		ENABLE_LIGHT_VOLUME_RENDERING_OPTIMIZATION[2:2] == 0x0
		DUAL_LIGHT_SHAFT_IN_DRAW[3:3] == 0x0
		RESERVED_LIGHT_SHAFT_DRAW_CALL_LIMIT[4:6] == 0x0
		CONTEXT_DONE_EVENTS_PER_BIN[7:10] == 0x0
		ZPP_ENABLED[11:11] == 0x0
		ZPP_OPTIMIZATION_ENABLED[12:12] == 0x0
		ZPP_AREA_THRESHOLD[13:20] == 0x0
		DISABLE_NOPCEXPORT_BREAKBATCH_CONDITION[21:21] == 0x0
		SBB_ENABLE[22:22] == 0x0
		ENABLE_PING_PONG_BIN_ORDER[23:23] == 0x1
		PING_PONG_BIN_ORDER_FLIP[24:25] == 0x0
		LIGHT_SHAFT_DRAW_CALL_LIMIT[26:30] == 0x0
	gfx1201.regPA_SC_BINNER_OUTPUT_TIMEOUT_COUNTER(3@0x800000b2a6a0) == 0x800
	gfx1201.regPA_SC_CENTROID_PRIORITY_0(3@0x800000b2aa04) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1201.regPA_SC_CENTROID_PRIORITY_1(3@0x800000b2aa0c) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1201.regPA_SC_CLIPRECT_RULE(3@0x800000b2abdc) == 0xffff
	gfx1201.regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL(3@0x800000b2a7a8) == 0x100000
		OVER_RAST_ENABLE[0:0] == 0x0
		OVER_RAST_SAMPLE_SELECT[1:4] == 0x0
		UNDER_RAST_ENABLE[5:5] == 0x0
		UNDER_RAST_SAMPLE_SELECT[6:9] == 0x0
		PBB_UNCERTAINTY_REGION_ENABLE[10:10] == 0x0
		ZMM_TRI_EXTENT[11:11] == 0x0
		ZMM_TRI_OFFSET[12:12] == 0x0
		OVERRIDE_OVER_RAST_INNER_TO_NORMAL[13:13] == 0x0
		OVERRIDE_UNDER_RAST_INNER_TO_NORMAL[14:14] == 0x0
		DEGENERATE_OVERRIDE_INNER_TO_NORMAL_DISABLE[15:15] == 0x0
		UNCERTAINTY_REGION_MODE[16:17] == 0x0
		OUTER_UNCERTAINTY_EDGERULE_OVERRIDE[18:18] == 0x0
		INNER_UNCERTAINTY_EDGERULE_OVERRIDE[19:19] == 0x0
		NULL_SQUAD_AA_MASK_ENABLE[20:20] == 0x1
		COVERAGE_AA_MASK_ENABLE[21:21] == 0x0
		PREZ_AA_MASK_ENABLE[22:22] == 0x0
		POSTZ_AA_MASK_ENABLE[23:23] == 0x0
		CENTROID_SAMPLE_OVERRIDE[24:24] == 0x0
		UNCERTAINTY_REGION_MULT[25:26] == 0x0
		UNCERTAINTY_REGION_PBB_MULT[27:28] == 0x0
	gfx1201.regPA_SC_EDGERULE(3@0x800000b2a81c) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1201.regPA_SC_GENERIC_SCISSOR_BR(3@0x800000b2a5c0) == 0xffffffff
		BR_X[0:15] == 0xffff
		BR_Y[16:31] == 0xffff
	gfx1201.regPA_SC_GENERIC_SCISSOR_TL(3@0x800000b2a5b8) == 0x0
		TL_X[0:15] == 0x0
		TL_Y[16:31] == 0x0
	gfx1201.regPA_SC_HISZ_CONTROL(3@0x800000b2a8f4) == 0x2
		ROUND[0:2] == 0x2
		CONSERVATIVE_Z_EXPORT[3:4] == 0x0
	gfx1201.regPA_SC_HISZ_RENDER_OVERRIDE(3@0x800000b2a698) == 0x0
		FORCE_HIZ_ENABLE[0:1] == 0x0
		FORCE_HIS_ENABLE[2:3] == 0x0
		FAST_Z_DISABLE[4:4] == 0x0
		FAST_STENCIL_DISABLE[5:5] == 0x0
		FORCE_FULL_Z_RANGE[6:7] == 0x0
		DISABLE_TILE_RATE_TILES[8:8] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[9:9] == 0x0
		PRESERVE_ZRANGE[10:10] == 0x0
		DISABLE_FAST_PASS[11:11] == 0x0
		DISABLE_SINGLE_STENCIL[12:12] == 0x0
	gfx1201.regPA_SC_HIS_INFO(3@0x800000b2a9f0) == 0x0
		SURFACE_ENABLE[0:0] == 0x0
		SW_MODE[1:3] == 0x0
	gfx1201.regPA_SC_HIZ_INFO(3@0x800000b2a9e8) == 0x0
		SURFACE_ENABLE[0:0] == 0x0
		FORMAT[1:1] == 0x0
		SW_MODE[2:4] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[25:25] == 0x0
	gfx1201.regPA_SC_LINE_CNTL(3@0x800000b2aa78) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1201.regPA_SC_LINE_STIPPLE_STATE(3@0x800000b2a764) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1201.regPA_SC_MODE_CNTL_0(3@0x800000b2a804) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
		IMPLICIT_VPORT_SCISSOR_ENABLE[7:7] == 0x0
	gfx1201.regPA_SC_MODE_CNTL_1(3@0x800000b2aa90) == 0x60201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x0
		DISABLE_4X_TILE_PICKING[31:31] == 0x0
	gfx1201.regPA_SC_NGG_MODE_CNTL(3@0x800000b2a6b8) == 0x40
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x40
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1201.regPA_SC_SAMPLE_PROPERTIES(3@0x800000b2aa34) == 0x0
	gfx1201.regPA_SC_SCREEN_EXTENT_CONTROL(3@0x800000b2a5c8) == 0x0
		SLICE_EVEN_ENABLE[0:1] == 0x0
		SLICE_ODD_ENABLE[2:3] == 0x0
	gfx1201.regPA_SC_SCREEN_SCISSOR_BR(3@0x800000b2a5a8) == 0xffffffff
		BR_X[0:15] == 0xffff
		BR_Y[16:31] == 0xffff
	gfx1201.regPA_SC_SCREEN_SCISSOR_TL(3@0x800000b2a5a0) == 0x0
		TL_X[0:15] == 0x0
		TL_Y[16:31] == 0x0
	gfx1201.regPA_SC_SHADER_CONTROL(3@0x800000b2a6c0) == 0x1
		REALIGN_DQUADS_AFTER_N_WAVES[0:1] == 0x1
		LOAD_COLLISION_WAVEID[2:2] == 0x0
		LOAD_INTRAWAVE_COLLISION[3:3] == 0x0
		WAVE_BREAK_REGION_SIZE[5:6] == 0x0
		DISABLE_OREO_CONFLICT_QUAD[7:7] == 0x0
		PS_ITER_SAMPLE[8:8] == 0x0
	gfx1201.regPA_SC_TILE_STEERING_OVERRIDE(3@0x800000b2a5d0) == 0x0
		ENABLE[0:0] == 0x0
		NUM_SC[12:13] == 0x0
		NUM_RB_PER_SC[16:17] == 0x0
		NUM_PACKER_PER_SC[20:21] == 0x0
	gfx1201.regPA_SC_VPORT_SCISSOR_0_BR(3@0x800000b2aeb0) == 0x257031f
		BR_X[0:15] == 0x31f
		BR_Y[16:31] == 0x257
	gfx1201.regPA_SC_VPORT_SCISSOR_0_TL(3@0x800000b2aeac) == 0x0
		TL_X[0:15] == 0x0
		TL_Y[16:31] == 0x0
	gfx1201.regPA_SC_VPORT_ZMAX_0(3@0x800000b2aed8) == 0x3f800000
	gfx1201.regPA_SC_VPORT_ZMIN_0(3@0x800000b2aed4) == 0x0
	gfx1201.regPA_SC_VRS_INFO(3@0x800000b2a5d8) == 0x0
		RATE_SW_MODE[0:2] == 0x0
		FEEDBACK_SW_MODE[3:5] == 0x0
	gfx1201.regPA_SC_VRS_OVERRIDE_CNTL(3@0x800000b2ae58) == 0x0
		VRS_OVERRIDE_RATE_COMBINER_MODE[0:2] == 0x0
		VRS_RATE[4:7] == 0x0
		VRS_SURFACE_ENABLE[12:12] == 0x0
		RATE_HINT_WRITE_BACK_ENABLE[13:13] == 0x0
		VRS_FEEDBACK_RATE_OVERRIDE[14:14] == 0x0
	gfx1201.regPA_SC_WINDOW_SCISSOR_BR(3@0x800000b2a9f8) == 0x257031f
		BR_X[0:15] == 0x31f
		BR_Y[16:31] == 0x257
	gfx1201.regPA_SC_WINDOW_SCISSOR_TL(3@0x800000b2a5b0) == 0x0
		TL_X[0:15] == 0x0
		TL_Y[16:31] == 0x0
	gfx1201.regPA_STEREO_CNTL(3@0x800000b2a640) == 0x2
		STEREO_MODE[1:4] == 0x1
		RT_SLICE_MODE[5:7] == 0x0
		RT_SLICE_OFFSET[8:11] == 0x0
		VP_ID_MODE[16:18] == 0x0
		VP_ID_OFFSET[19:22] == 0x0
	gfx1201.regPA_SU_HARDWARE_SCREEN_OFFSET(3@0x800000b2ab8c) == 0x120018
		HW_SCREEN_OFFSET_X[0:11] == 0x18
		HW_SCREEN_OFFSET_Y[16:27] == 0x12
	gfx1201.regPA_SU_LINE_CNTL(3@0x800000b2add8) == 0x8
	gfx1201.regPA_SU_LINE_STIPPLE_CNTL(3@0x800000b2a620) == 0x0
		LINE_STIPPLE_RESET[0:1] == 0x0
		EXPAND_FULL_LENGTH[2:2] == 0x0
		FRACTIONAL_ACCUM[3:3] == 0x0
	gfx1201.regPA_SU_LINE_STIPPLE_SCALE(3@0x800000b2a628) == 0x0
	gfx1201.regPA_SU_LINE_STIPPLE_VALUE(3@0x800000b2a75c) == 0x0
	gfx1201.regPA_SU_OVER_RASTERIZATION_CNTL(3@0x800000b2a638) == 0x0
		DISCARD_0_AREA_TRIANGLES[0:0] == 0x0
		DISCARD_0_AREA_LINES[1:1] == 0x0
		DISCARD_0_AREA_POINTS[2:2] == 0x0
		DISCARD_0_AREA_RECTANGLES[3:3] == 0x0
		USE_PROVOKING_ZW[4:4] == 0x0
	gfx1201.regPA_SU_POINT_MINMAX(3@0x800000b2add0) == 0x80008
		MIN_SIZE[0:15] == 0x8
		MAX_SIZE[16:31] == 0x8
	gfx1201.regPA_SU_POINT_SIZE(3@0x800000b2adc8) == 0x80008
		HEIGHT[0:15] == 0x8
		WIDTH[16:31] == 0x8
	gfx1201.regPA_SU_PRIM_FILTER_CNTL(3@0x800000b2a790) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1201.regPA_SU_SC_MODE_CNTL(3@0x800000b2ade0) == 0x80242
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x1
		FACE[2:2] == 0x0
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
	gfx1201.regPA_SU_SMALL_PRIM_FILTER_CNTL(3@0x800000b2a630) == 0x41
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
		SC_1XMSAA_COMPATIBLE_DISABLE[6:6] == 0x1
	gfx1201.regPA_SU_VTX_CNTL(3@0x800000b2ae7c) == 0x3d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x7
	gfx1201.regSC_MEM_SPEC_READ(3@0x800000b2a598) == 0x15
		VRS_SPECULATIVE_READ[0:1] == 0x1
		HIZ_SPECULATIVE_READ[2:3] == 0x1
		HIS_SPECULATIVE_READ[4:5] == 0x1
	gfx1201.regSC_MEM_TEMPORAL(3@0x800000b2a590) == 0x0
		VRS_TEMPORAL_READ[0:2] == 0x0
		VRS_TEMPORAL_WRITE[3:5] == 0x0
		HIZ_TEMPORAL_READ[6:8] == 0x0
		HIZ_TEMPORAL_WRITE[9:11] == 0x0
		HIS_TEMPORAL_READ[12:14] == 0x0
		HIS_TEMPORAL_WRITE[15:17] == 0x0
	gfx1201.regSPI_ATTRIBUTE_RING_BASE(3@0x800000b2ac94) == 0x80000000
	gfx1201.regSPI_ATTRIBUTE_RING_SIZE(3@0x800000b2ac98) == 0x2000f
		MEM_SIZE[0:7] == 0xf
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1201.regSPI_BARYC_CNTL(3@0x800000b2a8d4) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1201.regSPI_BARYC_SSAA_CNTL(3@0x800000b2a5e8) == 0x4
		CENTER_SSAA_MODE[0:0] == 0x0
		CENTROID_SSAA_MODE[1:1] == 0x0
		COVERED_CENTROID_IS_CENTER[2:2] == 0x1
	gfx1201.regSPI_GRP_LAUNCH_GUARANTEE_CTRL(3@0x800000b2a774) == 0x1123
		NUM_MRT_THRESHOLD[0:2] == 0x3
		GFX_PENDING_THRESHOLD[3:5] == 0x4
		PRIORITY_LOST_THRESHOLD[6:9] == 0x4
		ALLOC_SUCCESS_THRESHOLD[10:13] == 0x4
		GFX_WAVE_THRESHOLD_HIGH[14:18] == 0x0
		CS_WAVE_THRESHOLD_HIGH[19:23] == 0x0
		CU_MASK_ROTATE_PERIODS[24:25] == 0x0
	gfx1201.regSPI_GRP_LAUNCH_GUARANTEE_ENABLE(3@0x800000b2a76c) == 0x8a4d
		ENABLE[0:0] == 0x1
		HS_ASSIST_EN[1:1] == 0x0
		GS_ASSIST_EN[2:2] == 0x1
		MRT_ASSIST_EN[3:3] == 0x1
		CS_GLG_DISABLE[4:4] == 0x0
		GFX_NUM_LOCK_WGP[5:7] == 0x2
		CS_NUM_LOCK_WGP[8:10] == 0x2
		LOCK_PERIOD[11:14] == 0x1
		LOCK_MAINT_COUNT[15:17] == 0x1
	gfx1201.regSPI_GS_THROTTLE_CNTL1(3@0x800000b2ac8c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1201.regSPI_GS_THROTTLE_CNTL2(3@0x800000b2ac90) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1201.regSPI_INTERP_CONTROL_0(3@0x800000b2a7e4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1201.regSPI_PS_INPUT_ADDR(3@0x800000b2a8e4) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1201.regSPI_PS_INPUT_CNTL_0(3@0x800000b2aee4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1201.regSPI_PS_INPUT_ENA(3@0x800000b2ae4c) == 0x2
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x0
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
		COVERAGE_TO_SHADER_SELECT[16:17] == 0x0
	gfx1201.regSPI_PS_IN_CONTROL(3@0x800000b2a8bc) == 0x0
		PARAM_GEN[6:6] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1201.regSPI_SHADER_COL_FORMAT(3@0x800000b2a8cc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1201.regSPI_SHADER_GS_OUT_CONFIG_PS(3@0x800000b2af48) == 0x800
		VS_EXPORT_COUNT[0:4] == 0x0
		PRIM_EXPORT_COUNT[5:9] == 0x0
		NO_PC_EXPORT[10:10] == 0x0
		NUM_INTERP[11:16] == 0x1
		NUM_PRIM_INTERP[17:21] == 0x0
	gfx1201.regSPI_SHADER_IDX_FORMAT(3@0x800000b2a798) == 0x1
	gfx1201.regSPI_SHADER_PGM_HI_ES(3@0x800000b2a4ec) == 0x80
	gfx1201.regSPI_SHADER_PGM_HI_GS(3@0x800000b2ad04) == 0x0
	gfx1201.regSPI_SHADER_PGM_HI_HS(3@0x800000b2acf4) == 0x0
	gfx1201.regSPI_SHADER_PGM_HI_LS(3@0x800000b2a51c) == 0x80
	gfx1201.regSPI_SHADER_PGM_HI_PS(3@0x800000b2ae30) == 0x80
	gfx1201.regSPI_SHADER_PGM_LO_ES(3@0x800000b2adf8) == 0xe000
	gfx1201.regSPI_SHADER_PGM_LO_GS(3@0x800000b2acfc) == 0x0
	gfx1201.regSPI_SHADER_PGM_LO_HS(3@0x800000b2acec) == 0x0
	gfx1201.regSPI_SHADER_PGM_LO_PS(3@0x800000b2ae28) == 0x1200a
	gfx1201.regSPI_SHADER_PGM_RSRC1_GS(3@0x800000b2ae00) == 0xc0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		WG_RR_EN[21:21] == 0x0
		DEBUG_MODE[22:22] == 0x0
		DISABLE_PERF[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		CDBG_USER[28:28] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x0
		FP16_OVFL[31:31] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC1_PS(3@0x800000b2ae38) == 0xc0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		WG_RR_EN[21:21] == 0x0
		DEBUG_MODE[22:22] == 0x0
		DISABLE_PERF[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		CDBG_USER[28:28] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC2_GS(3@0x800000b2ae08) == 0x400028
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x14
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x8
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC2_PS(3@0x800000b2ae40) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC3_GS(3@0x800000b2a4f4) == 0xfffffdfd
	gfx1201.regSPI_SHADER_PGM_RSRC3_HS(3@0x800000b2a524) == 0xffffffff
	gfx1201.regSPI_SHADER_PGM_RSRC3_PS(3@0x800000b2a4bc) == 0xffff
	gfx1201.regSPI_SHADER_PGM_RSRC4_GS(3@0x800000b2af20) == 0x8ff0bff
		WAVE_LIMIT[0:9] == 0x3ff
		GLG_EN_OVERRIDE[10:10] == 0x0
		GLG_FORCE_DISABLE[11:11] == 0x1
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x7f
		INST_PREF_SIZE[23:30] == 0x11
		IMAGE_OP[31:31] == 0x0
	gfx1201.regSPI_SHADER_PGM_RSRC4_PS(3@0x800000b2ae20) == 0x407ff
		WAVE_LIMIT[0:9] == 0x3ff
		LDS_GROUP_SIZE[10:11] == 0x1
		INST_PREF_SIZE[16:23] == 0x4
		IMAGE_OP[31:31] == 0x0
	gfx1201.regSPI_SHADER_POS_FORMAT(3@0x800000b2a870) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1201.regSPI_SHADER_REQ_CTRL_PS(3@0x800000b2a4c4) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_0(3@0x800000b2a4fc) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_1(3@0x800000b2a504) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_2(3@0x800000b2a50c) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_ESGS_3(3@0x800000b2a514) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_0(3@0x800000b2a52c) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_1(3@0x800000b2a534) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_2(3@0x800000b2a53c) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_LSHS_3(3@0x800000b2a544) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_PS_0(3@0x800000b2a4cc) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_PS_1(3@0x800000b2a4d4) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_PS_2(3@0x800000b2a4dc) == 0x0
	gfx1201.regSPI_SHADER_USER_ACCUM_PS_3(3@0x800000b2a4e4) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_GS_0(3@0x800000b2ad1c) == 0x14c0400
	gfx1201.regSPI_SHADER_USER_DATA_GS_12(3@0x800000b2aefc) == 0xc00000
	gfx1201.regSPI_SHADER_USER_DATA_GS_13(3@0x800000b2af00) == 0xc8001
	gfx1201.regSPI_SHADER_USER_DATA_GS_14(3@0x800000b2af04) == 0x23280
	gfx1201.regSPI_SHADER_USER_DATA_GS_15(3@0x800000b2af08) == 0x1003c3ac
	gfx1201.regSPI_SHADER_USER_DATA_GS_16(3@0x800000b2af0c) == 0x1000000
	gfx1201.regSPI_SHADER_USER_DATA_GS_17(3@0x800000b2af10) == 0xc8001
	gfx1201.regSPI_SHADER_USER_DATA_GS_18(3@0x800000b2af14) == 0x23280
	gfx1201.regSPI_SHADER_USER_DATA_GS_19(3@0x800000b2af18) == 0x1003c3ac
	gfx1201.regSPI_SHADER_USER_DATA_GS_2(3@0x800000b2af28) == 0x14a9580
	gfx1201.regSPI_SHADER_USER_DATA_GS_3(3@0x800000b2af30) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_GS_4(3@0x800000b2af58) == 0xc00001
	gfx1201.regSPI_SHADER_USER_DATA_GS_5(3@0x800000b2af60) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_GS_8(3@0x800000b2af50) == 0x14c0540
	gfx1201.regSPI_SHADER_USER_DATA_GS_9(3@0x800000b2af40) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_HS_0(3@0x800000b2ad24) == 0x14c0400
	gfx1201.regSPI_SHADER_USER_DATA_PS_0(3@0x800000b2ad14) == 0x14c0400
	gfx1201.regSPI_SHADER_USER_DATA_PS_2(3@0x800000b2af38) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_PS_3(3@0x800000b2ace4) == 0x0
	gfx1201.regSPI_SHADER_USER_DATA_PS_4(3@0x800000b2accc) == 0x0
	gfx1201.regSPI_SHADER_Z_FORMAT(3@0x800000b2a8c4) == 0x0
	gfx1201.regSX_BLEND_OPT_CONTROL(3@0x800000b2aac4) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1201.regSX_BLEND_OPT_EPSILON(3@0x800000b2aabc) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1201.regSX_MRT0_BLEND_OPT(3@0x800000b2adb4) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1201.regSX_PS_DOWNCONVERT(3@0x800000b2aab4) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1201.regSX_PS_DOWNCONVERT_CONTROL(3@0x800000b2a5f0) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1201.regTA_BC_BASE_ADDR(3@0x800000b2a578) == 0x1000300
	gfx1201.regTA_BC_BASE_ADDR_HI(3@0x800000b2a580) == 0x80
	gfx1201.regTA_CS_BC_BASE_ADDR(3@0x800000b2a418) == 0x1000300
	gfx1201.regTA_CS_BC_BASE_ADDR_HI(3@0x800000b2a420) == 0x80
	gfx1201.regVGT_DRAW_PAYLOAD_CNTL(3@0x800000b2a678) == 0x0
		EN_REG_RT_INDEX[1:1] == 0x0
		EN_PRIM_PAYLOAD[3:3] == 0x0
		EN_DRAW_VP[4:4] == 0x0
		UNUSED[5:5] == 0x0
		EN_VRS_RATE[6:6] == 0x0
	gfx1201.regVGT_GS_INSTANCE_CNT(3@0x800000b2a868) == 0x0
		ENABLE[0:0] == 0x0
		CNT[2:7] == 0x0
		EN_MAX_VERT_OUT_PER_GS_INSTANCE[31:31] == 0x0
	gfx1201.regVGT_GS_MAX_VERT_OUT(3@0x800000b2a860) == 0x1
	gfx1201.regVGT_GS_OUT_PRIM_TYPE(3@0x800000b2ad9c) == 0x2
	gfx1201.regVGT_HOS_MAX_TESS_LEVEL(3@0x800000b2a648) == 0x42800000
	gfx1201.regVGT_HOS_MIN_TESS_LEVEL(3@0x800000b2a650) == 0x0
	gfx1201.regVGT_INSTANCE_BASE_ID(3@0x800000b2a734) == 0x0
	gfx1201.regVGT_PRIMITIVEID_EN(3@0x800000b2a888) == 0x0
	gfx1201.regVGT_PRIMITIVEID_RESET(3@0x800000b2a74c) == 0x0
	gfx1201.regVGT_PRIMITIVE_TYPE(3@0x800000b2aef0) == 0x4
		PRIM_TYPE[0:5] == 0x4
		NUM_INPUT_CP[6:11] == 0x0
		PRIMS_PER_SUBGROUP[12:20] == 0x0
	gfx1201.regVGT_REUSE_OFF(3@0x800000b2a670) == 0x0
	gfx1201.regVGT_SHADER_STAGES_EN(3@0x800000b2abec) == 0x0
		HS_EN[2:2] == 0x0
		GS_EN[5:5] == 0x0
		GS_FAST_LAUNCH[19:19] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1201.regVGT_STRMOUT_DRAW_OPAQUE_OFFSET(3@0x800000b2a688) == 0x0
	gfx1201.regVGT_TESS_DISTRIBUTION(3@0x800000b2a690) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[3@0x800000e00000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[3@0x800000e00000 + 0x4   ] = 0xd71f0001		v_mbcnt_lo_u32_b32 v1, -1, 0                               	
    pgm[3@0x800000e00000 + 0x8   ] = 0x000100c1	;;                                                          	
    pgm[3@0x800000e00000 + 0xc   ] = 0xbe840011		s_mov_b32 s4, s17                                          	
    pgm[3@0x800000e00000 + 0x10  ] = 0xbe9c000a		s_mov_b32 s28, s10                                         	
    pgm[3@0x800000e00000 + 0x14  ] = 0xbf0c9b0c		s_bitcmp0_b32 s12, 27                                      	
    pgm[3@0x800000e00000 + 0x18  ] = 0xbfa20024		s_cbranch_scc1 36                                          	
    pgm[3@0x800000e00000 + 0x1c  ] = 0x7e040281		v_mov_b32_e32 v2, 1                                        	
    pgm[3@0x800000e00000 + 0x20  ] = 0xbf8704b1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1)	
    pgm[3@0x800000e00000 + 0x24  ] = 0x7c9a0480		v_cmp_ne_u32_e32 vcc_lo, 0, v2                             	
    pgm[3@0x800000e00000 + 0x28  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v1                              	
    pgm[3@0x800000e00000 + 0x2c  ] = 0x000202c1	;;                                                          	
    pgm[3@0x800000e00000 + 0x30  ] = 0xbe80096a		s_ctz_i32_b64 s0, vcc                                      	
    pgm[3@0x800000e00000 + 0x34  ] = 0x8980c000		s_min_u32 s0, s0, 64                                       	
    pgm[3@0x800000e00000 + 0x38  ] = 0xbf870481		s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1)    	
    pgm[3@0x800000e00000 + 0x3c  ] = 0x7c940400		v_cmp_eq_u32_e32 vcc_lo, s0, v2                            	
    pgm[3@0x800000e00000 + 0x40  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[3@0x800000e00000 + 0x44  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[3@0x800000e00000 + 0x48  ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[3@0x800000e00000 + 0x4c  ] = 0xbf870099		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[3@0x800000e00000 + 0x50  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, s6, 0                               	
    pgm[3@0x800000e00000 + 0x54  ] = 0x00010006	;;                                                          	
    pgm[3@0x800000e00000 + 0x58  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, s7, v2                              	
    pgm[3@0x800000e00000 + 0x5c  ] = 0x00020407	;;                                                          	
    pgm[3@0x800000e00000 + 0x60  ] = 0xbf8704a1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1)	
    pgm[3@0x800000e00000 + 0x64  ] = 0x7c940480		v_cmp_eq_u32_e32 vcc_lo, 0, v2                             	
    pgm[3@0x800000e00000 + 0x68  ] = 0x8b8a6a7e		s_and_b64 s[10:11], exec, vcc                              	
    pgm[3@0x800000e00000 + 0x6c  ] = 0xbefe010a		s_mov_b64 exec, s[10:11]                                   	
    pgm[3@0x800000e00000 + 0x70  ] = 0xbfa5000d		s_cbranch_execz 13                                         	
    pgm[3@0x800000e00000 + 0x74  ] = 0xb0098000		s_movk_i32 s9, 0x8000                                      	
    pgm[3@0x800000e00000 + 0x78  ] = 0x930eff03		s_bfe_u32 s14, s3, 0x80008                                 	
    pgm[3@0x800000e00000 + 0x7c  ] = 0x00080008	;;                                                          	
    pgm[3@0x800000e00000 + 0x80  ] = 0xf4004204		s_load_b128 s[8:11], s[8:9], 0xd0                          	
    pgm[3@0x800000e00000 + 0x84  ] = 0xf80000d0	;;                                                          	
    pgm[3@0x800000e00000 + 0x88  ] = 0xbe861906		s_bcnt1_i32_b64 s6, s[6:7]                                 	
    pgm[3@0x800000e00000 + 0x8c  ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[3@0x800000e00000 + 0x90  ] = 0x9606060e		s_mul_i32 s6, s14, s6                                      	
    pgm[3@0x800000e00000 + 0x94  ] = 0x7e040206		v_mov_b32_e32 v2, s6                                       	
    pgm[3@0x800000e00000 + 0x98  ] = 0xbfc70000		s_wait_kmcnt 0x0                                           	
    pgm[3@0x800000e00000 + 0x9c  ] = 0xc40d407c		buffer_atomic_add_u32 v2, off, s[8:11], null offset:16     	
    pgm[3@0x800000e00000 + 0xa0  ] = 0x00801002	;;                                                          	
    pgm[3@0x800000e00000 + 0xa4  ] = 0x00001000	;;                                                          	
    pgm[3@0x800000e00000 + 0xa8  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[3@0x800000e00000 + 0xac  ] = 0xd7200008		v_mbcnt_hi_u32_b32 v8, -1, v1                              	
    pgm[3@0x800000e00000 + 0xb0  ] = 0x000202c1	;;                                                          	
    pgm[3@0x800000e00000 + 0xb4  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[3@0x800000e00000 + 0xb8  ] = 0x000000ff	;;                                                          	
    pgm[3@0x800000e00000 + 0xbc  ] = 0xbf870481		s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1)    	
    pgm[3@0x800000e00000 + 0xc0  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, s0, v8                                	
    pgm[3@0x800000e00000 + 0xc4  ] = 0x00021000	;;                                                          	
    pgm[3@0x800000e00000 + 0xc8  ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[3@0x800000e00000 + 0xcc  ] = 0xbe862100		s_and_saveexec_b64 s[6:7], s[0:1]                          	
    pgm[3@0x800000e00000 + 0xd0  ] = 0xbfa50026		s_cbranch_execz 38                                         	
    pgm[3@0x800000e00000 + 0xd4  ] = 0x4a02060d		v_add_nc_u32_e32 v1, s13, v3                               	
    pgm[3@0x800000e00000 + 0xd8  ] = 0xbe9f00ff		s_mov_b32 s31, 0x30016fac                                  	
    pgm[3@0x800000e00000 + 0xdc  ] = 0x30016fac	;;                                                          	
    pgm[3@0x800000e00000 + 0xe0  ] = 0xb01e0080		s_movk_i32 s30, 0x80                                       	
    pgm[3@0x800000e00000 + 0xe4  ] = 0xbe9d00ff		s_mov_b32 s29, 0x8000                                      	
    pgm[3@0x800000e00000 + 0xe8  ] = 0x00008000	;;                                                          	
    pgm[3@0x800000e00000 + 0xec  ] = 0xc400807c		buffer_load_format_xyz v[4:6], v1, s[20:23], null idxen    	
    pgm[3@0x800000e00000 + 0xf0  ] = 0x80802804	;;                                                          	
    pgm[3@0x800000e00000 + 0xf4  ] = 0x00000001	;;                                                          	
    pgm[3@0x800000e00000 + 0xf8  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[3@0x800000e00000 + 0xfc  ] = 0xf402690e		s_buffer_load_b256 s[36:43], s[28:31], 0x0                 	
    pgm[3@0x800000e00000 + 0x100 ] = 0xf8000000	;;                                                          	
    pgm[3@0x800000e00000 + 0x104 ] = 0xf4026b0e		s_buffer_load_b256 s[44:51], s[28:31], 0x20                	
    pgm[3@0x800000e00000 + 0x108 ] = 0xf8000020	;;                                                          	
    pgm[3@0x800000e00000 + 0x10c ] = 0xbfc00000		s_wait_loadcnt 0x0                                         	
    pgm[3@0x800000e00000 + 0x110 ] = 0xbfc70000		s_wait_kmcnt 0x0                                           	
    pgm[3@0x800000e00000 + 0x114 ] = 0x10020a28		v_mul_f32_e32 v1, s40, v5                                  	
    pgm[3@0x800000e00000 + 0x118 ] = 0x10040a29		v_mul_f32_e32 v2, s41, v5                                  	
    pgm[3@0x800000e00000 + 0x11c ] = 0x100e0a2a		v_mul_f32_e32 v7, s42, v5                                  	
    pgm[3@0x800000e00000 + 0x120 ] = 0x100a0a2b		v_mul_f32_e32 v5, s43, v5                                  	
    pgm[3@0x800000e00000 + 0x124 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[3@0x800000e00000 + 0x128 ] = 0x56020824		v_fmac_f32_e32 v1, s36, v4                                 	
    pgm[3@0x800000e00000 + 0x12c ] = 0x56040825		v_fmac_f32_e32 v2, s37, v4                                 	
    pgm[3@0x800000e00000 + 0x130 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[3@0x800000e00000 + 0x134 ] = 0x560e0826		v_fmac_f32_e32 v7, s38, v4                                 	
    pgm[3@0x800000e00000 + 0x138 ] = 0x560a0827		v_fmac_f32_e32 v5, s39, v4                                 	
    pgm[3@0x800000e00000 + 0x13c ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[3@0x800000e00000 + 0x140 ] = 0x56020c2c		v_fmac_f32_e32 v1, s44, v6                                 	
    pgm[3@0x800000e00000 + 0x144 ] = 0x56040c2d		v_fmac_f32_e32 v2, s45, v6                                 	
    pgm[3@0x800000e00000 + 0x148 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[3@0x800000e00000 + 0x14c ] = 0x560e0c2e		v_fmac_f32_e32 v7, s46, v6                                 	
    pgm[3@0x800000e00000 + 0x150 ] = 0x560a0c2f		v_fmac_f32_e32 v5, s47, v6                                 	
    pgm[3@0x800000e00000 + 0x154 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[3@0x800000e00000 + 0x158 ] = 0x06160230		v_add_f32_e32 v11, s48, v1                                 	
    pgm[3@0x800000e00000 + 0x15c ] = 0x06180431		v_add_f32_e32 v12, s49, v2                                 	
    pgm[3@0x800000e00000 + 0x160 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[3@0x800000e00000 + 0x164 ] = 0x061a0e32		v_add_f32_e32 v13, s50, v7                                 	
    pgm[3@0x800000e00000 + 0x168 ] = 0x061c0a33		v_add_f32_e32 v14, s51, v5                                 	
    pgm[3@0x800000e00000 + 0x16c ] = 0x8cfe067e		s_or_b64 exec, exec, s[6:7]                                	
    pgm[3@0x800000e00000 + 0x170 ] = 0x85069203		s_lshr_b32 s6, s3, 18                                      	
    pgm[3@0x800000e00000 + 0x174 ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[3@0x800000e00000 + 0x178 ] = 0x8b06ff06		s_and_b32 s6, s6, 0x3c0                                    	
    pgm[3@0x800000e00000 + 0x17c ] = 0x000003c0	;;                                                          	
    pgm[3@0x800000e00000 + 0x180 ] = 0x4a121006		v_add_nc_u32_e32 v9, s6, v8                                	
    pgm[3@0x800000e00000 + 0x184 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[3@0x800000e00000 + 0x188 ] = 0x1614129c		v_mul_u32_u24_e32 v10, 28, v9                              	
    pgm[3@0x800000e00000 + 0x18c ] = 0xbe862100		s_and_saveexec_b64 s[6:7], s[0:1]                          	
    pgm[3@0x800000e00000 + 0x190 ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[3@0x800000e00000 + 0x194 ] = 0x7e02550e		v_rcp_f32_e32 v1, v14                                      	
    pgm[3@0x800000e00000 + 0x198 ] = 0x7e080280		v_mov_b32_e32 v4, 0                                        	
    pgm[3@0x800000e00000 + 0x19c ] = 0xbf870005		s_delay_alu instid0(TRANS32_DEP_1)                         	
    pgm[3@0x800000e00000 + 0x1a0 ] = 0x1004030b		v_mul_f32_e32 v2, v11, v1                                  	
    pgm[3@0x800000e00000 + 0x1a4 ] = 0x1002030c		v_mul_f32_e32 v1, v12, v1                                  	
    pgm[3@0x800000e00000 + 0x1a8 ] = 0xd8380100		ds_store_2addr_b32 v10, v2, v1 offset1:1                   	
    pgm[3@0x800000e00000 + 0x1ac ] = 0x0001020a	;;                                                          	
    pgm[3@0x800000e00000 + 0x1b0 ] = 0xd834000c		ds_store_b32 v10, v14 offset:12                            	
    pgm[3@0x800000e00000 + 0x1b4 ] = 0x00000e0a	;;                                                          	
    pgm[3@0x800000e00000 + 0x1b8 ] = 0xd8780010		ds_store_b8 v10, v4 offset:16                              	
    pgm[3@0x800000e00000 + 0x1bc ] = 0x0000040a	;;                                                          	
    pgm[3@0x800000e00000 + 0x1c0 ] = 0x8cfe067e		s_or_b64 exec, exec, s[6:7]                                	
    pgm[3@0x800000e00000 + 0x1c4 ] = 0x9306ff03		s_bfe_u32 s6, s3, 0x80008                                  	
    pgm[3@0x800000e00000 + 0x1c8 ] = 0x00080008	;;                                                          	
    pgm[3@0x800000e00000 + 0x1cc ] = 0xbe960180		s_mov_b64 s[22:23], 0                                      	
    pgm[3@0x800000e00000 + 0x1d0 ] = 0x7c981006		v_cmp_gt_u32_e32 vcc_lo, s6, v8                            	
    pgm[3@0x800000e00000 + 0x1d4 ] = 0xbe860180		s_mov_b64 s[6:7], 0                                        	
    pgm[3@0x800000e00000 + 0x1d8 ] = 0xbfc90000		s_wait_storecnt_dscnt 0x0                                  	
    pgm[3@0x800000e00000 + 0x1dc ] = 0xbe804ec1		s_barrier_signal -1                                        	
    pgm[3@0x800000e00000 + 0x1e0 ] = 0xbf94ffff		s_barrier_wait 0xffff                                      	
    pgm[3@0x800000e00000 + 0x1e4 ] = 0xbe9e216a		s_and_saveexec_b64 s[30:31], vcc                           	
    pgm[3@0x800000e00000 + 0x1e8 ] = 0xbfa50086		s_cbranch_execz 134                                        	
    pgm[3@0x800000e00000 + 0x1ec ] = 0x360200ff		v_and_b32_e32 v1, 0xff, v0                                 	
    pgm[3@0x800000e00000 + 0x1f0 ] = 0x000000ff	;;                                                          	
    pgm[3@0x800000e00000 + 0x1f4 ] = 0xd6100002		v_bfe_u32 v2, v0, 9, 8                                     	
    pgm[3@0x800000e00000 + 0x1f8 ] = 0x02211300	;;                                                          	
    pgm[3@0x800000e00000 + 0x1fc ] = 0xd6100004		v_bfe_u32 v4, v0, 18, 8                                    	
    pgm[3@0x800000e00000 + 0x200 ] = 0x02212500	;;                                                          	
    pgm[3@0x800000e00000 + 0x204 ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[3@0x800000e00000 + 0x208 ] = 0x1622029c		v_mul_u32_u24_e32 v17, 28, v1                              	
    pgm[3@0x800000e00000 + 0x20c ] = 0x1620049c		v_mul_u32_u24_e32 v16, 28, v2                              	
    pgm[3@0x800000e00000 + 0x210 ] = 0xbf870003		s_delay_alu instid0(VALU_DEP_3)                            	
    pgm[3@0x800000e00000 + 0x214 ] = 0x161e089c		v_mul_u32_u24_e32 v15, 28, v4                              	
    pgm[3@0x800000e00000 + 0x218 ] = 0xd8dc0100		ds_load_2addr_b32 v[1:2], v17 offset1:1                    	
    pgm[3@0x800000e00000 + 0x21c ] = 0x01000011	;;                                                          	
    pgm[3@0x800000e00000 + 0x220 ] = 0xd8dc0100		ds_load_2addr_b32 v[4:5], v16 offset1:1                    	
    pgm[3@0x800000e00000 + 0x224 ] = 0x04000010	;;                                                          	
    pgm[3@0x800000e00000 + 0x228 ] = 0xd8dc0100		ds_load_2addr_b32 v[6:7], v15 offset1:1                    	
    pgm[3@0x800000e00000 + 0x22c ] = 0x0600000f	;;                                                          	
    pgm[3@0x800000e00000 + 0x230 ] = 0xd8d8000c		ds_load_b32 v18, v17 offset:12                             	
    pgm[3@0x800000e00000 + 0x234 ] = 0x12000011	;;                                                          	
    pgm[3@0x800000e00000 + 0x238 ] = 0xd8d8000c		ds_load_b32 v19, v16 offset:12                             	
    pgm[3@0x800000e00000 + 0x23c ] = 0x13000010	;;                                                          	
    pgm[3@0x800000e00000 + 0x240 ] = 0xd8d8000c		ds_load_b32 v20, v15 offset:12                             	
    pgm[3@0x800000e00000 + 0x244 ] = 0x1400000f	;;                                                          	
    pgm[3@0x800000e00000 + 0x248 ] = 0xbfc60004		s_wait_dscnt 0x4                                           	
    pgm[3@0x800000e00000 + 0x24c ] = 0x082a0304		v_sub_f32_e32 v21, v4, v1                                  	
    pgm[3@0x800000e00000 + 0x250 ] = 0xbfc60003		s_wait_dscnt 0x3                                           	
    pgm[3@0x800000e00000 + 0x254 ] = 0x082c0f02		v_sub_f32_e32 v22, v2, v7                                  	
    pgm[3@0x800000e00000 + 0x258 ] = 0x082e0306		v_sub_f32_e32 v23, v6, v1                                  	
    pgm[3@0x800000e00000 + 0x25c ] = 0x08300505		v_sub_f32_e32 v24, v5, v2                                  	
    pgm[3@0x800000e00000 + 0x260 ] = 0xbfc60002		s_wait_dscnt 0x2                                           	
    pgm[3@0x800000e00000 + 0x264 ] = 0xd414000a		v_cmp_gt_f32_e64 s10, 0, v18                               	
    pgm[3@0x800000e00000 + 0x268 ] = 0x00022480	;;                                                          	
    pgm[3@0x800000e00000 + 0x26c ] = 0xbfc60001		s_wait_dscnt 0x1                                           	
    pgm[3@0x800000e00000 + 0x270 ] = 0xd4140006		v_cmp_gt_f32_e64 s6, 0, v19                                	
    pgm[3@0x800000e00000 + 0x274 ] = 0x00022680	;;                                                          	
    pgm[3@0x800000e00000 + 0x278 ] = 0x102a2d15		v_mul_f32_e32 v21, v21, v22                                	
    pgm[3@0x800000e00000 + 0x27c ] = 0xbfc60000		s_wait_dscnt 0x0                                           	
    pgm[3@0x800000e00000 + 0x280 ] = 0xd4140008		v_cmp_gt_f32_e64 s8, 0, v20                                	
    pgm[3@0x800000e00000 + 0x284 ] = 0x00022880	;;                                                          	
    pgm[3@0x800000e00000 + 0x288 ] = 0xd62a0012		v_max3_num_f32 v18, v19, v20, v18                          	
    pgm[3@0x800000e00000 + 0x28c ] = 0x044a2913	;;                                                          	
    pgm[3@0x800000e00000 + 0x290 ] = 0x8d8e0a06		s_xor_b64 s[14:15], s[6:7], s[10:11]                       	
    pgm[3@0x800000e00000 + 0x294 ] = 0x562a3117		v_fmac_f32_e32 v21, v23, v24                               	
    pgm[3@0x800000e00000 + 0x298 ] = 0xbf870113		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[3@0x800000e00000 + 0x29c ] = 0x8d8e0e08		s_xor_b64 s[14:15], s[8:9], s[14:15]                       	
    pgm[3@0x800000e00000 + 0x2a0 ] = 0xd4110012		v_cmp_lt_f32_e64 s18, 0, v18                               	
    pgm[3@0x800000e00000 + 0x2a4 ] = 0x00022480	;;                                                          	
    pgm[3@0x800000e00000 + 0x2a8 ] = 0xbf870092		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[3@0x800000e00000 + 0x2ac ] = 0x3a2c2aff		v_xor_b32_e32 v22, 0x80000000, v21                         	
    pgm[3@0x800000e00000 + 0x2b0 ] = 0x80000000	;;                                                          	
    pgm[3@0x800000e00000 + 0x2b4 ] = 0xd5010015		v_cndmask_b32_e64 v21, v21, v22, s14                       	
    pgm[3@0x800000e00000 + 0x2b8 ] = 0x003a2d15	;;                                                          	
    pgm[3@0x800000e00000 + 0x2bc ] = 0xbf8700a1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)	
    pgm[3@0x800000e00000 + 0x2c0 ] = 0xd41c000e		v_cmp_nle_f32_e64 s14, 0, v21                              	
    pgm[3@0x800000e00000 + 0x2c4 ] = 0x00022a80	;;                                                          	
    pgm[3@0x800000e00000 + 0x2c8 ] = 0xd41b0214		v_cmp_ngt_f32_e64 s20, 0x7f800000, |v21|                   	
    pgm[3@0x800000e00000 + 0x2cc ] = 0x00022aff	;;                                                          	
    pgm[3@0x800000e00000 + 0x2d0 ] = 0x7f800000	;;                                                          	
    pgm[3@0x800000e00000 + 0x2d4 ] = 0x8c8e140e		s_or_b64 s[14:15], s[14:15], s[20:21]                      	
    pgm[3@0x800000e00000 + 0x2d8 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[3@0x800000e00000 + 0x2dc ] = 0x8b920e12		s_and_b64 s[18:19], s[18:19], s[14:15]                     	
    pgm[3@0x800000e00000 + 0x2e0 ] = 0xbe8e0180		s_mov_b64 s[14:15], 0                                      	
    pgm[3@0x800000e00000 + 0x2e4 ] = 0xbea22112		s_and_saveexec_b64 s[34:35], s[18:19]                      	
    pgm[3@0x800000e00000 + 0x2e8 ] = 0xbfa50043		s_cbranch_execz 67                                         	
    pgm[3@0x800000e00000 + 0x2ec ] = 0xb0118000		s_movk_i32 s17, 0x8000                                     	
    pgm[3@0x800000e00000 + 0x2f0 ] = 0xd6290012		v_min3_num_f32 v18, v1, v4, v6                             	
    pgm[3@0x800000e00000 + 0x2f4 ] = 0x041a0901	;;                                                          	
    pgm[3@0x800000e00000 + 0x2f8 ] = 0xf4004408		s_load_b128 s[16:19], s[16:17], 0x0                        	
    pgm[3@0x800000e00000 + 0x2fc ] = 0xf8000000	;;                                                          	
    pgm[3@0x800000e00000 + 0x300 ] = 0xd62a0001		v_max3_num_f32 v1, v1, v4, v6                              	
    pgm[3@0x800000e00000 + 0x304 ] = 0x041a0901	;;                                                          	
    pgm[3@0x800000e00000 + 0x308 ] = 0xd6290004		v_min3_num_f32 v4, v2, v5, v7                              	
    pgm[3@0x800000e00000 + 0x30c ] = 0x041e0b02	;;                                                          	
    pgm[3@0x800000e00000 + 0x310 ] = 0xd62a0002		v_max3_num_f32 v2, v2, v5, v7                              	
    pgm[3@0x800000e00000 + 0x314 ] = 0x041e0b02	;;                                                          	
    pgm[3@0x800000e00000 + 0x318 ] = 0x930cff0c		s_bfe_u32 s12, s12, 0x30016                                	
    pgm[3@0x800000e00000 + 0x31c ] = 0x00030016	;;                                                          	
    pgm[3@0x800000e00000 + 0x320 ] = 0x8c860a06		s_or_b64 s[6:7], s[6:7], s[10:11]                          	
    pgm[3@0x800000e00000 + 0x324 ] = 0x840c970c		s_lshl_b32 s12, s12, 23                                    	
    pgm[3@0x800000e00000 + 0x328 ] = 0x8c860608		s_or_b64 s[6:7], s[8:9], s[6:7]                            	
    pgm[3@0x800000e00000 + 0x32c ] = 0x8c0cff0c		s_or_b32 s12, s12, 0x38000000                              	
    pgm[3@0x800000e00000 + 0x330 ] = 0x38000000	;;                                                          	
    pgm[3@0x800000e00000 + 0x334 ] = 0xbfc70000		s_wait_kmcnt 0x0                                           	
    pgm[3@0x800000e00000 + 0x338 ] = 0xd6130005		v_fma_f32 v5, v18, s16, s18                                	
    pgm[3@0x800000e00000 + 0x33c ] = 0x00482112	;;                                                          	
    pgm[3@0x800000e00000 + 0x340 ] = 0xd6130006		v_fma_f32 v6, v1, s16, s18                                 	
    pgm[3@0x800000e00000 + 0x344 ] = 0x00482101	;;                                                          	
    pgm[3@0x800000e00000 + 0x348 ] = 0xd6130007		v_fma_f32 v7, v4, s17, s19                                 	
    pgm[3@0x800000e00000 + 0x34c ] = 0x004c2304	;;                                                          	
    pgm[3@0x800000e00000 + 0x350 ] = 0xd6130013		v_fma_f32 v19, v2, s17, s19                                	
    pgm[3@0x800000e00000 + 0x354 ] = 0x004c2302	;;                                                          	
    pgm[3@0x800000e00000 + 0x358 ] = 0x2a020501		v_min_num_f32_e32 v1, v1, v2                               	
    pgm[3@0x800000e00000 + 0x35c ] = 0x0a040a0c		v_subrev_f32_e32 v2, s12, v5                               	
    pgm[3@0x800000e00000 + 0x360 ] = 0x060a0c0c		v_add_f32_e32 v5, s12, v6                                  	
    pgm[3@0x800000e00000 + 0x364 ] = 0x0a0c0e0c		v_subrev_f32_e32 v6, s12, v7                               	
    pgm[3@0x800000e00000 + 0x368 ] = 0x060e260c		v_add_f32_e32 v7, s12, v19                                 	
    pgm[3@0x800000e00000 + 0x36c ] = 0x2c080912		v_max_num_f32_e32 v4, v18, v4                              	
    pgm[3@0x800000e00000 + 0x370 ] = 0x7e044702		v_rndne_f32_e32 v2, v2                                     	
    pgm[3@0x800000e00000 + 0x374 ] = 0x7e0a4705		v_rndne_f32_e32 v5, v5                                     	
    pgm[3@0x800000e00000 + 0x378 ] = 0x7e0c4706		v_rndne_f32_e32 v6, v6                                     	
    pgm[3@0x800000e00000 + 0x37c ] = 0x7e0e4707		v_rndne_f32_e32 v7, v7                                     	
    pgm[3@0x800000e00000 + 0x380 ] = 0xd414000e		v_cmp_gt_f32_e64 s14, -1.0, v1                             	
    pgm[3@0x800000e00000 + 0x384 ] = 0x000202f3	;;                                                          	
    pgm[3@0x800000e00000 + 0x388 ] = 0xd4110010		v_cmp_lt_f32_e64 s16, 1.0, v4                              	
    pgm[3@0x800000e00000 + 0x38c ] = 0x000208f2	;;                                                          	
    pgm[3@0x800000e00000 + 0x390 ] = 0xd4120012		v_cmp_eq_f32_e64 s18, v2, v5                               	
    pgm[3@0x800000e00000 + 0x394 ] = 0x00020b02	;;                                                          	
    pgm[3@0x800000e00000 + 0x398 ] = 0xbf870194		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[3@0x800000e00000 + 0x39c ] = 0xd4120014		v_cmp_eq_f32_e64 s20, v6, v7                               	
    pgm[3@0x800000e00000 + 0x3a0 ] = 0x00020f06	;;                                                          	
    pgm[3@0x800000e00000 + 0x3a4 ] = 0x8c8e0e10		s_or_b64 s[14:15], s[16:17], s[14:15]                      	
    pgm[3@0x800000e00000 + 0x3a8 ] = 0xbf870491		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[3@0x800000e00000 + 0x3ac ] = 0x8c901412		s_or_b64 s[16:17], s[18:19], s[20:21]                      	
    pgm[3@0x800000e00000 + 0x3b0 ] = 0x8c8a100e		s_or_b64 s[10:11], s[14:15], s[16:17]                      	
    pgm[3@0x800000e00000 + 0x3b4 ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[3@0x800000e00000 + 0x3b8 ] = 0x8d88c10a		s_xor_b64 s[8:9], s[10:11], -1                             	
    pgm[3@0x800000e00000 + 0x3bc ] = 0x8c860608		s_or_b64 s[6:7], s[8:9], s[6:7]                            	
    pgm[3@0x800000e00000 + 0x3c0 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[3@0x800000e00000 + 0x3c4 ] = 0xbe882106		s_and_saveexec_b64 s[8:9], s[6:7]                          	
    pgm[3@0x800000e00000 + 0x3c8 ] = 0xbfa50008		s_cbranch_execz 8                                          	
    pgm[3@0x800000e00000 + 0x3cc ] = 0x7e020281		v_mov_b32_e32 v1, 1                                        	
    pgm[3@0x800000e00000 + 0x3d0 ] = 0x8c867e06		s_or_b64 s[6:7], s[6:7], exec                              	
    pgm[3@0x800000e00000 + 0x3d4 ] = 0xd8780010		ds_store_b8 v17, v1 offset:16                              	
    pgm[3@0x800000e00000 + 0x3d8 ] = 0x00000111	;;                                                          	
    pgm[3@0x800000e00000 + 0x3dc ] = 0xd8780010		ds_store_b8 v16, v1 offset:16                              	
    pgm[3@0x800000e00000 + 0x3e0 ] = 0x00000110	;;                                                          	
    pgm[3@0x800000e00000 + 0x3e4 ] = 0xd8780010		ds_store_b8 v15, v1 offset:16                              	
    pgm[3@0x800000e00000 + 0x3e8 ] = 0x0000010f	;;                                                          	
    pgm[3@0x800000e00000 + 0x3ec ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[3@0x800000e00000 + 0x3f0 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[3@0x800000e00000 + 0x3f4 ] = 0x8b8e7e06		s_and_b64 s[14:15], s[6:7], exec                           	
    pgm[3@0x800000e00000 + 0x3f8 ] = 0x8cfe227e		s_or_b64 exec, exec, s[34:35]                              	
    pgm[3@0x800000e00000 + 0x3fc ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[3@0x800000e00000 + 0x400 ] = 0x8b867e0e		s_and_b64 s[6:7], s[14:15], exec                           	
    pgm[3@0x800000e00000 + 0x404 ] = 0x8cfe1e7e		s_or_b64 exec, exec, s[30:31]                              	
    pgm[3@0x800000e00000 + 0x408 ] = 0xbfc60000		s_wait_dscnt 0x0                                           	
    pgm[3@0x800000e00000 + 0x40c ] = 0xbe804ec1		s_barrier_signal -1                                        	
    pgm[3@0x800000e00000 + 0x410 ] = 0xbf94ffff		s_barrier_wait 0xffff                                      	
    pgm[3@0x800000e00000 + 0x414 ] = 0xbe882100		s_and_saveexec_b64 s[8:9], s[0:1]                          	
    pgm[3@0x800000e00000 + 0x418 ] = 0xbfa50007		s_cbranch_execz 7                                          	
    pgm[3@0x800000e00000 + 0x41c ] = 0xd8e80010		ds_load_u8 v1, v10 offset:16                               	
    pgm[3@0x800000e00000 + 0x420 ] = 0x0100000a	;;                                                          	
    pgm[3@0x800000e00000 + 0x424 ] = 0xbfc60000		s_wait_dscnt 0x0                                           	
    pgm[3@0x800000e00000 + 0x428 ] = 0xd43d0000		v_cmp_ne_u16_e64 s0, 0, v1                                 	
    pgm[3@0x800000e00000 + 0x42c ] = 0x00020280	;;                                                          	
    pgm[3@0x800000e00000 + 0x430 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[3@0x800000e00000 + 0x434 ] = 0x8b967e00		s_and_b64 s[22:23], s[0:1], exec                           	
    pgm[3@0x800000e00000 + 0x438 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[3@0x800000e00000 + 0x43c ] = 0xd5010001		v_cndmask_b32_e64 v1, 0, 1, s22                            	
    pgm[3@0x800000e00000 + 0x440 ] = 0x00590280	;;                                                          	
    pgm[3@0x800000e00000 + 0x444 ] = 0xbf8700b1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1)	
    pgm[3@0x800000e00000 + 0x448 ] = 0xd44d0000		v_cmp_ne_u32_e64 s0, 0, v1                                 	
    pgm[3@0x800000e00000 + 0x44c ] = 0x00020280	;;                                                          	
    pgm[3@0x800000e00000 + 0x450 ] = 0x930bff03		s_bfe_u32 s11, s3, 0x40018                                 	
    pgm[3@0x800000e00000 + 0x454 ] = 0x00040018	;;                                                          	
    pgm[3@0x800000e00000 + 0x458 ] = 0xbe8e0181		s_mov_b64 s[14:15], 1                                      	
    pgm[3@0x800000e00000 + 0x45c ] = 0xbe8a1900		s_bcnt1_i32_b64 s10, s[0:1]                                	
    pgm[3@0x800000e00000 + 0x460 ] = 0xbe88210e		s_and_saveexec_b64 s[8:9], s[14:15]                        	
    pgm[3@0x800000e00000 + 0x464 ] = 0xbfa5000d		s_cbranch_execz 13                                         	
    pgm[3@0x800000e00000 + 0x468 ] = 0x810cff0b		s_add_co_i32 s12, s11, 0xe00                               	
    pgm[3@0x800000e00000 + 0x46c ] = 0x00000e00	;;                                                          	
    pgm[3@0x800000e00000 + 0x470 ] = 0x7e02020a		v_mov_b32_e32 v1, s10                                      	
    pgm[3@0x800000e00000 + 0x474 ] = 0x7e04020c		v_mov_b32_e32 v2, s12                                      	
    pgm[3@0x800000e00000 + 0x478 ] = 0x7e0802ff		v_mov_b32_e32 v4, 0xe00                                    	
    pgm[3@0x800000e00000 + 0x47c ] = 0x00000e00	;;                                                          	
    pgm[3@0x800000e00000 + 0x480 ] = 0xd8780000		ds_store_b8 v2, v1                                         	
    pgm[3@0x800000e00000 + 0x484 ] = 0x00000102	;;                                                          	
    pgm[3@0x800000e00000 + 0x488 ] = 0xbfc60000		s_wait_dscnt 0x0                                           	
    pgm[3@0x800000e00000 + 0x48c ] = 0xbe804ec1		s_barrier_signal -1                                        	
    pgm[3@0x800000e00000 + 0x490 ] = 0xbf94ffff		s_barrier_wait 0xffff                                      	
    pgm[3@0x800000e00000 + 0x494 ] = 0xd8d80000		ds_load_b32 v1, v4                                         	
    pgm[3@0x800000e00000 + 0x498 ] = 0x01000004	;;                                                          	
    pgm[3@0x800000e00000 + 0x49c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[3@0x800000e00000 + 0x4a0 ] = 0x30041083		v_lshlrev_b32_e32 v2, 3, v8                                	
    pgm[3@0x800000e00000 + 0x4a4 ] = 0xbfc60000		s_wait_dscnt 0x0                                           	
    pgm[3@0x800000e00000 + 0x4a8 ] = 0xd65b0001		v_permlane16_b32 v1, v1, 0, 0                              	
    pgm[3@0x800000e00000 + 0x4ac ] = 0x02010101	;;                                                          	
    pgm[3@0x800000e00000 + 0x4b0 ] = 0x85039c03		s_lshr_b32 s3, s3, 28                                      	
    pgm[3@0x800000e00000 + 0x4b4 ] = 0xbf8700a9		s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)	
    pgm[3@0x800000e00000 + 0x4b8 ] = 0x8103c103		s_add_co_i32 s3, s3, -1                                    	
    pgm[3@0x800000e00000 + 0x4bc ] = 0x4c040498		v_sub_nc_u32_e32 v2, 24, v2                                	
    pgm[3@0x800000e00000 + 0x4c0 ] = 0xd5190002		v_lshrrev_b32_e64 v2, v2, 0x1010101                        	
    pgm[3@0x800000e00000 + 0x4c4 ] = 0x0001ff02	;;                                                          	
    pgm[3@0x800000e00000 + 0x4c8 ] = 0x01010101	;;                                                          	
    pgm[3@0x800000e00000 + 0x4cc ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[3@0x800000e00000 + 0x4d0 ] = 0xcc174001		v_dot4_u32_u8 v1, v1, v2, 0                                	
    pgm[3@0x800000e00000 + 0x4d4 ] = 0x1a020501	;;                                                          	
    pgm[3@0x800000e00000 + 0x4d8 ] = 0x7e040301		v_mov_b32_e32 v2, v1                                       	
    pgm[3@0x800000e00000 + 0x4dc ] = 0xd760000c		v_readlane_b32 s12, v1, s3                                 	
    pgm[3@0x800000e00000 + 0x4e0 ] = 0x00000701	;;                                                          	
    pgm[3@0x800000e00000 + 0x4e4 ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[3@0x800000e00000 + 0x4e8 ] = 0xd760000e		v_readlane_b32 s14, v2, s11                                	
    pgm[3@0x800000e00000 + 0x4ec ] = 0x00001702	;;                                                          	
    pgm[3@0x800000e00000 + 0x4f0 ] = 0xbf06800c		s_cmp_eq_u32 s12, 0                                        	
    pgm[3@0x800000e00000 + 0x4f4 ] = 0x988880c1		s_cselect_b64 s[8:9], -1, 0                                	
    pgm[3@0x800000e00000 + 0x4f8 ] = 0xbf07800b		s_cmp_lg_u32 s11, 0                                        	
    pgm[3@0x800000e00000 + 0x4fc ] = 0xbfa10092		s_cbranch_scc0 146                                         	
    pgm[3@0x800000e00000 + 0x500 ] = 0xbe822116		s_and_saveexec_b64 s[2:3], s[22:23]                        	
    pgm[3@0x800000e00000 + 0x504 ] = 0xbfa50011		s_cbranch_execz 17                                         	
    pgm[3@0x800000e00000 + 0x508 ] = 0x818a0a0e		s_sub_co_i32 s10, s14, s10                                 	
    pgm[3@0x800000e00000 + 0x50c ] = 0xbf870099		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[3@0x800000e00000 + 0x510 ] = 0xd71f0001		v_mbcnt_lo_u32_b32 v1, s0, s10                             	
    pgm[3@0x800000e00000 + 0x514 ] = 0x00001400	;;                                                          	
    pgm[3@0x800000e00000 + 0x518 ] = 0xd7200001		v_mbcnt_hi_u32_b32 v1, s1, v1                              	
    pgm[3@0x800000e00000 + 0x51c ] = 0x00020201	;;                                                          	
    pgm[3@0x800000e00000 + 0x520 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[3@0x800000e00000 + 0x524 ] = 0xd72c0002		v_mul_lo_u32 v2, v1, 28                                    	
    pgm[3@0x800000e00000 + 0x528 ] = 0x00013901	;;                                                          	
    pgm[3@0x800000e00000 + 0x52c ] = 0xd8780011		ds_store_b8 v10, v1 offset:17                              	
    pgm[3@0x800000e00000 + 0x530 ] = 0x0000010a	;;                                                          	
    pgm[3@0x800000e00000 + 0x534 ] = 0xd8380100		ds_store_2addr_b32 v2, v11, v12 offset1:1                  	
    pgm[3@0x800000e00000 + 0x538 ] = 0x000c0b02	;;                                                          	
    pgm[3@0x800000e00000 + 0x53c ] = 0xd8380302		ds_store_2addr_b32 v2, v13, v14 offset0:2 offset1:3        	
    pgm[3@0x800000e00000 + 0x540 ] = 0x000e0d02	;;                                                          	
    pgm[3@0x800000e00000 + 0x544 ] = 0xd8340014		ds_store_b32 v2, v3 offset:20                              	
    pgm[3@0x800000e00000 + 0x548 ] = 0x00000302	;;                                                          	
    pgm[3@0x800000e00000 + 0x54c ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[3@0x800000e00000 + 0x550 ] = 0xd4440000		v_cmp_gt_i32_e64 s0, s12, v9                               	
    pgm[3@0x800000e00000 + 0x554 ] = 0x0002120c	;;                                                          	
    pgm[3@0x800000e00000 + 0x558 ] = 0xbfc60000		s_wait_dscnt 0x0                                           	
    pgm[3@0x800000e00000 + 0x55c ] = 0xbfc70000		s_wait_kmcnt 0x0                                           	
    pgm[3@0x800000e00000 + 0x560 ] = 0xbe804ec1		s_barrier_signal -1                                        	
    pgm[3@0x800000e00000 + 0x564 ] = 0xbf94ffff		s_barrier_wait 0xffff                                      	
    pgm[3@0x800000e00000 + 0x568 ] = 0xbe822100		s_and_saveexec_b64 s[2:3], s[0:1]                          	
    pgm[3@0x800000e00000 + 0x56c ] = 0xbfa50006		s_cbranch_execz 6                                          	
    pgm[3@0x800000e00000 + 0x570 ] = 0xd8dc0100		ds_load_2addr_b32 v[1:2], v10 offset1:1                    	
    pgm[3@0x800000e00000 + 0x574 ] = 0x0100000a	;;                                                          	
    pgm[3@0x800000e00000 + 0x578 ] = 0xd8dc0302		ds_load_2addr_b32 v[3:4], v10 offset0:2 offset1:3          	
    pgm[3@0x800000e00000 + 0x57c ] = 0x0300000a	;;                                                          	
    pgm[3@0x800000e00000 + 0x580 ] = 0xd8d80014		ds_load_b32 v5, v10 offset:20                              	
    pgm[3@0x800000e00000 + 0x584 ] = 0x0500000a	;;                                                          	
    pgm[3@0x800000e00000 + 0x588 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[3@0x800000e00000 + 0x58c ] = 0x7e0c7081		v_bfrev_b32_e32 v6, 1                                      	
    pgm[3@0x800000e00000 + 0x590 ] = 0xbe822106		s_and_saveexec_b64 s[2:3], s[6:7]                          	
    pgm[3@0x800000e00000 + 0x594 ] = 0xbfa50011		s_cbranch_execz 17                                         	
    pgm[3@0x800000e00000 + 0x598 ] = 0xd8e80011		ds_load_u8 v6, v17 offset:17                               	
    pgm[3@0x800000e00000 + 0x59c ] = 0x06000011	;;                                                          	
    pgm[3@0x800000e00000 + 0x5a0 ] = 0xd8e80011		ds_load_u8 v7, v16 offset:17                               	
    pgm[3@0x800000e00000 + 0x5a4 ] = 0x07000010	;;                                                          	
    pgm[3@0x800000e00000 + 0x5a8 ] = 0xd8e80011		ds_load_u8 v10, v15 offset:17                              	
    pgm[3@0x800000e00000 + 0x5ac ] = 0x0a00000f	;;                                                          	
    pgm[3@0x800000e00000 + 0x5b0 ] = 0xbfc60002		s_wait_dscnt 0x2                                           	
    pgm[3@0x800000e00000 + 0x5b4 ] = 0xd6570000		v_and_or_b32 v0, 0x4020100, v0, v6                         	
    pgm[3@0x800000e00000 + 0x5b8 ] = 0x041a00ff	;;                                                          	
    pgm[3@0x800000e00000 + 0x5bc ] = 0x04020100	;;                                                          	
    pgm[3@0x800000e00000 + 0x5c0 ] = 0xbfc60001		s_wait_dscnt 0x1                                           	
    pgm[3@0x800000e00000 + 0x5c4 ] = 0x300c0e89		v_lshlrev_b32_e32 v6, 9, v7                                	
    pgm[3@0x800000e00000 + 0x5c8 ] = 0xbfc60000		s_wait_dscnt 0x0                                           	
    pgm[3@0x800000e00000 + 0x5cc ] = 0x300e1492		v_lshlrev_b32_e32 v7, 18, v10                              	
    pgm[3@0x800000e00000 + 0x5d0 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[3@0x800000e00000 + 0x5d4 ] = 0xd6580006		v_or3_b32 v6, v0, v6, v7                                   	
    pgm[3@0x800000e00000 + 0x5d8 ] = 0x041e0d00	;;                                                          	
    pgm[3@0x800000e00000 + 0x5dc ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[3@0x800000e00000 + 0x5e0 ] = 0x8d82c108		s_xor_b64 s[2:3], s[8:9], -1                               	
    pgm[3@0x800000e00000 + 0x5e4 ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[3@0x800000e00000 + 0x5e8 ] = 0x8b866a02		s_and_b64 s[6:7], s[2:3], vcc                              	
    pgm[3@0x800000e00000 + 0x5ec ] = 0xbe822106		s_and_saveexec_b64 s[2:3], s[6:7]                          	
    pgm[3@0x800000e00000 + 0x5f0 ] = 0xbfa50002		s_cbranch_execz 2                                          	
    pgm[3@0x800000e00000 + 0x5f4 ] = 0xf8000941		export prim v6, off, off, off done                         	
    pgm[3@0x800000e00000 + 0x5f8 ] = 0x00000006	;;                                                          	
    pgm[3@0x800000e00000 + 0x5fc ] = 0xbfc40000		s_wait_expcnt 0x0                                          	
    pgm[3@0x800000e00000 + 0x600 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[3@0x800000e00000 + 0x604 ] = 0xd5010000		v_cndmask_b32_e64 v0, 0, 1, s0                             	
    pgm[3@0x800000e00000 + 0x608 ] = 0x00010280	;;                                                          	
    pgm[3@0x800000e00000 + 0x60c ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[3@0x800000e00000 + 0x610 ] = 0x7c9a0080		v_cmp_ne_u32_e32 vcc_lo, 0, v0                             	
    pgm[3@0x800000e00000 + 0x614 ] = 0xbe822100		s_and_saveexec_b64 s[2:3], s[0:1]                          	
    pgm[3@0x800000e00000 + 0x618 ] = 0xbfa50032		s_cbranch_execz 50                                         	
    pgm[3@0x800000e00000 + 0x61c ] = 0xbfc60000		s_wait_dscnt 0x0                                           	
    pgm[3@0x800000e00000 + 0x620 ] = 0x4a000a0d		v_add_nc_u32_e32 v0, s13, v5                               	
    pgm[3@0x800000e00000 + 0x624 ] = 0xbe9f00ff		s_mov_b32 s31, 0x30016fac                                  	
    pgm[3@0x800000e00000 + 0x628 ] = 0x30016fac	;;                                                          	
    pgm[3@0x800000e00000 + 0x62c ] = 0xb01e0080		s_movk_i32 s30, 0x80                                       	
    pgm[3@0x800000e00000 + 0x630 ] = 0xbe9d00ff		s_mov_b32 s29, 0x8000                                      	
    pgm[3@0x800000e00000 + 0x634 ] = 0x00008000	;;                                                          	
    pgm[3@0x800000e00000 + 0x638 ] = 0xc400807c		buffer_load_format_xyz v[5:7], v0, s[24:27], null idxen    	
    pgm[3@0x800000e00000 + 0x63c ] = 0x80803005	;;                                                          	
    pgm[3@0x800000e00000 + 0x640 ] = 0x00000000	;;                                                          	
    pgm[3@0x800000e00000 + 0x644 ] = 0xbf850003		s_clause 0x3                                               	
    pgm[3@0x800000e00000 + 0x648 ] = 0xf402a20e		s_buffer_load_b96 s[8:10], s[28:31], 0x50                  	
    pgm[3@0x800000e00000 + 0x64c ] = 0xf8000050	;;                                                          	
    pgm[3@0x800000e00000 + 0x650 ] = 0xf402a30e		s_buffer_load_b96 s[12:14], s[28:31], 0x40                 	
    pgm[3@0x800000e00000 + 0x654 ] = 0xf8000040	;;                                                          	
    pgm[3@0x800000e00000 + 0x658 ] = 0xf402a40e		s_buffer_load_b96 s[16:18], s[28:31], 0x60                 	
    pgm[3@0x800000e00000 + 0x65c ] = 0xf8000060	;;                                                          	
    pgm[3@0x800000e00000 + 0x660 ] = 0xf402a50e		s_buffer_load_b96 s[20:22], s[28:31], 0x70                 	
    pgm[3@0x800000e00000 + 0x664 ] = 0xf8000070	;;                                                          	
    pgm[3@0x800000e00000 + 0x668 ] = 0xf80008cf		export pos0 v1, v2, v3, v4 done                            	
    pgm[3@0x800000e00000 + 0x66c ] = 0x04030201	;;                                                          	
    pgm[3@0x800000e00000 + 0x670 ] = 0xbfc00000		s_wait_loadcnt 0x0                                         	
    pgm[3@0x800000e00000 + 0x674 ] = 0xbfc70000		s_wait_kmcnt 0x0                                           	
    pgm[3@0x800000e00000 + 0x678 ] = 0x10000c0a		v_mul_f32_e32 v0, s10, v6                                  	
    pgm[3@0x800000e00000 + 0x67c ] = 0x10140c09		v_mul_f32_e32 v10, s9, v6                                  	
    pgm[3@0x800000e00000 + 0x680 ] = 0x100c0c08		v_mul_f32_e32 v6, s8, v6                                   	
    pgm[3@0x800000e00000 + 0x684 ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[3@0x800000e00000 + 0x688 ] = 0x56000a0e		v_fmac_f32_e32 v0, s14, v5                                 	
    pgm[3@0x800000e00000 + 0x68c ] = 0x56140a0d		v_fmac_f32_e32 v10, s13, v5                                	
    pgm[3@0x800000e00000 + 0x690 ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[3@0x800000e00000 + 0x694 ] = 0x560c0a0c		v_fmac_f32_e32 v6, s12, v5                                 	
    pgm[3@0x800000e00000 + 0x698 ] = 0x56000e12		v_fmac_f32_e32 v0, s18, v7                                 	
    pgm[3@0x800000e00000 + 0x69c ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[3@0x800000e00000 + 0x6a0 ] = 0x56140e11		v_fmac_f32_e32 v10, s17, v7                                	
    pgm[3@0x800000e00000 + 0x6a4 ] = 0x560c0e10		v_fmac_f32_e32 v6, s16, v7                                 	
    pgm[3@0x800000e00000 + 0x6a8 ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[3@0x800000e00000 + 0x6ac ] = 0x060a0016		v_add_f32_e32 v5, s22, v0                                  	
    pgm[3@0x800000e00000 + 0x6b0 ] = 0x060e1415		v_add_f32_e32 v7, s21, v10                                 	
    pgm[3@0x800000e00000 + 0x6b4 ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[3@0x800000e00000 + 0x6b8 ] = 0x060c0c14		v_add_f32_e32 v6, s20, v6                                  	
    pgm[3@0x800000e00000 + 0x6bc ] = 0x10000b05		v_mul_f32_e32 v0, v5, v5                                   	
    pgm[3@0x800000e00000 + 0x6c0 ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[3@0x800000e00000 + 0x6c4 ] = 0x56000f07		v_fmac_f32_e32 v0, v7, v7                                  	
    pgm[3@0x800000e00000 + 0x6c8 ] = 0x56000d06		v_fmac_f32_e32 v0, v6, v6                                  	
    pgm[3@0x800000e00000 + 0x6cc ] = 0xbf870291		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(TRANS32_DEP_1)	
    pgm[3@0x800000e00000 + 0x6d0 ] = 0x7e145d00		v_rsq_f32_e32 v10, v0                                      	
    pgm[3@0x800000e00000 + 0x6d4 ] = 0x10001506		v_mul_f32_e32 v0, v6, v10                                  	
    pgm[3@0x800000e00000 + 0x6d8 ] = 0xbfc40000		s_wait_expcnt 0x0                                          	
    pgm[3@0x800000e00000 + 0x6dc ] = 0x10021507		v_mul_f32_e32 v1, v7, v10                                  	
    pgm[3@0x800000e00000 + 0x6e0 ] = 0x10041505		v_mul_f32_e32 v2, v5, v10                                  	
    pgm[3@0x800000e00000 + 0x6e4 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[3@0x800000e00000 + 0x6e8 ] = 0xbe80196a		s_bcnt1_i32_b64 s0, vcc                                    	
    pgm[3@0x800000e00000 + 0x6ec ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[3@0x800000e00000 + 0x6f0 ] = 0x81008700		s_add_co_i32 s0, s0, 7                                     	
    pgm[3@0x800000e00000 + 0x6f4 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[3@0x800000e00000 + 0x6f8 ] = 0x000000f8	;;                                                          	
    pgm[3@0x800000e00000 + 0x6fc ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[3@0x800000e00000 + 0x700 ] = 0x7c981000		v_cmp_gt_u32_e32 vcc_lo, s0, v8                            	
    pgm[3@0x800000e00000 + 0x704 ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[3@0x800000e00000 + 0x708 ] = 0xbfa5000c		s_cbranch_execz 12                                         	
    pgm[3@0x800000e00000 + 0x70c ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[3@0x800000e00000 + 0x710 ] = 0x00007fff	;;                                                          	
    pgm[3@0x800000e00000 + 0x714 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[3@0x800000e00000 + 0x718 ] = 0x0043ffac	;;                                                          	
    pgm[3@0x800000e00000 + 0x71c ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[3@0x800000e00000 + 0x720 ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[3@0x800000e00000 + 0x724 ] = 0xc0108000	;;                                                          	
    pgm[3@0x800000e00000 + 0x728 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[3@0x800000e00000 + 0x72c ] = 0xbfc60001		s_wait_dscnt 0x1                                           	
    pgm[3@0x800000e00000 + 0x730 ] = 0xc4074000		buffer_store_b128 v[0:3], v9, s[4:7], s0 idxen scope:SCOPE_DEV	
    pgm[3@0x800000e00000 + 0x734 ] = 0x80880800	;;                                                          	
    pgm[3@0x800000e00000 + 0x738 ] = 0x00000009	;;                                                          	
    pgm[3@0x800000e00000 + 0x73c ] = 0xbf800000		s_nop 0                                                    	
    pgm[3@0x800000e00000 + 0x740 ] = 0xbfb60003		s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)                       	
    pgm[3@0x800000e00000 + 0x744 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[3@0x800000e00000 + 0x748 ] = 0x930bff02		s_bfe_u32 s11, s2, 0x90016                                 	
    pgm[3@0x800000e00000 + 0x74c ] = 0x00090016	;;                                                          	
    pgm[3@0x800000e00000 + 0x750 ] = 0x8b827e08		s_and_b64 s[2:3], s[8:9], exec                             	
    pgm[3@0x800000e00000 + 0x754 ] = 0x98020b80		s_cselect_b32 s2, 0, s11                                   	
    pgm[3@0x800000e00000 + 0x758 ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[3@0x800000e00000 + 0x75c ] = 0x84028c02		s_lshl_b32 s2, s2, 12                                      	
    pgm[3@0x800000e00000 + 0x760 ] = 0x8c7d0c02		s_or_b32 m0, s2, s12                                       	
    pgm[3@0x800000e00000 + 0x764 ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[3@0x800000e00000 + 0x768 ] = 0xbe822116		s_and_saveexec_b64 s[2:3], s[22:23]                        	
    pgm[3@0x800000e00000 + 0x76c ] = 0xbfa6ff66		s_cbranch_execnz 65382                                     	
    pgm[3@0x800000e00000 + 0x770 ] = 0xbfa0ff76		s_branch 65398                                             	
    pgm[3@0x800000e00000 + 0x774 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

