{
	"id": 98554638,
	"body": "That explains it. Sadly on those processors the TSC counter is not coherent\nacross cores and is affected by power scaling. The only way I know how to\nmake the TSC reliable on that cpu is to pin it to a core, which isn't easy\nfrom user space, and really isn't easy without root.\n\nOn Mon, May 4, 2015 at 8:40 AM, Robin Eklind \u003cnotifications@github.com\u003e\nwrote:\n\n\u003e Robert. Is this running inside a VM ? If not, what hardware ?\n\u003e\n\u003e Running on real (albeit old) hardware. Including the hardware specs below.\n\u003e P.S. my name is Robin :) Let me know if you need any more info.\n\u003e\n\u003e [~]$ uname -a\n\u003e Linux x61s 4.0.1-1-ARCH #1 SMP PREEMPT Wed Apr 29 12:00:26 CEST 2015 x86_64 GNU/Linux\n\u003e\n\u003e [~]$ cat /proc/cpuinfo\n\u003e processor : 0\n\u003e vendor_id : GenuineIntel\n\u003e cpu family : 6\n\u003e model : 15\n\u003e model name : Intel(R) Core(TM)2 Duo CPU L7500 @ 1.60GHz\n\u003e stepping : 11\n\u003e microcode : 0xba\n\u003e cpu MHz : 1200.000\n\u003e cache size : 4096 KB\n\u003e physical id : 0\n\u003e siblings : 2\n\u003e core id : 0\n\u003e cpu cores : 2\n\u003e apicid : 0\n\u003e initial apicid : 0\n\u003e fpu : yes\n\u003e fpu_exception : yes\n\u003e cpuid level : 10\n\u003e wp : yes\n\u003e flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat\n\u003e pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm\n\u003e constant_tsc arch_perfmon pebs bts rep_good nopl aperfmperf pni dtes64\n\u003e monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm lahf_lm ida dtherm\n\u003e tpr_shadow vnmi flexpriority\n\u003e bugs :\n\u003e bogomips : 3193.85\n\u003e clflush size : 64\n\u003e cache_alignment : 64\n\u003e address sizes : 36 bits physical, 48 bits virtual\n\u003e power management:\n\u003e\n\u003e processor : 1\n\u003e vendor_id : GenuineIntel\n\u003e cpu family : 6\n\u003e model : 15\n\u003e model name : Intel(R) Core(TM)2 Duo CPU L7500 @ 1.60GHz\n\u003e stepping : 11\n\u003e microcode : 0xba\n\u003e cpu MHz : 1200.000\n\u003e cache size : 4096 KB\n\u003e physical id : 0\n\u003e siblings : 2\n\u003e core id : 1\n\u003e cpu cores : 2\n\u003e apicid : 1\n\u003e initial apicid : 1\n\u003e fpu : yes\n\u003e fpu_exception : yes\n\u003e cpuid level : 10\n\u003e wp : yes\n\u003e flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat\n\u003e pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm\n\u003e constant_tsc arch_perfmon pebs bts rep_good nopl aperfmperf pni dtes64\n\u003e monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm lahf_lm ida dtherm\n\u003e tpr_shadow vnmi flexpriority\n\u003e bugs :\n\u003e bogomips : 3193.85\n\u003e clflush size : 64\n\u003e cache_alignment : 64\n\u003e address sizes : 36 bits physical, 48 bits virtual\n\u003e power management:\n\u003e\n\u003e â€”\n\u003e Reply to this email directly or view it on GitHub\n\u003e \u003chttps://github.com/golang/go/issues/10476#issuecomment-98552576\u003e.\n\u003e\n",
	"user": {
		"login": "davecheney",
		"id": 7171,
		"type": "User",
		"site_admin": false
	},
	"created_at": "2015-05-03T23:05:15Z",
	"updated_at": "2015-05-03T23:05:15Z"
}
