Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/sav/ASE/Carry_Look_A-head_Adder/Carry_Look_A_head_adder_testbench_isim_beh.exe -prj /home/sav/ASE/Carry_Look_A-head_Adder/Carry_Look_A_head_adder_testbench_beh.prj work.Carry_Look_A_head_adder_testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/sav/ASE/Carry_Look_A-head_Adder/../../half_adder/half_adder.vhdl" into library work
Parsing VHDL file "/home/sav/ASE/Carry_Look_A-head_Adder/Generator_G_P.vhd" into library work
Parsing VHDL file "/home/sav/ASE/Carry_Look_A-head_Adder/Carry_Look_A-head.vhd" into library work
Parsing VHDL file "/home/sav/ASE/Carry_Look_A-head_Adder/Carry_Look_A_head_Adder.vhd" into library work
Parsing VHDL file "/home/sav/ASE/Carry_Look_A-head_Adder/Carry_Look_A_head_adder_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95856 KB
Fuse CPU Usage: 1020 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture dataflow of entity half_adder [half_adder_default]
Compiling architecture structural of entity Generator_G_P [\Generator_G_P(3)\]
Compiling architecture behavioral of entity Carry_Look_A_head [\Carry_Look_A_head(3)\]
Compiling architecture structural of entity Carry_Look_A_head_Adder [\Carry_Look_A_head_Adder(3)\]
Compiling architecture behavior of entity carry_look_a_head_adder_testbenc...
Time Resolution for simulation is 1ps.
Compiled 12 VHDL Units
Built simulation executable /home/sav/ASE/Carry_Look_A-head_Adder/Carry_Look_A_head_adder_testbench_isim_beh.exe
Fuse Memory Usage: 110384 KB
Fuse CPU Usage: 1090 ms
GCC CPU Usage: 1390 ms
