// Seed: 1918763058
module module_0 (
    output wor id_0,
    input wire id_1,
    input wand id_2,
    input wire id_3,
    input uwire id_4,
    input tri1 id_5,
    output tri1 id_6,
    input tri1 id_7,
    input uwire id_8,
    input wire id_9,
    input supply0 id_10,
    output supply1 id_11,
    input tri id_12,
    output tri id_13,
    output supply1 id_14,
    input tri0 id_15,
    output wor id_16,
    output tri1 id_17,
    output tri id_18,
    input tri0 id_19,
    input supply0 id_20,
    output wand id_21,
    output uwire id_22
);
  assign id_17 = id_12 != 1'b0;
  wire id_24;
  always @(*) id_21 = id_7;
  wire id_25;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output uwire id_2
);
  assign id_2 = id_4;
  wire id_5;
  generate
    assign id_4 = 1;
  endgenerate
  module_0(
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_4,
      id_0,
      id_4,
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_4,
      id_4,
      id_2
  );
endmodule
