$date
	Sat Oct 22 22:17:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#533988
b100 !
1"
#533990
b100 &
b100 %
1$
#533991
0"
#533994
b10 &
b10 %
#533998
b1 &
1#
b1 %
#534002
b0 &
b0 %
0#
0$
#1557761
b11100 !
1"
#1557762
b11100 &
b11100 %
1$
#1557763
0"
#1557766
b1110 &
b1110 %
#1557770
b111 &
b111 %
#1557774
b10110 &
b10110 %
#1557778
b1011 &
b1011 %
#1557782
b100010 &
b100010 %
#1557786
b10001 &
b10001 %
#1557790
b110100 &
b110100 %
#1557794
b11010 &
b11010 %
#1557798
b1101 &
b1101 %
#1557802
b101000 &
b101000 %
#1557806
b10100 &
b10100 %
#1557810
b1010 &
b1010 %
#1557814
b101 &
b101 %
#1557818
b10000 &
b10000 %
#1557822
b1000 &
b1000 %
#1557826
b100 &
b100 %
#1557830
b10 &
b10 %
#1557834
b1 &
b1 %
1#
#1557838
b0 &
0#
b0 %
0$
#2552019
b10000 !
1"
#2552022
b10000 &
b10000 %
1$
#2552023
0"
#2552026
b1000 &
b1000 %
#2552030
b100 &
b100 %
#2552034
b10 &
b10 %
#2552038
b1 &
1#
b1 %
#2552042
b0 &
b0 %
0#
0$
#4500012
