Protel Design System Design Rule Check
PCB File : C:\Users\HELLO MY PC\Documents\GitHub\esp32-c6-gps\gps with esp32-c6\EC200U-PCB.PcbDoc
Date     : 2/21/2024
Time     : 11:40:30 AM

Processing Rule : Clearance Constraint (Gap=0.15mm) (All),(All)
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_1(166.472mm,88.848mm) on Top Layer And Pad U5-30_1(166.472mm,88.223mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_1(166.472mm,88.848mm) on Top Layer And Pad U5-30_3(165.847mm,88.848mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_2(166.472mm,87.598mm) on Top Layer And Pad U5-30_1(166.472mm,88.223mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_2(166.472mm,87.598mm) on Top Layer And Pad U5-30_2(166.472mm,86.973mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_2(166.472mm,87.598mm) on Top Layer And Pad U5-30_4(165.847mm,87.598mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_3(166.472mm,86.348mm) on Top Layer And Pad U5-30_2(166.472mm,86.973mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_3(166.472mm,86.348mm) on Top Layer And Pad U5-30_5(165.847mm,86.348mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_4(165.222mm,88.848mm) on Top Layer And Pad U5-30_3(165.847mm,88.848mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_4(165.222mm,88.848mm) on Top Layer And Pad U5-30_6(165.222mm,88.223mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_4(165.222mm,88.848mm) on Top Layer And Pad U5-30_8(164.597mm,88.848mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_5(165.222mm,87.598mm) on Top Layer And Pad U5-30_4(165.847mm,87.598mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_5(165.222mm,87.598mm) on Top Layer And Pad U5-30_6(165.222mm,88.223mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_5(165.222mm,87.598mm) on Top Layer And Pad U5-30_7(165.222mm,86.973mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_5(165.222mm,87.598mm) on Top Layer And Pad U5-30_9(164.597mm,87.598mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_6(165.222mm,86.348mm) on Top Layer And Pad U5-30_10(164.597mm,86.348mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_6(165.222mm,86.348mm) on Top Layer And Pad U5-30_5(165.847mm,86.348mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_6(165.222mm,86.348mm) on Top Layer And Pad U5-30_7(165.222mm,86.973mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_7(163.972mm,88.848mm) on Top Layer And Pad U5-30_11(163.972mm,88.223mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_7(163.972mm,88.848mm) on Top Layer And Pad U5-30_8(164.597mm,88.848mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_8(163.972mm,87.598mm) on Top Layer And Pad U5-30_11(163.972mm,88.223mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_8(163.972mm,87.598mm) on Top Layer And Pad U5-30_12(163.972mm,86.973mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_8(163.972mm,87.598mm) on Top Layer And Pad U5-30_9(164.597mm,87.598mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_9(163.972mm,86.348mm) on Top Layer And Pad U5-30_10(164.597mm,86.348mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.05mm < 0.15mm) Between Pad U5-29_9(163.972mm,86.348mm) on Top Layer And Pad U5-30_12(163.972mm,86.973mm) on Multi-Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_1(166.472mm,88.223mm) on Multi-Layer And Track (165.847mm,87.598mm)(166.472mm,87.598mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_1(166.472mm,88.223mm) on Multi-Layer And Track (165.889mm,89.431mm)(166.472mm,88.848mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_10(164.597mm,86.348mm) on Multi-Layer And Track (165.022mm,86.548mm)(165.022mm,86.69mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_10(164.597mm,86.348mm) on Multi-Layer And Track (165.022mm,86.548mm)(165.222mm,86.348mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_10(164.597mm,86.348mm) on Multi-Layer And Track (165.022mm,86.69mm)(165.264mm,86.931mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_11(163.972mm,88.223mm) on Multi-Layer And Track (163.972mm,88.848mm)(164.597mm,88.848mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_2(166.472mm,86.973mm) on Multi-Layer And Track (165.847mm,87.598mm)(166.472mm,87.598mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_3(165.847mm,88.848mm) on Multi-Layer And Track (165.18mm,89.431mm)(165.889mm,89.431mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_3(165.847mm,88.848mm) on Multi-Layer And Track (165.889mm,89.431mm)(166.472mm,88.848mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_4(165.847mm,87.598mm) on Multi-Layer And Track (165.764mm,87.598mm)(165.847mm,87.515mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_4(165.847mm,87.598mm) on Multi-Layer And Track (165.847mm,87.515mm)(165.889mm,87.556mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_4(165.847mm,87.598mm) on Multi-Layer And Track (165.847mm,87.598mm)(165.847mm,87.598mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_4(165.847mm,87.598mm) on Multi-Layer And Track (165.847mm,87.598mm)(165.889mm,87.556mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_4(165.847mm,87.598mm) on Multi-Layer And Track (165.847mm,87.598mm)(166.472mm,87.598mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_5(165.847mm,86.348mm) on Multi-Layer And Track (165.022mm,86.548mm)(165.222mm,86.348mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_6(165.222mm,88.223mm) on Multi-Layer And Track (164.797mm,88.023mm)(164.939mm,88.023mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_6(165.222mm,88.223mm) on Multi-Layer And Track (164.939mm,88.023mm)(165.139mm,88.223mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_7(165.222mm,86.973mm) on Multi-Layer And Track (165.022mm,86.548mm)(165.022mm,86.69mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_7(165.222mm,86.973mm) on Multi-Layer And Track (165.022mm,86.548mm)(165.222mm,86.348mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_7(165.222mm,86.973mm) on Multi-Layer And Track (165.022mm,86.69mm)(165.264mm,86.931mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_7(165.222mm,86.973mm) on Multi-Layer And Track (165.264mm,86.931mm)(165.264mm,87.015mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_7(165.222mm,86.973mm) on Multi-Layer And Track (165.264mm,87.015mm)(165.264mm,87.015mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_7(165.222mm,86.973mm) on Multi-Layer And Track (165.264mm,87.015mm)(165.305mm,86.973mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_8(164.597mm,88.848mm) on Multi-Layer And Track (163.972mm,88.848mm)(164.597mm,88.848mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_9(164.597mm,87.598mm) on Multi-Layer And Track (164.797mm,88.023mm)(164.939mm,88.023mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Pad U5-30_9(164.597mm,87.598mm) on Multi-Layer And Track (164.939mm,88.023mm)(165.139mm,88.223mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Region (0 hole(s)) Keep-Out Layer And Track (94.118mm,69.509mm)(94.967mm,70.358mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Region (0 hole(s)) Keep-Out Layer And Track (94.967mm,70.358mm)(95.758mm,70.358mm) on Top Layer 
Rule Violations :52

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad U5-30_1(166.472mm,88.223mm) on Multi-Layer And Track (165.847mm,87.598mm)(166.472mm,87.598mm) on Top Layer Location : [X = 166.464mm][Y = 88.073mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_1(166.472mm,88.223mm) on Multi-Layer And Track (165.889mm,89.431mm)(166.472mm,88.848mm) on Top Layer Location : [X = 166.472mm][Y = 88.373mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_10(164.597mm,86.348mm) on Multi-Layer And Track (165.022mm,86.548mm)(165.022mm,86.69mm) on Top Layer Location : [X = 164.649mm][Y = 86.357mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_10(164.597mm,86.348mm) on Multi-Layer And Track (165.022mm,86.548mm)(165.222mm,86.348mm) on Top Layer Location : [X = 164.649mm][Y = 86.357mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_10(164.597mm,86.348mm) on Multi-Layer And Track (165.022mm,86.69mm)(165.264mm,86.931mm) on Top Layer Location : [X = 164.662mm][Y = 86.396mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_11(163.972mm,88.223mm) on Multi-Layer And Track (163.972mm,88.848mm)(164.597mm,88.848mm) on Top Layer Location : [X = 163.98mm][Y = 88.373mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_2(166.472mm,86.973mm) on Multi-Layer And Track (165.847mm,87.598mm)(166.472mm,87.598mm) on Top Layer Location : [X = 166.464mm][Y = 87.123mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_3(165.847mm,88.848mm) on Multi-Layer And Track (165.18mm,89.431mm)(165.889mm,89.431mm) on Top Layer Location : [X = 165.844mm][Y = 88.977mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_3(165.847mm,88.848mm) on Multi-Layer And Track (165.889mm,89.431mm)(166.472mm,88.848mm) on Top Layer Location : [X = 165.856mm][Y = 88.857mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_4(165.847mm,87.598mm) on Multi-Layer And Track (165.764mm,87.598mm)(165.847mm,87.515mm) on Top Layer Location : [X = 165.847mm][Y = 87.598mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_4(165.847mm,87.598mm) on Multi-Layer And Track (165.847mm,87.515mm)(165.889mm,87.556mm) on Top Layer Location : [X = 165.847mm][Y = 87.598mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_4(165.847mm,87.598mm) on Multi-Layer And Track (165.847mm,87.598mm)(165.847mm,87.598mm) on Top Layer Location : [X = 165.847mm][Y = 87.598mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_4(165.847mm,87.598mm) on Multi-Layer And Track (165.847mm,87.598mm)(165.889mm,87.556mm) on Top Layer Location : [X = 165.847mm][Y = 87.598mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_4(165.847mm,87.598mm) on Multi-Layer And Track (165.847mm,87.598mm)(166.472mm,87.598mm) on Top Layer Location : [X = 165.847mm][Y = 87.598mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_5(165.847mm,86.348mm) on Multi-Layer And Track (165.022mm,86.548mm)(165.222mm,86.348mm) on Top Layer Location : [X = 165.697mm][Y = 86.348mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_6(165.222mm,88.223mm) on Multi-Layer And Track (164.797mm,88.023mm)(164.939mm,88.023mm) on Top Layer Location : [X = 165.222mm][Y = 88.223mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_6(165.222mm,88.223mm) on Multi-Layer And Track (164.939mm,88.023mm)(165.139mm,88.223mm) on Top Layer Location : [X = 165.222mm][Y = 88.223mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_7(165.222mm,86.973mm) on Multi-Layer And Track (165.022mm,86.548mm)(165.022mm,86.69mm) on Top Layer Location : [X = 165.222mm][Y = 86.973mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_7(165.222mm,86.973mm) on Multi-Layer And Track (165.022mm,86.548mm)(165.222mm,86.348mm) on Top Layer Location : [X = 165.213mm][Y = 86.921mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_7(165.222mm,86.973mm) on Multi-Layer And Track (165.022mm,86.69mm)(165.264mm,86.931mm) on Top Layer Location : [X = 165.222mm][Y = 86.973mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_7(165.222mm,86.973mm) on Multi-Layer And Track (165.264mm,86.931mm)(165.264mm,87.015mm) on Top Layer Location : [X = 165.222mm][Y = 86.973mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_7(165.222mm,86.973mm) on Multi-Layer And Track (165.264mm,87.015mm)(165.264mm,87.015mm) on Top Layer Location : [X = 165.222mm][Y = 86.973mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_7(165.222mm,86.973mm) on Multi-Layer And Track (165.264mm,87.015mm)(165.305mm,86.973mm) on Top Layer Location : [X = 165.222mm][Y = 86.973mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_8(164.597mm,88.848mm) on Multi-Layer And Track (163.972mm,88.848mm)(164.597mm,88.848mm) on Top Layer Location : [X = 164.597mm][Y = 88.848mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_9(164.597mm,87.598mm) on Multi-Layer And Track (164.797mm,88.023mm)(164.939mm,88.023mm) on Top Layer Location : [X = 164.606mm][Y = 87.65mm]
   Violation between Short-Circuit Constraint: Between Pad U5-30_9(164.597mm,87.598mm) on Multi-Layer And Track (164.939mm,88.023mm)(165.139mm,88.223mm) on Top Layer Location : [X = 164.645mm][Y = 87.663mm]
Rule Violations :26

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=5mm) (Preferred=0.267mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad H1-MH(95.885mm,47.498mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad H2-MH(173.609mm,128.27mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :2

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (0.241mm < 0.254mm) Between Pad Free-10(121.793mm,112.395mm) on Multi-Layer And Pad Free-14(122.428mm,112.776mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-11(124.206mm,112.903mm) on Multi-Layer And Via (124.359mm,112.548mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-12(123.19mm,112.649mm) on Multi-Layer And Pad Free-13(123.19mm,112.649mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.241mm < 0.254mm) Between Pad Free-12(123.19mm,112.649mm) on Multi-Layer And Via (122.809mm,113.284mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.241mm < 0.254mm) Between Pad Free-13(123.19mm,112.649mm) on Multi-Layer And Via (122.809mm,113.284mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Pad Free-14(122.428mm,112.776mm) on Multi-Layer And Via (122.047mm,113.284mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Pad Free-14(122.428mm,112.776mm) on Multi-Layer And Via (122.809mm,113.284mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.184mm < 0.254mm) Between Pad Free-15(124.079mm,108.585mm) on Multi-Layer And Via (123.444mm,108.331mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-17(119.507mm,110.744mm) on Multi-Layer And Pad Free-19(119.888mm,110.998mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-17(119.507mm,110.744mm) on Multi-Layer And Pad Free-6(119.38mm,111.125mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-17(119.507mm,110.744mm) on Multi-Layer And Pad Free-7(119.761mm,110.363mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.024mm < 0.254mm) Between Pad Free-17(119.507mm,110.744mm) on Multi-Layer And Pad Free-9(118.999mm,110.617mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-18(118.745mm,111.125mm) on Multi-Layer And Pad Free-20(118.872mm,111.506mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Pad Free-18(118.745mm,111.125mm) on Multi-Layer And Pad Free-6(119.38mm,111.125mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.068mm < 0.254mm) Between Pad Free-18(118.745mm,111.125mm) on Multi-Layer And Pad Free-9(118.999mm,110.617mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.024mm < 0.254mm) Between Pad Free-19(119.888mm,110.998mm) on Multi-Layer And Pad Free-6(119.38mm,111.125mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.148mm < 0.254mm) Between Pad Free-19(119.888mm,110.998mm) on Multi-Layer And Pad Free-7(119.761mm,110.363mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.224mm < 0.254mm) Between Pad Free-2(149.352mm,109.093mm) on Multi-Layer And Pad Free-40(150.05mm,108.903mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Pad Free-20(118.872mm,111.506mm) on Multi-Layer And Pad Free-6(119.38mm,111.125mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-20(118.872mm,111.506mm) on Multi-Layer And Pad Free-8(118.618mm,111.887mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Pad Free-21(143.383mm,53.213mm) on Multi-Layer And Pad Free-22(143.764mm,53.721mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Pad Free-21(143.383mm,53.213mm) on Multi-Layer And Pad Free-26(142.875mm,53.594mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.024mm < 0.254mm) Between Pad Free-21(143.383mm,53.213mm) on Multi-Layer And Pad Free-27(142.875mm,53.086mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.148mm < 0.254mm) Between Pad Free-21(143.383mm,53.213mm) on Multi-Layer And Via (143.256mm,53.848mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.068mm < 0.254mm) Between Pad Free-22(143.764mm,53.721mm) on Multi-Layer And Pad Free-23(143.51mm,54.229mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.024mm < 0.254mm) Between Pad Free-22(143.764mm,53.721mm) on Multi-Layer And Via (143.256mm,53.848mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.024mm < 0.254mm) Between Pad Free-23(143.51mm,54.229mm) on Multi-Layer And Pad Free-24(143.002mm,54.356mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-23(143.51mm,54.229mm) on Multi-Layer And Via (143.256mm,53.848mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-24(143.002mm,54.356mm) on Multi-Layer And Pad Free-25(142.748mm,53.975mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.068mm < 0.254mm) Between Pad Free-24(143.002mm,54.356mm) on Multi-Layer And Via (143.256mm,53.848mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-25(142.748mm,53.975mm) on Multi-Layer And Pad Free-26(142.875mm,53.594mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.024mm < 0.254mm) Between Pad Free-25(142.748mm,53.975mm) on Multi-Layer And Via (143.256mm,53.848mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Pad Free-26(142.875mm,53.594mm) on Multi-Layer And Pad Free-27(142.875mm,53.086mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-26(142.875mm,53.594mm) on Multi-Layer And Via (143.256mm,53.848mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Pad Free-28(149.098mm,118.364mm) on Multi-Layer And Pad Free-29(149.479mm,117.856mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Pad Free-28(149.098mm,118.364mm) on Multi-Layer And Pad Free-30(148.717mm,117.856mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.19mm < 0.254mm) Between Pad Free-28(149.098mm,118.364mm) on Multi-Layer And Via (149.775mm,118.498mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Pad Free-29(149.479mm,117.856mm) on Multi-Layer And Pad Free-31(148.971mm,117.475mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.024mm < 0.254mm) Between Pad Free-29(149.479mm,117.856mm) on Multi-Layer And Pad Free-33(149.987mm,117.983mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-29(149.479mm,117.856mm) on Multi-Layer And Pad Free-34(149.352mm,117.475mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.207mm < 0.254mm) Between Pad Free-29(149.479mm,117.856mm) on Multi-Layer And Via (149.775mm,118.498mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-30(148.717mm,117.856mm) on Multi-Layer And Pad Free-31(148.971mm,117.475mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.241mm < 0.254mm) Between Pad Free-30(148.717mm,117.856mm) on Multi-Layer And Pad Free-34(149.352mm,117.475mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-31(148.971mm,117.475mm) on Multi-Layer And Pad Free-34(149.352mm,117.475mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.057mm < 0.254mm) Between Pad Free-33(149.987mm,117.983mm) on Multi-Layer And Via (149.775mm,118.498mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.068mm < 0.254mm) Between Pad Free-35(149.352mm,110.744mm) on Multi-Layer And Pad Free-39(149.606mm,111.252mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Pad Free-36(149.225mm,109.982mm) on Multi-Layer And Pad Free-4(149.86mm,109.982mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.218mm < 0.254mm) Between Pad Free-37(150.368mm,109.474mm) on Multi-Layer And Pad Free-4(149.86mm,109.982mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.154mm < 0.254mm) Between Pad Free-37(150.368mm,109.474mm) on Multi-Layer And Pad Free-40(150.05mm,108.903mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.068mm < 0.254mm) Between Pad Free-38(150.368mm,110.236mm) on Multi-Layer And Pad Free-4(149.86mm,109.982mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.184mm < 0.254mm) Between Pad Free-38(150.368mm,110.236mm) on Multi-Layer And Via (150.114mm,110.871mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Pad Free-39(149.606mm,111.252mm) on Multi-Layer And Via (150.114mm,110.871mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.039mm < 0.254mm) Between Pad Free-41(157.48mm,100.33mm) on Multi-Layer And Pad Free-42(157.861mm,99.949mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-41(157.48mm,100.33mm) on Multi-Layer And Via (157.099mm,100.457mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-41(157.48mm,100.33mm) on Multi-Layer And Via (157.453mm,99.922mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-42(157.861mm,99.949mm) on Multi-Layer And Via (157.453mm,99.922mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-42(157.861mm,99.949mm) on Multi-Layer And Via (157.92mm,99.455mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Pad Free-43(169.545mm,91.948mm) on Multi-Layer And Pad Free-44(169.545mm,91.44mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-43(169.545mm,91.948mm) on Multi-Layer And Via (169.545mm,92.329mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Pad Free-44(169.545mm,91.44mm) on Multi-Layer And Pad Free-45(169.545mm,90.932mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Pad Free-45(169.545mm,90.932mm) on Multi-Layer And Pad Free-46(169.545mm,90.297mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-47(163.957mm,71.374mm) on Multi-Layer And Pad Free-48(164.211mm,70.993mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-47(163.957mm,71.374mm) on Multi-Layer And Pad Free-49(163.83mm,70.993mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-47(163.957mm,71.374mm) on Multi-Layer And Via (164.084mm,71.835mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-48(164.211mm,70.993mm) on Multi-Layer And Pad Free-49(163.83mm,70.993mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-48(164.211mm,70.993mm) on Multi-Layer And Pad Free-50(164.084mm,70.612mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-49(163.83mm,70.993mm) on Multi-Layer And Pad Free-50(164.084mm,70.612mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-50(164.084mm,70.612mm) on Multi-Layer And Pad Free-51(163.83mm,70.231mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.148mm < 0.254mm) Between Pad Free-50(164.084mm,70.612mm) on Multi-Layer And Pad Free-52(164.211mm,69.977mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-51(163.83mm,70.231mm) on Multi-Layer And Pad Free-52(164.211mm,69.977mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-51(163.83mm,70.231mm) on Multi-Layer And Pad Free-53(163.83mm,69.85mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-52(164.211mm,69.977mm) on Multi-Layer And Pad Free-53(163.83mm,69.85mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.11mm < 0.254mm) Between Pad Free-55(112.688mm,107.955mm) on Multi-Layer And Pad Free-57(113.284mm,107.823mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.182mm < 0.254mm) Between Pad Free-55(112.688mm,107.955mm) on Multi-Layer And Pad Free-59(112.228mm,108.458mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.106mm < 0.254mm) Between Pad Free-55(112.688mm,107.955mm) on Multi-Layer And Via (112.141mm,107.696mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.024mm < 0.254mm) Between Pad Free-56(113.411mm,108.331mm) on Multi-Layer And Pad Free-57(113.284mm,107.823mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Pad Free-6(119.38mm,111.125mm) on Multi-Layer And Pad Free-9(118.999mm,110.617mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.068mm < 0.254mm) Between Pad Free-61(124.968mm,114.808mm) on Multi-Layer And Via (124.714mm,114.3mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.148mm < 0.254mm) Between Pad Free-62(125.476mm,114.046mm) on Multi-Layer And Pad Free-63(124.841mm,113.919mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.148mm < 0.254mm) Between Pad Free-62(125.476mm,114.046mm) on Multi-Layer And Pad Free-64(126.111mm,113.919mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-63(124.841mm,113.919mm) on Multi-Layer And Via (124.714mm,114.3mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.068mm < 0.254mm) Between Pad Free-65(102.108mm,72.009mm) on Multi-Layer And Pad Free-66(101.854mm,72.517mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-65(102.108mm,72.009mm) on Multi-Layer And Pad Free-67(101.727mm,71.882mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.241mm < 0.254mm) Between Pad Free-65(102.108mm,72.009mm) on Multi-Layer And Pad Free-68(101.727mm,71.374mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Pad Free-65(102.108mm,72.009mm) on Multi-Layer And Pad Free-69(102.616mm,71.628mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.148mm < 0.254mm) Between Pad Free-66(101.854mm,72.517mm) on Multi-Layer And Pad Free-67(101.727mm,71.882mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Pad Free-67(101.727mm,71.882mm) on Multi-Layer And Pad Free-68(101.727mm,71.374mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Pad Free-68(101.727mm,71.374mm) on Multi-Layer And Pad Free-70(101.727mm,70.866mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.024mm < 0.254mm) Between Pad Free-68(101.727mm,71.374mm) on Multi-Layer And Via (102.235mm,71.247mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.039mm < 0.254mm) Between Pad Free-69(102.616mm,71.628mm) on Multi-Layer And Via (102.235mm,71.247mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.024mm < 0.254mm) Between Pad Free-70(101.727mm,70.866mm) on Multi-Layer And Pad Free-71(102.235mm,70.739mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Pad Free-70(101.727mm,70.866mm) on Multi-Layer And Via (102.235mm,71.247mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Pad Free-71(102.235mm,70.739mm) on Multi-Layer And Via (102.235mm,71.247mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Pad Free-72(108.204mm,51.562mm) on Multi-Layer And Pad Free-75(108.712mm,51.562mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.218mm < 0.254mm) Between Pad Free-72(108.204mm,51.562mm) on Multi-Layer And Pad Free-76(108.712mm,52.07mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-72(108.204mm,51.562mm) on Multi-Layer And Via (108.39mm,51.113mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.184mm < 0.254mm) Between Pad Free-73(108.839mm,50.673mm) on Multi-Layer And Pad Free-74(109.093mm,51.308mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.129mm < 0.254mm) Between Pad Free-73(108.839mm,50.673mm) on Multi-Layer And Via (108.39mm,51.113mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-74(109.093mm,51.308mm) on Multi-Layer And Pad Free-75(108.712mm,51.562mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.229mm < 0.254mm) Between Pad Free-74(109.093mm,51.308mm) on Multi-Layer And Via (108.39mm,51.113mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Pad Free-75(108.712mm,51.562mm) on Multi-Layer And Pad Free-76(108.712mm,52.07mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.052mm < 0.254mm) Between Pad Free-75(108.712mm,51.562mm) on Multi-Layer And Via (108.39mm,51.113mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.068mm < 0.254mm) Between Pad Free-76(108.712mm,52.07mm) on Multi-Layer And Pad Free-77(108.204mm,52.324mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.158mm < 0.254mm) Between Pad L3-(113.244mm,109.855mm) on Multi-Layer And Via (112.522mm,110.363mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (105.156mm,96.139mm) from Top Layer to Bottom Layer And Via (105.791mm,96.139mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Via (109.093mm,65.913mm) from Top Layer to Bottom Layer And Via (109.093mm,66.421mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.024mm < 0.254mm) Between Via (109.093mm,66.421mm) from Top Layer to Bottom Layer And Via (109.22mm,66.929mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Via (109.093mm,67.437mm) from Top Layer to Bottom Layer And Via (109.093mm,67.945mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.024mm < 0.254mm) Between Via (109.093mm,67.437mm) from Top Layer to Bottom Layer And Via (109.22mm,66.929mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.218mm < 0.254mm) Between Via (109.093mm,67.437mm) from Top Layer to Bottom Layer And Via (109.601mm,67.945mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (109.093mm,67.945mm) from Top Layer to Bottom Layer And Via (109.093mm,68.199mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Via (109.093mm,67.945mm) from Top Layer to Bottom Layer And Via (109.601mm,67.945mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (109.093mm,68.199mm) from Top Layer to Bottom Layer And Via (109.093mm,68.834mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.068mm < 0.254mm) Between Via (109.093mm,68.199mm) from Top Layer to Bottom Layer And Via (109.601mm,67.945mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.241mm < 0.254mm) Between Via (109.093mm,68.834mm) from Top Layer to Bottom Layer And Via (109.474mm,69.469mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Via (109.093mm,68.834mm) from Top Layer to Bottom Layer And Via (109.601mm,68.834mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.024mm < 0.254mm) Between Via (109.347mm,69.977mm) from Top Layer to Bottom Layer And Via (109.474mm,69.469mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.148mm < 0.254mm) Between Via (109.474mm,69.469mm) from Top Layer to Bottom Layer And Via (109.601mm,68.834mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.184mm < 0.254mm) Between Via (109.601mm,67.945mm) from Top Layer to Bottom Layer And Via (110.236mm,67.691mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.184mm < 0.254mm) Between Via (109.601mm,67.945mm) from Top Layer to Bottom Layer And Via (110.236mm,68.199mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.148mm < 0.254mm) Between Via (109.601mm,68.834mm) from Top Layer to Bottom Layer And Via (110.236mm,68.707mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (110.236mm,65.913mm) from Top Layer to Bottom Layer And Via (110.236mm,66.548mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.148mm < 0.254mm) Between Via (110.236mm,65.913mm) from Top Layer to Bottom Layer And Via (110.871mm,66.04mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (110.236mm,66.548mm) from Top Layer to Bottom Layer And Via (110.236mm,66.802mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Via (110.236mm,66.548mm) from Top Layer to Bottom Layer And Via (110.236mm,67.056mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (110.236mm,66.548mm) from Top Layer to Bottom Layer And Via (110.871mm,66.548mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (110.236mm,66.802mm) from Top Layer to Bottom Layer And Via (110.236mm,67.056mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.184mm < 0.254mm) Between Via (110.236mm,66.802mm) from Top Layer to Bottom Layer And Via (110.871mm,66.548mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.241mm < 0.254mm) Between Via (110.236mm,66.802mm) from Top Layer to Bottom Layer And Via (110.871mm,67.183mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (110.236mm,67.056mm) from Top Layer to Bottom Layer And Via (110.236mm,67.691mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.148mm < 0.254mm) Between Via (110.236mm,67.056mm) from Top Layer to Bottom Layer And Via (110.871mm,67.183mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Via (110.236mm,67.691mm) from Top Layer to Bottom Layer And Via (110.236mm,68.199mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (110.236mm,67.691mm) from Top Layer to Bottom Layer And Via (110.871mm,67.691mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Via (110.236mm,68.199mm) from Top Layer to Bottom Layer And Via (110.236mm,68.707mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.241mm < 0.254mm) Between Via (110.236mm,68.199mm) from Top Layer to Bottom Layer And Via (110.871mm,68.58mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.148mm < 0.254mm) Between Via (110.236mm,68.707mm) from Top Layer to Bottom Layer And Via (110.871mm,68.58mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (110.236mm,69.596mm) from Top Layer to Bottom Layer And Via (110.363mm,69.85mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.184mm < 0.254mm) Between Via (110.236mm,69.596mm) from Top Layer to Bottom Layer And Via (110.871mm,69.342mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.218mm < 0.254mm) Between Via (110.363mm,69.85mm) from Top Layer to Bottom Layer And Via (110.871mm,69.342mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (110.744mm,84.836mm) from Top Layer to Bottom Layer And Via (110.744mm,85.471mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Via (110.871mm,66.04mm) from Top Layer to Bottom Layer And Via (110.871mm,66.548mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (110.871mm,66.04mm) from Top Layer to Bottom Layer And Via (111.506mm,66.04mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (110.871mm,66.548mm) from Top Layer to Bottom Layer And Via (110.871mm,67.183mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.039mm < 0.254mm) Between Via (110.871mm,66.548mm) from Top Layer to Bottom Layer And Via (111.252mm,66.929mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Via (110.871mm,67.183mm) from Top Layer to Bottom Layer And Via (110.871mm,67.691mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (110.871mm,67.183mm) from Top Layer to Bottom Layer And Via (111.252mm,66.929mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (110.871mm,69.342mm) from Top Layer to Bottom Layer And Via (111.252mm,69.469mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (110.998mm,83.058mm) from Top Layer to Bottom Layer And Via (110.998mm,83.693mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.068mm < 0.254mm) Between Via (111.252mm,69.469mm) from Top Layer to Bottom Layer And Via (111.76mm,69.215mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Via (111.506mm,66.04mm) from Top Layer to Bottom Layer And Via (112.014mm,66.04mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.148mm < 0.254mm) Between Via (111.633mm,67.691mm) from Top Layer to Bottom Layer And Via (111.76mm,68.326mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.024mm < 0.254mm) Between Via (111.633mm,67.691mm) from Top Layer to Bottom Layer And Via (112.141mm,67.564mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (111.76mm,68.326mm) from Top Layer to Bottom Layer And Via (112.141mm,68.453mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.068mm < 0.254mm) Between Via (111.76mm,69.215mm) from Top Layer to Bottom Layer And Via (112.268mm,68.961mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (112.014mm,66.04mm) from Top Layer to Bottom Layer And Via (112.395mm,66.04mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (112.014mm,83.82mm) from Top Layer to Bottom Layer And Via (112.014mm,84.455mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.024mm < 0.254mm) Between Via (112.141mm,68.453mm) from Top Layer to Bottom Layer And Via (112.268mm,68.961mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.148mm < 0.254mm) Between Via (112.268mm,66.802mm) from Top Layer to Bottom Layer And Via (112.903mm,66.929mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.148mm < 0.254mm) Between Via (112.903mm,66.929mm) from Top Layer to Bottom Layer And Via (113.03mm,67.564mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (112.903mm,66.929mm) from Top Layer to Bottom Layer And Via (113.157mm,66.929mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.148mm < 0.254mm) Between Via (113.03mm,67.564mm) from Top Layer to Bottom Layer And Via (113.157mm,66.929mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (113.03mm,67.564mm) from Top Layer to Bottom Layer And Via (113.665mm,67.564mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.024mm < 0.254mm) Between Via (113.157mm,65.913mm) from Top Layer to Bottom Layer And Via (113.665mm,66.04mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Via (113.157mm,66.929mm) from Top Layer to Bottom Layer And Via (113.665mm,66.929mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (113.665mm,66.929mm) from Top Layer to Bottom Layer And Via (113.665mm,67.564mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (113.919mm,77.978mm) from Top Layer to Bottom Layer And Via (113.919mm,78.613mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.068mm < 0.254mm) Between Via (113.919mm,77.978mm) from Top Layer to Bottom Layer And Via (114.427mm,78.232mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.184mm < 0.254mm) Between Via (113.919mm,77.978mm) from Top Layer to Bottom Layer And Via (114.554mm,77.724mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (113.919mm,78.613mm) from Top Layer to Bottom Layer And Via (114.427mm,78.232mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.024mm < 0.254mm) Between Via (114.427mm,78.232mm) from Top Layer to Bottom Layer And Via (114.554mm,77.724mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.184mm < 0.254mm) Between Via (114.427mm,78.232mm) from Top Layer to Bottom Layer And Via (114.681mm,78.867mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.234mm < 0.254mm) Between Via (119.861mm,113.787mm) from Top Layer to Bottom Layer And Via (120.396mm,113.284mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.211mm < 0.254mm) Between Via (119.861mm,113.787mm) from Top Layer to Bottom Layer And Via (120.523mm,114.046mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.218mm < 0.254mm) Between Via (121.285mm,93.98mm) from Top Layer to Bottom Layer And Via (121.793mm,93.472mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.225mm < 0.254mm) Between Via (121.793mm,93.472mm) from Top Layer to Bottom Layer And Via (122.27mm,92.926mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (122.174mm,114.046mm) from Top Layer to Bottom Layer And Via (122.809mm,114.046mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.148mm < 0.254mm) Between Via (122.301mm,66.802mm) from Top Layer to Bottom Layer And Via (122.936mm,66.929mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.105mm < 0.254mm) Between Via (122.58mm,68.343mm) from Top Layer to Bottom Layer And Via (123.063mm,68.707mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (122.58mm,69.943mm) from Top Layer to Bottom Layer And Via (122.682mm,69.469mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Via (122.936mm,66.929mm) from Top Layer to Bottom Layer And Via (122.936mm,67.437mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.175mm < 0.254mm) Between Via (123.444mm,107.656mm) from Top Layer to Bottom Layer And Via (123.444mm,108.331mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (123.698mm,67.564mm) from Top Layer to Bottom Layer And Via (124.079mm,67.564mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (124.079mm,68.834mm) from Top Layer to Bottom Layer And Via (124.333mm,69.215mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.218mm < 0.254mm) Between Via (124.333mm,69.215mm) from Top Layer to Bottom Layer And Via (124.841mm,68.707mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.008mm < 0.254mm) Between Via (124.714mm,81.534mm) from Top Layer to Bottom Layer And Via (124.714mm,82.042mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (124.841mm,68.707mm) from Top Layer to Bottom Layer And Via (125.222mm,69.215mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (125.222mm,69.215mm) from Top Layer to Bottom Layer And Via (125.603mm,68.707mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (125.476mm,67.691mm) from Top Layer to Bottom Layer And Via (125.603mm,68.072mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (125.476mm,81.407mm) from Top Layer to Bottom Layer And Via (125.476mm,82.042mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (125.603mm,68.072mm) from Top Layer to Bottom Layer And Via (125.603mm,68.707mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (125.857mm,85.787mm) from Top Layer to Bottom Layer And Via (125.857mm,85.787mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.184mm < 0.254mm) Between Via (125.984mm,66.802mm) from Top Layer to Bottom Layer And Via (126.238mm,66.167mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (126.238mm,81.407mm) from Top Layer to Bottom Layer And Via (126.238mm,82.042mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (126.619mm,85.787mm) from Top Layer to Bottom Layer And Via (126.619mm,85.787mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.241mm < 0.254mm) Between Via (127.127mm,69.088mm) from Top Layer to Bottom Layer And Via (127.762mm,68.707mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.148mm < 0.254mm) Between Via (127.127mm,81.407mm) from Top Layer to Bottom Layer And Via (127mm,82.042mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (127.254mm,126.238mm) from Top Layer to Bottom Layer And Via (127.254mm,126.238mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.241mm < 0.254mm) Between Via (127.889mm,82.042mm) from Top Layer to Bottom Layer And Via (128.27mm,81.407mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.218mm < 0.254mm) Between Via (128.27mm,81.407mm) from Top Layer to Bottom Layer And Via (128.778mm,81.915mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.148mm < 0.254mm) Between Via (128.905mm,84.582mm) from Top Layer to Bottom Layer And Via (129.54mm,84.709mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.184mm < 0.254mm) Between Via (138.557mm,92.075mm) from Top Layer to Bottom Layer And Via (139.192mm,91.821mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (141.986mm,60.833mm) from Top Layer to Bottom Layer And Via (141.986mm,60.833mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (143.51mm,60.579mm) from Top Layer to Bottom Layer And Via (143.51mm,60.579mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.184mm < 0.254mm) Between Via (144.907mm,86.995mm) from Top Layer to Bottom Layer And Via (145.161mm,86.36mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.142mm < 0.254mm) Between Via (157.099mm,100.457mm) from Top Layer to Bottom Layer And Via (157.453mm,99.922mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.161mm < 0.254mm) Between Via (157.453mm,99.922mm) from Top Layer to Bottom Layer And Via (157.92mm,99.455mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.218mm < 0.254mm) Between Via (167.513mm,53.467mm) from Top Layer to Bottom Layer And Via (168.021mm,52.959mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.068mm < 0.254mm) Between Via (171.577mm,59.055mm) from Top Layer to Bottom Layer And Via (171.831mm,58.547mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.135mm < 0.254mm) Between Via (93.726mm,132.334mm) from Top Layer to Bottom Layer And Via (94.361mm,132.334mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (94.361mm,132.334mm) from Top Layer to Bottom Layer And Via (94.615mm,132.334mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
Rule Violations :210

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad D10-1(151.161mm,115.316mm) on Bottom Layer And Pad D10-2(151.861mm,115.316mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D10-1(151.161mm,115.316mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D10-2(151.861mm,115.316mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad D1-1(123.794mm,82.296mm) on Top Layer And Pad D1-2(123.094mm,82.296mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D1-1(123.794mm,82.296mm) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad D11-1(151.161mm,116.459mm) on Bottom Layer And Pad D11-2(151.861mm,116.459mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D11-1(151.161mm,116.459mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D11-2(151.861mm,116.459mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D1-2(123.094mm,82.296mm) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad D13-1(169.291mm,55.372mm) on Bottom Layer And Pad D13-2(169.291mm,54.672mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D13-1(169.291mm,55.372mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D13-2(169.291mm,54.672mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad D14-1(172.085mm,55.341mm) on Bottom Layer And Pad D14-2(172.085mm,54.641mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D14-1(172.085mm,55.341mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D14-2(172.085mm,54.641mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad D15-1(170.688mm,55.372mm) on Bottom Layer And Pad D15-2(170.688mm,54.672mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D15-1(170.688mm,55.372mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D15-2(170.688mm,54.672mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad D17-1(103.982mm,102.489mm) on Top Layer And Pad D17-2(103.282mm,102.489mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D17-1(103.982mm,102.489mm) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D17-2(103.282mm,102.489mm) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad D18-1(103.982mm,101.346mm) on Top Layer And Pad D18-2(103.282mm,101.346mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D18-1(103.982mm,101.346mm) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D18-2(103.282mm,101.346mm) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad D19-1(103.951mm,100.076mm) on Top Layer And Pad D19-2(103.251mm,100.076mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D19-1(103.951mm,100.076mm) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D19-2(103.251mm,100.076mm) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad D2-1(126.396mm,94.742mm) on Top Layer And Pad D2-2(127.096mm,94.742mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D2-1(126.396mm,94.742mm) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D2-2(127.096mm,94.742mm) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad D4-1(123.794mm,78.994mm) on Top Layer And Pad D4-2(123.094mm,78.994mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D4-1(123.794mm,78.994mm) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D4-2(123.094mm,78.994mm) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad D5-1(123.794mm,76.708mm) on Top Layer And Pad D5-2(123.094mm,76.708mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D5-1(123.794mm,76.708mm) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D5-2(123.094mm,76.708mm) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad D6-1(123.794mm,74.422mm) on Top Layer And Pad D6-2(123.094mm,74.422mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D6-1(123.794mm,74.422mm) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D6-2(123.094mm,74.422mm) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad D7-1(123.794mm,80.772mm) on Top Layer And Pad D7-2(123.094mm,80.772mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D7-1(123.794mm,80.772mm) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D7-2(123.094mm,80.772mm) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad D8-1(147.701mm,110.998mm) on Bottom Layer And Pad D8-2(148.401mm,110.998mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D8-1(147.701mm,110.998mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D8-2(148.401mm,110.998mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad D9-1(147.605mm,113.284mm) on Bottom Layer And Pad D9-2(148.305mm,113.284mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D9-1(147.605mm,113.284mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D9-2(148.305mm,113.284mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MICRO SD1-1(158.937mm,117.439mm) on Top Layer And Pad MICRO SD1-2(158.937mm,116.339mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MICRO SD1-10(159.437mm,107.439mm) on Top Layer And Pad MICRO SD1-CD(158.937mm,108.639mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MICRO SD1-2(158.937mm,116.339mm) on Top Layer And Pad MICRO SD1-3(158.937mm,115.239mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MICRO SD1-3(158.937mm,115.239mm) on Top Layer And Pad MICRO SD1-4(158.937mm,114.139mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MICRO SD1-4(158.937mm,114.139mm) on Top Layer And Pad MICRO SD1-5(158.937mm,113.039mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MICRO SD1-5(158.937mm,113.039mm) on Top Layer And Pad MICRO SD1-6(158.937mm,111.939mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MICRO SD1-6(158.937mm,111.939mm) on Top Layer And Pad MICRO SD1-7(158.937mm,110.839mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MICRO SD1-7(158.937mm,110.839mm) on Top Layer And Pad MICRO SD1-8(158.937mm,109.739mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MICRO SD1-8(158.937mm,109.739mm) on Top Layer And Pad MICRO SD1-CD(158.937mm,108.639mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Pad R16-1(150.795mm,70.358mm) on Top Layer And Pad R28-1(150.795mm,72.136mm) on Top Layer [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Pad R16-2(148.925mm,70.358mm) on Top Layer And Pad R28-2(148.925mm,72.136mm) on Top Layer [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Pad R20-1(126.319mm,115.316mm) on Bottom Layer And Pad R25-2(126.192mm,117.094mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Pad R20-2(128.189mm,115.316mm) on Bottom Layer And Pad R25-1(128.062mm,117.094mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Pad R37-1(152.573mm,107.569mm) on Bottom Layer And Pad R38-1(152.446mm,105.791mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Pad R37-2(150.703mm,107.569mm) on Bottom Layer And Pad R38-2(150.576mm,105.791mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-1(170.942mm,94.843mm) on Top Layer And Pad U5-2(169.672mm,94.843mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-10(159.512mm,94.843mm) on Top Layer And Pad U5-11(158.242mm,94.843mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-10(159.512mm,94.843mm) on Top Layer And Pad U5-9(160.782mm,94.843mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-11(158.242mm,94.843mm) on Top Layer And Pad U5-12(156.972mm,94.843mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-12(156.972mm,94.843mm) on Top Layer And Pad U5-13(155.702mm,94.843mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-13(155.702mm,94.843mm) on Top Layer And Pad U5-14(154.432mm,94.843mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-15(154.432mm,77.343mm) on Top Layer And Pad U5-16(155.702mm,77.343mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-16(155.702mm,77.343mm) on Top Layer And Pad U5-17(156.972mm,77.343mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-17(156.972mm,77.343mm) on Top Layer And Pad U5-18(158.242mm,77.343mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-18(158.242mm,77.343mm) on Top Layer And Pad U5-19(159.512mm,77.343mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-19(159.512mm,77.343mm) on Top Layer And Pad U5-20(160.782mm,77.343mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-2(169.672mm,94.843mm) on Top Layer And Pad U5-3(168.402mm,94.843mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-20(160.782mm,77.343mm) on Top Layer And Pad U5-21(162.052mm,77.343mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-21(162.052mm,77.343mm) on Top Layer And Pad U5-22(163.322mm,77.343mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-22(163.322mm,77.343mm) on Top Layer And Pad U5-23(164.592mm,77.343mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-23(164.592mm,77.343mm) on Top Layer And Pad U5-24(165.862mm,77.343mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-24(165.862mm,77.343mm) on Top Layer And Pad U5-25(167.132mm,77.343mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-25(167.132mm,77.343mm) on Top Layer And Pad U5-26(168.402mm,77.343mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-26(168.402mm,77.343mm) on Top Layer And Pad U5-27(169.672mm,77.343mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-27(169.672mm,77.343mm) on Top Layer And Pad U5-28(170.942mm,77.343mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U5-29_1(166.472mm,88.848mm) on Top Layer And Pad U5-29_2(166.472mm,87.598mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U5-29_1(166.472mm,88.848mm) on Top Layer And Pad U5-29_4(165.222mm,88.848mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U5-29_2(166.472mm,87.598mm) on Top Layer And Pad U5-29_3(166.472mm,86.348mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U5-29_2(166.472mm,87.598mm) on Top Layer And Pad U5-29_5(165.222mm,87.598mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U5-29_3(166.472mm,86.348mm) on Top Layer And Pad U5-29_6(165.222mm,86.348mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U5-29_4(165.222mm,88.848mm) on Top Layer And Pad U5-29_5(165.222mm,87.598mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U5-29_4(165.222mm,88.848mm) on Top Layer And Pad U5-29_7(163.972mm,88.848mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U5-29_5(165.222mm,87.598mm) on Top Layer And Pad U5-29_6(165.222mm,86.348mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U5-29_5(165.222mm,87.598mm) on Top Layer And Pad U5-29_8(163.972mm,87.598mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U5-29_6(165.222mm,86.348mm) on Top Layer And Pad U5-29_9(163.972mm,86.348mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U5-29_7(163.972mm,88.848mm) on Top Layer And Pad U5-29_8(163.972mm,87.598mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U5-29_8(163.972mm,87.598mm) on Top Layer And Pad U5-29_9(163.972mm,86.348mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-3(168.402mm,94.843mm) on Top Layer And Pad U5-4(167.132mm,94.843mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-4(167.132mm,94.843mm) on Top Layer And Pad U5-5(165.862mm,94.843mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-5(165.862mm,94.843mm) on Top Layer And Pad U5-6(164.592mm,94.843mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-6(164.592mm,94.843mm) on Top Layer And Pad U5-7(163.322mm,94.843mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-7(163.322mm,94.843mm) on Top Layer And Pad U5-8(162.052mm,94.843mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U5-8(162.052mm,94.843mm) on Top Layer And Pad U5-9(160.782mm,94.843mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-1(165.43mm,99.564mm) on Top Layer And Pad U6-2(165.43mm,100.214mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-10(165.43mm,105.414mm) on Top Layer And Pad U6-9(165.43mm,104.764mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-11(159.69mm,105.414mm) on Top Layer And Pad U6-12(159.69mm,104.764mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-12(159.69mm,104.764mm) on Top Layer And Pad U6-13(159.69mm,104.114mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-13(159.69mm,104.114mm) on Top Layer And Pad U6-14(159.69mm,103.464mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-14(159.69mm,103.464mm) on Top Layer And Pad U6-15(159.69mm,102.814mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-15(159.69mm,102.814mm) on Top Layer And Pad U6-16(159.69mm,102.164mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-16(159.69mm,102.164mm) on Top Layer And Pad U6-17(159.69mm,101.514mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-17(159.69mm,101.514mm) on Top Layer And Pad U6-18(159.69mm,100.864mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-18(159.69mm,100.864mm) on Top Layer And Pad U6-19(159.69mm,100.214mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-19(159.69mm,100.214mm) on Top Layer And Pad U6-20(159.69mm,99.564mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-2(165.43mm,100.214mm) on Top Layer And Pad U6-3(165.43mm,100.864mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-3(165.43mm,100.864mm) on Top Layer And Pad U6-4(165.43mm,101.514mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-4(165.43mm,101.514mm) on Top Layer And Pad U6-5(165.43mm,102.164mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-5(165.43mm,102.164mm) on Top Layer And Pad U6-6(165.43mm,102.814mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-6(165.43mm,102.814mm) on Top Layer And Pad U6-7(165.43mm,103.464mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-7(165.43mm,103.464mm) on Top Layer And Pad U6-8(165.43mm,104.114mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U6-8(165.43mm,104.114mm) on Top Layer And Pad U6-9(165.43mm,104.764mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.254mm) Between Pad USB1-A1_B12(167.361mm,51.105mm) on Top Layer And Pad USB1-SH1(166.241mm,50.535mm) on Multi-Layer [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.254mm) Between Pad USB1-B1_A12(173.761mm,51.105mm) on Top Layer And Pad USB1-SH2(174.881mm,50.535mm) on Multi-Layer [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.254mm) Between Pad USB2-A1_B12(99.114mm,102.799mm) on Top Layer And Pad USB2-SH1(98.544mm,103.919mm) on Multi-Layer [Top Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.254mm) Between Pad USB2-B1_A12(99.114mm,96.399mm) on Top Layer And Pad USB2-SH2(98.544mm,95.279mm) on Multi-Layer [Top Solder] Mask Sliver [0.092mm]
Rule Violations :123

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (132.517mm,129.283mm) on Bottom Overlay And Pad LED1-1(133.721mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (132.517mm,129.283mm) on Bottom Overlay And Pad LED1-1(133.721mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (132.517mm,129.283mm) on Bottom Overlay And Pad LED1-2(131.318mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (132.517mm,129.283mm) on Bottom Overlay And Pad LED1-2(131.318mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (137.597mm,129.283mm) on Bottom Overlay And Pad LED2-1(138.801mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (137.597mm,129.283mm) on Bottom Overlay And Pad LED2-1(138.801mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (137.597mm,129.283mm) on Bottom Overlay And Pad LED2-2(136.398mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (137.597mm,129.283mm) on Bottom Overlay And Pad LED2-2(136.398mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (142.423mm,129.283mm) on Bottom Overlay And Pad NET STATUS1-1(143.627mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (142.423mm,129.283mm) on Bottom Overlay And Pad NET STATUS1-1(143.627mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (142.423mm,129.283mm) on Bottom Overlay And Pad NET STATUS1-2(141.224mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (142.423mm,129.283mm) on Bottom Overlay And Pad NET STATUS1-2(141.224mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (147.376mm,129.283mm) on Bottom Overlay And Pad STATUS1-1(148.58mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (147.376mm,129.283mm) on Bottom Overlay And Pad STATUS1-1(148.58mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (147.376mm,129.283mm) on Bottom Overlay And Pad STATUS1-2(146.177mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (147.376mm,129.283mm) on Bottom Overlay And Pad STATUS1-2(146.177mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (151.948mm,129.283mm) on Bottom Overlay And Pad NET MODE1-1(153.152mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (151.948mm,129.283mm) on Bottom Overlay And Pad NET MODE1-1(153.152mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (151.948mm,129.283mm) on Bottom Overlay And Pad NET MODE1-2(150.749mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (151.948mm,129.283mm) on Bottom Overlay And Pad NET MODE1-2(150.749mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (156.901mm,129.283mm) on Bottom Overlay And Pad ESP STATUS1-1(158.105mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (156.901mm,129.283mm) on Bottom Overlay And Pad ESP STATUS1-1(158.105mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (156.901mm,129.283mm) on Bottom Overlay And Pad ESP STATUS1-2(155.702mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (156.901mm,129.283mm) on Bottom Overlay And Pad ESP STATUS1-2(155.702mm,129.286mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Arc (166.75mm,99.564mm) on Top Overlay And Pad C12-2(167.629mm,98.933mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C10-1(121.147mm,111.125mm) on Bottom Layer And Track (122.047mm,110.575mm)(122.047mm,111.675mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C10-2(122.947mm,111.125mm) on Bottom Layer And Track (122.047mm,110.575mm)(122.047mm,111.675mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C1-1(101.727mm,61.838mm) on Bottom Layer And Track (101.177mm,62.738mm)(102.277mm,62.738mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C11-1(167.016mm,91.948mm) on Bottom Layer And Track (166.116mm,91.398mm)(166.116mm,92.498mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C11-2(165.216mm,91.948mm) on Bottom Layer And Track (166.116mm,91.398mm)(166.116mm,92.498mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C1-2(101.727mm,63.638mm) on Bottom Layer And Track (101.177mm,62.738mm)(102.277mm,62.738mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C12-1(169.429mm,98.933mm) on Top Layer And Track (168.529mm,98.383mm)(168.529mm,99.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C12-2(167.629mm,98.933mm) on Top Layer And Track (168.529mm,98.383mm)(168.529mm,99.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C13-1(171.439mm,100.457mm) on Top Layer And Track (172.339mm,99.907mm)(172.339mm,101.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C13-2(173.239mm,100.457mm) on Top Layer And Track (172.339mm,99.907mm)(172.339mm,101.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C14-1(140.081mm,85.46mm) on Top Layer And Track (139.531mm,86.36mm)(140.631mm,86.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C14-2(140.081mm,87.26mm) on Top Layer And Track (139.531mm,86.36mm)(140.631mm,86.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C16-1(161.66mm,97.155mm) on Bottom Layer And Track (162.56mm,96.605mm)(162.56mm,97.705mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C16-2(163.46mm,97.155mm) on Bottom Layer And Track (162.56mm,96.605mm)(162.56mm,97.705mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad C17-1(156.094mm,101.981mm) on Bottom Layer And Text "C17" (157.978mm,101.731mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C17-1(156.094mm,101.981mm) on Bottom Layer And Track (155.194mm,101.431mm)(155.194mm,102.531mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C17-2(154.294mm,101.981mm) on Bottom Layer And Track (155.194mm,101.431mm)(155.194mm,102.531mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C18-1(161.914mm,59.69mm) on Top Layer And Track (162.814mm,59.14mm)(162.814mm,60.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C18-2(163.714mm,59.69mm) on Top Layer And Track (162.814mm,59.14mm)(162.814mm,60.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C19-1(161.914mm,57.15mm) on Top Layer And Track (162.814mm,56.6mm)(162.814mm,57.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C19-2(163.714mm,57.15mm) on Top Layer And Track (162.814mm,56.6mm)(162.814mm,57.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C20-1(171.704mm,65.648mm) on Top Layer And Track (171.154mm,66.548mm)(172.254mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C20-2(171.704mm,67.448mm) on Top Layer And Track (171.154mm,66.548mm)(172.254mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C2-1(112.533mm,50.419mm) on Top Layer And Track (111.633mm,49.869mm)(111.633mm,50.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C21-1(171.704mm,69.458mm) on Top Layer And Track (171.154mm,70.358mm)(172.254mm,70.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C21-2(171.704mm,71.258mm) on Top Layer And Track (171.154mm,70.358mm)(172.254mm,70.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C2-2(110.733mm,50.419mm) on Top Layer And Track (111.633mm,49.869mm)(111.633mm,50.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C22-1(121.169mm,58.42mm) on Bottom Layer And Track (120.269mm,57.87mm)(120.269mm,58.97mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C22-2(119.369mm,58.42mm) on Bottom Layer And Track (120.269mm,57.87mm)(120.269mm,58.97mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C23-1(116.216mm,58.547mm) on Bottom Layer And Track (115.316mm,57.997mm)(115.316mm,59.097mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C23-2(114.416mm,58.547mm) on Bottom Layer And Track (115.316mm,57.997mm)(115.316mm,59.097mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C24-1(115.57mm,98.795mm) on Top Layer And Track (115.02mm,99.695mm)(116.12mm,99.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C24-2(115.57mm,100.595mm) on Top Layer And Track (115.02mm,99.695mm)(116.12mm,99.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C3-1(116.851mm,50.419mm) on Top Layer And Track (115.951mm,49.869mm)(115.951mm,50.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C3-2(115.051mm,50.419mm) on Top Layer And Track (115.951mm,49.869mm)(115.951mm,50.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C6-1(148.728mm,57.658mm) on Top Layer And Track (147.828mm,57.108mm)(147.828mm,58.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C6-2(146.928mm,57.658mm) on Top Layer And Track (147.828mm,57.108mm)(147.828mm,58.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C8-1(115.559mm,110.49mm) on Bottom Layer And Track (116.459mm,109.94mm)(116.459mm,111.04mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C8-2(117.359mm,110.49mm) on Bottom Layer And Track (116.459mm,109.94mm)(116.459mm,111.04mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad D1-1(123.794mm,82.296mm) on Top Layer And Track (123.237mm,83.033mm)(129.333mm,83.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad D1-2(123.094mm,82.296mm) on Top Layer And Track (123.237mm,83.033mm)(129.333mm,83.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad D13-1(169.291mm,55.372mm) on Bottom Layer And Text "D13" (169.154mm,55.884mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad D14-1(172.085mm,55.341mm) on Bottom Layer And Text "D14" (173.218mm,55.884mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad D15-1(170.688mm,55.372mm) on Bottom Layer And Text "D15" (171.313mm,55.884mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad D3-A(96.349mm,110.534mm) on Top Layer And Track (95.402mm,107.464mm)(95.402mm,110.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad D3-A(96.349mm,110.534mm) on Top Layer And Track (96.349mm,108.222mm)(96.349mm,109.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D3-A(96.349mm,110.534mm) on Top Layer And Track (97.282mm,107.477mm)(97.282mm,110.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad D3-K(96.349mm,107.434mm) on Top Layer And Track (95.402mm,107.464mm)(95.402mm,110.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad D3-K(96.349mm,107.434mm) on Top Layer And Track (96.349mm,108.222mm)(96.349mm,109.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D3-K(96.349mm,107.434mm) on Top Layer And Track (97.282mm,107.477mm)(97.282mm,110.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad D4-1(123.794mm,78.994mm) on Top Layer And Text "D4" (123.027mm,77.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad D4-2(123.094mm,78.994mm) on Top Layer And Text "D4" (123.027mm,77.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad D5-1(123.794mm,76.708mm) on Top Layer And Text "D5" (123.154mm,75.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad D5-2(123.094mm,76.708mm) on Top Layer And Text "D5" (123.154mm,75.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad D6-1(123.794mm,74.422mm) on Top Layer And Text "D6" (123.027mm,73.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad D6-2(123.094mm,74.422mm) on Top Layer And Text "D6" (123.027mm,73.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad D7-1(123.794mm,80.772mm) on Top Layer And Text "D7" (123.027mm,79.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad D7-2(123.094mm,80.772mm) on Top Layer And Text "D7" (123.027mm,79.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ESP STATUS1-2(155.702mm,129.286mm) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad F1-1(156.572mm,46.355mm) on Top Layer And Track (153.437mm,45.265mm)(156.697mm,45.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad F1-1(156.572mm,46.355mm) on Top Layer And Track (153.437mm,47.445mm)(156.697mm,47.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad F1-2(153.562mm,46.355mm) on Top Layer And Track (153.437mm,45.265mm)(156.697mm,45.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad F1-2(153.562mm,46.355mm) on Top Layer And Track (153.437mm,47.445mm)(156.697mm,47.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad F2-1(168.891mm,60.071mm) on Top Layer And Track (165.756mm,58.981mm)(169.016mm,58.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad F2-1(168.891mm,60.071mm) on Top Layer And Track (165.756mm,61.161mm)(169.016mm,61.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad F2-2(165.881mm,60.071mm) on Top Layer And Track (165.756mm,58.981mm)(169.016mm,58.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad F2-2(165.881mm,60.071mm) on Top Layer And Track (165.756mm,61.161mm)(169.016mm,61.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad F3-1(112.141mm,97.936mm) on Top Layer And Track (111.051mm,97.811mm)(111.051mm,101.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad F3-1(112.141mm,97.936mm) on Top Layer And Track (113.231mm,97.811mm)(113.231mm,101.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad F3-2(112.141mm,100.946mm) on Top Layer And Track (111.051mm,97.811mm)(111.051mm,101.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad F3-2(112.141mm,100.946mm) on Top Layer And Track (113.231mm,97.811mm)(113.231mm,101.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad Free-10(121.793mm,112.395mm) on Multi-Layer And Track (122.047mm,110.575mm)(122.047mm,111.675mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad Free-33(149.987mm,117.983mm) on Multi-Layer And Track (150.465mm,118.363mm)(152.465mm,118.363mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad GNSS ANT1-1(110.2mm,47.262mm) on Top Layer And Track (110.375mm,45.962mm)(110.825mm,45.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad GNSS ANT1-1(110.2mm,47.262mm) on Top Layer And Track (110.375mm,48.562mm)(112.975mm,48.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad GNSS ANT1-2(113.15mm,47.262mm) on Top Layer And Track (110.375mm,48.562mm)(112.975mm,48.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad GNSS ANT1-2(113.15mm,47.262mm) on Top Layer And Track (112.525mm,45.962mm)(112.975mm,45.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad GNSS ANT1-3(111.675mm,45.737mm) on Top Layer And Track (110.375mm,45.962mm)(110.825mm,45.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad GNSS ANT1-3(111.675mm,45.737mm) on Top Layer And Track (112.525mm,45.962mm)(112.975mm,45.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(131.318mm,129.286mm) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(136.398mm,129.286mm) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MAIN ANT1-2(95.758mm,70.358mm) on Top Layer And Track (95.417mm,70.179mm)(95.417mm,87.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MAIN ANT1-5(97.917mm,57.023mm) on Top Layer And Track (100.417mm,56.329mm)(100.417mm,87.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MAIN ANT1-5(97.917mm,57.023mm) on Top Layer And Track (95.417mm,56.329mm)(95.417mm,64.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad NET MODE1-2(150.749mm,129.286mm) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad NET STATUS1-2(141.224mm,129.286mm) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad POWER SW1-1(129.612mm,84.887mm) on Top Layer And Track (129.333mm,83.083mm)(129.333mm,84.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad POWER SW1-1(129.612mm,84.887mm) on Top Layer And Track (129.333mm,85.674mm)(129.333mm,86.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad POWER SW1-2(122.958mm,84.887mm) on Top Layer And Track (123.237mm,83.083mm)(123.237mm,84.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad POWER SW1-2(122.958mm,84.887mm) on Top Layer And Track (123.237mm,85.674mm)(123.237mm,86.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q3-1(139.959mm,109.093mm) on Bottom Layer And Track (139.383mm,109.367mm)(139.383mm,110.819mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q3-1(139.959mm,109.093mm) on Bottom Layer And Track (140.454mm,109.367mm)(141.364mm,109.367mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q3-2(141.859mm,109.093mm) on Bottom Layer And Track (140.454mm,109.367mm)(141.364mm,109.367mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q3-2(141.859mm,109.093mm) on Bottom Layer And Track (142.435mm,109.367mm)(142.435mm,110.819mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q3-3(140.909mm,111.093mm) on Bottom Layer And Track (139.383mm,110.819mm)(140.414mm,110.819mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q3-3(140.909mm,111.093mm) on Bottom Layer And Track (141.404mm,110.819mm)(142.435mm,110.819mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q4-1(133.853mm,95.885mm) on Top Layer And Track (132.448mm,95.611mm)(133.358mm,95.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q4-1(133.853mm,95.885mm) on Top Layer And Track (134.429mm,94.159mm)(134.429mm,95.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q4-2(131.953mm,95.885mm) on Top Layer And Track (131.377mm,94.159mm)(131.377mm,95.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q4-2(131.953mm,95.885mm) on Top Layer And Track (132.448mm,95.611mm)(133.358mm,95.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q4-3(132.903mm,93.885mm) on Top Layer And Track (131.377mm,94.159mm)(132.408mm,94.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q4-3(132.903mm,93.885mm) on Top Layer And Track (133.398mm,94.159mm)(134.429mm,94.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q5-1(150.749mm,68.326mm) on Top Layer And Track (149.344mm,68.052mm)(150.254mm,68.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q5-1(150.749mm,68.326mm) on Top Layer And Track (151.325mm,66.6mm)(151.325mm,68.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q5-2(148.849mm,68.326mm) on Top Layer And Track (148.273mm,66.6mm)(148.273mm,68.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q5-2(148.849mm,68.326mm) on Top Layer And Track (149.344mm,68.052mm)(150.254mm,68.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q5-3(149.799mm,66.326mm) on Top Layer And Track (148.273mm,66.6mm)(149.304mm,66.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q5-3(149.799mm,66.326mm) on Top Layer And Track (150.294mm,66.6mm)(151.325mm,66.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q6-1(150.871mm,75.946mm) on Top Layer And Track (149.466mm,75.672mm)(150.376mm,75.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q6-1(150.871mm,75.946mm) on Top Layer And Track (151.447mm,74.22mm)(151.447mm,75.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q6-2(148.971mm,75.946mm) on Top Layer And Track (148.395mm,74.22mm)(148.395mm,75.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q6-2(148.971mm,75.946mm) on Top Layer And Track (149.466mm,75.672mm)(150.376mm,75.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q6-3(149.921mm,73.946mm) on Top Layer And Track (148.395mm,74.22mm)(149.426mm,74.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad Q6-3(149.921mm,73.946mm) on Top Layer And Track (148.86mm,73.026mm)(150.86mm,73.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q6-3(149.921mm,73.946mm) on Top Layer And Track (150.416mm,74.22mm)(151.447mm,74.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q7-1(150.876mm,80.391mm) on Top Layer And Track (149.471mm,80.117mm)(150.381mm,80.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q7-1(150.876mm,80.391mm) on Top Layer And Track (151.452mm,78.665mm)(151.452mm,80.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q7-2(148.976mm,80.391mm) on Top Layer And Track (148.4mm,78.665mm)(148.4mm,80.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q7-2(148.976mm,80.391mm) on Top Layer And Track (149.471mm,80.117mm)(150.381mm,80.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q7-3(149.926mm,78.391mm) on Top Layer And Track (148.4mm,78.665mm)(149.431mm,78.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q7-3(149.926mm,78.391mm) on Top Layer And Track (150.421mm,78.665mm)(151.452mm,78.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R10-1(150.576mm,58.547mm) on Top Layer And Track (150.511mm,57.657mm)(152.511mm,57.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R10-1(150.576mm,58.547mm) on Top Layer And Track (150.511mm,59.437mm)(152.511mm,59.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R10-2(152.446mm,58.547mm) on Top Layer And Track (150.511mm,57.657mm)(152.511mm,57.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R10-2(152.446mm,58.547mm) on Top Layer And Track (150.511mm,59.437mm)(152.511mm,59.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R1-1(131.145mm,113.157mm) on Bottom Layer And Track (131.08mm,112.267mm)(133.08mm,112.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R1-1(131.145mm,113.157mm) on Bottom Layer And Track (131.08mm,114.047mm)(133.08mm,114.047mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R11-1(161.498mm,51.435mm) on Top Layer And Track (161.433mm,50.545mm)(163.433mm,50.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R11-1(161.498mm,51.435mm) on Top Layer And Track (161.433mm,52.325mm)(163.433mm,52.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R11-2(163.368mm,51.435mm) on Top Layer And Track (161.433mm,50.545mm)(163.433mm,50.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R11-2(163.368mm,51.435mm) on Top Layer And Track (161.433mm,52.325mm)(163.433mm,52.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R1-2(133.015mm,113.157mm) on Bottom Layer And Track (131.08mm,112.267mm)(133.08mm,112.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R1-2(133.015mm,113.157mm) on Bottom Layer And Track (131.08mm,114.047mm)(133.08mm,114.047mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R12-1(139.273mm,105.156mm) on Bottom Layer And Track (139.208mm,104.266mm)(141.208mm,104.266mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R12-1(139.273mm,105.156mm) on Bottom Layer And Track (139.208mm,106.046mm)(141.208mm,106.046mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R12-2(141.143mm,105.156mm) on Bottom Layer And Track (139.208mm,104.266mm)(141.208mm,104.266mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R12-2(141.143mm,105.156mm) on Bottom Layer And Track (139.208mm,106.046mm)(141.208mm,106.046mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R13-1(166.07mm,57.023mm) on Top Layer And Track (166.005mm,56.133mm)(168.005mm,56.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R13-1(166.07mm,57.023mm) on Top Layer And Track (166.005mm,57.913mm)(168.005mm,57.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R13-2(167.94mm,57.023mm) on Top Layer And Track (166.005mm,56.133mm)(168.005mm,56.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R13-2(167.94mm,57.023mm) on Top Layer And Track (166.005mm,57.913mm)(168.005mm,57.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R14-1(141.27mm,102.743mm) on Bottom Layer And Track (139.335mm,101.853mm)(141.335mm,101.853mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R14-1(141.27mm,102.743mm) on Bottom Layer And Track (139.335mm,103.633mm)(141.335mm,103.633mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R14-2(139.4mm,102.743mm) on Bottom Layer And Track (139.335mm,101.853mm)(141.335mm,101.853mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R14-2(139.4mm,102.743mm) on Bottom Layer And Track (139.335mm,103.633mm)(141.335mm,103.633mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R15-1(152.573mm,62.23mm) on Top Layer And Track (150.638mm,61.34mm)(152.638mm,61.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R15-1(152.573mm,62.23mm) on Top Layer And Track (150.638mm,63.12mm)(152.638mm,63.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R15-2(150.703mm,62.23mm) on Top Layer And Track (150.638mm,61.34mm)(152.638mm,61.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R15-2(150.703mm,62.23mm) on Top Layer And Track (150.638mm,63.12mm)(152.638mm,63.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R16-1(150.795mm,70.358mm) on Top Layer And Track (148.86mm,69.468mm)(150.86mm,69.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R16-1(150.795mm,70.358mm) on Top Layer And Track (148.86mm,71.246mm)(150.86mm,71.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R16-1(150.795mm,70.358mm) on Top Layer And Track (148.86mm,71.248mm)(150.86mm,71.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R16-2(148.925mm,70.358mm) on Top Layer And Track (148.86mm,69.468mm)(150.86mm,69.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R16-2(148.925mm,70.358mm) on Top Layer And Track (148.86mm,71.246mm)(150.86mm,71.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R16-2(148.925mm,70.358mm) on Top Layer And Track (148.86mm,71.248mm)(150.86mm,71.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R17-1(151.384mm,51.77mm) on Top Layer And Track (150.494mm,51.705mm)(150.494mm,53.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R17-1(151.384mm,51.77mm) on Top Layer And Track (152.274mm,51.705mm)(152.274mm,53.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R17-2(151.384mm,53.64mm) on Top Layer And Track (150.494mm,51.705mm)(150.494mm,53.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R17-2(151.384mm,53.64mm) on Top Layer And Track (152.274mm,51.705mm)(152.274mm,53.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R18-1(132.034mm,98.171mm) on Top Layer And Track (131.969mm,97.281mm)(133.969mm,97.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R18-1(132.034mm,98.171mm) on Top Layer And Track (131.969mm,99.061mm)(133.969mm,99.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R18-2(133.904mm,98.171mm) on Top Layer And Track (131.969mm,97.281mm)(133.969mm,97.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R18-2(133.904mm,98.171mm) on Top Layer And Track (131.969mm,99.061mm)(133.969mm,99.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R19-1(127.554mm,96.647mm) on Top Layer And Track (125.619mm,95.757mm)(127.619mm,95.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R19-1(127.554mm,96.647mm) on Top Layer And Track (125.619mm,97.537mm)(127.619mm,97.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R19-2(125.684mm,96.647mm) on Top Layer And Track (125.619mm,95.757mm)(127.619mm,95.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R19-2(125.684mm,96.647mm) on Top Layer And Track (125.619mm,97.537mm)(127.619mm,97.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R20-1(126.319mm,115.316mm) on Bottom Layer And Track (126.127mm,116.204mm)(128.127mm,116.204mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R20-1(126.319mm,115.316mm) on Bottom Layer And Track (126.254mm,114.426mm)(128.254mm,114.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R20-1(126.319mm,115.316mm) on Bottom Layer And Track (126.254mm,116.206mm)(128.254mm,116.206mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R20-2(128.189mm,115.316mm) on Bottom Layer And Track (126.127mm,116.204mm)(128.127mm,116.204mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R20-2(128.189mm,115.316mm) on Bottom Layer And Track (126.254mm,114.426mm)(128.254mm,114.426mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R20-2(128.189mm,115.316mm) on Bottom Layer And Track (126.254mm,116.206mm)(128.254mm,116.206mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R2-1(133.015mm,110.871mm) on Bottom Layer And Track (131.08mm,109.981mm)(133.08mm,109.981mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R2-1(133.015mm,110.871mm) on Bottom Layer And Track (131.08mm,111.761mm)(133.08mm,111.761mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R21-1(134.285mm,118.745mm) on Bottom Layer And Track (132.35mm,117.855mm)(134.35mm,117.855mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R21-1(134.285mm,118.745mm) on Bottom Layer And Track (132.35mm,119.635mm)(134.35mm,119.635mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R21-2(132.415mm,118.745mm) on Bottom Layer And Track (132.35mm,117.855mm)(134.35mm,117.855mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R21-2(132.415mm,118.745mm) on Bottom Layer And Track (132.35mm,119.635mm)(134.35mm,119.635mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R2-2(131.145mm,110.871mm) on Bottom Layer And Track (131.08mm,109.981mm)(133.08mm,109.981mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R2-2(131.145mm,110.871mm) on Bottom Layer And Track (131.08mm,111.761mm)(133.08mm,111.761mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R22-1(159.05mm,86.487mm) on Bottom Layer And Track (157.115mm,85.597mm)(159.115mm,85.597mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R22-1(159.05mm,86.487mm) on Bottom Layer And Track (157.115mm,87.377mm)(159.115mm,87.377mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R22-2(157.18mm,86.487mm) on Bottom Layer And Track (157.115mm,85.597mm)(159.115mm,85.597mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R22-2(157.18mm,86.487mm) on Bottom Layer And Track (157.115mm,87.377mm)(159.115mm,87.377mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R23-1(127.716mm,125.857mm) on Bottom Layer And Track (127.651mm,124.967mm)(129.651mm,124.967mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R23-1(127.716mm,125.857mm) on Bottom Layer And Track (127.651mm,126.747mm)(129.651mm,126.747mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R23-2(129.586mm,125.857mm) on Bottom Layer And Track (127.651mm,124.967mm)(129.651mm,124.967mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R23-2(129.586mm,125.857mm) on Bottom Layer And Track (127.651mm,126.747mm)(129.651mm,126.747mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R24-1(148.636mm,55.626mm) on Top Layer And Track (146.701mm,54.736mm)(148.701mm,54.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R24-1(148.636mm,55.626mm) on Top Layer And Track (146.701mm,56.516mm)(148.701mm,56.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R24-2(146.766mm,55.626mm) on Top Layer And Track (146.701mm,54.736mm)(148.701mm,54.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R24-2(146.766mm,55.626mm) on Top Layer And Track (146.701mm,56.516mm)(148.701mm,56.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R25-1(128.062mm,117.094mm) on Bottom Layer And Track (126.127mm,116.204mm)(128.127mm,116.204mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R25-1(128.062mm,117.094mm) on Bottom Layer And Track (126.127mm,117.984mm)(128.127mm,117.984mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R25-1(128.062mm,117.094mm) on Bottom Layer And Track (126.254mm,116.206mm)(128.254mm,116.206mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R25-2(126.192mm,117.094mm) on Bottom Layer And Track (126.127mm,116.204mm)(128.127mm,116.204mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R25-2(126.192mm,117.094mm) on Bottom Layer And Track (126.127mm,117.984mm)(128.127mm,117.984mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R25-2(126.192mm,117.094mm) on Bottom Layer And Track (126.254mm,116.206mm)(128.254mm,116.206mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R26-1(154.986mm,71.882mm) on Top Layer And Track (153.051mm,70.992mm)(155.051mm,70.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R26-1(154.986mm,71.882mm) on Top Layer And Track (153.051mm,72.772mm)(155.051mm,72.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R26-2(153.116mm,71.882mm) on Top Layer And Track (153.051mm,70.992mm)(155.051mm,70.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R26-2(153.116mm,71.882mm) on Top Layer And Track (153.051mm,72.772mm)(155.051mm,72.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R27-1(173.147mm,98.298mm) on Top Layer And Track (171.212mm,97.408mm)(173.212mm,97.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R27-1(173.147mm,98.298mm) on Top Layer And Track (171.212mm,99.188mm)(173.212mm,99.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R27-2(171.277mm,98.298mm) on Top Layer And Track (171.212mm,97.408mm)(173.212mm,97.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R27-2(171.277mm,98.298mm) on Top Layer And Track (171.212mm,99.188mm)(173.212mm,99.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R28-1(150.795mm,72.136mm) on Top Layer And Track (148.86mm,71.246mm)(150.86mm,71.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R28-1(150.795mm,72.136mm) on Top Layer And Track (148.86mm,71.248mm)(150.86mm,71.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R28-1(150.795mm,72.136mm) on Top Layer And Track (148.86mm,73.026mm)(150.86mm,73.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R28-2(148.925mm,72.136mm) on Top Layer And Track (148.86mm,71.246mm)(150.86mm,71.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R28-2(148.925mm,72.136mm) on Top Layer And Track (148.86mm,71.248mm)(150.86mm,71.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R28-2(148.925mm,72.136mm) on Top Layer And Track (148.86mm,73.026mm)(150.86mm,73.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R29-1(166.451mm,74.422mm) on Top Layer And Track (166.386mm,73.532mm)(168.386mm,73.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R29-1(166.451mm,74.422mm) on Top Layer And Track (166.386mm,75.312mm)(168.386mm,75.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R29-2(168.321mm,74.422mm) on Top Layer And Track (166.386mm,73.532mm)(168.386mm,73.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R29-2(168.321mm,74.422mm) on Top Layer And Track (166.386mm,75.312mm)(168.386mm,75.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R30-1(133.904mm,100.33mm) on Top Layer And Track (131.969mm,101.22mm)(133.969mm,101.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R30-1(133.904mm,100.33mm) on Top Layer And Track (131.969mm,99.44mm)(133.969mm,99.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R30-2(132.034mm,100.33mm) on Top Layer And Track (131.969mm,101.22mm)(133.969mm,101.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R30-2(132.034mm,100.33mm) on Top Layer And Track (131.969mm,99.44mm)(133.969mm,99.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R3-1(106.726mm,46.863mm) on Top Layer And Track (104.791mm,45.973mm)(106.791mm,45.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R3-1(106.726mm,46.863mm) on Top Layer And Track (104.791mm,47.753mm)(106.791mm,47.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R31-1(157.053mm,91.821mm) on Bottom Layer And Track (156.988mm,90.931mm)(158.988mm,90.931mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R31-1(157.053mm,91.821mm) on Bottom Layer And Track (156.988mm,92.711mm)(158.988mm,92.711mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R31-2(158.923mm,91.821mm) on Bottom Layer And Track (156.988mm,90.931mm)(158.988mm,90.931mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R31-2(158.923mm,91.821mm) on Bottom Layer And Track (156.988mm,92.711mm)(158.988mm,92.711mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R3-2(104.856mm,46.863mm) on Top Layer And Track (104.791mm,45.973mm)(106.791mm,45.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R3-2(104.856mm,46.863mm) on Top Layer And Track (104.791mm,47.753mm)(106.791mm,47.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R32-1(150.922mm,87.249mm) on Top Layer And Track (148.987mm,86.359mm)(150.987mm,86.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R32-1(150.922mm,87.249mm) on Top Layer And Track (148.987mm,88.139mm)(150.987mm,88.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R32-2(149.052mm,87.249mm) on Top Layer And Track (148.987mm,86.359mm)(150.987mm,86.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R32-2(149.052mm,87.249mm) on Top Layer And Track (148.987mm,88.139mm)(150.987mm,88.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R33-1(148.925mm,83.693mm) on Top Layer And Track (148.86mm,82.803mm)(150.86mm,82.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R33-1(148.925mm,83.693mm) on Top Layer And Track (148.86mm,84.583mm)(150.86mm,84.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R33-2(150.795mm,83.693mm) on Top Layer And Track (148.86mm,82.803mm)(150.86mm,82.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R33-2(150.795mm,83.693mm) on Top Layer And Track (148.86mm,84.583mm)(150.86mm,84.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R34-1(142.321mm,75.438mm) on Top Layer And Track (142.256mm,74.548mm)(144.256mm,74.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R34-1(142.321mm,75.438mm) on Top Layer And Track (142.256mm,76.328mm)(144.256mm,76.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R34-2(144.191mm,75.438mm) on Top Layer And Track (142.256mm,74.548mm)(144.256mm,74.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R34-2(144.191mm,75.438mm) on Top Layer And Track (142.256mm,76.328mm)(144.256mm,76.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R35-1(140.208mm,78.913mm) on Top Layer And Text "R35" (138.272mm,77.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R35-1(140.208mm,78.913mm) on Top Layer And Track (139.318mm,76.978mm)(139.318mm,78.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R35-1(140.208mm,78.913mm) on Top Layer And Track (141.098mm,76.978mm)(141.098mm,78.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R35-2(140.208mm,77.043mm) on Top Layer And Track (139.318mm,76.978mm)(139.318mm,78.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R35-2(140.208mm,77.043mm) on Top Layer And Track (141.098mm,76.978mm)(141.098mm,78.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R36-1(139.976mm,81.95mm) on Top Layer And Track (139.086mm,81.885mm)(139.086mm,83.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R36-1(139.976mm,81.95mm) on Top Layer And Track (140.866mm,81.885mm)(140.866mm,83.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad R36-2(139.976mm,83.82mm) on Top Layer And Text "R36" (137.637mm,82.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R36-2(139.976mm,83.82mm) on Top Layer And Track (139.086mm,81.885mm)(139.086mm,83.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R36-2(139.976mm,83.82mm) on Top Layer And Track (140.866mm,81.885mm)(140.866mm,83.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R37-1(152.573mm,107.569mm) on Bottom Layer And Track (150.511mm,106.681mm)(152.511mm,106.681mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R37-1(152.573mm,107.569mm) on Bottom Layer And Track (150.638mm,106.679mm)(152.638mm,106.679mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R37-1(152.573mm,107.569mm) on Bottom Layer And Track (150.638mm,108.459mm)(152.638mm,108.459mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R37-2(150.703mm,107.569mm) on Bottom Layer And Track (150.511mm,106.681mm)(152.511mm,106.681mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R37-2(150.703mm,107.569mm) on Bottom Layer And Track (150.638mm,106.679mm)(152.638mm,106.679mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R37-2(150.703mm,107.569mm) on Bottom Layer And Track (150.638mm,108.459mm)(152.638mm,108.459mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R38-1(152.446mm,105.791mm) on Bottom Layer And Track (150.511mm,104.901mm)(152.511mm,104.901mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R38-1(152.446mm,105.791mm) on Bottom Layer And Track (150.511mm,106.681mm)(152.511mm,106.681mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R38-1(152.446mm,105.791mm) on Bottom Layer And Track (150.638mm,106.679mm)(152.638mm,106.679mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R38-2(150.576mm,105.791mm) on Bottom Layer And Track (150.511mm,104.901mm)(152.511mm,104.901mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R38-2(150.576mm,105.791mm) on Bottom Layer And Track (150.511mm,106.681mm)(152.511mm,106.681mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R38-2(150.576mm,105.791mm) on Bottom Layer And Track (150.638mm,106.679mm)(152.638mm,106.679mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R39-1(152.4mm,119.253mm) on Bottom Layer And Track (150.465mm,118.363mm)(152.465mm,118.363mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R39-1(152.4mm,119.253mm) on Bottom Layer And Track (150.465mm,120.143mm)(152.465mm,120.143mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R39-2(150.53mm,119.253mm) on Bottom Layer And Track (150.465mm,118.363mm)(152.465mm,118.363mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R39-2(150.53mm,119.253mm) on Bottom Layer And Track (150.465mm,120.143mm)(152.465mm,120.143mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R40-1(152.273mm,121.92mm) on Bottom Layer And Track (150.338mm,121.03mm)(152.338mm,121.03mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R40-1(152.273mm,121.92mm) on Bottom Layer And Track (150.338mm,122.81mm)(152.338mm,122.81mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R40-2(150.403mm,121.92mm) on Bottom Layer And Track (150.338mm,121.03mm)(152.338mm,121.03mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R40-2(150.403mm,121.92mm) on Bottom Layer And Track (150.338mm,122.81mm)(152.338mm,122.81mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R4-1(131.145mm,104.775mm) on Bottom Layer And Track (131.08mm,103.76mm)(133.08mm,103.76mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R4-1(131.145mm,104.775mm) on Bottom Layer And Track (131.08mm,103.885mm)(133.08mm,103.885mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R4-1(131.145mm,104.775mm) on Bottom Layer And Track (131.08mm,105.665mm)(133.08mm,105.665mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R41-1(170.134mm,105.537mm) on Bottom Layer And Track (170.069mm,104.647mm)(172.069mm,104.647mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R41-1(170.134mm,105.537mm) on Bottom Layer And Track (170.069mm,106.427mm)(172.069mm,106.427mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R41-2(172.004mm,105.537mm) on Bottom Layer And Track (170.069mm,104.647mm)(172.069mm,104.647mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R41-2(172.004mm,105.537mm) on Bottom Layer And Track (170.069mm,106.427mm)(172.069mm,106.427mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R4-2(133.015mm,104.775mm) on Bottom Layer And Track (131.08mm,103.76mm)(133.08mm,103.76mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R4-2(133.015mm,104.775mm) on Bottom Layer And Track (131.08mm,103.885mm)(133.08mm,103.885mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R4-2(133.015mm,104.775mm) on Bottom Layer And Track (131.08mm,105.665mm)(133.08mm,105.665mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R42-1(170.134mm,103.505mm) on Bottom Layer And Track (170.069mm,102.615mm)(172.069mm,102.615mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R42-1(170.134mm,103.505mm) on Bottom Layer And Track (170.069mm,104.395mm)(172.069mm,104.395mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R42-2(172.004mm,103.505mm) on Bottom Layer And Track (170.069mm,102.615mm)(172.069mm,102.615mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R42-2(172.004mm,103.505mm) on Bottom Layer And Track (170.069mm,104.395mm)(172.069mm,104.395mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R43-1(175.352mm,54.737mm) on Top Layer And Track (173.417mm,53.847mm)(175.417mm,53.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R43-1(175.352mm,54.737mm) on Top Layer And Track (173.417mm,55.627mm)(175.417mm,55.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R43-2(173.482mm,54.737mm) on Top Layer And Track (173.417mm,53.847mm)(175.417mm,53.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R43-2(173.482mm,54.737mm) on Top Layer And Track (173.417mm,55.627mm)(175.417mm,55.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R44-1(173.355mm,57.658mm) on Top Layer And Track (173.29mm,56.768mm)(175.29mm,56.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R44-1(173.355mm,57.658mm) on Top Layer And Track (173.29mm,58.548mm)(175.29mm,58.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R44-2(175.225mm,57.658mm) on Top Layer And Track (173.29mm,56.768mm)(175.29mm,56.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R44-2(175.225mm,57.658mm) on Top Layer And Track (173.29mm,58.548mm)(175.29mm,58.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R45-1(162.941mm,46.228mm) on Top Layer And Track (161.006mm,45.338mm)(163.006mm,45.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R45-1(162.941mm,46.228mm) on Top Layer And Track (161.006mm,47.118mm)(163.006mm,47.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R45-2(161.071mm,46.228mm) on Top Layer And Track (161.006mm,45.338mm)(163.006mm,45.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R45-2(161.071mm,46.228mm) on Top Layer And Track (161.006mm,47.118mm)(163.006mm,47.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R46-1(114mm,94.742mm) on Bottom Layer And Track (113.935mm,93.852mm)(115.935mm,93.852mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R46-1(114mm,94.742mm) on Bottom Layer And Track (113.935mm,95.632mm)(115.935mm,95.632mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R46-2(115.87mm,94.742mm) on Bottom Layer And Track (113.935mm,93.852mm)(115.935mm,93.852mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R46-2(115.87mm,94.742mm) on Bottom Layer And Track (113.935mm,95.632mm)(115.935mm,95.632mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R47-1(120.061mm,94.742mm) on Bottom Layer And Track (118.126mm,93.852mm)(120.126mm,93.852mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R47-1(120.061mm,94.742mm) on Bottom Layer And Track (118.126mm,95.632mm)(120.126mm,95.632mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R47-2(118.191mm,94.742mm) on Bottom Layer And Track (118.126mm,93.852mm)(120.126mm,93.852mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R47-2(118.191mm,94.742mm) on Bottom Layer And Track (118.126mm,95.632mm)(120.126mm,95.632mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R48-1(109.682mm,58.42mm) on Bottom Layer And Track (109.617mm,57.53mm)(111.617mm,57.53mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R48-1(109.682mm,58.42mm) on Bottom Layer And Track (109.617mm,59.31mm)(111.617mm,59.31mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R48-2(111.552mm,58.42mm) on Bottom Layer And Track (109.617mm,57.53mm)(111.617mm,57.53mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R48-2(111.552mm,58.42mm) on Bottom Layer And Track (109.617mm,59.31mm)(111.617mm,59.31mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R49-1(103.043mm,92.583mm) on Bottom Layer And Track (101.108mm,91.693mm)(103.108mm,91.693mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R49-1(103.043mm,92.583mm) on Bottom Layer And Track (101.108mm,93.473mm)(103.108mm,93.473mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R49-1(103.043mm,92.583mm) on Bottom Layer And Track (103.78mm,89.343mm)(103.78mm,92.043mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R49-1(103.043mm,92.583mm) on Bottom Layer And Track (103.78mm,92.043mm)(104.38mm,92.043mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R49-2(101.173mm,92.583mm) on Bottom Layer And Track (101.108mm,91.693mm)(103.108mm,91.693mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R49-2(101.173mm,92.583mm) on Bottom Layer And Track (101.108mm,93.473mm)(103.108mm,93.473mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R50-1(103.297mm,97.282mm) on Bottom Layer And Track (101.362mm,96.392mm)(103.362mm,96.392mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R50-1(103.297mm,97.282mm) on Bottom Layer And Track (101.362mm,98.172mm)(103.362mm,98.172mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R50-2(101.427mm,97.282mm) on Bottom Layer And Track (101.362mm,96.392mm)(103.362mm,96.392mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R50-2(101.427mm,97.282mm) on Bottom Layer And Track (101.362mm,98.172mm)(103.362mm,98.172mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R5-1(137.333mm,112.776mm) on Bottom Layer And Track (135.398mm,111.886mm)(137.398mm,111.886mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R5-1(137.333mm,112.776mm) on Bottom Layer And Track (135.398mm,113.666mm)(137.398mm,113.666mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R51-1(103.17mm,94.996mm) on Bottom Layer And Track (101.235mm,94.106mm)(103.235mm,94.106mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R51-1(103.17mm,94.996mm) on Bottom Layer And Track (101.235mm,95.886mm)(103.235mm,95.886mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R51-2(101.3mm,94.996mm) on Bottom Layer And Track (101.235mm,94.106mm)(103.235mm,94.106mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R51-2(101.3mm,94.996mm) on Bottom Layer And Track (101.235mm,95.886mm)(103.235mm,95.886mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R5-2(135.463mm,112.776mm) on Bottom Layer And Track (135.398mm,111.886mm)(137.398mm,111.886mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R5-2(135.463mm,112.776mm) on Bottom Layer And Track (135.398mm,113.666mm)(137.398mm,113.666mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R6-1(131.145mm,102.87mm) on Bottom Layer And Track (131.08mm,101.98mm)(133.08mm,101.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R6-1(131.145mm,102.87mm) on Bottom Layer And Track (131.08mm,103.76mm)(133.08mm,103.76mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R6-1(131.145mm,102.87mm) on Bottom Layer And Track (131.08mm,103.885mm)(133.08mm,103.885mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R6-2(133.015mm,102.87mm) on Bottom Layer And Track (131.08mm,101.98mm)(133.08mm,101.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R6-2(133.015mm,102.87mm) on Bottom Layer And Track (131.08mm,103.76mm)(133.08mm,103.76mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R6-2(133.015mm,102.87mm) on Bottom Layer And Track (131.08mm,103.885mm)(133.08mm,103.885mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R7-1(135.59mm,104.394mm) on Bottom Layer And Track (135.525mm,103.504mm)(137.525mm,103.504mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R7-1(135.59mm,104.394mm) on Bottom Layer And Track (135.525mm,105.284mm)(137.525mm,105.284mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R7-2(137.46mm,104.394mm) on Bottom Layer And Track (135.525mm,103.504mm)(137.525mm,103.504mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R7-2(137.46mm,104.394mm) on Bottom Layer And Track (135.525mm,105.284mm)(137.525mm,105.284mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R8-1(127.716mm,128.27mm) on Bottom Layer And Track (127.651mm,127.38mm)(129.651mm,127.38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R8-1(127.716mm,128.27mm) on Bottom Layer And Track (127.651mm,129.16mm)(129.651mm,129.16mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R8-2(129.586mm,128.27mm) on Bottom Layer And Track (127.651mm,127.38mm)(129.651mm,127.38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R8-2(129.586mm,128.27mm) on Bottom Layer And Track (127.651mm,129.16mm)(129.651mm,129.16mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R9-1(137.46mm,106.934mm) on Bottom Layer And Track (135.525mm,106.044mm)(137.525mm,106.044mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R9-1(137.46mm,106.934mm) on Bottom Layer And Track (135.525mm,107.824mm)(137.525mm,107.824mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R9-2(135.59mm,106.934mm) on Bottom Layer And Track (135.525mm,106.044mm)(137.525mm,106.044mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R9-2(135.59mm,106.934mm) on Bottom Layer And Track (135.525mm,107.824mm)(137.525mm,107.824mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET SW1-1(129.612mm,91.364mm) on Top Layer And Track (129.333mm,89.56mm)(129.333mm,90.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET SW1-1(129.612mm,91.364mm) on Top Layer And Track (129.333mm,92.151mm)(129.333mm,93.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET SW1-2(122.958mm,91.364mm) on Top Layer And Track (123.237mm,89.56mm)(123.237mm,90.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET SW1-2(122.958mm,91.364mm) on Top Layer And Track (123.237mm,92.151mm)(123.237mm,93.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad STATUS1-2(146.177mm,129.286mm) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-1(102.772mm,118.387mm) on Top Layer And Track (101.072mm,120.137mm)(111.272mm,120.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-2(104.472mm,118.387mm) on Top Layer And Track (101.072mm,120.137mm)(111.272mm,120.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-3(106.172mm,118.387mm) on Top Layer And Track (101.072mm,120.137mm)(111.272mm,120.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-4(107.872mm,118.387mm) on Top Layer And Track (101.072mm,120.137mm)(111.272mm,120.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-5(109.572mm,118.387mm) on Top Layer And Track (101.072mm,120.137mm)(111.272mm,120.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad U3-6(118.491mm,126.545mm) on Top Layer And Track (113.31mm,120.651mm)(113.31mm,121.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad U3-6(118.491mm,126.545mm) on Top Layer And Track (123.672mm,120.651mm)(123.672mm,121.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad U4-1(149.055mm,51.882mm) on Top Layer And Text "U4" (147.538mm,50.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7-114(104.28mm,88.693mm) on Bottom Layer And Track (103.78mm,89.343mm)(103.78mm,92.043mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7-116(131.28mm,88.693mm) on Bottom Layer And Track (131.78mm,89.343mm)(131.78mm,92.043mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7-36(131.28mm,63.993mm) on Bottom Layer And Track (131.78mm,61.043mm)(131.78mm,63.343mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U7-55(104.28mm,63.993mm) on Bottom Layer And Track (103.78mm,61.043mm)(103.78mm,63.343mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad USB BOOT SW1-1(111.561mm,91.389mm) on Top Layer And Track (111.84mm,89.586mm)(111.84mm,90.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad USB BOOT SW1-1(111.561mm,91.389mm) on Top Layer And Track (111.84mm,92.177mm)(111.84mm,93.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad USB BOOT SW1-2(118.215mm,91.389mm) on Top Layer And Track (117.936mm,89.586mm)(117.936mm,90.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad USB BOOT SW1-2(118.215mm,91.389mm) on Top Layer And Track (117.936mm,92.177mm)(117.936mm,93.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mm < 0.254mm) Between Pad Y1-1(175.768mm,71.291mm) on Top Layer And Track (173.355mm,72.506mm)(174.937mm,72.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.004mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mm < 0.254mm) Between Pad Y1-1(175.768mm,71.291mm) on Top Layer And Track (176.599mm,72.506mm)(178.181mm,72.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.004mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad Y1-2(175.768mm,62.291mm) on Top Layer And Text "D12" (176.667mm,59.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad Y1-2(175.768mm,62.291mm) on Top Layer And Text "R44" (173.62mm,58.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mm < 0.254mm) Between Pad Y1-2(175.768mm,62.291mm) on Top Layer And Track (173.355mm,60.949mm)(174.937mm,60.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.004mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mm < 0.254mm) Between Pad Y1-2(175.768mm,62.291mm) on Top Layer And Track (176.599mm,60.949mm)(178.181mm,60.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.004mm]
Rule Violations :397

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.003mm < 0.254mm) Between Arc (102.351mm,100.076mm) on Top Overlay And Text "D19" (100.848mm,99.953mm) on Top Overlay Silk Text to Silk Clearance [0.003mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Arc (102.382mm,101.346mm) on Top Overlay And Text "D18" (100.721mm,101.096mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.1mm < 0.254mm) Between Arc (102.382mm,102.489mm) on Top Overlay And Text "D17" (101.229mm,102.747mm) on Top Overlay Silk Text to Silk Clearance [0.1mm]
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Arc (105.18mm,92.593mm) on Bottom Overlay And Text "R49" (105.441mm,92.968mm) on Bottom Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Arc (105.18mm,92.593mm) on Bottom Overlay And Text "R49" (105.441mm,92.968mm) on Bottom Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Arc (137.597mm,129.283mm) on Bottom Overlay And Text "LED2" (138.33mm,131.449mm) on Bottom Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Arc (142.423mm,129.283mm) on Bottom Overlay And Text "NET STATUS1" (144.822mm,131.449mm) on Bottom Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Text "C14" (137.805mm,86.237mm) on Top Overlay And Track (137.541mm,69.342mm)(137.541mm,92.837mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "I/O" (135.001mm,95.453mm) on Top Overlay And Text "Q4" (135.087mm,95.762mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.158mm < 0.254mm) Between Text "Q2" (135.037mm,111.002mm) on Bottom Overlay And Track (135.075mm,109.819mm)(135.075mm,110.759mm) on Bottom Overlay Silk Text to Silk Clearance [0.158mm]
   Violation between Silk To Silk Clearance Constraint: (0.158mm < 0.254mm) Between Text "Q2" (135.037mm,111.002mm) on Bottom Overlay And Track (135.075mm,110.759mm)(135.905mm,110.759mm) on Bottom Overlay Silk Text to Silk Clearance [0.158mm]
   Violation between Silk To Silk Clearance Constraint: (0.151mm < 0.254mm) Between Text "Q5" (151.602mm,66.933mm) on Top Overlay And Track (151.325mm,66.6mm)(151.325mm,68.052mm) on Top Overlay Silk Text to Silk Clearance [0.151mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R35" (138.272mm,77.982mm) on Top Overlay And Track (139.318mm,76.978mm)(139.318mm,78.978mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R36" (137.637mm,82.935mm) on Top Overlay And Track (137.541mm,69.342mm)(137.541mm,92.837mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.003mm < 0.254mm) Between Text "R36" (137.637mm,82.935mm) on Top Overlay And Track (139.086mm,81.885mm)(139.086mm,83.885mm) on Top Overlay Silk Text to Silk Clearance [0.003mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.254mm) Between Text "R44" (173.62mm,58.884mm) on Top Overlay And Track (173.29mm,58.548mm)(175.29mm,58.548mm) on Top Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (0.187mm < 0.254mm) Between Text "Smart Truck V4.0" (125.068mm,122.909mm) on Top Overlay And Track (133.096mm,122.047mm)(133.096mm,126.365mm) on Top Overlay Silk Text to Silk Clearance [0.187mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "U6" (162.016mm,106.303mm) on Top Overlay And Track (160.36mm,105.939mm)(164.76mm,105.939mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
Rule Violations :18

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 828
Waived Violations : 0
Time Elapsed        : 00:00:02