$date
	Fri Jan  8 16:36:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 1 ! stat $end
$var wire 16 " out [15:0] $end
$var reg 1 # funct $end
$var reg 16 $ ina [15:0] $end
$var reg 16 % inb [15:0] $end
$scope module dut $end
$var wire 1 # funct $end
$var wire 16 & ina [15:0] $end
$var wire 16 ' inb [15:0] $end
$var wire 1 ! stat $end
$var reg 16 ( out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b10 '
b0 &
b10 %
b0 $
x#
bx "
x!
$end
#1
0!
b10 "
b10 (
0#
#2
b1111111111111111 "
b1111111111111111 (
b1 %
b1 '
1#
#3
b1 "
b1 (
0#
#4
b1111111111111111 "
b1111111111111111 (
b1 $
b1 &
b10 %
b10 '
1#
#5
b11 "
b11 (
0#
#6
b1111111111111110 "
b1111111111111110 (
b1 %
b1 '
1#
#7
b10 "
b10 (
0#
#8
1!
b0 "
b0 (
b1010 $
b1010 &
b1111111111110110 %
b1111111111110110 '
0#
#9
