// Seed: 2613765761
module module_0 (
    input wor id_0,
    output tri id_1,
    input supply1 id_2,
    input wand id_3,
    input wor id_4,
    input wor id_5,
    output uwire id_6,
    input supply1 id_7,
    input supply1 id_8
);
  wire id_10;
  genvar id_11;
  integer id_12, id_13, id_14;
endmodule
module module_1 (
    inout  tri   id_0,
    output wand  id_1,
    input  uwire id_2,
    output wor   id_3,
    input  wand  id_4,
    output uwire id_5,
    input  wire  id_6,
    input  uwire id_7,
    input  wor   id_8,
    input  wire  id_9,
    input  tri0  id_10
);
  logic [7:0] id_12, id_13, id_14, id_15;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_4,
      id_4,
      id_9,
      id_4,
      id_0,
      id_4,
      id_4
  );
endmodule
