|ISEProject
PIN_AB20 => B12_de2_hcc_34_DE2FLASHDriver_IBUF.DATAIN
PIN_AC19 => ~NO_FANOUT~
PIN_AC20 => B11_de2_hcc_34_DE2FLASHDriver_IBUF.DATAIN
PIN_AD19 => ~NO_FANOUT~
PIN_AE20 => B13_de2_hcc_34_DE2FLASHDriver_IBUF.DATAIN
PIN_AE21 => B9_de2_hcc_34_DE2FLASHDriver_IBUF.DATAIN
PIN_AF20 => B14_de2_hcc_34_DE2FLASHDriver_IBUF.DATAIN
PIN_AF21 => B10_de2_hcc_34_DE2FLASHDriver_IBUF.DATAIN
PIN_D13 => B2_de2_hcc_368_DE2PS2MouseDriver_IBUF.DATAIN
PIN_G26 => B3_de2_hcc_369_DE2PS2MouseDriver_IBUF.DATAIN
PIN_N2 => B1_de2_hcc_600_DE2VideoDriver800x600_CLKBUF.DATAIN
PIN_N23 => ~NO_FANOUT~
PIN_P23 => ~NO_FANOUT~
PIN_W26 => B1_de2_hcc_417_DE2Key_2_IBUF.DATAIN
PIN_A10 <= B38_de2_hcc_611_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_A7 <= B65_de2_hcc_617_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_A8 <= B18_de2_hcc_608_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_A9 <= B42_de2_hcc_611_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AA15 <= B39_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AA16 <= B51_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AA17 <= B66_de2_hcc_44_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AA18 <= B64_de2_hcc_43_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AA23 <= B9_de2_hcc_451_DE2Set7Seg_1_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AA24 <= B10_de2_hcc_451_DE2Set7Seg_1_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AA25 <= B13_de2_hcc_461_DE2Set7Seg_3_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AA26 <= B12_de2_hcc_461_DE2Set7Seg_3_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AB12 <= B13_de2_hcc_446_DE2Set7Seg_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AB15 <= B40_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AB18 <= B57_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AB23 <= B14_de2_hcc_456_DE2Set7Seg_2_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AB24 <= B8_de2_hcc_451_DE2Set7Seg_1_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AB25 <= B9_de2_hcc_456_DE2Set7Seg_2_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AB26 <= B10_de2_hcc_456_DE2Set7Seg_2_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AB8 <= B68_de2_hcc_87_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AC11 <= B86_de2_hcc_90_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AC12 <= B12_de2_hcc_446_DE2Set7Seg_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AC15 <= B41_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AC16 <= B44_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AC17 <= B49_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AC18 <= B58_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AC25 <= B12_de2_hcc_456_DE2Set7Seg_2_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AC26 <= B11_de2_hcc_456_DE2Set7Seg_2_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AC5 <= B82_de2_hcc_87_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AC6 <= B81_de2_hcc_87_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AC7 <= B72_de2_hcc_87_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AC8 <= B67_de2_hcc_87_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AD10 <= B90_de2_hcc_92_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AD11 <= B11_de2_hcc_446_DE2Set7Seg_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AD16 <= B43_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AD17 <= B50_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AD4 <= B80_de2_hcc_87_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AD5 <= B79_de2_hcc_87_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AD6 <= B76_de2_hcc_87_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AD7 <= B75_de2_hcc_87_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AE10 <= B88_de2_hcc_91_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AE11 <= B10_de2_hcc_446_DE2Set7Seg_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AE16 <= B42_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AE17 <= B48_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AE18 <= B54_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AE19 <= B56_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AE4 <= B84_de2_hcc_87_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AE5 <= B78_de2_hcc_87_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AE9 <= B92_de2_hcc_93_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AF10 <= B14_de2_hcc_446_DE2Set7Seg_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AF17 <= B47_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AF18 <= B53_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AF19 <= B55_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AF4 <= B83_de2_hcc_87_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AF5 <= B77_de2_hcc_87_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AF9 <= B94_de2_hcc_94_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_B10 <= B39_de2_hcc_611_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_B11 <= B56_de2_hcc_614_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_B12 <= B54_de2_hcc_614_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_B8 <= B71_de2_hcc_620_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_B9 <= B43_de2_hcc_611_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_C10 <= B41_de2_hcc_611_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_C11 <= B57_de2_hcc_614_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_C12 <= B55_de2_hcc_614_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_C8 <= B23_de2_hcc_608_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_C9 <= B19_de2_hcc_608_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_D10 <= B40_de2_hcc_611_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_D11 <= B36_de2_hcc_611_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_D12 <= B34_de2_hcc_611_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_D6 <= B69_de2_hcc_619_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_D8 <= B67_de2_hcc_618_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_D9 <= B20_de2_hcc_608_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_E10 <= B14_de2_hcc_608_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_E12 <= B35_de2_hcc_611_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_F10 <= B22_de2_hcc_608_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_F11 <= B15_de2_hcc_608_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_F12 <= B61_de2_hcc_614_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_G10 <= B21_de2_hcc_608_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_G11 <= B37_de2_hcc_611_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_G12 <= B60_de2_hcc_614_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_H11 <= B17_de2_hcc_608_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_H12 <= B16_de2_hcc_608_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_J10 <= B59_de2_hcc_614_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_J11 <= B58_de2_hcc_614_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_J13 <= B63_de2_hcc_614_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_J14 <= B62_de2_hcc_614_DE2VideoDriver800x600_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_P6 <= B13_de2_hcc_471_DE2Set7Seg_5_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_P7 <= B12_de2_hcc_471_DE2Set7Seg_5_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_R3 <= B8_de2_hcc_471_DE2Set7Seg_5_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_R4 <= B9_de2_hcc_471_DE2Set7Seg_5_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_R5 <= B10_de2_hcc_471_DE2Set7Seg_5_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_R6 <= B9_de2_hcc_466_DE2Set7Seg_4_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_R7 <= B10_de2_hcc_466_DE2Set7Seg_4_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_T2 <= B14_de2_hcc_471_DE2Set7Seg_5_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_T3 <= B8_de2_hcc_466_DE2Set7Seg_4_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_T4 <= B11_de2_hcc_466_DE2Set7Seg_4_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_T9 <= B11_de2_hcc_471_DE2Set7Seg_5_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_U1 <= B13_de2_hcc_466_DE2Set7Seg_4_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_U2 <= B12_de2_hcc_466_DE2Set7Seg_4_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_U22 <= B9_de2_hcc_461_DE2Set7Seg_3_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_U9 <= B14_de2_hcc_466_DE2Set7Seg_4_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_V10 <= B74_de2_hcc_87_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_V13 <= B8_de2_hcc_446_DE2Set7Seg_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_V14 <= B9_de2_hcc_446_DE2Set7Seg_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_V17 <= B60_de2_hcc_41_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_V20 <= B14_de2_hcc_451_DE2Set7Seg_1_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_V21 <= B13_de2_hcc_451_DE2Set7Seg_1_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_V22 <= B13_de2_hcc_456_DE2Set7Seg_2_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_V9 <= B73_de2_hcc_87_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_W10 <= B70_de2_hcc_87_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_W15 <= B45_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_W16 <= B46_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_W17 <= B62_de2_hcc_42_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_W21 <= B12_de2_hcc_451_DE2Set7Seg_1_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_W24 <= B8_de2_hcc_461_DE2Set7Seg_3_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_W8 <= B71_de2_hcc_87_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_Y10 <= B69_de2_hcc_87_DE2SRAMDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_Y14 <= B37_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_Y15 <= B38_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_Y16 <= B52_de2_hcc_38_DE2FLASHDriver_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_Y22 <= B11_de2_hcc_451_DE2Set7Seg_1_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_Y23 <= B14_de2_hcc_461_DE2Set7Seg_3_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_Y24 <= B8_de2_hcc_456_DE2Set7Seg_2_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_Y25 <= B10_de2_hcc_461_DE2Set7Seg_3_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_Y26 <= B11_de2_hcc_461_DE2Set7Seg_3_OBUF.DB_MAX_OUTPUT_PORT_TYPE
PIN_AA10 <= B12_de2_hcc_83_DE2SRAMDriver_TSBUF
PIN_AA11 <= B10_de2_hcc_83_DE2SRAMDriver_TSBUF
PIN_AA9 <= B13_de2_hcc_83_DE2SRAMDriver_TSBUF
PIN_AB10 <= B11_de2_hcc_83_DE2SRAMDriver_TSBUF
PIN_AC10 <= B1_de2_hcc_83_DE2SRAMDriver_TSBUF
PIN_AC9 <= B2_de2_hcc_83_DE2SRAMDriver_TSBUF
PIN_AD8 <= B16_de2_hcc_83_DE2SRAMDriver_TSBUF
PIN_AE6 <= B15_de2_hcc_83_DE2SRAMDriver_TSBUF
PIN_AE7 <= B8_de2_hcc_83_DE2SRAMDriver_TSBUF
PIN_AE8 <= B6_de2_hcc_83_DE2SRAMDriver_TSBUF
PIN_AF6 <= B14_de2_hcc_83_DE2SRAMDriver_TSBUF
PIN_AF7 <= B7_de2_hcc_83_DE2SRAMDriver_TSBUF
PIN_AF8 <= B5_de2_hcc_83_DE2SRAMDriver_TSBUF
PIN_C24 <= B8_de2_hcc_380_DE2PS2MouseDriver_TSBUF
PIN_D26 <= B11_de2_hcc_384_DE2PS2MouseDriver_TSBUF
PIN_W11 <= B4_de2_hcc_83_DE2SRAMDriver_TSBUF
PIN_W12 <= B3_de2_hcc_83_DE2SRAMDriver_TSBUF
PIN_Y11 <= B9_de2_hcc_83_DE2SRAMDriver_TSBUF


|ISEProject|LPM_MULT:B1032_ISEProject_hcc_973_VGAoutput_MULT18X18U
dataa[0] => mult_thq:auto_generated.dataa[0]
dataa[1] => mult_thq:auto_generated.dataa[1]
dataa[2] => mult_thq:auto_generated.dataa[2]
dataa[3] => mult_thq:auto_generated.dataa[3]
dataa[4] => mult_thq:auto_generated.dataa[4]
dataa[5] => mult_thq:auto_generated.dataa[5]
dataa[6] => mult_thq:auto_generated.dataa[6]
dataa[7] => mult_thq:auto_generated.dataa[7]
dataa[8] => mult_thq:auto_generated.dataa[8]
dataa[9] => mult_thq:auto_generated.dataa[9]
dataa[10] => mult_thq:auto_generated.dataa[10]
dataa[11] => mult_thq:auto_generated.dataa[11]
dataa[12] => mult_thq:auto_generated.dataa[12]
dataa[13] => mult_thq:auto_generated.dataa[13]
dataa[14] => mult_thq:auto_generated.dataa[14]
dataa[15] => mult_thq:auto_generated.dataa[15]
dataa[16] => mult_thq:auto_generated.dataa[16]
dataa[17] => mult_thq:auto_generated.dataa[17]
datab[0] => mult_thq:auto_generated.datab[0]
datab[1] => mult_thq:auto_generated.datab[1]
datab[2] => mult_thq:auto_generated.datab[2]
datab[3] => mult_thq:auto_generated.datab[3]
datab[4] => mult_thq:auto_generated.datab[4]
datab[5] => mult_thq:auto_generated.datab[5]
datab[6] => mult_thq:auto_generated.datab[6]
datab[7] => mult_thq:auto_generated.datab[7]
datab[8] => mult_thq:auto_generated.datab[8]
datab[9] => mult_thq:auto_generated.datab[9]
datab[10] => mult_thq:auto_generated.datab[10]
datab[11] => mult_thq:auto_generated.datab[11]
datab[12] => mult_thq:auto_generated.datab[12]
datab[13] => mult_thq:auto_generated.datab[13]
datab[14] => mult_thq:auto_generated.datab[14]
datab[15] => mult_thq:auto_generated.datab[15]
datab[16] => mult_thq:auto_generated.datab[16]
datab[17] => mult_thq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_thq:auto_generated.result[0]
result[1] <= mult_thq:auto_generated.result[1]
result[2] <= mult_thq:auto_generated.result[2]
result[3] <= mult_thq:auto_generated.result[3]
result[4] <= mult_thq:auto_generated.result[4]
result[5] <= mult_thq:auto_generated.result[5]
result[6] <= mult_thq:auto_generated.result[6]
result[7] <= mult_thq:auto_generated.result[7]
result[8] <= mult_thq:auto_generated.result[8]
result[9] <= mult_thq:auto_generated.result[9]
result[10] <= mult_thq:auto_generated.result[10]
result[11] <= mult_thq:auto_generated.result[11]
result[12] <= mult_thq:auto_generated.result[12]
result[13] <= mult_thq:auto_generated.result[13]
result[14] <= mult_thq:auto_generated.result[14]
result[15] <= mult_thq:auto_generated.result[15]
result[16] <= mult_thq:auto_generated.result[16]
result[17] <= mult_thq:auto_generated.result[17]
result[18] <= mult_thq:auto_generated.result[18]
result[19] <= mult_thq:auto_generated.result[19]
result[20] <= mult_thq:auto_generated.result[20]
result[21] <= mult_thq:auto_generated.result[21]
result[22] <= mult_thq:auto_generated.result[22]
result[23] <= mult_thq:auto_generated.result[23]
result[24] <= mult_thq:auto_generated.result[24]
result[25] <= mult_thq:auto_generated.result[25]
result[26] <= mult_thq:auto_generated.result[26]
result[27] <= mult_thq:auto_generated.result[27]
result[28] <= mult_thq:auto_generated.result[28]
result[29] <= mult_thq:auto_generated.result[29]
result[30] <= mult_thq:auto_generated.result[30]
result[31] <= mult_thq:auto_generated.result[31]
result[32] <= mult_thq:auto_generated.result[32]
result[33] <= mult_thq:auto_generated.result[33]
result[34] <= mult_thq:auto_generated.result[34]
result[35] <= mult_thq:auto_generated.result[35]


|ISEProject|LPM_MULT:B1032_ISEProject_hcc_973_VGAoutput_MULT18X18U|mult_thq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|ISEProject|LPM_MULT:B1049_ISEProject_hcc_974_VGAoutput_MULT18X18U
dataa[0] => mult_thq:auto_generated.dataa[0]
dataa[1] => mult_thq:auto_generated.dataa[1]
dataa[2] => mult_thq:auto_generated.dataa[2]
dataa[3] => mult_thq:auto_generated.dataa[3]
dataa[4] => mult_thq:auto_generated.dataa[4]
dataa[5] => mult_thq:auto_generated.dataa[5]
dataa[6] => mult_thq:auto_generated.dataa[6]
dataa[7] => mult_thq:auto_generated.dataa[7]
dataa[8] => mult_thq:auto_generated.dataa[8]
dataa[9] => mult_thq:auto_generated.dataa[9]
dataa[10] => mult_thq:auto_generated.dataa[10]
dataa[11] => mult_thq:auto_generated.dataa[11]
dataa[12] => mult_thq:auto_generated.dataa[12]
dataa[13] => mult_thq:auto_generated.dataa[13]
dataa[14] => mult_thq:auto_generated.dataa[14]
dataa[15] => mult_thq:auto_generated.dataa[15]
dataa[16] => mult_thq:auto_generated.dataa[16]
dataa[17] => mult_thq:auto_generated.dataa[17]
datab[0] => mult_thq:auto_generated.datab[0]
datab[1] => mult_thq:auto_generated.datab[1]
datab[2] => mult_thq:auto_generated.datab[2]
datab[3] => mult_thq:auto_generated.datab[3]
datab[4] => mult_thq:auto_generated.datab[4]
datab[5] => mult_thq:auto_generated.datab[5]
datab[6] => mult_thq:auto_generated.datab[6]
datab[7] => mult_thq:auto_generated.datab[7]
datab[8] => mult_thq:auto_generated.datab[8]
datab[9] => mult_thq:auto_generated.datab[9]
datab[10] => mult_thq:auto_generated.datab[10]
datab[11] => mult_thq:auto_generated.datab[11]
datab[12] => mult_thq:auto_generated.datab[12]
datab[13] => mult_thq:auto_generated.datab[13]
datab[14] => mult_thq:auto_generated.datab[14]
datab[15] => mult_thq:auto_generated.datab[15]
datab[16] => mult_thq:auto_generated.datab[16]
datab[17] => mult_thq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_thq:auto_generated.result[0]
result[1] <= mult_thq:auto_generated.result[1]
result[2] <= mult_thq:auto_generated.result[2]
result[3] <= mult_thq:auto_generated.result[3]
result[4] <= mult_thq:auto_generated.result[4]
result[5] <= mult_thq:auto_generated.result[5]
result[6] <= mult_thq:auto_generated.result[6]
result[7] <= mult_thq:auto_generated.result[7]
result[8] <= mult_thq:auto_generated.result[8]
result[9] <= mult_thq:auto_generated.result[9]
result[10] <= mult_thq:auto_generated.result[10]
result[11] <= mult_thq:auto_generated.result[11]
result[12] <= mult_thq:auto_generated.result[12]
result[13] <= mult_thq:auto_generated.result[13]
result[14] <= mult_thq:auto_generated.result[14]
result[15] <= mult_thq:auto_generated.result[15]
result[16] <= mult_thq:auto_generated.result[16]
result[17] <= mult_thq:auto_generated.result[17]
result[18] <= mult_thq:auto_generated.result[18]
result[19] <= mult_thq:auto_generated.result[19]
result[20] <= mult_thq:auto_generated.result[20]
result[21] <= mult_thq:auto_generated.result[21]
result[22] <= mult_thq:auto_generated.result[22]
result[23] <= mult_thq:auto_generated.result[23]
result[24] <= mult_thq:auto_generated.result[24]
result[25] <= mult_thq:auto_generated.result[25]
result[26] <= mult_thq:auto_generated.result[26]
result[27] <= mult_thq:auto_generated.result[27]
result[28] <= mult_thq:auto_generated.result[28]
result[29] <= mult_thq:auto_generated.result[29]
result[30] <= mult_thq:auto_generated.result[30]
result[31] <= mult_thq:auto_generated.result[31]
result[32] <= mult_thq:auto_generated.result[32]
result[33] <= mult_thq:auto_generated.result[33]
result[34] <= mult_thq:auto_generated.result[34]
result[35] <= mult_thq:auto_generated.result[35]


|ISEProject|LPM_MULT:B1049_ISEProject_hcc_974_VGAoutput_MULT18X18U|mult_thq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|ISEProject|LPM_MULT:B1066_ISEProject_hcc_991_VGAoutput_MULT18X18U
dataa[0] => mult_thq:auto_generated.dataa[0]
dataa[1] => mult_thq:auto_generated.dataa[1]
dataa[2] => mult_thq:auto_generated.dataa[2]
dataa[3] => mult_thq:auto_generated.dataa[3]
dataa[4] => mult_thq:auto_generated.dataa[4]
dataa[5] => mult_thq:auto_generated.dataa[5]
dataa[6] => mult_thq:auto_generated.dataa[6]
dataa[7] => mult_thq:auto_generated.dataa[7]
dataa[8] => mult_thq:auto_generated.dataa[8]
dataa[9] => mult_thq:auto_generated.dataa[9]
dataa[10] => mult_thq:auto_generated.dataa[10]
dataa[11] => mult_thq:auto_generated.dataa[11]
dataa[12] => mult_thq:auto_generated.dataa[12]
dataa[13] => mult_thq:auto_generated.dataa[13]
dataa[14] => mult_thq:auto_generated.dataa[14]
dataa[15] => mult_thq:auto_generated.dataa[15]
dataa[16] => mult_thq:auto_generated.dataa[16]
dataa[17] => mult_thq:auto_generated.dataa[17]
datab[0] => mult_thq:auto_generated.datab[0]
datab[1] => mult_thq:auto_generated.datab[1]
datab[2] => mult_thq:auto_generated.datab[2]
datab[3] => mult_thq:auto_generated.datab[3]
datab[4] => mult_thq:auto_generated.datab[4]
datab[5] => mult_thq:auto_generated.datab[5]
datab[6] => mult_thq:auto_generated.datab[6]
datab[7] => mult_thq:auto_generated.datab[7]
datab[8] => mult_thq:auto_generated.datab[8]
datab[9] => mult_thq:auto_generated.datab[9]
datab[10] => mult_thq:auto_generated.datab[10]
datab[11] => mult_thq:auto_generated.datab[11]
datab[12] => mult_thq:auto_generated.datab[12]
datab[13] => mult_thq:auto_generated.datab[13]
datab[14] => mult_thq:auto_generated.datab[14]
datab[15] => mult_thq:auto_generated.datab[15]
datab[16] => mult_thq:auto_generated.datab[16]
datab[17] => mult_thq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_thq:auto_generated.result[0]
result[1] <= mult_thq:auto_generated.result[1]
result[2] <= mult_thq:auto_generated.result[2]
result[3] <= mult_thq:auto_generated.result[3]
result[4] <= mult_thq:auto_generated.result[4]
result[5] <= mult_thq:auto_generated.result[5]
result[6] <= mult_thq:auto_generated.result[6]
result[7] <= mult_thq:auto_generated.result[7]
result[8] <= mult_thq:auto_generated.result[8]
result[9] <= mult_thq:auto_generated.result[9]
result[10] <= mult_thq:auto_generated.result[10]
result[11] <= mult_thq:auto_generated.result[11]
result[12] <= mult_thq:auto_generated.result[12]
result[13] <= mult_thq:auto_generated.result[13]
result[14] <= mult_thq:auto_generated.result[14]
result[15] <= mult_thq:auto_generated.result[15]
result[16] <= mult_thq:auto_generated.result[16]
result[17] <= mult_thq:auto_generated.result[17]
result[18] <= mult_thq:auto_generated.result[18]
result[19] <= mult_thq:auto_generated.result[19]
result[20] <= mult_thq:auto_generated.result[20]
result[21] <= mult_thq:auto_generated.result[21]
result[22] <= mult_thq:auto_generated.result[22]
result[23] <= mult_thq:auto_generated.result[23]
result[24] <= mult_thq:auto_generated.result[24]
result[25] <= mult_thq:auto_generated.result[25]
result[26] <= mult_thq:auto_generated.result[26]
result[27] <= mult_thq:auto_generated.result[27]
result[28] <= mult_thq:auto_generated.result[28]
result[29] <= mult_thq:auto_generated.result[29]
result[30] <= mult_thq:auto_generated.result[30]
result[31] <= mult_thq:auto_generated.result[31]
result[32] <= mult_thq:auto_generated.result[32]
result[33] <= mult_thq:auto_generated.result[33]
result[34] <= mult_thq:auto_generated.result[34]
result[35] <= mult_thq:auto_generated.result[35]


|ISEProject|LPM_MULT:B1066_ISEProject_hcc_991_VGAoutput_MULT18X18U|mult_thq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|ISEProject|LPM_MULT:B1083_ISEProject_hcc_992_VGAoutput_MULT18X18U
dataa[0] => mult_thq:auto_generated.dataa[0]
dataa[1] => mult_thq:auto_generated.dataa[1]
dataa[2] => mult_thq:auto_generated.dataa[2]
dataa[3] => mult_thq:auto_generated.dataa[3]
dataa[4] => mult_thq:auto_generated.dataa[4]
dataa[5] => mult_thq:auto_generated.dataa[5]
dataa[6] => mult_thq:auto_generated.dataa[6]
dataa[7] => mult_thq:auto_generated.dataa[7]
dataa[8] => mult_thq:auto_generated.dataa[8]
dataa[9] => mult_thq:auto_generated.dataa[9]
dataa[10] => mult_thq:auto_generated.dataa[10]
dataa[11] => mult_thq:auto_generated.dataa[11]
dataa[12] => mult_thq:auto_generated.dataa[12]
dataa[13] => mult_thq:auto_generated.dataa[13]
dataa[14] => mult_thq:auto_generated.dataa[14]
dataa[15] => mult_thq:auto_generated.dataa[15]
dataa[16] => mult_thq:auto_generated.dataa[16]
dataa[17] => mult_thq:auto_generated.dataa[17]
datab[0] => mult_thq:auto_generated.datab[0]
datab[1] => mult_thq:auto_generated.datab[1]
datab[2] => mult_thq:auto_generated.datab[2]
datab[3] => mult_thq:auto_generated.datab[3]
datab[4] => mult_thq:auto_generated.datab[4]
datab[5] => mult_thq:auto_generated.datab[5]
datab[6] => mult_thq:auto_generated.datab[6]
datab[7] => mult_thq:auto_generated.datab[7]
datab[8] => mult_thq:auto_generated.datab[8]
datab[9] => mult_thq:auto_generated.datab[9]
datab[10] => mult_thq:auto_generated.datab[10]
datab[11] => mult_thq:auto_generated.datab[11]
datab[12] => mult_thq:auto_generated.datab[12]
datab[13] => mult_thq:auto_generated.datab[13]
datab[14] => mult_thq:auto_generated.datab[14]
datab[15] => mult_thq:auto_generated.datab[15]
datab[16] => mult_thq:auto_generated.datab[16]
datab[17] => mult_thq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_thq:auto_generated.result[0]
result[1] <= mult_thq:auto_generated.result[1]
result[2] <= mult_thq:auto_generated.result[2]
result[3] <= mult_thq:auto_generated.result[3]
result[4] <= mult_thq:auto_generated.result[4]
result[5] <= mult_thq:auto_generated.result[5]
result[6] <= mult_thq:auto_generated.result[6]
result[7] <= mult_thq:auto_generated.result[7]
result[8] <= mult_thq:auto_generated.result[8]
result[9] <= mult_thq:auto_generated.result[9]
result[10] <= mult_thq:auto_generated.result[10]
result[11] <= mult_thq:auto_generated.result[11]
result[12] <= mult_thq:auto_generated.result[12]
result[13] <= mult_thq:auto_generated.result[13]
result[14] <= mult_thq:auto_generated.result[14]
result[15] <= mult_thq:auto_generated.result[15]
result[16] <= mult_thq:auto_generated.result[16]
result[17] <= mult_thq:auto_generated.result[17]
result[18] <= mult_thq:auto_generated.result[18]
result[19] <= mult_thq:auto_generated.result[19]
result[20] <= mult_thq:auto_generated.result[20]
result[21] <= mult_thq:auto_generated.result[21]
result[22] <= mult_thq:auto_generated.result[22]
result[23] <= mult_thq:auto_generated.result[23]
result[24] <= mult_thq:auto_generated.result[24]
result[25] <= mult_thq:auto_generated.result[25]
result[26] <= mult_thq:auto_generated.result[26]
result[27] <= mult_thq:auto_generated.result[27]
result[28] <= mult_thq:auto_generated.result[28]
result[29] <= mult_thq:auto_generated.result[29]
result[30] <= mult_thq:auto_generated.result[30]
result[31] <= mult_thq:auto_generated.result[31]
result[32] <= mult_thq:auto_generated.result[32]
result[33] <= mult_thq:auto_generated.result[33]
result[34] <= mult_thq:auto_generated.result[34]
result[35] <= mult_thq:auto_generated.result[35]


|ISEProject|LPM_MULT:B1083_ISEProject_hcc_992_VGAoutput_MULT18X18U|mult_thq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|ISEProject|LPM_MULT:B1100_ISEProject_hcc_1009_VGAoutput_MULT18X18U
dataa[0] => mult_thq:auto_generated.dataa[0]
dataa[1] => mult_thq:auto_generated.dataa[1]
dataa[2] => mult_thq:auto_generated.dataa[2]
dataa[3] => mult_thq:auto_generated.dataa[3]
dataa[4] => mult_thq:auto_generated.dataa[4]
dataa[5] => mult_thq:auto_generated.dataa[5]
dataa[6] => mult_thq:auto_generated.dataa[6]
dataa[7] => mult_thq:auto_generated.dataa[7]
dataa[8] => mult_thq:auto_generated.dataa[8]
dataa[9] => mult_thq:auto_generated.dataa[9]
dataa[10] => mult_thq:auto_generated.dataa[10]
dataa[11] => mult_thq:auto_generated.dataa[11]
dataa[12] => mult_thq:auto_generated.dataa[12]
dataa[13] => mult_thq:auto_generated.dataa[13]
dataa[14] => mult_thq:auto_generated.dataa[14]
dataa[15] => mult_thq:auto_generated.dataa[15]
dataa[16] => mult_thq:auto_generated.dataa[16]
dataa[17] => mult_thq:auto_generated.dataa[17]
datab[0] => mult_thq:auto_generated.datab[0]
datab[1] => mult_thq:auto_generated.datab[1]
datab[2] => mult_thq:auto_generated.datab[2]
datab[3] => mult_thq:auto_generated.datab[3]
datab[4] => mult_thq:auto_generated.datab[4]
datab[5] => mult_thq:auto_generated.datab[5]
datab[6] => mult_thq:auto_generated.datab[6]
datab[7] => mult_thq:auto_generated.datab[7]
datab[8] => mult_thq:auto_generated.datab[8]
datab[9] => mult_thq:auto_generated.datab[9]
datab[10] => mult_thq:auto_generated.datab[10]
datab[11] => mult_thq:auto_generated.datab[11]
datab[12] => mult_thq:auto_generated.datab[12]
datab[13] => mult_thq:auto_generated.datab[13]
datab[14] => mult_thq:auto_generated.datab[14]
datab[15] => mult_thq:auto_generated.datab[15]
datab[16] => mult_thq:auto_generated.datab[16]
datab[17] => mult_thq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_thq:auto_generated.result[0]
result[1] <= mult_thq:auto_generated.result[1]
result[2] <= mult_thq:auto_generated.result[2]
result[3] <= mult_thq:auto_generated.result[3]
result[4] <= mult_thq:auto_generated.result[4]
result[5] <= mult_thq:auto_generated.result[5]
result[6] <= mult_thq:auto_generated.result[6]
result[7] <= mult_thq:auto_generated.result[7]
result[8] <= mult_thq:auto_generated.result[8]
result[9] <= mult_thq:auto_generated.result[9]
result[10] <= mult_thq:auto_generated.result[10]
result[11] <= mult_thq:auto_generated.result[11]
result[12] <= mult_thq:auto_generated.result[12]
result[13] <= mult_thq:auto_generated.result[13]
result[14] <= mult_thq:auto_generated.result[14]
result[15] <= mult_thq:auto_generated.result[15]
result[16] <= mult_thq:auto_generated.result[16]
result[17] <= mult_thq:auto_generated.result[17]
result[18] <= mult_thq:auto_generated.result[18]
result[19] <= mult_thq:auto_generated.result[19]
result[20] <= mult_thq:auto_generated.result[20]
result[21] <= mult_thq:auto_generated.result[21]
result[22] <= mult_thq:auto_generated.result[22]
result[23] <= mult_thq:auto_generated.result[23]
result[24] <= mult_thq:auto_generated.result[24]
result[25] <= mult_thq:auto_generated.result[25]
result[26] <= mult_thq:auto_generated.result[26]
result[27] <= mult_thq:auto_generated.result[27]
result[28] <= mult_thq:auto_generated.result[28]
result[29] <= mult_thq:auto_generated.result[29]
result[30] <= mult_thq:auto_generated.result[30]
result[31] <= mult_thq:auto_generated.result[31]
result[32] <= mult_thq:auto_generated.result[32]
result[33] <= mult_thq:auto_generated.result[33]
result[34] <= mult_thq:auto_generated.result[34]
result[35] <= mult_thq:auto_generated.result[35]


|ISEProject|LPM_MULT:B1100_ISEProject_hcc_1009_VGAoutput_MULT18X18U|mult_thq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|ISEProject|LPM_MULT:B1117_ISEProject_hcc_1010_VGAoutput_MULT18X18U
dataa[0] => mult_thq:auto_generated.dataa[0]
dataa[1] => mult_thq:auto_generated.dataa[1]
dataa[2] => mult_thq:auto_generated.dataa[2]
dataa[3] => mult_thq:auto_generated.dataa[3]
dataa[4] => mult_thq:auto_generated.dataa[4]
dataa[5] => mult_thq:auto_generated.dataa[5]
dataa[6] => mult_thq:auto_generated.dataa[6]
dataa[7] => mult_thq:auto_generated.dataa[7]
dataa[8] => mult_thq:auto_generated.dataa[8]
dataa[9] => mult_thq:auto_generated.dataa[9]
dataa[10] => mult_thq:auto_generated.dataa[10]
dataa[11] => mult_thq:auto_generated.dataa[11]
dataa[12] => mult_thq:auto_generated.dataa[12]
dataa[13] => mult_thq:auto_generated.dataa[13]
dataa[14] => mult_thq:auto_generated.dataa[14]
dataa[15] => mult_thq:auto_generated.dataa[15]
dataa[16] => mult_thq:auto_generated.dataa[16]
dataa[17] => mult_thq:auto_generated.dataa[17]
datab[0] => mult_thq:auto_generated.datab[0]
datab[1] => mult_thq:auto_generated.datab[1]
datab[2] => mult_thq:auto_generated.datab[2]
datab[3] => mult_thq:auto_generated.datab[3]
datab[4] => mult_thq:auto_generated.datab[4]
datab[5] => mult_thq:auto_generated.datab[5]
datab[6] => mult_thq:auto_generated.datab[6]
datab[7] => mult_thq:auto_generated.datab[7]
datab[8] => mult_thq:auto_generated.datab[8]
datab[9] => mult_thq:auto_generated.datab[9]
datab[10] => mult_thq:auto_generated.datab[10]
datab[11] => mult_thq:auto_generated.datab[11]
datab[12] => mult_thq:auto_generated.datab[12]
datab[13] => mult_thq:auto_generated.datab[13]
datab[14] => mult_thq:auto_generated.datab[14]
datab[15] => mult_thq:auto_generated.datab[15]
datab[16] => mult_thq:auto_generated.datab[16]
datab[17] => mult_thq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_thq:auto_generated.result[0]
result[1] <= mult_thq:auto_generated.result[1]
result[2] <= mult_thq:auto_generated.result[2]
result[3] <= mult_thq:auto_generated.result[3]
result[4] <= mult_thq:auto_generated.result[4]
result[5] <= mult_thq:auto_generated.result[5]
result[6] <= mult_thq:auto_generated.result[6]
result[7] <= mult_thq:auto_generated.result[7]
result[8] <= mult_thq:auto_generated.result[8]
result[9] <= mult_thq:auto_generated.result[9]
result[10] <= mult_thq:auto_generated.result[10]
result[11] <= mult_thq:auto_generated.result[11]
result[12] <= mult_thq:auto_generated.result[12]
result[13] <= mult_thq:auto_generated.result[13]
result[14] <= mult_thq:auto_generated.result[14]
result[15] <= mult_thq:auto_generated.result[15]
result[16] <= mult_thq:auto_generated.result[16]
result[17] <= mult_thq:auto_generated.result[17]
result[18] <= mult_thq:auto_generated.result[18]
result[19] <= mult_thq:auto_generated.result[19]
result[20] <= mult_thq:auto_generated.result[20]
result[21] <= mult_thq:auto_generated.result[21]
result[22] <= mult_thq:auto_generated.result[22]
result[23] <= mult_thq:auto_generated.result[23]
result[24] <= mult_thq:auto_generated.result[24]
result[25] <= mult_thq:auto_generated.result[25]
result[26] <= mult_thq:auto_generated.result[26]
result[27] <= mult_thq:auto_generated.result[27]
result[28] <= mult_thq:auto_generated.result[28]
result[29] <= mult_thq:auto_generated.result[29]
result[30] <= mult_thq:auto_generated.result[30]
result[31] <= mult_thq:auto_generated.result[31]
result[32] <= mult_thq:auto_generated.result[32]
result[33] <= mult_thq:auto_generated.result[33]
result[34] <= mult_thq:auto_generated.result[34]
result[35] <= mult_thq:auto_generated.result[35]


|ISEProject|LPM_MULT:B1117_ISEProject_hcc_1010_VGAoutput_MULT18X18U|mult_thq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|ISEProject|DEC_7SEG:B1_de2_hcc_495_DE2Set7SegDigit_SEG7OUT0
hex_digit[0] => Mux6.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux0.IN19
hex_digit[1] => Mux6.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux0.IN18
hex_digit[2] => Mux6.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux0.IN17
hex_digit[3] => Mux6.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux0.IN16
segment[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|ISEProject|DEC_7SEG:B1_de2_hcc_502_DE2Set7SegDigit_1_SEG7OUT1
hex_digit[0] => Mux6.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux0.IN19
hex_digit[1] => Mux6.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux0.IN18
hex_digit[2] => Mux6.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux0.IN17
hex_digit[3] => Mux6.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux0.IN16
segment[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|ISEProject|DEC_7SEG:B1_de2_hcc_509_DE2Set7SegDigit_2_SEG7OUT2
hex_digit[0] => Mux6.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux0.IN19
hex_digit[1] => Mux6.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux0.IN18
hex_digit[2] => Mux6.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux0.IN17
hex_digit[3] => Mux6.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux0.IN16
segment[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|ISEProject|DEC_7SEG:B1_de2_hcc_516_DE2Set7SegDigit_3_SEG7OUT3
hex_digit[0] => Mux6.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux0.IN19
hex_digit[1] => Mux6.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux0.IN18
hex_digit[2] => Mux6.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux0.IN17
hex_digit[3] => Mux6.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux0.IN16
segment[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|ISEProject|DEC_7SEG:B1_de2_hcc_523_DE2Set7SegDigit_4_SEG7OUT4
hex_digit[0] => Mux6.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux0.IN19
hex_digit[1] => Mux6.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux0.IN18
hex_digit[2] => Mux6.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux0.IN17
hex_digit[3] => Mux6.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux0.IN16
segment[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|ISEProject|DEC_7SEG:B1_de2_hcc_530_DE2Set7SegDigit_5_SEG7OUT5
hex_digit[0] => Mux6.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux0.IN19
hex_digit[1] => Mux6.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux0.IN18
hex_digit[2] => Mux6.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux0.IN17
hex_digit[3] => Mux6.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux0.IN16
segment[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|ISEProject|VGA_SYNC_800:B3_de2_hcc_602_DE2VideoDriver800x600_vga
clock_50Mhz => h_count[10].CLK
clock_50Mhz => h_count[9].CLK
clock_50Mhz => h_count[8].CLK
clock_50Mhz => h_count[7].CLK
clock_50Mhz => h_count[6].CLK
clock_50Mhz => h_count[5].CLK
clock_50Mhz => h_count[4].CLK
clock_50Mhz => h_count[3].CLK
clock_50Mhz => h_count[2].CLK
clock_50Mhz => h_count[1].CLK
clock_50Mhz => h_count[0].CLK
clock_50Mhz => horiz_sync.CLK
clock_50Mhz => v_count[10].CLK
clock_50Mhz => v_count[9].CLK
clock_50Mhz => v_count[8].CLK
clock_50Mhz => v_count[7].CLK
clock_50Mhz => v_count[6].CLK
clock_50Mhz => v_count[5].CLK
clock_50Mhz => v_count[4].CLK
clock_50Mhz => v_count[3].CLK
clock_50Mhz => v_count[2].CLK
clock_50Mhz => v_count[1].CLK
clock_50Mhz => v_count[0].CLK
clock_50Mhz => vert_sync.CLK
clock_50Mhz => video_on_h.CLK
clock_50Mhz => pixel_column[10]~reg0.CLK
clock_50Mhz => pixel_column[9]~reg0.CLK
clock_50Mhz => pixel_column[8]~reg0.CLK
clock_50Mhz => pixel_column[7]~reg0.CLK
clock_50Mhz => pixel_column[6]~reg0.CLK
clock_50Mhz => pixel_column[5]~reg0.CLK
clock_50Mhz => pixel_column[4]~reg0.CLK
clock_50Mhz => pixel_column[3]~reg0.CLK
clock_50Mhz => pixel_column[2]~reg0.CLK
clock_50Mhz => pixel_column[1]~reg0.CLK
clock_50Mhz => pixel_column[0]~reg0.CLK
clock_50Mhz => video_on_v.CLK
clock_50Mhz => pixel_row[10]~reg0.CLK
clock_50Mhz => pixel_row[9]~reg0.CLK
clock_50Mhz => pixel_row[8]~reg0.CLK
clock_50Mhz => pixel_row[7]~reg0.CLK
clock_50Mhz => pixel_row[6]~reg0.CLK
clock_50Mhz => pixel_row[5]~reg0.CLK
clock_50Mhz => pixel_row[4]~reg0.CLK
clock_50Mhz => pixel_row[3]~reg0.CLK
clock_50Mhz => pixel_row[2]~reg0.CLK
clock_50Mhz => pixel_row[1]~reg0.CLK
clock_50Mhz => pixel_row[0]~reg0.CLK
clock_50Mhz => horiz_sync_out~reg0.CLK
clock_50Mhz => vert_sync_out~reg0.CLK
clock_50Mhz => red_out[9]~reg0.CLK
clock_50Mhz => red_out[8]~reg0.CLK
clock_50Mhz => red_out[7]~reg0.CLK
clock_50Mhz => red_out[6]~reg0.CLK
clock_50Mhz => red_out[5]~reg0.CLK
clock_50Mhz => red_out[4]~reg0.CLK
clock_50Mhz => red_out[3]~reg0.CLK
clock_50Mhz => red_out[2]~reg0.CLK
clock_50Mhz => red_out[1]~reg0.CLK
clock_50Mhz => red_out[0]~reg0.CLK
clock_50Mhz => green_out[9]~reg0.CLK
clock_50Mhz => green_out[8]~reg0.CLK
clock_50Mhz => green_out[7]~reg0.CLK
clock_50Mhz => green_out[6]~reg0.CLK
clock_50Mhz => green_out[5]~reg0.CLK
clock_50Mhz => green_out[4]~reg0.CLK
clock_50Mhz => green_out[3]~reg0.CLK
clock_50Mhz => green_out[2]~reg0.CLK
clock_50Mhz => green_out[1]~reg0.CLK
clock_50Mhz => green_out[0]~reg0.CLK
clock_50Mhz => blue_out[9]~reg0.CLK
clock_50Mhz => blue_out[8]~reg0.CLK
clock_50Mhz => blue_out[7]~reg0.CLK
clock_50Mhz => blue_out[6]~reg0.CLK
clock_50Mhz => blue_out[5]~reg0.CLK
clock_50Mhz => blue_out[4]~reg0.CLK
clock_50Mhz => blue_out[3]~reg0.CLK
clock_50Mhz => blue_out[2]~reg0.CLK
clock_50Mhz => blue_out[1]~reg0.CLK
clock_50Mhz => blue_out[0]~reg0.CLK
clock_50Mhz => pixel_clock.DATAIN
red[0] => red_out~0.IN1
red[1] => red_out~1.IN1
red[2] => red_out~2.IN1
red[3] => red_out~3.IN1
red[4] => red_out~4.IN1
red[5] => red_out~5.IN1
red[6] => red_out~6.IN1
red[7] => red_out~7.IN1
red[8] => red_out~8.IN1
red[9] => red_out~9.IN1
green[0] => green_out~0.IN1
green[1] => green_out~1.IN1
green[2] => green_out~2.IN1
green[3] => green_out~3.IN1
green[4] => green_out~4.IN1
green[5] => green_out~5.IN1
green[6] => green_out~6.IN1
green[7] => green_out~7.IN1
green[8] => green_out~8.IN1
green[9] => green_out~9.IN1
blue[0] => blue_out~0.IN1
blue[1] => blue_out~1.IN1
blue[2] => blue_out~2.IN1
blue[3] => blue_out~3.IN1
blue[4] => blue_out~4.IN1
blue[5] => blue_out~5.IN1
blue[6] => blue_out~6.IN0
blue[7] => blue_out~7.IN1
blue[8] => blue_out~8.IN1
blue[9] => blue_out~9.IN1
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[4] <= red_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[5] <= red_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[6] <= red_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[7] <= red_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[8] <= red_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[9] <= red_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[4] <= green_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[5] <= green_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[6] <= green_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[7] <= green_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[8] <= green_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[9] <= green_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[4] <= blue_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[5] <= blue_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[6] <= blue_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[7] <= blue_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[8] <= blue_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[9] <= blue_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_on <= video_on_int~0.DB_MAX_OUTPUT_PORT_TYPE
pixel_clock <= clock_50Mhz.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[10] <= pixel_row[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[10] <= pixel_column[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ISEProject|MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2
Clock_27Mhz => inhibit_wait_count[10].CLK
Clock_27Mhz => inhibit_wait_count[9].CLK
Clock_27Mhz => inhibit_wait_count[8].CLK
Clock_27Mhz => inhibit_wait_count[7].CLK
Clock_27Mhz => inhibit_wait_count[6].CLK
Clock_27Mhz => inhibit_wait_count[5].CLK
Clock_27Mhz => inhibit_wait_count[4].CLK
Clock_27Mhz => inhibit_wait_count[3].CLK
Clock_27Mhz => inhibit_wait_count[2].CLK
Clock_27Mhz => inhibit_wait_count[1].CLK
Clock_27Mhz => inhibit_wait_count[0].CLK
Clock_27Mhz => send_data.CLK
Clock_27Mhz => CHAROUT[7].CLK
Clock_27Mhz => CHAROUT[6].CLK
Clock_27Mhz => CHAROUT[5].CLK
Clock_27Mhz => CHAROUT[4].CLK
Clock_27Mhz => CHAROUT[3].CLK
Clock_27Mhz => CHAROUT[2].CLK
Clock_27Mhz => CHAROUT[1].CLK
Clock_27Mhz => CHAROUT[0].CLK
Clock_27Mhz => filter[7].CLK
Clock_27Mhz => filter[6].CLK
Clock_27Mhz => filter[5].CLK
Clock_27Mhz => filter[4].CLK
Clock_27Mhz => filter[3].CLK
Clock_27Mhz => filter[2].CLK
Clock_27Mhz => filter[1].CLK
Clock_27Mhz => filter[0].CLK
Clock_27Mhz => MOUSE_CLK_RISING_EDGE.CLK
Clock_27Mhz => MOUSE_CLK_FILTER.CLK
Clock_27Mhz => MOUSE_CLK_FALLING_EDGE.CLK
Clock_27Mhz => OUTCNT[3].CLK
Clock_27Mhz => OUTCNT[2].CLK
Clock_27Mhz => OUTCNT[1].CLK
Clock_27Mhz => OUTCNT[0].CLK
Clock_27Mhz => send_char.CLK
Clock_27Mhz => output_ready.CLK
Clock_27Mhz => SHIFTOUT[10].CLK
Clock_27Mhz => SHIFTOUT[9].CLK
Clock_27Mhz => SHIFTOUT[8].CLK
Clock_27Mhz => SHIFTOUT[7].CLK
Clock_27Mhz => SHIFTOUT[6].CLK
Clock_27Mhz => SHIFTOUT[5].CLK
Clock_27Mhz => SHIFTOUT[4].CLK
Clock_27Mhz => SHIFTOUT[3].CLK
Clock_27Mhz => SHIFTOUT[2].CLK
Clock_27Mhz => SHIFTOUT[1].CLK
Clock_27Mhz => MOUSE_DATA_BUF.CLK
Clock_27Mhz => INCNT[3].CLK
Clock_27Mhz => INCNT[2].CLK
Clock_27Mhz => INCNT[1].CLK
Clock_27Mhz => INCNT[0].CLK
Clock_27Mhz => READ_CHAR.CLK
Clock_27Mhz => PACKET_COUNT[1].CLK
Clock_27Mhz => PACKET_COUNT[0].CLK
Clock_27Mhz => left_button~reg0.CLK
Clock_27Mhz => right_button~reg0.CLK
Clock_27Mhz => middle_button~reg0.CLK
Clock_27Mhz => iready_set.CLK
Clock_27Mhz => SHIFTIN[8].CLK
Clock_27Mhz => SHIFTIN[7].CLK
Clock_27Mhz => SHIFTIN[6].CLK
Clock_27Mhz => SHIFTIN[5].CLK
Clock_27Mhz => SHIFTIN[4].CLK
Clock_27Mhz => SHIFTIN[3].CLK
Clock_27Mhz => SHIFTIN[2].CLK
Clock_27Mhz => SHIFTIN[1].CLK
Clock_27Mhz => SHIFTIN[0].CLK
Clock_27Mhz => cursor_column[9].CLK
Clock_27Mhz => cursor_column[8].CLK
Clock_27Mhz => cursor_column[7].CLK
Clock_27Mhz => cursor_column[6].CLK
Clock_27Mhz => cursor_column[5].CLK
Clock_27Mhz => cursor_column[4].CLK
Clock_27Mhz => cursor_column[3].CLK
Clock_27Mhz => cursor_column[2].CLK
Clock_27Mhz => cursor_column[1].CLK
Clock_27Mhz => cursor_column[0].CLK
Clock_27Mhz => cursor_row[9].CLK
Clock_27Mhz => cursor_row[8].CLK
Clock_27Mhz => cursor_row[7].CLK
Clock_27Mhz => cursor_row[6].CLK
Clock_27Mhz => cursor_row[5].CLK
Clock_27Mhz => cursor_row[4].CLK
Clock_27Mhz => cursor_row[3].CLK
Clock_27Mhz => cursor_row[2].CLK
Clock_27Mhz => cursor_row[1].CLK
Clock_27Mhz => cursor_row[0].CLK
Clock_27Mhz => new_cursor_column[9].CLK
Clock_27Mhz => new_cursor_column[8].CLK
Clock_27Mhz => new_cursor_column[7].CLK
Clock_27Mhz => new_cursor_column[6].CLK
Clock_27Mhz => new_cursor_column[5].CLK
Clock_27Mhz => new_cursor_column[4].CLK
Clock_27Mhz => new_cursor_column[3].CLK
Clock_27Mhz => new_cursor_column[2].CLK
Clock_27Mhz => new_cursor_column[1].CLK
Clock_27Mhz => new_cursor_column[0].CLK
Clock_27Mhz => new_cursor_row[9].CLK
Clock_27Mhz => new_cursor_row[8].CLK
Clock_27Mhz => new_cursor_row[7].CLK
Clock_27Mhz => new_cursor_row[6].CLK
Clock_27Mhz => new_cursor_row[5].CLK
Clock_27Mhz => new_cursor_row[4].CLK
Clock_27Mhz => new_cursor_row[3].CLK
Clock_27Mhz => new_cursor_row[2].CLK
Clock_27Mhz => new_cursor_row[1].CLK
Clock_27Mhz => new_cursor_row[0].CLK
Clock_27Mhz => PACKET_CHAR1[2].CLK
Clock_27Mhz => PACKET_CHAR1[1].CLK
Clock_27Mhz => PACKET_CHAR1[0].CLK
Clock_27Mhz => PACKET_CHAR2[7].CLK
Clock_27Mhz => PACKET_CHAR2[6].CLK
Clock_27Mhz => PACKET_CHAR2[5].CLK
Clock_27Mhz => PACKET_CHAR2[4].CLK
Clock_27Mhz => PACKET_CHAR2[3].CLK
Clock_27Mhz => PACKET_CHAR2[2].CLK
Clock_27Mhz => PACKET_CHAR2[1].CLK
Clock_27Mhz => PACKET_CHAR2[0].CLK
Clock_27Mhz => PACKET_CHAR3[7].CLK
Clock_27Mhz => PACKET_CHAR3[6].CLK
Clock_27Mhz => PACKET_CHAR3[5].CLK
Clock_27Mhz => PACKET_CHAR3[4].CLK
Clock_27Mhz => PACKET_CHAR3[3].CLK
Clock_27Mhz => PACKET_CHAR3[2].CLK
Clock_27Mhz => PACKET_CHAR3[1].CLK
Clock_27Mhz => PACKET_CHAR3[0].CLK
Clock_27Mhz => mouse_state~13.IN1
re_set => send_data.ACLR
re_set => inhibit_wait_count[0].ACLR
re_set => inhibit_wait_count[1].ACLR
re_set => inhibit_wait_count[2].ACLR
re_set => inhibit_wait_count[3].ACLR
re_set => inhibit_wait_count[4].ACLR
re_set => inhibit_wait_count[5].ACLR
re_set => inhibit_wait_count[6].ACLR
re_set => inhibit_wait_count[7].ACLR
re_set => inhibit_wait_count[8].ACLR
re_set => inhibit_wait_count[9].ACLR
re_set => inhibit_wait_count[10].ACLR
re_set => INCNT[3].ACLR
re_set => INCNT[2].ACLR
re_set => INCNT[1].ACLR
re_set => INCNT[0].ACLR
re_set => READ_CHAR.ACLR
re_set => PACKET_COUNT[1].ACLR
re_set => PACKET_COUNT[0].ACLR
re_set => left_button~reg0.ACLR
re_set => right_button~reg0.ACLR
re_set => middle_button~reg0.ACLR
re_set => CHAROUT[7].ENA
re_set => CHAROUT[6].ENA
re_set => CHAROUT[5].ENA
re_set => CHAROUT[4].ENA
re_set => CHAROUT[3].ENA
re_set => CHAROUT[2].ENA
re_set => CHAROUT[1].ENA
re_set => CHAROUT[0].ENA
re_set => iready_set.ENA
re_set => SHIFTIN[8].ENA
re_set => SHIFTIN[7].ENA
re_set => SHIFTIN[6].ENA
re_set => SHIFTIN[5].ENA
re_set => SHIFTIN[4].ENA
re_set => SHIFTIN[3].ENA
re_set => SHIFTIN[2].ENA
re_set => SHIFTIN[1].ENA
re_set => SHIFTIN[0].ENA
re_set => cursor_column[9].ENA
re_set => cursor_column[8].ENA
re_set => cursor_column[7].ENA
re_set => cursor_column[6].ENA
re_set => cursor_column[5].ENA
re_set => cursor_column[4].ENA
re_set => cursor_column[3].ENA
re_set => cursor_column[2].ENA
re_set => cursor_column[1].ENA
re_set => cursor_column[0].ENA
re_set => cursor_row[9].ENA
re_set => cursor_row[8].ENA
re_set => cursor_row[7].ENA
re_set => cursor_row[6].ENA
re_set => cursor_row[5].ENA
re_set => cursor_row[4].ENA
re_set => cursor_row[3].ENA
re_set => cursor_row[2].ENA
re_set => cursor_row[1].ENA
re_set => cursor_row[0].ENA
re_set => new_cursor_column[9].ENA
re_set => new_cursor_column[8].ENA
re_set => new_cursor_column[7].ENA
re_set => new_cursor_column[6].ENA
re_set => new_cursor_column[5].ENA
re_set => new_cursor_column[4].ENA
re_set => new_cursor_column[3].ENA
re_set => new_cursor_column[2].ENA
re_set => new_cursor_column[1].ENA
re_set => new_cursor_column[0].ENA
re_set => new_cursor_row[9].ENA
re_set => new_cursor_row[8].ENA
re_set => new_cursor_row[7].ENA
re_set => new_cursor_row[6].ENA
re_set => new_cursor_row[5].ENA
re_set => new_cursor_row[4].ENA
re_set => new_cursor_row[3].ENA
re_set => new_cursor_row[2].ENA
re_set => new_cursor_row[1].ENA
re_set => PACKET_CHAR3[0].ENA
re_set => new_cursor_row[0].ENA
re_set => PACKET_CHAR1[2].ENA
re_set => PACKET_CHAR1[1].ENA
re_set => PACKET_CHAR1[0].ENA
re_set => PACKET_CHAR2[7].ENA
re_set => PACKET_CHAR2[6].ENA
re_set => PACKET_CHAR2[5].ENA
re_set => PACKET_CHAR2[4].ENA
re_set => PACKET_CHAR2[3].ENA
re_set => PACKET_CHAR2[2].ENA
re_set => PACKET_CHAR2[1].ENA
re_set => PACKET_CHAR2[0].ENA
re_set => PACKET_CHAR3[7].ENA
re_set => PACKET_CHAR3[6].ENA
re_set => PACKET_CHAR3[5].ENA
re_set => PACKET_CHAR3[4].ENA
re_set => PACKET_CHAR3[3].ENA
re_set => PACKET_CHAR3[2].ENA
re_set => PACKET_CHAR3[1].ENA
re_set => mouse_state~14.IN1
mouse_data_i => SHIFTIN~0.DATAB
mouse_data_i => RECV_UART~0.IN1
mouse_clk_i => filter[0].DATAIN
mouse_data_o <= MOUSE_DATA_BUF.DB_MAX_OUTPUT_PORT_TYPE
mouse_clk_o <= mouse_state.inhibit_trans.DB_MAX_OUTPUT_PORT_TYPE
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_button <= middle_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[0] <= cursor_row[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[1] <= cursor_row[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[2] <= cursor_row[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[3] <= cursor_row[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[4] <= cursor_row[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[5] <= cursor_row[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[6] <= cursor_row[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[7] <= cursor_row[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[8] <= cursor_row[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[9] <= cursor_row[9].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[0] <= cursor_column[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[1] <= cursor_column[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[2] <= cursor_column[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[3] <= cursor_column[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[4] <= cursor_column[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[5] <= cursor_column[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[6] <= cursor_column[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[7] <= cursor_column[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[8] <= cursor_column[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[9] <= cursor_column[9].DB_MAX_OUTPUT_PORT_TYPE
MaxX[0] <= <VCC>
MaxX[1] <= <VCC>
MaxX[2] <= <VCC>
MaxX[3] <= <VCC>
MaxX[4] <= <VCC>
MaxX[5] <= <GND>
MaxX[6] <= <GND>
MaxX[7] <= <GND>
MaxX[8] <= <VCC>
MaxX[9] <= <VCC>
MaxY[0] <= <VCC>
MaxY[1] <= <VCC>
MaxY[2] <= <VCC>
MaxY[3] <= <GND>
MaxY[4] <= <VCC>
MaxY[5] <= <GND>
MaxY[6] <= <VCC>
MaxY[7] <= <GND>
MaxY[8] <= <GND>
MaxY[9] <= <VCC>
MOUSE_DATA_DIR_o <= MOUSE_DATA_DIR_o~0.DB_MAX_OUTPUT_PORT_TYPE
MOUSE_CLK_DIR <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE


|ISEProject|LPM_MULT:B770_ISEProject_hcc_885_VGAoutput_MULT18X18U
dataa[0] => mult_thq:auto_generated.dataa[0]
dataa[1] => mult_thq:auto_generated.dataa[1]
dataa[2] => mult_thq:auto_generated.dataa[2]
dataa[3] => mult_thq:auto_generated.dataa[3]
dataa[4] => mult_thq:auto_generated.dataa[4]
dataa[5] => mult_thq:auto_generated.dataa[5]
dataa[6] => mult_thq:auto_generated.dataa[6]
dataa[7] => mult_thq:auto_generated.dataa[7]
dataa[8] => mult_thq:auto_generated.dataa[8]
dataa[9] => mult_thq:auto_generated.dataa[9]
dataa[10] => mult_thq:auto_generated.dataa[10]
dataa[11] => mult_thq:auto_generated.dataa[11]
dataa[12] => mult_thq:auto_generated.dataa[12]
dataa[13] => mult_thq:auto_generated.dataa[13]
dataa[14] => mult_thq:auto_generated.dataa[14]
dataa[15] => mult_thq:auto_generated.dataa[15]
dataa[16] => mult_thq:auto_generated.dataa[16]
dataa[17] => mult_thq:auto_generated.dataa[17]
datab[0] => mult_thq:auto_generated.datab[0]
datab[1] => mult_thq:auto_generated.datab[1]
datab[2] => mult_thq:auto_generated.datab[2]
datab[3] => mult_thq:auto_generated.datab[3]
datab[4] => mult_thq:auto_generated.datab[4]
datab[5] => mult_thq:auto_generated.datab[5]
datab[6] => mult_thq:auto_generated.datab[6]
datab[7] => mult_thq:auto_generated.datab[7]
datab[8] => mult_thq:auto_generated.datab[8]
datab[9] => mult_thq:auto_generated.datab[9]
datab[10] => mult_thq:auto_generated.datab[10]
datab[11] => mult_thq:auto_generated.datab[11]
datab[12] => mult_thq:auto_generated.datab[12]
datab[13] => mult_thq:auto_generated.datab[13]
datab[14] => mult_thq:auto_generated.datab[14]
datab[15] => mult_thq:auto_generated.datab[15]
datab[16] => mult_thq:auto_generated.datab[16]
datab[17] => mult_thq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_thq:auto_generated.result[0]
result[1] <= mult_thq:auto_generated.result[1]
result[2] <= mult_thq:auto_generated.result[2]
result[3] <= mult_thq:auto_generated.result[3]
result[4] <= mult_thq:auto_generated.result[4]
result[5] <= mult_thq:auto_generated.result[5]
result[6] <= mult_thq:auto_generated.result[6]
result[7] <= mult_thq:auto_generated.result[7]
result[8] <= mult_thq:auto_generated.result[8]
result[9] <= mult_thq:auto_generated.result[9]
result[10] <= mult_thq:auto_generated.result[10]
result[11] <= mult_thq:auto_generated.result[11]
result[12] <= mult_thq:auto_generated.result[12]
result[13] <= mult_thq:auto_generated.result[13]
result[14] <= mult_thq:auto_generated.result[14]
result[15] <= mult_thq:auto_generated.result[15]
result[16] <= mult_thq:auto_generated.result[16]
result[17] <= mult_thq:auto_generated.result[17]
result[18] <= mult_thq:auto_generated.result[18]
result[19] <= mult_thq:auto_generated.result[19]
result[20] <= mult_thq:auto_generated.result[20]
result[21] <= mult_thq:auto_generated.result[21]
result[22] <= mult_thq:auto_generated.result[22]
result[23] <= mult_thq:auto_generated.result[23]
result[24] <= mult_thq:auto_generated.result[24]
result[25] <= mult_thq:auto_generated.result[25]
result[26] <= mult_thq:auto_generated.result[26]
result[27] <= mult_thq:auto_generated.result[27]
result[28] <= mult_thq:auto_generated.result[28]
result[29] <= mult_thq:auto_generated.result[29]
result[30] <= mult_thq:auto_generated.result[30]
result[31] <= mult_thq:auto_generated.result[31]
result[32] <= mult_thq:auto_generated.result[32]
result[33] <= mult_thq:auto_generated.result[33]
result[34] <= mult_thq:auto_generated.result[34]
result[35] <= mult_thq:auto_generated.result[35]


|ISEProject|LPM_MULT:B770_ISEProject_hcc_885_VGAoutput_MULT18X18U|mult_thq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|ISEProject|LPM_MULT:B787_ISEProject_hcc_886_VGAoutput_MULT18X18U
dataa[0] => mult_thq:auto_generated.dataa[0]
dataa[1] => mult_thq:auto_generated.dataa[1]
dataa[2] => mult_thq:auto_generated.dataa[2]
dataa[3] => mult_thq:auto_generated.dataa[3]
dataa[4] => mult_thq:auto_generated.dataa[4]
dataa[5] => mult_thq:auto_generated.dataa[5]
dataa[6] => mult_thq:auto_generated.dataa[6]
dataa[7] => mult_thq:auto_generated.dataa[7]
dataa[8] => mult_thq:auto_generated.dataa[8]
dataa[9] => mult_thq:auto_generated.dataa[9]
dataa[10] => mult_thq:auto_generated.dataa[10]
dataa[11] => mult_thq:auto_generated.dataa[11]
dataa[12] => mult_thq:auto_generated.dataa[12]
dataa[13] => mult_thq:auto_generated.dataa[13]
dataa[14] => mult_thq:auto_generated.dataa[14]
dataa[15] => mult_thq:auto_generated.dataa[15]
dataa[16] => mult_thq:auto_generated.dataa[16]
dataa[17] => mult_thq:auto_generated.dataa[17]
datab[0] => mult_thq:auto_generated.datab[0]
datab[1] => mult_thq:auto_generated.datab[1]
datab[2] => mult_thq:auto_generated.datab[2]
datab[3] => mult_thq:auto_generated.datab[3]
datab[4] => mult_thq:auto_generated.datab[4]
datab[5] => mult_thq:auto_generated.datab[5]
datab[6] => mult_thq:auto_generated.datab[6]
datab[7] => mult_thq:auto_generated.datab[7]
datab[8] => mult_thq:auto_generated.datab[8]
datab[9] => mult_thq:auto_generated.datab[9]
datab[10] => mult_thq:auto_generated.datab[10]
datab[11] => mult_thq:auto_generated.datab[11]
datab[12] => mult_thq:auto_generated.datab[12]
datab[13] => mult_thq:auto_generated.datab[13]
datab[14] => mult_thq:auto_generated.datab[14]
datab[15] => mult_thq:auto_generated.datab[15]
datab[16] => mult_thq:auto_generated.datab[16]
datab[17] => mult_thq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_thq:auto_generated.result[0]
result[1] <= mult_thq:auto_generated.result[1]
result[2] <= mult_thq:auto_generated.result[2]
result[3] <= mult_thq:auto_generated.result[3]
result[4] <= mult_thq:auto_generated.result[4]
result[5] <= mult_thq:auto_generated.result[5]
result[6] <= mult_thq:auto_generated.result[6]
result[7] <= mult_thq:auto_generated.result[7]
result[8] <= mult_thq:auto_generated.result[8]
result[9] <= mult_thq:auto_generated.result[9]
result[10] <= mult_thq:auto_generated.result[10]
result[11] <= mult_thq:auto_generated.result[11]
result[12] <= mult_thq:auto_generated.result[12]
result[13] <= mult_thq:auto_generated.result[13]
result[14] <= mult_thq:auto_generated.result[14]
result[15] <= mult_thq:auto_generated.result[15]
result[16] <= mult_thq:auto_generated.result[16]
result[17] <= mult_thq:auto_generated.result[17]
result[18] <= mult_thq:auto_generated.result[18]
result[19] <= mult_thq:auto_generated.result[19]
result[20] <= mult_thq:auto_generated.result[20]
result[21] <= mult_thq:auto_generated.result[21]
result[22] <= mult_thq:auto_generated.result[22]
result[23] <= mult_thq:auto_generated.result[23]
result[24] <= mult_thq:auto_generated.result[24]
result[25] <= mult_thq:auto_generated.result[25]
result[26] <= mult_thq:auto_generated.result[26]
result[27] <= mult_thq:auto_generated.result[27]
result[28] <= mult_thq:auto_generated.result[28]
result[29] <= mult_thq:auto_generated.result[29]
result[30] <= mult_thq:auto_generated.result[30]
result[31] <= mult_thq:auto_generated.result[31]
result[32] <= mult_thq:auto_generated.result[32]
result[33] <= mult_thq:auto_generated.result[33]
result[34] <= mult_thq:auto_generated.result[34]
result[35] <= mult_thq:auto_generated.result[35]


|ISEProject|LPM_MULT:B787_ISEProject_hcc_886_VGAoutput_MULT18X18U|mult_thq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|ISEProject|LPM_MULT:B804_ISEProject_hcc_903_VGAoutput_MULT18X18U
dataa[0] => mult_thq:auto_generated.dataa[0]
dataa[1] => mult_thq:auto_generated.dataa[1]
dataa[2] => mult_thq:auto_generated.dataa[2]
dataa[3] => mult_thq:auto_generated.dataa[3]
dataa[4] => mult_thq:auto_generated.dataa[4]
dataa[5] => mult_thq:auto_generated.dataa[5]
dataa[6] => mult_thq:auto_generated.dataa[6]
dataa[7] => mult_thq:auto_generated.dataa[7]
dataa[8] => mult_thq:auto_generated.dataa[8]
dataa[9] => mult_thq:auto_generated.dataa[9]
dataa[10] => mult_thq:auto_generated.dataa[10]
dataa[11] => mult_thq:auto_generated.dataa[11]
dataa[12] => mult_thq:auto_generated.dataa[12]
dataa[13] => mult_thq:auto_generated.dataa[13]
dataa[14] => mult_thq:auto_generated.dataa[14]
dataa[15] => mult_thq:auto_generated.dataa[15]
dataa[16] => mult_thq:auto_generated.dataa[16]
dataa[17] => mult_thq:auto_generated.dataa[17]
datab[0] => mult_thq:auto_generated.datab[0]
datab[1] => mult_thq:auto_generated.datab[1]
datab[2] => mult_thq:auto_generated.datab[2]
datab[3] => mult_thq:auto_generated.datab[3]
datab[4] => mult_thq:auto_generated.datab[4]
datab[5] => mult_thq:auto_generated.datab[5]
datab[6] => mult_thq:auto_generated.datab[6]
datab[7] => mult_thq:auto_generated.datab[7]
datab[8] => mult_thq:auto_generated.datab[8]
datab[9] => mult_thq:auto_generated.datab[9]
datab[10] => mult_thq:auto_generated.datab[10]
datab[11] => mult_thq:auto_generated.datab[11]
datab[12] => mult_thq:auto_generated.datab[12]
datab[13] => mult_thq:auto_generated.datab[13]
datab[14] => mult_thq:auto_generated.datab[14]
datab[15] => mult_thq:auto_generated.datab[15]
datab[16] => mult_thq:auto_generated.datab[16]
datab[17] => mult_thq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_thq:auto_generated.result[0]
result[1] <= mult_thq:auto_generated.result[1]
result[2] <= mult_thq:auto_generated.result[2]
result[3] <= mult_thq:auto_generated.result[3]
result[4] <= mult_thq:auto_generated.result[4]
result[5] <= mult_thq:auto_generated.result[5]
result[6] <= mult_thq:auto_generated.result[6]
result[7] <= mult_thq:auto_generated.result[7]
result[8] <= mult_thq:auto_generated.result[8]
result[9] <= mult_thq:auto_generated.result[9]
result[10] <= mult_thq:auto_generated.result[10]
result[11] <= mult_thq:auto_generated.result[11]
result[12] <= mult_thq:auto_generated.result[12]
result[13] <= mult_thq:auto_generated.result[13]
result[14] <= mult_thq:auto_generated.result[14]
result[15] <= mult_thq:auto_generated.result[15]
result[16] <= mult_thq:auto_generated.result[16]
result[17] <= mult_thq:auto_generated.result[17]
result[18] <= mult_thq:auto_generated.result[18]
result[19] <= mult_thq:auto_generated.result[19]
result[20] <= mult_thq:auto_generated.result[20]
result[21] <= mult_thq:auto_generated.result[21]
result[22] <= mult_thq:auto_generated.result[22]
result[23] <= mult_thq:auto_generated.result[23]
result[24] <= mult_thq:auto_generated.result[24]
result[25] <= mult_thq:auto_generated.result[25]
result[26] <= mult_thq:auto_generated.result[26]
result[27] <= mult_thq:auto_generated.result[27]
result[28] <= mult_thq:auto_generated.result[28]
result[29] <= mult_thq:auto_generated.result[29]
result[30] <= mult_thq:auto_generated.result[30]
result[31] <= mult_thq:auto_generated.result[31]
result[32] <= mult_thq:auto_generated.result[32]
result[33] <= mult_thq:auto_generated.result[33]
result[34] <= mult_thq:auto_generated.result[34]
result[35] <= mult_thq:auto_generated.result[35]


|ISEProject|LPM_MULT:B804_ISEProject_hcc_903_VGAoutput_MULT18X18U|mult_thq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|ISEProject|LPM_MULT:B821_ISEProject_hcc_921_VGAoutput_MULT18X18U
dataa[0] => mult_thq:auto_generated.dataa[0]
dataa[1] => mult_thq:auto_generated.dataa[1]
dataa[2] => mult_thq:auto_generated.dataa[2]
dataa[3] => mult_thq:auto_generated.dataa[3]
dataa[4] => mult_thq:auto_generated.dataa[4]
dataa[5] => mult_thq:auto_generated.dataa[5]
dataa[6] => mult_thq:auto_generated.dataa[6]
dataa[7] => mult_thq:auto_generated.dataa[7]
dataa[8] => mult_thq:auto_generated.dataa[8]
dataa[9] => mult_thq:auto_generated.dataa[9]
dataa[10] => mult_thq:auto_generated.dataa[10]
dataa[11] => mult_thq:auto_generated.dataa[11]
dataa[12] => mult_thq:auto_generated.dataa[12]
dataa[13] => mult_thq:auto_generated.dataa[13]
dataa[14] => mult_thq:auto_generated.dataa[14]
dataa[15] => mult_thq:auto_generated.dataa[15]
dataa[16] => mult_thq:auto_generated.dataa[16]
dataa[17] => mult_thq:auto_generated.dataa[17]
datab[0] => mult_thq:auto_generated.datab[0]
datab[1] => mult_thq:auto_generated.datab[1]
datab[2] => mult_thq:auto_generated.datab[2]
datab[3] => mult_thq:auto_generated.datab[3]
datab[4] => mult_thq:auto_generated.datab[4]
datab[5] => mult_thq:auto_generated.datab[5]
datab[6] => mult_thq:auto_generated.datab[6]
datab[7] => mult_thq:auto_generated.datab[7]
datab[8] => mult_thq:auto_generated.datab[8]
datab[9] => mult_thq:auto_generated.datab[9]
datab[10] => mult_thq:auto_generated.datab[10]
datab[11] => mult_thq:auto_generated.datab[11]
datab[12] => mult_thq:auto_generated.datab[12]
datab[13] => mult_thq:auto_generated.datab[13]
datab[14] => mult_thq:auto_generated.datab[14]
datab[15] => mult_thq:auto_generated.datab[15]
datab[16] => mult_thq:auto_generated.datab[16]
datab[17] => mult_thq:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_thq:auto_generated.result[0]
result[1] <= mult_thq:auto_generated.result[1]
result[2] <= mult_thq:auto_generated.result[2]
result[3] <= mult_thq:auto_generated.result[3]
result[4] <= mult_thq:auto_generated.result[4]
result[5] <= mult_thq:auto_generated.result[5]
result[6] <= mult_thq:auto_generated.result[6]
result[7] <= mult_thq:auto_generated.result[7]
result[8] <= mult_thq:auto_generated.result[8]
result[9] <= mult_thq:auto_generated.result[9]
result[10] <= mult_thq:auto_generated.result[10]
result[11] <= mult_thq:auto_generated.result[11]
result[12] <= mult_thq:auto_generated.result[12]
result[13] <= mult_thq:auto_generated.result[13]
result[14] <= mult_thq:auto_generated.result[14]
result[15] <= mult_thq:auto_generated.result[15]
result[16] <= mult_thq:auto_generated.result[16]
result[17] <= mult_thq:auto_generated.result[17]
result[18] <= mult_thq:auto_generated.result[18]
result[19] <= mult_thq:auto_generated.result[19]
result[20] <= mult_thq:auto_generated.result[20]
result[21] <= mult_thq:auto_generated.result[21]
result[22] <= mult_thq:auto_generated.result[22]
result[23] <= mult_thq:auto_generated.result[23]
result[24] <= mult_thq:auto_generated.result[24]
result[25] <= mult_thq:auto_generated.result[25]
result[26] <= mult_thq:auto_generated.result[26]
result[27] <= mult_thq:auto_generated.result[27]
result[28] <= mult_thq:auto_generated.result[28]
result[29] <= mult_thq:auto_generated.result[29]
result[30] <= mult_thq:auto_generated.result[30]
result[31] <= mult_thq:auto_generated.result[31]
result[32] <= mult_thq:auto_generated.result[32]
result[33] <= mult_thq:auto_generated.result[33]
result[34] <= mult_thq:auto_generated.result[34]
result[35] <= mult_thq:auto_generated.result[35]


|ISEProject|LPM_MULT:B821_ISEProject_hcc_921_VGAoutput_MULT18X18U|mult_thq:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|ISEProject|ALTSYNCRAM:SDPRAM_B300_ISEProject_hcc_78_LPMMPRAM_FIFORam
wren_a => altsyncram_2dq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_2dq1:auto_generated.rden_b
data_a[0] => altsyncram_2dq1:auto_generated.data_a[0]
data_a[1] => altsyncram_2dq1:auto_generated.data_a[1]
data_a[2] => altsyncram_2dq1:auto_generated.data_a[2]
data_a[3] => altsyncram_2dq1:auto_generated.data_a[3]
data_a[4] => altsyncram_2dq1:auto_generated.data_a[4]
data_a[5] => altsyncram_2dq1:auto_generated.data_a[5]
data_a[6] => altsyncram_2dq1:auto_generated.data_a[6]
data_a[7] => altsyncram_2dq1:auto_generated.data_a[7]
data_a[8] => altsyncram_2dq1:auto_generated.data_a[8]
data_a[9] => altsyncram_2dq1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_2dq1:auto_generated.address_a[0]
address_a[1] => altsyncram_2dq1:auto_generated.address_a[1]
address_a[2] => altsyncram_2dq1:auto_generated.address_a[2]
address_a[3] => altsyncram_2dq1:auto_generated.address_a[3]
address_a[4] => altsyncram_2dq1:auto_generated.address_a[4]
address_a[5] => altsyncram_2dq1:auto_generated.address_a[5]
address_a[6] => altsyncram_2dq1:auto_generated.address_a[6]
address_a[7] => altsyncram_2dq1:auto_generated.address_a[7]
address_a[8] => altsyncram_2dq1:auto_generated.address_a[8]
address_a[9] => altsyncram_2dq1:auto_generated.address_a[9]
address_b[0] => altsyncram_2dq1:auto_generated.address_b[0]
address_b[1] => altsyncram_2dq1:auto_generated.address_b[1]
address_b[2] => altsyncram_2dq1:auto_generated.address_b[2]
address_b[3] => altsyncram_2dq1:auto_generated.address_b[3]
address_b[4] => altsyncram_2dq1:auto_generated.address_b[4]
address_b[5] => altsyncram_2dq1:auto_generated.address_b[5]
address_b[6] => altsyncram_2dq1:auto_generated.address_b[6]
address_b[7] => altsyncram_2dq1:auto_generated.address_b[7]
address_b[8] => altsyncram_2dq1:auto_generated.address_b[8]
address_b[9] => altsyncram_2dq1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2dq1:auto_generated.clock0
clock1 => altsyncram_2dq1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_2dq1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2dq1:auto_generated.q_b[1]
q_b[2] <= altsyncram_2dq1:auto_generated.q_b[2]
q_b[3] <= altsyncram_2dq1:auto_generated.q_b[3]
q_b[4] <= altsyncram_2dq1:auto_generated.q_b[4]
q_b[5] <= altsyncram_2dq1:auto_generated.q_b[5]
q_b[6] <= altsyncram_2dq1:auto_generated.q_b[6]
q_b[7] <= altsyncram_2dq1:auto_generated.q_b[7]
q_b[8] <= altsyncram_2dq1:auto_generated.q_b[8]
q_b[9] <= altsyncram_2dq1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ISEProject|ALTSYNCRAM:SDPRAM_B300_ISEProject_hcc_78_LPMMPRAM_FIFORam|altsyncram_2dq1:auto_generated
address_a[0] => altsyncram_dhj1:altsyncram1.address_b[0]
address_a[1] => altsyncram_dhj1:altsyncram1.address_b[1]
address_a[2] => altsyncram_dhj1:altsyncram1.address_b[2]
address_a[3] => altsyncram_dhj1:altsyncram1.address_b[3]
address_a[4] => altsyncram_dhj1:altsyncram1.address_b[4]
address_a[5] => altsyncram_dhj1:altsyncram1.address_b[5]
address_a[6] => altsyncram_dhj1:altsyncram1.address_b[6]
address_a[7] => altsyncram_dhj1:altsyncram1.address_b[7]
address_a[8] => altsyncram_dhj1:altsyncram1.address_b[8]
address_a[9] => altsyncram_dhj1:altsyncram1.address_b[9]
address_b[0] => altsyncram_dhj1:altsyncram1.address_a[0]
address_b[1] => altsyncram_dhj1:altsyncram1.address_a[1]
address_b[2] => altsyncram_dhj1:altsyncram1.address_a[2]
address_b[3] => altsyncram_dhj1:altsyncram1.address_a[3]
address_b[4] => altsyncram_dhj1:altsyncram1.address_a[4]
address_b[5] => altsyncram_dhj1:altsyncram1.address_a[5]
address_b[6] => altsyncram_dhj1:altsyncram1.address_a[6]
address_b[7] => altsyncram_dhj1:altsyncram1.address_a[7]
address_b[8] => altsyncram_dhj1:altsyncram1.address_a[8]
address_b[9] => altsyncram_dhj1:altsyncram1.address_a[9]
clock0 => altsyncram_dhj1:altsyncram1.clock1
clock1 => altsyncram_dhj1:altsyncram1.clock0
data_a[0] => altsyncram_dhj1:altsyncram1.data_b[0]
data_a[1] => altsyncram_dhj1:altsyncram1.data_b[1]
data_a[2] => altsyncram_dhj1:altsyncram1.data_b[2]
data_a[3] => altsyncram_dhj1:altsyncram1.data_b[3]
data_a[4] => altsyncram_dhj1:altsyncram1.data_b[4]
data_a[5] => altsyncram_dhj1:altsyncram1.data_b[5]
data_a[6] => altsyncram_dhj1:altsyncram1.data_b[6]
data_a[7] => altsyncram_dhj1:altsyncram1.data_b[7]
data_a[8] => altsyncram_dhj1:altsyncram1.data_b[8]
data_a[9] => altsyncram_dhj1:altsyncram1.data_b[9]
q_b[0] <= altsyncram_dhj1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_dhj1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_dhj1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_dhj1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_dhj1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_dhj1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_dhj1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_dhj1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_dhj1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_dhj1:altsyncram1.q_a[9]
rden_b => altsyncram_dhj1:altsyncram1.clocken0
wren_a => altsyncram_dhj1:altsyncram1.clocken1
wren_a => altsyncram_dhj1:altsyncram1.wren_b


|ISEProject|ALTSYNCRAM:SDPRAM_B300_ISEProject_hcc_78_LPMMPRAM_FIFORam|altsyncram_2dq1:auto_generated|altsyncram_dhj1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE


|ISEProject|ALTSYNCRAM:SDPRAM_B402_ISEProject_hcc_79_LPMMPRAM_FIFORam
wren_a => altsyncram_2dq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_2dq1:auto_generated.rden_b
data_a[0] => altsyncram_2dq1:auto_generated.data_a[0]
data_a[1] => altsyncram_2dq1:auto_generated.data_a[1]
data_a[2] => altsyncram_2dq1:auto_generated.data_a[2]
data_a[3] => altsyncram_2dq1:auto_generated.data_a[3]
data_a[4] => altsyncram_2dq1:auto_generated.data_a[4]
data_a[5] => altsyncram_2dq1:auto_generated.data_a[5]
data_a[6] => altsyncram_2dq1:auto_generated.data_a[6]
data_a[7] => altsyncram_2dq1:auto_generated.data_a[7]
data_a[8] => altsyncram_2dq1:auto_generated.data_a[8]
data_a[9] => altsyncram_2dq1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_2dq1:auto_generated.address_a[0]
address_a[1] => altsyncram_2dq1:auto_generated.address_a[1]
address_a[2] => altsyncram_2dq1:auto_generated.address_a[2]
address_a[3] => altsyncram_2dq1:auto_generated.address_a[3]
address_a[4] => altsyncram_2dq1:auto_generated.address_a[4]
address_a[5] => altsyncram_2dq1:auto_generated.address_a[5]
address_a[6] => altsyncram_2dq1:auto_generated.address_a[6]
address_a[7] => altsyncram_2dq1:auto_generated.address_a[7]
address_a[8] => altsyncram_2dq1:auto_generated.address_a[8]
address_a[9] => altsyncram_2dq1:auto_generated.address_a[9]
address_b[0] => altsyncram_2dq1:auto_generated.address_b[0]
address_b[1] => altsyncram_2dq1:auto_generated.address_b[1]
address_b[2] => altsyncram_2dq1:auto_generated.address_b[2]
address_b[3] => altsyncram_2dq1:auto_generated.address_b[3]
address_b[4] => altsyncram_2dq1:auto_generated.address_b[4]
address_b[5] => altsyncram_2dq1:auto_generated.address_b[5]
address_b[6] => altsyncram_2dq1:auto_generated.address_b[6]
address_b[7] => altsyncram_2dq1:auto_generated.address_b[7]
address_b[8] => altsyncram_2dq1:auto_generated.address_b[8]
address_b[9] => altsyncram_2dq1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2dq1:auto_generated.clock0
clock1 => altsyncram_2dq1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_2dq1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2dq1:auto_generated.q_b[1]
q_b[2] <= altsyncram_2dq1:auto_generated.q_b[2]
q_b[3] <= altsyncram_2dq1:auto_generated.q_b[3]
q_b[4] <= altsyncram_2dq1:auto_generated.q_b[4]
q_b[5] <= altsyncram_2dq1:auto_generated.q_b[5]
q_b[6] <= altsyncram_2dq1:auto_generated.q_b[6]
q_b[7] <= altsyncram_2dq1:auto_generated.q_b[7]
q_b[8] <= altsyncram_2dq1:auto_generated.q_b[8]
q_b[9] <= altsyncram_2dq1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ISEProject|ALTSYNCRAM:SDPRAM_B402_ISEProject_hcc_79_LPMMPRAM_FIFORam|altsyncram_2dq1:auto_generated
address_a[0] => altsyncram_dhj1:altsyncram1.address_b[0]
address_a[1] => altsyncram_dhj1:altsyncram1.address_b[1]
address_a[2] => altsyncram_dhj1:altsyncram1.address_b[2]
address_a[3] => altsyncram_dhj1:altsyncram1.address_b[3]
address_a[4] => altsyncram_dhj1:altsyncram1.address_b[4]
address_a[5] => altsyncram_dhj1:altsyncram1.address_b[5]
address_a[6] => altsyncram_dhj1:altsyncram1.address_b[6]
address_a[7] => altsyncram_dhj1:altsyncram1.address_b[7]
address_a[8] => altsyncram_dhj1:altsyncram1.address_b[8]
address_a[9] => altsyncram_dhj1:altsyncram1.address_b[9]
address_b[0] => altsyncram_dhj1:altsyncram1.address_a[0]
address_b[1] => altsyncram_dhj1:altsyncram1.address_a[1]
address_b[2] => altsyncram_dhj1:altsyncram1.address_a[2]
address_b[3] => altsyncram_dhj1:altsyncram1.address_a[3]
address_b[4] => altsyncram_dhj1:altsyncram1.address_a[4]
address_b[5] => altsyncram_dhj1:altsyncram1.address_a[5]
address_b[6] => altsyncram_dhj1:altsyncram1.address_a[6]
address_b[7] => altsyncram_dhj1:altsyncram1.address_a[7]
address_b[8] => altsyncram_dhj1:altsyncram1.address_a[8]
address_b[9] => altsyncram_dhj1:altsyncram1.address_a[9]
clock0 => altsyncram_dhj1:altsyncram1.clock1
clock1 => altsyncram_dhj1:altsyncram1.clock0
data_a[0] => altsyncram_dhj1:altsyncram1.data_b[0]
data_a[1] => altsyncram_dhj1:altsyncram1.data_b[1]
data_a[2] => altsyncram_dhj1:altsyncram1.data_b[2]
data_a[3] => altsyncram_dhj1:altsyncram1.data_b[3]
data_a[4] => altsyncram_dhj1:altsyncram1.data_b[4]
data_a[5] => altsyncram_dhj1:altsyncram1.data_b[5]
data_a[6] => altsyncram_dhj1:altsyncram1.data_b[6]
data_a[7] => altsyncram_dhj1:altsyncram1.data_b[7]
data_a[8] => altsyncram_dhj1:altsyncram1.data_b[8]
data_a[9] => altsyncram_dhj1:altsyncram1.data_b[9]
q_b[0] <= altsyncram_dhj1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_dhj1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_dhj1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_dhj1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_dhj1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_dhj1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_dhj1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_dhj1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_dhj1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_dhj1:altsyncram1.q_a[9]
rden_b => altsyncram_dhj1:altsyncram1.clocken0
wren_a => altsyncram_dhj1:altsyncram1.clocken1
wren_a => altsyncram_dhj1:altsyncram1.wren_b


|ISEProject|ALTSYNCRAM:SDPRAM_B402_ISEProject_hcc_79_LPMMPRAM_FIFORam|altsyncram_2dq1:auto_generated|altsyncram_dhj1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE


|ISEProject|ALTSYNCRAM:SDPRAM_B517_ISEProject_hcc_80_LPMMPRAM_FIFORam
wren_a => altsyncram_edq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_edq1:auto_generated.rden_b
data_a[0] => altsyncram_edq1:auto_generated.data_a[0]
data_a[1] => altsyncram_edq1:auto_generated.data_a[1]
data_a[2] => altsyncram_edq1:auto_generated.data_a[2]
data_a[3] => altsyncram_edq1:auto_generated.data_a[3]
data_a[4] => altsyncram_edq1:auto_generated.data_a[4]
data_a[5] => altsyncram_edq1:auto_generated.data_a[5]
data_a[6] => altsyncram_edq1:auto_generated.data_a[6]
data_a[7] => altsyncram_edq1:auto_generated.data_a[7]
data_a[8] => altsyncram_edq1:auto_generated.data_a[8]
data_a[9] => altsyncram_edq1:auto_generated.data_a[9]
data_a[10] => altsyncram_edq1:auto_generated.data_a[10]
data_a[11] => altsyncram_edq1:auto_generated.data_a[11]
data_a[12] => altsyncram_edq1:auto_generated.data_a[12]
data_a[13] => altsyncram_edq1:auto_generated.data_a[13]
data_a[14] => altsyncram_edq1:auto_generated.data_a[14]
data_a[15] => altsyncram_edq1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_edq1:auto_generated.address_a[0]
address_a[1] => altsyncram_edq1:auto_generated.address_a[1]
address_a[2] => altsyncram_edq1:auto_generated.address_a[2]
address_a[3] => altsyncram_edq1:auto_generated.address_a[3]
address_a[4] => altsyncram_edq1:auto_generated.address_a[4]
address_a[5] => altsyncram_edq1:auto_generated.address_a[5]
address_a[6] => altsyncram_edq1:auto_generated.address_a[6]
address_a[7] => altsyncram_edq1:auto_generated.address_a[7]
address_a[8] => altsyncram_edq1:auto_generated.address_a[8]
address_a[9] => altsyncram_edq1:auto_generated.address_a[9]
address_b[0] => altsyncram_edq1:auto_generated.address_b[0]
address_b[1] => altsyncram_edq1:auto_generated.address_b[1]
address_b[2] => altsyncram_edq1:auto_generated.address_b[2]
address_b[3] => altsyncram_edq1:auto_generated.address_b[3]
address_b[4] => altsyncram_edq1:auto_generated.address_b[4]
address_b[5] => altsyncram_edq1:auto_generated.address_b[5]
address_b[6] => altsyncram_edq1:auto_generated.address_b[6]
address_b[7] => altsyncram_edq1:auto_generated.address_b[7]
address_b[8] => altsyncram_edq1:auto_generated.address_b[8]
address_b[9] => altsyncram_edq1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_edq1:auto_generated.clock0
clock1 => altsyncram_edq1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_edq1:auto_generated.q_b[0]
q_b[1] <= altsyncram_edq1:auto_generated.q_b[1]
q_b[2] <= altsyncram_edq1:auto_generated.q_b[2]
q_b[3] <= altsyncram_edq1:auto_generated.q_b[3]
q_b[4] <= altsyncram_edq1:auto_generated.q_b[4]
q_b[5] <= altsyncram_edq1:auto_generated.q_b[5]
q_b[6] <= altsyncram_edq1:auto_generated.q_b[6]
q_b[7] <= altsyncram_edq1:auto_generated.q_b[7]
q_b[8] <= altsyncram_edq1:auto_generated.q_b[8]
q_b[9] <= altsyncram_edq1:auto_generated.q_b[9]
q_b[10] <= altsyncram_edq1:auto_generated.q_b[10]
q_b[11] <= altsyncram_edq1:auto_generated.q_b[11]
q_b[12] <= altsyncram_edq1:auto_generated.q_b[12]
q_b[13] <= altsyncram_edq1:auto_generated.q_b[13]
q_b[14] <= altsyncram_edq1:auto_generated.q_b[14]
q_b[15] <= altsyncram_edq1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ISEProject|ALTSYNCRAM:SDPRAM_B517_ISEProject_hcc_80_LPMMPRAM_FIFORam|altsyncram_edq1:auto_generated
address_a[0] => altsyncram_phj1:altsyncram1.address_b[0]
address_a[1] => altsyncram_phj1:altsyncram1.address_b[1]
address_a[2] => altsyncram_phj1:altsyncram1.address_b[2]
address_a[3] => altsyncram_phj1:altsyncram1.address_b[3]
address_a[4] => altsyncram_phj1:altsyncram1.address_b[4]
address_a[5] => altsyncram_phj1:altsyncram1.address_b[5]
address_a[6] => altsyncram_phj1:altsyncram1.address_b[6]
address_a[7] => altsyncram_phj1:altsyncram1.address_b[7]
address_a[8] => altsyncram_phj1:altsyncram1.address_b[8]
address_a[9] => altsyncram_phj1:altsyncram1.address_b[9]
address_b[0] => altsyncram_phj1:altsyncram1.address_a[0]
address_b[1] => altsyncram_phj1:altsyncram1.address_a[1]
address_b[2] => altsyncram_phj1:altsyncram1.address_a[2]
address_b[3] => altsyncram_phj1:altsyncram1.address_a[3]
address_b[4] => altsyncram_phj1:altsyncram1.address_a[4]
address_b[5] => altsyncram_phj1:altsyncram1.address_a[5]
address_b[6] => altsyncram_phj1:altsyncram1.address_a[6]
address_b[7] => altsyncram_phj1:altsyncram1.address_a[7]
address_b[8] => altsyncram_phj1:altsyncram1.address_a[8]
address_b[9] => altsyncram_phj1:altsyncram1.address_a[9]
clock0 => altsyncram_phj1:altsyncram1.clock1
clock1 => altsyncram_phj1:altsyncram1.clock0
data_a[0] => altsyncram_phj1:altsyncram1.data_b[0]
data_a[1] => altsyncram_phj1:altsyncram1.data_b[1]
data_a[2] => altsyncram_phj1:altsyncram1.data_b[2]
data_a[3] => altsyncram_phj1:altsyncram1.data_b[3]
data_a[4] => altsyncram_phj1:altsyncram1.data_b[4]
data_a[5] => altsyncram_phj1:altsyncram1.data_b[5]
data_a[6] => altsyncram_phj1:altsyncram1.data_b[6]
data_a[7] => altsyncram_phj1:altsyncram1.data_b[7]
data_a[8] => altsyncram_phj1:altsyncram1.data_b[8]
data_a[9] => altsyncram_phj1:altsyncram1.data_b[9]
data_a[10] => altsyncram_phj1:altsyncram1.data_b[10]
data_a[11] => altsyncram_phj1:altsyncram1.data_b[11]
data_a[12] => altsyncram_phj1:altsyncram1.data_b[12]
data_a[13] => altsyncram_phj1:altsyncram1.data_b[13]
data_a[14] => altsyncram_phj1:altsyncram1.data_b[14]
data_a[15] => altsyncram_phj1:altsyncram1.data_b[15]
q_b[0] <= altsyncram_phj1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_phj1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_phj1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_phj1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_phj1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_phj1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_phj1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_phj1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_phj1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_phj1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_phj1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_phj1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_phj1:altsyncram1.q_a[12]
q_b[13] <= altsyncram_phj1:altsyncram1.q_a[13]
q_b[14] <= altsyncram_phj1:altsyncram1.q_a[14]
q_b[15] <= altsyncram_phj1:altsyncram1.q_a[15]
rden_b => altsyncram_phj1:altsyncram1.clocken0
wren_a => altsyncram_phj1:altsyncram1.clocken1
wren_a => altsyncram_phj1:altsyncram1.wren_b


|ISEProject|ALTSYNCRAM:SDPRAM_B517_ISEProject_hcc_80_LPMMPRAM_FIFORam|altsyncram_edq1:auto_generated|altsyncram_phj1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[9] => ram_block2a15.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken0 => ram_block2a13.ENA0
clocken0 => ram_block2a14.ENA0
clocken0 => ram_block2a15.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
data_b[13] => ram_block2a13.PORTBDATAIN
data_b[14] => ram_block2a14.PORTBDATAIN
data_b[15] => ram_block2a15.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_a[13] <= ram_block2a13.PORTADATAOUT
q_a[14] <= ram_block2a14.PORTADATAOUT
q_a[15] <= ram_block2a15.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a15.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE
wren_b => ram_block2a13.PORTBRE
wren_b => ram_block2a14.PORTBRE
wren_b => ram_block2a15.PORTBRE


|ISEProject|ALTSYNCRAM:SDPRAM_B631_ISEProject_hcc_81_LPMMPRAM_FIFORam
wren_a => altsyncram_edq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_edq1:auto_generated.rden_b
data_a[0] => altsyncram_edq1:auto_generated.data_a[0]
data_a[1] => altsyncram_edq1:auto_generated.data_a[1]
data_a[2] => altsyncram_edq1:auto_generated.data_a[2]
data_a[3] => altsyncram_edq1:auto_generated.data_a[3]
data_a[4] => altsyncram_edq1:auto_generated.data_a[4]
data_a[5] => altsyncram_edq1:auto_generated.data_a[5]
data_a[6] => altsyncram_edq1:auto_generated.data_a[6]
data_a[7] => altsyncram_edq1:auto_generated.data_a[7]
data_a[8] => altsyncram_edq1:auto_generated.data_a[8]
data_a[9] => altsyncram_edq1:auto_generated.data_a[9]
data_a[10] => altsyncram_edq1:auto_generated.data_a[10]
data_a[11] => altsyncram_edq1:auto_generated.data_a[11]
data_a[12] => altsyncram_edq1:auto_generated.data_a[12]
data_a[13] => altsyncram_edq1:auto_generated.data_a[13]
data_a[14] => altsyncram_edq1:auto_generated.data_a[14]
data_a[15] => altsyncram_edq1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_edq1:auto_generated.address_a[0]
address_a[1] => altsyncram_edq1:auto_generated.address_a[1]
address_a[2] => altsyncram_edq1:auto_generated.address_a[2]
address_a[3] => altsyncram_edq1:auto_generated.address_a[3]
address_a[4] => altsyncram_edq1:auto_generated.address_a[4]
address_a[5] => altsyncram_edq1:auto_generated.address_a[5]
address_a[6] => altsyncram_edq1:auto_generated.address_a[6]
address_a[7] => altsyncram_edq1:auto_generated.address_a[7]
address_a[8] => altsyncram_edq1:auto_generated.address_a[8]
address_a[9] => altsyncram_edq1:auto_generated.address_a[9]
address_b[0] => altsyncram_edq1:auto_generated.address_b[0]
address_b[1] => altsyncram_edq1:auto_generated.address_b[1]
address_b[2] => altsyncram_edq1:auto_generated.address_b[2]
address_b[3] => altsyncram_edq1:auto_generated.address_b[3]
address_b[4] => altsyncram_edq1:auto_generated.address_b[4]
address_b[5] => altsyncram_edq1:auto_generated.address_b[5]
address_b[6] => altsyncram_edq1:auto_generated.address_b[6]
address_b[7] => altsyncram_edq1:auto_generated.address_b[7]
address_b[8] => altsyncram_edq1:auto_generated.address_b[8]
address_b[9] => altsyncram_edq1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_edq1:auto_generated.clock0
clock1 => altsyncram_edq1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_edq1:auto_generated.q_b[0]
q_b[1] <= altsyncram_edq1:auto_generated.q_b[1]
q_b[2] <= altsyncram_edq1:auto_generated.q_b[2]
q_b[3] <= altsyncram_edq1:auto_generated.q_b[3]
q_b[4] <= altsyncram_edq1:auto_generated.q_b[4]
q_b[5] <= altsyncram_edq1:auto_generated.q_b[5]
q_b[6] <= altsyncram_edq1:auto_generated.q_b[6]
q_b[7] <= altsyncram_edq1:auto_generated.q_b[7]
q_b[8] <= altsyncram_edq1:auto_generated.q_b[8]
q_b[9] <= altsyncram_edq1:auto_generated.q_b[9]
q_b[10] <= altsyncram_edq1:auto_generated.q_b[10]
q_b[11] <= altsyncram_edq1:auto_generated.q_b[11]
q_b[12] <= altsyncram_edq1:auto_generated.q_b[12]
q_b[13] <= altsyncram_edq1:auto_generated.q_b[13]
q_b[14] <= altsyncram_edq1:auto_generated.q_b[14]
q_b[15] <= altsyncram_edq1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ISEProject|ALTSYNCRAM:SDPRAM_B631_ISEProject_hcc_81_LPMMPRAM_FIFORam|altsyncram_edq1:auto_generated
address_a[0] => altsyncram_phj1:altsyncram1.address_b[0]
address_a[1] => altsyncram_phj1:altsyncram1.address_b[1]
address_a[2] => altsyncram_phj1:altsyncram1.address_b[2]
address_a[3] => altsyncram_phj1:altsyncram1.address_b[3]
address_a[4] => altsyncram_phj1:altsyncram1.address_b[4]
address_a[5] => altsyncram_phj1:altsyncram1.address_b[5]
address_a[6] => altsyncram_phj1:altsyncram1.address_b[6]
address_a[7] => altsyncram_phj1:altsyncram1.address_b[7]
address_a[8] => altsyncram_phj1:altsyncram1.address_b[8]
address_a[9] => altsyncram_phj1:altsyncram1.address_b[9]
address_b[0] => altsyncram_phj1:altsyncram1.address_a[0]
address_b[1] => altsyncram_phj1:altsyncram1.address_a[1]
address_b[2] => altsyncram_phj1:altsyncram1.address_a[2]
address_b[3] => altsyncram_phj1:altsyncram1.address_a[3]
address_b[4] => altsyncram_phj1:altsyncram1.address_a[4]
address_b[5] => altsyncram_phj1:altsyncram1.address_a[5]
address_b[6] => altsyncram_phj1:altsyncram1.address_a[6]
address_b[7] => altsyncram_phj1:altsyncram1.address_a[7]
address_b[8] => altsyncram_phj1:altsyncram1.address_a[8]
address_b[9] => altsyncram_phj1:altsyncram1.address_a[9]
clock0 => altsyncram_phj1:altsyncram1.clock1
clock1 => altsyncram_phj1:altsyncram1.clock0
data_a[0] => altsyncram_phj1:altsyncram1.data_b[0]
data_a[1] => altsyncram_phj1:altsyncram1.data_b[1]
data_a[2] => altsyncram_phj1:altsyncram1.data_b[2]
data_a[3] => altsyncram_phj1:altsyncram1.data_b[3]
data_a[4] => altsyncram_phj1:altsyncram1.data_b[4]
data_a[5] => altsyncram_phj1:altsyncram1.data_b[5]
data_a[6] => altsyncram_phj1:altsyncram1.data_b[6]
data_a[7] => altsyncram_phj1:altsyncram1.data_b[7]
data_a[8] => altsyncram_phj1:altsyncram1.data_b[8]
data_a[9] => altsyncram_phj1:altsyncram1.data_b[9]
data_a[10] => altsyncram_phj1:altsyncram1.data_b[10]
data_a[11] => altsyncram_phj1:altsyncram1.data_b[11]
data_a[12] => altsyncram_phj1:altsyncram1.data_b[12]
data_a[13] => altsyncram_phj1:altsyncram1.data_b[13]
data_a[14] => altsyncram_phj1:altsyncram1.data_b[14]
data_a[15] => altsyncram_phj1:altsyncram1.data_b[15]
q_b[0] <= altsyncram_phj1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_phj1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_phj1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_phj1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_phj1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_phj1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_phj1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_phj1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_phj1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_phj1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_phj1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_phj1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_phj1:altsyncram1.q_a[12]
q_b[13] <= altsyncram_phj1:altsyncram1.q_a[13]
q_b[14] <= altsyncram_phj1:altsyncram1.q_a[14]
q_b[15] <= altsyncram_phj1:altsyncram1.q_a[15]
rden_b => altsyncram_phj1:altsyncram1.clocken0
wren_a => altsyncram_phj1:altsyncram1.clocken1
wren_a => altsyncram_phj1:altsyncram1.wren_b


|ISEProject|ALTSYNCRAM:SDPRAM_B631_ISEProject_hcc_81_LPMMPRAM_FIFORam|altsyncram_edq1:auto_generated|altsyncram_phj1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[9] => ram_block2a15.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken0 => ram_block2a13.ENA0
clocken0 => ram_block2a14.ENA0
clocken0 => ram_block2a15.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
data_b[13] => ram_block2a13.PORTBDATAIN
data_b[14] => ram_block2a14.PORTBDATAIN
data_b[15] => ram_block2a15.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_a[13] <= ram_block2a13.PORTADATAOUT
q_a[14] <= ram_block2a14.PORTADATAOUT
q_a[15] <= ram_block2a15.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a15.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE
wren_b => ram_block2a13.PORTBRE
wren_b => ram_block2a14.PORTBRE
wren_b => ram_block2a15.PORTBRE


