Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov 26 10:36:32 2019
| Host         : agazorPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|     10 |            2 |
|     14 |            1 |
|    16+ |           18 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             122 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             302 |           43 |
| Yes          | No                    | No                     |              66 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             280 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                 Enable Signal                 |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+---------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------------+----------------+
|  uut/CALIBRATION_TIMER/alarm_led                  |                                               | uut/BUZZER_reg_i_3_n_0                        |                1 |              2 |
|  uut/CALIBRATION_TIMER/alarm_blinkFlag0_out       |                                               |                                               |                1 |              2 |
|  uut/CALIBRATION_TIMER/calibration_blinkFlag1_out |                                               |                                               |                1 |              2 |
|  clk_IBUF_BUFG                                    | uut/WARM_TIMER/counter_milis[11]_i_1__0_n_0   | uut/WARM_TIMER/counter_milis[12]_i_1__0_n_0   |                3 |             10 |
|  clk_IBUF_BUFG                                    | uut/COOL_TIMER/counter_milis[12]_i_1_n_0      | uut/COOL_TIMER/counter_milis[13]_i_1_n_0      |                2 |             10 |
|  clk_IBUF_BUFG                                    | uut/ALARM_OFF_TIMER/counter_milis[11]_i_1_n_0 | uut/ALARM_OFF_TIMER/counter_milis[14]_i_1_n_0 |                3 |             14 |
|  xadc/design_1_i/xadc_wiz_0/drdy_out              |                                               |                                               |                2 |             16 |
|  clk_IBUF_BUFG                                    | on_off_switch_IBUF                            |                                               |                3 |             16 |
|  clk_IBUF_BUFG                                    | uut/ALARM_OFF_TIMER/counter_milis[11]_i_1_n_0 |                                               |                3 |             16 |
|  clk_IBUF_BUFG                                    | uut/WARM_TIMER/counter_milis[11]_i_1__0_n_0   |                                               |                3 |             16 |
|  clk_IBUF_BUFG                                    | on_off_switch_IBUF                            | uut/p_DANGER_TEMP[8]_i_1_n_0                  |                2 |             18 |
|  clk_IBUF_BUFG                                    | on_off_switch_IBUF                            | uut/p_WARNING_TEMP[8]_i_1_n_0                 |                4 |             18 |
|  clk_IBUF_BUFG                                    | uut/COOL_TIMER/counter_milis[12]_i_1_n_0      |                                               |                4 |             18 |
|  clk_IBUF_BUFG                                    | uut/CALIBRATION_TIMER/sum_temp_reg[0]         | uut/CALIBRATION_TIMER/sum_temp_reg[11]        |                3 |             24 |
|  clk_IBUF_BUFG                                    |                                               | uut/RESET                                     |                6 |             36 |
|  clk_IBUF_BUFG                                    |                                               | uut/p_WARM_TIMER_RESET_reg_n_0                |                6 |             36 |
|  clk_IBUF_BUFG                                    |                                               | uut/p_COOL_TIMER_RESET_reg_n_0                |                6 |             36 |
|  clk_IBUF_BUFG                                    | CALIBRATION_debounce/state                    | CALIBRATION_debounce/count[31]_i_1_n_0        |                8 |             62 |
|  clk_IBUF_BUFG                                    | DISABLE_ALARM_debounce/state                  | DISABLE_ALARM_debounce/count[31]_i_1__0_n_0   |                8 |             62 |
|  clk_IBUF_BUFG                                    | uut/CALIBRATION_TIMER/INTERRUPTION_0          | uut/CALIBRATION_TIMER/clear                   |               13 |             62 |
|  clk_IBUF_BUFG                                    |                                               | pwm_green/count0_carry__1_n_1                 |                8 |             64 |
|  clk_IBUF_BUFG                                    |                                               | pwm_red/clear                                 |                8 |             64 |
|  clk_IBUF_BUFG                                    |                                               | pwm_blue/count0_carry__1_n_1                  |                8 |             64 |
|  clk_IBUF_BUFG                                    |                                               |                                               |               24 |            102 |
+---------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------------+----------------+


