Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Thu Jun 22 20:26:10 2017
| Host         : freakuency-N550JK running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gtwizard_0_exdes_timing_summary_routed.rpt -rpx gtwizard_0_exdes_timing_summary_routed.rpx
| Design       : gtwizard_0_exdes
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: GPIO_DIP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: GPIO_DIP[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: GPIO_DIP[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: GPIO_DIP[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: GPIO_DIP[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: GPIO_DIP[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: GPIO_DIP[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: GPIO_DIP[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tm0/rx_FBERT/run_rdy_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.807   -39135.699                  13773                28127       -0.278      -16.840                    160                28127        0.272        0.000                       0                 10956  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                           ------------         ----------      --------------
Q3_CLK1_GTREFCLK_PAD_P_IN                                                                       {0.000 3.200}        6.400           156.250         
drpclk_in_i                                                                                     {0.000 5.000}        10.000          100.000         
gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK        {0.000 1.551}        3.103           322.269         
  clkfbout                                                                                      {0.000 1.551}        3.103           322.269         
  clkout0                                                                                       {0.000 3.103}        6.206           161.134         
  clkout1                                                                                       {0.000 1.551}        3.103           322.269         
gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLKFABRIC  {0.000 3.200}        6.400           156.250         
gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK        {0.000 1.551}        3.103           322.269         
  clkfbout_1                                                                                    {0.000 1.551}        3.103           322.269         
  clkout0_1                                                                                     {0.000 3.103}        6.206           161.134         
  clkout1_1                                                                                     {0.000 1.551}        3.103           322.269         
gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLKFABRIC  {0.000 3.200}        6.400           156.250         
gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt1_gtwizard_0_i/gthe2_i/RXOUTCLK        {0.000 1.551}        3.103           322.269         
gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt1_gtwizard_0_i/gthe2_i/RXOUTCLKFABRIC  {0.000 3.200}        6.400           156.250         
gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt1_gtwizard_0_i/gthe2_i/TXOUTCLK        {0.000 1.551}        3.103           322.269         
gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt1_gtwizard_0_i/gthe2_i/TXOUTCLKFABRIC  {0.000 3.200}        6.400           156.250         
gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt2_gtwizard_0_i/gthe2_i/RXOUTCLK        {0.000 1.551}        3.103           322.269         
gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt2_gtwizard_0_i/gthe2_i/RXOUTCLKFABRIC  {0.000 3.200}        6.400           156.250         
gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt2_gtwizard_0_i/gthe2_i/TXOUTCLK        {0.000 1.551}        3.103           322.269         
gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt2_gtwizard_0_i/gthe2_i/TXOUTCLKFABRIC  {0.000 3.200}        6.400           156.250         
gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt3_gtwizard_0_i/gthe2_i/RXOUTCLK        {0.000 1.551}        3.103           322.269         
gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt3_gtwizard_0_i/gthe2_i/RXOUTCLKFABRIC  {0.000 3.200}        6.400           156.250         
gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt3_gtwizard_0_i/gthe2_i/TXOUTCLK        {0.000 1.551}        3.103           322.269         
gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt3_gtwizard_0_i/gthe2_i/TXOUTCLKFABRIC  {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Q3_CLK1_GTREFCLK_PAD_P_IN                                                                                                                                                                                                                   4.992        0.000                       0                     2  
drpclk_in_i                                                                                     0.657        0.000                      0                 2259        0.108        0.000                      0                 2259        4.286        0.000                       0                  1161  
gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK        2.363        0.000                      0                   20        0.108        0.000                      0                   20        0.551        0.000                       0                    39  
  clkfbout                                                                                                                                                                                                                                  2.032        0.000                       0                     2  
  clkout0                                                                                      -1.506     -159.218                    122                 4592        0.057        0.000                      0                 4592        0.544        0.000                       0                  2605  
  clkout1                                                                                       0.680        0.000                      0                  208        0.108        0.000                      0                  208        0.272        0.000                       0                   118  
gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK                                                                                                                                                    0.551        0.000                       0                     3  
  clkfbout_1                                                                                                                                                                                                                                2.032        0.000                       0                     2  
  clkout0_1                                                                                    -0.906     -195.662                    812                13176        0.086        0.000                      0                13176        0.544        0.000                       0                  6890  
  clkout1_1                                                                                     0.767        0.000                      0                  256        0.108        0.000                      0                  256        0.272        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0       drpclk_in_i        -5.807      -41.141                      8                    8        1.326        0.000                      0                    8  
clkout0_1     drpclk_in_i        -2.932       -5.736                      2                    2        0.234        0.000                      0                    2  
drpclk_in_i   clkout0            -4.067     -509.428                    136                  136        0.361        0.000                      0                  136  
drpclk_in_i   clkout0_1          -5.166   -18524.846                   6476                 6476       -0.278      -16.840                    160                 6476  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout0            clkout0                 -1.499     -312.964                    417                 1160        0.347        0.000                      0                 1160  
**async_default**  drpclk_in_i        clkout0                 -4.874    -3502.180                   1002                 1002        0.325        0.000                      0                 1002  
**async_default**  drpclk_in_i        clkout0_1               -3.833   -16552.311                   6148                 6148        0.090        0.000                      0                 6148  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Q3_CLK1_GTREFCLK_PAD_P_IN
  To Clock:  Q3_CLK1_GTREFCLK_PAD_P_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.992ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q3_CLK1_GTREFCLK_PAD_P_IN
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { Q3_CLK1_GTREFCLK_PAD_P_IN }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         6.400       4.992      IBUFDS_GTE2_X1Y6   gtwizard_0_support_i/gt_usrclk_source/ibufds_instq3_clk1/I
Min Period  n/a     GTHE2_COMMON/GTREFCLK1  n/a            1.408         6.400       4.992      GTHE2_COMMON_X1Y3  gtwizard_0_support_i/common0_i/gthe2_common_i/GTREFCLK1



---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        0.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 fan_out_reg/C
                            (rising edge-triggered cell FDSE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SM_FAN_PWM
                            (output port clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 2.439ns (65.549%)  route 1.282ns (34.451%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343     3.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.327     4.586    drpclk_in_i
    SLICE_X50Y267        FDSE                                         r  fan_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y267        FDSE (Prop_fdse_C_Q)         0.259     4.845 r  fan_out_reg/Q
                         net (fo=1, routed)           1.282     6.127    SM_FAN_PWM_OBUF
    BA37                 OBUF (Prop_obuf_I_O)         2.180     8.308 r  SM_FAN_PWM_OBUF_inst/O
                         net (fo=0)                   0.000     8.308    SM_FAN_PWM
    BA37                                                              r  SM_FAN_PWM (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 fs_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CURR_SERIAL_STATE_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 0.524ns (10.528%)  route 4.453ns (89.472%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 14.491 - 10.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343     3.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.535     4.794    drpclk_in_i
    SLICE_X163Y162       FDRE                                         r  fs_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y162       FDRE (Prop_fdre_C_Q)         0.223     5.017 f  fs_counter_reg[4]/Q
                         net (fo=3, routed)           0.628     5.645    fs_counter_reg_n_0_[4]
    SLICE_X164Y165       LUT4 (Prop_lut4_I3_O)        0.043     5.688 f  fs_counter[0]_i_9/O
                         net (fo=1, routed)           0.244     5.932    fs_counter[0]_i_9_n_0
    SLICE_X164Y165       LUT5 (Prop_lut5_I4_O)        0.043     5.975 f  fs_counter[0]_i_8/O
                         net (fo=1, routed)           0.537     6.512    fs_counter[0]_i_8_n_0
    SLICE_X162Y163       LUT6 (Prop_lut6_I5_O)        0.043     6.555 f  fs_counter[0]_i_5/O
                         net (fo=1, routed)           0.618     7.173    fs_counter[0]_i_5_n_0
    SLICE_X162Y164       LUT6 (Prop_lut6_I5_O)        0.043     7.216 f  fs_counter[0]_i_2/O
                         net (fo=2, routed)           1.768     8.985    UART_comp/fs_counter_reg[5]
    SLICE_X196Y156       LUT6 (Prop_lut6_I0_O)        0.043     9.028 r  UART_comp/CURR_SERIAL_STATE[4]_i_10/O
                         net (fo=1, routed)           0.105     9.133    UART_comp/CURR_SERIAL_STATE[4]_i_10_n_0
    SLICE_X196Y156       LUT6 (Prop_lut6_I5_O)        0.043     9.176 r  UART_comp/CURR_SERIAL_STATE[4]_i_6/O
                         net (fo=1, routed)           0.347     9.523    UART_comp/CURR_SERIAL_STATE[4]_i_6_n_0
    SLICE_X196Y154       LUT6 (Prop_lut6_I5_O)        0.043     9.566 r  UART_comp/CURR_SERIAL_STATE[4]_i_1/O
                         net (fo=5, routed)           0.206     9.771    UART_comp_n_1
    SLICE_X197Y154       FDRE                                         r  CURR_SERIAL_STATE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163    12.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.518    14.491    drpclk_in_i
    SLICE_X197Y154       FDRE                                         r  CURR_SERIAL_STATE_reg[0]/C
                         clock pessimism              0.374    14.865    
                         clock uncertainty           -0.035    14.830    
    SLICE_X197Y154       FDRE (Setup_fdre_C_CE)      -0.201    14.629    CURR_SERIAL_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  4.858    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 fs_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CURR_SERIAL_STATE_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 0.524ns (10.528%)  route 4.453ns (89.472%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 14.491 - 10.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343     3.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.535     4.794    drpclk_in_i
    SLICE_X163Y162       FDRE                                         r  fs_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y162       FDRE (Prop_fdre_C_Q)         0.223     5.017 f  fs_counter_reg[4]/Q
                         net (fo=3, routed)           0.628     5.645    fs_counter_reg_n_0_[4]
    SLICE_X164Y165       LUT4 (Prop_lut4_I3_O)        0.043     5.688 f  fs_counter[0]_i_9/O
                         net (fo=1, routed)           0.244     5.932    fs_counter[0]_i_9_n_0
    SLICE_X164Y165       LUT5 (Prop_lut5_I4_O)        0.043     5.975 f  fs_counter[0]_i_8/O
                         net (fo=1, routed)           0.537     6.512    fs_counter[0]_i_8_n_0
    SLICE_X162Y163       LUT6 (Prop_lut6_I5_O)        0.043     6.555 f  fs_counter[0]_i_5/O
                         net (fo=1, routed)           0.618     7.173    fs_counter[0]_i_5_n_0
    SLICE_X162Y164       LUT6 (Prop_lut6_I5_O)        0.043     7.216 f  fs_counter[0]_i_2/O
                         net (fo=2, routed)           1.768     8.985    UART_comp/fs_counter_reg[5]
    SLICE_X196Y156       LUT6 (Prop_lut6_I0_O)        0.043     9.028 r  UART_comp/CURR_SERIAL_STATE[4]_i_10/O
                         net (fo=1, routed)           0.105     9.133    UART_comp/CURR_SERIAL_STATE[4]_i_10_n_0
    SLICE_X196Y156       LUT6 (Prop_lut6_I5_O)        0.043     9.176 r  UART_comp/CURR_SERIAL_STATE[4]_i_6/O
                         net (fo=1, routed)           0.347     9.523    UART_comp/CURR_SERIAL_STATE[4]_i_6_n_0
    SLICE_X196Y154       LUT6 (Prop_lut6_I5_O)        0.043     9.566 r  UART_comp/CURR_SERIAL_STATE[4]_i_1/O
                         net (fo=5, routed)           0.206     9.771    UART_comp_n_1
    SLICE_X197Y154       FDRE                                         r  CURR_SERIAL_STATE_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163    12.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.518    14.491    drpclk_in_i
    SLICE_X197Y154       FDRE                                         r  CURR_SERIAL_STATE_reg[4]/C
                         clock pessimism              0.374    14.865    
                         clock uncertainty           -0.035    14.830    
    SLICE_X197Y154       FDRE (Setup_fdre_C_CE)      -0.201    14.629    CURR_SERIAL_STATE_reg[4]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  4.858    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 fs_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CURR_SERIAL_STATE_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.524ns (10.549%)  route 4.443ns (89.451%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns = ( 14.493 - 10.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343     3.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.535     4.794    drpclk_in_i
    SLICE_X163Y162       FDRE                                         r  fs_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y162       FDRE (Prop_fdre_C_Q)         0.223     5.017 f  fs_counter_reg[4]/Q
                         net (fo=3, routed)           0.628     5.645    fs_counter_reg_n_0_[4]
    SLICE_X164Y165       LUT4 (Prop_lut4_I3_O)        0.043     5.688 f  fs_counter[0]_i_9/O
                         net (fo=1, routed)           0.244     5.932    fs_counter[0]_i_9_n_0
    SLICE_X164Y165       LUT5 (Prop_lut5_I4_O)        0.043     5.975 f  fs_counter[0]_i_8/O
                         net (fo=1, routed)           0.537     6.512    fs_counter[0]_i_8_n_0
    SLICE_X162Y163       LUT6 (Prop_lut6_I5_O)        0.043     6.555 f  fs_counter[0]_i_5/O
                         net (fo=1, routed)           0.618     7.173    fs_counter[0]_i_5_n_0
    SLICE_X162Y164       LUT6 (Prop_lut6_I5_O)        0.043     7.216 f  fs_counter[0]_i_2/O
                         net (fo=2, routed)           1.768     8.985    UART_comp/fs_counter_reg[5]
    SLICE_X196Y156       LUT6 (Prop_lut6_I0_O)        0.043     9.028 r  UART_comp/CURR_SERIAL_STATE[4]_i_10/O
                         net (fo=1, routed)           0.105     9.133    UART_comp/CURR_SERIAL_STATE[4]_i_10_n_0
    SLICE_X196Y156       LUT6 (Prop_lut6_I5_O)        0.043     9.176 r  UART_comp/CURR_SERIAL_STATE[4]_i_6/O
                         net (fo=1, routed)           0.347     9.523    UART_comp/CURR_SERIAL_STATE[4]_i_6_n_0
    SLICE_X196Y154       LUT6 (Prop_lut6_I5_O)        0.043     9.566 r  UART_comp/CURR_SERIAL_STATE[4]_i_1/O
                         net (fo=5, routed)           0.196     9.762    UART_comp_n_1
    SLICE_X198Y154       FDRE                                         r  CURR_SERIAL_STATE_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163    12.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.520    14.493    drpclk_in_i
    SLICE_X198Y154       FDRE                                         r  CURR_SERIAL_STATE_reg[1]/C
                         clock pessimism              0.374    14.867    
                         clock uncertainty           -0.035    14.832    
    SLICE_X198Y154       FDRE (Setup_fdre_C_CE)      -0.201    14.631    CURR_SERIAL_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 fs_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CURR_SERIAL_STATE_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.524ns (10.549%)  route 4.443ns (89.451%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns = ( 14.493 - 10.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343     3.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.535     4.794    drpclk_in_i
    SLICE_X163Y162       FDRE                                         r  fs_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y162       FDRE (Prop_fdre_C_Q)         0.223     5.017 f  fs_counter_reg[4]/Q
                         net (fo=3, routed)           0.628     5.645    fs_counter_reg_n_0_[4]
    SLICE_X164Y165       LUT4 (Prop_lut4_I3_O)        0.043     5.688 f  fs_counter[0]_i_9/O
                         net (fo=1, routed)           0.244     5.932    fs_counter[0]_i_9_n_0
    SLICE_X164Y165       LUT5 (Prop_lut5_I4_O)        0.043     5.975 f  fs_counter[0]_i_8/O
                         net (fo=1, routed)           0.537     6.512    fs_counter[0]_i_8_n_0
    SLICE_X162Y163       LUT6 (Prop_lut6_I5_O)        0.043     6.555 f  fs_counter[0]_i_5/O
                         net (fo=1, routed)           0.618     7.173    fs_counter[0]_i_5_n_0
    SLICE_X162Y164       LUT6 (Prop_lut6_I5_O)        0.043     7.216 f  fs_counter[0]_i_2/O
                         net (fo=2, routed)           1.768     8.985    UART_comp/fs_counter_reg[5]
    SLICE_X196Y156       LUT6 (Prop_lut6_I0_O)        0.043     9.028 r  UART_comp/CURR_SERIAL_STATE[4]_i_10/O
                         net (fo=1, routed)           0.105     9.133    UART_comp/CURR_SERIAL_STATE[4]_i_10_n_0
    SLICE_X196Y156       LUT6 (Prop_lut6_I5_O)        0.043     9.176 r  UART_comp/CURR_SERIAL_STATE[4]_i_6/O
                         net (fo=1, routed)           0.347     9.523    UART_comp/CURR_SERIAL_STATE[4]_i_6_n_0
    SLICE_X196Y154       LUT6 (Prop_lut6_I5_O)        0.043     9.566 r  UART_comp/CURR_SERIAL_STATE[4]_i_1/O
                         net (fo=5, routed)           0.196     9.762    UART_comp_n_1
    SLICE_X198Y154       FDRE                                         r  CURR_SERIAL_STATE_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163    12.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.520    14.493    drpclk_in_i
    SLICE_X198Y154       FDRE                                         r  CURR_SERIAL_STATE_reg[2]/C
                         clock pessimism              0.374    14.867    
                         clock uncertainty           -0.035    14.832    
    SLICE_X198Y154       FDRE (Setup_fdre_C_CE)      -0.201    14.631    CURR_SERIAL_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 fs_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CURR_SERIAL_STATE_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.524ns (10.549%)  route 4.443ns (89.451%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns = ( 14.493 - 10.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343     3.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.535     4.794    drpclk_in_i
    SLICE_X163Y162       FDRE                                         r  fs_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y162       FDRE (Prop_fdre_C_Q)         0.223     5.017 f  fs_counter_reg[4]/Q
                         net (fo=3, routed)           0.628     5.645    fs_counter_reg_n_0_[4]
    SLICE_X164Y165       LUT4 (Prop_lut4_I3_O)        0.043     5.688 f  fs_counter[0]_i_9/O
                         net (fo=1, routed)           0.244     5.932    fs_counter[0]_i_9_n_0
    SLICE_X164Y165       LUT5 (Prop_lut5_I4_O)        0.043     5.975 f  fs_counter[0]_i_8/O
                         net (fo=1, routed)           0.537     6.512    fs_counter[0]_i_8_n_0
    SLICE_X162Y163       LUT6 (Prop_lut6_I5_O)        0.043     6.555 f  fs_counter[0]_i_5/O
                         net (fo=1, routed)           0.618     7.173    fs_counter[0]_i_5_n_0
    SLICE_X162Y164       LUT6 (Prop_lut6_I5_O)        0.043     7.216 f  fs_counter[0]_i_2/O
                         net (fo=2, routed)           1.768     8.985    UART_comp/fs_counter_reg[5]
    SLICE_X196Y156       LUT6 (Prop_lut6_I0_O)        0.043     9.028 r  UART_comp/CURR_SERIAL_STATE[4]_i_10/O
                         net (fo=1, routed)           0.105     9.133    UART_comp/CURR_SERIAL_STATE[4]_i_10_n_0
    SLICE_X196Y156       LUT6 (Prop_lut6_I5_O)        0.043     9.176 r  UART_comp/CURR_SERIAL_STATE[4]_i_6/O
                         net (fo=1, routed)           0.347     9.523    UART_comp/CURR_SERIAL_STATE[4]_i_6_n_0
    SLICE_X196Y154       LUT6 (Prop_lut6_I5_O)        0.043     9.566 r  UART_comp/CURR_SERIAL_STATE[4]_i_1/O
                         net (fo=5, routed)           0.196     9.762    UART_comp_n_1
    SLICE_X198Y154       FDRE                                         r  CURR_SERIAL_STATE_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163    12.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.520    14.493    drpclk_in_i
    SLICE_X198Y154       FDRE                                         r  CURR_SERIAL_STATE_reg[3]/C
                         clock pessimism              0.374    14.867    
                         clock uncertainty           -0.035    14.832    
    SLICE_X198Y154       FDRE (Setup_fdre_C_CE)      -0.201    14.631    CURR_SERIAL_STATE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 CURR_SERIAL_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SI5324_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.438ns (9.671%)  route 4.091ns (90.329%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 14.390 - 10.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343     3.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.660     4.919    drpclk_in_i
    SLICE_X198Y154       FDRE                                         r  CURR_SERIAL_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y154       FDRE (Prop_fdre_C_Q)         0.223     5.142 r  CURR_SERIAL_STATE_reg[1]/Q
                         net (fo=60, routed)          1.899     7.042    CURR_SERIAL_STATE_reg_n_0_[1]
    SLICE_X172Y161       LUT6 (Prop_lut6_I2_O)        0.043     7.085 r  SI5324_counter[30]_i_22/O
                         net (fo=1, routed)           0.446     7.531    SI5324_counter[30]_i_22_n_0
    SLICE_X172Y160       LUT6 (Prop_lut6_I0_O)        0.043     7.574 r  SI5324_counter[30]_i_19/O
                         net (fo=1, routed)           0.569     8.142    SI5324_counter[30]_i_19_n_0
    SLICE_X175Y159       LUT6 (Prop_lut6_I5_O)        0.043     8.185 r  SI5324_counter[30]_i_16/O
                         net (fo=1, routed)           0.372     8.557    SI5324_counter[30]_i_16_n_0
    SLICE_X174Y159       LUT6 (Prop_lut6_I5_O)        0.043     8.600 f  SI5324_counter[30]_i_6/O
                         net (fo=31, routed)          0.805     9.405    SI5324_counter[30]_i_6_n_0
    SLICE_X172Y159       LUT2 (Prop_lut2_I1_O)        0.043     9.448 r  SI5324_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.448    SI5324_counter[10]_i_1_n_0
    SLICE_X172Y159       FDRE                                         r  SI5324_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163    12.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.417    14.390    drpclk_in_i
    SLICE_X172Y159       FDRE                                         r  SI5324_counter_reg[10]/C
                         clock pessimism              0.374    14.764    
                         clock uncertainty           -0.035    14.729    
    SLICE_X172Y159       FDRE (Setup_fdre_C_D)        0.064    14.793    SI5324_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 CURR_SERIAL_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SI5324_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.438ns (9.680%)  route 4.087ns (90.320%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 14.390 - 10.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343     3.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.660     4.919    drpclk_in_i
    SLICE_X198Y154       FDRE                                         r  CURR_SERIAL_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y154       FDRE (Prop_fdre_C_Q)         0.223     5.142 r  CURR_SERIAL_STATE_reg[1]/Q
                         net (fo=60, routed)          1.899     7.042    CURR_SERIAL_STATE_reg_n_0_[1]
    SLICE_X172Y161       LUT6 (Prop_lut6_I2_O)        0.043     7.085 r  SI5324_counter[30]_i_22/O
                         net (fo=1, routed)           0.446     7.531    SI5324_counter[30]_i_22_n_0
    SLICE_X172Y160       LUT6 (Prop_lut6_I0_O)        0.043     7.574 r  SI5324_counter[30]_i_19/O
                         net (fo=1, routed)           0.569     8.142    SI5324_counter[30]_i_19_n_0
    SLICE_X175Y159       LUT6 (Prop_lut6_I5_O)        0.043     8.185 r  SI5324_counter[30]_i_16/O
                         net (fo=1, routed)           0.372     8.557    SI5324_counter[30]_i_16_n_0
    SLICE_X174Y159       LUT6 (Prop_lut6_I5_O)        0.043     8.600 f  SI5324_counter[30]_i_6/O
                         net (fo=31, routed)          0.801     9.401    SI5324_counter[30]_i_6_n_0
    SLICE_X172Y159       LUT2 (Prop_lut2_I1_O)        0.043     9.444 r  SI5324_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.444    SI5324_counter[15]_i_1_n_0
    SLICE_X172Y159       FDRE                                         r  SI5324_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163    12.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.417    14.390    drpclk_in_i
    SLICE_X172Y159       FDRE                                         r  SI5324_counter_reg[15]/C
                         clock pessimism              0.374    14.764    
                         clock uncertainty           -0.035    14.729    
    SLICE_X172Y159       FDRE (Setup_fdre_C_D)        0.065    14.794    SI5324_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 CURR_SERIAL_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SI5324_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.438ns (9.687%)  route 4.083ns (90.313%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 14.388 - 10.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343     3.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.660     4.919    drpclk_in_i
    SLICE_X198Y154       FDRE                                         r  CURR_SERIAL_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y154       FDRE (Prop_fdre_C_Q)         0.223     5.142 r  CURR_SERIAL_STATE_reg[1]/Q
                         net (fo=60, routed)          1.899     7.042    CURR_SERIAL_STATE_reg_n_0_[1]
    SLICE_X172Y161       LUT6 (Prop_lut6_I2_O)        0.043     7.085 r  SI5324_counter[30]_i_22/O
                         net (fo=1, routed)           0.446     7.531    SI5324_counter[30]_i_22_n_0
    SLICE_X172Y160       LUT6 (Prop_lut6_I0_O)        0.043     7.574 r  SI5324_counter[30]_i_19/O
                         net (fo=1, routed)           0.569     8.142    SI5324_counter[30]_i_19_n_0
    SLICE_X175Y159       LUT6 (Prop_lut6_I5_O)        0.043     8.185 r  SI5324_counter[30]_i_16/O
                         net (fo=1, routed)           0.372     8.557    SI5324_counter[30]_i_16_n_0
    SLICE_X174Y159       LUT6 (Prop_lut6_I5_O)        0.043     8.600 f  SI5324_counter[30]_i_6/O
                         net (fo=31, routed)          0.798     9.398    SI5324_counter[30]_i_6_n_0
    SLICE_X172Y161       LUT2 (Prop_lut2_I1_O)        0.043     9.441 r  SI5324_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.441    SI5324_counter[21]_i_1_n_0
    SLICE_X172Y161       FDRE                                         r  SI5324_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163    12.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.415    14.388    drpclk_in_i
    SLICE_X172Y161       FDRE                                         r  SI5324_counter_reg[21]/C
                         clock pessimism              0.374    14.762    
                         clock uncertainty           -0.035    14.727    
    SLICE_X172Y161       FDRE (Setup_fdre_C_D)        0.064    14.791    SI5324_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 CURR_SERIAL_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SI5324_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 0.446ns (9.839%)  route 4.087ns (90.161%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 14.390 - 10.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343     3.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.660     4.919    drpclk_in_i
    SLICE_X198Y154       FDRE                                         r  CURR_SERIAL_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y154       FDRE (Prop_fdre_C_Q)         0.223     5.142 r  CURR_SERIAL_STATE_reg[1]/Q
                         net (fo=60, routed)          1.899     7.042    CURR_SERIAL_STATE_reg_n_0_[1]
    SLICE_X172Y161       LUT6 (Prop_lut6_I2_O)        0.043     7.085 r  SI5324_counter[30]_i_22/O
                         net (fo=1, routed)           0.446     7.531    SI5324_counter[30]_i_22_n_0
    SLICE_X172Y160       LUT6 (Prop_lut6_I0_O)        0.043     7.574 r  SI5324_counter[30]_i_19/O
                         net (fo=1, routed)           0.569     8.142    SI5324_counter[30]_i_19_n_0
    SLICE_X175Y159       LUT6 (Prop_lut6_I5_O)        0.043     8.185 r  SI5324_counter[30]_i_16/O
                         net (fo=1, routed)           0.372     8.557    SI5324_counter[30]_i_16_n_0
    SLICE_X174Y159       LUT6 (Prop_lut6_I5_O)        0.043     8.600 f  SI5324_counter[30]_i_6/O
                         net (fo=31, routed)          0.801     9.401    SI5324_counter[30]_i_6_n_0
    SLICE_X172Y159       LUT2 (Prop_lut2_I1_O)        0.051     9.452 r  SI5324_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.452    SI5324_counter[8]_i_1_n_0
    SLICE_X172Y159       FDRE                                         r  SI5324_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163    12.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.417    14.390    drpclk_in_i
    SLICE_X172Y159       FDRE                                         r  SI5324_counter_reg[8]/C
                         clock pessimism              0.374    14.764    
                         clock uncertainty           -0.035    14.729    
    SLICE_X172Y159       FDRE (Setup_fdre_C_D)        0.086    14.815    SI5324_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  5.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.304     1.663    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.689 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.760     2.449    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/SYSCLK_IN
    SLICE_X219Y159       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y159       FDRE (Prop_fdre_C_Q)         0.100     2.549 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.604    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync1
    SLICE_X219Y159       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.985     2.834    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/SYSCLK_IN
    SLICE_X219Y159       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg2/C
                         clock pessimism             -0.385     2.449    
    SLICE_X219Y159       FDRE (Hold_fdre_C_D)         0.047     2.496    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.304     1.663    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.689 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.752     2.441    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SYSCLK_IN
    SLICE_X203Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y161       FDRE (Prop_fdre_C_Q)         0.100     2.541 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.596    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X203Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.976     2.825    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SYSCLK_IN
    SLICE_X203Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.384     2.441    
    SLICE_X203Y161       FDRE (Hold_fdre_C_D)         0.047     2.488    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.304     1.663    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.689 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.757     2.446    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_QPLLLOCK/SYSCLK_IN
    SLICE_X215Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y164       FDRE (Prop_fdre_C_Q)         0.100     2.546 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.601    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_QPLLLOCK/data_sync1
    SLICE_X215Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.981     2.830    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_QPLLLOCK/SYSCLK_IN
    SLICE_X215Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg2/C
                         clock pessimism             -0.384     2.446    
    SLICE_X215Y164       FDRE (Hold_fdre_C_D)         0.047     2.493    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.304     1.663    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.689 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.760     2.449    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_RXRESETDONE/SYSCLK_IN
    SLICE_X215Y158       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y158       FDRE (Prop_fdre_C_Q)         0.100     2.549 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.604    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X215Y158       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.985     2.834    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_RXRESETDONE/SYSCLK_IN
    SLICE_X215Y158       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.385     2.449    
    SLICE_X215Y158       FDRE (Hold_fdre_C_D)         0.047     2.496    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.304     1.663    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.689 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.759     2.448    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_data_valid/SYSCLK_IN
    SLICE_X217Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y161       FDRE (Prop_fdre_C_Q)         0.100     2.548 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.603    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X217Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.984     2.833    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_data_valid/SYSCLK_IN
    SLICE_X217Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism             -0.385     2.448    
    SLICE_X217Y161       FDRE (Hold_fdre_C_D)         0.047     2.495    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.304     1.663    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.689 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.757     2.446    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/SYSCLK_IN
    SLICE_X211Y162       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y162       FDRE (Prop_fdre_C_Q)         0.100     2.546 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.601    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X211Y162       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.980     2.829    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/SYSCLK_IN
    SLICE_X211Y162       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.383     2.446    
    SLICE_X211Y162       FDRE (Hold_fdre_C_D)         0.047     2.493    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.304     1.663    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.689 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.758     2.447    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone/SYSCLK_IN
    SLICE_X213Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y161       FDRE (Prop_fdre_C_Q)         0.100     2.547 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.602    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone/data_sync1
    SLICE_X213Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.982     2.831    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone/SYSCLK_IN
    SLICE_X213Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg2/C
                         clock pessimism             -0.384     2.447    
    SLICE_X213Y161       FDRE (Hold_fdre_C_D)         0.047     2.494    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.304     1.663    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.689 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.759     2.448    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_time_out_wait_bypass/SYSCLK_IN
    SLICE_X213Y159       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y159       FDRE (Prop_fdre_C_Q)         0.100     2.548 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.603    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X213Y159       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.983     2.832    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_time_out_wait_bypass/SYSCLK_IN
    SLICE_X213Y159       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.384     2.448    
    SLICE_X213Y159       FDRE (Hold_fdre_C_D)         0.047     2.495    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_QPLLLOCK/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.304     1.663    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.689 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.759     2.448    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_QPLLLOCK/SYSCLK_IN
    SLICE_X211Y159       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y159       FDRE (Prop_fdre_C_Q)         0.100     2.548 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.603    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_QPLLLOCK/data_sync1
    SLICE_X211Y159       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_QPLLLOCK/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.983     2.832    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_QPLLLOCK/SYSCLK_IN
    SLICE_X211Y159       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_QPLLLOCK/data_sync_reg2/C
                         clock pessimism             -0.384     2.448    
    SLICE_X211Y159       FDRE (Hold_fdre_C_D)         0.047     2.495    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_QPLLLOCK/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.304     1.663    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.689 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.760     2.449    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_TXRESETDONE/SYSCLK_IN
    SLICE_X215Y157       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y157       FDRE (Prop_fdre_C_Q)         0.100     2.549 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.604    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X215Y157       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.985     2.834    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_TXRESETDONE/SYSCLK_IN
    SLICE_X215Y157       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.385     2.449    
    SLICE_X215Y157       FDRE (Hold_fdre_C_D)         0.047     2.496    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drpclk_in_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DRP_CLK_IN_P }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTHE2_CHANNEL_X1Y12  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTHE2_CHANNEL_X1Y13  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt1_gtwizard_0_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTHE2_CHANNEL_X1Y14  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt2_gtwizard_0_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTHE2_CHANNEL_X1Y15  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt3_gtwizard_0_i/gthe2_i/DRPCLK
Min Period        n/a     BUFG/I                       n/a            1.409         10.000      8.592      BUFGCTRL_X0Y17       DRP_CLK_BUFG/I
Min Period        n/a     GTHE2_COMMON/QPLLLOCKDETCLK  n/a            1.408         10.000      8.592      GTHE2_COMMON_X1Y3    gtwizard_0_support_i/common0_i/gthe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X218Y161       gtwizard_0_support_i/common_reset_i/common_reset_asserted_reg/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X217Y163       gtwizard_0_support_i/common_reset_i/init_wait_count_reg[1]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X218Y164       gtwizard_0_support_i/common_reset_i/init_wait_count_reg[2]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X219Y164       gtwizard_0_support_i/common_reset_i/init_wait_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X210Y220       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/mmcm_lock_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X210Y220       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/mmcm_lock_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X214Y222       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X214Y222       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X214Y222       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X218Y161       gtwizard_0_support_i/common_reset_i/common_reset_asserted_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X217Y163       gtwizard_0_support_i/common_reset_i/init_wait_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X219Y160       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rx_cdrlock_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X219Y161       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rx_cdrlock_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X220Y161       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rx_cdrlock_counter_reg[7]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X219Y159       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rx_cdrlocked_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X218Y157       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X218Y157       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X218Y157       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X219Y157       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X215Y157       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/check_tlock_max_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X218Y158       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X214Y158       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/mmcm_reset_i_reg/C
High Pulse Width  Fast    FDSE/C                       n/a            0.350         5.000       4.650      SLICE_X218Y158       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/reset_time_out_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X218Y159       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/rxresetdone_s3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  To Clock:  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@3.103ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.223ns (32.018%)  route 0.473ns (67.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 6.593 - 3.103 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.658     3.775    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X213Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y164       FDRE (Prop_fdre_C_Q)         0.223     3.998 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/Q
                         net (fo=1, routed)           0.473     4.471    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync4
    SLICE_X213Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.520     6.593    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X213Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/C
                         clock pessimism              0.285     6.878    
                         clock uncertainty           -0.035     6.843    
    SLICE_X213Y164       FDRE (Setup_fdre_C_D)       -0.008     6.835    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5
  -------------------------------------------------------------------
                         required time                          6.835    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@3.103ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.204ns (35.495%)  route 0.371ns (64.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 6.428 - 3.103 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.493     3.610    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y208       FDRE (Prop_fdre_C_Q)         0.204     3.814 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/Q
                         net (fo=1, routed)           0.371     4.185    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync5
    SLICE_X221Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.355     6.428    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6/C
                         clock pessimism              0.285     6.713    
                         clock uncertainty           -0.035     6.678    
    SLICE_X221Y208       FDRE (Setup_fdre_C_D)       -0.090     6.588    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.588    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@3.103ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.204ns (35.912%)  route 0.364ns (64.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 6.600 - 3.103 ) 
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.667     3.784    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y153       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y153       FDRE (Prop_fdre_C_Q)         0.204     3.988 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/Q
                         net (fo=1, routed)           0.364     4.352    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync5
    SLICE_X221Y153       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.527     6.600    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y153       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6/C
                         clock pessimism              0.287     6.887    
                         clock uncertainty           -0.035     6.852    
    SLICE_X221Y153       FDRE (Setup_fdre_C_D)       -0.090     6.762    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.762    
                         arrival time                          -4.352    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@3.103ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.204ns (36.590%)  route 0.354ns (63.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 6.593 - 3.103 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.658     3.775    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X213Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y164       FDRE (Prop_fdre_C_Q)         0.204     3.979 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/Q
                         net (fo=1, routed)           0.354     4.333    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync5
    SLICE_X213Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.520     6.593    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X213Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6/C
                         clock pessimism              0.285     6.878    
                         clock uncertainty           -0.035     6.843    
    SLICE_X213Y164       FDRE (Setup_fdre_C_D)       -0.090     6.753    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.753    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@3.103ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.204ns (36.841%)  route 0.350ns (63.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 6.593 - 3.103 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.658     3.775    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X213Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y164       FDRE (Prop_fdre_C_Q)         0.204     3.979 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/Q
                         net (fo=1, routed)           0.350     4.329    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync3
    SLICE_X213Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.520     6.593    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X213Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/C
                         clock pessimism              0.285     6.878    
                         clock uncertainty           -0.035     6.843    
    SLICE_X213Y164       FDRE (Setup_fdre_C_D)       -0.090     6.753    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.753    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@3.103ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.223ns (36.733%)  route 0.384ns (63.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 6.596 - 3.103 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.662     3.779    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y186       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y186       FDRE (Prop_fdre_C_Q)         0.223     4.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/Q
                         net (fo=1, routed)           0.384     4.386    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync4
    SLICE_X221Y186       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.523     6.596    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y186       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/C
                         clock pessimism              0.286     6.882    
                         clock uncertainty           -0.035     6.847    
    SLICE_X221Y186       FDRE (Setup_fdre_C_D)       -0.008     6.839    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5
  -------------------------------------------------------------------
                         required time                          6.839    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@3.103ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.223ns (37.819%)  route 0.367ns (62.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 6.600 - 3.103 ) 
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.667     3.784    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y153       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y153       FDRE (Prop_fdre_C_Q)         0.223     4.007 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/Q
                         net (fo=1, routed)           0.367     4.374    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync4
    SLICE_X221Y153       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.527     6.600    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y153       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/C
                         clock pessimism              0.287     6.887    
                         clock uncertainty           -0.035     6.852    
    SLICE_X221Y153       FDRE (Setup_fdre_C_D)       -0.008     6.844    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5
  -------------------------------------------------------------------
                         required time                          6.844    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@3.103ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.204ns (41.298%)  route 0.290ns (58.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 6.596 - 3.103 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.662     3.779    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y186       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y186       FDRE (Prop_fdre_C_Q)         0.204     3.983 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/Q
                         net (fo=1, routed)           0.290     4.273    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync5
    SLICE_X221Y186       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.523     6.596    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y186       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6/C
                         clock pessimism              0.286     6.882    
                         clock uncertainty           -0.035     6.847    
    SLICE_X221Y186       FDRE (Setup_fdre_C_D)       -0.090     6.757    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.757    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@3.103ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.461%)  route 0.276ns (57.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 6.428 - 3.103 ) 
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.493     3.610    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y208       FDRE (Prop_fdre_C_Q)         0.204     3.814 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/Q
                         net (fo=1, routed)           0.276     4.090    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync3
    SLICE_X221Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.355     6.428    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/C
                         clock pessimism              0.285     6.713    
                         clock uncertainty           -0.035     6.678    
    SLICE_X221Y208       FDRE (Setup_fdre_C_D)       -0.090     6.588    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.588    
                         arrival time                          -4.090    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@3.103ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.461%)  route 0.276ns (57.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 6.600 - 3.103 ) 
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.667     3.784    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y153       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y153       FDRE (Prop_fdre_C_Q)         0.204     3.988 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/Q
                         net (fo=1, routed)           0.276     4.264    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync3
    SLICE_X221Y153       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.527     6.600    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y153       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/C
                         clock pessimism              0.287     6.887    
                         clock uncertainty           -0.035     6.852    
    SLICE_X221Y153       FDRE (Setup_fdre_C_D)       -0.090     6.762    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.762    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                  2.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.754     1.681    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X213Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y164       FDRE (Prop_fdre_C_Q)         0.100     1.781 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.836    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync1
    SLICE_X213Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.977     1.995    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X213Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/C
                         clock pessimism             -0.314     1.681    
    SLICE_X213Y164       FDRE (Hold_fdre_C_D)         0.047     1.728    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.706     1.633    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y208       FDRE (Prop_fdre_C_Q)         0.100     1.733 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.788    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync1
    SLICE_X221Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.911     1.929    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/C
                         clock pessimism             -0.296     1.633    
    SLICE_X221Y208       FDRE (Hold_fdre_C_D)         0.047     1.680    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.759     1.686    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y153       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y153       FDRE (Prop_fdre_C_Q)         0.100     1.786 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.841    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync1
    SLICE_X221Y153       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.984     2.002    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y153       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/C
                         clock pessimism             -0.316     1.686    
    SLICE_X221Y153       FDRE (Hold_fdre_C_D)         0.047     1.733    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.755     1.682    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y186       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y186       FDRE (Prop_fdre_C_Q)         0.100     1.782 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.837    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync1
    SLICE_X221Y186       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.979     1.997    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y186       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/C
                         clock pessimism             -0.315     1.682    
    SLICE_X221Y186       FDRE (Hold_fdre_C_D)         0.047     1.729    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.754     1.681    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X213Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y164       FDRE (Prop_fdre_C_Q)         0.091     1.772 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/Q
                         net (fo=1, routed)           0.106     1.878    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync2
    SLICE_X213Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.977     1.995    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X213Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/C
                         clock pessimism             -0.314     1.681    
    SLICE_X213Y164       FDRE (Hold_fdre_C_D)         0.006     1.687    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.706     1.633    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y208       FDRE (Prop_fdre_C_Q)         0.091     1.724 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/Q
                         net (fo=1, routed)           0.106     1.830    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync2
    SLICE_X221Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.911     1.929    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/C
                         clock pessimism             -0.296     1.633    
    SLICE_X221Y208       FDRE (Hold_fdre_C_D)         0.006     1.639    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.759     1.686    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y153       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y153       FDRE (Prop_fdre_C_Q)         0.091     1.777 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/Q
                         net (fo=1, routed)           0.106     1.883    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync2
    SLICE_X221Y153       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.984     2.002    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y153       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/C
                         clock pessimism             -0.316     1.686    
    SLICE_X221Y153       FDRE (Hold_fdre_C_D)         0.006     1.692    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.755     1.682    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y186       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y186       FDRE (Prop_fdre_C_Q)         0.091     1.773 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/Q
                         net (fo=1, routed)           0.106     1.879    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync2
    SLICE_X221Y186       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.979     1.997    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y186       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/C
                         clock pessimism             -0.315     1.682    
    SLICE_X221Y186       FDRE (Hold_fdre_C_D)         0.006     1.688    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.522%)  route 0.160ns (61.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.706     1.633    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y208       FDRE (Prop_fdre_C_Q)         0.100     1.733 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/Q
                         net (fo=1, routed)           0.160     1.893    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync4
    SLICE_X221Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.911     1.929    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/C
                         clock pessimism             -0.296     1.633    
    SLICE_X221Y208       FDRE (Hold_fdre_C_D)         0.047     1.680    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.320%)  route 0.140ns (60.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.706     1.633    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y208       FDRE (Prop_fdre_C_Q)         0.091     1.724 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/Q
                         net (fo=1, routed)           0.140     1.864    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync3
    SLICE_X221Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.911     1.929    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/gt0_rxoutclk_i2
    SLICE_X221Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4/C
                         clock pessimism             -0.296     1.633    
    SLICE_X221Y208       FDRE (Hold_fdre_C_D)        -0.004     1.629    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK  n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y12  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         3.103       1.694      BUFGCTRL_X0Y2        gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         3.103       2.032      MMCME2_ADV_X0Y9      gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDPE/C                  n/a            0.750         3.103       2.353      SLICE_X221Y155       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/reset_sync2_rx/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X221Y153       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X221Y153       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X221Y153       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/C
Min Period        n/a     FDPE/C                  n/a            0.750         3.103       2.353      SLICE_X213Y158       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/reset_sync2_rx/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X213Y164       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X213Y164       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/C
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       3.103       96.897     MMCME2_ADV_X0Y9      gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.000         1.551       0.551      MMCME2_ADV_X0Y9      gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.000         1.552       0.552      MMCME2_ADV_X0Y9      gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDPE/C                  n/a            0.400         1.551       1.151      SLICE_X221Y155       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/reset_sync2_rx/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X221Y153       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X221Y153       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X221Y153       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X213Y164       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X213Y164       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X213Y164       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5/C
Low Pulse Width   Fast    FDPE/C                  n/a            0.400         1.551       1.151      SLICE_X221Y155       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/reset_sync2_rx/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.000         1.551       0.551      MMCME2_ADV_X0Y9      gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.000         1.551       0.551      MMCME2_ADV_X0Y9      gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDPE/C                  n/a            0.350         1.551       1.201      SLICE_X213Y158       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/reset_sync1_rx/C
High Pulse Width  Slow    FDPE/C                  n/a            0.350         1.551       1.201      SLICE_X213Y158       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/reset_sync2_rx/C
High Pulse Width  Slow    FDPE/C                  n/a            0.350         1.551       1.201      SLICE_X221Y188       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/reset_sync1_rx/C
High Pulse Width  Slow    FDPE/C                  n/a            0.350         1.551       1.201      SLICE_X221Y188       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/reset_sync2_rx/C
High Pulse Width  Slow    FDCE/C                  n/a            0.350         1.551       1.201      SLICE_X221Y187       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/rxpmaresetdone_i_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X221Y186       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X221Y186       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X221Y186       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         3.103       2.032      MMCME2_ADV_X0Y9  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         3.103       2.032      MMCME2_ADV_X0Y9  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       3.103       96.897     MMCME2_ADV_X0Y9  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       3.103       210.257    MMCME2_ADV_X0Y9  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :          122  Failing Endpoints,  Worst Slack       -1.506ns,  Total Violation     -159.218ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.506ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_descrambler/unscrambled_data_i_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 0.266ns (3.617%)  route 7.087ns (96.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 13.784 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 f  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.285    10.859    tm0/rx_block_sync/rx_blocksync_out_i
    SLICE_X172Y105       LUT2 (Prop_lut2_I0_O)        0.043    10.902 r  tm0/rx_block_sync/descrambler[57]_i_1__1/O
                         net (fo=122, routed)         4.802    15.704    tm0/rx_descrambler/SR[0]
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.529    13.784    tm0/rx_descrambler/gt0_rxusrclk2_i
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[23]/C
                         clock pessimism              0.731    14.515    
                         clock uncertainty           -0.035    14.480    
    SLICE_X220Y150       FDRE (Setup_fdre_C_R)       -0.281    14.199    tm0/rx_descrambler/unscrambled_data_i_reg[23]
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                         -15.704    
  -------------------------------------------------------------------
                         slack                                 -1.506    

Slack (VIOLATED) :        -1.506ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_descrambler/unscrambled_data_i_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 0.266ns (3.617%)  route 7.087ns (96.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 13.784 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 f  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.285    10.859    tm0/rx_block_sync/rx_blocksync_out_i
    SLICE_X172Y105       LUT2 (Prop_lut2_I0_O)        0.043    10.902 r  tm0/rx_block_sync/descrambler[57]_i_1__1/O
                         net (fo=122, routed)         4.802    15.704    tm0/rx_descrambler/SR[0]
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.529    13.784    tm0/rx_descrambler/gt0_rxusrclk2_i
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[42]/C
                         clock pessimism              0.731    14.515    
                         clock uncertainty           -0.035    14.480    
    SLICE_X220Y150       FDRE (Setup_fdre_C_R)       -0.281    14.199    tm0/rx_descrambler/unscrambled_data_i_reg[42]
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                         -15.704    
  -------------------------------------------------------------------
                         slack                                 -1.506    

Slack (VIOLATED) :        -1.506ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_descrambler/unscrambled_data_i_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 0.266ns (3.617%)  route 7.087ns (96.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 13.784 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 f  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.285    10.859    tm0/rx_block_sync/rx_blocksync_out_i
    SLICE_X172Y105       LUT2 (Prop_lut2_I0_O)        0.043    10.902 r  tm0/rx_block_sync/descrambler[57]_i_1__1/O
                         net (fo=122, routed)         4.802    15.704    tm0/rx_descrambler/SR[0]
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.529    13.784    tm0/rx_descrambler/gt0_rxusrclk2_i
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[43]/C
                         clock pessimism              0.731    14.515    
                         clock uncertainty           -0.035    14.480    
    SLICE_X220Y150       FDRE (Setup_fdre_C_R)       -0.281    14.199    tm0/rx_descrambler/unscrambled_data_i_reg[43]
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                         -15.704    
  -------------------------------------------------------------------
                         slack                                 -1.506    

Slack (VIOLATED) :        -1.506ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_descrambler/unscrambled_data_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 0.266ns (3.617%)  route 7.087ns (96.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 13.784 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 f  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.285    10.859    tm0/rx_block_sync/rx_blocksync_out_i
    SLICE_X172Y105       LUT2 (Prop_lut2_I0_O)        0.043    10.902 r  tm0/rx_block_sync/descrambler[57]_i_1__1/O
                         net (fo=122, routed)         4.802    15.704    tm0/rx_descrambler/SR[0]
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.529    13.784    tm0/rx_descrambler/gt0_rxusrclk2_i
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[4]/C
                         clock pessimism              0.731    14.515    
                         clock uncertainty           -0.035    14.480    
    SLICE_X220Y150       FDRE (Setup_fdre_C_R)       -0.281    14.199    tm0/rx_descrambler/unscrambled_data_i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                         -15.704    
  -------------------------------------------------------------------
                         slack                                 -1.506    

Slack (VIOLATED) :        -1.506ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_descrambler/unscrambled_data_i_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 0.266ns (3.617%)  route 7.087ns (96.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 13.784 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 f  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.285    10.859    tm0/rx_block_sync/rx_blocksync_out_i
    SLICE_X172Y105       LUT2 (Prop_lut2_I0_O)        0.043    10.902 r  tm0/rx_block_sync/descrambler[57]_i_1__1/O
                         net (fo=122, routed)         4.802    15.704    tm0/rx_descrambler/SR[0]
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.529    13.784    tm0/rx_descrambler/gt0_rxusrclk2_i
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[61]/C
                         clock pessimism              0.731    14.515    
                         clock uncertainty           -0.035    14.480    
    SLICE_X220Y150       FDRE (Setup_fdre_C_R)       -0.281    14.199    tm0/rx_descrambler/unscrambled_data_i_reg[61]
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                         -15.704    
  -------------------------------------------------------------------
                         slack                                 -1.506    

Slack (VIOLATED) :        -1.506ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_descrambler/unscrambled_data_i_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 0.266ns (3.617%)  route 7.087ns (96.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 13.784 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 f  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.285    10.859    tm0/rx_block_sync/rx_blocksync_out_i
    SLICE_X172Y105       LUT2 (Prop_lut2_I0_O)        0.043    10.902 r  tm0/rx_block_sync/descrambler[57]_i_1__1/O
                         net (fo=122, routed)         4.802    15.704    tm0/rx_descrambler/SR[0]
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.529    13.784    tm0/rx_descrambler/gt0_rxusrclk2_i
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[62]/C
                         clock pessimism              0.731    14.515    
                         clock uncertainty           -0.035    14.480    
    SLICE_X220Y150       FDRE (Setup_fdre_C_R)       -0.281    14.199    tm0/rx_descrambler/unscrambled_data_i_reg[62]
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                         -15.704    
  -------------------------------------------------------------------
                         slack                                 -1.506    

Slack (VIOLATED) :        -1.502ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_descrambler/descrambler_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 0.266ns (3.631%)  route 7.060ns (96.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.577ns = ( 13.783 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 f  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.285    10.859    tm0/rx_block_sync/rx_blocksync_out_i
    SLICE_X172Y105       LUT2 (Prop_lut2_I0_O)        0.043    10.902 r  tm0/rx_block_sync/descrambler[57]_i_1__1/O
                         net (fo=122, routed)         4.775    15.677    tm0/rx_descrambler/SR[0]
    SLICE_X219Y153       FDRE                                         r  tm0/rx_descrambler/descrambler_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.528    13.783    tm0/rx_descrambler/gt0_rxusrclk2_i
    SLICE_X219Y153       FDRE                                         r  tm0/rx_descrambler/descrambler_reg[3]/C
                         clock pessimism              0.731    14.514    
                         clock uncertainty           -0.035    14.479    
    SLICE_X219Y153       FDRE (Setup_fdre_C_R)       -0.304    14.175    tm0/rx_descrambler/descrambler_reg[3]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                         -15.677    
  -------------------------------------------------------------------
                         slack                                 -1.502    

Slack (VIOLATED) :        -1.502ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_descrambler/descrambler_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 0.266ns (3.631%)  route 7.060ns (96.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.577ns = ( 13.783 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 f  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.285    10.859    tm0/rx_block_sync/rx_blocksync_out_i
    SLICE_X172Y105       LUT2 (Prop_lut2_I0_O)        0.043    10.902 r  tm0/rx_block_sync/descrambler[57]_i_1__1/O
                         net (fo=122, routed)         4.775    15.677    tm0/rx_descrambler/SR[0]
    SLICE_X219Y153       FDRE                                         r  tm0/rx_descrambler/descrambler_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.528    13.783    tm0/rx_descrambler/gt0_rxusrclk2_i
    SLICE_X219Y153       FDRE                                         r  tm0/rx_descrambler/descrambler_reg[9]/C
                         clock pessimism              0.731    14.514    
                         clock uncertainty           -0.035    14.479    
    SLICE_X219Y153       FDRE (Setup_fdre_C_R)       -0.304    14.175    tm0/rx_descrambler/descrambler_reg[9]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                         -15.677    
  -------------------------------------------------------------------
                         slack                                 -1.502    

Slack (VIOLATED) :        -1.502ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_descrambler/unscrambled_data_i_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 0.266ns (3.631%)  route 7.060ns (96.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.577ns = ( 13.783 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 f  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.285    10.859    tm0/rx_block_sync/rx_blocksync_out_i
    SLICE_X172Y105       LUT2 (Prop_lut2_I0_O)        0.043    10.902 r  tm0/rx_block_sync/descrambler[57]_i_1__1/O
                         net (fo=122, routed)         4.775    15.677    tm0/rx_descrambler/SR[0]
    SLICE_X219Y153       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.528    13.783    tm0/rx_descrambler/gt0_rxusrclk2_i
    SLICE_X219Y153       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[54]/C
                         clock pessimism              0.731    14.514    
                         clock uncertainty           -0.035    14.479    
    SLICE_X219Y153       FDRE (Setup_fdre_C_R)       -0.304    14.175    tm0/rx_descrambler/unscrambled_data_i_reg[54]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                         -15.677    
  -------------------------------------------------------------------
                         slack                                 -1.502    

Slack (VIOLATED) :        -1.502ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_descrambler/unscrambled_data_i_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 0.266ns (3.631%)  route 7.060ns (96.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.577ns = ( 13.783 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 f  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.285    10.859    tm0/rx_block_sync/rx_blocksync_out_i
    SLICE_X172Y105       LUT2 (Prop_lut2_I0_O)        0.043    10.902 r  tm0/rx_block_sync/descrambler[57]_i_1__1/O
                         net (fo=122, routed)         4.775    15.677    tm0/rx_descrambler/SR[0]
    SLICE_X219Y153       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.528    13.783    tm0/rx_descrambler/gt0_rxusrclk2_i
    SLICE_X219Y153       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[60]/C
                         clock pessimism              0.731    14.514    
                         clock uncertainty           -0.035    14.479    
    SLICE_X219Y153       FDRE (Setup_fdre_C_R)       -0.304    14.175    tm0/rx_descrambler/unscrambled_data_i_reg[60]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                         -15.677    
  -------------------------------------------------------------------
                         slack                                 -1.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.130ns (47.083%)  route 0.146ns (52.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.627ns
    Source Clock Delay      (SCD):    3.984ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.746     3.984    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X170Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y149       FDCE (Prop_fdce_C_Q)         0.100     4.084 r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg[6]/Q
                         net (fo=4, routed)           0.146     4.230    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg_n_0_[6]
    SLICE_X170Y150       LUT4 (Prop_lut4_I0_O)        0.030     4.260 r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_2[5]_i_1/O
                         net (fo=1, routed)           0.000     4.260    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_201_out[1]
    SLICE_X170Y150       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.918     4.627    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X170Y150       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_2_reg[5]/C
                         clock pessimism             -0.499     4.128    
    SLICE_X170Y150       FDCE (Hold_fdce_C_D)         0.075     4.203    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.203    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.697%)  route 0.146ns (53.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.627ns
    Source Clock Delay      (SCD):    3.984ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.746     3.984    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X170Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y149       FDCE (Prop_fdce_C_Q)         0.100     4.084 r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg[6]/Q
                         net (fo=4, routed)           0.146     4.230    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg_n_0_[6]
    SLICE_X170Y150       LUT2 (Prop_lut2_I0_O)        0.028     4.258 r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_2[4]_i_1/O
                         net (fo=1, routed)           0.000     4.258    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_201_out[0]
    SLICE_X170Y150       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.918     4.627    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X170Y150       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_2_reg[4]/C
                         clock pessimism             -0.499     4.128    
    SLICE_X170Y150       FDCE (Hold_fdce_C_D)         0.061     4.189    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.189    
                         arrival time                           4.258    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.129ns (42.917%)  route 0.172ns (57.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.656ns
    Source Clock Delay      (SCD):    4.013ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.775     4.013    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X182Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y149       FDCE (Prop_fdce_C_Q)         0.100     4.113 r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[33]/Q
                         net (fo=2, routed)           0.172     4.285    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/b42_in
    SLICE_X185Y150       LUT2 (Prop_lut2_I0_O)        0.029     4.314 r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0[33]_i_1/O
                         net (fo=1, routed)           0.000     4.314    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/p_49_out[33]
    SLICE_X185Y150       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.947     4.656    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X185Y150       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[33]/C
                         clock pessimism             -0.499     4.157    
    SLICE_X185Y150       FDCE (Hold_fdce_C_D)         0.075     4.232    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[33]
  -------------------------------------------------------------------
                         required time                         -4.232    
                         arrival time                           4.314    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.130ns (42.679%)  route 0.175ns (57.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.656ns
    Source Clock Delay      (SCD):    4.013ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.775     4.013    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X182Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y149       FDCE (Prop_fdce_C_Q)         0.100     4.113 r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[34]/Q
                         net (fo=2, routed)           0.175     4.288    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/a106_in
    SLICE_X185Y150       LUT2 (Prop_lut2_I1_O)        0.030     4.318 r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0[35]_i_1/O
                         net (fo=1, routed)           0.000     4.318    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/p_49_out[35]
    SLICE_X185Y150       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.947     4.656    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X185Y150       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[35]/C
                         clock pessimism             -0.499     4.157    
    SLICE_X185Y150       FDCE (Hold_fdce_C_D)         0.075     4.232    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[35]
  -------------------------------------------------------------------
                         required time                         -4.232    
                         arrival time                           4.318    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 descrambler_3_i/descrambler_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            descrambler_3_i/unscrambled_data_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.244%)  route 0.190ns (59.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.624ns
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.762     4.000    descrambler_3_i/gt0_rxusrclk2_i
    SLICE_X221Y198       FDRE                                         r  descrambler_3_i/descrambler_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y198       FDRE (Prop_fdre_C_Q)         0.100     4.100 r  descrambler_3_i/descrambler_reg[19]/Q
                         net (fo=2, routed)           0.190     4.290    descrambler_3_i/p_73_in
    SLICE_X220Y201       LUT3 (Prop_lut3_I2_O)        0.028     4.318 r  descrambler_3_i/unscrambled_data_i[38]_i_1/O
                         net (fo=1, routed)           0.000     4.318    descrambler_3_i/unscrambled_data_i0152_out
    SLICE_X220Y201       FDRE                                         r  descrambler_3_i/unscrambled_data_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.915     4.624    descrambler_3_i/gt0_rxusrclk2_i
    SLICE_X220Y201       FDRE                                         r  descrambler_3_i/unscrambled_data_i_reg[38]/C
                         clock pessimism             -0.479     4.145    
    SLICE_X220Y201       FDRE (Hold_fdre_C_D)         0.087     4.232    descrambler_3_i/unscrambled_data_i_reg[38]
  -------------------------------------------------------------------
                         required time                         -4.232    
                         arrival time                           4.318    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 tm0/rx_BER_calculator/BER_circuit_data_in_i_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.158ns (36.513%)  route 0.275ns (63.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.728ns
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.723     3.961    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X182Y150       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_data_in_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y150       FDCE (Prop_fdce_C_Q)         0.091     4.052 r  tm0/rx_BER_calculator/BER_circuit_data_in_i_reg[56]/Q
                         net (fo=1, routed)           0.275     4.327    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/Q[56]
    SLICE_X182Y149       LUT2 (Prop_lut2_I0_O)        0.067     4.394 r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register[56]_i_1/O
                         net (fo=1, routed)           0.000     4.394    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register[56]_i_1_n_0
    SLICE_X182Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.019     4.728    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X182Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[56]/C
                         clock pessimism             -0.499     4.229    
    SLICE_X182Y149       FDCE (Hold_fdce_C_D)         0.075     4.304    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[56]
  -------------------------------------------------------------------
                         required time                         -4.304    
                         arrival time                           4.394    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 descrambler_3_i/unscrambled_data_i_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            gt3_frame_check/rx_data_r_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.098%)  route 0.177ns (63.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.623ns
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.762     4.000    descrambler_3_i/gt0_rxusrclk2_i
    SLICE_X219Y198       FDRE                                         r  descrambler_3_i/unscrambled_data_i_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y198       FDRE (Prop_fdre_C_Q)         0.100     4.100 r  descrambler_3_i/unscrambled_data_i_reg[41]/Q
                         net (fo=2, routed)           0.177     4.277    gt3_frame_check/D[41]
    SLICE_X217Y204       FDRE                                         r  gt3_frame_check/rx_data_r_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.914     4.623    gt3_frame_check/gt0_rxusrclk2_i
    SLICE_X217Y204       FDRE                                         r  gt3_frame_check/rx_data_r_reg[41]/C
                         clock pessimism             -0.479     4.144    
    SLICE_X217Y204       FDRE (Hold_fdre_C_D)         0.043     4.187    gt3_frame_check/rx_data_r_reg[41]
  -------------------------------------------------------------------
                         required time                         -4.187    
                         arrival time                           4.277    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 descrambler_3_i/unscrambled_data_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            gt3_frame_check/rx_data_r_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.661%)  route 0.165ns (58.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.624ns
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.762     4.000    descrambler_3_i/gt0_rxusrclk2_i
    SLICE_X220Y198       FDRE                                         r  descrambler_3_i/unscrambled_data_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y198       FDRE (Prop_fdre_C_Q)         0.118     4.118 r  descrambler_3_i/unscrambled_data_i_reg[44]/Q
                         net (fo=2, routed)           0.165     4.283    gt3_frame_check/D[44]
    SLICE_X217Y202       FDRE                                         r  gt3_frame_check/rx_data_r_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.915     4.624    gt3_frame_check/gt0_rxusrclk2_i
    SLICE_X217Y202       FDRE                                         r  gt3_frame_check/rx_data_r_reg[44]/C
                         clock pessimism             -0.479     4.145    
    SLICE_X217Y202       FDRE (Hold_fdre_C_D)         0.043     4.188    gt3_frame_check/rx_data_r_reg[44]
  -------------------------------------------------------------------
                         required time                         -4.188    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.726%)  route 0.172ns (57.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.656ns
    Source Clock Delay      (SCD):    4.013ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.775     4.013    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X182Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y149       FDCE (Prop_fdce_C_Q)         0.100     4.113 r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[33]/Q
                         net (fo=2, routed)           0.172     4.285    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/b42_in
    SLICE_X185Y150       LUT2 (Prop_lut2_I0_O)        0.028     4.313 r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0[32]_i_1/O
                         net (fo=1, routed)           0.000     4.313    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/p_49_out[32]
    SLICE_X185Y150       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.947     4.656    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X185Y150       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[32]/C
                         clock pessimism             -0.499     4.157    
    SLICE_X185Y150       FDCE (Hold_fdce_C_D)         0.060     4.217    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[32]
  -------------------------------------------------------------------
                         required time                         -4.217    
                         arrival time                           4.313    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.132ns (39.291%)  route 0.204ns (60.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.627ns
    Source Clock Delay      (SCD):    3.984ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.746     3.984    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X173Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y149       FDCE (Prop_fdce_C_Q)         0.100     4.084 r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[15]/Q
                         net (fo=2, routed)           0.204     4.288    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/b164_in
    SLICE_X172Y150       LUT2 (Prop_lut2_I0_O)        0.032     4.320 r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0[15]_i_1/O
                         net (fo=1, routed)           0.000     4.320    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/p_49_out[15]
    SLICE_X172Y150       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.918     4.627    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X172Y150       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[15]/C
                         clock pessimism             -0.499     4.128    
    SLICE_X172Y150       FDCE (Hold_fdce_C_D)         0.096     4.224    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.224    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            5.662         6.206       0.544      GTHE2_CHANNEL_X1Y12  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            5.662         6.206       0.544      GTHE2_CHANNEL_X1Y13  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt1_gtwizard_0_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            5.662         6.206       0.544      GTHE2_CHANNEL_X1Y14  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt2_gtwizard_0_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            5.662         6.206       0.544      GTHE2_CHANNEL_X1Y15  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt3_gtwizard_0_i/gthe2_i/RXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.409         6.206       4.797      BUFGCTRL_X0Y16       gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.071         6.206       5.135      MMCME2_ADV_X0Y9      gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C                   n/a            0.750         6.206       5.456      SLICE_X218Y152       tm0/rx_descrambler/descrambler_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.206       5.456      SLICE_X218Y150       tm0/rx_descrambler/descrambler_reg[11]/C
Min Period        n/a     FDSE/C                   n/a            0.750         6.206       5.456      SLICE_X217Y151       tm0/rx_descrambler/descrambler_reg[12]/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.206       5.456      SLICE_X220Y148       tm0/rx_descrambler/descrambler_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       6.206       207.154    MMCME2_ADV_X0Y9      gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.103       2.461      SLICE_X172Y154       tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/out_rdy_5_reg_srl6_tm0_rx_BER_calculator_BER_circuit_64_bit_input_comp_0_out_rdy_5_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.103       2.461      SLICE_X172Y154       tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/out_rdy_5_reg_srl6_tm0_rx_BER_calculator_BER_circuit_64_bit_input_comp_0_out_rdy_5_reg_c/CLK
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X220Y148       tm0/rx_descrambler/descrambler_reg[13]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         3.103       2.703      SLICE_X221Y148       tm0/rx_descrambler/descrambler_reg[46]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         3.103       2.703      SLICE_X221Y149       tm0/rx_descrambler/descrambler_reg[52]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X221Y148       tm0/rx_descrambler/descrambler_reg[7]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X221Y148       tm0/rx_descrambler/unscrambled_data_i_reg[30]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X221Y147       tm0/rx_descrambler/unscrambled_data_i_reg[31]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X220Y148       tm0/rx_descrambler/unscrambled_data_i_reg[36]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X221Y149       tm0/rx_descrambler/unscrambled_data_i_reg[5]/C
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.103       2.461      SLICE_X172Y154       tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/out_rdy_5_reg_srl6_tm0_rx_BER_calculator_BER_circuit_64_bit_input_comp_0_out_rdy_5_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.103       2.461      SLICE_X172Y154       tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/out_rdy_5_reg_srl6_tm0_rx_BER_calculator_BER_circuit_64_bit_input_comp_0_out_rdy_5_reg_c/CLK
High Pulse Width  Fast    FDSE/C                   n/a            0.350         3.103       2.753      SLICE_X221Y152       tm0/rx_descrambler/descrambler_reg[0]/C
High Pulse Width  Fast    FDSE/C                   n/a            0.350         3.103       2.753      SLICE_X218Y152       tm0/rx_descrambler/descrambler_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X218Y150       tm0/rx_descrambler/descrambler_reg[11]/C
High Pulse Width  Fast    FDSE/C                   n/a            0.350         3.103       2.753      SLICE_X217Y151       tm0/rx_descrambler/descrambler_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X220Y148       tm0/rx_descrambler/descrambler_reg[13]/C
High Pulse Width  Fast    FDSE/C                   n/a            0.350         3.103       2.753      SLICE_X221Y150       tm0/rx_descrambler/descrambler_reg[14]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X221Y151       tm0/rx_descrambler/descrambler_reg[15]/C
High Pulse Width  Fast    FDSE/C                   n/a            0.350         3.103       2.753      SLICE_X218Y151       tm0/rx_descrambler/descrambler_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1 rise@3.103ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.388ns (17.768%)  route 1.796ns (82.232%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.571ns = ( 10.674 - 3.103 ) 
    Source Clock Delay      (SCD):    8.355ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.663     8.355    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y161       FDRE (Prop_fdre_C_Q)         0.259     8.614 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.604     9.218    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X213Y162       LUT6 (Prop_lut6_I0_O)        0.043     9.261 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4/O
                         net (fo=1, routed)           0.346     9.607    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4_n_0
    SLICE_X213Y161       LUT5 (Prop_lut5_I4_O)        0.043     9.650 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.364    10.014    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X213Y160       LUT2 (Prop_lut2_I0_O)        0.043    10.057 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.481    10.539    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X212Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     6.821    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.894 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175     9.069    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.152 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.522    10.674    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y164       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.758    11.432    
                         clock uncertainty           -0.035    11.397    
    SLICE_X212Y164       FDRE (Setup_fdre_C_CE)      -0.178    11.219    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         11.219    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1 rise@3.103ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.388ns (18.499%)  route 1.709ns (81.501%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.572ns = ( 10.675 - 3.103 ) 
    Source Clock Delay      (SCD):    8.355ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.663     8.355    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y161       FDRE (Prop_fdre_C_Q)         0.259     8.614 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.604     9.218    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X213Y162       LUT6 (Prop_lut6_I0_O)        0.043     9.261 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4/O
                         net (fo=1, routed)           0.346     9.607    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4_n_0
    SLICE_X213Y161       LUT5 (Prop_lut5_I4_O)        0.043     9.650 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.364    10.014    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X213Y160       LUT2 (Prop_lut2_I0_O)        0.043    10.057 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.395    10.452    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X212Y163       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     6.821    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.894 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175     9.069    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.152 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.523    10.675    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y163       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.758    11.433    
                         clock uncertainty           -0.035    11.398    
    SLICE_X212Y163       FDRE (Setup_fdre_C_CE)      -0.178    11.220    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1 rise@3.103ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.388ns (18.499%)  route 1.709ns (81.501%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.572ns = ( 10.675 - 3.103 ) 
    Source Clock Delay      (SCD):    8.355ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.663     8.355    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y161       FDRE (Prop_fdre_C_Q)         0.259     8.614 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.604     9.218    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X213Y162       LUT6 (Prop_lut6_I0_O)        0.043     9.261 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4/O
                         net (fo=1, routed)           0.346     9.607    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4_n_0
    SLICE_X213Y161       LUT5 (Prop_lut5_I4_O)        0.043     9.650 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.364    10.014    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X213Y160       LUT2 (Prop_lut2_I0_O)        0.043    10.057 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.395    10.452    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X212Y163       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     6.821    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.894 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175     9.069    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.152 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.523    10.675    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y163       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.758    11.433    
                         clock uncertainty           -0.035    11.398    
    SLICE_X212Y163       FDRE (Setup_fdre_C_CE)      -0.178    11.220    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1 rise@3.103ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.388ns (18.499%)  route 1.709ns (81.501%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.572ns = ( 10.675 - 3.103 ) 
    Source Clock Delay      (SCD):    8.355ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.663     8.355    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y161       FDRE (Prop_fdre_C_Q)         0.259     8.614 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.604     9.218    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X213Y162       LUT6 (Prop_lut6_I0_O)        0.043     9.261 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4/O
                         net (fo=1, routed)           0.346     9.607    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4_n_0
    SLICE_X213Y161       LUT5 (Prop_lut5_I4_O)        0.043     9.650 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.364    10.014    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X213Y160       LUT2 (Prop_lut2_I0_O)        0.043    10.057 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.395    10.452    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X212Y163       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     6.821    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.894 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175     9.069    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.152 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.523    10.675    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y163       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.758    11.433    
                         clock uncertainty           -0.035    11.398    
    SLICE_X212Y163       FDRE (Setup_fdre_C_CE)      -0.178    11.220    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1 rise@3.103ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.388ns (18.499%)  route 1.709ns (81.501%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.572ns = ( 10.675 - 3.103 ) 
    Source Clock Delay      (SCD):    8.355ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.663     8.355    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y161       FDRE (Prop_fdre_C_Q)         0.259     8.614 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.604     9.218    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X213Y162       LUT6 (Prop_lut6_I0_O)        0.043     9.261 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4/O
                         net (fo=1, routed)           0.346     9.607    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4_n_0
    SLICE_X213Y161       LUT5 (Prop_lut5_I4_O)        0.043     9.650 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.364    10.014    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X213Y160       LUT2 (Prop_lut2_I0_O)        0.043    10.057 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.395    10.452    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X212Y163       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     6.821    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.894 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175     9.069    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.152 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.523    10.675    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y163       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.758    11.433    
                         clock uncertainty           -0.035    11.398    
    SLICE_X212Y163       FDRE (Setup_fdre_C_CE)      -0.178    11.220    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1 rise@3.103ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.388ns (18.659%)  route 1.691ns (81.341%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.572ns = ( 10.675 - 3.103 ) 
    Source Clock Delay      (SCD):    8.355ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.663     8.355    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y161       FDRE (Prop_fdre_C_Q)         0.259     8.614 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.604     9.218    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X213Y162       LUT6 (Prop_lut6_I0_O)        0.043     9.261 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4/O
                         net (fo=1, routed)           0.346     9.607    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4_n_0
    SLICE_X213Y161       LUT5 (Prop_lut5_I4_O)        0.043     9.650 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.364    10.014    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X213Y160       LUT2 (Prop_lut2_I0_O)        0.043    10.057 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.377    10.434    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X212Y162       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     6.821    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.894 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175     9.069    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.152 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.523    10.675    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y162       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.758    11.433    
                         clock uncertainty           -0.035    11.398    
    SLICE_X212Y162       FDRE (Setup_fdre_C_CE)      -0.178    11.220    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1 rise@3.103ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.388ns (18.659%)  route 1.691ns (81.341%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.572ns = ( 10.675 - 3.103 ) 
    Source Clock Delay      (SCD):    8.355ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.663     8.355    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y161       FDRE (Prop_fdre_C_Q)         0.259     8.614 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.604     9.218    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X213Y162       LUT6 (Prop_lut6_I0_O)        0.043     9.261 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4/O
                         net (fo=1, routed)           0.346     9.607    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4_n_0
    SLICE_X213Y161       LUT5 (Prop_lut5_I4_O)        0.043     9.650 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.364    10.014    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X213Y160       LUT2 (Prop_lut2_I0_O)        0.043    10.057 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.377    10.434    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X212Y162       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     6.821    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.894 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175     9.069    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.152 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.523    10.675    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y162       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.758    11.433    
                         clock uncertainty           -0.035    11.398    
    SLICE_X212Y162       FDRE (Setup_fdre_C_CE)      -0.178    11.220    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1 rise@3.103ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.388ns (18.659%)  route 1.691ns (81.341%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.572ns = ( 10.675 - 3.103 ) 
    Source Clock Delay      (SCD):    8.355ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.663     8.355    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y161       FDRE (Prop_fdre_C_Q)         0.259     8.614 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.604     9.218    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X213Y162       LUT6 (Prop_lut6_I0_O)        0.043     9.261 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4/O
                         net (fo=1, routed)           0.346     9.607    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4_n_0
    SLICE_X213Y161       LUT5 (Prop_lut5_I4_O)        0.043     9.650 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.364    10.014    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X213Y160       LUT2 (Prop_lut2_I0_O)        0.043    10.057 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.377    10.434    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X212Y162       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     6.821    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.894 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175     9.069    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.152 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.523    10.675    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y162       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.758    11.433    
                         clock uncertainty           -0.035    11.398    
    SLICE_X212Y162       FDRE (Setup_fdre_C_CE)      -0.178    11.220    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1 rise@3.103ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.388ns (18.659%)  route 1.691ns (81.341%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.572ns = ( 10.675 - 3.103 ) 
    Source Clock Delay      (SCD):    8.355ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.663     8.355    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y161       FDRE (Prop_fdre_C_Q)         0.259     8.614 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.604     9.218    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X213Y162       LUT6 (Prop_lut6_I0_O)        0.043     9.261 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4/O
                         net (fo=1, routed)           0.346     9.607    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4_n_0
    SLICE_X213Y161       LUT5 (Prop_lut5_I4_O)        0.043     9.650 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.364    10.014    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X213Y160       LUT2 (Prop_lut2_I0_O)        0.043    10.057 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.377    10.434    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X212Y162       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     6.821    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.894 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175     9.069    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.152 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.523    10.675    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y162       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.758    11.433    
                         clock uncertainty           -0.035    11.398    
    SLICE_X212Y162       FDRE (Setup_fdre_C_CE)      -0.178    11.220    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1 rise@3.103ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.388ns (19.417%)  route 1.610ns (80.583%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.572ns = ( 10.675 - 3.103 ) 
    Source Clock Delay      (SCD):    8.355ns
    Clock Pessimism Removal (CPR):    0.783ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.663     8.355    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y161       FDRE (Prop_fdre_C_Q)         0.259     8.614 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.604     9.218    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X213Y162       LUT6 (Prop_lut6_I0_O)        0.043     9.261 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4/O
                         net (fo=1, routed)           0.346     9.607    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_10__4_n_0
    SLICE_X213Y161       LUT5 (Prop_lut5_I4_O)        0.043     9.650 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.364    10.014    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X213Y160       LUT2 (Prop_lut2_I0_O)        0.043    10.057 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.296    10.353    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X212Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     6.821    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.894 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175     9.069    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.152 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         1.523    10.675    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X212Y161       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.783    11.458    
                         clock uncertainty           -0.035    11.423    
    SLICE_X212Y161       FDRE (Setup_fdre_C_CE)      -0.178    11.245    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.245    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  0.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.613ns
    Source Clock Delay      (SCD):    3.939ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.701     3.939    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt3_rxusrclk_in
    SLICE_X215Y219       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y219       FDRE (Prop_fdre_C_Q)         0.100     4.039 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     4.094    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X215Y219       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.904     4.613    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt3_rxusrclk_in
    SLICE_X215Y219       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.674     3.939    
    SLICE_X215Y219       FDRE (Hold_fdre_C_D)         0.047     3.986    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.986    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.695ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.761     3.999    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X221Y154       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y154       FDRE (Prop_fdre_C_Q)         0.100     4.099 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     4.154    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X221Y154       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.986     4.695    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X221Y154       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.696     3.999    
    SLICE_X221Y154       FDRE (Hold_fdre_C_D)         0.047     4.046    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -4.046    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.695ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.761     3.999    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X219Y154       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y154       FDRE (Prop_fdre_C_Q)         0.100     4.099 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     4.154    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X219Y154       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.986     4.695    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X219Y154       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.696     3.999    
    SLICE_X219Y154       FDRE (Hold_fdre_C_D)         0.047     4.046    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -4.046    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.758     3.996    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt1_rxusrclk_in
    SLICE_X211Y160       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y160       FDRE (Prop_fdre_C_Q)         0.100     4.096 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     4.151    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X211Y160       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.982     4.691    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt1_rxusrclk_in
    SLICE_X211Y160       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.695     3.996    
    SLICE_X211Y160       FDRE (Hold_fdre_C_D)         0.047     4.043    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -4.043    
                         arrival time                           4.151    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.693ns
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.759     3.997    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X215Y189       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y189       FDRE (Prop_fdre_C_Q)         0.100     4.097 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     4.152    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X215Y189       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.984     4.693    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X215Y189       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.696     3.997    
    SLICE_X215Y189       FDRE (Hold_fdre_C_D)         0.047     4.044    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -4.044    
                         arrival time                           4.152    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.611ns
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.699     3.937    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_run_phase_alignment_int/gt3_rxusrclk_in
    SLICE_X214Y221       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y221       FDRE (Prop_fdre_C_Q)         0.100     4.037 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     4.097    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X214Y221       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.902     4.611    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_run_phase_alignment_int/gt3_rxusrclk_in
    SLICE_X214Y221       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.674     3.937    
    SLICE_X214Y221       FDRE (Hold_fdre_C_D)         0.047     3.984    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.984    
                         arrival time                           4.097    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.694ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.760     3.998    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_run_phase_alignment_int/gt1_rxusrclk_in
    SLICE_X216Y158       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y158       FDRE (Prop_fdre_C_Q)         0.118     4.116 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     4.171    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X216Y158       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.985     4.694    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_run_phase_alignment_int/gt1_rxusrclk_in
    SLICE_X216Y158       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.696     3.998    
    SLICE_X216Y158       FDRE (Hold_fdre_C_D)         0.042     4.040    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -4.040    
                         arrival time                           4.171    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.694ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.760     3.998    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_run_phase_alignment_int/gt2_rxusrclk_in
    SLICE_X216Y190       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y190       FDRE (Prop_fdre_C_Q)         0.118     4.116 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     4.171    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X216Y190       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.985     4.694    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_run_phase_alignment_int/gt2_rxusrclk_in
    SLICE_X216Y190       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.696     3.998    
    SLICE_X216Y190       FDRE (Hold_fdre_C_D)         0.042     4.040    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -4.040    
                         arrival time                           4.171    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.171ns (73.524%)  route 0.062ns (26.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.694ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.760     3.998    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X216Y191       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y191       FDRE (Prop_fdre_C_Q)         0.107     4.105 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.062     4.167    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg_n_0
    SLICE_X216Y191       LUT4 (Prop_lut4_I1_O)        0.064     4.231 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/time_out_wait_bypass_i_1__5/O
                         net (fo=1, routed)           0.000     4.231    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/time_out_wait_bypass_i_1__5_n_0
    SLICE_X216Y191       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.985     4.694    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X216Y191       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.696     3.998    
    SLICE_X216Y191       FDRE (Hold_fdre_C_D)         0.087     4.085    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -4.085    
                         arrival time                           4.231    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.155ns (72.981%)  route 0.057ns (27.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.695ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.761     3.999    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X219Y154       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y154       FDRE (Prop_fdre_C_Q)         0.091     4.090 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.057     4.147    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3
    SLICE_X219Y154       LUT4 (Prop_lut4_I1_O)        0.064     4.211 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__3/O
                         net (fo=1, routed)           0.000     4.211    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__3_n_0
    SLICE_X219Y154       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=116, routed)         0.986     4.695    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X219Y154       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.696     3.999    
    SLICE_X219Y154       FDRE (Hold_fdre_C_D)         0.061     4.060    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -4.060    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK  n/a            2.831         3.103       0.272      GTHE2_CHANNEL_X1Y12  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK  n/a            2.831         3.103       0.272      GTHE2_CHANNEL_X1Y13  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt1_gtwizard_0_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK  n/a            2.831         3.103       0.272      GTHE2_CHANNEL_X1Y14  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt2_gtwizard_0_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK  n/a            2.831         3.103       0.272      GTHE2_CHANNEL_X1Y15  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt3_gtwizard_0_i/gthe2_i/RXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         3.103       1.694      BUFGCTRL_X0Y18       gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.071         3.103       2.032      MMCME2_ADV_X0Y9      gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X219Y154       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X221Y154       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X221Y154       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X221Y154       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       3.103       210.257    MMCME2_ADV_X0Y9      gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X213Y222       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X214Y221       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X214Y221       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X214Y221       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X219Y154       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X221Y154       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X221Y154       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X221Y154       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X219Y154       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X219Y154       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X213Y160       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X211Y160       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X211Y160       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X211Y160       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X211Y160       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X211Y160       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X211Y160       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X211Y160       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X213Y160       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X212Y161       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_rxresetfsm_i/wait_bypass_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
  To Clock:  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK  n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y12  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         3.103       1.694      BUFGCTRL_X0Y3        gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         3.103       2.032      MMCME2_ADV_X0Y4      gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       3.103       96.897     MMCME2_ADV_X0Y4      gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.000         1.551       0.551      MMCME2_ADV_X0Y4      gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.000         1.552       0.552      MMCME2_ADV_X0Y4      gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.000         1.551       0.551      MMCME2_ADV_X0Y4      gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.000         1.552       0.552      MMCME2_ADV_X0Y4      gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         3.103       2.032      MMCME2_ADV_X0Y4  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         3.103       2.032      MMCME2_ADV_X0Y4  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       3.103       96.897     MMCME2_ADV_X0Y4  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       3.103       210.257    MMCME2_ADV_X0Y4  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :          812  Failing Endpoints,  Worst Slack       -0.906ns,  Total Violation     -195.662ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.906ns  (required time - arrival time)
  Source:                 tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_word_expander/buf_output_r_reg[65]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0_1 rise@6.206ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 0.501ns (7.372%)  route 6.295ns (92.628%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.428ns = ( 12.634 - 6.206 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.839     6.951    tm0/tx_64b66b_logic/gt0_txusrclk2_i
    SLICE_X219Y149       FDCE                                         r  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y149       FDCE (Prop_fdce_C_Q)         0.223     7.174 f  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/Q
                         net (fo=8, routed)           0.915     8.089    tm0/tx_64b66b_logic/Q[1]
    SLICE_X219Y151       LUT5 (Prop_lut5_I2_O)        0.055     8.144 r  tm0/tx_64b66b_logic/buf_out[63]_i_3/O
                         net (fo=5, routed)           2.241    10.385    tm0/tx_64b66b_logic/buf_out[63]_i_3_n_0
    SLICE_X173Y104       LUT3 (Prop_lut3_I1_O)        0.137    10.522 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         1.098    11.620    tm0/tx_64b66b_logic/buf_out_reg[63]
    SLICE_X173Y99        LUT3 (Prop_lut3_I0_O)        0.043    11.663 r  tm0/tx_64b66b_logic/rom_cnt[3]_i_1__0/O
                         net (fo=391, routed)         1.206    12.870    tm0/tx_word_expander/enable_in1_out
    SLICE_X174Y78        LUT6 (Prop_lut6_I5_O)        0.043    12.913 r  tm0/tx_word_expander/buf_output_r[112]_i_1__0/O
                         net (fo=113, routed)         0.835    13.747    tm0/tx_word_expander/buf_output_r[112]_i_1__0_n_0
    SLICE_X173Y73        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     9.420    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.493 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    10.808    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.891 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.743    12.634    tm0/tx_word_expander/gt0_txusrclk2_i
    SLICE_X173Y73        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[65]/C
                         clock pessimism              0.444    13.078    
                         clock uncertainty           -0.035    13.043    
    SLICE_X173Y73        FDCE (Setup_fdce_C_CE)      -0.201    12.842    tm0/tx_word_expander/buf_output_r_reg[65]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -13.747    
  -------------------------------------------------------------------
                         slack                                 -0.906    

Slack (VIOLATED) :        -0.835ns  (required time - arrival time)
  Source:                 tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_word_expander/buf_output_r_reg[87]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0_1 rise@6.206ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 0.501ns (7.373%)  route 6.294ns (92.627%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 12.680 - 6.206 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.839     6.951    tm0/tx_64b66b_logic/gt0_txusrclk2_i
    SLICE_X219Y149       FDCE                                         r  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y149       FDCE (Prop_fdce_C_Q)         0.223     7.174 f  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/Q
                         net (fo=8, routed)           0.915     8.089    tm0/tx_64b66b_logic/Q[1]
    SLICE_X219Y151       LUT5 (Prop_lut5_I2_O)        0.055     8.144 r  tm0/tx_64b66b_logic/buf_out[63]_i_3/O
                         net (fo=5, routed)           2.241    10.385    tm0/tx_64b66b_logic/buf_out[63]_i_3_n_0
    SLICE_X173Y104       LUT3 (Prop_lut3_I1_O)        0.137    10.522 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         1.098    11.620    tm0/tx_64b66b_logic/buf_out_reg[63]
    SLICE_X173Y99        LUT3 (Prop_lut3_I0_O)        0.043    11.663 r  tm0/tx_64b66b_logic/rom_cnt[3]_i_1__0/O
                         net (fo=391, routed)         1.206    12.870    tm0/tx_word_expander/enable_in1_out
    SLICE_X174Y78        LUT6 (Prop_lut6_I5_O)        0.043    12.913 r  tm0/tx_word_expander/buf_output_r[112]_i_1__0/O
                         net (fo=113, routed)         0.833    13.746    tm0/tx_word_expander/buf_output_r[112]_i_1__0_n_0
    SLICE_X178Y76        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[87]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     9.420    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.493 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    10.808    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.891 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.789    12.680    tm0/tx_word_expander/gt0_txusrclk2_i
    SLICE_X178Y76        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[87]/C
                         clock pessimism              0.444    13.124    
                         clock uncertainty           -0.035    13.089    
    SLICE_X178Y76        FDCE (Setup_fdce_C_CE)      -0.178    12.911    tm0/tx_word_expander/buf_output_r_reg[87]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                 -0.835    

Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_word_expander/buf_output_r_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0_1 rise@6.206ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.501ns (7.449%)  route 6.225ns (92.551%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.432ns = ( 12.638 - 6.206 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.839     6.951    tm0/tx_64b66b_logic/gt0_txusrclk2_i
    SLICE_X219Y149       FDCE                                         r  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y149       FDCE (Prop_fdce_C_Q)         0.223     7.174 f  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/Q
                         net (fo=8, routed)           0.915     8.089    tm0/tx_64b66b_logic/Q[1]
    SLICE_X219Y151       LUT5 (Prop_lut5_I2_O)        0.055     8.144 r  tm0/tx_64b66b_logic/buf_out[63]_i_3/O
                         net (fo=5, routed)           2.241    10.385    tm0/tx_64b66b_logic/buf_out[63]_i_3_n_0
    SLICE_X173Y104       LUT3 (Prop_lut3_I1_O)        0.137    10.522 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         1.098    11.620    tm0/tx_64b66b_logic/buf_out_reg[63]
    SLICE_X173Y99        LUT3 (Prop_lut3_I0_O)        0.043    11.663 r  tm0/tx_64b66b_logic/rom_cnt[3]_i_1__0/O
                         net (fo=391, routed)         1.206    12.870    tm0/tx_word_expander/enable_in1_out
    SLICE_X174Y78        LUT6 (Prop_lut6_I5_O)        0.043    12.913 r  tm0/tx_word_expander/buf_output_r[112]_i_1__0/O
                         net (fo=113, routed)         0.764    13.677    tm0/tx_word_expander/buf_output_r[112]_i_1__0_n_0
    SLICE_X173Y79        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     9.420    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.493 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    10.808    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.891 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.747    12.638    tm0/tx_word_expander/gt0_txusrclk2_i
    SLICE_X173Y79        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[13]/C
                         clock pessimism              0.444    13.082    
                         clock uncertainty           -0.035    13.047    
    SLICE_X173Y79        FDCE (Setup_fdce_C_CE)      -0.201    12.846    tm0/tx_word_expander/buf_output_r_reg[13]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -13.677    
  -------------------------------------------------------------------
                         slack                                 -0.831    

Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_word_expander/buf_output_r_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0_1 rise@6.206ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.501ns (7.449%)  route 6.225ns (92.551%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.432ns = ( 12.638 - 6.206 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.839     6.951    tm0/tx_64b66b_logic/gt0_txusrclk2_i
    SLICE_X219Y149       FDCE                                         r  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y149       FDCE (Prop_fdce_C_Q)         0.223     7.174 f  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/Q
                         net (fo=8, routed)           0.915     8.089    tm0/tx_64b66b_logic/Q[1]
    SLICE_X219Y151       LUT5 (Prop_lut5_I2_O)        0.055     8.144 r  tm0/tx_64b66b_logic/buf_out[63]_i_3/O
                         net (fo=5, routed)           2.241    10.385    tm0/tx_64b66b_logic/buf_out[63]_i_3_n_0
    SLICE_X173Y104       LUT3 (Prop_lut3_I1_O)        0.137    10.522 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         1.098    11.620    tm0/tx_64b66b_logic/buf_out_reg[63]
    SLICE_X173Y99        LUT3 (Prop_lut3_I0_O)        0.043    11.663 r  tm0/tx_64b66b_logic/rom_cnt[3]_i_1__0/O
                         net (fo=391, routed)         1.206    12.870    tm0/tx_word_expander/enable_in1_out
    SLICE_X174Y78        LUT6 (Prop_lut6_I5_O)        0.043    12.913 r  tm0/tx_word_expander/buf_output_r[112]_i_1__0/O
                         net (fo=113, routed)         0.764    13.677    tm0/tx_word_expander/buf_output_r[112]_i_1__0_n_0
    SLICE_X173Y79        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     9.420    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.493 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    10.808    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.891 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.747    12.638    tm0/tx_word_expander/gt0_txusrclk2_i
    SLICE_X173Y79        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[19]/C
                         clock pessimism              0.444    13.082    
                         clock uncertainty           -0.035    13.047    
    SLICE_X173Y79        FDCE (Setup_fdce_C_CE)      -0.201    12.846    tm0/tx_word_expander/buf_output_r_reg[19]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -13.677    
  -------------------------------------------------------------------
                         slack                                 -0.831    

Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_word_expander/buf_output_r_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0_1 rise@6.206ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.501ns (7.449%)  route 6.225ns (92.551%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.432ns = ( 12.638 - 6.206 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.839     6.951    tm0/tx_64b66b_logic/gt0_txusrclk2_i
    SLICE_X219Y149       FDCE                                         r  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y149       FDCE (Prop_fdce_C_Q)         0.223     7.174 f  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/Q
                         net (fo=8, routed)           0.915     8.089    tm0/tx_64b66b_logic/Q[1]
    SLICE_X219Y151       LUT5 (Prop_lut5_I2_O)        0.055     8.144 r  tm0/tx_64b66b_logic/buf_out[63]_i_3/O
                         net (fo=5, routed)           2.241    10.385    tm0/tx_64b66b_logic/buf_out[63]_i_3_n_0
    SLICE_X173Y104       LUT3 (Prop_lut3_I1_O)        0.137    10.522 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         1.098    11.620    tm0/tx_64b66b_logic/buf_out_reg[63]
    SLICE_X173Y99        LUT3 (Prop_lut3_I0_O)        0.043    11.663 r  tm0/tx_64b66b_logic/rom_cnt[3]_i_1__0/O
                         net (fo=391, routed)         1.206    12.870    tm0/tx_word_expander/enable_in1_out
    SLICE_X174Y78        LUT6 (Prop_lut6_I5_O)        0.043    12.913 r  tm0/tx_word_expander/buf_output_r[112]_i_1__0/O
                         net (fo=113, routed)         0.764    13.677    tm0/tx_word_expander/buf_output_r[112]_i_1__0_n_0
    SLICE_X173Y79        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     9.420    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.493 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    10.808    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.891 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.747    12.638    tm0/tx_word_expander/gt0_txusrclk2_i
    SLICE_X173Y79        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[20]/C
                         clock pessimism              0.444    13.082    
                         clock uncertainty           -0.035    13.047    
    SLICE_X173Y79        FDCE (Setup_fdce_C_CE)      -0.201    12.846    tm0/tx_word_expander/buf_output_r_reg[20]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -13.677    
  -------------------------------------------------------------------
                         slack                                 -0.831    

Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_word_expander/buf_output_r_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0_1 rise@6.206ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.501ns (7.449%)  route 6.225ns (92.551%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.432ns = ( 12.638 - 6.206 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.839     6.951    tm0/tx_64b66b_logic/gt0_txusrclk2_i
    SLICE_X219Y149       FDCE                                         r  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y149       FDCE (Prop_fdce_C_Q)         0.223     7.174 f  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/Q
                         net (fo=8, routed)           0.915     8.089    tm0/tx_64b66b_logic/Q[1]
    SLICE_X219Y151       LUT5 (Prop_lut5_I2_O)        0.055     8.144 r  tm0/tx_64b66b_logic/buf_out[63]_i_3/O
                         net (fo=5, routed)           2.241    10.385    tm0/tx_64b66b_logic/buf_out[63]_i_3_n_0
    SLICE_X173Y104       LUT3 (Prop_lut3_I1_O)        0.137    10.522 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         1.098    11.620    tm0/tx_64b66b_logic/buf_out_reg[63]
    SLICE_X173Y99        LUT3 (Prop_lut3_I0_O)        0.043    11.663 r  tm0/tx_64b66b_logic/rom_cnt[3]_i_1__0/O
                         net (fo=391, routed)         1.206    12.870    tm0/tx_word_expander/enable_in1_out
    SLICE_X174Y78        LUT6 (Prop_lut6_I5_O)        0.043    12.913 r  tm0/tx_word_expander/buf_output_r[112]_i_1__0/O
                         net (fo=113, routed)         0.764    13.677    tm0/tx_word_expander/buf_output_r[112]_i_1__0_n_0
    SLICE_X173Y79        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     9.420    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.493 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    10.808    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.891 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.747    12.638    tm0/tx_word_expander/gt0_txusrclk2_i
    SLICE_X173Y79        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[22]/C
                         clock pessimism              0.444    13.082    
                         clock uncertainty           -0.035    13.047    
    SLICE_X173Y79        FDCE (Setup_fdce_C_CE)      -0.201    12.846    tm0/tx_word_expander/buf_output_r_reg[22]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -13.677    
  -------------------------------------------------------------------
                         slack                                 -0.831    

Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_word_expander/buf_output_r_reg[36]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0_1 rise@6.206ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.501ns (7.449%)  route 6.225ns (92.551%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.432ns = ( 12.638 - 6.206 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.839     6.951    tm0/tx_64b66b_logic/gt0_txusrclk2_i
    SLICE_X219Y149       FDCE                                         r  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y149       FDCE (Prop_fdce_C_Q)         0.223     7.174 f  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/Q
                         net (fo=8, routed)           0.915     8.089    tm0/tx_64b66b_logic/Q[1]
    SLICE_X219Y151       LUT5 (Prop_lut5_I2_O)        0.055     8.144 r  tm0/tx_64b66b_logic/buf_out[63]_i_3/O
                         net (fo=5, routed)           2.241    10.385    tm0/tx_64b66b_logic/buf_out[63]_i_3_n_0
    SLICE_X173Y104       LUT3 (Prop_lut3_I1_O)        0.137    10.522 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         1.098    11.620    tm0/tx_64b66b_logic/buf_out_reg[63]
    SLICE_X173Y99        LUT3 (Prop_lut3_I0_O)        0.043    11.663 r  tm0/tx_64b66b_logic/rom_cnt[3]_i_1__0/O
                         net (fo=391, routed)         1.206    12.870    tm0/tx_word_expander/enable_in1_out
    SLICE_X174Y78        LUT6 (Prop_lut6_I5_O)        0.043    12.913 r  tm0/tx_word_expander/buf_output_r[112]_i_1__0/O
                         net (fo=113, routed)         0.764    13.677    tm0/tx_word_expander/buf_output_r[112]_i_1__0_n_0
    SLICE_X173Y79        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     9.420    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.493 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    10.808    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.891 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.747    12.638    tm0/tx_word_expander/gt0_txusrclk2_i
    SLICE_X173Y79        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[36]/C
                         clock pessimism              0.444    13.082    
                         clock uncertainty           -0.035    13.047    
    SLICE_X173Y79        FDCE (Setup_fdce_C_CE)      -0.201    12.846    tm0/tx_word_expander/buf_output_r_reg[36]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -13.677    
  -------------------------------------------------------------------
                         slack                                 -0.831    

Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_word_expander/buf_output_r_reg[37]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0_1 rise@6.206ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.501ns (7.449%)  route 6.225ns (92.551%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.432ns = ( 12.638 - 6.206 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.839     6.951    tm0/tx_64b66b_logic/gt0_txusrclk2_i
    SLICE_X219Y149       FDCE                                         r  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y149       FDCE (Prop_fdce_C_Q)         0.223     7.174 f  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/Q
                         net (fo=8, routed)           0.915     8.089    tm0/tx_64b66b_logic/Q[1]
    SLICE_X219Y151       LUT5 (Prop_lut5_I2_O)        0.055     8.144 r  tm0/tx_64b66b_logic/buf_out[63]_i_3/O
                         net (fo=5, routed)           2.241    10.385    tm0/tx_64b66b_logic/buf_out[63]_i_3_n_0
    SLICE_X173Y104       LUT3 (Prop_lut3_I1_O)        0.137    10.522 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         1.098    11.620    tm0/tx_64b66b_logic/buf_out_reg[63]
    SLICE_X173Y99        LUT3 (Prop_lut3_I0_O)        0.043    11.663 r  tm0/tx_64b66b_logic/rom_cnt[3]_i_1__0/O
                         net (fo=391, routed)         1.206    12.870    tm0/tx_word_expander/enable_in1_out
    SLICE_X174Y78        LUT6 (Prop_lut6_I5_O)        0.043    12.913 r  tm0/tx_word_expander/buf_output_r[112]_i_1__0/O
                         net (fo=113, routed)         0.764    13.677    tm0/tx_word_expander/buf_output_r[112]_i_1__0_n_0
    SLICE_X173Y79        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     9.420    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.493 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    10.808    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.891 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.747    12.638    tm0/tx_word_expander/gt0_txusrclk2_i
    SLICE_X173Y79        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[37]/C
                         clock pessimism              0.444    13.082    
                         clock uncertainty           -0.035    13.047    
    SLICE_X173Y79        FDCE (Setup_fdce_C_CE)      -0.201    12.846    tm0/tx_word_expander/buf_output_r_reg[37]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -13.677    
  -------------------------------------------------------------------
                         slack                                 -0.831    

Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_word_expander/buf_output_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0_1 rise@6.206ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.501ns (7.449%)  route 6.225ns (92.551%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.432ns = ( 12.638 - 6.206 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.839     6.951    tm0/tx_64b66b_logic/gt0_txusrclk2_i
    SLICE_X219Y149       FDCE                                         r  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y149       FDCE (Prop_fdce_C_Q)         0.223     7.174 f  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/Q
                         net (fo=8, routed)           0.915     8.089    tm0/tx_64b66b_logic/Q[1]
    SLICE_X219Y151       LUT5 (Prop_lut5_I2_O)        0.055     8.144 r  tm0/tx_64b66b_logic/buf_out[63]_i_3/O
                         net (fo=5, routed)           2.241    10.385    tm0/tx_64b66b_logic/buf_out[63]_i_3_n_0
    SLICE_X173Y104       LUT3 (Prop_lut3_I1_O)        0.137    10.522 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         1.098    11.620    tm0/tx_64b66b_logic/buf_out_reg[63]
    SLICE_X173Y99        LUT3 (Prop_lut3_I0_O)        0.043    11.663 r  tm0/tx_64b66b_logic/rom_cnt[3]_i_1__0/O
                         net (fo=391, routed)         1.206    12.870    tm0/tx_word_expander/enable_in1_out
    SLICE_X174Y78        LUT6 (Prop_lut6_I5_O)        0.043    12.913 r  tm0/tx_word_expander/buf_output_r[112]_i_1__0/O
                         net (fo=113, routed)         0.764    13.677    tm0/tx_word_expander/buf_output_r[112]_i_1__0_n_0
    SLICE_X173Y79        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     9.420    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.493 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    10.808    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.891 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.747    12.638    tm0/tx_word_expander/gt0_txusrclk2_i
    SLICE_X173Y79        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[3]/C
                         clock pessimism              0.444    13.082    
                         clock uncertainty           -0.035    13.047    
    SLICE_X173Y79        FDCE (Setup_fdce_C_CE)      -0.201    12.846    tm0/tx_word_expander/buf_output_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -13.677    
  -------------------------------------------------------------------
                         slack                                 -0.831    

Slack (VIOLATED) :        -0.817ns  (required time - arrival time)
  Source:                 tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_word_expander/buf_output_r_reg[107]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0_1 rise@6.206ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 0.501ns (7.470%)  route 6.206ns (92.530%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.427ns = ( 12.633 - 6.206 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.839     6.951    tm0/tx_64b66b_logic/gt0_txusrclk2_i
    SLICE_X219Y149       FDCE                                         r  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y149       FDCE (Prop_fdce_C_Q)         0.223     7.174 f  tm0/tx_64b66b_logic/gt0_txseq_counter_r_reg[1]/Q
                         net (fo=8, routed)           0.915     8.089    tm0/tx_64b66b_logic/Q[1]
    SLICE_X219Y151       LUT5 (Prop_lut5_I2_O)        0.055     8.144 r  tm0/tx_64b66b_logic/buf_out[63]_i_3/O
                         net (fo=5, routed)           2.241    10.385    tm0/tx_64b66b_logic/buf_out[63]_i_3_n_0
    SLICE_X173Y104       LUT3 (Prop_lut3_I1_O)        0.137    10.522 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         1.098    11.620    tm0/tx_64b66b_logic/buf_out_reg[63]
    SLICE_X173Y99        LUT3 (Prop_lut3_I0_O)        0.043    11.663 r  tm0/tx_64b66b_logic/rom_cnt[3]_i_1__0/O
                         net (fo=391, routed)         1.206    12.870    tm0/tx_word_expander/enable_in1_out
    SLICE_X174Y78        LUT6 (Prop_lut6_I5_O)        0.043    12.913 r  tm0/tx_word_expander/buf_output_r[112]_i_1__0/O
                         net (fo=113, routed)         0.745    13.658    tm0/tx_word_expander/buf_output_r[112]_i_1__0_n_0
    SLICE_X173Y74        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[107]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     9.420    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.493 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    10.808    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.891 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.742    12.633    tm0/tx_word_expander/gt0_txusrclk2_i
    SLICE_X173Y74        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[107]/C
                         clock pessimism              0.444    13.077    
                         clock uncertainty           -0.035    13.042    
    SLICE_X173Y74        FDCE (Setup_fdce_C_CE)      -0.201    12.841    tm0/tx_word_expander/buf_output_r_reg[107]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -13.658    
  -------------------------------------------------------------------
                         slack                                 -0.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 tm0/tx_word_expander/buf_output_r_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_word_expander/buf_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.296%)  route 0.056ns (35.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        0.786     2.930    tm0/tx_word_expander/gt0_txusrclk2_i
    SLICE_X173Y79        FDCE                                         r  tm0/tx_word_expander/buf_output_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y79        FDCE (Prop_fdce_C_Q)         0.100     3.030 r  tm0/tx_word_expander/buf_output_r_reg[20]/Q
                         net (fo=1, routed)           0.056     3.086    tm0/tx_word_expander/buf_output_r_reg_n_0_[20]
    SLICE_X172Y79        FDCE                                         r  tm0/tx_word_expander/buf_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.048     3.566    tm0/tx_word_expander/gt0_txusrclk2_i
    SLICE_X172Y79        FDCE                                         r  tm0/tx_word_expander/buf_out_reg[20]/C
                         clock pessimism             -0.625     2.941    
    SLICE_X172Y79        FDCE (Hold_fdce_C_D)         0.059     3.000    tm0/tx_word_expander/buf_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.000    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tm0/tx_TX_syncronizer/data_out_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_TX_syncronizer/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        0.803     2.947    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X221Y119       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y119       FDCE (Prop_fdce_C_Q)         0.100     3.047 r  tm0/tx_TX_syncronizer/data_out_r_reg[9]/Q
                         net (fo=1, routed)           0.055     3.102    tm0/tx_TX_syncronizer/data_out_r__0[9]
    SLICE_X221Y119       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.046     3.564    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X221Y119       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_reg[9]/C
                         clock pessimism             -0.617     2.947    
    SLICE_X221Y119       FDCE (Hold_fdce_C_D)         0.047     2.994    tm0/tx_TX_syncronizer/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.994    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tm1/tx_TX_syncronizer/data_out_r_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm1/tx_TX_syncronizer/data_out_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.489ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        0.748     2.892    tm1/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X205Y163       FDCE                                         r  tm1/tx_TX_syncronizer/data_out_r_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y163       FDCE (Prop_fdce_C_Q)         0.100     2.992 r  tm1/tx_TX_syncronizer/data_out_r_reg[49]/Q
                         net (fo=1, routed)           0.055     3.047    tm1/tx_TX_syncronizer/data_out_r__0[49]
    SLICE_X205Y163       FDCE                                         r  tm1/tx_TX_syncronizer/data_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        0.971     3.489    tm1/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X205Y163       FDCE                                         r  tm1/tx_TX_syncronizer/data_out_reg[49]/C
                         clock pessimism             -0.597     2.892    
    SLICE_X205Y163       FDCE (Hold_fdce_C_D)         0.047     2.939    tm1/tx_TX_syncronizer/data_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tm0/tx_TX_syncronizer/data_out_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_TX_syncronizer/data_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        0.802     2.946    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X217Y120       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDCE (Prop_fdce_C_Q)         0.100     3.046 r  tm0/tx_TX_syncronizer/data_out_r_reg[16]/Q
                         net (fo=1, routed)           0.055     3.101    tm0/tx_TX_syncronizer/data_out_r__0[16]
    SLICE_X217Y120       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.045     3.563    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X217Y120       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_reg[16]/C
                         clock pessimism             -0.617     2.946    
    SLICE_X217Y120       FDCE (Hold_fdce_C_D)         0.047     2.993    tm0/tx_TX_syncronizer/data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tm0/tx_TX_syncronizer/data_out_r_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_TX_syncronizer/data_out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        0.802     2.946    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X215Y120       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y120       FDCE (Prop_fdce_C_Q)         0.100     3.046 r  tm0/tx_TX_syncronizer/data_out_r_reg[17]/Q
                         net (fo=1, routed)           0.055     3.101    tm0/tx_TX_syncronizer/data_out_r__0[17]
    SLICE_X215Y120       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.045     3.563    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X215Y120       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_reg[17]/C
                         clock pessimism             -0.617     2.946    
    SLICE_X215Y120       FDCE (Hold_fdce_C_D)         0.047     2.993    tm0/tx_TX_syncronizer/data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tm0/tx_TX_syncronizer/data_out_r_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_TX_syncronizer/data_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        0.798     2.942    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X217Y125       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y125       FDCE (Prop_fdce_C_Q)         0.100     3.042 r  tm0/tx_TX_syncronizer/data_out_r_reg[29]/Q
                         net (fo=1, routed)           0.055     3.097    tm0/tx_TX_syncronizer/data_out_r__0[29]
    SLICE_X217Y125       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.040     3.558    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X217Y125       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_reg[29]/C
                         clock pessimism             -0.616     2.942    
    SLICE_X217Y125       FDCE (Hold_fdce_C_D)         0.047     2.989    tm0/tx_TX_syncronizer/data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tm0/tx_TX_syncronizer/data_out_r_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_TX_syncronizer/data_out_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        0.800     2.944    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X221Y122       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_r_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y122       FDCE (Prop_fdce_C_Q)         0.100     3.044 r  tm0/tx_TX_syncronizer/data_out_r_reg[42]/Q
                         net (fo=1, routed)           0.055     3.099    tm0/tx_TX_syncronizer/data_out_r__0[42]
    SLICE_X221Y122       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.043     3.561    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X221Y122       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_reg[42]/C
                         clock pessimism             -0.617     2.944    
    SLICE_X221Y122       FDCE (Hold_fdce_C_D)         0.047     2.991    tm0/tx_TX_syncronizer/data_out_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tm0/tx_TX_syncronizer/data_out_r_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_TX_syncronizer/data_out_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        0.798     2.942    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X221Y125       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_r_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y125       FDCE (Prop_fdce_C_Q)         0.100     3.042 r  tm0/tx_TX_syncronizer/data_out_r_reg[47]/Q
                         net (fo=1, routed)           0.055     3.097    tm0/tx_TX_syncronizer/data_out_r__0[47]
    SLICE_X221Y125       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.040     3.558    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X221Y125       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_reg[47]/C
                         clock pessimism             -0.616     2.942    
    SLICE_X221Y125       FDCE (Hold_fdce_C_D)         0.047     2.989    tm0/tx_TX_syncronizer/data_out_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tm0/tx_TX_syncronizer/data_out_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_TX_syncronizer/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        0.798     2.942    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X217Y124       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y124       FDCE (Prop_fdce_C_Q)         0.100     3.042 r  tm0/tx_TX_syncronizer/data_out_r_reg[5]/Q
                         net (fo=1, routed)           0.055     3.097    tm0/tx_TX_syncronizer/data_out_r__0[5]
    SLICE_X217Y124       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.040     3.558    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X217Y124       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_reg[5]/C
                         clock pessimism             -0.616     2.942    
    SLICE_X217Y124       FDCE (Hold_fdce_C_D)         0.047     2.989    tm0/tx_TX_syncronizer/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tm0/tx_TX_syncronizer/data_out_r_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/tx_TX_syncronizer/data_out_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        0.799     2.943    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X221Y123       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_r_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y123       FDCE (Prop_fdce_C_Q)         0.100     3.043 r  tm0/tx_TX_syncronizer/data_out_r_reg[63]/Q
                         net (fo=1, routed)           0.055     3.098    tm0/tx_TX_syncronizer/data_out_r__0[63]
    SLICE_X221Y123       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.041     3.559    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X221Y123       FDCE                                         r  tm0/tx_TX_syncronizer/data_out_reg[63]/C
                         clock pessimism             -0.616     2.943    
    SLICE_X221Y123       FDCE (Hold_fdce_C_D)         0.047     2.990    tm0/tx_TX_syncronizer/data_out_reg[63]
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            5.662         6.206       0.544      GTHE2_CHANNEL_X1Y12  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            5.662         6.206       0.544      GTHE2_CHANNEL_X1Y13  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt1_gtwizard_0_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            5.662         6.206       0.544      GTHE2_CHANNEL_X1Y14  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt2_gtwizard_0_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            5.662         6.206       0.544      GTHE2_CHANNEL_X1Y15  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt3_gtwizard_0_i/gthe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.409         6.206       4.797      BUFGCTRL_X0Y0        gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.071         6.206       5.135      MMCME2_ADV_X0Y4      gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C                   n/a            0.750         6.206       5.456      SLICE_X175Y106       tm0/tx_compressor_buffer/buffer_B_reg[6][45]/C
Min Period        n/a     FDCE/C                   n/a            0.750         6.206       5.456      SLICE_X175Y106       tm0/tx_compressor_buffer/buffer_B_reg[6][46]/C
Min Period        n/a     FDCE/C                   n/a            0.750         6.206       5.456      SLICE_X186Y105       tm0/tx_compressor_buffer/buffer_B_reg[6][56]/C
Min Period        n/a     FDCE/C                   n/a            0.750         6.206       5.456      SLICE_X175Y106       tm0/tx_compressor_buffer/buffer_B_reg[6][57]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       6.206       207.154    MMCME2_ADV_X0Y4      gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         3.103       2.703      SLICE_X192Y170       tm1/tx_compressor_buffer/buffer_A_reg[1][38]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         3.103       2.703      SLICE_X192Y170       tm1/tx_compressor_buffer/buffer_A_reg[1][48]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         3.103       2.703      SLICE_X192Y170       tm1/tx_compressor_buffer/buffer_A_reg[1][51]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         3.103       2.703      SLICE_X192Y170       tm1/tx_compressor_buffer/buffer_A_reg[1][59]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         3.103       2.703      SLICE_X200Y171       tm1/tx_compressor_buffer/buffer_A_reg[1][6]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         3.103       2.703      SLICE_X200Y171       tm1/tx_compressor_buffer/buffer_A_reg[1][7]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         3.103       2.703      SLICE_X198Y171       tm1/tx_compressor_buffer/buffer_A_reg[2][28]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         3.103       2.703      SLICE_X198Y171       tm1/tx_compressor_buffer/buffer_A_reg[2][31]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         3.103       2.703      SLICE_X198Y171       tm1/tx_compressor_buffer/buffer_A_reg[2][62]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         3.103       2.703      SLICE_X198Y171       tm1/tx_compressor_buffer/buffer_A_reg[2][6]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         3.103       2.753      SLICE_X175Y106       tm0/tx_compressor_buffer/buffer_B_reg[6][41]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         3.103       2.753      SLICE_X175Y106       tm0/tx_compressor_buffer/buffer_B_reg[6][45]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         3.103       2.753      SLICE_X175Y106       tm0/tx_compressor_buffer/buffer_B_reg[6][46]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         3.103       2.753      SLICE_X175Y106       tm0/tx_compressor_buffer/buffer_B_reg[6][57]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         3.103       2.753      SLICE_X185Y157       tm1/tx_compressor_buffer/buffer_A_reg[15][38]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         3.103       2.753      SLICE_X184Y159       tm1/tx_compressor_buffer/buffer_A_reg[15][41]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         3.103       2.753      SLICE_X185Y157       tm1/tx_compressor_buffer/buffer_A_reg[15][47]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         3.103       2.753      SLICE_X186Y158       tm1/tx_compressor_buffer/buffer_A_reg[15][52]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         3.103       2.753      SLICE_X184Y159       tm1/tx_compressor_buffer/buffer_A_reg[15][55]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         3.103       2.753      SLICE_X185Y157       tm1/tx_compressor_buffer/buffer_A_reg[15][56]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1_1 rise@3.103ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.352ns (19.530%)  route 1.450ns (80.470%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 9.312 - 3.103 ) 
    Source Clock Delay      (SCD):    6.948ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.836     6.948    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y149       FDRE (Prop_fdre_C_Q)         0.223     7.171 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     7.724    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X208Y150       LUT4 (Prop_lut4_I1_O)        0.043     7.767 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.258     8.025    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X208Y151       LUT4 (Prop_lut4_I0_O)        0.043     8.068 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.305     8.373    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X208Y152       LUT2 (Prop_lut2_I0_O)        0.043     8.416 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.334     8.750    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X209Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     6.317    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.390 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     7.705    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.788 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.524     9.312    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.442     9.754    
                         clock uncertainty           -0.035     9.719    
    SLICE_X209Y150       FDRE (Setup_fdre_C_CE)      -0.201     9.518    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1_1 rise@3.103ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.352ns (19.530%)  route 1.450ns (80.470%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 9.312 - 3.103 ) 
    Source Clock Delay      (SCD):    6.948ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.836     6.948    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y149       FDRE (Prop_fdre_C_Q)         0.223     7.171 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     7.724    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X208Y150       LUT4 (Prop_lut4_I1_O)        0.043     7.767 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.258     8.025    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X208Y151       LUT4 (Prop_lut4_I0_O)        0.043     8.068 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.305     8.373    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X208Y152       LUT2 (Prop_lut2_I0_O)        0.043     8.416 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.334     8.750    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X209Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     6.317    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.390 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     7.705    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.788 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.524     9.312    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.442     9.754    
                         clock uncertainty           -0.035     9.719    
    SLICE_X209Y150       FDRE (Setup_fdre_C_CE)      -0.201     9.518    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1_1 rise@3.103ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.352ns (19.530%)  route 1.450ns (80.470%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 9.312 - 3.103 ) 
    Source Clock Delay      (SCD):    6.948ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.836     6.948    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y149       FDRE (Prop_fdre_C_Q)         0.223     7.171 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     7.724    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X208Y150       LUT4 (Prop_lut4_I1_O)        0.043     7.767 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.258     8.025    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X208Y151       LUT4 (Prop_lut4_I0_O)        0.043     8.068 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.305     8.373    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X208Y152       LUT2 (Prop_lut2_I0_O)        0.043     8.416 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.334     8.750    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X209Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     6.317    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.390 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     7.705    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.788 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.524     9.312    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.442     9.754    
                         clock uncertainty           -0.035     9.719    
    SLICE_X209Y150       FDRE (Setup_fdre_C_CE)      -0.201     9.518    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1_1 rise@3.103ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.352ns (19.530%)  route 1.450ns (80.470%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 9.312 - 3.103 ) 
    Source Clock Delay      (SCD):    6.948ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.836     6.948    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y149       FDRE (Prop_fdre_C_Q)         0.223     7.171 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     7.724    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X208Y150       LUT4 (Prop_lut4_I1_O)        0.043     7.767 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.258     8.025    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X208Y151       LUT4 (Prop_lut4_I0_O)        0.043     8.068 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.305     8.373    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X208Y152       LUT2 (Prop_lut2_I0_O)        0.043     8.416 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.334     8.750    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X209Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     6.317    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.390 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     7.705    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.788 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.524     9.312    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.442     9.754    
                         clock uncertainty           -0.035     9.719    
    SLICE_X209Y150       FDRE (Setup_fdre_C_CE)      -0.201     9.518    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1_1 rise@3.103ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.352ns (19.666%)  route 1.438ns (80.334%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 9.312 - 3.103 ) 
    Source Clock Delay      (SCD):    6.948ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.836     6.948    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y149       FDRE (Prop_fdre_C_Q)         0.223     7.171 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     7.724    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X208Y150       LUT4 (Prop_lut4_I1_O)        0.043     7.767 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.258     8.025    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X208Y151       LUT4 (Prop_lut4_I0_O)        0.043     8.068 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.305     8.373    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X208Y152       LUT2 (Prop_lut2_I0_O)        0.043     8.416 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.322     8.738    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X209Y153       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     6.317    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.390 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     7.705    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.788 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.524     9.312    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y153       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.442     9.754    
                         clock uncertainty           -0.035     9.719    
    SLICE_X209Y153       FDRE (Setup_fdre_C_CE)      -0.201     9.518    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1_1 rise@3.103ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.352ns (19.901%)  route 1.417ns (80.099%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 9.312 - 3.103 ) 
    Source Clock Delay      (SCD):    6.948ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.836     6.948    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y149       FDRE (Prop_fdre_C_Q)         0.223     7.171 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     7.724    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X208Y150       LUT4 (Prop_lut4_I1_O)        0.043     7.767 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.258     8.025    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X208Y151       LUT4 (Prop_lut4_I0_O)        0.043     8.068 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.305     8.373    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X208Y152       LUT2 (Prop_lut2_I0_O)        0.043     8.416 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.301     8.717    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X209Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     6.317    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.390 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     7.705    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.788 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.524     9.312    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.442     9.754    
                         clock uncertainty           -0.035     9.719    
    SLICE_X209Y151       FDRE (Setup_fdre_C_CE)      -0.201     9.518    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1_1 rise@3.103ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.352ns (19.901%)  route 1.417ns (80.099%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 9.312 - 3.103 ) 
    Source Clock Delay      (SCD):    6.948ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.836     6.948    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y149       FDRE (Prop_fdre_C_Q)         0.223     7.171 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     7.724    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X208Y150       LUT4 (Prop_lut4_I1_O)        0.043     7.767 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.258     8.025    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X208Y151       LUT4 (Prop_lut4_I0_O)        0.043     8.068 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.305     8.373    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X208Y152       LUT2 (Prop_lut2_I0_O)        0.043     8.416 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.301     8.717    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X209Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     6.317    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.390 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     7.705    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.788 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.524     9.312    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.442     9.754    
                         clock uncertainty           -0.035     9.719    
    SLICE_X209Y151       FDRE (Setup_fdre_C_CE)      -0.201     9.518    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1_1 rise@3.103ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.352ns (19.901%)  route 1.417ns (80.099%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 9.312 - 3.103 ) 
    Source Clock Delay      (SCD):    6.948ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.836     6.948    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y149       FDRE (Prop_fdre_C_Q)         0.223     7.171 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     7.724    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X208Y150       LUT4 (Prop_lut4_I1_O)        0.043     7.767 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.258     8.025    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X208Y151       LUT4 (Prop_lut4_I0_O)        0.043     8.068 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.305     8.373    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X208Y152       LUT2 (Prop_lut2_I0_O)        0.043     8.416 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.301     8.717    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X209Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     6.317    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.390 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     7.705    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.788 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.524     9.312    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.442     9.754    
                         clock uncertainty           -0.035     9.719    
    SLICE_X209Y151       FDRE (Setup_fdre_C_CE)      -0.201     9.518    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1_1 rise@3.103ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.352ns (19.901%)  route 1.417ns (80.099%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 9.312 - 3.103 ) 
    Source Clock Delay      (SCD):    6.948ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.836     6.948    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y149       FDRE (Prop_fdre_C_Q)         0.223     7.171 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     7.724    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X208Y150       LUT4 (Prop_lut4_I1_O)        0.043     7.767 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.258     8.025    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X208Y151       LUT4 (Prop_lut4_I0_O)        0.043     8.068 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.305     8.373    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X208Y152       LUT2 (Prop_lut2_I0_O)        0.043     8.416 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.301     8.717    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X209Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     6.317    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.390 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     7.705    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.788 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.524     9.312    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y151       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.442     9.754    
                         clock uncertainty           -0.035     9.719    
    SLICE_X209Y151       FDRE (Setup_fdre_C_CE)      -0.201     9.518    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (clkout1_1 rise@3.103ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.352ns (20.607%)  route 1.356ns (79.393%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 9.312 - 3.103 ) 
    Source Clock Delay      (SCD):    6.948ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.836     6.948    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y149       FDRE (Prop_fdre_C_Q)         0.223     7.171 f  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     7.724    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X208Y150       LUT4 (Prop_lut4_I1_O)        0.043     7.767 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.258     8.025    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X208Y151       LUT4 (Prop_lut4_I0_O)        0.043     8.068 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.305     8.373    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X208Y152       LUT2 (Prop_lut2_I0_O)        0.043     8.416 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.240     8.656    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X209Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.073 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244     6.317    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.390 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315     7.705    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.788 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         1.524     9.312    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.442     9.754    
                         clock uncertainty           -0.035     9.719    
    SLICE_X209Y152       FDRE (Setup_fdre_C_CE)      -0.201     9.518    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                  0.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.499ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.756     2.900    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_run_phase_alignment_int/gt1_txusrclk_in
    SLICE_X209Y155       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y155       FDRE (Prop_fdre_C_Q)         0.100     3.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.055    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X209Y155       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.981     3.499    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_run_phase_alignment_int/gt1_txusrclk_in
    SLICE_X209Y155       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.599     2.900    
    SLICE_X209Y155       FDRE (Hold_fdre_C_D)         0.047     2.947    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.756     2.900    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/gt1_txusrclk_in
    SLICE_X207Y155       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y155       FDRE (Prop_fdre_C_Q)         0.100     3.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.055    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X207Y155       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.980     3.498    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/gt1_txusrclk_in
    SLICE_X207Y155       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.598     2.900    
    SLICE_X207Y155       FDRE (Hold_fdre_C_D)         0.047     2.947    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.703     2.847    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_run_phase_alignment_int/gt3_txusrclk_in
    SLICE_X217Y213       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y213       FDRE (Prop_fdre_C_Q)         0.100     2.947 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.002    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X217Y213       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.907     3.425    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_run_phase_alignment_int/gt3_txusrclk_in
    SLICE_X217Y213       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.578     2.847    
    SLICE_X217Y213       FDRE (Hold_fdre_C_D)         0.047     2.894    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.706     2.850    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/gt3_txusrclk_in
    SLICE_X218Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y208       FDRE (Prop_fdre_C_Q)         0.100     2.950 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     3.010    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X218Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.911     3.429    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/gt3_txusrclk_in
    SLICE_X218Y208       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.579     2.850    
    SLICE_X218Y208       FDRE (Hold_fdre_C_D)         0.047     2.897    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.499ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.757     2.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X206Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y152       FDRE (Prop_fdre_C_Q)         0.118     3.019 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.074    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X206Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.981     3.499    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X206Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.598     2.901    
    SLICE_X206Y152       FDRE (Hold_fdre_C_D)         0.042     2.943    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.500ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.757     2.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X208Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y150       FDRE (Prop_fdre_C_Q)         0.118     3.019 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.074    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X208Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.982     3.500    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X208Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.599     2.901    
    SLICE_X208Y150       FDRE (Hold_fdre_C_D)         0.042     2.943    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.753     2.897    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_run_phase_alignment_int/gt2_txusrclk_in
    SLICE_X212Y166       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y166       FDRE (Prop_fdre_C_Q)         0.118     3.015 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.070    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X212Y166       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.975     3.493    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_run_phase_alignment_int/gt2_txusrclk_in
    SLICE_X212Y166       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.596     2.897    
    SLICE_X212Y166       FDRE (Hold_fdre_C_D)         0.042     2.939    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.492ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.752     2.896    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/gt2_txusrclk_in
    SLICE_X210Y167       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y167       FDRE (Prop_fdre_C_Q)         0.118     3.014 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.069    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X210Y167       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.974     3.492    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/gt2_txusrclk_in
    SLICE_X210Y167       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.596     2.896    
    SLICE_X210Y167       FDRE (Hold_fdre_C_D)         0.042     2.938    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.938    
                         arrival time                           3.069    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.253ns (71.333%)  route 0.102ns (28.667%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.500ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.809     2.953    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y149       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y149       FDRE (Prop_fdre_C_Q)         0.100     3.053 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     3.154    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X209Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     3.266 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     3.267    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_0
    SLICE_X209Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.308 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.308    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_7
    SLICE_X209Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.982     3.500    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X209Y150       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism             -0.402     3.098    
    SLICE_X209Y150       FDRE (Hold_fdre_C_D)         0.071     3.169    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.169    
                         arrival time                           3.308    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.723%)  route 0.102ns (46.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.500ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.757     2.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X206Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y152       FDRE (Prop_fdre_C_Q)         0.118     3.019 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.102     3.121    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X208Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.803     1.821    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.874 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     2.488    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.518 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=132, routed)         0.982     3.500    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X208Y152       FDRE                                         r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.562     2.938    
    SLICE_X208Y152       FDRE (Hold_fdre_C_D)         0.042     2.980    gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_1
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK  n/a            2.831         3.103       0.272      GTHE2_CHANNEL_X1Y12  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK  n/a            2.831         3.103       0.272      GTHE2_CHANNEL_X1Y13  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt1_gtwizard_0_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK  n/a            2.831         3.103       0.272      GTHE2_CHANNEL_X1Y14  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt2_gtwizard_0_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK  n/a            2.831         3.103       0.272      GTHE2_CHANNEL_X1Y15  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt3_gtwizard_0_i/gthe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         3.103       1.694      BUFGCTRL_X0Y1        gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.071         3.103       2.032      MMCME2_ADV_X0Y4      gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X208Y150       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X208Y150       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X208Y150       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X206Y152       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       3.103       210.257    MMCME2_ADV_X0Y4      gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X208Y150       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X208Y150       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X208Y150       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X206Y152       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X206Y152       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X206Y152       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X208Y152       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X209Y155       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X209Y155       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X209Y155       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X208Y150       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X208Y150       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X208Y150       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X208Y150       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X208Y150       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X208Y150       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X208Y150       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X208Y152       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X208Y152       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X209Y151       gtwizard_0_support_i/gtwizard_0_init_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  drpclk_in_i

Setup :            8  Failing Endpoints,  Worst Slack       -5.807ns,  Total Violation      -41.141ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.807ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            TX_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (drpclk_in_i rise@2470.000ns - clkout0 rise@2469.988ns)
  Data Path Delay:        1.789ns  (logic 1.172ns (65.521%)  route 0.617ns (34.479%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 2474.500 - 2470.000 ) 
    Source Clock Delay      (SCD):    8.529ns = ( 2478.517 - 2469.988 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge) 2469.988  2469.988 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  2469.988 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024  2472.012    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  2472.105 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032  2474.137    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077  2474.214 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373  2476.587    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  2476.680 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.837  2478.517    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXHEADER[0])
                                                      1.086  2479.603 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXHEADER[0]
                         net (fo=4, routed)           0.385  2479.987    gtwizard_0_support_i/gt0_rxheader_out[0]
    SLICE_X221Y158       LUT5 (Prop_lut5_I0_O)        0.043  2480.030 r  gtwizard_0_support_i/TX_byte[1]_i_2/O
                         net (fo=1, routed)           0.232  2480.262    tm0/rx_FBERT/data_rd_reg[1]
    SLICE_X221Y158       LUT6 (Prop_lut6_I4_O)        0.043  2480.305 r  tm0/rx_FBERT/TX_byte[1]_i_1/O
                         net (fo=1, routed)           0.000  2480.305    tm0_n_38
    SLICE_X221Y158       FDRE                                         r  TX_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   2470.000  2470.000 r  
    H19                                               0.000  2470.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  2470.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727  2470.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163  2472.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083  2472.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.527  2474.500    drpclk_in_i
    SLICE_X221Y158       FDRE                                         r  TX_byte_reg[1]/C
                         clock pessimism              0.000  2474.500    
                         clock uncertainty           -0.035  2474.465    
    SLICE_X221Y158       FDRE (Setup_fdre_C_D)        0.034  2474.499    TX_byte_reg[1]
  -------------------------------------------------------------------
                         required time                       2474.499    
                         arrival time                       -2480.305    
  -------------------------------------------------------------------
                         slack                                 -5.807    

Slack (VIOLATED) :        -5.770ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            TX_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (drpclk_in_i rise@2470.000ns - clkout0 rise@2469.988ns)
  Data Path Delay:        1.753ns  (logic 1.172ns (66.865%)  route 0.581ns (33.135%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 2474.501 - 2470.000 ) 
    Source Clock Delay      (SCD):    8.529ns = ( 2478.517 - 2469.988 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge) 2469.988  2469.988 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  2469.988 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024  2472.012    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  2472.105 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032  2474.137    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077  2474.214 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373  2476.587    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  2476.680 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.837  2478.517    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXHEADER[1])
                                                      1.086  2479.603 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXHEADER[1]
                         net (fo=4, routed)           0.349  2479.951    gtwizard_0_support_i/gt0_rxheader_out[1]
    SLICE_X221Y157       LUT5 (Prop_lut5_I0_O)        0.043  2479.994 r  gtwizard_0_support_i/TX_byte[2]_i_2/O
                         net (fo=1, routed)           0.232  2480.226    tm0/rx_FBERT/serial_header_reg[2]
    SLICE_X221Y157       LUT6 (Prop_lut6_I4_O)        0.043  2480.269 r  tm0/rx_FBERT/TX_byte[2]_i_1/O
                         net (fo=1, routed)           0.000  2480.269    tm0_n_37
    SLICE_X221Y157       FDRE                                         r  TX_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   2470.000  2470.000 r  
    H19                                               0.000  2470.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  2470.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727  2470.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163  2472.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083  2472.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.528  2474.501    drpclk_in_i
    SLICE_X221Y157       FDRE                                         r  TX_byte_reg[2]/C
                         clock pessimism              0.000  2474.501    
                         clock uncertainty           -0.035  2474.466    
    SLICE_X221Y157       FDRE (Setup_fdre_C_D)        0.034  2474.500    TX_byte_reg[2]
  -------------------------------------------------------------------
                         required time                       2474.500    
                         arrival time                       -2480.270    
  -------------------------------------------------------------------
                         slack                                 -5.770    

Slack (VIOLATED) :        -5.676ns  (required time - arrival time)
  Source:                 gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            TX_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (drpclk_in_i rise@2470.000ns - clkout0 rise@2469.988ns)
  Data Path Delay:        1.658ns  (logic 1.172ns (70.703%)  route 0.486ns (29.297%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 2474.501 - 2470.000 ) 
    Source Clock Delay      (SCD):    8.529ns = ( 2478.517 - 2469.988 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge) 2469.988  2469.988 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  2469.988 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024  2472.012    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  2472.105 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032  2474.137    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077  2474.214 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373  2476.587    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  2476.680 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.837  2478.517    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATAVALID[0])
                                                      1.086  2479.603 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXDATAVALID[0]
                         net (fo=3, routed)           0.387  2479.989    gtwizard_0_support_i/gt0_rxdatavalid_out
    SLICE_X219Y155       LUT6 (Prop_lut6_I1_O)        0.043  2480.032 r  gtwizard_0_support_i/TX_byte[3]_i_2/O
                         net (fo=1, routed)           0.099  2480.131    tm0/rx_FBERT/CURR_SERIAL_STATE_reg[1]
    SLICE_X219Y155       LUT5 (Prop_lut5_I4_O)        0.043  2480.174 r  tm0/rx_FBERT/TX_byte[3]_i_1/O
                         net (fo=1, routed)           0.000  2480.174    tm0_n_36
    SLICE_X219Y155       FDRE                                         r  TX_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   2470.000  2470.000 r  
    H19                                               0.000  2470.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  2470.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727  2470.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163  2472.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083  2472.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.528  2474.501    drpclk_in_i
    SLICE_X219Y155       FDRE                                         r  TX_byte_reg[3]/C
                         clock pessimism              0.000  2474.501    
                         clock uncertainty           -0.035  2474.466    
    SLICE_X219Y155       FDRE (Setup_fdre_C_D)        0.033  2474.499    TX_byte_reg[3]
  -------------------------------------------------------------------
                         required time                       2474.499    
                         arrival time                       -2480.174    
  -------------------------------------------------------------------
                         slack                                 -5.676    

Slack (VIOLATED) :        -4.899ns  (required time - arrival time)
  Source:                 tm0/rx_FBERT/BER_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            TX_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (drpclk_in_i rise@2470.000ns - clkout0 rise@2469.988ns)
  Data Path Delay:        1.080ns  (logic 0.352ns (32.596%)  route 0.728ns (67.404%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 2474.491 - 2470.000 ) 
    Source Clock Delay      (SCD):    8.351ns = ( 2478.339 - 2469.988 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge) 2469.988  2469.988 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  2469.988 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024  2472.012    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  2472.105 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032  2474.137    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077  2474.214 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373  2476.587    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  2476.680 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659  2478.339    tm0/rx_FBERT/gt0_rxusrclk2_i
    SLICE_X195Y150       FDCE                                         r  tm0/rx_FBERT/BER_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y150       FDCE (Prop_fdce_C_Q)         0.223  2478.562 r  tm0/rx_FBERT/BER_out_reg[14]/Q
                         net (fo=1, routed)           0.457  2479.019    tm0/rx_FBERT/tm0_FBERT_BER_out_i[14]
    SLICE_X196Y151       LUT5 (Prop_lut5_I0_O)        0.043  2479.062 f  tm0/rx_FBERT/TX_byte[6]_i_3/O
                         net (fo=1, routed)           0.164  2479.225    tm0/rx_FBERT/TX_byte[6]_i_3_n_0
    SLICE_X196Y151       LUT6 (Prop_lut6_I4_O)        0.043  2479.268 r  tm0/rx_FBERT/TX_byte[6]_i_2/O
                         net (fo=1, routed)           0.108  2479.376    tm0/rx_FBERT/TX_byte[6]_i_2_n_0
    SLICE_X196Y151       LUT5 (Prop_lut5_I4_O)        0.043  2479.419 r  tm0/rx_FBERT/TX_byte[6]_i_1/O
                         net (fo=1, routed)           0.000  2479.419    tm0_n_33
    SLICE_X196Y151       FDRE                                         r  TX_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   2470.000  2470.000 r  
    H19                                               0.000  2470.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  2470.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727  2470.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163  2472.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083  2472.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.518  2474.491    drpclk_in_i
    SLICE_X196Y151       FDRE                                         r  TX_byte_reg[6]/C
                         clock pessimism              0.000  2474.491    
                         clock uncertainty           -0.035  2474.456    
    SLICE_X196Y151       FDRE (Setup_fdre_C_D)        0.064  2474.520    TX_byte_reg[6]
  -------------------------------------------------------------------
                         required time                       2474.520    
                         arrival time                       -2479.419    
  -------------------------------------------------------------------
                         slack                                 -4.899    

Slack (VIOLATED) :        -4.834ns  (required time - arrival time)
  Source:                 tm0/rx_FBERT/BER_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            TX_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (drpclk_in_i rise@2470.000ns - clkout0 rise@2469.988ns)
  Data Path Delay:        0.984ns  (logic 0.352ns (35.765%)  route 0.632ns (64.235%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 2474.494 - 2470.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 2478.342 - 2469.988 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge) 2469.988  2469.988 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  2469.988 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024  2472.012    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  2472.105 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032  2474.137    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077  2474.214 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373  2476.587    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  2476.680 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.662  2478.342    tm0/rx_FBERT/gt0_rxusrclk2_i
    SLICE_X202Y153       FDCE                                         r  tm0/rx_FBERT/BER_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y153       FDCE (Prop_fdce_C_Q)         0.223  2478.565 r  tm0/rx_FBERT/BER_out_reg[13]/Q
                         net (fo=1, routed)           0.355  2478.920    tm0/rx_FBERT/tm0_FBERT_BER_out_i[13]
    SLICE_X202Y153       LUT5 (Prop_lut5_I0_O)        0.043  2478.963 f  tm0/rx_FBERT/TX_byte[5]_i_3/O
                         net (fo=1, routed)           0.178  2479.141    tm0/rx_FBERT/TX_byte[5]_i_3_n_0
    SLICE_X205Y153       LUT6 (Prop_lut6_I4_O)        0.043  2479.184 r  tm0/rx_FBERT/TX_byte[5]_i_2/O
                         net (fo=1, routed)           0.099  2479.283    tm0/rx_FBERT/TX_byte[5]_i_2_n_0
    SLICE_X205Y153       LUT5 (Prop_lut5_I0_O)        0.043  2479.326 r  tm0/rx_FBERT/TX_byte[5]_i_1/O
                         net (fo=1, routed)           0.000  2479.326    tm0_n_34
    SLICE_X205Y153       FDRE                                         r  TX_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   2470.000  2470.000 r  
    H19                                               0.000  2470.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  2470.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727  2470.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163  2472.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083  2472.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.521  2474.494    drpclk_in_i
    SLICE_X205Y153       FDRE                                         r  TX_byte_reg[5]/C
                         clock pessimism              0.000  2474.494    
                         clock uncertainty           -0.035  2474.459    
    SLICE_X205Y153       FDRE (Setup_fdre_C_D)        0.033  2474.492    TX_byte_reg[5]
  -------------------------------------------------------------------
                         required time                       2474.492    
                         arrival time                       -2479.326    
  -------------------------------------------------------------------
                         slack                                 -4.834    

Slack (VIOLATED) :        -4.822ns  (required time - arrival time)
  Source:                 tm0/rx_FBERT/BER_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            TX_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (drpclk_in_i rise@2470.000ns - clkout0 rise@2469.988ns)
  Data Path Delay:        0.975ns  (logic 0.352ns (36.099%)  route 0.623ns (63.901%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -3.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns = ( 2474.493 - 2470.000 ) 
    Source Clock Delay      (SCD):    8.351ns = ( 2478.339 - 2469.988 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge) 2469.988  2469.988 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  2469.988 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024  2472.012    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  2472.105 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032  2474.137    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077  2474.214 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373  2476.587    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  2476.680 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659  2478.339    tm0/rx_FBERT/gt0_rxusrclk2_i
    SLICE_X195Y153       FDCE                                         r  tm0/rx_FBERT/BER_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y153       FDCE (Prop_fdce_C_Q)         0.223  2478.562 r  tm0/rx_FBERT/BER_out_reg[12]/Q
                         net (fo=1, routed)           0.358  2478.919    tm0/rx_FBERT/tm0_FBERT_BER_out_i[12]
    SLICE_X198Y153       LUT5 (Prop_lut5_I1_O)        0.043  2478.962 f  tm0/rx_FBERT/TX_byte[4]_i_3/O
                         net (fo=1, routed)           0.159  2479.121    tm0/rx_FBERT/TX_byte[4]_i_3_n_0
    SLICE_X198Y153       LUT6 (Prop_lut6_I4_O)        0.043  2479.164 r  tm0/rx_FBERT/TX_byte[4]_i_2/O
                         net (fo=1, routed)           0.107  2479.271    tm0/rx_FBERT/TX_byte[4]_i_2_n_0
    SLICE_X198Y153       LUT5 (Prop_lut5_I4_O)        0.043  2479.314 r  tm0/rx_FBERT/TX_byte[4]_i_1/O
                         net (fo=1, routed)           0.000  2479.314    tm0_n_35
    SLICE_X198Y153       FDRE                                         r  TX_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   2470.000  2470.000 r  
    H19                                               0.000  2470.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  2470.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727  2470.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163  2472.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083  2472.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.520  2474.493    drpclk_in_i
    SLICE_X198Y153       FDRE                                         r  TX_byte_reg[4]/C
                         clock pessimism              0.000  2474.493    
                         clock uncertainty           -0.035  2474.458    
    SLICE_X198Y153       FDRE (Setup_fdre_C_D)        0.034  2474.492    TX_byte_reg[4]
  -------------------------------------------------------------------
                         required time                       2474.492    
                         arrival time                       -2479.314    
  -------------------------------------------------------------------
                         slack                                 -4.822    

Slack (VIOLATED) :        -4.703ns  (required time - arrival time)
  Source:                 tm0/rx_FBERT/BER_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            TX_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (drpclk_in_i rise@2470.000ns - clkout0 rise@2469.988ns)
  Data Path Delay:        0.852ns  (logic 0.309ns (36.281%)  route 0.543ns (63.718%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns = ( 2474.493 - 2470.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 2478.342 - 2469.988 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge) 2469.988  2469.988 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  2469.988 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024  2472.012    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  2472.105 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032  2474.137    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077  2474.214 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373  2476.587    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  2476.680 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.662  2478.342    tm0/rx_FBERT/gt0_rxusrclk2_i
    SLICE_X203Y153       FDCE                                         r  tm0/rx_FBERT/BER_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y153       FDCE (Prop_fdce_C_Q)         0.223  2478.565 r  tm0/rx_FBERT/BER_out_reg[7]/Q
                         net (fo=2, routed)           0.354  2478.919    tm0/rx_FBERT/Q[5]
    SLICE_X202Y152       LUT6 (Prop_lut6_I5_O)        0.043  2478.962 r  tm0/rx_FBERT/TX_byte[7]_i_8/O
                         net (fo=1, routed)           0.189  2479.151    tm0/rx_FBERT/TX_byte[7]_i_8_n_0
    SLICE_X201Y152       LUT6 (Prop_lut6_I2_O)        0.043  2479.194 r  tm0/rx_FBERT/TX_byte[7]_i_2/O
                         net (fo=1, routed)           0.000  2479.194    tm0_n_32
    SLICE_X201Y152       FDRE                                         r  TX_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   2470.000  2470.000 r  
    H19                                               0.000  2470.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  2470.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727  2470.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163  2472.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083  2472.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.520  2474.493    drpclk_in_i
    SLICE_X201Y152       FDRE                                         r  TX_byte_reg[7]/C
                         clock pessimism              0.000  2474.493    
                         clock uncertainty           -0.035  2474.458    
    SLICE_X201Y152       FDRE (Setup_fdre_C_D)        0.033  2474.491    TX_byte_reg[7]
  -------------------------------------------------------------------
                         required time                       2474.491    
                         arrival time                       -2479.194    
  -------------------------------------------------------------------
                         slack                                 -4.703    

Slack (VIOLATED) :        -4.631ns  (required time - arrival time)
  Source:                 tm0/rx_FBERT/BER_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            TX_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (drpclk_in_i rise@2470.000ns - clkout0 rise@2469.988ns)
  Data Path Delay:        0.781ns  (logic 0.309ns (39.581%)  route 0.472ns (60.419%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns = ( 2474.493 - 2470.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 2478.342 - 2469.988 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge) 2469.988  2469.988 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  2469.988 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024  2472.012    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093  2472.105 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032  2474.137    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077  2474.214 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373  2476.587    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  2476.680 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.662  2478.342    tm0/rx_FBERT/gt0_rxusrclk2_i
    SLICE_X203Y152       FDCE                                         r  tm0/rx_FBERT/BER_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y152       FDCE (Prop_fdce_C_Q)         0.223  2478.565 r  tm0/rx_FBERT/BER_out_reg[16]/Q
                         net (fo=1, routed)           0.277  2478.843    tm0/rx_FBERT/tm0_FBERT_BER_out_i[16]
    SLICE_X201Y152       LUT6 (Prop_lut6_I1_O)        0.043  2478.885 r  tm0/rx_FBERT/TX_byte[0]_i_3/O
                         net (fo=1, routed)           0.194  2479.080    tm0/rx_FBERT/TX_byte[0]_i_3_n_0
    SLICE_X198Y153       LUT6 (Prop_lut6_I5_O)        0.043  2479.123 r  tm0/rx_FBERT/TX_byte[0]_i_1/O
                         net (fo=1, routed)           0.000  2479.123    tm0_n_39
    SLICE_X198Y153       FDRE                                         r  TX_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   2470.000  2470.000 r  
    H19                                               0.000  2470.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  2470.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727  2470.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163  2472.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083  2472.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.520  2474.493    drpclk_in_i
    SLICE_X198Y153       FDRE                                         r  TX_byte_reg[0]/C
                         clock pessimism              0.000  2474.493    
                         clock uncertainty           -0.035  2474.458    
    SLICE_X198Y153       FDRE (Setup_fdre_C_D)        0.034  2474.492    TX_byte_reg[0]
  -------------------------------------------------------------------
                         required time                       2474.492    
                         arrival time                       -2479.123    
  -------------------------------------------------------------------
                         slack                                 -4.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.326ns  (arrival time - required time)
  Source:                 tm0/rx_FBERT/BER_out_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            TX_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.414%)  route 0.131ns (50.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    3.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.752     3.990    tm0/rx_FBERT/gt0_rxusrclk2_i
    SLICE_X195Y153       FDCE                                         r  tm0/rx_FBERT/BER_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y153       FDCE (Prop_fdce_C_Q)         0.100     4.090 r  tm0/rx_FBERT/BER_out_reg[28]/Q
                         net (fo=1, routed)           0.131     4.221    tm0/rx_FBERT/tm0_FBERT_BER_out_i[28]
    SLICE_X198Y153       LUT5 (Prop_lut5_I1_O)        0.028     4.249 r  tm0/rx_FBERT/TX_byte[4]_i_1/O
                         net (fo=1, routed)           0.000     4.249    tm0_n_35
    SLICE_X198Y153       FDRE                                         r  TX_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.977     2.826    drpclk_in_i
    SLICE_X198Y153       FDRE                                         r  TX_byte_reg[4]/C
                         clock pessimism              0.000     2.826    
                         clock uncertainty            0.035     2.862    
    SLICE_X198Y153       FDRE (Hold_fdre_C_D)         0.061     2.923    TX_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           4.249    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.329ns  (arrival time - required time)
  Source:                 tm0/rx_FBERT/BER_out_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            TX_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.153%)  route 0.132ns (50.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.760     3.998    tm0/rx_FBERT/gt0_rxusrclk2_i
    SLICE_X221Y159       FDCE                                         r  tm0/rx_FBERT/BER_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y159       FDCE (Prop_fdce_C_Q)         0.100     4.098 r  tm0/rx_FBERT/BER_out_reg[25]/Q
                         net (fo=1, routed)           0.132     4.230    tm0/rx_FBERT/tm0_FBERT_BER_out_i[25]
    SLICE_X221Y158       LUT6 (Prop_lut6_I1_O)        0.028     4.258 r  tm0/rx_FBERT/TX_byte[1]_i_1/O
                         net (fo=1, routed)           0.000     4.258    tm0_n_38
    SLICE_X221Y158       FDRE                                         r  TX_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.985     2.834    drpclk_in_i
    SLICE_X221Y158       FDRE                                         r  TX_byte_reg[1]/C
                         clock pessimism              0.000     2.834    
                         clock uncertainty            0.035     2.870    
    SLICE_X221Y158       FDRE (Hold_fdre_C_D)         0.060     2.930    TX_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           4.258    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 tm0/rx_FBERT/BER_out_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            TX_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.535%)  route 0.173ns (57.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    3.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.753     3.991    tm0/rx_FBERT/gt0_rxusrclk2_i
    SLICE_X195Y150       FDCE                                         r  tm0/rx_FBERT/BER_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y150       FDCE (Prop_fdce_C_Q)         0.100     4.091 r  tm0/rx_FBERT/BER_out_reg[30]/Q
                         net (fo=1, routed)           0.173     4.264    tm0/rx_FBERT/tm0_FBERT_BER_out_i[30]
    SLICE_X196Y151       LUT5 (Prop_lut5_I1_O)        0.028     4.292 r  tm0/rx_FBERT/TX_byte[6]_i_1/O
                         net (fo=1, routed)           0.000     4.292    tm0_n_33
    SLICE_X196Y151       FDRE                                         r  TX_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.977     2.826    drpclk_in_i
    SLICE_X196Y151       FDRE                                         r  TX_byte_reg[6]/C
                         clock pessimism              0.000     2.826    
                         clock uncertainty            0.035     2.862    
    SLICE_X196Y151       FDRE (Hold_fdre_C_D)         0.087     2.949    TX_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           4.292    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 tm0/rx_FBERT/BER_out_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            TX_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.136%)  route 0.169ns (56.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.755     3.993    tm0/rx_FBERT/gt0_rxusrclk2_i
    SLICE_X203Y152       FDCE                                         r  tm0/rx_FBERT/BER_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y152       FDCE (Prop_fdce_C_Q)         0.100     4.093 r  tm0/rx_FBERT/BER_out_reg[31]/Q
                         net (fo=1, routed)           0.169     4.262    tm0/rx_FBERT/tm0_FBERT_BER_out_i[31]
    SLICE_X201Y152       LUT6 (Prop_lut6_I1_O)        0.028     4.290 r  tm0/rx_FBERT/TX_byte[7]_i_2/O
                         net (fo=1, routed)           0.000     4.290    tm0_n_32
    SLICE_X201Y152       FDRE                                         r  TX_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.978     2.827    drpclk_in_i
    SLICE_X201Y152       FDRE                                         r  TX_byte_reg[7]/C
                         clock pessimism              0.000     2.827    
                         clock uncertainty            0.035     2.863    
    SLICE_X201Y152       FDRE (Hold_fdre_C_D)         0.060     2.923    TX_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           4.290    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 tm0/rx_FBERT/BER_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            TX_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.146ns (46.404%)  route 0.169ns (53.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.755     3.993    tm0/rx_FBERT/gt0_rxusrclk2_i
    SLICE_X200Y152       FDCE                                         r  tm0/rx_FBERT/BER_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y152       FDCE (Prop_fdce_C_Q)         0.118     4.111 r  tm0/rx_FBERT/BER_out_reg[24]/Q
                         net (fo=1, routed)           0.169     4.280    tm0/rx_FBERT/tm0_FBERT_BER_out_i[24]
    SLICE_X198Y153       LUT6 (Prop_lut6_I1_O)        0.028     4.308 r  tm0/rx_FBERT/TX_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     4.308    tm0_n_39
    SLICE_X198Y153       FDRE                                         r  TX_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.977     2.826    drpclk_in_i
    SLICE_X198Y153       FDRE                                         r  TX_byte_reg[0]/C
                         clock pessimism              0.000     2.826    
                         clock uncertainty            0.035     2.862    
    SLICE_X198Y153       FDRE (Hold_fdre_C_D)         0.061     2.923    TX_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           4.308    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 tm0/rx_FBERT/BER_out_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            TX_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.156ns (48.670%)  route 0.165ns (51.330%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    3.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.754     3.992    tm0/rx_FBERT/gt0_rxusrclk2_i
    SLICE_X203Y154       FDCE                                         r  tm0/rx_FBERT/BER_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y154       FDCE (Prop_fdce_C_Q)         0.100     4.092 r  tm0/rx_FBERT/BER_out_reg[29]/Q
                         net (fo=1, routed)           0.115     4.207    tm0/rx_FBERT/tm0_FBERT_BER_out_i[29]
    SLICE_X205Y153       LUT6 (Prop_lut6_I2_O)        0.028     4.235 r  tm0/rx_FBERT/TX_byte[5]_i_2/O
                         net (fo=1, routed)           0.050     4.285    tm0/rx_FBERT/TX_byte[5]_i_2_n_0
    SLICE_X205Y153       LUT5 (Prop_lut5_I0_O)        0.028     4.313 r  tm0/rx_FBERT/TX_byte[5]_i_1/O
                         net (fo=1, routed)           0.000     4.313    tm0_n_34
    SLICE_X205Y153       FDRE                                         r  TX_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.978     2.827    drpclk_in_i
    SLICE_X205Y153       FDRE                                         r  TX_byte_reg[5]/C
                         clock pessimism              0.000     2.827    
                         clock uncertainty            0.035     2.863    
    SLICE_X205Y153       FDRE (Hold_fdre_C_D)         0.060     2.923    TX_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           4.313    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 tm0/rx_FBERT/BER_out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            TX_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.155ns (48.339%)  route 0.166ns (51.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.761     3.999    tm0/rx_FBERT/gt0_rxusrclk2_i
    SLICE_X221Y156       FDCE                                         r  tm0/rx_FBERT/BER_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y156       FDCE (Prop_fdce_C_Q)         0.091     4.090 r  tm0/rx_FBERT/BER_out_reg[26]/Q
                         net (fo=1, routed)           0.166     4.256    tm0/rx_FBERT/tm0_FBERT_BER_out_i[26]
    SLICE_X221Y157       LUT6 (Prop_lut6_I1_O)        0.064     4.320 r  tm0/rx_FBERT/TX_byte[2]_i_1/O
                         net (fo=1, routed)           0.000     4.320    tm0_n_37
    SLICE_X221Y157       FDRE                                         r  TX_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.985     2.834    drpclk_in_i
    SLICE_X221Y157       FDRE                                         r  TX_byte_reg[2]/C
                         clock pessimism              0.000     2.834    
                         clock uncertainty            0.035     2.870    
    SLICE_X221Y157       FDRE (Hold_fdre_C_D)         0.060     2.930    TX_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 tm0/rx_FBERT/BER_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            TX_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.187%)  route 0.216ns (62.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.761     3.999    tm0/rx_FBERT/gt0_rxusrclk2_i
    SLICE_X221Y156       FDCE                                         r  tm0/rx_FBERT/BER_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y156       FDCE (Prop_fdce_C_Q)         0.100     4.099 r  tm0/rx_FBERT/BER_out_reg[27]/Q
                         net (fo=1, routed)           0.216     4.315    tm0/rx_FBERT/tm0_FBERT_BER_out_i[27]
    SLICE_X219Y155       LUT5 (Prop_lut5_I1_O)        0.028     4.343 r  tm0/rx_FBERT/TX_byte[3]_i_1/O
                         net (fo=1, routed)           0.000     4.343    tm0_n_36
    SLICE_X219Y155       FDRE                                         r  TX_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.986     2.835    drpclk_in_i
    SLICE_X219Y155       FDRE                                         r  TX_byte_reg[3]/C
                         clock pessimism              0.000     2.835    
                         clock uncertainty            0.035     2.871    
    SLICE_X219Y155       FDRE (Hold_fdre_C_D)         0.060     2.931    TX_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           4.343    
  -------------------------------------------------------------------
                         slack                                  1.413    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  drpclk_in_i

Setup :            2  Failing Endpoints,  Worst Slack       -2.932ns,  Total Violation       -5.736ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.932ns  (required time - arrival time)
  Source:                 gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0_reset_i_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (drpclk_in_i rise@2470.000ns - clkout0_1 rise@2469.988ns)
  Data Path Delay:        0.670ns  (logic 0.302ns (45.062%)  route 0.368ns (54.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 2474.562 - 2470.000 ) 
    Source Clock Delay      (SCD):    6.835ns = ( 2476.823 - 2469.988 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                   2469.988  2469.988 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  2469.988 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024  2472.012    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093  2472.105 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400  2473.505    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077  2473.582 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425  2475.007    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  2475.100 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.723  2476.823    gt0_txusrclk2_i
    SLICE_X172Y112       FDCE                                         r  gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y112       FDCE (Prop_fdce_C_Q)         0.259  2477.082 r  gt0_txfsmresetdone_r2_reg/Q
                         net (fo=1, routed)           0.368  2477.450    gt0_txfsmresetdone_r2
    SLICE_X173Y105       LUT5 (Prop_lut5_I1_O)        0.043  2477.493 r  tm0_reset_i_i_1/O
                         net (fo=1, routed)           0.000  2477.493    tm0_reset_i_i_1_n_0
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   2470.000  2470.000 r  
    H19                                               0.000  2470.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  2470.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727  2470.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163  2472.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083  2472.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589  2474.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
                         clock pessimism              0.000  2474.562    
                         clock uncertainty           -0.035  2474.527    
    SLICE_X173Y105       FDRE (Setup_fdre_C_D)        0.034  2474.561    tm0_reset_i_reg
  -------------------------------------------------------------------
                         required time                       2474.561    
                         arrival time                       -2477.493    
  -------------------------------------------------------------------
                         slack                                 -2.932    

Slack (VIOLATED) :        -2.804ns  (required time - arrival time)
  Source:                 gt1_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm1_reset_i_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (drpclk_in_i rise@2470.000ns - clkout0_1 rise@2469.988ns)
  Data Path Delay:        0.536ns  (logic 0.302ns (56.393%)  route 0.234ns (43.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 2474.487 - 2470.000 ) 
    Source Clock Delay      (SCD):    6.765ns = ( 2476.753 - 2469.988 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                   2469.988  2469.988 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  2469.988 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024  2472.012    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093  2472.105 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400  2473.505    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077  2473.582 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425  2475.007    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  2475.100 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.653  2476.753    gt0_txusrclk2_i
    SLICE_X192Y189       FDCE                                         r  gt1_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y189       FDCE (Prop_fdce_C_Q)         0.259  2477.012 r  gt1_txfsmresetdone_r2_reg/Q
                         net (fo=1, routed)           0.234  2477.246    gt1_txfsmresetdone_r2
    SLICE_X193Y189       LUT5 (Prop_lut5_I1_O)        0.043  2477.289 r  tm1_reset_i_i_1/O
                         net (fo=1, routed)           0.000  2477.289    tm1_reset_i_i_1_n_0
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   2470.000  2470.000 r  
    H19                                               0.000  2470.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  2470.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727  2470.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163  2472.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083  2472.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.514  2474.487    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
                         clock pessimism              0.000  2474.487    
                         clock uncertainty           -0.035  2474.452    
    SLICE_X193Y189       FDRE (Setup_fdre_C_D)        0.033  2474.485    tm1_reset_i_reg
  -------------------------------------------------------------------
                         required time                       2474.485    
                         arrival time                       -2477.289    
  -------------------------------------------------------------------
                         slack                                 -2.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 gt1_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm1_reset_i_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.825%)  route 0.116ns (44.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        0.746     2.890    gt0_txusrclk2_i
    SLICE_X192Y189       FDCE                                         r  gt1_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y189       FDCE (Prop_fdce_C_Q)         0.118     3.008 r  gt1_txfsmresetdone_r2_reg/Q
                         net (fo=1, routed)           0.116     3.124    gt1_txfsmresetdone_r2
    SLICE_X193Y189       LUT5 (Prop_lut5_I1_O)        0.028     3.152 r  tm1_reset_i_i_1/O
                         net (fo=1, routed)           0.000     3.152    tm1_reset_i_i_1_n_0
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.973     2.822    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
                         clock pessimism              0.000     2.822    
                         clock uncertainty            0.035     2.858    
    SLICE_X193Y189       FDRE (Hold_fdre_C_D)         0.060     2.918    tm1_reset_i_reg
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 gt0_txfsmresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0_reset_i_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.146ns (43.427%)  route 0.190ns (56.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.591     1.518    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.568 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550     2.118    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.144 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        0.740     2.884    gt0_txusrclk2_i
    SLICE_X172Y112       FDCE                                         r  gt0_txfsmresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y112       FDCE (Prop_fdce_C_Q)         0.118     3.002 r  gt0_txfsmresetdone_r2_reg/Q
                         net (fo=1, routed)           0.190     3.192    gt0_txfsmresetdone_r2
    SLICE_X173Y105       LUT5 (Prop_lut5_I1_O)        0.028     3.220 r  tm0_reset_i_i_1/O
                         net (fo=1, routed)           0.000     3.220    tm0_reset_i_i_1_n_0
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.382     1.819    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.849 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        0.989     2.838    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
                         clock pessimism              0.000     2.838    
                         clock uncertainty            0.035     2.874    
    SLICE_X173Y105       FDRE (Hold_fdre_C_D)         0.060     2.934    tm0_reset_i_reg
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.220    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  clkout0

Setup :          136  Failing Endpoints,  Worst Slack       -4.067ns,  Total Violation     -509.428ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.067ns  (required time - arrival time)
  Source:                 tm1_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm1/rx_block_sync/begin_r_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.388ns  (logic 0.266ns (4.164%)  route 6.122ns (95.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.573ns = ( 4767.575 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 4764.914 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.655  4764.914    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y189       FDRE (Prop_fdre_C_Q)         0.223  4765.137 f  tm1_reset_i_reg/Q
                         net (fo=7, routed)           2.894  4768.031    tm1/tx_compressor_buffer/tm1_reset_i
    SLICE_X194Y181       LUT1 (Prop_lut1_I0_O)        0.043  4768.074 r  tm1/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3__0/O
                         net (fo=3173, routed)        3.228  4771.301    tm1/rx_block_sync/p_0_in
    SLICE_X218Y163       FDSE                                         r  tm1/rx_block_sync/begin_r_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.524  4767.575    tm1/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X218Y163       FDSE                                         r  tm1/rx_block_sync/begin_r_reg/C
                         clock pessimism              0.000  4767.575    
                         clock uncertainty           -0.035  4767.540    
    SLICE_X218Y163       FDSE (Setup_fdse_C_S)       -0.304  4767.236    tm1/rx_block_sync/begin_r_reg
  -------------------------------------------------------------------
                         required time                       4767.236    
                         arrival time                       -4771.302    
  -------------------------------------------------------------------
                         slack                                 -4.067    

Slack (VIOLATED) :        -4.067ns  (required time - arrival time)
  Source:                 tm1_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm1/rx_block_sync/slip_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.388ns  (logic 0.266ns (4.164%)  route 6.122ns (95.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.573ns = ( 4767.575 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 4764.914 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.655  4764.914    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y189       FDRE (Prop_fdre_C_Q)         0.223  4765.137 f  tm1_reset_i_reg/Q
                         net (fo=7, routed)           2.894  4768.031    tm1/tx_compressor_buffer/tm1_reset_i
    SLICE_X194Y181       LUT1 (Prop_lut1_I0_O)        0.043  4768.074 r  tm1/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3__0/O
                         net (fo=3173, routed)        3.228  4771.301    tm1/rx_block_sync/p_0_in
    SLICE_X218Y163       FDRE                                         r  tm1/rx_block_sync/slip_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.524  4767.575    tm1/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X218Y163       FDRE                                         r  tm1/rx_block_sync/slip_r_reg/C
                         clock pessimism              0.000  4767.575    
                         clock uncertainty           -0.035  4767.540    
    SLICE_X218Y163       FDRE (Setup_fdre_C_R)       -0.304  4767.236    tm1/rx_block_sync/slip_r_reg
  -------------------------------------------------------------------
                         required time                       4767.236    
                         arrival time                       -4771.302    
  -------------------------------------------------------------------
                         slack                                 -4.067    

Slack (VIOLATED) :        -4.064ns  (required time - arrival time)
  Source:                 tm1_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm1/rx_block_sync/sh_invalid_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.387ns  (logic 0.266ns (4.165%)  route 6.121ns (95.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.574ns = ( 4767.576 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 4764.914 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.655  4764.914    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y189       FDRE (Prop_fdre_C_Q)         0.223  4765.137 f  tm1_reset_i_reg/Q
                         net (fo=7, routed)           2.894  4768.031    tm1/tx_compressor_buffer/tm1_reset_i
    SLICE_X194Y181       LUT1 (Prop_lut1_I0_O)        0.043  4768.074 r  tm1/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3__0/O
                         net (fo=3173, routed)        3.226  4771.300    tm1/rx_block_sync/p_0_in
    SLICE_X221Y163       FDRE                                         r  tm1/rx_block_sync/sh_invalid_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.525  4767.576    tm1/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X221Y163       FDRE                                         r  tm1/rx_block_sync/sh_invalid_r_reg/C
                         clock pessimism              0.000  4767.576    
                         clock uncertainty           -0.035  4767.541    
    SLICE_X221Y163       FDRE (Setup_fdre_C_R)       -0.304  4767.237    tm1/rx_block_sync/sh_invalid_r_reg
  -------------------------------------------------------------------
                         required time                       4767.236    
                         arrival time                       -4771.301    
  -------------------------------------------------------------------
                         slack                                 -4.064    

Slack (VIOLATED) :        -4.064ns  (required time - arrival time)
  Source:                 tm1_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm1/rx_block_sync/sh_valid_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.387ns  (logic 0.266ns (4.165%)  route 6.121ns (95.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.574ns = ( 4767.576 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 4764.914 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.655  4764.914    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y189       FDRE (Prop_fdre_C_Q)         0.223  4765.137 f  tm1_reset_i_reg/Q
                         net (fo=7, routed)           2.894  4768.031    tm1/tx_compressor_buffer/tm1_reset_i
    SLICE_X194Y181       LUT1 (Prop_lut1_I0_O)        0.043  4768.074 r  tm1/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3__0/O
                         net (fo=3173, routed)        3.226  4771.300    tm1/rx_block_sync/p_0_in
    SLICE_X221Y163       FDRE                                         r  tm1/rx_block_sync/sh_valid_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.525  4767.576    tm1/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X221Y163       FDRE                                         r  tm1/rx_block_sync/sh_valid_r_reg/C
                         clock pessimism              0.000  4767.576    
                         clock uncertainty           -0.035  4767.541    
    SLICE_X221Y163       FDRE (Setup_fdre_C_R)       -0.304  4767.237    tm1/rx_block_sync/sh_valid_r_reg
  -------------------------------------------------------------------
                         required time                       4767.236    
                         arrival time                       -4771.301    
  -------------------------------------------------------------------
                         slack                                 -4.064    

Slack (VIOLATED) :        -4.064ns  (required time - arrival time)
  Source:                 tm1_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm1/rx_block_sync/sync_done_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.387ns  (logic 0.266ns (4.165%)  route 6.121ns (95.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.574ns = ( 4767.576 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 4764.914 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.655  4764.914    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y189       FDRE (Prop_fdre_C_Q)         0.223  4765.137 f  tm1_reset_i_reg/Q
                         net (fo=7, routed)           2.894  4768.031    tm1/tx_compressor_buffer/tm1_reset_i
    SLICE_X194Y181       LUT1 (Prop_lut1_I0_O)        0.043  4768.074 r  tm1/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3__0/O
                         net (fo=3173, routed)        3.226  4771.300    tm1/rx_block_sync/p_0_in
    SLICE_X221Y163       FDRE                                         r  tm1/rx_block_sync/sync_done_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.525  4767.576    tm1/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X221Y163       FDRE                                         r  tm1/rx_block_sync/sync_done_r_reg/C
                         clock pessimism              0.000  4767.576    
                         clock uncertainty           -0.035  4767.541    
    SLICE_X221Y163       FDRE (Setup_fdre_C_R)       -0.304  4767.237    tm1/rx_block_sync/sync_done_r_reg
  -------------------------------------------------------------------
                         required time                       4767.236    
                         arrival time                       -4771.301    
  -------------------------------------------------------------------
                         slack                                 -4.064    

Slack (VIOLATED) :        -4.064ns  (required time - arrival time)
  Source:                 tm1_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm1/rx_block_sync/test_sh_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.387ns  (logic 0.266ns (4.165%)  route 6.121ns (95.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.574ns = ( 4767.576 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 4764.914 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.655  4764.914    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y189       FDRE (Prop_fdre_C_Q)         0.223  4765.137 f  tm1_reset_i_reg/Q
                         net (fo=7, routed)           2.894  4768.031    tm1/tx_compressor_buffer/tm1_reset_i
    SLICE_X194Y181       LUT1 (Prop_lut1_I0_O)        0.043  4768.074 r  tm1/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3__0/O
                         net (fo=3173, routed)        3.226  4771.300    tm1/rx_block_sync/p_0_in
    SLICE_X221Y163       FDRE                                         r  tm1/rx_block_sync/test_sh_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.525  4767.576    tm1/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X221Y163       FDRE                                         r  tm1/rx_block_sync/test_sh_r_reg/C
                         clock pessimism              0.000  4767.576    
                         clock uncertainty           -0.035  4767.541    
    SLICE_X221Y163       FDRE (Setup_fdre_C_R)       -0.304  4767.237    tm1/rx_block_sync/test_sh_r_reg
  -------------------------------------------------------------------
                         required time                       4767.236    
                         arrival time                       -4771.301    
  -------------------------------------------------------------------
                         slack                                 -4.064    

Slack (VIOLATED) :        -4.003ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_descrambler/unscrambled_data_i_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.278ns  (logic 0.266ns (4.237%)  route 6.012ns (95.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 4767.580 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 f  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.209  4766.420    tm0/rx_block_sync/tm0_reset_i_reg
    SLICE_X172Y105       LUT2 (Prop_lut2_I1_O)        0.043  4766.463 r  tm0/rx_block_sync/descrambler[57]_i_1__1/O
                         net (fo=122, routed)         4.802  4771.266    tm0/rx_descrambler/SR[0]
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.529  4767.580    tm0/rx_descrambler/gt0_rxusrclk2_i
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[23]/C
                         clock pessimism              0.000  4767.580    
                         clock uncertainty           -0.035  4767.545    
    SLICE_X220Y150       FDRE (Setup_fdre_C_R)       -0.281  4767.264    tm0/rx_descrambler/unscrambled_data_i_reg[23]
  -------------------------------------------------------------------
                         required time                       4767.264    
                         arrival time                       -4771.267    
  -------------------------------------------------------------------
                         slack                                 -4.003    

Slack (VIOLATED) :        -4.003ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_descrambler/unscrambled_data_i_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.278ns  (logic 0.266ns (4.237%)  route 6.012ns (95.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 4767.580 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 f  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.209  4766.420    tm0/rx_block_sync/tm0_reset_i_reg
    SLICE_X172Y105       LUT2 (Prop_lut2_I1_O)        0.043  4766.463 r  tm0/rx_block_sync/descrambler[57]_i_1__1/O
                         net (fo=122, routed)         4.802  4771.266    tm0/rx_descrambler/SR[0]
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.529  4767.580    tm0/rx_descrambler/gt0_rxusrclk2_i
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[42]/C
                         clock pessimism              0.000  4767.580    
                         clock uncertainty           -0.035  4767.545    
    SLICE_X220Y150       FDRE (Setup_fdre_C_R)       -0.281  4767.264    tm0/rx_descrambler/unscrambled_data_i_reg[42]
  -------------------------------------------------------------------
                         required time                       4767.264    
                         arrival time                       -4771.267    
  -------------------------------------------------------------------
                         slack                                 -4.003    

Slack (VIOLATED) :        -4.003ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_descrambler/unscrambled_data_i_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.278ns  (logic 0.266ns (4.237%)  route 6.012ns (95.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 4767.580 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 f  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.209  4766.420    tm0/rx_block_sync/tm0_reset_i_reg
    SLICE_X172Y105       LUT2 (Prop_lut2_I1_O)        0.043  4766.463 r  tm0/rx_block_sync/descrambler[57]_i_1__1/O
                         net (fo=122, routed)         4.802  4771.266    tm0/rx_descrambler/SR[0]
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.529  4767.580    tm0/rx_descrambler/gt0_rxusrclk2_i
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[43]/C
                         clock pessimism              0.000  4767.580    
                         clock uncertainty           -0.035  4767.545    
    SLICE_X220Y150       FDRE (Setup_fdre_C_R)       -0.281  4767.264    tm0/rx_descrambler/unscrambled_data_i_reg[43]
  -------------------------------------------------------------------
                         required time                       4767.264    
                         arrival time                       -4771.267    
  -------------------------------------------------------------------
                         slack                                 -4.003    

Slack (VIOLATED) :        -4.003ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_descrambler/unscrambled_data_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.278ns  (logic 0.266ns (4.237%)  route 6.012ns (95.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 4767.580 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 f  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.209  4766.420    tm0/rx_block_sync/tm0_reset_i_reg
    SLICE_X172Y105       LUT2 (Prop_lut2_I1_O)        0.043  4766.463 r  tm0/rx_block_sync/descrambler[57]_i_1__1/O
                         net (fo=122, routed)         4.802  4771.266    tm0/rx_descrambler/SR[0]
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.529  4767.580    tm0/rx_descrambler/gt0_rxusrclk2_i
    SLICE_X220Y150       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[4]/C
                         clock pessimism              0.000  4767.580    
                         clock uncertainty           -0.035  4767.545    
    SLICE_X220Y150       FDRE (Setup_fdre_C_R)       -0.281  4767.264    tm0/rx_descrambler/unscrambled_data_i_reg[4]
  -------------------------------------------------------------------
                         required time                       4767.264    
                         arrival time                       -4771.267    
  -------------------------------------------------------------------
                         slack                                 -4.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_block_sync/slip_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.214ns (4.883%)  route 4.168ns (95.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.522ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 f  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 r  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        2.398     8.944    tm0/rx_block_sync/p_0_in
    SLICE_X193Y149       FDRE                                         r  tm0/rx_block_sync/slip_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.830     8.522    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X193Y149       FDRE                                         r  tm0/rx_block_sync/slip_r_reg/C
                         clock pessimism              0.000     8.522    
                         clock uncertainty            0.035     8.557    
    SLICE_X193Y149       FDRE (Hold_fdre_C_R)         0.026     8.583    tm0/rx_block_sync/slip_r_reg
  -------------------------------------------------------------------
                         required time                         -8.583    
                         arrival time                           8.944    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_block_sync/begin_r_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.214ns (5.040%)  route 4.032ns (94.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.351ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 f  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 r  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        2.261     8.808    tm0/rx_block_sync/p_0_in
    SLICE_X197Y151       FDSE                                         r  tm0/rx_block_sync/begin_r_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y151       FDSE                                         r  tm0/rx_block_sync/begin_r_reg/C
                         clock pessimism              0.000     8.351    
                         clock uncertainty            0.035     8.386    
    SLICE_X197Y151       FDSE (Hold_fdse_C_S)         0.026     8.412    tm0/rx_block_sync/begin_r_reg
  -------------------------------------------------------------------
                         required time                         -8.412    
                         arrival time                           8.808    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_block_sync/sync_done_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.214ns (5.040%)  route 4.032ns (94.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.351ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 f  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 r  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        2.261     8.808    tm0/rx_block_sync/p_0_in
    SLICE_X197Y151       FDRE                                         r  tm0/rx_block_sync/sync_done_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y151       FDRE                                         r  tm0/rx_block_sync/sync_done_r_reg/C
                         clock pessimism              0.000     8.351    
                         clock uncertainty            0.035     8.386    
    SLICE_X197Y151       FDRE (Hold_fdre_C_R)         0.026     8.412    tm0/rx_block_sync/sync_done_r_reg
  -------------------------------------------------------------------
                         required time                         -8.412    
                         arrival time                           8.808    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_block_sync/sh_invalid_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.214ns (5.015%)  route 4.053ns (94.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.351ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 f  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 r  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        2.283     8.829    tm0/rx_block_sync/p_0_in
    SLICE_X197Y152       FDRE                                         r  tm0/rx_block_sync/sh_invalid_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y152       FDRE                                         r  tm0/rx_block_sync/sh_invalid_r_reg/C
                         clock pessimism              0.000     8.351    
                         clock uncertainty            0.035     8.386    
    SLICE_X197Y152       FDRE (Hold_fdre_C_R)         0.026     8.412    tm0/rx_block_sync/sh_invalid_r_reg
  -------------------------------------------------------------------
                         required time                         -8.412    
                         arrival time                           8.829    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_block_sync/sh_valid_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.214ns (5.015%)  route 4.053ns (94.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.351ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 f  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 r  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        2.283     8.829    tm0/rx_block_sync/p_0_in
    SLICE_X197Y152       FDRE                                         r  tm0/rx_block_sync/sh_valid_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y152       FDRE                                         r  tm0/rx_block_sync/sh_valid_r_reg/C
                         clock pessimism              0.000     8.351    
                         clock uncertainty            0.035     8.386    
    SLICE_X197Y152       FDRE (Hold_fdre_C_R)         0.026     8.412    tm0/rx_block_sync/sh_valid_r_reg
  -------------------------------------------------------------------
                         required time                         -8.412    
                         arrival time                           8.829    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_block_sync/test_sh_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.214ns (5.015%)  route 4.053ns (94.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.351ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 f  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 r  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        2.283     8.829    tm0/rx_block_sync/p_0_in
    SLICE_X197Y152       FDRE                                         r  tm0/rx_block_sync/test_sh_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y152       FDRE                                         r  tm0/rx_block_sync/test_sh_r_reg/C
                         clock pessimism              0.000     8.351    
                         clock uncertainty            0.035     8.386    
    SLICE_X197Y152       FDRE (Hold_fdre_C_R)         0.026     8.412    tm0/rx_block_sync/test_sh_r_reg
  -------------------------------------------------------------------
                         required time                         -8.412    
                         arrival time                           8.829    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_descrambler/descrambler_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.214ns (4.762%)  route 4.280ns (95.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.361ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 f  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.080     5.821    tm0/rx_block_sync/tm0_reset_i_reg
    SLICE_X172Y105       LUT2 (Prop_lut2_I1_O)        0.036     5.857 r  tm0/rx_block_sync/descrambler[57]_i_1__1/O
                         net (fo=122, routed)         3.200     9.056    tm0/rx_descrambler/SR[0]
    SLICE_X221Y151       FDRE                                         r  tm0/rx_descrambler/descrambler_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.669     8.361    tm0/rx_descrambler/gt0_rxusrclk2_i
    SLICE_X221Y151       FDRE                                         r  tm0/rx_descrambler/descrambler_reg[15]/C
                         clock pessimism              0.000     8.361    
                         clock uncertainty            0.035     8.396    
    SLICE_X221Y151       FDRE (Hold_fdre_C_R)         0.026     8.422    tm0/rx_descrambler/descrambler_reg[15]
  -------------------------------------------------------------------
                         required time                         -8.422    
                         arrival time                           9.056    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_descrambler/descrambler_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.214ns (4.762%)  route 4.280ns (95.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.361ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 f  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.080     5.821    tm0/rx_block_sync/tm0_reset_i_reg
    SLICE_X172Y105       LUT2 (Prop_lut2_I1_O)        0.036     5.857 r  tm0/rx_block_sync/descrambler[57]_i_1__1/O
                         net (fo=122, routed)         3.200     9.056    tm0/rx_descrambler/SR[0]
    SLICE_X221Y151       FDRE                                         r  tm0/rx_descrambler/descrambler_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.669     8.361    tm0/rx_descrambler/gt0_rxusrclk2_i
    SLICE_X221Y151       FDRE                                         r  tm0/rx_descrambler/descrambler_reg[47]/C
                         clock pessimism              0.000     8.361    
                         clock uncertainty            0.035     8.396    
    SLICE_X221Y151       FDRE (Hold_fdre_C_R)         0.026     8.422    tm0/rx_descrambler/descrambler_reg[47]
  -------------------------------------------------------------------
                         required time                         -8.422    
                         arrival time                           9.056    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_descrambler/unscrambled_data_i_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.214ns (4.762%)  route 4.280ns (95.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.361ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 f  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.080     5.821    tm0/rx_block_sync/tm0_reset_i_reg
    SLICE_X172Y105       LUT2 (Prop_lut2_I1_O)        0.036     5.857 r  tm0/rx_block_sync/descrambler[57]_i_1__1/O
                         net (fo=122, routed)         3.200     9.056    tm0/rx_descrambler/SR[0]
    SLICE_X221Y151       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.669     8.361    tm0/rx_descrambler/gt0_rxusrclk2_i
    SLICE_X221Y151       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[39]/C
                         clock pessimism              0.000     8.361    
                         clock uncertainty            0.035     8.396    
    SLICE_X221Y151       FDRE (Hold_fdre_C_R)         0.026     8.422    tm0/rx_descrambler/unscrambled_data_i_reg[39]
  -------------------------------------------------------------------
                         required time                         -8.422    
                         arrival time                           9.056    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_descrambler/unscrambled_data_i_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.214ns (4.762%)  route 4.280ns (95.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.361ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 f  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.080     5.821    tm0/rx_block_sync/tm0_reset_i_reg
    SLICE_X172Y105       LUT2 (Prop_lut2_I1_O)        0.036     5.857 r  tm0/rx_block_sync/descrambler[57]_i_1__1/O
                         net (fo=122, routed)         3.200     9.056    tm0/rx_descrambler/SR[0]
    SLICE_X221Y151       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.669     8.361    tm0/rx_descrambler/gt0_rxusrclk2_i
    SLICE_X221Y151       FDRE                                         r  tm0/rx_descrambler/unscrambled_data_i_reg[58]/C
                         clock pessimism              0.000     8.361    
                         clock uncertainty            0.035     8.396    
    SLICE_X221Y151       FDRE (Hold_fdre_C_R)         0.026     8.422    tm0/rx_descrambler/unscrambled_data_i_reg[58]
  -------------------------------------------------------------------
                         required time                         -8.422    
                         arrival time                           9.056    
  -------------------------------------------------------------------
                         slack                                  0.634    





---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  clkout0_1

Setup :         6476  Failing Endpoints,  Worst Slack       -5.166ns,  Total Violation   -18524.846ns
Hold  :          160  Failing Endpoints,  Worst Slack       -0.278ns,  Total Violation      -16.840ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.166ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_TX_syncronizer/loop_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.483ns  (logic 0.266ns (4.103%)  route 6.217ns (95.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.540ns = ( 4766.542 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          4.574  4769.785    tm0/tx_TX_syncronizer/tm0_reset_i_reg
    SLICE_X194Y92        LUT5 (Prop_lut5_I2_O)        0.043  4769.828 r  tm0/tx_TX_syncronizer/loop_cnt[7]_i_1/O
                         net (fo=8, routed)           1.643  4771.471    tm0/tx_TX_syncronizer/loop_cnt0
    SLICE_X194Y92        FDRE                                         r  tm0/tx_TX_syncronizer/loop_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.855  4766.542    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X194Y92        FDRE                                         r  tm0/tx_TX_syncronizer/loop_cnt_reg[2]/C
                         clock pessimism              0.000  4766.542    
                         clock uncertainty           -0.035  4766.507    
    SLICE_X194Y92        FDRE (Setup_fdre_C_CE)      -0.201  4766.306    tm0/tx_TX_syncronizer/loop_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                       4766.306    
                         arrival time                       -4771.472    
  -------------------------------------------------------------------
                         slack                                 -5.166    

Slack (VIOLATED) :        -5.166ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_TX_syncronizer/loop_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.483ns  (logic 0.266ns (4.103%)  route 6.217ns (95.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.540ns = ( 4766.542 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          4.574  4769.785    tm0/tx_TX_syncronizer/tm0_reset_i_reg
    SLICE_X194Y92        LUT5 (Prop_lut5_I2_O)        0.043  4769.828 r  tm0/tx_TX_syncronizer/loop_cnt[7]_i_1/O
                         net (fo=8, routed)           1.643  4771.471    tm0/tx_TX_syncronizer/loop_cnt0
    SLICE_X194Y92        FDRE                                         r  tm0/tx_TX_syncronizer/loop_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.855  4766.542    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X194Y92        FDRE                                         r  tm0/tx_TX_syncronizer/loop_cnt_reg[6]/C
                         clock pessimism              0.000  4766.542    
                         clock uncertainty           -0.035  4766.507    
    SLICE_X194Y92        FDRE (Setup_fdre_C_CE)      -0.201  4766.306    tm0/tx_TX_syncronizer/loop_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                       4766.306    
                         arrival time                       -4771.472    
  -------------------------------------------------------------------
                         slack                                 -5.166    

Slack (VIOLATED) :        -5.166ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_TX_syncronizer/loop_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.483ns  (logic 0.266ns (4.103%)  route 6.217ns (95.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.540ns = ( 4766.542 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          4.574  4769.785    tm0/tx_TX_syncronizer/tm0_reset_i_reg
    SLICE_X194Y92        LUT5 (Prop_lut5_I2_O)        0.043  4769.828 r  tm0/tx_TX_syncronizer/loop_cnt[7]_i_1/O
                         net (fo=8, routed)           1.643  4771.471    tm0/tx_TX_syncronizer/loop_cnt0
    SLICE_X194Y92        FDRE                                         r  tm0/tx_TX_syncronizer/loop_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.855  4766.542    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X194Y92        FDRE                                         r  tm0/tx_TX_syncronizer/loop_cnt_reg[7]/C
                         clock pessimism              0.000  4766.542    
                         clock uncertainty           -0.035  4766.507    
    SLICE_X194Y92        FDRE (Setup_fdre_C_CE)      -0.201  4766.306    tm0/tx_TX_syncronizer/loop_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                       4766.306    
                         arrival time                       -4771.472    
  -------------------------------------------------------------------
                         slack                                 -5.166    

Slack (VIOLATED) :        -5.102ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_TX_syncronizer/loop_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.419ns  (logic 0.266ns (4.144%)  route 6.153ns (95.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.540ns = ( 4766.542 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          4.574  4769.785    tm0/tx_TX_syncronizer/tm0_reset_i_reg
    SLICE_X194Y92        LUT5 (Prop_lut5_I2_O)        0.043  4769.828 r  tm0/tx_TX_syncronizer/loop_cnt[7]_i_1/O
                         net (fo=8, routed)           1.579  4771.407    tm0/tx_TX_syncronizer/loop_cnt0
    SLICE_X195Y92        FDRE                                         r  tm0/tx_TX_syncronizer/loop_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.855  4766.542    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X195Y92        FDRE                                         r  tm0/tx_TX_syncronizer/loop_cnt_reg[0]/C
                         clock pessimism              0.000  4766.542    
                         clock uncertainty           -0.035  4766.507    
    SLICE_X195Y92        FDRE (Setup_fdre_C_CE)      -0.201  4766.306    tm0/tx_TX_syncronizer/loop_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                       4766.306    
                         arrival time                       -4771.408    
  -------------------------------------------------------------------
                         slack                                 -5.102    

Slack (VIOLATED) :        -5.102ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_TX_syncronizer/loop_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.419ns  (logic 0.266ns (4.144%)  route 6.153ns (95.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.540ns = ( 4766.542 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          4.574  4769.785    tm0/tx_TX_syncronizer/tm0_reset_i_reg
    SLICE_X194Y92        LUT5 (Prop_lut5_I2_O)        0.043  4769.828 r  tm0/tx_TX_syncronizer/loop_cnt[7]_i_1/O
                         net (fo=8, routed)           1.579  4771.407    tm0/tx_TX_syncronizer/loop_cnt0
    SLICE_X195Y92        FDRE                                         r  tm0/tx_TX_syncronizer/loop_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.855  4766.542    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X195Y92        FDRE                                         r  tm0/tx_TX_syncronizer/loop_cnt_reg[1]/C
                         clock pessimism              0.000  4766.542    
                         clock uncertainty           -0.035  4766.507    
    SLICE_X195Y92        FDRE (Setup_fdre_C_CE)      -0.201  4766.306    tm0/tx_TX_syncronizer/loop_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                       4766.306    
                         arrival time                       -4771.408    
  -------------------------------------------------------------------
                         slack                                 -5.102    

Slack (VIOLATED) :        -5.102ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_TX_syncronizer/loop_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.419ns  (logic 0.266ns (4.144%)  route 6.153ns (95.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.540ns = ( 4766.542 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          4.574  4769.785    tm0/tx_TX_syncronizer/tm0_reset_i_reg
    SLICE_X194Y92        LUT5 (Prop_lut5_I2_O)        0.043  4769.828 r  tm0/tx_TX_syncronizer/loop_cnt[7]_i_1/O
                         net (fo=8, routed)           1.579  4771.407    tm0/tx_TX_syncronizer/loop_cnt0
    SLICE_X195Y92        FDRE                                         r  tm0/tx_TX_syncronizer/loop_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.855  4766.542    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X195Y92        FDRE                                         r  tm0/tx_TX_syncronizer/loop_cnt_reg[3]/C
                         clock pessimism              0.000  4766.542    
                         clock uncertainty           -0.035  4766.507    
    SLICE_X195Y92        FDRE (Setup_fdre_C_CE)      -0.201  4766.306    tm0/tx_TX_syncronizer/loop_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                       4766.306    
                         arrival time                       -4771.408    
  -------------------------------------------------------------------
                         slack                                 -5.102    

Slack (VIOLATED) :        -5.102ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_TX_syncronizer/loop_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.419ns  (logic 0.266ns (4.144%)  route 6.153ns (95.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.540ns = ( 4766.542 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          4.574  4769.785    tm0/tx_TX_syncronizer/tm0_reset_i_reg
    SLICE_X194Y92        LUT5 (Prop_lut5_I2_O)        0.043  4769.828 r  tm0/tx_TX_syncronizer/loop_cnt[7]_i_1/O
                         net (fo=8, routed)           1.579  4771.407    tm0/tx_TX_syncronizer/loop_cnt0
    SLICE_X195Y92        FDRE                                         r  tm0/tx_TX_syncronizer/loop_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.855  4766.542    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X195Y92        FDRE                                         r  tm0/tx_TX_syncronizer/loop_cnt_reg[4]/C
                         clock pessimism              0.000  4766.542    
                         clock uncertainty           -0.035  4766.507    
    SLICE_X195Y92        FDRE (Setup_fdre_C_CE)      -0.201  4766.306    tm0/tx_TX_syncronizer/loop_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                       4766.306    
                         arrival time                       -4771.408    
  -------------------------------------------------------------------
                         slack                                 -5.102    

Slack (VIOLATED) :        -5.102ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_TX_syncronizer/loop_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.419ns  (logic 0.266ns (4.144%)  route 6.153ns (95.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.540ns = ( 4766.542 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          4.574  4769.785    tm0/tx_TX_syncronizer/tm0_reset_i_reg
    SLICE_X194Y92        LUT5 (Prop_lut5_I2_O)        0.043  4769.828 r  tm0/tx_TX_syncronizer/loop_cnt[7]_i_1/O
                         net (fo=8, routed)           1.579  4771.407    tm0/tx_TX_syncronizer/loop_cnt0
    SLICE_X195Y92        FDRE                                         r  tm0/tx_TX_syncronizer/loop_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.855  4766.542    tm0/tx_TX_syncronizer/gt0_txusrclk2_i
    SLICE_X195Y92        FDRE                                         r  tm0/tx_TX_syncronizer/loop_cnt_reg[5]/C
                         clock pessimism              0.000  4766.542    
                         clock uncertainty           -0.035  4766.507    
    SLICE_X195Y92        FDRE (Setup_fdre_C_CE)      -0.201  4766.306    tm0/tx_TX_syncronizer/loop_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                       4766.306    
                         arrival time                       -4771.408    
  -------------------------------------------------------------------
                         slack                                 -5.102    

Slack (VIOLATED) :        -4.468ns  (required time - arrival time)
  Source:                 tm1_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm1/tx_64b66b_logic/gt0_txheader_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        5.761ns  (logic 0.266ns (4.617%)  route 5.495ns (95.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.208ns = ( 4766.210 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 4764.914 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.655  4764.914    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y189       FDRE (Prop_fdre_C_Q)         0.223  4765.137 r  tm1_reset_i_reg/Q
                         net (fo=7, routed)           5.495  4770.632    tm1/tx_64b66b_logic/tm1_reset_i
    SLICE_X221Y161       LUT6 (Prop_lut6_I0_O)        0.043  4770.675 r  tm1/tx_64b66b_logic/gt0_txheader_i[1]_i_1__0/O
                         net (fo=1, routed)           0.000  4770.675    tm1/tx_64b66b_logic/gt0_txheader_i[1]_i_1__0_n_0
    SLICE_X221Y161       FDRE                                         r  tm1/tx_64b66b_logic/gt0_txheader_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.523  4766.210    tm1/tx_64b66b_logic/gt0_txusrclk2_i
    SLICE_X221Y161       FDRE                                         r  tm1/tx_64b66b_logic/gt0_txheader_i_reg[1]/C
                         clock pessimism              0.000  4766.210    
                         clock uncertainty           -0.035  4766.175    
    SLICE_X221Y161       FDRE (Setup_fdre_C_D)        0.033  4766.208    tm1/tx_64b66b_logic/gt0_txheader_i_reg[1]
  -------------------------------------------------------------------
                         required time                       4766.208    
                         arrival time                       -4770.676    
  -------------------------------------------------------------------
                         slack                                 -4.468    

Slack (VIOLATED) :        -4.456ns  (required time - arrival time)
  Source:                 tm1_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm1/tx_64b66b_logic/gt0_txheader_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        5.750ns  (logic 0.266ns (4.626%)  route 5.484ns (95.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.208ns = ( 4766.210 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 4764.914 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.655  4764.914    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y189       FDRE (Prop_fdre_C_Q)         0.223  4765.137 r  tm1_reset_i_reg/Q
                         net (fo=7, routed)           5.484  4770.621    tm1/tx_64b66b_logic/tm1_reset_i
    SLICE_X221Y161       LUT6 (Prop_lut6_I2_O)        0.043  4770.664 r  tm1/tx_64b66b_logic/gt0_txheader_i[0]_i_1__0/O
                         net (fo=1, routed)           0.000  4770.664    tm1/tx_64b66b_logic/gt0_txheader_i[0]_i_1__0_n_0
    SLICE_X221Y161       FDRE                                         r  tm1/tx_64b66b_logic/gt0_txheader_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.523  4766.210    tm1/tx_64b66b_logic/gt0_txusrclk2_i
    SLICE_X221Y161       FDRE                                         r  tm1/tx_64b66b_logic/gt0_txheader_i_reg[0]/C
                         clock pessimism              0.000  4766.210    
                         clock uncertainty           -0.035  4766.175    
    SLICE_X221Y161       FDRE (Setup_fdre_C_D)        0.034  4766.209    tm1/tx_64b66b_logic/gt0_txheader_i_reg[0]
  -------------------------------------------------------------------
                         required time                       4766.209    
                         arrival time                       -4770.665    
  -------------------------------------------------------------------
                         slack                                 -4.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.278ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_word_compressor/buf_input_r_reg[195]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.250ns (10.380%)  route 2.158ns (89.620%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.059ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.286     6.027    tm0/tx_64b66b_logic/tm0_reset_i_reg
    SLICE_X173Y104       LUT3 (Prop_lut3_I0_O)        0.036     6.063 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         0.872     6.935    tm0/tx_word_compressor/tm0_reset_i_reg
    SLICE_X187Y93        LUT5 (Prop_lut5_I0_O)        0.036     6.971 r  tm0/tx_word_compressor/buf_input_r[195]_i_1__1/O
                         net (fo=1, routed)           0.000     6.971    tm0/tx_word_compressor/buf_input_r[195]_i_1__1_n_0
    SLICE_X187Y93        FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[195]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.947     7.059    tm0/tx_word_compressor/gt0_txusrclk2_i
    SLICE_X187Y93        FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[195]/C
                         clock pessimism              0.000     7.059    
                         clock uncertainty            0.035     7.094    
    SLICE_X187Y93        FDCE (Hold_fdce_C_D)         0.154     7.248    tm0/tx_word_compressor/buf_input_r_reg[195]
  -------------------------------------------------------------------
                         required time                         -7.248    
                         arrival time                           6.971    
  -------------------------------------------------------------------
                         slack                                 -0.278    

Slack (VIOLATED) :        -0.261ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_word_compressor/buf_input_r_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.250ns (10.312%)  route 2.174ns (89.688%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.058ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.286     6.027    tm0/tx_64b66b_logic/tm0_reset_i_reg
    SLICE_X173Y104       LUT3 (Prop_lut3_I0_O)        0.036     6.063 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         0.888     6.950    tm0/tx_word_compressor/tm0_reset_i_reg
    SLICE_X179Y99        LUT5 (Prop_lut5_I0_O)        0.036     6.986 r  tm0/tx_word_compressor/buf_input_r[73]_i_1__5/O
                         net (fo=1, routed)           0.000     6.986    tm0/tx_word_compressor/buf_input_r[73]_i_1__5_n_0
    SLICE_X179Y99        FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.946     7.058    tm0/tx_word_compressor/gt0_txusrclk2_i
    SLICE_X179Y99        FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[73]/C
                         clock pessimism              0.000     7.058    
                         clock uncertainty            0.035     7.093    
    SLICE_X179Y99        FDCE (Hold_fdce_C_D)         0.154     7.247    tm0/tx_word_compressor/buf_input_r_reg[73]
  -------------------------------------------------------------------
                         required time                         -7.247    
                         arrival time                           6.986    
  -------------------------------------------------------------------
                         slack                                 -0.261    

Slack (VIOLATED) :        -0.257ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_word_compressor/buf_input_r_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.250ns (10.303%)  route 2.177ns (89.697%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.056ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.286     6.027    tm0/tx_64b66b_logic/tm0_reset_i_reg
    SLICE_X173Y104       LUT3 (Prop_lut3_I0_O)        0.036     6.063 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         0.890     6.953    tm0/tx_word_compressor/tm0_reset_i_reg
    SLICE_X183Y89        LUT5 (Prop_lut5_I0_O)        0.036     6.989 r  tm0/tx_word_compressor/buf_input_r[71]_i_1__5/O
                         net (fo=1, routed)           0.000     6.989    tm0/tx_word_compressor/buf_input_r[71]_i_1__5_n_0
    SLICE_X183Y89        FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.944     7.056    tm0/tx_word_compressor/gt0_txusrclk2_i
    SLICE_X183Y89        FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[71]/C
                         clock pessimism              0.000     7.056    
                         clock uncertainty            0.035     7.091    
    SLICE_X183Y89        FDCE (Hold_fdce_C_D)         0.154     7.245    tm0/tx_word_compressor/buf_input_r_reg[71]
  -------------------------------------------------------------------
                         required time                         -7.245    
                         arrival time                           6.989    
  -------------------------------------------------------------------
                         slack                                 -0.257    

Slack (VIOLATED) :        -0.253ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_word_compressor/buf_input_r_reg[239]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.250ns (11.074%)  route 2.007ns (88.926%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.883ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.286     6.027    tm0/tx_64b66b_logic/tm0_reset_i_reg
    SLICE_X173Y104       LUT3 (Prop_lut3_I0_O)        0.036     6.063 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         0.721     6.784    tm0/tx_word_compressor/tm0_reset_i_reg
    SLICE_X177Y108       LUT5 (Prop_lut5_I0_O)        0.036     6.820 r  tm0/tx_word_compressor/buf_input_r[239]_i_1/O
                         net (fo=1, routed)           0.000     6.820    tm0/tx_word_compressor/buf_input_r[239]_i_1_n_0
    SLICE_X177Y108       FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[239]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.771     6.883    tm0/tx_word_compressor/gt0_txusrclk2_i
    SLICE_X177Y108       FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[239]/C
                         clock pessimism              0.000     6.883    
                         clock uncertainty            0.035     6.918    
    SLICE_X177Y108       FDCE (Hold_fdce_C_D)         0.154     7.072    tm0/tx_word_compressor/buf_input_r_reg[239]
  -------------------------------------------------------------------
                         required time                         -7.072    
                         arrival time                           6.820    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.249ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_word_compressor/buf_input_r_reg[112]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.250ns (11.056%)  route 2.011ns (88.944%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.883ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.286     6.027    tm0/tx_64b66b_logic/tm0_reset_i_reg
    SLICE_X173Y104       LUT3 (Prop_lut3_I0_O)        0.036     6.063 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         0.725     6.787    tm0/tx_word_compressor/tm0_reset_i_reg
    SLICE_X177Y108       LUT5 (Prop_lut5_I0_O)        0.036     6.823 r  tm0/tx_word_compressor/buf_input_r[112]_i_1__3/O
                         net (fo=1, routed)           0.000     6.823    tm0/tx_word_compressor/buf_input_r[112]_i_1__3_n_0
    SLICE_X177Y108       FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.771     6.883    tm0/tx_word_compressor/gt0_txusrclk2_i
    SLICE_X177Y108       FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[112]/C
                         clock pessimism              0.000     6.883    
                         clock uncertainty            0.035     6.918    
    SLICE_X177Y108       FDCE (Hold_fdce_C_D)         0.154     7.072    tm0/tx_word_compressor/buf_input_r_reg[112]
  -------------------------------------------------------------------
                         required time                         -7.072    
                         arrival time                           6.823    
  -------------------------------------------------------------------
                         slack                                 -0.249    

Slack (VIOLATED) :        -0.247ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_word_compressor/buf_input_r_reg[140]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.250ns (11.051%)  route 2.012ns (88.949%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.883ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.286     6.027    tm0/tx_64b66b_logic/tm0_reset_i_reg
    SLICE_X173Y104       LUT3 (Prop_lut3_I0_O)        0.036     6.063 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         0.726     6.788    tm0/tx_word_compressor/tm0_reset_i_reg
    SLICE_X177Y108       LUT5 (Prop_lut5_I0_O)        0.036     6.824 r  tm0/tx_word_compressor/buf_input_r[140]_i_1__1/O
                         net (fo=1, routed)           0.000     6.824    tm0/tx_word_compressor/buf_input_r[140]_i_1__1_n_0
    SLICE_X177Y108       FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.771     6.883    tm0/tx_word_compressor/gt0_txusrclk2_i
    SLICE_X177Y108       FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[140]/C
                         clock pessimism              0.000     6.883    
                         clock uncertainty            0.035     6.918    
    SLICE_X177Y108       FDCE (Hold_fdce_C_D)         0.153     7.071    tm0/tx_word_compressor/buf_input_r_reg[140]
  -------------------------------------------------------------------
                         required time                         -7.071    
                         arrival time                           6.824    
  -------------------------------------------------------------------
                         slack                                 -0.247    

Slack (VIOLATED) :        -0.235ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_word_compressor/buf_input_r_reg[110]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.250ns (10.970%)  route 2.029ns (89.030%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.887ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.286     6.027    tm0/tx_64b66b_logic/tm0_reset_i_reg
    SLICE_X173Y104       LUT3 (Prop_lut3_I0_O)        0.036     6.063 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         0.742     6.805    tm0/tx_word_compressor/tm0_reset_i_reg
    SLICE_X185Y102       LUT5 (Prop_lut5_I0_O)        0.036     6.841 r  tm0/tx_word_compressor/buf_input_r[110]_i_1__5/O
                         net (fo=1, routed)           0.000     6.841    tm0/tx_word_compressor/buf_input_r[110]_i_1__5_n_0
    SLICE_X185Y102       FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.775     6.887    tm0/tx_word_compressor/gt0_txusrclk2_i
    SLICE_X185Y102       FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[110]/C
                         clock pessimism              0.000     6.887    
                         clock uncertainty            0.035     6.922    
    SLICE_X185Y102       FDCE (Hold_fdce_C_D)         0.154     7.076    tm0/tx_word_compressor/buf_input_r_reg[110]
  -------------------------------------------------------------------
                         required time                         -7.076    
                         arrival time                           6.841    
  -------------------------------------------------------------------
                         slack                                 -0.235    

Slack (VIOLATED) :        -0.233ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_word_compressor/buf_input_r_reg[74]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.250ns (10.965%)  route 2.030ns (89.035%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.887ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.286     6.027    tm0/tx_64b66b_logic/tm0_reset_i_reg
    SLICE_X173Y104       LUT3 (Prop_lut3_I0_O)        0.036     6.063 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         0.743     6.806    tm0/tx_word_compressor/tm0_reset_i_reg
    SLICE_X185Y102       LUT5 (Prop_lut5_I0_O)        0.036     6.842 r  tm0/tx_word_compressor/buf_input_r[74]_i_1__5/O
                         net (fo=1, routed)           0.000     6.842    tm0/tx_word_compressor/buf_input_r[74]_i_1__5_n_0
    SLICE_X185Y102       FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.775     6.887    tm0/tx_word_compressor/gt0_txusrclk2_i
    SLICE_X185Y102       FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[74]/C
                         clock pessimism              0.000     6.887    
                         clock uncertainty            0.035     6.922    
    SLICE_X185Y102       FDCE (Hold_fdce_C_D)         0.153     7.075    tm0/tx_word_compressor/buf_input_r_reg[74]
  -------------------------------------------------------------------
                         required time                         -7.075    
                         arrival time                           6.842    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.230ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_word_compressor/buf_input_r_reg[93]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.250ns (10.958%)  route 2.031ns (89.042%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.884ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.286     6.027    tm0/tx_64b66b_logic/tm0_reset_i_reg
    SLICE_X173Y104       LUT3 (Prop_lut3_I0_O)        0.036     6.063 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         0.745     6.808    tm0/tx_word_compressor/tm0_reset_i_reg
    SLICE_X175Y100       LUT5 (Prop_lut5_I0_O)        0.036     6.844 r  tm0/tx_word_compressor/buf_input_r[93]_i_1__5/O
                         net (fo=1, routed)           0.000     6.844    tm0/tx_word_compressor/buf_input_r[93]_i_1__5_n_0
    SLICE_X175Y100       FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.772     6.884    tm0/tx_word_compressor/gt0_txusrclk2_i
    SLICE_X175Y100       FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[93]/C
                         clock pessimism              0.000     6.884    
                         clock uncertainty            0.035     6.919    
    SLICE_X175Y100       FDCE (Hold_fdce_C_D)         0.154     7.073    tm0/tx_word_compressor/buf_input_r_reg[93]
  -------------------------------------------------------------------
                         required time                         -7.073    
                         arrival time                           6.844    
  -------------------------------------------------------------------
                         slack                                 -0.230    

Slack (VIOLATED) :        -0.229ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_word_compressor/buf_input_r_reg[196]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.250ns (10.050%)  route 2.238ns (89.950%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.054ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.286     6.027    tm0/tx_64b66b_logic/tm0_reset_i_reg
    SLICE_X173Y104       LUT3 (Prop_lut3_I0_O)        0.036     6.063 r  tm0/tx_64b66b_logic/buf_out[63]_i_1/O
                         net (fo=337, routed)         0.951     7.014    tm0/tx_word_compressor/tm0_reset_i_reg
    SLICE_X180Y88        LUT5 (Prop_lut5_I0_O)        0.036     7.050 r  tm0/tx_word_compressor/buf_input_r[196]_i_1__1/O
                         net (fo=1, routed)           0.000     7.050    tm0/tx_word_compressor/buf_input_r[196]_i_1__1_n_0
    SLICE_X180Y88        FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.942     7.054    tm0/tx_word_compressor/gt0_txusrclk2_i
    SLICE_X180Y88        FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[196]/C
                         clock pessimism              0.000     7.054    
                         clock uncertainty            0.035     7.089    
    SLICE_X180Y88        FDCE (Hold_fdce_C_D)         0.189     7.278    tm0/tx_word_compressor/buf_input_r_reg[196]
  -------------------------------------------------------------------
                         required time                         -7.278    
                         arrival time                           7.050    
  -------------------------------------------------------------------
                         slack                                 -0.229    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :          417  Failing Endpoints,  Worst Slack       -1.499ns,  Total Violation     -312.964ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.499ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_word_expander/buf_input_r_reg[116]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 0.266ns (3.542%)  route 7.244ns (96.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.745ns = ( 13.951 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 r  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.368    10.942    tm0/rx_blocksync_out_i
    SLICE_X173Y105       LUT2 (Prop_lut2_I1_O)        0.043    10.985 f  tm0/bits_in_buffer[6]_i_3/O
                         net (fo=115, routed)         4.876    15.861    tm0/rx_word_expander/tm0_reset_i_reg_0
    SLICE_X221Y139       FDCE                                         f  tm0/rx_word_expander/buf_input_r_reg[116]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.696    13.951    tm0/rx_word_expander/gt0_rxusrclk2_i
    SLICE_X221Y139       FDCE                                         r  tm0/rx_word_expander/buf_input_r_reg[116]/C
                         clock pessimism              0.658    14.609    
                         clock uncertainty           -0.035    14.574    
    SLICE_X221Y139       FDCE (Recov_fdce_C_CLR)     -0.212    14.362    tm0/rx_word_expander/buf_input_r_reg[116]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -15.861    
  -------------------------------------------------------------------
                         slack                                 -1.499    

Slack (VIOLATED) :        -1.499ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_word_expander/buf_input_r_reg[120]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 0.266ns (3.542%)  route 7.244ns (96.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.745ns = ( 13.951 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 r  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.368    10.942    tm0/rx_blocksync_out_i
    SLICE_X173Y105       LUT2 (Prop_lut2_I1_O)        0.043    10.985 f  tm0/bits_in_buffer[6]_i_3/O
                         net (fo=115, routed)         4.876    15.861    tm0/rx_word_expander/tm0_reset_i_reg_0
    SLICE_X221Y139       FDCE                                         f  tm0/rx_word_expander/buf_input_r_reg[120]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.696    13.951    tm0/rx_word_expander/gt0_rxusrclk2_i
    SLICE_X221Y139       FDCE                                         r  tm0/rx_word_expander/buf_input_r_reg[120]/C
                         clock pessimism              0.658    14.609    
                         clock uncertainty           -0.035    14.574    
    SLICE_X221Y139       FDCE (Recov_fdce_C_CLR)     -0.212    14.362    tm0/rx_word_expander/buf_input_r_reg[120]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -15.861    
  -------------------------------------------------------------------
                         slack                                 -1.499    

Slack (VIOLATED) :        -1.472ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_word_expander/buf_input_r_reg[91]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.543ns  (logic 0.266ns (3.526%)  route 7.277ns (96.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.747ns = ( 13.953 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 r  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.368    10.942    tm0/rx_blocksync_out_i
    SLICE_X173Y105       LUT2 (Prop_lut2_I1_O)        0.043    10.985 f  tm0/bits_in_buffer[6]_i_3/O
                         net (fo=115, routed)         4.909    15.894    tm0/rx_word_expander/tm0_reset_i_reg_0
    SLICE_X220Y143       FDCE                                         f  tm0/rx_word_expander/buf_input_r_reg[91]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.698    13.953    tm0/rx_word_expander/gt0_rxusrclk2_i
    SLICE_X220Y143       FDCE                                         r  tm0/rx_word_expander/buf_input_r_reg[91]/C
                         clock pessimism              0.658    14.611    
                         clock uncertainty           -0.035    14.576    
    SLICE_X220Y143       FDCE (Recov_fdce_C_CLR)     -0.154    14.422    tm0/rx_word_expander/buf_input_r_reg[91]
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                         -15.894    
  -------------------------------------------------------------------
                         slack                                 -1.472    

Slack (VIOLATED) :        -1.415ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_word_expander/buf_input_r_reg[90]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 0.266ns (3.583%)  route 7.159ns (96.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.744ns = ( 13.950 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 r  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.368    10.942    tm0/rx_blocksync_out_i
    SLICE_X173Y105       LUT2 (Prop_lut2_I1_O)        0.043    10.985 f  tm0/bits_in_buffer[6]_i_3/O
                         net (fo=115, routed)         4.791    15.776    tm0/rx_word_expander/tm0_reset_i_reg_0
    SLICE_X221Y138       FDCE                                         f  tm0/rx_word_expander/buf_input_r_reg[90]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.695    13.950    tm0/rx_word_expander/gt0_rxusrclk2_i
    SLICE_X221Y138       FDCE                                         r  tm0/rx_word_expander/buf_input_r_reg[90]/C
                         clock pessimism              0.658    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X221Y138       FDCE (Recov_fdce_C_CLR)     -0.212    14.361    tm0/rx_word_expander/buf_input_r_reg[90]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                         -15.776    
  -------------------------------------------------------------------
                         slack                                 -1.415    

Slack (VIOLATED) :        -1.367ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_word_expander/buf_input_r_reg[118]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 0.266ns (3.606%)  route 7.110ns (96.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.744ns = ( 13.950 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 r  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.371    10.945    tm0/rx_blocksync_out_i
    SLICE_X172Y105       LUT2 (Prop_lut2_I1_O)        0.043    10.988 f  tm0/bits_in_buffer[4]_rep__1_i_1/O
                         net (fo=115, routed)         4.740    15.727    tm0/rx_word_expander/tm0_reset_i_reg_1
    SLICE_X221Y136       FDCE                                         f  tm0/rx_word_expander/buf_input_r_reg[118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.695    13.950    tm0/rx_word_expander/gt0_rxusrclk2_i
    SLICE_X221Y136       FDCE                                         r  tm0/rx_word_expander/buf_input_r_reg[118]/C
                         clock pessimism              0.658    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X221Y136       FDCE (Recov_fdce_C_CLR)     -0.212    14.361    tm0/rx_word_expander/buf_input_r_reg[118]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                         -15.727    
  -------------------------------------------------------------------
                         slack                                 -1.367    

Slack (VIOLATED) :        -1.350ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_word_expander/buf_input_r_reg[87]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 0.266ns (3.614%)  route 7.095ns (96.386%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.745ns = ( 13.951 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 r  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.368    10.942    tm0/rx_blocksync_out_i
    SLICE_X173Y105       LUT2 (Prop_lut2_I1_O)        0.043    10.985 f  tm0/bits_in_buffer[6]_i_3/O
                         net (fo=115, routed)         4.727    15.712    tm0/rx_word_expander/tm0_reset_i_reg_0
    SLICE_X218Y141       FDCE                                         f  tm0/rx_word_expander/buf_input_r_reg[87]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.696    13.951    tm0/rx_word_expander/gt0_rxusrclk2_i
    SLICE_X218Y141       FDCE                                         r  tm0/rx_word_expander/buf_input_r_reg[87]/C
                         clock pessimism              0.658    14.609    
                         clock uncertainty           -0.035    14.574    
    SLICE_X218Y141       FDCE (Recov_fdce_C_CLR)     -0.212    14.362    tm0/rx_word_expander/buf_input_r_reg[87]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -15.712    
  -------------------------------------------------------------------
                         slack                                 -1.350    

Slack (VIOLATED) :        -1.329ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_word_expander/bits_in_buffer_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 0.266ns (3.625%)  route 7.072ns (96.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.743ns = ( 13.949 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 r  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.371    10.945    tm0/rx_blocksync_out_i
    SLICE_X172Y105       LUT2 (Prop_lut2_I1_O)        0.043    10.988 f  tm0/bits_in_buffer[4]_rep__1_i_1/O
                         net (fo=115, routed)         4.701    15.689    tm0/rx_word_expander/tm0_reset_i_reg_1
    SLICE_X221Y135       FDCE                                         f  tm0/rx_word_expander/bits_in_buffer_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.694    13.949    tm0/rx_word_expander/gt0_rxusrclk2_i
    SLICE_X221Y135       FDCE                                         r  tm0/rx_word_expander/bits_in_buffer_reg[2]_rep__2/C
                         clock pessimism              0.658    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X221Y135       FDCE (Recov_fdce_C_CLR)     -0.212    14.360    tm0/rx_word_expander/bits_in_buffer_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                         -15.689    
  -------------------------------------------------------------------
                         slack                                 -1.329    

Slack (VIOLATED) :        -1.309ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_word_expander/bits_in_buffer_reg[4]_rep__2/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.318ns  (logic 0.266ns (3.635%)  route 7.052ns (96.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.743ns = ( 13.949 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 r  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.371    10.945    tm0/rx_blocksync_out_i
    SLICE_X172Y105       LUT2 (Prop_lut2_I1_O)        0.043    10.988 f  tm0/bits_in_buffer[4]_rep__1_i_1/O
                         net (fo=115, routed)         4.681    15.669    tm0/rx_word_expander/tm0_reset_i_reg_1
    SLICE_X218Y136       FDCE                                         f  tm0/rx_word_expander/bits_in_buffer_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.694    13.949    tm0/rx_word_expander/gt0_rxusrclk2_i
    SLICE_X218Y136       FDCE                                         r  tm0/rx_word_expander/bits_in_buffer_reg[4]_rep__2/C
                         clock pessimism              0.658    14.607    
                         clock uncertainty           -0.035    14.572    
    SLICE_X218Y136       FDCE (Recov_fdce_C_CLR)     -0.212    14.360    tm0/rx_word_expander/bits_in_buffer_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                         -15.669    
  -------------------------------------------------------------------
                         slack                                 -1.309    

Slack (VIOLATED) :        -1.300ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_word_expander/buf_input_r_reg[59]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 0.266ns (3.641%)  route 7.040ns (96.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.741ns = ( 13.947 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 r  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.371    10.945    tm0/rx_blocksync_out_i
    SLICE_X172Y105       LUT2 (Prop_lut2_I1_O)        0.043    10.988 f  tm0/bits_in_buffer[4]_rep__1_i_1/O
                         net (fo=115, routed)         4.669    15.657    tm0/rx_word_expander/tm0_reset_i_reg_1
    SLICE_X218Y134       FDCE                                         f  tm0/rx_word_expander/buf_input_r_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.692    13.947    tm0/rx_word_expander/gt0_rxusrclk2_i
    SLICE_X218Y134       FDCE                                         r  tm0/rx_word_expander/buf_input_r_reg[59]/C
                         clock pessimism              0.658    14.605    
                         clock uncertainty           -0.035    14.570    
    SLICE_X218Y134       FDCE (Recov_fdce_C_CLR)     -0.212    14.358    tm0/rx_word_expander/buf_input_r_reg[59]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                         -15.657    
  -------------------------------------------------------------------
                         slack                                 -1.300    

Slack (VIOLATED) :        -1.286ns  (required time - arrival time)
  Source:                 tm0/rx_block_sync/blocksync_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_word_expander/buf_input_r_reg[53]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (clkout0 rise@6.206ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.355ns  (logic 0.266ns (3.617%)  route 7.089ns (96.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.745ns = ( 13.951 - 6.206 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.659     8.351    tm0/rx_block_sync/gt0_rxusrclk2_i
    SLICE_X197Y150       FDRE                                         r  tm0/rx_block_sync/blocksync_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y150       FDRE (Prop_fdre_C_Q)         0.223     8.574 r  tm0/rx_block_sync/blocksync_out_i_reg/Q
                         net (fo=15, routed)          2.368    10.942    tm0/rx_blocksync_out_i
    SLICE_X173Y105       LUT2 (Prop_lut2_I1_O)        0.043    10.985 f  tm0/bits_in_buffer[6]_i_3/O
                         net (fo=115, routed)         4.721    15.706    tm0/rx_word_expander/tm0_reset_i_reg_0
    SLICE_X216Y141       FDCE                                         f  tm0/rx_word_expander/buf_input_r_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.206     6.206 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     6.206 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887     8.093    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.176 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748     9.924    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.997 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175    12.172    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.255 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.696    13.951    tm0/rx_word_expander/gt0_rxusrclk2_i
    SLICE_X216Y141       FDCE                                         r  tm0/rx_word_expander/buf_input_r_reg[53]/C
                         clock pessimism              0.658    14.609    
                         clock uncertainty           -0.035    14.574    
    SLICE_X216Y141       FDCE (Recov_fdce_C_CLR)     -0.154    14.420    tm0/rx_word_expander/buf_input_r_reg[53]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                         -15.706    
  -------------------------------------------------------------------
                         slack                                 -1.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[56]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.128ns (22.703%)  route 0.436ns (77.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.723     3.961    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X185Y151       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y151       FDCE (Prop_fdce_C_Q)         0.100     4.061 r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/Q
                         net (fo=1, routed)           0.118     4.179    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/BER_circuit_reset_in_i_reg
    SLICE_X185Y151       LUT1 (Prop_lut1_I0_O)        0.028     4.207 f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1/O
                         net (fo=262, routed)         0.318     4.525    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1_n_0
    SLICE_X178Y149       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.018     4.727    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X178Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[56]/C
                         clock pessimism             -0.499     4.228    
    SLICE_X178Y149       FDCE (Remov_fdce_C_CLR)     -0.050     4.178    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[56]
  -------------------------------------------------------------------
                         required time                         -4.178    
                         arrival time                           4.525    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[57]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.128ns (22.703%)  route 0.436ns (77.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.723     3.961    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X185Y151       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y151       FDCE (Prop_fdce_C_Q)         0.100     4.061 r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/Q
                         net (fo=1, routed)           0.118     4.179    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/BER_circuit_reset_in_i_reg
    SLICE_X185Y151       LUT1 (Prop_lut1_I0_O)        0.028     4.207 f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1/O
                         net (fo=262, routed)         0.318     4.525    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1_n_0
    SLICE_X178Y149       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.018     4.727    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X178Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[57]/C
                         clock pessimism             -0.499     4.228    
    SLICE_X178Y149       FDCE (Remov_fdce_C_CLR)     -0.050     4.178    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[57]
  -------------------------------------------------------------------
                         required time                         -4.178    
                         arrival time                           4.525    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[58]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.128ns (22.703%)  route 0.436ns (77.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.723     3.961    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X185Y151       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y151       FDCE (Prop_fdce_C_Q)         0.100     4.061 r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/Q
                         net (fo=1, routed)           0.118     4.179    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/BER_circuit_reset_in_i_reg
    SLICE_X185Y151       LUT1 (Prop_lut1_I0_O)        0.028     4.207 f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1/O
                         net (fo=262, routed)         0.318     4.525    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1_n_0
    SLICE_X178Y149       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.018     4.727    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X178Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[58]/C
                         clock pessimism             -0.499     4.228    
    SLICE_X178Y149       FDCE (Remov_fdce_C_CLR)     -0.050     4.178    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[58]
  -------------------------------------------------------------------
                         required time                         -4.178    
                         arrival time                           4.525    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[59]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.128ns (22.703%)  route 0.436ns (77.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.723     3.961    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X185Y151       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y151       FDCE (Prop_fdce_C_Q)         0.100     4.061 r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/Q
                         net (fo=1, routed)           0.118     4.179    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/BER_circuit_reset_in_i_reg
    SLICE_X185Y151       LUT1 (Prop_lut1_I0_O)        0.028     4.207 f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1/O
                         net (fo=262, routed)         0.318     4.525    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1_n_0
    SLICE_X178Y149       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.018     4.727    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X178Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[59]/C
                         clock pessimism             -0.499     4.228    
    SLICE_X178Y149       FDCE (Remov_fdce_C_CLR)     -0.050     4.178    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_0_reg[59]
  -------------------------------------------------------------------
                         required time                         -4.178    
                         arrival time                           4.525    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg[42]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.128ns (22.703%)  route 0.436ns (77.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.723     3.961    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X185Y151       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y151       FDCE (Prop_fdce_C_Q)         0.100     4.061 r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/Q
                         net (fo=1, routed)           0.118     4.179    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/BER_circuit_reset_in_i_reg
    SLICE_X185Y151       LUT1 (Prop_lut1_I0_O)        0.028     4.207 f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1/O
                         net (fo=262, routed)         0.318     4.525    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1_n_0
    SLICE_X178Y149       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.018     4.727    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X178Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg[42]/C
                         clock pessimism             -0.499     4.228    
    SLICE_X178Y149       FDCE (Remov_fdce_C_CLR)     -0.050     4.178    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg[42]
  -------------------------------------------------------------------
                         required time                         -4.178    
                         arrival time                           4.525    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg[43]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.128ns (22.703%)  route 0.436ns (77.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.723     3.961    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X185Y151       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y151       FDCE (Prop_fdce_C_Q)         0.100     4.061 r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/Q
                         net (fo=1, routed)           0.118     4.179    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/BER_circuit_reset_in_i_reg
    SLICE_X185Y151       LUT1 (Prop_lut1_I0_O)        0.028     4.207 f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1/O
                         net (fo=262, routed)         0.318     4.525    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1_n_0
    SLICE_X178Y149       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.018     4.727    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X178Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg[43]/C
                         clock pessimism             -0.499     4.228    
    SLICE_X178Y149       FDCE (Remov_fdce_C_CLR)     -0.050     4.178    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg[43]
  -------------------------------------------------------------------
                         required time                         -4.178    
                         arrival time                           4.525    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg[44]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.128ns (22.703%)  route 0.436ns (77.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.723     3.961    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X185Y151       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y151       FDCE (Prop_fdce_C_Q)         0.100     4.061 r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/Q
                         net (fo=1, routed)           0.118     4.179    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/BER_circuit_reset_in_i_reg
    SLICE_X185Y151       LUT1 (Prop_lut1_I0_O)        0.028     4.207 f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1/O
                         net (fo=262, routed)         0.318     4.525    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1_n_0
    SLICE_X178Y149       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.018     4.727    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X178Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg[44]/C
                         clock pessimism             -0.499     4.228    
    SLICE_X178Y149       FDCE (Remov_fdce_C_CLR)     -0.050     4.178    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/stage_1_reg[44]
  -------------------------------------------------------------------
                         required time                         -4.178    
                         arrival time                           4.525    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[3]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.128ns (22.195%)  route 0.449ns (77.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.728ns
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.723     3.961    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X185Y151       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y151       FDCE (Prop_fdce_C_Q)         0.100     4.061 r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/Q
                         net (fo=1, routed)           0.118     4.179    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/BER_circuit_reset_in_i_reg
    SLICE_X185Y151       LUT1 (Prop_lut1_I0_O)        0.028     4.207 f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1/O
                         net (fo=262, routed)         0.331     4.538    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1_n_0
    SLICE_X187Y149       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.019     4.728    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X187Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[3]/C
                         clock pessimism             -0.499     4.229    
    SLICE_X187Y149       FDCE (Remov_fdce_C_CLR)     -0.069     4.160    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.160    
                         arrival time                           4.538    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[4]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.128ns (22.195%)  route 0.449ns (77.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.728ns
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.723     3.961    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X185Y151       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y151       FDCE (Prop_fdce_C_Q)         0.100     4.061 r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/Q
                         net (fo=1, routed)           0.118     4.179    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/BER_circuit_reset_in_i_reg
    SLICE_X185Y151       LUT1 (Prop_lut1_I0_O)        0.028     4.207 f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1/O
                         net (fo=262, routed)         0.331     4.538    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1_n_0
    SLICE_X187Y149       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.019     4.728    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X187Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[4]/C
                         clock pessimism             -0.499     4.229    
    SLICE_X187Y149       FDCE (Remov_fdce_C_CLR)     -0.069     4.160    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.160    
                         arrival time                           4.538    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[27]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.128ns (20.865%)  route 0.485ns (79.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.725ns
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.901     0.901    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          0.897     1.824    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.874 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.338     3.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.238 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        0.723     3.961    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X185Y151       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y151       FDCE (Prop_fdce_C_Q)         0.100     4.061 r  tm0/rx_BER_calculator/BER_circuit_reset_in_i_reg/Q
                         net (fo=1, routed)           0.118     4.179    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/BER_circuit_reset_in_i_reg
    SLICE_X185Y151       LUT1 (Prop_lut1_I0_O)        0.028     4.207 f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1/O
                         net (fo=262, routed)         0.368     4.574    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors[6]_i_1_n_0
    SLICE_X174Y149       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.988     0.988    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.194     2.212    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.265 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.414     3.679    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     3.709 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.016     4.725    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/gt0_rxusrclk2_i
    SLICE_X174Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[27]/C
                         clock pessimism             -0.499     4.226    
    SLICE_X174Y149       FDCE (Remov_fdce_C_CLR)     -0.050     4.176    tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/XOR_register_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.176    
                         arrival time                           4.574    
  -------------------------------------------------------------------
                         slack                                  0.398    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  drpclk_in_i
  To Clock:  clkout0

Setup :         1002  Failing Endpoints,  Worst Slack       -4.874ns,  Total Violation    -3502.180ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.874ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_word_compressor/buf_out_reg[19]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.998ns  (logic 0.276ns (3.944%)  route 6.722ns (96.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 4767.455 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          4.336  4769.547    tm0/rx_block_sync/tm0_reset_i_reg
    SLICE_X196Y151       LUT2 (Prop_lut2_I1_O)        0.053  4769.600 f  tm0/rx_block_sync/buf_input_r[0]_i_2__5/O
                         net (fo=131, routed)         2.386  4771.986    tm0/rx_word_compressor/blocksync_out_i_reg
    SLICE_X167Y151       FDCE                                         f  tm0/rx_word_compressor/buf_out_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.404  4767.455    tm0/rx_word_compressor/gt0_rxusrclk2_i
    SLICE_X167Y151       FDCE                                         r  tm0/rx_word_compressor/buf_out_reg[19]/C
                         clock pessimism              0.000  4767.455    
                         clock uncertainty           -0.035  4767.420    
    SLICE_X167Y151       FDCE (Recov_fdce_C_CLR)     -0.307  4767.113    tm0/rx_word_compressor/buf_out_reg[19]
  -------------------------------------------------------------------
                         required time                       4767.112    
                         arrival time                       -4771.986    
  -------------------------------------------------------------------
                         slack                                 -4.874    

Slack (VIOLATED) :        -4.874ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_word_compressor/buf_out_reg[21]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.998ns  (logic 0.276ns (3.944%)  route 6.722ns (96.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 4767.455 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          4.336  4769.547    tm0/rx_block_sync/tm0_reset_i_reg
    SLICE_X196Y151       LUT2 (Prop_lut2_I1_O)        0.053  4769.600 f  tm0/rx_block_sync/buf_input_r[0]_i_2__5/O
                         net (fo=131, routed)         2.386  4771.986    tm0/rx_word_compressor/blocksync_out_i_reg
    SLICE_X167Y151       FDCE                                         f  tm0/rx_word_compressor/buf_out_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.404  4767.455    tm0/rx_word_compressor/gt0_rxusrclk2_i
    SLICE_X167Y151       FDCE                                         r  tm0/rx_word_compressor/buf_out_reg[21]/C
                         clock pessimism              0.000  4767.455    
                         clock uncertainty           -0.035  4767.420    
    SLICE_X167Y151       FDCE (Recov_fdce_C_CLR)     -0.307  4767.113    tm0/rx_word_compressor/buf_out_reg[21]
  -------------------------------------------------------------------
                         required time                       4767.112    
                         arrival time                       -4771.986    
  -------------------------------------------------------------------
                         slack                                 -4.874    

Slack (VIOLATED) :        -4.855ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_word_compressor/buf_output_r_reg[3]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.980ns  (logic 0.276ns (3.954%)  route 6.704ns (96.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 4767.455 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          4.336  4769.547    tm0/rx_block_sync/tm0_reset_i_reg
    SLICE_X196Y151       LUT2 (Prop_lut2_I1_O)        0.053  4769.600 f  tm0/rx_block_sync/buf_input_r[0]_i_2__5/O
                         net (fo=131, routed)         2.368  4771.968    tm0/rx_word_compressor/blocksync_out_i_reg
    SLICE_X169Y150       FDCE                                         f  tm0/rx_word_compressor/buf_output_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.404  4767.455    tm0/rx_word_compressor/gt0_rxusrclk2_i
    SLICE_X169Y150       FDCE                                         r  tm0/rx_word_compressor/buf_output_r_reg[3]/C
                         clock pessimism              0.000  4767.455    
                         clock uncertainty           -0.035  4767.420    
    SLICE_X169Y150       FDCE (Recov_fdce_C_CLR)     -0.307  4767.113    tm0/rx_word_compressor/buf_output_r_reg[3]
  -------------------------------------------------------------------
                         required time                       4767.112    
                         arrival time                       -4771.968    
  -------------------------------------------------------------------
                         slack                                 -4.855    

Slack (VIOLATED) :        -4.840ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_word_compressor/buf_output_r_reg[8]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.905ns  (logic 0.276ns (3.997%)  route 6.629ns (96.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.394ns = ( 4767.396 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          4.336  4769.547    tm0/rx_block_sync/tm0_reset_i_reg
    SLICE_X196Y151       LUT2 (Prop_lut2_I1_O)        0.053  4769.600 f  tm0/rx_block_sync/buf_input_r[0]_i_2__5/O
                         net (fo=131, routed)         2.293  4771.894    tm0/rx_word_compressor/blocksync_out_i_reg
    SLICE_X161Y150       FDCE                                         f  tm0/rx_word_compressor/buf_output_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.345  4767.396    tm0/rx_word_compressor/gt0_rxusrclk2_i
    SLICE_X161Y150       FDCE                                         r  tm0/rx_word_compressor/buf_output_r_reg[8]/C
                         clock pessimism              0.000  4767.396    
                         clock uncertainty           -0.035  4767.361    
    SLICE_X161Y150       FDCE (Recov_fdce_C_CLR)     -0.307  4767.054    tm0/rx_word_compressor/buf_output_r_reg[8]
  -------------------------------------------------------------------
                         required time                       4767.054    
                         arrival time                       -4771.894    
  -------------------------------------------------------------------
                         slack                                 -4.840    

Slack (VIOLATED) :        -4.784ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_word_compressor/buf_output_r_reg[9]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.904ns  (logic 0.276ns (3.998%)  route 6.628ns (96.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 4767.451 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          4.336  4769.547    tm0/rx_block_sync/tm0_reset_i_reg
    SLICE_X196Y151       LUT2 (Prop_lut2_I1_O)        0.053  4769.600 f  tm0/rx_block_sync/buf_input_r[0]_i_2__5/O
                         net (fo=131, routed)         2.292  4771.892    tm0/rx_word_compressor/blocksync_out_i_reg
    SLICE_X163Y151       FDCE                                         f  tm0/rx_word_compressor/buf_output_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.400  4767.451    tm0/rx_word_compressor/gt0_rxusrclk2_i
    SLICE_X163Y151       FDCE                                         r  tm0/rx_word_compressor/buf_output_r_reg[9]/C
                         clock pessimism              0.000  4767.451    
                         clock uncertainty           -0.035  4767.416    
    SLICE_X163Y151       FDCE (Recov_fdce_C_CLR)     -0.307  4767.109    tm0/rx_word_compressor/buf_output_r_reg[9]
  -------------------------------------------------------------------
                         required time                       4767.109    
                         arrival time                       -4771.892    
  -------------------------------------------------------------------
                         slack                                 -4.784    

Slack (VIOLATED) :        -4.783ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_word_compressor/buf_out_reg[24]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.922ns  (logic 0.276ns (3.987%)  route 6.646ns (96.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.468ns = ( 4767.470 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          4.336  4769.547    tm0/rx_block_sync/tm0_reset_i_reg
    SLICE_X196Y151       LUT2 (Prop_lut2_I1_O)        0.053  4769.600 f  tm0/rx_block_sync/buf_input_r[0]_i_2__5/O
                         net (fo=131, routed)         2.310  4771.910    tm0/rx_word_compressor/blocksync_out_i_reg
    SLICE_X170Y153       FDCE                                         f  tm0/rx_word_compressor/buf_out_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.419  4767.470    tm0/rx_word_compressor/gt0_rxusrclk2_i
    SLICE_X170Y153       FDCE                                         r  tm0/rx_word_compressor/buf_out_reg[24]/C
                         clock pessimism              0.000  4767.470    
                         clock uncertainty           -0.035  4767.435    
    SLICE_X170Y153       FDCE (Recov_fdce_C_CLR)     -0.307  4767.128    tm0/rx_word_compressor/buf_out_reg[24]
  -------------------------------------------------------------------
                         required time                       4767.127    
                         arrival time                       -4771.911    
  -------------------------------------------------------------------
                         slack                                 -4.783    

Slack (VIOLATED) :        -4.782ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_word_compressor/buf_output_r_reg[28]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.921ns  (logic 0.276ns (3.988%)  route 6.645ns (96.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.468ns = ( 4767.470 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          4.336  4769.547    tm0/rx_block_sync/tm0_reset_i_reg
    SLICE_X196Y151       LUT2 (Prop_lut2_I1_O)        0.053  4769.600 f  tm0/rx_block_sync/buf_input_r[0]_i_2__5/O
                         net (fo=131, routed)         2.309  4771.909    tm0/rx_word_compressor/blocksync_out_i_reg
    SLICE_X171Y155       FDCE                                         f  tm0/rx_word_compressor/buf_output_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.419  4767.470    tm0/rx_word_compressor/gt0_rxusrclk2_i
    SLICE_X171Y155       FDCE                                         r  tm0/rx_word_compressor/buf_output_r_reg[28]/C
                         clock pessimism              0.000  4767.470    
                         clock uncertainty           -0.035  4767.435    
    SLICE_X171Y155       FDCE (Recov_fdce_C_CLR)     -0.307  4767.128    tm0/rx_word_compressor/buf_output_r_reg[28]
  -------------------------------------------------------------------
                         required time                       4767.127    
                         arrival time                       -4771.909    
  -------------------------------------------------------------------
                         slack                                 -4.782    

Slack (VIOLATED) :        -4.759ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_word_compressor/buf_output_r_reg[7]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.824ns  (logic 0.276ns (4.044%)  route 6.548ns (95.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.394ns = ( 4767.396 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          4.336  4769.547    tm0/rx_block_sync/tm0_reset_i_reg
    SLICE_X196Y151       LUT2 (Prop_lut2_I1_O)        0.053  4769.600 f  tm0/rx_block_sync/buf_input_r[0]_i_2__5/O
                         net (fo=131, routed)         2.212  4771.812    tm0/rx_word_compressor/blocksync_out_i_reg
    SLICE_X161Y151       FDCE                                         f  tm0/rx_word_compressor/buf_output_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.345  4767.396    tm0/rx_word_compressor/gt0_rxusrclk2_i
    SLICE_X161Y151       FDCE                                         r  tm0/rx_word_compressor/buf_output_r_reg[7]/C
                         clock pessimism              0.000  4767.396    
                         clock uncertainty           -0.035  4767.361    
    SLICE_X161Y151       FDCE (Recov_fdce_C_CLR)     -0.307  4767.054    tm0/rx_word_compressor/buf_output_r_reg[7]
  -------------------------------------------------------------------
                         required time                       4767.054    
                         arrival time                       -4771.812    
  -------------------------------------------------------------------
                         slack                                 -4.759    

Slack (VIOLATED) :        -4.753ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_word_compressor/buf_out_reg[25]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.892ns  (logic 0.276ns (4.005%)  route 6.616ns (95.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.468ns = ( 4767.470 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          4.336  4769.547    tm0/rx_block_sync/tm0_reset_i_reg
    SLICE_X196Y151       LUT2 (Prop_lut2_I1_O)        0.053  4769.600 f  tm0/rx_block_sync/buf_input_r[0]_i_2__5/O
                         net (fo=131, routed)         2.280  4771.880    tm0/rx_word_compressor/blocksync_out_i_reg
    SLICE_X171Y154       FDCE                                         f  tm0/rx_word_compressor/buf_out_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.419  4767.470    tm0/rx_word_compressor/gt0_rxusrclk2_i
    SLICE_X171Y154       FDCE                                         r  tm0/rx_word_compressor/buf_out_reg[25]/C
                         clock pessimism              0.000  4767.470    
                         clock uncertainty           -0.035  4767.435    
    SLICE_X171Y154       FDCE (Recov_fdce_C_CLR)     -0.307  4767.128    tm0/rx_word_compressor/buf_out_reg[25]
  -------------------------------------------------------------------
                         required time                       4767.127    
                         arrival time                       -4771.881    
  -------------------------------------------------------------------
                         slack                                 -4.753    

Slack (VIOLATED) :        -4.753ns  (required time - arrival time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_word_compressor/buf_out_reg[28]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        6.892ns  (logic 0.276ns (4.005%)  route 6.616ns (95.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.468ns = ( 4767.470 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.988ns = ( 4764.988 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.729  4764.988    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.223  4765.211 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          4.336  4769.547    tm0/rx_block_sync/tm0_reset_i_reg
    SLICE_X196Y151       LUT2 (Prop_lut2_I1_O)        0.053  4769.600 f  tm0/rx_block_sync/buf_input_r[0]_i_2__5/O
                         net (fo=131, routed)         2.280  4771.880    tm0/rx_word_compressor/blocksync_out_i_reg
    SLICE_X171Y154       FDCE                                         f  tm0/rx_word_compressor/buf_out_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge) 4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          1.748  4763.720    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.793 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.175  4765.968    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  4766.051 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.419  4767.470    tm0/rx_word_compressor/gt0_rxusrclk2_i
    SLICE_X171Y154       FDCE                                         r  tm0/rx_word_compressor/buf_out_reg[28]/C
                         clock pessimism              0.000  4767.470    
                         clock uncertainty           -0.035  4767.435    
    SLICE_X171Y154       FDCE (Recov_fdce_C_CLR)     -0.307  4767.128    tm0/rx_word_compressor/buf_out_reg[28]
  -------------------------------------------------------------------
                         required time                       4767.127    
                         arrival time                       -4771.881    
  -------------------------------------------------------------------
                         slack                                 -4.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[12]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.214ns (5.144%)  route 3.946ns (94.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.468ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        2.176     8.722    tm0/rx_BER_calculator/p_0_in
    SLICE_X180Y148       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.776     8.468    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X180Y148       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[12]/C
                         clock pessimism              0.000     8.468    
                         clock uncertainty            0.035     8.503    
    SLICE_X180Y148       FDCE (Remov_fdce_C_CLR)     -0.106     8.397    tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -8.397    
                         arrival time                           8.722    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[3]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.214ns (5.144%)  route 3.946ns (94.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.468ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        2.176     8.722    tm0/rx_BER_calculator/p_0_in
    SLICE_X180Y148       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.776     8.468    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X180Y148       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[3]/C
                         clock pessimism              0.000     8.468    
                         clock uncertainty            0.035     8.503    
    SLICE_X180Y148       FDCE (Remov_fdce_C_CLR)     -0.106     8.397    tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.397    
                         arrival time                           8.722    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[4]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.214ns (5.144%)  route 3.946ns (94.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.468ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        2.176     8.722    tm0/rx_BER_calculator/p_0_in
    SLICE_X180Y148       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.776     8.468    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X180Y148       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[4]/C
                         clock pessimism              0.000     8.468    
                         clock uncertainty            0.035     8.503    
    SLICE_X180Y148       FDCE (Remov_fdce_C_CLR)     -0.106     8.397    tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.397    
                         arrival time                           8.722    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[52]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.214ns (5.144%)  route 3.946ns (94.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.468ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        2.176     8.722    tm0/rx_BER_calculator/p_0_in
    SLICE_X180Y148       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.776     8.468    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X180Y148       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[52]/C
                         clock pessimism              0.000     8.468    
                         clock uncertainty            0.035     8.503    
    SLICE_X180Y148       FDCE (Remov_fdce_C_CLR)     -0.106     8.397    tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[52]
  -------------------------------------------------------------------
                         required time                         -8.397    
                         arrival time                           8.722    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[53]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.214ns (5.144%)  route 3.946ns (94.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.468ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        2.176     8.722    tm0/rx_BER_calculator/p_0_in
    SLICE_X180Y148       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.776     8.468    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X180Y148       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[53]/C
                         clock pessimism              0.000     8.468    
                         clock uncertainty            0.035     8.503    
    SLICE_X180Y148       FDCE (Remov_fdce_C_CLR)     -0.106     8.397    tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[53]
  -------------------------------------------------------------------
                         required time                         -8.397    
                         arrival time                           8.722    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[54]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.214ns (5.144%)  route 3.946ns (94.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.468ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        2.176     8.722    tm0/rx_BER_calculator/p_0_in
    SLICE_X180Y148       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.776     8.468    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X180Y148       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[54]/C
                         clock pessimism              0.000     8.468    
                         clock uncertainty            0.035     8.503    
    SLICE_X180Y148       FDCE (Remov_fdce_C_CLR)     -0.106     8.397    tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[54]
  -------------------------------------------------------------------
                         required time                         -8.397    
                         arrival time                           8.722    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[5]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.214ns (5.144%)  route 3.946ns (94.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.468ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        2.176     8.722    tm0/rx_BER_calculator/p_0_in
    SLICE_X180Y148       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.776     8.468    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X180Y148       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[5]/C
                         clock pessimism              0.000     8.468    
                         clock uncertainty            0.035     8.503    
    SLICE_X180Y148       FDCE (Remov_fdce_C_CLR)     -0.106     8.397    tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -8.397    
                         arrival time                           8.722    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[6]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.214ns (5.144%)  route 3.946ns (94.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.468ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        2.176     8.722    tm0/rx_BER_calculator/p_0_in
    SLICE_X180Y148       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.776     8.468    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X180Y148       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[6]/C
                         clock pessimism              0.000     8.468    
                         clock uncertainty            0.035     8.503    
    SLICE_X180Y148       FDCE (Remov_fdce_C_CLR)     -0.106     8.397    tm0/rx_BER_calculator/BER_circuit_ref_in_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.397    
                         arrival time                           8.722    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_data_in_i_reg[39]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.214ns (5.163%)  route 3.931ns (94.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.469ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        2.160     8.707    tm0/rx_BER_calculator/p_0_in
    SLICE_X183Y149       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_data_in_i_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.777     8.469    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X183Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_data_in_i_reg[39]/C
                         clock pessimism              0.000     8.469    
                         clock uncertainty            0.035     8.504    
    SLICE_X183Y149       FDCE (Remov_fdce_C_CLR)     -0.140     8.364    tm0/rx_BER_calculator/BER_circuit_data_in_i_reg[39]
  -------------------------------------------------------------------
                         required time                         -8.364    
                         arrival time                           8.707    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/rx_BER_calculator/BER_circuit_data_in_i_reg[47]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.214ns (5.163%)  route 3.931ns (94.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.469ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        2.160     8.707    tm0/rx_BER_calculator/p_0_in
    SLICE_X183Y149       FDCE                                         f  tm0/rx_BER_calculator/BER_circuit_data_in_i_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out_BUFG_collapsed_inst/O
                         net (fo=37, routed)          2.032     4.149    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/lopt
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.226 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.373     6.599    gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.692 r  gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2603, routed)        1.777     8.469    tm0/rx_BER_calculator/gt0_rxusrclk2_i
    SLICE_X183Y149       FDCE                                         r  tm0/rx_BER_calculator/BER_circuit_data_in_i_reg[47]/C
                         clock pessimism              0.000     8.469    
                         clock uncertainty            0.035     8.504    
    SLICE_X183Y149       FDCE (Remov_fdce_C_CLR)     -0.140     8.364    tm0/rx_BER_calculator/BER_circuit_data_in_i_reg[47]
  -------------------------------------------------------------------
                         required time                         -8.364    
                         arrival time                           8.707    
  -------------------------------------------------------------------
                         slack                                  0.342    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  drpclk_in_i
  To Clock:  clkout0_1

Setup :         6148  Failing Endpoints,  Worst Slack       -3.833ns,  Total Violation   -16552.311ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.833ns  (required time - arrival time)
  Source:                 tm1_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm1/tx_word_expander/buf_output_r_reg[99]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        4.643ns  (logic 0.266ns (5.729%)  route 4.377ns (94.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 4765.972 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 4764.914 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.655  4764.914    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y189       FDRE (Prop_fdre_C_Q)         0.223  4765.137 r  tm1_reset_i_reg/Q
                         net (fo=7, routed)           2.894  4768.031    tm1/tx_compressor_buffer/tm1_reset_i
    SLICE_X194Y181       LUT1 (Prop_lut1_I0_O)        0.043  4768.074 f  tm1/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3__0/O
                         net (fo=3173, routed)        1.483  4769.557    tm1/tx_word_expander/p_0_in
    SLICE_X187Y219       FDCE                                         f  tm1/tx_word_expander/buf_output_r_reg[99]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.285  4765.973    tm1/tx_word_expander/gt0_txusrclk2_i
    SLICE_X187Y219       FDCE                                         r  tm1/tx_word_expander/buf_output_r_reg[99]/C
                         clock pessimism              0.000  4765.973    
                         clock uncertainty           -0.035  4765.938    
    SLICE_X187Y219       FDCE (Recov_fdce_C_CLR)     -0.212  4765.726    tm1/tx_word_expander/buf_output_r_reg[99]
  -------------------------------------------------------------------
                         required time                       4765.725    
                         arrival time                       -4769.558    
  -------------------------------------------------------------------
                         slack                                 -3.833    

Slack (VIOLATED) :        -3.828ns  (required time - arrival time)
  Source:                 tm1_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm1/tx_word_expander/buf_input_r_reg[101]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        4.684ns  (logic 0.266ns (5.679%)  route 4.418ns (94.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 4766.018 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 4764.914 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.655  4764.914    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y189       FDRE (Prop_fdre_C_Q)         0.223  4765.137 r  tm1_reset_i_reg/Q
                         net (fo=7, routed)           2.894  4768.031    tm1/tx_compressor_buffer/tm1_reset_i
    SLICE_X194Y181       LUT1 (Prop_lut1_I0_O)        0.043  4768.074 f  tm1/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3__0/O
                         net (fo=3173, routed)        1.524  4769.598    tm1/tx_word_expander/p_0_in
    SLICE_X193Y226       FDCE                                         f  tm1/tx_word_expander/buf_input_r_reg[101]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.331  4766.019    tm1/tx_word_expander/gt0_txusrclk2_i
    SLICE_X193Y226       FDCE                                         r  tm1/tx_word_expander/buf_input_r_reg[101]/C
                         clock pessimism              0.000  4766.019    
                         clock uncertainty           -0.035  4765.983    
    SLICE_X193Y226       FDCE (Recov_fdce_C_CLR)     -0.212  4765.771    tm1/tx_word_expander/buf_input_r_reg[101]
  -------------------------------------------------------------------
                         required time                       4765.771    
                         arrival time                       -4769.599    
  -------------------------------------------------------------------
                         slack                                 -3.828    

Slack (VIOLATED) :        -3.825ns  (required time - arrival time)
  Source:                 tm1_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm1/tx_word_expander/buf_output_r_reg[69]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        4.632ns  (logic 0.266ns (5.743%)  route 4.366ns (94.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.967ns = ( 4765.969 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 4764.914 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.655  4764.914    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y189       FDRE (Prop_fdre_C_Q)         0.223  4765.137 r  tm1_reset_i_reg/Q
                         net (fo=7, routed)           2.894  4768.031    tm1/tx_compressor_buffer/tm1_reset_i
    SLICE_X194Y181       LUT1 (Prop_lut1_I0_O)        0.043  4768.074 f  tm1/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3__0/O
                         net (fo=3173, routed)        1.472  4769.545    tm1/tx_word_expander/p_0_in
    SLICE_X191Y222       FDCE                                         f  tm1/tx_word_expander/buf_output_r_reg[69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.282  4765.970    tm1/tx_word_expander/gt0_txusrclk2_i
    SLICE_X191Y222       FDCE                                         r  tm1/tx_word_expander/buf_output_r_reg[69]/C
                         clock pessimism              0.000  4765.970    
                         clock uncertainty           -0.035  4765.935    
    SLICE_X191Y222       FDCE (Recov_fdce_C_CLR)     -0.212  4765.723    tm1/tx_word_expander/buf_output_r_reg[69]
  -------------------------------------------------------------------
                         required time                       4765.722    
                         arrival time                       -4769.547    
  -------------------------------------------------------------------
                         slack                                 -3.825    

Slack (VIOLATED) :        -3.819ns  (required time - arrival time)
  Source:                 tm1_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm1/tx_word_expander/buf_input_r_reg[110]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        4.630ns  (logic 0.266ns (5.745%)  route 4.364ns (94.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 4765.973 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 4764.914 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.655  4764.914    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y189       FDRE (Prop_fdre_C_Q)         0.223  4765.137 r  tm1_reset_i_reg/Q
                         net (fo=7, routed)           2.894  4768.031    tm1/tx_compressor_buffer/tm1_reset_i
    SLICE_X194Y181       LUT1 (Prop_lut1_I0_O)        0.043  4768.074 f  tm1/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3__0/O
                         net (fo=3173, routed)        1.470  4769.544    tm1/tx_word_expander/p_0_in
    SLICE_X191Y219       FDCE                                         f  tm1/tx_word_expander/buf_input_r_reg[110]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.286  4765.974    tm1/tx_word_expander/gt0_txusrclk2_i
    SLICE_X191Y219       FDCE                                         r  tm1/tx_word_expander/buf_input_r_reg[110]/C
                         clock pessimism              0.000  4765.974    
                         clock uncertainty           -0.035  4765.938    
    SLICE_X191Y219       FDCE (Recov_fdce_C_CLR)     -0.212  4765.727    tm1/tx_word_expander/buf_input_r_reg[110]
  -------------------------------------------------------------------
                         required time                       4765.726    
                         arrival time                       -4769.545    
  -------------------------------------------------------------------
                         slack                                 -3.819    

Slack (VIOLATED) :        -3.819ns  (required time - arrival time)
  Source:                 tm1_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm1/tx_word_expander/buf_input_r_reg[13]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        4.630ns  (logic 0.266ns (5.745%)  route 4.364ns (94.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 4765.973 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 4764.914 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.655  4764.914    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y189       FDRE (Prop_fdre_C_Q)         0.223  4765.137 r  tm1_reset_i_reg/Q
                         net (fo=7, routed)           2.894  4768.031    tm1/tx_compressor_buffer/tm1_reset_i
    SLICE_X194Y181       LUT1 (Prop_lut1_I0_O)        0.043  4768.074 f  tm1/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3__0/O
                         net (fo=3173, routed)        1.470  4769.544    tm1/tx_word_expander/p_0_in
    SLICE_X191Y219       FDCE                                         f  tm1/tx_word_expander/buf_input_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.286  4765.974    tm1/tx_word_expander/gt0_txusrclk2_i
    SLICE_X191Y219       FDCE                                         r  tm1/tx_word_expander/buf_input_r_reg[13]/C
                         clock pessimism              0.000  4765.974    
                         clock uncertainty           -0.035  4765.938    
    SLICE_X191Y219       FDCE (Recov_fdce_C_CLR)     -0.212  4765.727    tm1/tx_word_expander/buf_input_r_reg[13]
  -------------------------------------------------------------------
                         required time                       4765.726    
                         arrival time                       -4769.545    
  -------------------------------------------------------------------
                         slack                                 -3.819    

Slack (VIOLATED) :        -3.819ns  (required time - arrival time)
  Source:                 tm1_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm1/tx_word_expander/buf_input_r_reg[58]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        4.630ns  (logic 0.266ns (5.745%)  route 4.364ns (94.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 4765.973 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 4764.914 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.655  4764.914    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y189       FDRE (Prop_fdre_C_Q)         0.223  4765.137 r  tm1_reset_i_reg/Q
                         net (fo=7, routed)           2.894  4768.031    tm1/tx_compressor_buffer/tm1_reset_i
    SLICE_X194Y181       LUT1 (Prop_lut1_I0_O)        0.043  4768.074 f  tm1/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3__0/O
                         net (fo=3173, routed)        1.470  4769.544    tm1/tx_word_expander/p_0_in
    SLICE_X191Y219       FDCE                                         f  tm1/tx_word_expander/buf_input_r_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.286  4765.974    tm1/tx_word_expander/gt0_txusrclk2_i
    SLICE_X191Y219       FDCE                                         r  tm1/tx_word_expander/buf_input_r_reg[58]/C
                         clock pessimism              0.000  4765.974    
                         clock uncertainty           -0.035  4765.938    
    SLICE_X191Y219       FDCE (Recov_fdce_C_CLR)     -0.212  4765.727    tm1/tx_word_expander/buf_input_r_reg[58]
  -------------------------------------------------------------------
                         required time                       4765.726    
                         arrival time                       -4769.545    
  -------------------------------------------------------------------
                         slack                                 -3.819    

Slack (VIOLATED) :        -3.808ns  (required time - arrival time)
  Source:                 tm1_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm1/tx_word_expander/buf_output_r_reg[97]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        4.618ns  (logic 0.266ns (5.760%)  route 4.352ns (94.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 4765.972 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 4764.914 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.655  4764.914    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y189       FDRE (Prop_fdre_C_Q)         0.223  4765.137 r  tm1_reset_i_reg/Q
                         net (fo=7, routed)           2.894  4768.031    tm1/tx_compressor_buffer/tm1_reset_i
    SLICE_X194Y181       LUT1 (Prop_lut1_I0_O)        0.043  4768.074 f  tm1/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3__0/O
                         net (fo=3173, routed)        1.458  4769.532    tm1/tx_word_expander/p_0_in
    SLICE_X191Y220       FDCE                                         f  tm1/tx_word_expander/buf_output_r_reg[97]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.285  4765.973    tm1/tx_word_expander/gt0_txusrclk2_i
    SLICE_X191Y220       FDCE                                         r  tm1/tx_word_expander/buf_output_r_reg[97]/C
                         clock pessimism              0.000  4765.973    
                         clock uncertainty           -0.035  4765.938    
    SLICE_X191Y220       FDCE (Recov_fdce_C_CLR)     -0.212  4765.726    tm1/tx_word_expander/buf_output_r_reg[97]
  -------------------------------------------------------------------
                         required time                       4765.725    
                         arrival time                       -4769.533    
  -------------------------------------------------------------------
                         slack                                 -3.808    

Slack (VIOLATED) :        -3.784ns  (required time - arrival time)
  Source:                 tm1_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm1/tx_word_expander/buf_output_r_reg[95]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        4.592ns  (logic 0.266ns (5.793%)  route 4.326ns (94.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.968ns = ( 4765.970 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 4764.914 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.655  4764.914    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y189       FDRE (Prop_fdre_C_Q)         0.223  4765.137 r  tm1_reset_i_reg/Q
                         net (fo=7, routed)           2.894  4768.031    tm1/tx_compressor_buffer/tm1_reset_i
    SLICE_X194Y181       LUT1 (Prop_lut1_I0_O)        0.043  4768.074 f  tm1/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3__0/O
                         net (fo=3173, routed)        1.432  4769.505    tm1/tx_word_expander/p_0_in
    SLICE_X191Y221       FDCE                                         f  tm1/tx_word_expander/buf_output_r_reg[95]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.283  4765.971    tm1/tx_word_expander/gt0_txusrclk2_i
    SLICE_X191Y221       FDCE                                         r  tm1/tx_word_expander/buf_output_r_reg[95]/C
                         clock pessimism              0.000  4765.971    
                         clock uncertainty           -0.035  4765.936    
    SLICE_X191Y221       FDCE (Recov_fdce_C_CLR)     -0.212  4765.724    tm1/tx_word_expander/buf_output_r_reg[95]
  -------------------------------------------------------------------
                         required time                       4765.723    
                         arrival time                       -4769.506    
  -------------------------------------------------------------------
                         slack                                 -3.784    

Slack (VIOLATED) :        -3.773ns  (required time - arrival time)
  Source:                 tm1_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm1/tx_word_expander/buf_input_r_reg[70]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        4.579ns  (logic 0.266ns (5.809%)  route 4.313ns (94.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.966ns = ( 4765.968 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 4764.914 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.655  4764.914    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y189       FDRE (Prop_fdre_C_Q)         0.223  4765.137 r  tm1_reset_i_reg/Q
                         net (fo=7, routed)           2.894  4768.031    tm1/tx_compressor_buffer/tm1_reset_i
    SLICE_X194Y181       LUT1 (Prop_lut1_I0_O)        0.043  4768.074 f  tm1/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3__0/O
                         net (fo=3173, routed)        1.419  4769.492    tm1/tx_word_expander/p_0_in
    SLICE_X191Y223       FDCE                                         f  tm1/tx_word_expander/buf_input_r_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.281  4765.968    tm1/tx_word_expander/gt0_txusrclk2_i
    SLICE_X191Y223       FDCE                                         r  tm1/tx_word_expander/buf_input_r_reg[70]/C
                         clock pessimism              0.000  4765.968    
                         clock uncertainty           -0.035  4765.933    
    SLICE_X191Y223       FDCE (Recov_fdce_C_CLR)     -0.212  4765.721    tm1/tx_word_expander/buf_input_r_reg[70]
  -------------------------------------------------------------------
                         required time                       4765.720    
                         arrival time                       -4769.494    
  -------------------------------------------------------------------
                         slack                                 -3.773    

Slack (VIOLATED) :        -3.761ns  (required time - arrival time)
  Source:                 tm1_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm1/tx_word_expander/buf_input_r_reg[53]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clkout0_1 rise@4760.002ns - drpclk_in_i rise@4760.000ns)
  Data Path Delay:        4.630ns  (logic 0.266ns (5.745%)  route 4.364ns (94.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 4765.973 - 4760.002 ) 
    Source Clock Delay      (SCD):    4.914ns = ( 4764.914 - 4760.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                   4760.000  4760.000 r  
    H19                                               0.000  4760.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000  4760.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823  4760.823 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.343  4763.166    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  4763.259 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.655  4764.914    drpclk_in_i
    SLICE_X193Y189       FDRE                                         r  tm1_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y189       FDRE (Prop_fdre_C_Q)         0.223  4765.137 r  tm1_reset_i_reg/Q
                         net (fo=7, routed)           2.894  4768.031    tm1/tx_compressor_buffer/tm1_reset_i
    SLICE_X194Y181       LUT1 (Prop_lut1_I0_O)        0.043  4768.074 f  tm1/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3__0/O
                         net (fo=3173, routed)        1.470  4769.544    tm1/tx_word_expander/p_0_in
    SLICE_X190Y219       FDCE                                         f  tm1/tx_word_expander/buf_input_r_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                   4760.002  4760.002 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000  4760.002 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887  4761.889    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083  4761.972 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.244  4763.216    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073  4763.290 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315  4764.604    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  4764.688 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.286  4765.974    tm1/tx_word_expander/gt0_txusrclk2_i
    SLICE_X190Y219       FDCE                                         r  tm1/tx_word_expander/buf_input_r_reg[53]/C
                         clock pessimism              0.000  4765.974    
                         clock uncertainty           -0.035  4765.938    
    SLICE_X190Y219       FDCE (Recov_fdce_C_CLR)     -0.154  4765.785    tm1/tx_word_expander/buf_input_r_reg[53]
  -------------------------------------------------------------------
                         required time                       4765.784    
                         arrival time                       -4769.545    
  -------------------------------------------------------------------
                         slack                                 -3.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_compressor_buffer/buffer_B_reg[10][30]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.214ns (8.510%)  route 2.301ns (91.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.058ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        0.530     7.077    tm0/tx_compressor_buffer/p_0_in
    SLICE_X180Y99        FDCE                                         f  tm0/tx_compressor_buffer/buffer_B_reg[10][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.946     7.058    tm0/tx_compressor_buffer/gt0_txusrclk2_i
    SLICE_X180Y99        FDCE                                         r  tm0/tx_compressor_buffer/buffer_B_reg[10][30]/C
                         clock pessimism              0.000     7.058    
                         clock uncertainty            0.035     7.093    
    SLICE_X180Y99        FDCE (Remov_fdce_C_CLR)     -0.106     6.987    tm0/tx_compressor_buffer/buffer_B_reg[10][30]
  -------------------------------------------------------------------
                         required time                         -6.987    
                         arrival time                           7.077    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_compressor_buffer/buffer_B_reg[7][19]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.214ns (8.506%)  route 2.302ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.058ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        0.531     7.078    tm0/tx_compressor_buffer/p_0_in
    SLICE_X178Y98        FDCE                                         f  tm0/tx_compressor_buffer/buffer_B_reg[7][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.946     7.058    tm0/tx_compressor_buffer/gt0_txusrclk2_i
    SLICE_X178Y98        FDCE                                         r  tm0/tx_compressor_buffer/buffer_B_reg[7][19]/C
                         clock pessimism              0.000     7.058    
                         clock uncertainty            0.035     7.093    
    SLICE_X178Y98        FDCE (Remov_fdce_C_CLR)     -0.106     6.987    tm0/tx_compressor_buffer/buffer_B_reg[7][19]
  -------------------------------------------------------------------
                         required time                         -6.987    
                         arrival time                           7.078    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_compressor_buffer/buffer_A_reg[2][18]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.214ns (8.434%)  route 2.323ns (91.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.055ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        0.553     7.100    tm0/tx_compressor_buffer/p_0_in
    SLICE_X174Y93        FDCE                                         f  tm0/tx_compressor_buffer/buffer_A_reg[2][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.943     7.055    tm0/tx_compressor_buffer/gt0_txusrclk2_i
    SLICE_X174Y93        FDCE                                         r  tm0/tx_compressor_buffer/buffer_A_reg[2][18]/C
                         clock pessimism              0.000     7.055    
                         clock uncertainty            0.035     7.090    
    SLICE_X174Y93        FDCE (Remov_fdce_C_CLR)     -0.106     6.984    tm0/tx_compressor_buffer/buffer_A_reg[2][18]
  -------------------------------------------------------------------
                         required time                         -6.984    
                         arrival time                           7.100    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_compressor_buffer/buffer_A_reg[2][34]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.214ns (8.434%)  route 2.323ns (91.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.055ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        0.553     7.100    tm0/tx_compressor_buffer/p_0_in
    SLICE_X174Y93        FDCE                                         f  tm0/tx_compressor_buffer/buffer_A_reg[2][34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.943     7.055    tm0/tx_compressor_buffer/gt0_txusrclk2_i
    SLICE_X174Y93        FDCE                                         r  tm0/tx_compressor_buffer/buffer_A_reg[2][34]/C
                         clock pessimism              0.000     7.055    
                         clock uncertainty            0.035     7.090    
    SLICE_X174Y93        FDCE (Remov_fdce_C_CLR)     -0.106     6.984    tm0/tx_compressor_buffer/buffer_A_reg[2][34]
  -------------------------------------------------------------------
                         required time                         -6.984    
                         arrival time                           7.100    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_compressor_buffer/buffer_A_reg[2][46]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.214ns (8.434%)  route 2.323ns (91.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.055ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        0.553     7.100    tm0/tx_compressor_buffer/p_0_in
    SLICE_X174Y93        FDCE                                         f  tm0/tx_compressor_buffer/buffer_A_reg[2][46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.943     7.055    tm0/tx_compressor_buffer/gt0_txusrclk2_i
    SLICE_X174Y93        FDCE                                         r  tm0/tx_compressor_buffer/buffer_A_reg[2][46]/C
                         clock pessimism              0.000     7.055    
                         clock uncertainty            0.035     7.090    
    SLICE_X174Y93        FDCE (Remov_fdce_C_CLR)     -0.106     6.984    tm0/tx_compressor_buffer/buffer_A_reg[2][46]
  -------------------------------------------------------------------
                         required time                         -6.984    
                         arrival time                           7.100    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_compressor_buffer/buffer_A_reg[2][61]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.214ns (8.434%)  route 2.323ns (91.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.055ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        0.553     7.100    tm0/tx_compressor_buffer/p_0_in
    SLICE_X174Y93        FDCE                                         f  tm0/tx_compressor_buffer/buffer_A_reg[2][61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.943     7.055    tm0/tx_compressor_buffer/gt0_txusrclk2_i
    SLICE_X174Y93        FDCE                                         r  tm0/tx_compressor_buffer/buffer_A_reg[2][61]/C
                         clock pessimism              0.000     7.055    
                         clock uncertainty            0.035     7.090    
    SLICE_X174Y93        FDCE (Remov_fdce_C_CLR)     -0.106     6.984    tm0/tx_compressor_buffer/buffer_A_reg[2][61]
  -------------------------------------------------------------------
                         required time                         -6.984    
                         arrival time                           7.100    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_compressor_buffer/buffer_A_reg[2][63]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.214ns (8.434%)  route 2.323ns (91.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.055ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        0.553     7.100    tm0/tx_compressor_buffer/p_0_in
    SLICE_X174Y93        FDCE                                         f  tm0/tx_compressor_buffer/buffer_A_reg[2][63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.943     7.055    tm0/tx_compressor_buffer/gt0_txusrclk2_i
    SLICE_X174Y93        FDCE                                         r  tm0/tx_compressor_buffer/buffer_A_reg[2][63]/C
                         clock pessimism              0.000     7.055    
                         clock uncertainty            0.035     7.090    
    SLICE_X174Y93        FDCE (Remov_fdce_C_CLR)     -0.106     6.984    tm0/tx_compressor_buffer/buffer_A_reg[2][63]
  -------------------------------------------------------------------
                         required time                         -6.984    
                         arrival time                           7.100    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_word_compressor/buf_input_r_reg[26]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.214ns (8.407%)  route 2.332ns (91.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.056ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        0.561     7.108    tm0/tx_word_compressor/p_0_in
    SLICE_X174Y99        FDCE                                         f  tm0/tx_word_compressor/buf_input_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.944     7.056    tm0/tx_word_compressor/gt0_txusrclk2_i
    SLICE_X174Y99        FDCE                                         r  tm0/tx_word_compressor/buf_input_r_reg[26]/C
                         clock pessimism              0.000     7.056    
                         clock uncertainty            0.035     7.091    
    SLICE_X174Y99        FDCE (Remov_fdce_C_CLR)     -0.106     6.985    tm0/tx_word_compressor/buf_input_r_reg[26]
  -------------------------------------------------------------------
                         required time                         -6.985    
                         arrival time                           7.108    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_word_expander/buf_input_r_reg[31]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.214ns (8.407%)  route 2.332ns (91.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.056ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        0.561     7.108    tm0/tx_word_expander/p_0_in
    SLICE_X174Y99        FDCE                                         f  tm0/tx_word_expander/buf_input_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.944     7.056    tm0/tx_word_expander/gt0_txusrclk2_i
    SLICE_X174Y99        FDCE                                         r  tm0/tx_word_expander/buf_input_r_reg[31]/C
                         clock pessimism              0.000     7.056    
                         clock uncertainty            0.035     7.091    
    SLICE_X174Y99        FDCE (Remov_fdce_C_CLR)     -0.106     6.985    tm0/tx_word_expander/buf_input_r_reg[31]
  -------------------------------------------------------------------
                         required time                         -6.985    
                         arrival time                           7.108    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tm0_reset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tm0/tx_word_expander/buf_input_r_reg[46]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.214ns (8.407%)  route 2.332ns (91.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.056ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.163     2.890    DRPCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.973 r  DRP_CLK_BUFG/O
                         net (fo=1160, routed)        1.589     4.562    drpclk_in_i
    SLICE_X173Y105       FDRE                                         r  tm0_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y105       FDRE (Prop_fdre_C_Q)         0.178     4.740 r  tm0_reset_i_reg/Q
                         net (fo=16, routed)          1.770     6.511    tm0/tx_compressor_buffer/tm0_reset_i_reg
    SLICE_X173Y105       LUT1 (Prop_lut1_I0_O)        0.036     6.547 f  tm0/tx_compressor_buffer/FSM_sequential_bits_in_buffer[7]_i_3/O
                         net (fo=3283, routed)        0.561     7.108    tm0/tx_word_expander/p_0_in
    SLICE_X174Y99        FDCE                                         f  tm0/tx_word_expander/buf_input_r_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  gtwizard_0_support_i/gtwizard_0_init_i/U0/gtwizard_0_i/gt0_gtwizard_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txoutclk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.400     3.517    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.594 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     5.019    gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.112 r  gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6888, routed)        1.944     7.056    tm0/tx_word_expander/gt0_txusrclk2_i
    SLICE_X174Y99        FDCE                                         r  tm0/tx_word_expander/buf_input_r_reg[46]/C
                         clock pessimism              0.000     7.056    
                         clock uncertainty            0.035     7.091    
    SLICE_X174Y99        FDCE (Remov_fdce_C_CLR)     -0.106     6.985    tm0/tx_word_expander/buf_input_r_reg[46]
  -------------------------------------------------------------------
                         required time                         -6.985    
                         arrival time                           7.108    
  -------------------------------------------------------------------
                         slack                                  0.122    





