	component unsaved is
		port (
			clk_clk                   : in    std_logic                    := 'X';             -- clk
			clk_1_clk                 : inout std_logic                    := 'X';             -- clk
			dat_dat                   : inout std_logic                    := 'X';             -- dat
			key_export                : in    std_logic_vector(3 downto 0) := (others => 'X'); -- export
			leds_writeresponsevalid_n : out   std_logic_vector(3 downto 0);                    -- writeresponsevalid_n
			reset_reset_n             : in    std_logic                    := 'X'              -- reset_n
		);
	end component unsaved;

