Release 14.6 - par P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Nov 20 05:08:18 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   Ain_IBUF
   B1in_IBUF
   B2in_IBUF
   Bin_IBUF
   Cin_IBUF
   Latin_IBUF
   R1in_IBUF
   R2in_IBUF


