Analysis & Synthesis report for risc16b_top
Wed Nov 20 09:34:12 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |risc16b_top|main_state
  9. State Machine - |risc16b_top|processor_lock_state
 10. State Machine - |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|state
 11. State Machine - |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state
 12. State Machine - |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: double_ff:double_ff_n_rst_sys
 18. Parameter Settings for User Entity Instance: double_ff:double_ff_key
 19. Parameter Settings for User Entity Instance: double_ff:double_ff_uart_rx
 20. Parameter Settings for User Entity Instance: uart_reg_file:uart_reg_file_0
 21. Parameter Settings for User Entity Instance: uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0
 22. Parameter Settings for User Entity Instance: uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0
 23. Parameter Settings for User Entity Instance: uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0
 24. Port Connectivity Checks: "uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0"
 25. Port Connectivity Checks: "uart_reg_file:uart_reg_file_0"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 20 09:34:12 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; risc16b_top                                 ;
; Top-level Entity Name           ; risc16b_top                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 773                                         ;
; Total pins                      ; 101                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; risc16b_top        ; risc16b_top        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 2                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                  ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------+---------+
; risc16b_top.sv                   ; yes             ; User SystemVerilog HDL File  ; /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv ;         ;
; risc16b.sv                       ; yes             ; User SystemVerilog HDL File  ; /home/mother/b122012/experiment4/final_risc16b/risc16b.sv     ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 539                ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 567                ;
;     -- 7 input functions                    ; 21                 ;
;     -- 6 input functions                    ; 225                ;
;     -- 5 input functions                    ; 103                ;
;     -- 4 input functions                    ; 81                 ;
;     -- <=3 input functions                  ; 137                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 773                ;
;                                             ;                    ;
; I/O pins                                    ; 101                ;
;                                             ;                    ;
; Total DSP Blocks                            ; 0                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; CLOCK_50_B5B~input ;
; Maximum fan-out                             ; 502                ;
; Total fan-out                               ; 5395               ;
; Average fan-out                             ; 3.46               ;
+---------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------+--------------+
; |risc16b_top                              ; 567 (70)            ; 773 (147)                 ; 0                 ; 0          ; 101  ; 0            ; |risc16b_top                                                                                       ; risc16b_top     ; work         ;
;    |decode_7seg:decode_7seg_0|            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc16b_top|decode_7seg:decode_7seg_0                                                             ; decode_7seg     ; work         ;
;    |decode_7seg:decode_7seg_1|            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc16b_top|decode_7seg:decode_7seg_1                                                             ; decode_7seg     ; work         ;
;    |decode_7seg:decode_7seg_2|            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc16b_top|decode_7seg:decode_7seg_2                                                             ; decode_7seg     ; work         ;
;    |decode_7seg:decode_7seg_3|            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc16b_top|decode_7seg:decode_7seg_3                                                             ; decode_7seg     ; work         ;
;    |double_ff:double_ff_key|              ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |risc16b_top|double_ff:double_ff_key                                                               ; double_ff       ; work         ;
;    |double_ff:double_ff_n_rst_sys|        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc16b_top|double_ff:double_ff_n_rst_sys                                                         ; double_ff       ; work         ;
;    |double_ff:double_ff_uart_rx|          ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc16b_top|double_ff:double_ff_uart_rx                                                           ; double_ff       ; work         ;
;    |risc16b:risc16b_inst|                 ; 319 (287)           ; 271 (143)                 ; 0                 ; 0          ; 0    ; 0            ; |risc16b_top|risc16b:risc16b_inst                                                                  ; risc16b         ; work         ;
;       |alu16:alu16_inst|                  ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc16b_top|risc16b:risc16b_inst|alu16:alu16_inst                                                 ; alu16           ; work         ;
;       |reg_file:reg_file_inst|            ; 8 (8)               ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |risc16b_top|risc16b:risc16b_inst|reg_file:reg_file_inst                                           ; reg_file        ; work         ;
;    |uart_reg_file:uart_reg_file_0|        ; 148 (43)            ; 347 (206)                 ; 0                 ; 0          ; 0    ; 0            ; |risc16b_top|uart_reg_file:uart_reg_file_0                                                         ; uart_reg_file   ; work         ;
;       |rs232c_endpoint:rs232c_endpoint_0| ; 105 (43)            ; 141 (71)                  ; 0                 ; 0          ; 0    ; 0            ; |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0                       ; rs232c_endpoint ; work         ;
;          |rs232c_rx:rs232c_rx_0|          ; 30 (30)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0 ; rs232c_rx       ; work         ;
;          |rs232c_tx:rs232c_tx_0|          ; 32 (32)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0 ; rs232c_tx       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |risc16b_top|main_state                                                                                                       ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; main_state.U2 ; main_state.U1 ; main_state.U0 ; main_state.I0 ; main_state.D3 ; main_state.D2 ; main_state.D1 ; main_state.D0 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; main_state.D0 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; main_state.D1 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; main_state.D2 ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; main_state.D3 ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; main_state.I0 ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; main_state.U0 ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; main_state.U1 ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; main_state.U2 ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |risc16b_top|processor_lock_state                                                                                                                       ;
+----------------------------+---------------------------+---------------------------+----------------------------+---------------------------+---------------------------+
; Name                       ; processor_lock_state.FREE ; processor_lock_state.LOCK ; processor_lock_state.RESET ; processor_lock_state.INIT ; processor_lock_state.STEP ;
+----------------------------+---------------------------+---------------------------+----------------------------+---------------------------+---------------------------+
; processor_lock_state.INIT  ; 0                         ; 0                         ; 0                          ; 0                         ; 0                         ;
; processor_lock_state.RESET ; 0                         ; 0                         ; 1                          ; 1                         ; 0                         ;
; processor_lock_state.LOCK  ; 0                         ; 1                         ; 0                          ; 1                         ; 0                         ;
; processor_lock_state.FREE  ; 1                         ; 0                         ; 0                          ; 1                         ; 0                         ;
; processor_lock_state.STEP  ; 0                         ; 0                         ; 0                          ; 1                         ; 1                         ;
+----------------------------+---------------------------+---------------------------+----------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|state                                                     ;
+---------------------+----------------+---------------------+----------------+---------------+--------------------+---------------------+---------------+
; Name                ; state.ST_BREAD ; state.ST_BREAD_WAIT ; state.ST_WRITE ; state.ST_READ ; state.ST_READ_WAIT ; state.ST_ADDR_FETCH ; state.ST_IDLE ;
+---------------------+----------------+---------------------+----------------+---------------+--------------------+---------------------+---------------+
; state.ST_IDLE       ; 0              ; 0                   ; 0              ; 0             ; 0                  ; 0                   ; 0             ;
; state.ST_ADDR_FETCH ; 0              ; 0                   ; 0              ; 0             ; 0                  ; 1                   ; 1             ;
; state.ST_READ_WAIT  ; 0              ; 0                   ; 0              ; 0             ; 1                  ; 0                   ; 1             ;
; state.ST_READ       ; 0              ; 0                   ; 0              ; 1             ; 0                  ; 0                   ; 1             ;
; state.ST_WRITE      ; 0              ; 0                   ; 1              ; 0             ; 0                  ; 0                   ; 1             ;
; state.ST_BREAD_WAIT ; 0              ; 1                   ; 0              ; 0             ; 0                  ; 0                   ; 1             ;
; state.ST_BREAD      ; 1              ; 0                   ; 0              ; 0             ; 0                  ; 0                   ; 1             ;
+---------------------+----------------+---------------------+----------------+---------------+--------------------+---------------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state                                                                                                                                            ;
+----------------------+----------------------+--------------------+----------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+
; Name                 ; state.STATE_STOP_BIT ; state.STATE_PARITY ; state.STATE_LAST_BIT ; state.STATE_BIT6 ; state.STATE_BIT5 ; state.STATE_BIT4 ; state.STATE_BIT3 ; state.STATE_BIT2 ; state.STATE_BIT1 ; state.STATE_BIT0 ; state.STATE_START ; state.STATE_IDLE ;
+----------------------+----------------------+--------------------+----------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+
; state.STATE_IDLE     ; 0                    ; 0                  ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ;
; state.STATE_START    ; 0                    ; 0                  ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 1                ;
; state.STATE_BIT0     ; 0                    ; 0                  ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 1                ;
; state.STATE_BIT1     ; 0                    ; 0                  ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 1                ;
; state.STATE_BIT2     ; 0                    ; 0                  ; 0                    ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 1                ;
; state.STATE_BIT3     ; 0                    ; 0                  ; 0                    ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
; state.STATE_BIT4     ; 0                    ; 0                  ; 0                    ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
; state.STATE_BIT5     ; 0                    ; 0                  ; 0                    ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
; state.STATE_BIT6     ; 0                    ; 0                  ; 0                    ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
; state.STATE_LAST_BIT ; 0                    ; 0                  ; 1                    ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
; state.STATE_PARITY   ; 0                    ; 1                  ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
; state.STATE_STOP_BIT ; 1                    ; 0                  ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
+----------------------+----------------------+--------------------+----------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state                                                                                                                                            ;
+----------------------+----------------------+--------------------+----------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+
; Name                 ; state.STATE_STOP_BIT ; state.STATE_PARITY ; state.STATE_LAST_BIT ; state.STATE_BIT6 ; state.STATE_BIT5 ; state.STATE_BIT4 ; state.STATE_BIT3 ; state.STATE_BIT2 ; state.STATE_BIT1 ; state.STATE_BIT0 ; state.STATE_START ; state.STATE_IDLE ;
+----------------------+----------------------+--------------------+----------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+
; state.STATE_IDLE     ; 0                    ; 0                  ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ;
; state.STATE_START    ; 0                    ; 0                  ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 1                ;
; state.STATE_BIT0     ; 0                    ; 0                  ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 1                ;
; state.STATE_BIT1     ; 0                    ; 0                  ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 1                ;
; state.STATE_BIT2     ; 0                    ; 0                  ; 0                    ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 1                ;
; state.STATE_BIT3     ; 0                    ; 0                  ; 0                    ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
; state.STATE_BIT4     ; 0                    ; 0                  ; 0                    ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
; state.STATE_BIT5     ; 0                    ; 0                  ; 0                    ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
; state.STATE_BIT6     ; 0                    ; 0                  ; 0                    ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
; state.STATE_LAST_BIT ; 0                    ; 0                  ; 1                    ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
; state.STATE_PARITY   ; 0                    ; 1                  ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
; state.STATE_STOP_BIT ; 1                    ; 0                  ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ;
+----------------------+----------------------+--------------------+----------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------+-------------------------------------------------+
; Register name                                                                                            ; Reason for Removal                              ;
+----------------------------------------------------------------------------------------------------------+-------------------------------------------------+
; uart_reg_file:uart_reg_file_0|rdata_tmp[7][12]                                                           ; Stuck at GND due to stuck port data_in          ;
; uart_reg_file:uart_reg_file_0|rdata_tmp[7][13]                                                           ; Stuck at GND due to stuck port data_in          ;
; uart_reg_file:uart_reg_file_0|rdata_tmp[7][14]                                                           ; Stuck at GND due to stuck port data_in          ;
; uart_reg_file:uart_reg_file_0|rdata_tmp[7][15]                                                           ; Stuck at GND due to stuck port data_in          ;
; risc16b:risc16b_inst|id_ir[7]                                                                            ; Merged with risc16b:risc16b_inst|id_imm_reg[7]  ;
; risc16b:risc16b_inst|id_ir[6]                                                                            ; Merged with risc16b:risc16b_inst|id_imm_reg[6]  ;
; risc16b:risc16b_inst|id_ir[5]                                                                            ; Merged with risc16b:risc16b_inst|id_imm_reg[5]  ;
; risc16b:risc16b_inst|id_imm_reg[8,9,11..15]                                                              ; Merged with risc16b:risc16b_inst|id_imm_reg[10] ;
; main_state~2                                                                                             ; Lost fanout                                     ;
; main_state~3                                                                                             ; Lost fanout                                     ;
; main_state~4                                                                                             ; Lost fanout                                     ;
; main_state~5                                                                                             ; Lost fanout                                     ;
; main_state~6                                                                                             ; Lost fanout                                     ;
; main_state~7                                                                                             ; Lost fanout                                     ;
; main_state~8                                                                                             ; Lost fanout                                     ;
; main_state~9                                                                                             ; Lost fanout                                     ;
; main_state~10                                                                                            ; Lost fanout                                     ;
; main_state~11                                                                                            ; Lost fanout                                     ;
; main_state~12                                                                                            ; Lost fanout                                     ;
; main_state~13                                                                                            ; Lost fanout                                     ;
; main_state~14                                                                                            ; Lost fanout                                     ;
; main_state~15                                                                                            ; Lost fanout                                     ;
; main_state~16                                                                                            ; Lost fanout                                     ;
; main_state~17                                                                                            ; Lost fanout                                     ;
; main_state~18                                                                                            ; Lost fanout                                     ;
; main_state~19                                                                                            ; Lost fanout                                     ;
; main_state~20                                                                                            ; Lost fanout                                     ;
; main_state~21                                                                                            ; Lost fanout                                     ;
; main_state~22                                                                                            ; Lost fanout                                     ;
; main_state~23                                                                                            ; Lost fanout                                     ;
; main_state~24                                                                                            ; Lost fanout                                     ;
; main_state~25                                                                                            ; Lost fanout                                     ;
; main_state~26                                                                                            ; Lost fanout                                     ;
; main_state~27                                                                                            ; Lost fanout                                     ;
; main_state~28                                                                                            ; Lost fanout                                     ;
; main_state~29                                                                                            ; Lost fanout                                     ;
; main_state~30                                                                                            ; Lost fanout                                     ;
; main_state~31                                                                                            ; Lost fanout                                     ;
; main_state~32                                                                                            ; Lost fanout                                     ;
; main_state~33                                                                                            ; Lost fanout                                     ;
; processor_lock_state~5                                                                                   ; Lost fanout                                     ;
; processor_lock_state~6                                                                                   ; Lost fanout                                     ;
; processor_lock_state~8                                                                                   ; Lost fanout                                     ;
; processor_lock_state~9                                                                                   ; Lost fanout                                     ;
; processor_lock_state~10                                                                                  ; Lost fanout                                     ;
; processor_lock_state~11                                                                                  ; Lost fanout                                     ;
; processor_lock_state~12                                                                                  ; Lost fanout                                     ;
; processor_lock_state~13                                                                                  ; Lost fanout                                     ;
; processor_lock_state~14                                                                                  ; Lost fanout                                     ;
; processor_lock_state~15                                                                                  ; Lost fanout                                     ;
; processor_lock_state~16                                                                                  ; Lost fanout                                     ;
; processor_lock_state~17                                                                                  ; Lost fanout                                     ;
; processor_lock_state~18                                                                                  ; Lost fanout                                     ;
; processor_lock_state~19                                                                                  ; Lost fanout                                     ;
; processor_lock_state~20                                                                                  ; Lost fanout                                     ;
; processor_lock_state~21                                                                                  ; Lost fanout                                     ;
; processor_lock_state~22                                                                                  ; Lost fanout                                     ;
; processor_lock_state~23                                                                                  ; Lost fanout                                     ;
; processor_lock_state~24                                                                                  ; Lost fanout                                     ;
; processor_lock_state~25                                                                                  ; Lost fanout                                     ;
; processor_lock_state~26                                                                                  ; Lost fanout                                     ;
; processor_lock_state~27                                                                                  ; Lost fanout                                     ;
; processor_lock_state~28                                                                                  ; Lost fanout                                     ;
; processor_lock_state~29                                                                                  ; Lost fanout                                     ;
; processor_lock_state~30                                                                                  ; Lost fanout                                     ;
; processor_lock_state~31                                                                                  ; Lost fanout                                     ;
; processor_lock_state~32                                                                                  ; Lost fanout                                     ;
; processor_lock_state~33                                                                                  ; Lost fanout                                     ;
; processor_lock_state~34                                                                                  ; Lost fanout                                     ;
; processor_lock_state~35                                                                                  ; Lost fanout                                     ;
; processor_lock_state~36                                                                                  ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|state~7                                  ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|state~8                                  ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|state~9                                  ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~3            ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~4            ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~5            ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~6            ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~7            ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~8            ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~9            ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~10           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~11           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~12           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~13           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~14           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~15           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~16           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~17           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~18           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~19           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~20           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~21           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~22           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~23           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~24           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~25           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~26           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~27           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~28           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~29           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~30           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~31           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~32           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~33           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state~34           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~2            ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~3            ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~4            ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~5            ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~6            ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~7            ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~8            ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~9            ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~10           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~11           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~12           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~13           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~14           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~15           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~16           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~17           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~18           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~19           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~20           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~21           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~22           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~23           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~24           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~25           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~26           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~27           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~28           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~29           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~30           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~31           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~32           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state~33           ; Lost fanout                                     ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state.STATE_PARITY ; Stuck at GND due to stuck port data_in          ;
; uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state.STATE_PARITY ; Stuck at GND due to stuck port data_in          ;
; Total Number of Removed Registers = 146                                                                  ;                                                 ;
+----------------------------------------------------------------------------------------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 773   ;
; Number of registers using Synchronous Clear  ; 500   ;
; Number of registers using Synchronous Load   ; 37    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 366   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; processor_rst                           ; 277     ;
; double_ff:double_ff_uart_rx|sync_reg[0] ; 5       ;
; double_ff:double_ff_uart_rx|tmp_reg[0]  ; 1       ;
; Total number of inverted registers = 3  ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |risc16b_top|ddreg[8]                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |risc16b_top|idreg[5]                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |risc16b_top|data_to_uart[4]                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|data[5] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |risc16b_top|led_reg[0]                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |risc16b_top|led_reg[12]                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |risc16b_top|uart_reg_file:uart_reg_file_0|wdata[8]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |risc16b_top|risc16b:risc16b_inst|if_pc[8]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|tx_buf[7]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|temp[3] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |risc16b_top|risc16b:risc16b_inst|reg_file:reg_file_inst|registers[0][14]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |risc16b_top|risc16b:risc16b_inst|reg_file:reg_file_inst|registers[1][0]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |risc16b_top|risc16b:risc16b_inst|reg_file:reg_file_inst|registers[2][5]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |risc16b_top|risc16b:risc16b_inst|reg_file:reg_file_inst|registers[3][1]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |risc16b_top|risc16b:risc16b_inst|reg_file:reg_file_inst|registers[4][9]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |risc16b_top|risc16b:risc16b_inst|reg_file:reg_file_inst|registers[5][11]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |risc16b_top|risc16b:risc16b_inst|reg_file:reg_file_inst|registers[6][11]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |risc16b_top|risc16b:risc16b_inst|reg_file:reg_file_inst|registers[7][1]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |risc16b_top|uart_reg_file:uart_reg_file_0|wdata[53]                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |risc16b_top|uart_reg_file:uart_reg_file_0|wdata[26]                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |risc16b_top|uart_reg_file:uart_reg_file_0|wdata[72]                                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|cnt[0]  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|cnt[4]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|temp[0] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|temp[4] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|tx_buf[15]                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|ep_r_addr[0]                  ;
; 11:1               ; 16 bits   ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |risc16b_top|risc16b:risc16b_inst|id_operand_reg2[0]                                                       ;
; 11:1               ; 16 bits   ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |risc16b_top|risc16b:risc16b_inst|id_operand_reg1[14]                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |risc16b_top|uart_reg_file:uart_reg_file_0|ep_r_data[15]                                                   ;
; 8:1                ; 12 bits   ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |risc16b_top|uart_reg_file:uart_reg_file_0|ep_r_data[8]                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |risc16b_top|risc16b:risc16b_inst|if_pc[3]                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |risc16b_top|risc16b:risc16b_inst|alu_op[3]                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |risc16b_top|risc16b:risc16b_inst|d_we[0]                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |risc16b_top|risc16b:risc16b_inst|d_dout[8]                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |risc16b_top|SRAM_A                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0|state   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0|state   ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |risc16b_top|processor_lock_state                                                                          ;
; 12:1               ; 5 bits    ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; No         ; |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|state                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|state                         ;
; 17:1               ; 7 bits    ; 77 LEs        ; 77 LEs               ; 0 LEs                  ; No         ; |risc16b_top|risc16b:risc16b_inst|ex_result_in[14]                                                         ;
; 17:1               ; 6 bits    ; 66 LEs        ; 60 LEs               ; 6 LEs                  ; No         ; |risc16b_top|risc16b:risc16b_inst|ex_result_in[6]                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_ff:double_ff_n_rst_sys ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                    ;
; INIT_VAL       ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_ff:double_ff_key ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                              ;
; INIT_VAL       ; 0     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_ff:double_ff_uart_rx ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                  ;
; INIT_VAL       ; 1     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_reg_file:uart_reg_file_0 ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; DATA_WIDTH     ; 16       ; Signed Integer                                 ;
; NUM_ENTRIES    ; 8        ; Signed Integer                                 ;
; FREQ           ; 50000000 ; Signed Integer                                 ;
; RS232C_RATE    ; 115200   ; Signed Integer                                 ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0 ;
+--------------------+------------+----------------------------------------------------------------------------+
; Parameter Name     ; Value      ; Type                                                                       ;
+--------------------+------------+----------------------------------------------------------------------------+
; FREQ               ; 50000000.0 ; Signed Float                                                               ;
; RS232C_RATE        ; 115200.0   ; Signed Float                                                               ;
; RS232C_PARITY_EN   ; 0          ; Unsigned Binary                                                            ;
; RS232C_PARITY_EVEN ; 0          ; Unsigned Binary                                                            ;
; EP_N_ENTRIES       ; 8          ; Signed Integer                                                             ;
; EP_BITWIDTH        ; 16         ; Signed Integer                                                             ;
+--------------------+------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0 ;
+----------------+------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                 ;
+----------------+------------+------------------------------------------------------------------------------------------------------+
; FREQ           ; 50000000.0 ; Signed Float                                                                                         ;
; RATE           ; 115200.0   ; Signed Float                                                                                         ;
; PARITY_EN      ; 0          ; Unsigned Binary                                                                                      ;
; PARITY_EVEN    ; 0          ; Unsigned Binary                                                                                      ;
+----------------+------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0 ;
+----------------+------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                 ;
+----------------+------------+------------------------------------------------------------------------------------------------------+
; FREQ           ; 50000000.0 ; Signed Float                                                                                         ;
; RATE           ; 115200.0   ; Signed Float                                                                                         ;
; PARITY_EN      ; 0          ; Unsigned Binary                                                                                      ;
; PARITY_EVEN    ; 0          ; Unsigned Binary                                                                                      ;
+----------------+------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0" ;
+------+--------+----------+----------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------+
; busy ; Output ; Info     ; Explicitly unconnected                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_reg_file:uart_reg_file_0"                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; rdata[127..124] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wdata[127..80]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wdata[47..32]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; init_addr       ; Input  ; Info     ; Explicitly unconnected                                                              ;
; init_data       ; Input  ; Info     ; Explicitly unconnected                                                              ;
; init_en         ; Input  ; Info     ; Stuck at GND                                                                        ;
; init_we         ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 773                         ;
;     ENA               ; 52                          ;
;     ENA SCLR          ; 286                         ;
;     ENA SCLR SLD      ; 8                           ;
;     ENA SLD           ; 20                          ;
;     SCLR              ; 198                         ;
;     SCLR SLD          ; 8                           ;
;     SLD               ; 1                           ;
;     plain             ; 200                         ;
; arriav_io_obuf        ; 32                          ;
; arriav_lcell_comb     ; 573                         ;
;     arith             ; 50                          ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 1                           ;
;         5 data inputs ; 16                          ;
;     extend            ; 21                          ;
;         7 data inputs ; 21                          ;
;     normal            ; 502                         ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 35                          ;
;         3 data inputs ; 64                          ;
;         4 data inputs ; 81                          ;
;         5 data inputs ; 87                          ;
;         6 data inputs ; 225                         ;
; boundary_port         ; 101                         ;
;                       ;                             ;
; Max LUT depth         ; 6.50                        ;
; Average LUT depth     ; 2.28                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Nov 20 09:34:02 2024
Info: Command: quartus_map --family="Cyclone V" risc16b_top
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 7 design units, including 7 entities, in source file risc16b_top.sv
    Info (12023): Found entity 1: risc16b_top File: /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv Line: 3
    Info (12023): Found entity 2: double_ff File: /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv Line: 376
    Info (12023): Found entity 3: decode_7seg File: /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv Line: 398
    Info (12023): Found entity 4: rs232c_endpoint File: /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv Line: 432
    Info (12023): Found entity 5: rs232c_rx File: /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv Line: 747
    Info (12023): Found entity 6: rs232c_tx File: /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv Line: 888
    Info (12023): Found entity 7: uart_reg_file File: /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv Line: 1008
Info (12021): Found 3 design units, including 3 entities, in source file risc16b.sv
    Info (12023): Found entity 1: risc16b File: /home/mother/b122012/experiment4/final_risc16b/risc16b.sv Line: 3
    Info (12023): Found entity 2: reg_file File: /home/mother/b122012/experiment4/final_risc16b/risc16b.sv Line: 208
    Info (12023): Found entity 3: alu16 File: /home/mother/b122012/experiment4/final_risc16b/risc16b.sv Line: 232
Info (12127): Elaborating entity "risc16b_top" for the top level hierarchy
Info (12128): Elaborating entity "double_ff" for hierarchy "double_ff:double_ff_n_rst_sys" File: /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv Line: 65
Info (12128): Elaborating entity "double_ff" for hierarchy "double_ff:double_ff_key" File: /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv Line: 88
Info (12128): Elaborating entity "risc16b" for hierarchy "risc16b:risc16b_inst" File: /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv Line: 254
Warning (10230): Verilog HDL assignment warning at risc16b.sv(184): truncated value with size 16 to match size of target (1) File: /home/mother/b122012/experiment4/final_risc16b/risc16b.sv Line: 184
Info (12128): Elaborating entity "alu16" for hierarchy "risc16b:risc16b_inst|alu16:alu16_inst" File: /home/mother/b122012/experiment4/final_risc16b/risc16b.sv Line: 33
Info (12128): Elaborating entity "reg_file" for hierarchy "risc16b:risc16b_inst|reg_file:reg_file_inst" File: /home/mother/b122012/experiment4/final_risc16b/risc16b.sv Line: 45
Info (12128): Elaborating entity "decode_7seg" for hierarchy "decode_7seg:decode_7seg_0" File: /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv Line: 287
Info (12128): Elaborating entity "double_ff" for hierarchy "double_ff:double_ff_uart_rx" File: /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv Line: 319
Info (12128): Elaborating entity "uart_reg_file" for hierarchy "uart_reg_file:uart_reg_file_0" File: /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv Line: 342
Info (12128): Elaborating entity "rs232c_endpoint" for hierarchy "uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0" File: /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv Line: 1069
Info (12128): Elaborating entity "rs232c_rx" for hierarchy "uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0" File: /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv Line: 593
Info (10264): Verilog HDL Case Statement information at risc16b_top.sv(808): all case item expressions in this case statement are onehot File: /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv Line: 808
Info (12128): Elaborating entity "rs232c_tx" for hierarchy "uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0" File: /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv Line: 699
Info (10264): Verilog HDL Case Statement information at risc16b_top.sv(952): all case item expressions in this case statement are onehot File: /home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv Line: 952
Info (286030): Timing-Driven Synthesis is running
Info (17049): 130 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1286 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 70 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1185 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 572 megabytes
    Info: Processing ended: Wed Nov 20 09:34:13 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:15


