
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'npr29' on host 'en-ec-rhel-ecelinux-19.coecis.cornell.edu' (Linux_x86_64 version 4.18.0-553.27.1.el8_10.x86_64) on Mon Dec 09 22:57:52 EST 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/home/npr29/hls6775/ece6775Final/refactored'
Sourcing Tcl script 'encrypt.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj'.
INFO: [HLS 200-10] Adding design file 'encrypt.cpp' to the project
INFO: [HLS 200-10] Adding design file 'helper.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'encrypt_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/npr29/hls6775/ece6775Final/refactored/encrypt.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../encrypt_test.cpp in release mode
   Compiling ../../../../helper.cpp in release mode
   Compiling ../../../../encrypt.cpp in release mode
   Generating csim.exe
Plaintext: 64 65 61 64 62 65 65 66 62 65 65 66 64 65 61 64 
Key: 54 68 61 74 73 20 6d 79 20 4b 75 6e 67 20 46 75 
Expected Output: 72 e5 db 87 94 7e 05 97 4b 22 17 fd c6 b1 8a 29 
Encrypted Output: 72 e5 db 87 94 7e 05 97 4b 22 17 fd c6 b1 8a 29 
AES encryption test passed successfully!
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'helper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'encrypt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1727 ; free virtual = 7490
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1727 ; free virtual = 7490
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1726 ; free virtual = 7488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rotate' into 'core' (helper.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'core' (helper.cpp:110) automatically.
INFO: [XFORM 203-602] Inlining function 'getRconValue' into 'core' (helper.cpp:114) automatically.
INFO: [XFORM 203-602] Inlining function 'core' into 'expandKey' (helper.cpp:153) automatically.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'subBytes' (helper.cpp:185) automatically.
INFO: [XFORM 203-602] Inlining function 'subBytes' into 'aes_round' (encrypt.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'shiftRows' into 'aes_round' (encrypt.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'addRoundKey' into 'aes_round' (encrypt.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'addRoundKey' into 'aes_main' (encrypt.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'subBytes' into 'aes_main' (encrypt.cpp:33) automatically.
INFO: [XFORM 203-602] Inlining function 'shiftRows' into 'aes_main' (encrypt.cpp:34) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1725 ; free virtual = 7488
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'galois_multiplication' (helper.cpp:238).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mixColumns' (helper.cpp:285).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mixColumn' (helper.cpp:256).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'subBytes' (helper.cpp:178).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'addRoundKey' (helper.cpp:232).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'createRoundKey' (helper.cpp:310).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'EX_WHILE' (helper.cpp:140) in function 'expandKey' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'core' (helper.cpp:100).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rotate' (helper.cpp:85).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (helper.cpp:243) in function 'galois_multiplication' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (helper.cpp:291) in function 'mixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (helper.cpp:294) in function 'mixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (helper.cpp:303) in function 'mixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (helper.cpp:260) in function 'mixColumn' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (helper.cpp:184) in function 'subBytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (helper.cpp:235) in function 'addRoundKey' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (helper.cpp:314) in function 'createRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (helper.cpp:317) in function 'createRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'EX_INNER1' (helper.cpp:144) in function 'expandKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'EX_INNER3' (helper.cpp:169) in function 'expandKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (helper.cpp:108) in function 'core' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (helper.cpp:91) in function 'rotate' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'cpy' (helper.cpp:258) automatically.
INFO: [XFORM 203-102] Partitioning array 'column' (helper.cpp:288) automatically.
INFO: [XFORM 203-101] Partitioning array 'input' (encrypt.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'key' (encrypt.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (encrypt.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'expandedKey' (encrypt.cpp:46) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'roundKey' (encrypt.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 't' (helper.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rotate' into 'core' (helper.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'core' (helper.cpp:110) automatically.
INFO: [XFORM 203-602] Inlining function 'getRconValue' into 'core' (helper.cpp:114) automatically.
INFO: [XFORM 203-602] Inlining function 'core' into 'expandKey' (helper.cpp:153) automatically.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'subBytes' (helper.cpp:185) automatically.
INFO: [XFORM 203-602] Inlining function 'shiftRows' into 'aes_round' (encrypt.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'mixColumns' into 'aes_round' (encrypt.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'addRoundKey' into 'aes_round' (encrypt.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'shiftRows' into 'aes_main' (encrypt.cpp:34) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (helper.cpp:140:6) to (helper.cpp:174:5) in function 'expandKey'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'subBytes' into 'aes_round' (encrypt.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'subBytes' into 'aes_main' (encrypt.cpp:33) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mixColumn' (helper.cpp:264:1)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'galois_multiplication' (helper.cpp:238)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1705 ; free virtual = 7468
WARNING: [XFORM 203-631] Renaming function 'galois_multiplication' to 'galois_multiplicatio' (helper.cpp:245:3)
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey[0]' (helper.cpp:171:9)
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey[0]' (helper.cpp:136:7)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:236:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:185:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:205:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:206:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:207:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:208:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:215:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:216:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:217:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:218:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:226:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:227:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:228:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:229:3)
INFO: [HLS 200-472] Inferring partial write operation for 'block' (encrypt.cpp:54:7)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:236:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1625 ; free virtual = 7388
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encrypt_dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'EX_WHILE'.
WARNING: [SCHED 204-68] The II Violation in module 'expandKey' (Loop: EX_WHILE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('expandedKey_0_addr_3_write_ln171', helper.cpp:171) of variable 'xor_ln171', helper.cpp:171 on array 'expandedKey_0' and 'load' operation ('t[0]', helper.cpp:145) on array 'expandedKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'expandKey' (Loop: EX_WHILE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('expandedKey_3_addr_3_write_ln171', helper.cpp:171) of variable 'xor_ln171_3', helper.cpp:171 on array 'expandedKey_3' and 'load' operation ('t[3]', helper.cpp:145) on array 'expandedKey_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('t[1]', helper.cpp:46->helper.cpp:110->helper.cpp:153) on array 'sbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.38 seconds; current allocated memory: 199.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 200.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'createRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'createRoundKey'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('expandedKey_2_load_3', helper.cpp:318) on array 'expandedKey_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expandedKey_2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('expandedKey_0_load_5', helper.cpp:318) on array 'expandedKey_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expandedKey_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 201.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 201.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 202.147 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 202.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'galois_multiplicatio' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'galois_multiplicatio'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 202.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 202.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mixColumn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mixColumn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 202.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 202.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aes_round'.
WARNING: [SCHED 204-68] The II Violation in module 'aes_round' (Function: aes_round): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('state_addr_write_ln236', helper.cpp:236->encrypt.cpp:12) of variable 'xor_ln236', helper.cpp:236->encrypt.cpp:12 on array 'state' and 'load' operation ('num', helper.cpp:185->encrypt.cpp:9) on array 'state'.
WARNING: [SCHED 204-68] The II Violation in module 'aes_round' (Function: aes_round): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('state_addr_write_ln236', helper.cpp:236->encrypt.cpp:12) of variable 'xor_ln236', helper.cpp:236->encrypt.cpp:12 on array 'state' and 'load' operation ('num', helper.cpp:185->encrypt.cpp:9) on array 'state'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('num', helper.cpp:185->encrypt.cpp:9) on array 'state' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 19, Depth = 19.
WARNING: [SCHED 204-21] Estimated clock period (8.804ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'aes_round' consists of the following:
	'load' operation ('column[1]', helper.cpp:46->helper.cpp:185->encrypt.cpp:9) on array 'sbox' [65]  (3.25 ns)
	'call' operation ('call_ret1_i', helper.cpp:300->encrypt.cpp:11) to 'mixColumn' [116]  (2.24 ns)
	'xor' operation ('xor_ln236_8', helper.cpp:236->encrypt.cpp:12) [152]  (0.99 ns)
	'store' operation ('state_addr_8_write_ln236', helper.cpp:236->encrypt.cpp:12) of variable 'xor_ln236_8', helper.cpp:236->encrypt.cpp:12 on array 'state' [153]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 203.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 203.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'AES_MAIN_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 19, Depth = 28.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 204.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 205.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 206.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 206.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encrypt_dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 207.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 207.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encrypt_dut_mux_164_8_1_1' to 'encrypt_dut_mux_1bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'encrypt_dut_mux_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 208.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'createRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encrypt_dut_mux_432_8_1_1' to 'encrypt_dut_mux_4cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'encrypt_dut_mux_4cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'createRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 212.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'addRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 216.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'galois_multiplicatio' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'galois_multiplicatio'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 217.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mixColumn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mixColumn'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 218.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 219.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 224.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_encrypt_expandedKey_0' to 'aes_encrypt_expandEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_encrypt_expandedKey_1' to 'aes_encrypt_expaneOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_encrypt_expandedKey_2' to 'aes_encrypt_expanfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_encrypt_expandedKey_3' to 'aes_encrypt_expang8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'encrypt_dut_mux_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_encrypt'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 227.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encrypt_dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/input_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/input_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/input_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/input_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/input_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/input_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/input_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/input_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/input_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/input_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/input_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/input_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/input_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/input_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/input_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/input_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/output_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/output_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/output_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/output_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/output_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/output_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/output_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/output_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/output_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/output_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/output_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/output_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/output_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/output_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/output_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/output_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt_dut/key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'encrypt_dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'encrypt_dut'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 230.782 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.58 MHz
INFO: [RTMG 210-279] Implementing memory 'expandKey_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'expandKey_Rcon_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'aes_main_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_encrypt_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_encrypt_expandEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_encrypt_expanfYi_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 1549 ; free virtual = 7329
INFO: [VHDL 208-304] Generating VHDL RTL for encrypt_dut.
INFO: [VLOG 209-307] Generating Verilog RTL for encrypt_dut.
INFO: [HLS 200-112] Total elapsed time: 22.8 seconds; peak allocated memory: 230.782 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec  9 22:58:14 2024...
