// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/16/2016 17:16:17"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module final_project (
	CLOCK_50_I,
	PUSH_BUTTON_I,
	SWITCH_I,
	SEVEN_SEGMENT_N_O_0_0,
	SEVEN_SEGMENT_N_O_0_1,
	SEVEN_SEGMENT_N_O_0_2,
	SEVEN_SEGMENT_N_O_0_3,
	SEVEN_SEGMENT_N_O_0_4,
	SEVEN_SEGMENT_N_O_0_5,
	SEVEN_SEGMENT_N_O_0_6,
	SEVEN_SEGMENT_N_O_1_0,
	SEVEN_SEGMENT_N_O_1_1,
	SEVEN_SEGMENT_N_O_1_2,
	SEVEN_SEGMENT_N_O_1_3,
	SEVEN_SEGMENT_N_O_1_4,
	SEVEN_SEGMENT_N_O_1_5,
	SEVEN_SEGMENT_N_O_1_6,
	SEVEN_SEGMENT_N_O_2_0,
	SEVEN_SEGMENT_N_O_2_1,
	SEVEN_SEGMENT_N_O_2_2,
	SEVEN_SEGMENT_N_O_2_3,
	SEVEN_SEGMENT_N_O_2_4,
	SEVEN_SEGMENT_N_O_2_5,
	SEVEN_SEGMENT_N_O_2_6,
	SEVEN_SEGMENT_N_O_3_0,
	SEVEN_SEGMENT_N_O_3_1,
	SEVEN_SEGMENT_N_O_3_2,
	SEVEN_SEGMENT_N_O_3_3,
	SEVEN_SEGMENT_N_O_3_4,
	SEVEN_SEGMENT_N_O_3_5,
	SEVEN_SEGMENT_N_O_3_6,
	SEVEN_SEGMENT_N_O_4_0,
	SEVEN_SEGMENT_N_O_4_1,
	SEVEN_SEGMENT_N_O_4_2,
	SEVEN_SEGMENT_N_O_4_3,
	SEVEN_SEGMENT_N_O_4_4,
	SEVEN_SEGMENT_N_O_4_5,
	SEVEN_SEGMENT_N_O_4_6,
	SEVEN_SEGMENT_N_O_5_0,
	SEVEN_SEGMENT_N_O_5_1,
	SEVEN_SEGMENT_N_O_5_2,
	SEVEN_SEGMENT_N_O_5_3,
	SEVEN_SEGMENT_N_O_5_4,
	SEVEN_SEGMENT_N_O_5_5,
	SEVEN_SEGMENT_N_O_5_6,
	SEVEN_SEGMENT_N_O_6_0,
	SEVEN_SEGMENT_N_O_6_1,
	SEVEN_SEGMENT_N_O_6_2,
	SEVEN_SEGMENT_N_O_6_3,
	SEVEN_SEGMENT_N_O_6_4,
	SEVEN_SEGMENT_N_O_6_5,
	SEVEN_SEGMENT_N_O_6_6,
	SEVEN_SEGMENT_N_O_7_0,
	SEVEN_SEGMENT_N_O_7_1,
	SEVEN_SEGMENT_N_O_7_2,
	SEVEN_SEGMENT_N_O_7_3,
	SEVEN_SEGMENT_N_O_7_4,
	SEVEN_SEGMENT_N_O_7_5,
	SEVEN_SEGMENT_N_O_7_6,
	LED_GREEN_O,
	VGA_CLOCK_O,
	VGA_HSYNC_O,
	VGA_VSYNC_O,
	VGA_BLANK_O,
	VGA_SYNC_O,
	VGA_RED_O,
	VGA_GREEN_O,
	VGA_BLUE_O,
	SRAM_DATA_IO,
	SRAM_ADDRESS_O,
	SRAM_UB_N_O,
	SRAM_LB_N_O,
	SRAM_WE_N_O,
	SRAM_CE_N_O,
	SRAM_OE_N_O,
	UART_RX_I,
	UART_TX_O);
input 	CLOCK_50_I;
input 	[3:0] PUSH_BUTTON_I;
input 	[17:0] SWITCH_I;
output 	SEVEN_SEGMENT_N_O_0_0;
output 	SEVEN_SEGMENT_N_O_0_1;
output 	SEVEN_SEGMENT_N_O_0_2;
output 	SEVEN_SEGMENT_N_O_0_3;
output 	SEVEN_SEGMENT_N_O_0_4;
output 	SEVEN_SEGMENT_N_O_0_5;
output 	SEVEN_SEGMENT_N_O_0_6;
output 	SEVEN_SEGMENT_N_O_1_0;
output 	SEVEN_SEGMENT_N_O_1_1;
output 	SEVEN_SEGMENT_N_O_1_2;
output 	SEVEN_SEGMENT_N_O_1_3;
output 	SEVEN_SEGMENT_N_O_1_4;
output 	SEVEN_SEGMENT_N_O_1_5;
output 	SEVEN_SEGMENT_N_O_1_6;
output 	SEVEN_SEGMENT_N_O_2_0;
output 	SEVEN_SEGMENT_N_O_2_1;
output 	SEVEN_SEGMENT_N_O_2_2;
output 	SEVEN_SEGMENT_N_O_2_3;
output 	SEVEN_SEGMENT_N_O_2_4;
output 	SEVEN_SEGMENT_N_O_2_5;
output 	SEVEN_SEGMENT_N_O_2_6;
output 	SEVEN_SEGMENT_N_O_3_0;
output 	SEVEN_SEGMENT_N_O_3_1;
output 	SEVEN_SEGMENT_N_O_3_2;
output 	SEVEN_SEGMENT_N_O_3_3;
output 	SEVEN_SEGMENT_N_O_3_4;
output 	SEVEN_SEGMENT_N_O_3_5;
output 	SEVEN_SEGMENT_N_O_3_6;
output 	SEVEN_SEGMENT_N_O_4_0;
output 	SEVEN_SEGMENT_N_O_4_1;
output 	SEVEN_SEGMENT_N_O_4_2;
output 	SEVEN_SEGMENT_N_O_4_3;
output 	SEVEN_SEGMENT_N_O_4_4;
output 	SEVEN_SEGMENT_N_O_4_5;
output 	SEVEN_SEGMENT_N_O_4_6;
output 	SEVEN_SEGMENT_N_O_5_0;
output 	SEVEN_SEGMENT_N_O_5_1;
output 	SEVEN_SEGMENT_N_O_5_2;
output 	SEVEN_SEGMENT_N_O_5_3;
output 	SEVEN_SEGMENT_N_O_5_4;
output 	SEVEN_SEGMENT_N_O_5_5;
output 	SEVEN_SEGMENT_N_O_5_6;
output 	SEVEN_SEGMENT_N_O_6_0;
output 	SEVEN_SEGMENT_N_O_6_1;
output 	SEVEN_SEGMENT_N_O_6_2;
output 	SEVEN_SEGMENT_N_O_6_3;
output 	SEVEN_SEGMENT_N_O_6_4;
output 	SEVEN_SEGMENT_N_O_6_5;
output 	SEVEN_SEGMENT_N_O_6_6;
output 	SEVEN_SEGMENT_N_O_7_0;
output 	SEVEN_SEGMENT_N_O_7_1;
output 	SEVEN_SEGMENT_N_O_7_2;
output 	SEVEN_SEGMENT_N_O_7_3;
output 	SEVEN_SEGMENT_N_O_7_4;
output 	SEVEN_SEGMENT_N_O_7_5;
output 	SEVEN_SEGMENT_N_O_7_6;
output 	[8:0] LED_GREEN_O;
output 	VGA_CLOCK_O;
output 	VGA_HSYNC_O;
output 	VGA_VSYNC_O;
output 	VGA_BLANK_O;
output 	VGA_SYNC_O;
output 	[9:0] VGA_RED_O;
output 	[9:0] VGA_GREEN_O;
output 	[9:0] VGA_BLUE_O;
inout 	[15:0] SRAM_DATA_IO;
output 	[17:0] SRAM_ADDRESS_O;
output 	SRAM_UB_N_O;
output 	SRAM_LB_N_O;
output 	SRAM_WE_N_O;
output 	SRAM_CE_N_O;
output 	SRAM_OE_N_O;
input 	UART_RX_I;
output 	UART_TX_O;

// Design Ports Information
// SRAM_DATA_IO[0]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[1]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[2]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[3]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[4]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[7]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[8]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[9]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[10]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[11]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[12]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[13]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[14]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[15]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PUSH_BUTTON_I[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PUSH_BUTTON_I[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PUSH_BUTTON_I[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[0][0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[0][1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[0][2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[0][3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[0][4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[0][5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[0][6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_CLOCK_O	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_HSYNC_O	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VSYNC_O	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLANK_O	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_SYNC_O	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[0]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[2]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[3]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[4]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[5]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[6]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[7]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[8]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[9]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[10]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[11]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[12]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[14]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[16]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[17]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_UB_N_O	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_LB_N_O	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_WE_N_O	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_CE_N_O	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_OE_N_O	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// UART_TX_O	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SWITCH_I[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50_I	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_RX_I	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PUSH_BUTTON_I[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("final_project_v.sdo");
// synopsys translate_on

wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK1 ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK2 ;
wire \VGA_unit|VGA_unit|Add1~0_combout ;
wire \VGA_unit|Add0~0_combout ;
wire \VGA_unit|Add1~4_combout ;
wire \UART_unit|Add1~2_combout ;
wire \UART_unit|Add1~11_combout ;
wire \VGA_unit|Add1~24_combout ;
wire \UART_unit|Add1~32_combout ;
wire \VGA_unit|Add0~26_combout ;
wire \VGA_unit|Add1~30_combout ;
wire \UART_unit|Add1~44_combout ;
wire \UART_unit|UART_rx_enable~regout ;
wire \VGA_unit|VGA_unit|H_Cont[2]~14_combout ;
wire \UART_unit|UART_rx_unload_data~regout ;
wire \UART_timer[0]~27 ;
wire \UART_timer[0]~26_combout ;
wire \UART_timer[1]~29 ;
wire \UART_timer[1]~28_combout ;
wire \UART_timer[2]~31 ;
wire \UART_timer[2]~30_combout ;
wire \UART_timer[3]~33 ;
wire \UART_timer[3]~32_combout ;
wire \UART_timer[4]~35 ;
wire \UART_timer[4]~34_combout ;
wire \UART_timer[5]~37 ;
wire \UART_timer[5]~36_combout ;
wire \UART_timer[6]~39 ;
wire \UART_timer[6]~38_combout ;
wire \UART_timer[7]~41 ;
wire \UART_timer[7]~40_combout ;
wire \UART_timer[8]~43 ;
wire \UART_timer[8]~42_combout ;
wire \UART_timer[9]~45 ;
wire \UART_timer[9]~44_combout ;
wire \UART_timer[10]~47 ;
wire \UART_timer[10]~46_combout ;
wire \UART_timer[11]~49 ;
wire \UART_timer[11]~48_combout ;
wire \UART_timer[12]~51 ;
wire \UART_timer[12]~50_combout ;
wire \UART_timer[13]~53 ;
wire \UART_timer[13]~52_combout ;
wire \UART_timer[14]~55 ;
wire \UART_timer[14]~54_combout ;
wire \UART_timer[15]~57 ;
wire \UART_timer[15]~56_combout ;
wire \UART_timer[16]~59 ;
wire \UART_timer[16]~58_combout ;
wire \UART_timer[17]~61 ;
wire \UART_timer[17]~60_combout ;
wire \UART_timer[18]~63 ;
wire \UART_timer[18]~62_combout ;
wire \UART_timer[19]~65 ;
wire \UART_timer[19]~64_combout ;
wire \UART_timer[20]~67 ;
wire \UART_timer[20]~66_combout ;
wire \UART_timer[21]~69 ;
wire \UART_timer[21]~68_combout ;
wire \UART_timer[22]~71 ;
wire \UART_timer[22]~70_combout ;
wire \UART_timer[23]~73 ;
wire \UART_timer[23]~72_combout ;
wire \UART_timer[24]~75 ;
wire \UART_timer[24]~74_combout ;
wire \UART_timer[25]~76_combout ;
wire \M1_unit|V_sram_address[1]~20_combout ;
wire \M1_unit|V_sram_address[3]~24_combout ;
wire \M1_unit|Y_sram_address[1]~20_combout ;
wire \M1_unit|V_sram_address[5]~28_combout ;
wire \M1_unit|U_sram_address[5]~28_combout ;
wire \M1_unit|Y_sram_address[5]~28_combout ;
wire \M1_unit|write_address[5]~27_combout ;
wire \M1_unit|U_sram_address[12]~42_combout ;
wire \M1_unit|V_sram_address[12]~42_combout ;
wire \M1_unit|U_sram_address[14]~46_combout ;
wire \M1_unit|V_sram_address[14]~46_combout ;
wire \M1_unit|V_sram_address[15]~49 ;
wire \M1_unit|U_sram_address[15]~48_combout ;
wire \M1_unit|Y_sram_address[15]~48_combout ;
wire \M1_unit|V_sram_address[16]~51 ;
wire \M1_unit|V_sram_address[16]~50_combout ;
wire \M1_unit|V_sram_address[17]~52_combout ;
wire \UART_unit|UART_RX|clock_count[1]~15_combout ;
wire \UART_unit|UART_RX|clock_count[3]~19_combout ;
wire \UART_unit|UART_RX|clock_count[5]~23_combout ;
wire \PB_unit|clock_1kHz_div_count[8]~32_combout ;
wire \PB_unit|clock_1kHz_div_count[10]~36_combout ;
wire \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \M1_unit|Mult0|auto_generated|mac_out2~0 ;
wire \M1_unit|Add8~0_combout ;
wire \M1_unit|Add8~6_combout ;
wire \M1_unit|Add8~10_combout ;
wire \M1_unit|Add8~14_combout ;
wire \M1_unit|Add8~22_combout ;
wire \M1_unit|Add8~24_combout ;
wire \M1_unit|Add8~26_combout ;
wire \M1_unit|Add8~28_combout ;
wire \M1_unit|Add8~34_combout ;
wire \M1_unit|Mult0|auto_generated|mac_out4~dataout ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT22 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT23 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT24 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT25 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT26 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT27 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT28 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT29 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT30 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~0 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~1 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~2 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~3 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~4 ;
wire \M1_unit|Add8~36_combout ;
wire \M1_unit|ee_low[2]~44_combout ;
wire \M1_unit|Add8~38_combout ;
wire \M1_unit|ee_low[4]~48_combout ;
wire \M1_unit|Add8~43 ;
wire \M1_unit|Add8~45 ;
wire \M1_unit|Add8~44_combout ;
wire \M1_unit|ee_low[6]~53 ;
wire \M1_unit|Add8~46_combout ;
wire \M1_unit|ee_low[7]~54_combout ;
wire \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT26 ;
wire \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27 ;
wire \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT28 ;
wire \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT31 ;
wire \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT32 ;
wire \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT33 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT2 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT4 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT6 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT12 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT16 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT17 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT19 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT20 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT21 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT22 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT23 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT24 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT25 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT26 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT27 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT28 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT29 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT30 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT31 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~0 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~1 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~2 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~3 ;
wire \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT22 ;
wire \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23 ;
wire \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT24 ;
wire \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25 ;
wire \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27 ;
wire \M1_unit|Mult2|auto_generated|mac_out2~0 ;
wire \M1_unit|Mult2|auto_generated|mac_out2~1 ;
wire \M1_unit|Mult2|auto_generated|mac_out2~2 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~dataout ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT2 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT8 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT10 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT12 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT13 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT14 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT16 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT18 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT19 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT20 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT21 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT22 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT23 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT24 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT25 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT26 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT27 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT28 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~0 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~1 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~2 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~3 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~4 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~5 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~6 ;
wire \M1_unit|Mult2|auto_generated|op_1~4_combout ;
wire \M1_unit|Mult2|auto_generated|op_1~6_combout ;
wire \M1_unit|Mult2|auto_generated|op_1~10_combout ;
wire \M1_unit|Add11~2_combout ;
wire \M1_unit|Add11~4_combout ;
wire \M1_unit|Add11~6_combout ;
wire \M1_unit|Add11~16_combout ;
wire \M1_unit|Add12~0_combout ;
wire \M1_unit|Add12~8_combout ;
wire \M1_unit|Add12~10_combout ;
wire \M1_unit|Add12~12_combout ;
wire \M1_unit|Add12~14_combout ;
wire \M1_unit|Add13~16_combout ;
wire \M1_unit|V_prime[0]~8_combout ;
wire \M1_unit|Add12~18_combout ;
wire \M1_unit|V_prime[1]~10_combout ;
wire \M1_unit|Add11~20_combout ;
wire \M1_unit|Add12~22_combout ;
wire \M1_unit|Add12~24_combout ;
wire \M1_unit|Add11~26_combout ;
wire \M1_unit|Add13~26_combout ;
wire \M1_unit|V_prime[5]~18_combout ;
wire \M1_unit|Add11~28_combout ;
wire \M1_unit|Add18~8_combout ;
wire \M1_unit|Add18~14_combout ;
wire \M1_unit|Add19~0_combout ;
wire \M1_unit|Add19~2_combout ;
wire \M1_unit|Add19~4_combout ;
wire \M1_unit|Add19~6_combout ;
wire \M1_unit|Add19~10_combout ;
wire \M1_unit|Add19~12_combout ;
wire \M1_unit|Add19~16_combout ;
wire \M1_unit|Add20~14_combout ;
wire \M1_unit|Add18~18_combout ;
wire \M1_unit|Add20~18_combout ;
wire \M1_unit|Add19~20_combout ;
wire \M1_unit|Add19~22_combout ;
wire \M1_unit|Add20~22_combout ;
wire \M1_unit|Add19~24_combout ;
wire \M1_unit|Add18~26_combout ;
wire \M1_unit|Add20~26_combout ;
wire \M1_unit|Add18~28_combout ;
wire \M1_unit|Add18~30_combout ;
wire \M1_unit|Add19~32_combout ;
wire \M1_unit|Add21~16_combout ;
wire \M1_unit|Add19~34_combout ;
wire \M1_unit|Add19~36_combout ;
wire \M1_unit|Add21~20_combout ;
wire \M1_unit|Add19~38_combout ;
wire \M1_unit|Add20~38_combout ;
wire \M1_unit|Add18~40_combout ;
wire \M1_unit|Add19~42_combout ;
wire \M1_unit|Add20~42_combout ;
wire \M1_unit|Add21~26_combout ;
wire \M1_unit|Add19~44_combout ;
wire \M1_unit|Add18~46_combout ;
wire \M1_unit|Add20~46_combout ;
wire \M1_unit|Mult1|auto_generated|op_1~12_combout ;
wire \M1_unit|Add19~48_combout ;
wire \M1_unit|Add21~32_combout ;
wire \M1_unit|Add18~50_combout ;
wire \M1_unit|Mult2|auto_generated|op_1~14_combout ;
wire \M1_unit|Add20~50_combout ;
wire \M1_unit|Add18~52_combout ;
wire \M1_unit|Mult2|auto_generated|op_1~16_combout ;
wire \M1_unit|Mult1|auto_generated|op_1~18_combout ;
wire \M1_unit|Add19~54_combout ;
wire \M1_unit|Add20~54_combout ;
wire \M1_unit|Add21~38_combout ;
wire \M1_unit|Add19~56_combout ;
wire \M1_unit|Add19~58_combout ;
wire \M1_unit|Add20~58_combout ;
wire \M1_unit|Mult0|auto_generated|op_1~24_combout ;
wire \M1_unit|Add18~60_combout ;
wire \M1_unit|Mult2|auto_generated|op_1~24_combout ;
wire \M1_unit|Add18~62_combout ;
wire \M1_unit|Add20~62_combout ;
wire \M1_unit|Mult0|auto_generated|op_1~28_combout ;
wire \M1_unit|Add19~64_combout ;
wire \M1_unit|Add21~48_combout ;
wire \M1_unit|Mult1|auto_generated|op_1~30_combout ;
wire \M1_unit|Add19~66_combout ;
wire \M1_unit|Add19~68_combout ;
wire \M1_unit|Mult2|auto_generated|op_1~35 ;
wire \M1_unit|Add19~70_combout ;
wire \M1_unit|Add20~70_combout ;
wire \M1_unit|Add18~72_combout ;
wire \M1_unit|Mult2|auto_generated|op_1~37 ;
wire \M1_unit|Mult2|auto_generated|op_1~36_combout ;
wire \M1_unit|Add20~72_combout ;
wire \M1_unit|Add18~74_combout ;
wire \M1_unit|Mult2|auto_generated|op_1~39 ;
wire \M1_unit|Mult2|auto_generated|op_1~38_combout ;
wire \M1_unit|Mult1|auto_generated|op_1~39 ;
wire \M1_unit|Add19~75 ;
wire \M1_unit|Add21~58_combout ;
wire \M1_unit|Mult0|auto_generated|op_1~41 ;
wire \M1_unit|Add18~77 ;
wire \M1_unit|Mult2|auto_generated|op_1~41 ;
wire \M1_unit|Mult2|auto_generated|op_1~40_combout ;
wire \M1_unit|Mult1|auto_generated|op_1~41 ;
wire \M1_unit|Mult1|auto_generated|op_1~40_combout ;
wire \M1_unit|Add19~77 ;
wire \M1_unit|Add19~76_combout ;
wire \M1_unit|Add20~77 ;
wire \M1_unit|Mult0|auto_generated|op_1~42_combout ;
wire \M1_unit|Add18~78_combout ;
wire \M1_unit|Mult2|auto_generated|op_1~42_combout ;
wire \M1_unit|Mult1|auto_generated|op_1~42_combout ;
wire \M1_unit|Add19~78_combout ;
wire \M1_unit|Add20~78_combout ;
wire \M1_unit|Add15~0_combout ;
wire \M1_unit|Add15~2_combout ;
wire \M1_unit|Add15~4_combout ;
wire \M1_unit|Add15~6_combout ;
wire \M1_unit|Add15~12_combout ;
wire \M1_unit|Add15~16_combout ;
wire \M1_unit|Add16~0_combout ;
wire \M1_unit|Add16~4_combout ;
wire \M1_unit|Add16~16_combout ;
wire \M1_unit|Add16~20_combout ;
wire \M1_unit|Add15~22_combout ;
wire \M1_unit|Add15~24_combout ;
wire \M1_unit|Add15~26_combout ;
wire \M1_unit|Add15~32_combout ;
wire \M1_unit|Add15~34_combout ;
wire \M1_unit|Add16~34_combout ;
wire \M1_unit|Add15~36_combout ;
wire \M1_unit|Add16~36_combout ;
wire \M1_unit|Add15~38_combout ;
wire \M1_unit|Add16~38_combout ;
wire \M1_unit|Add16~40_combout ;
wire \M1_unit|Add15~44_combout ;
wire \M1_unit|Add16~44_combout ;
wire \M1_unit|Add16~46_combout ;
wire \M1_unit|Add16~50_combout ;
wire \M1_unit|Add15~54_combout ;
wire \M1_unit|Add16~54_combout ;
wire \M1_unit|Add15~56_combout ;
wire \M1_unit|Add15~58_combout ;
wire \M1_unit|Add16~58_combout ;
wire \M1_unit|Add15~62_combout ;
wire \M1_unit|Add15~64_combout ;
wire \M1_unit|Add15~66_combout ;
wire \M1_unit|Add16~66_combout ;
wire \M1_unit|Add15~68_combout ;
wire \M1_unit|Add16~68_combout ;
wire \M1_unit|Add15~70_combout ;
wire \M1_unit|Add16~70_combout ;
wire \M1_unit|Add16~72_combout ;
wire \M1_unit|Add15~75 ;
wire \M1_unit|Add16~75 ;
wire \M1_unit|Add15~77 ;
wire \M1_unit|Add15~76_combout ;
wire \M1_unit|Add16~77 ;
wire \M1_unit|Add16~76_combout ;
wire \M1_unit|Add15~78_combout ;
wire \M1_unit|Add16~78_combout ;
wire \SRAM_address[4]~0_combout ;
wire \SRAM_address[6]~4_combout ;
wire \SRAM_address[7]~6_combout ;
wire \SRAM_address[16]~24_combout ;
wire \VGA_unit|Equal0~1_combout ;
wire \VGA_unit|Equal0~2_combout ;
wire \UART_unit|LessThan1~1_combout ;
wire \always0~0_combout ;
wire \always0~1_combout ;
wire \always0~2_combout ;
wire \always0~3_combout ;
wire \always0~4_combout ;
wire \always0~5_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \Equal0~5_combout ;
wire \Equal0~6_combout ;
wire \Equal0~7_combout ;
wire \always0~6_combout ;
wire \M1_unit|Selector20~0_combout ;
wire \lead_in_begin~regout ;
wire \M1_unit|Selector6~1_combout ;
wire \M1_unit|Selector19~0_combout ;
wire \M1_unit|Selector19~1_combout ;
wire \M1_unit|Selector15~0_combout ;
wire \M1_unit|Selector15~1_combout ;
wire \M1_unit|Selector14~0_combout ;
wire \M1_unit|Selector14~1_combout ;
wire \VGA_unit|Selector2~0_combout ;
wire \M1_unit|Selector9~0_combout ;
wire \UART_unit|Add1~46_combout ;
wire \M1_unit|Selector8~0_combout ;
wire \UART_unit|UART_RX|Equal2~1_combout ;
wire \UART_unit|SRAM_we_n~0_combout ;
wire \VGA_unit|VGA_unit|LessThan6~1_combout ;
wire \VGA_unit|VGA_unit|LessThan4~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~0_combout ;
wire \VGA_unit|Selector15~0_combout ;
wire \VGA_unit|VGA_unit|Add0~2_combout ;
wire \VGA_unit|VGA_unit|Add0~3_combout ;
wire \VGA_unit|Equal0~4_combout ;
wire \VGA_unit|LessThan2~1_combout ;
wire \VGA_unit|VGA_SRAM_state~23_combout ;
wire \VGA_unit|VGA_unit|LessThan0~0_combout ;
wire \VGA_unit|VGA_unit|LessThan0~1_combout ;
wire \UART_unit|Selector3~0_combout ;
wire \always0~7_combout ;
wire \PB_unit|WideOr0~1_combout ;
wire \lead_in_begin~0_combout ;
wire \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ;
wire \UART_unit|UART_RX|Add1~0_combout ;
wire \UART_unit|UART_RX|Selector3~0_combout ;
wire \UART_unit|UART_RX|always0~0_combout ;
wire \UART_unit|UART_RX|Selector3~1_combout ;
wire \UART_unit|UART_RX|RXC_state~12_combout ;
wire \UART_unit|Selector7~2_combout ;
wire \VGA_unit|always0~12_combout ;
wire \VGA_unit|Equal2~0_combout ;
wire \VGA_unit|Equal2~1_combout ;
wire \VGA_unit|VGA_blue~1_combout ;
wire \VGA_unit|VGA_sram_data[2][8]~regout ;
wire \VGA_unit|VGA_sram_data[1][0]~regout ;
wire \VGA_unit|VGA_red~0_combout ;
wire \VGA_unit|VGA_red~1_combout ;
wire \VGA_unit|VGA_sram_data[2][10]~regout ;
wire \VGA_unit|VGA_sram_data[1][2]~regout ;
wire \VGA_unit|VGA_red~4_combout ;
wire \VGA_unit|VGA_sram_data[2][12]~regout ;
wire \VGA_unit|VGA_sram_data[1][4]~regout ;
wire \VGA_unit|VGA_red~8_combout ;
wire \VGA_unit|VGA_sram_data[2][14]~regout ;
wire \VGA_unit|VGA_sram_data[1][6]~regout ;
wire \VGA_unit|VGA_red~12_combout ;
wire \VGA_unit|VGA_sram_data[2][15]~regout ;
wire \VGA_unit|VGA_sram_data[1][7]~regout ;
wire \VGA_unit|VGA_red~14_combout ;
wire \VGA_unit|VGA_sram_data[2][0]~regout ;
wire \VGA_unit|VGA_sram_data[0][8]~regout ;
wire \VGA_unit|VGA_green~0_combout ;
wire \VGA_unit|VGA_sram_data[2][1]~regout ;
wire \VGA_unit|VGA_sram_data[0][9]~regout ;
wire \VGA_unit|VGA_green~2_combout ;
wire \VGA_unit|VGA_green~3_combout ;
wire \VGA_unit|VGA_sram_data[2][2]~regout ;
wire \VGA_unit|VGA_sram_data[0][10]~regout ;
wire \VGA_unit|VGA_green~4_combout ;
wire \VGA_unit|VGA_sram_data[2][5]~regout ;
wire \VGA_unit|VGA_sram_data[0][13]~regout ;
wire \VGA_unit|VGA_green~10_combout ;
wire \VGA_unit|VGA_sram_data[2][6]~regout ;
wire \VGA_unit|VGA_sram_data[0][14]~regout ;
wire \VGA_unit|VGA_green~12_combout ;
wire \VGA_unit|VGA_sram_data[0][15]~regout ;
wire \VGA_unit|VGA_sram_data[1][9]~regout ;
wire \VGA_unit|VGA_sram_data[1][11]~regout ;
wire \VGA_unit|VGA_sram_data[0][3]~regout ;
wire \VGA_unit|VGA_blue~11_combout ;
wire \VGA_unit|VGA_sram_data[1][12]~regout ;
wire \VGA_unit|VGA_sram_data[0][4]~regout ;
wire \VGA_unit|VGA_blue~13_combout ;
wire \UART_unit|new_line_count[0]~0_combout ;
wire \UART_unit|Selector26~0_combout ;
wire \UART_unit|Selector26~1_combout ;
wire \UART_unit|UART_RX|data_count[2]~2_combout ;
wire \UART_unit|UART_RX|data_count[2]~3_combout ;
wire \UART_unit|UART_RX|data_count[2]~4_combout ;
wire \UART_unit|UART_RX|data_count[1]~5_combout ;
wire \PB_unit|Equal0~4_combout ;
wire \PB_unit|LessThan0~0_combout ;
wire \PB_unit|LessThan0~1_combout ;
wire \PB_unit|LessThan0~2_combout ;
wire \M1_unit|Selector142~0_combout ;
wire \M1_unit|VR[5][1]~regout ;
wire \M1_unit|Selector141~2_combout ;
wire \M1_unit|VR[5][2]~regout ;
wire \M1_unit|Selector140~2_combout ;
wire \M1_unit|VR[5][3]~regout ;
wire \M1_unit|Selector139~2_combout ;
wire \M1_unit|Selector138~3_combout ;
wire \M1_unit|VR[5][5]~regout ;
wire \M1_unit|Selector137~4_combout ;
wire \M1_unit|Selector137~5_combout ;
wire \M1_unit|Selector137~6_combout ;
wire \M1_unit|Add3~0_combout ;
wire \M1_unit|Selector136~3_combout ;
wire \M1_unit|Add17~1_combout ;
wire \M1_unit|VR[5][7]~regout ;
wire \M1_unit|Selector135~2_combout ;
wire \M1_unit|a_IN2[10]~0_combout ;
wire \M1_unit|WideOr6~1_combout ;
wire \M1_unit|Selector186~0_combout ;
wire \M1_unit|Selector185~0_combout ;
wire \M1_unit|VR[4][2]~regout ;
wire \M1_unit|Selector184~2_combout ;
wire \M1_unit|Selector183~0_combout ;
wire \M1_unit|VR[4][3]~regout ;
wire \M1_unit|Selector182~3_combout ;
wire \M1_unit|Selector181~0_combout ;
wire \M1_unit|Selector180~1_combout ;
wire \M1_unit|Selector179~1_combout ;
wire \M1_unit|Selector225~2_combout ;
wire \M1_unit|Selector223~0_combout ;
wire \M1_unit|Selector221~1_combout ;
wire \M1_unit|Selector220~1_combout ;
wire \M1_unit|Selector220~2_combout ;
wire \M1_unit|Selector219~0_combout ;
wire \M1_unit|Selector219~1_combout ;
wire \M1_unit|Selector219~2_combout ;
wire \M1_unit|Equal17~4_combout ;
wire \UART_unit|Selector7~3_combout ;
wire \UART_unit|UART_RX|data_count[0]~6_combout ;
wire \VGA_unit|always0~18_combout ;
wire \M1_unit|U_MAC[9]~feeder_combout ;
wire \M1_unit|U_MAC[10]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[1][7]~feeder_combout ;
wire \M1_unit|V_data[9]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][10]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[2][10]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][14]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][15]~feeder_combout ;
wire \UART_unit|SRAM_write_data[1]~feeder_combout ;
wire \UART_unit|SRAM_write_data[3]~feeder_combout ;
wire \M1_unit|VR[4][2]~feeder_combout ;
wire \M1_unit|VR[4][3]~feeder_combout ;
wire \SRAM_DATA_IO[0]~0 ;
wire \SRAM_DATA_IO[1]~1 ;
wire \SRAM_DATA_IO[2]~2 ;
wire \SRAM_DATA_IO[3]~3 ;
wire \SRAM_DATA_IO[4]~4 ;
wire \SRAM_DATA_IO[5]~5 ;
wire \SRAM_DATA_IO[6]~6 ;
wire \SRAM_DATA_IO[7]~7 ;
wire \SRAM_DATA_IO[8]~8 ;
wire \SRAM_DATA_IO[9]~9 ;
wire \SRAM_DATA_IO[10]~10 ;
wire \SRAM_DATA_IO[11]~11 ;
wire \SRAM_DATA_IO[12]~12 ;
wire \SRAM_DATA_IO[13]~13 ;
wire \SRAM_DATA_IO[14]~14 ;
wire \SRAM_DATA_IO[15]~15 ;
wire \CLOCK_50_I~combout ;
wire \CLOCK_50_I~clkctrl_outclk ;
wire \UART_unit|UART_RX|clock_count[0]~11 ;
wire \UART_unit|UART_RX|clock_count[1]~16 ;
wire \UART_unit|UART_RX|clock_count[2]~17_combout ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked ;
wire \resetn~combout ;
wire \resetn~clkctrl_outclk ;
wire \UART_unit|UART_RX|clock_count[7]~27_combout ;
wire \UART_RX_I~combout ;
wire \UART_unit|UART_RX|RX_data_in~regout ;
wire \UART_unit|UART_RX|Frame_error[1]~6_combout ;
wire \UART_unit|UART_RX|Selector2~0_combout ;
wire \UART_unit|UART_RX|RXC_state~13_combout ;
wire \UART_unit|UART_RX|Frame_error[1]~14_combout ;
wire \UART_unit|UART_RX|RXC_state~14_combout ;
wire \UART_unit|UART_RX|RXC_state~9_regout ;
wire \UART_unit|UART_RX|clock_count[9]~13_combout ;
wire \UART_unit|UART_RX|clock_count[9]~14_combout ;
wire \UART_unit|UART_RX|clock_count[0]~10_combout ;
wire \UART_unit|UART_RX|Equal2~0_combout ;
wire \UART_unit|UART_RX|always0~1_combout ;
wire \UART_unit|UART_RX|always0~2_combout ;
wire \UART_unit|UART_RX|clock_count[9]~12_combout ;
wire \UART_unit|UART_RX|clock_count[2]~18 ;
wire \UART_unit|UART_RX|clock_count[3]~20 ;
wire \UART_unit|UART_RX|clock_count[4]~21_combout ;
wire \UART_unit|UART_RX|clock_count[4]~22 ;
wire \UART_unit|UART_RX|clock_count[5]~24 ;
wire \UART_unit|UART_RX|clock_count[6]~25_combout ;
wire \UART_unit|UART_RX|clock_count[6]~26 ;
wire \UART_unit|UART_RX|clock_count[7]~28 ;
wire \UART_unit|UART_RX|clock_count[8]~29_combout ;
wire \UART_unit|UART_RX|clock_count[8]~30 ;
wire \UART_unit|UART_RX|clock_count[9]~31_combout ;
wire \UART_unit|UART_RX|Equal2~2_combout ;
wire \UART_unit|UART_RX|RXC_state~15_combout ;
wire \UART_unit|UART_RX|RXC_state~8_regout ;
wire \UART_unit|UART_RX|Selector25~0_combout ;
wire \UART_unit|UART_RX|data_buffer[1]~0_combout ;
wire \UART_unit|UART_RX|Selector26~0_combout ;
wire \UART_unit|UART_RX|Selector27~0_combout ;
wire \UART_unit|UART_RX|Selector28~0_combout ;
wire \UART_unit|UART_RX|Selector29~0_combout ;
wire \UART_unit|UART_RX|RX_data[7]~0_combout ;
wire \PB_unit|debounce_shift_reg[0][0]~0_combout ;
wire \PB_unit|clock_1kHz_div_count[0]~16_combout ;
wire \PB_unit|clock_1kHz_div_count[6]~29 ;
wire \PB_unit|clock_1kHz_div_count[7]~30_combout ;
wire \PB_unit|clock_1kHz_div_count[7]~31 ;
wire \PB_unit|clock_1kHz_div_count[8]~33 ;
wire \PB_unit|clock_1kHz_div_count[9]~34_combout ;
wire \PB_unit|clock_1kHz_div_count[9]~35 ;
wire \PB_unit|clock_1kHz_div_count[10]~37 ;
wire \PB_unit|clock_1kHz_div_count[11]~38_combout ;
wire \PB_unit|clock_1kHz_div_count[11]~39 ;
wire \PB_unit|clock_1kHz_div_count[12]~41 ;
wire \PB_unit|clock_1kHz_div_count[13]~42_combout ;
wire \PB_unit|clock_1kHz_div_count[13]~43 ;
wire \PB_unit|clock_1kHz_div_count[14]~44_combout ;
wire \PB_unit|clock_1kHz_div_count[14]~45 ;
wire \PB_unit|clock_1kHz_div_count[15]~46_combout ;
wire \PB_unit|LessThan0~3_combout ;
wire \PB_unit|clock_1kHz_div_count[0]~17 ;
wire \PB_unit|clock_1kHz_div_count[1]~18_combout ;
wire \PB_unit|clock_1kHz_div_count[1]~19 ;
wire \PB_unit|clock_1kHz_div_count[2]~20_combout ;
wire \PB_unit|clock_1kHz_div_count[2]~21 ;
wire \PB_unit|clock_1kHz_div_count[3]~23 ;
wire \PB_unit|clock_1kHz_div_count[4]~24_combout ;
wire \PB_unit|clock_1kHz_div_count[4]~25 ;
wire \PB_unit|clock_1kHz_div_count[5]~27 ;
wire \PB_unit|clock_1kHz_div_count[6]~28_combout ;
wire \PB_unit|clock_1kHz_div_count[5]~26_combout ;
wire \PB_unit|Equal0~3_combout ;
wire \PB_unit|clock_1kHz_div_count[3]~22_combout ;
wire \PB_unit|Equal0~1_combout ;
wire \PB_unit|clock_1kHz_div_count[12]~40_combout ;
wire \PB_unit|Equal0~0_combout ;
wire \PB_unit|Equal0~2_combout ;
wire \PB_unit|clock_1kHz~0_combout ;
wire \PB_unit|clock_1kHz~regout ;
wire \PB_unit|clock_1kHz_buf~regout ;
wire \PB_unit|always3~0_combout ;
wire \PB_unit|debounce_shift_reg[0][0]~regout ;
wire \PB_unit|debounce_shift_reg[0][1]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][1]~regout ;
wire \PB_unit|debounce_shift_reg[0][2]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][2]~regout ;
wire \PB_unit|debounce_shift_reg[0][3]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][3]~regout ;
wire \PB_unit|debounce_shift_reg[0][4]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][4]~regout ;
wire \PB_unit|debounce_shift_reg[0][5]~regout ;
wire \PB_unit|debounce_shift_reg[0][6]~regout ;
wire \PB_unit|debounce_shift_reg[0][7]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][7]~regout ;
wire \PB_unit|debounce_shift_reg[0][8]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][8]~regout ;
wire \PB_unit|debounce_shift_reg[0][9]~regout ;
wire \PB_unit|WideOr0~0_combout ;
wire \PB_unit|WideOr0~2_combout ;
wire \Selector1~0_combout ;
wire \Selector3~0_combout ;
wire \Selector2~0_combout ;
wire \Selector1~1_combout ;
wire \UART_rx_initialize~regout ;
wire \UART_unit|SRAM_write_data~0_combout ;
wire \UART_unit|SRAM_write_data[0]~feeder_combout ;
wire \UART_unit|UART_RX|Empty~0_combout ;
wire \UART_unit|UART_RX|Empty~regout ;
wire \Equal3~0_combout ;
wire \UART_rx_enable~regout ;
wire \UART_unit|UART_SRAM_state~14_combout ;
wire \UART_unit|UART_SRAM_state~16_combout ;
wire \UART_unit|UART_SRAM_state~13_regout ;
wire \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ;
wire \UART_unit|Add1~52_combout ;
wire \UART_unit|SRAM_address[15]~0_combout ;
wire \UART_unit|SRAM_address[15]~2_combout ;
wire \UART_unit|Add1~1 ;
wire \UART_unit|Add1~3 ;
wire \UART_unit|Add1~4_combout ;
wire \UART_unit|Add1~51_combout ;
wire \UART_unit|Add1~5 ;
wire \UART_unit|Add1~7 ;
wire \UART_unit|Add1~8_combout ;
wire \UART_unit|Add1~10_combout ;
wire \UART_unit|Add1~9 ;
wire \UART_unit|Add1~12 ;
wire \UART_unit|Add1~15 ;
wire \UART_unit|Add1~17_combout ;
wire \UART_unit|Add1~19_combout ;
wire \UART_unit|Add1~18 ;
wire \UART_unit|Add1~20_combout ;
wire \UART_unit|Add1~22_combout ;
wire \UART_unit|Add1~21 ;
wire \UART_unit|Add1~23_combout ;
wire \UART_unit|Add1~25_combout ;
wire \UART_unit|Add1~14_combout ;
wire \UART_unit|Add1~16_combout ;
wire \UART_unit|LessThan1~2_combout ;
wire \UART_unit|Add1~6_combout ;
wire \UART_unit|Add1~50_combout ;
wire \UART_unit|Add1~13_combout ;
wire \UART_unit|LessThan1~3_combout ;
wire \UART_unit|Add1~24 ;
wire \UART_unit|Add1~26_combout ;
wire \UART_unit|Add1~28_combout ;
wire \UART_unit|Add1~27 ;
wire \UART_unit|Add1~29_combout ;
wire \UART_unit|Add1~31_combout ;
wire \UART_unit|Add1~30 ;
wire \UART_unit|Add1~33 ;
wire \UART_unit|Add1~35_combout ;
wire \UART_unit|Add1~37_combout ;
wire \UART_unit|Add1~36 ;
wire \UART_unit|Add1~38_combout ;
wire \UART_unit|Add1~40_combout ;
wire \UART_unit|Add1~39 ;
wire \UART_unit|Add1~41_combout ;
wire \UART_unit|Add1~43_combout ;
wire \UART_unit|Add1~42 ;
wire \UART_unit|Add1~45 ;
wire \UART_unit|Add1~47_combout ;
wire \UART_unit|Add1~49_combout ;
wire \UART_unit|LessThan1~0_combout ;
wire \UART_unit|LessThan1~4_combout ;
wire \UART_unit|Add1~0_combout ;
wire \UART_unit|Add1~53_combout ;
wire \UART_unit|LessThan1~5_combout ;
wire \UART_unit|Selector3~1_combout ;
wire \UART_unit|UART_SRAM_state~15_combout ;
wire \UART_unit|UART_SRAM_state~12_regout ;
wire \UART_unit|SRAM_address[15]~1_combout ;
wire \UART_unit|new_line_count[0]~5_combout ;
wire \UART_unit|Add0~0_combout ;
wire \UART_unit|UART_RX|RX_data[1]~feeder_combout ;
wire \UART_unit|UART_RX|RX_data[4]~feeder_combout ;
wire \UART_unit|new_line_count[0]~2_combout ;
wire \UART_unit|new_line_count[0]~3_combout ;
wire \UART_unit|UART_RX|Selector22~0_combout ;
wire \UART_unit|UART_RX|Selector23~0_combout ;
wire \UART_unit|UART_RX|Selector24~0_combout ;
wire \UART_unit|new_line_count[0]~1_combout ;
wire \UART_unit|new_line_count[0]~4_combout ;
wire \UART_unit|Equal1~0_combout ;
wire \UART_unit|UART_SRAM_state~17_combout ;
wire \UART_unit|UART_SRAM_state~18_combout ;
wire \UART_unit|UART_SRAM_state~11_regout ;
wire \UART_unit|SRAM_write_data[1]~1_combout ;
wire \~GND~combout ;
wire \M1_unit|Equal8~4_combout ;
wire \M1_unit|WideOr4~0_combout ;
wire \M1_unit|WideOr4~combout ;
wire \Equal5~5_combout ;
wire \M1_unit|Selector6~0_combout ;
wire \M1_unit|Equal4~4_combout ;
wire \M1_unit|U_data~0_combout ;
wire \M1_unit|Equal10~0_combout ;
wire \M1_unit|Selector6~2_combout ;
wire \M1_unit|Selector5~1_combout ;
wire \M1_unit|Equal13~4_combout ;
wire \M1_unit|Selector5~0_combout ;
wire \M1_unit|Selector5~2_combout ;
wire \M1_unit|WideOr6~0_combout ;
wire \M1_unit|Equal12~4_combout ;
wire \M1_unit|Selector2~0_combout ;
wire \M1_unit|Equal7~1_combout ;
wire \M1_unit|Y_data~0_combout ;
wire \M1_unit|Equal6~0_combout ;
wire \M1_unit|Selector141~3_combout ;
wire \M1_unit|Selector94~0_combout ;
wire \M1_unit|Equal7~0_combout ;
wire \M1_unit|WideOr24~0_combout ;
wire \M1_unit|WideOr24~1_combout ;
wire \M1_unit|UR[0][1]~regout ;
wire \M1_unit|UR[1][1]~feeder_combout ;
wire \M1_unit|WideOr23~combout ;
wire \M1_unit|UR[1][1]~regout ;
wire \M1_unit|UR[2][1]~feeder_combout ;
wire \M1_unit|UR[2][1]~regout ;
wire \M1_unit|WideOr21~0_combout ;
wire \M1_unit|UR[3][1]~regout ;
wire \M1_unit|UR~2_combout ;
wire \M1_unit|UR[4][1]~regout ;
wire \M1_unit|Equal11~4_combout ;
wire \M1_unit|UR[5][1]~regout ;
wire \M1_unit|Selector141~1_combout ;
wire \M1_unit|Equal15~0_combout ;
wire \Equal5~4_combout ;
wire \M1_unit|Equal16~1_combout ;
wire \M1_unit|Selector141~0_combout ;
wire \M1_unit|Selector141~4_combout ;
wire \M1_unit|b_IN2[6]~0_combout ;
wire \M1_unit|Equal16~0_combout ;
wire \M1_unit|a_IN1~0_combout ;
wire \M1_unit|b_IN2[6]~3_combout ;
wire \M1_unit|V_data[10]~feeder_combout ;
wire \M1_unit|V_data~10_combout ;
wire \M1_unit|Selector140~3_combout ;
wire \M1_unit|Selector93~0_combout ;
wire \M1_unit|UR[0][2]~regout ;
wire \M1_unit|UR[1][2]~regout ;
wire \M1_unit|UR[2][2]~feeder_combout ;
wire \M1_unit|UR[2][2]~regout ;
wire \M1_unit|UR[3][2]~regout ;
wire \M1_unit|UR[4][2]~regout ;
wire \M1_unit|UR[5][2]~regout ;
wire \M1_unit|Equal14~0_combout ;
wire \M1_unit|Selector140~1_combout ;
wire \M1_unit|Selector140~0_combout ;
wire \M1_unit|Selector140~4_combout ;
wire \M1_unit|V_data[11]~feeder_combout ;
wire \M1_unit|Selector139~3_combout ;
wire \M1_unit|Selector92~0_combout ;
wire \M1_unit|UR[0][3]~regout ;
wire \M1_unit|UR[1][3]~regout ;
wire \M1_unit|UR[2][3]~feeder_combout ;
wire \M1_unit|UR[2][3]~regout ;
wire \M1_unit|UR[3][3]~regout ;
wire \M1_unit|UR[4][3]~regout ;
wire \M1_unit|UR[5][3]~regout ;
wire \M1_unit|Selector139~1_combout ;
wire \M1_unit|Equal1~0_combout ;
wire \M1_unit|WideOr20~0_combout ;
wire \M1_unit|WideOr34~0_combout ;
wire \M1_unit|WideOr34~combout ;
wire \M1_unit|WideOr19~combout ;
wire \M1_unit|Selector84~0_combout ;
wire \M1_unit|WideOr20~1_combout ;
wire \M1_unit|Equal4~5_combout ;
wire \M1_unit|WideOr20~2_combout ;
wire \M1_unit|VR[0][3]~regout ;
wire \M1_unit|VR[1][3]~regout ;
wire \M1_unit|VR[2][3]~regout ;
wire \M1_unit|WideOr17~0_combout ;
wire \M1_unit|VR[3][3]~regout ;
wire \M1_unit|Selector223~1_combout ;
wire \M1_unit|Selector223~2_combout ;
wire \M1_unit|Selector91~0_combout ;
wire \M1_unit|UR[0][4]~regout ;
wire \M1_unit|UR[1][4]~feeder_combout ;
wire \M1_unit|UR[1][4]~regout ;
wire \M1_unit|UR[2][4]~regout ;
wire \M1_unit|UR[3][4]~regout ;
wire \M1_unit|Selector222~0_combout ;
wire \M1_unit|Selector83~0_combout ;
wire \M1_unit|VR[0][4]~regout ;
wire \M1_unit|VR[1][4]~regout ;
wire \M1_unit|VR[2][4]~regout ;
wire \M1_unit|VR[3][4]~regout ;
wire \M1_unit|Selector222~1_combout ;
wire \M1_unit|Selector222~2_combout ;
wire \M1_unit|Selector137~2_combout ;
wire \M1_unit|Selector90~0_combout ;
wire \M1_unit|UR[0][5]~regout ;
wire \M1_unit|UR[1][5]~feeder_combout ;
wire \M1_unit|UR[1][5]~regout ;
wire \M1_unit|UR[2][5]~feeder_combout ;
wire \M1_unit|UR[2][5]~regout ;
wire \M1_unit|UR[3][5]~regout ;
wire \M1_unit|UR[4][5]~regout ;
wire \M1_unit|UR[5][5]~regout ;
wire \M1_unit|Selector137~3_combout ;
wire \M1_unit|Selector137~8_combout ;
wire \M1_unit|Selector137~7_combout ;
wire \M1_unit|a_IN1[5]~_Duplicate_4_regout ;
wire \M1_unit|b_IN2[6]~2_combout ;
wire \M1_unit|Selector105~0_combout ;
wire \M1_unit|b_IN1[2]~_Duplicate_2_regout ;
wire \M1_unit|WideOr26~0_combout ;
wire \M1_unit|Selector152~0_combout ;
wire \M1_unit|a_IN1[12]~_Duplicate_6_regout ;
wire \M1_unit|Selector100~0_combout ;
wire \M1_unit|b_IN1[4]~_Duplicate_1_regout ;
wire \M1_unit|b_IN1[4]~0_combout ;
wire \M1_unit|a_IN1[11]~_Duplicate_9_regout ;
wire \M1_unit|Selector101~0_combout ;
wire \M1_unit|Selector87~0_combout ;
wire \M1_unit|VR[0][0]~regout ;
wire \M1_unit|VR[1][0]~feeder_combout ;
wire \M1_unit|VR[1][0]~regout ;
wire \M1_unit|VR[2][0]~regout ;
wire \M1_unit|VR[3][0]~regout ;
wire \M1_unit|VR~0_combout ;
wire \M1_unit|VR[4][0]~regout ;
wire \M1_unit|Equal12~5_combout ;
wire \M1_unit|Selector186~2_combout ;
wire \M1_unit|Selector95~0_combout ;
wire \M1_unit|UR[0][0]~regout ;
wire \M1_unit|UR[1][0]~feeder_combout ;
wire \M1_unit|UR[1][0]~regout ;
wire \M1_unit|UR[2][0]~feeder_combout ;
wire \M1_unit|UR[2][0]~regout ;
wire \M1_unit|UR[3][0]~regout ;
wire \M1_unit|UR[4][0]~regout ;
wire \M1_unit|Selector186~1_combout ;
wire \M1_unit|Selector186~3_combout ;
wire \M1_unit|Selector186~4_combout ;
wire \M1_unit|Selector86~0_combout ;
wire \M1_unit|VR[0][1]~regout ;
wire \M1_unit|VR[1][1]~feeder_combout ;
wire \M1_unit|VR[1][1]~regout ;
wire \M1_unit|VR[2][1]~feeder_combout ;
wire \M1_unit|VR[2][1]~regout ;
wire \M1_unit|VR[3][1]~regout ;
wire \M1_unit|VR[4][1]~regout ;
wire \M1_unit|Selector185~2_combout ;
wire \M1_unit|Selector185~3_combout ;
wire \M1_unit|Selector185~1_combout ;
wire \M1_unit|Selector185~4_combout ;
wire \M1_unit|Selector184~3_combout ;
wire \M1_unit|Selector184~1_combout ;
wire \M1_unit|Selector82~0_combout ;
wire \M1_unit|VR[0][5]~regout ;
wire \M1_unit|Selector221~2_combout ;
wire \M1_unit|Selector221~0_combout ;
wire \M1_unit|Add21~7 ;
wire \M1_unit|Add21~9 ;
wire \M1_unit|Add21~10_combout ;
wire \M1_unit|Selector221~3_combout ;
wire \M1_unit|Selector89~0_combout ;
wire \M1_unit|UR[0][6]~regout ;
wire \M1_unit|UR[1][6]~regout ;
wire \M1_unit|UR[2][6]~feeder_combout ;
wire \M1_unit|UR[2][6]~regout ;
wire \M1_unit|UR[3][6]~regout ;
wire \M1_unit|Selector220~0_combout ;
wire \M1_unit|Selector219~3_combout ;
wire \M1_unit|Selector183~1_combout ;
wire \M1_unit|Selector183~3_combout ;
wire \M1_unit|Selector183~2_combout ;
wire \M1_unit|Selector183~4_combout ;
wire \M1_unit|VR[4][4]~feeder_combout ;
wire \M1_unit|VR[4][4]~regout ;
wire \M1_unit|Selector182~2_combout ;
wire \M1_unit|UR[4][4]~regout ;
wire \M1_unit|Selector182~1_combout ;
wire \M1_unit|Selector182~0_combout ;
wire \M1_unit|Selector182~4_combout ;
wire \M1_unit|VR[1][5]~regout ;
wire \M1_unit|VR[2][5]~regout ;
wire \M1_unit|VR[3][5]~regout ;
wire \M1_unit|VR[4][5]~feeder_combout ;
wire \M1_unit|VR[4][5]~regout ;
wire \M1_unit|Selector181~2_combout ;
wire \M1_unit|Selector181~1_combout ;
wire \M1_unit|Selector181~3_combout ;
wire \M1_unit|Selector181~4_combout ;
wire \M1_unit|Selector81~0_combout ;
wire \M1_unit|VR[0][6]~regout ;
wire \M1_unit|VR[1][6]~regout ;
wire \M1_unit|Selector180~2_combout ;
wire \M1_unit|Selector180~3_combout ;
wire \M1_unit|Selector180~0_combout ;
wire \M1_unit|Selector180~4_combout ;
wire \M1_unit|Selector80~0_combout ;
wire \M1_unit|VR[0][7]~regout ;
wire \M1_unit|VR[1][7]~regout ;
wire \M1_unit|VR[2][7]~feeder_combout ;
wire \M1_unit|VR[2][7]~regout ;
wire \M1_unit|VR[3][7]~regout ;
wire \M1_unit|VR[4][7]~feeder_combout ;
wire \M1_unit|VR[4][7]~regout ;
wire \M1_unit|Selector179~2_combout ;
wire \M1_unit|Selector179~3_combout ;
wire \M1_unit|Add22~49 ;
wire \M1_unit|Add22~50_combout ;
wire \M1_unit|Add22~98_combout ;
wire \M1_unit|Selector88~0_combout ;
wire \M1_unit|UR[0][7]~regout ;
wire \M1_unit|UR[1][7]~feeder_combout ;
wire \M1_unit|UR[1][7]~regout ;
wire \M1_unit|UR[2][7]~feeder_combout ;
wire \M1_unit|UR[2][7]~regout ;
wire \M1_unit|UR[3][7]~regout ;
wire \M1_unit|UR[4][7]~regout ;
wire \M1_unit|UR[5][7]~regout ;
wire \M1_unit|Selector135~1_combout ;
wire \M1_unit|Add3~1_combout ;
wire \M1_unit|Selector135~3_combout ;
wire \M1_unit|Selector135~0_combout ;
wire \M1_unit|Selector135~4_combout ;
wire \M1_unit|Add3~2_combout ;
wire \M1_unit|Y_data[7]~feeder_combout ;
wire \M1_unit|Add17~2_combout ;
wire \M1_unit|Selector132~0_combout ;
wire \M1_unit|Selector132~1_combout ;
wire \M1_unit|Selector132~2_combout ;
wire \M1_unit|a_IN2[10]~_Duplicate_14_regout ;
wire \M1_unit|a_IN1[0]~_Duplicate_1_regout ;
wire \M1_unit|b_IN2[6]~1_combout ;
wire \M1_unit|Selector110~0_combout ;
wire \M1_unit|Selector109~3_combout ;
wire \M1_unit|a_IN1[1]~_Duplicate_1_regout ;
wire \M1_unit|Selector109~2_combout ;
wire \M1_unit|a_IN1[2]~_Duplicate_2_regout ;
wire \M1_unit|Selector108~0_combout ;
wire \M1_unit|a_IN1[3]~_Duplicate_2_regout ;
wire \M1_unit|Selector107~0_combout ;
wire \M1_unit|UR[5][0]~regout ;
wire \M1_unit|Selector142~1_combout ;
wire \M1_unit|Selector142~3_combout ;
wire \M1_unit|VR[5][0]~regout ;
wire \M1_unit|Selector142~2_combout ;
wire \M1_unit|Selector142~4_combout ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~0 ;
wire \M1_unit|Add22~51 ;
wire \M1_unit|Add22~53 ;
wire \M1_unit|Add22~54_combout ;
wire \M1_unit|Add22~100_combout ;
wire \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \M1_unit|Mult0|auto_generated|op_1~0_combout ;
wire \M1_unit|Add18~35 ;
wire \M1_unit|Add18~36_combout ;
wire \M1_unit|Selector176~0_combout ;
wire \M1_unit|Selector176~1_combout ;
wire \M1_unit|Selector176~2_combout ;
wire \M1_unit|b_IN2[10]~_Duplicate_14_regout ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT28 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT29 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT30 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT31 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT32 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT33 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT34 ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT35 ;
wire \M1_unit|Add15~1 ;
wire \M1_unit|Add15~3 ;
wire \M1_unit|Add15~5 ;
wire \M1_unit|Add15~7 ;
wire \M1_unit|Add15~9 ;
wire \M1_unit|Add15~11 ;
wire \M1_unit|Add15~13 ;
wire \M1_unit|Add15~15 ;
wire \M1_unit|Add15~17 ;
wire \M1_unit|Add15~19 ;
wire \M1_unit|Add15~20_combout ;
wire \M1_unit|Add15~18_combout ;
wire \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~dataout ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT1 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT2 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT3 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT4 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT5 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT6 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT7 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT8 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT9 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT10 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT11 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT12 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT13 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT14 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT15 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT16 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT17 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT18 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT19 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT20 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT21 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT22 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT23 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT24 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT25 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT26 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT27 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT28 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT29 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT30 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT31 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~0 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~1 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~2 ;
wire \M1_unit|Mult1|auto_generated|mac_mult3~3 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~dataout ;
wire \M1_unit|Mult1|auto_generated|op_1~1 ;
wire \M1_unit|Mult1|auto_generated|op_1~3 ;
wire \M1_unit|Mult1|auto_generated|op_1~4_combout ;
wire \M1_unit|Mult1|auto_generated|op_1~2_combout ;
wire \M1_unit|Mult1|auto_generated|op_1~0_combout ;
wire \M1_unit|Add22~55 ;
wire \M1_unit|Add22~57 ;
wire \M1_unit|Add22~59 ;
wire \M1_unit|Add22~60_combout ;
wire \M1_unit|Add22~103_combout ;
wire \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~dataout ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT23 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT24 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT25 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT26 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT27 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT28 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT29 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT30 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~0 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~1 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~2 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~3 ;
wire \M1_unit|Mult0|auto_generated|mac_mult3~4 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \M1_unit|Mult0|auto_generated|op_1~1 ;
wire \M1_unit|Mult0|auto_generated|op_1~3 ;
wire \M1_unit|Mult0|auto_generated|op_1~5 ;
wire \M1_unit|Mult0|auto_generated|op_1~7 ;
wire \M1_unit|Mult0|auto_generated|op_1~8_combout ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3 ;
wire \M1_unit|Mult1|auto_generated|op_1~5 ;
wire \M1_unit|Mult1|auto_generated|op_1~6_combout ;
wire \M1_unit|Add15~21 ;
wire \M1_unit|Add15~23 ;
wire \M1_unit|Add15~25 ;
wire \M1_unit|Add15~27 ;
wire \M1_unit|Add15~29 ;
wire \M1_unit|Add15~31 ;
wire \M1_unit|Add15~33 ;
wire \M1_unit|Add15~35 ;
wire \M1_unit|Add15~37 ;
wire \M1_unit|Add15~39 ;
wire \M1_unit|Add15~41 ;
wire \M1_unit|Add15~42_combout ;
wire \M1_unit|Add15~40_combout ;
wire \M1_unit|Add21~23 ;
wire \M1_unit|Add21~25 ;
wire \M1_unit|Add21~27 ;
wire \M1_unit|Add21~29 ;
wire \M1_unit|Add21~30_combout ;
wire \M1_unit|Add22~61 ;
wire \M1_unit|Add22~63 ;
wire \M1_unit|Add22~64_combout ;
wire \M1_unit|Add22~105_combout ;
wire \M1_unit|Add22~65 ;
wire \M1_unit|Add22~66_combout ;
wire \M1_unit|Add22~106_combout ;
wire \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \M1_unit|Mult0|auto_generated|op_1~9 ;
wire \M1_unit|Mult0|auto_generated|op_1~11 ;
wire \M1_unit|Mult0|auto_generated|op_1~12_combout ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5 ;
wire \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \M1_unit|Mult1|auto_generated|op_1~7 ;
wire \M1_unit|Mult1|auto_generated|op_1~9 ;
wire \M1_unit|Mult1|auto_generated|op_1~10_combout ;
wire \M1_unit|Add15~43 ;
wire \M1_unit|Add15~45 ;
wire \M1_unit|Add15~47 ;
wire \M1_unit|Add15~48_combout ;
wire \M1_unit|Add15~46_combout ;
wire \M1_unit|Selector194~0_combout ;
wire \M1_unit|Selector193~0_combout ;
wire \M1_unit|Selector191~0_combout ;
wire \M1_unit|Selector191~1_combout ;
wire \M1_unit|c_IN1[4]~0_combout ;
wire \M1_unit|Selector189~0_combout ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT8 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7 ;
wire \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \M1_unit|Mult1|auto_generated|op_1~11 ;
wire \M1_unit|Mult1|auto_generated|op_1~13 ;
wire \M1_unit|Mult1|auto_generated|op_1~15 ;
wire \M1_unit|Mult1|auto_generated|op_1~16_combout ;
wire \M1_unit|Mult1|auto_generated|op_1~14_combout ;
wire \M1_unit|Add22~67 ;
wire \M1_unit|Add22~69 ;
wire \M1_unit|Add22~71 ;
wire \M1_unit|Add22~72_combout ;
wire \M1_unit|Add22~109_combout ;
wire \M1_unit|Selector226~2_combout ;
wire \M1_unit|Selector226~1_combout ;
wire \M1_unit|Add15~14_combout ;
wire \M1_unit|Selector225~1_combout ;
wire \M1_unit|Add21~1 ;
wire \M1_unit|Add21~2_combout ;
wire \M1_unit|Selector225~0_combout ;
wire \M1_unit|Selector225~3_combout ;
wire \M1_unit|Selector85~0_combout ;
wire \M1_unit|VR[0][2]~regout ;
wire \M1_unit|VR[1][2]~regout ;
wire \M1_unit|VR[2][2]~feeder_combout ;
wire \M1_unit|VR[2][2]~regout ;
wire \M1_unit|VR[3][2]~regout ;
wire \M1_unit|Selector224~2_combout ;
wire \M1_unit|Selector224~1_combout ;
wire \M1_unit|Add21~3 ;
wire \M1_unit|Add21~4_combout ;
wire \M1_unit|Selector224~0_combout ;
wire \M1_unit|Selector224~3_combout ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT10 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT11 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT12 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT13 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT14 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT15 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT16 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT17 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT18 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT19 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT20 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT21 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT22 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT23 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT24 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT25 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT26 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT27 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT28 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT29 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT30 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT31 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT32 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~0 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~1 ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~2 ;
wire \M1_unit|Add15~10_combout ;
wire \M1_unit|Add15~8_combout ;
wire \M1_unit|Add16~1 ;
wire \M1_unit|Add16~3 ;
wire \M1_unit|Add16~5 ;
wire \M1_unit|Add16~7 ;
wire \M1_unit|Add16~9 ;
wire \M1_unit|Add16~11 ;
wire \M1_unit|Add16~13 ;
wire \M1_unit|Add16~14_combout ;
wire \M1_unit|Add16~12_combout ;
wire \M1_unit|Add16~10_combout ;
wire \M1_unit|Add16~6_combout ;
wire \M1_unit|Add18~1 ;
wire \M1_unit|Add18~3 ;
wire \M1_unit|Add18~5 ;
wire \M1_unit|Add18~7 ;
wire \M1_unit|Add18~9 ;
wire \M1_unit|Add18~11 ;
wire \M1_unit|Add18~13 ;
wire \M1_unit|Add18~15 ;
wire \M1_unit|Add18~16_combout ;
wire \M1_unit|Add19~1 ;
wire \M1_unit|Add19~3 ;
wire \M1_unit|Add19~5 ;
wire \M1_unit|Add19~7 ;
wire \M1_unit|Add19~9 ;
wire \M1_unit|Add19~11 ;
wire \M1_unit|Add19~13 ;
wire \M1_unit|Add19~14_combout ;
wire \M1_unit|Add18~12_combout ;
wire \M1_unit|Add18~10_combout ;
wire \M1_unit|Add19~8_combout ;
wire \M1_unit|Add18~6_combout ;
wire \M1_unit|Add18~4_combout ;
wire \M1_unit|Add18~2_combout ;
wire \M1_unit|Add18~0_combout ;
wire \M1_unit|Add20~1_cout ;
wire \M1_unit|Add20~3_cout ;
wire \M1_unit|Add20~5_cout ;
wire \M1_unit|Add20~7_cout ;
wire \M1_unit|Add20~9_cout ;
wire \M1_unit|Add20~11_cout ;
wire \M1_unit|Add20~13_cout ;
wire \M1_unit|Add20~15 ;
wire \M1_unit|Add20~16_combout ;
wire \M1_unit|Add21~0_combout ;
wire \M1_unit|Selector226~0_combout ;
wire \M1_unit|Selector226~3_combout ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT9 ;
wire \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT28 ;
wire \M1_unit|Add21~35 ;
wire \M1_unit|Add21~37 ;
wire \M1_unit|Add21~39 ;
wire \M1_unit|Add21~41 ;
wire \M1_unit|Add21~42_combout ;
wire \M1_unit|Add22~73 ;
wire \M1_unit|Add22~75 ;
wire \M1_unit|Add22~76_combout ;
wire \M1_unit|Add22~111_combout ;
wire \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT30 ;
wire \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT10 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9 ;
wire \M1_unit|Mult1|auto_generated|op_1~17 ;
wire \M1_unit|Mult1|auto_generated|op_1~19 ;
wire \M1_unit|Mult1|auto_generated|op_1~21 ;
wire \M1_unit|Mult1|auto_generated|op_1~23 ;
wire \M1_unit|Mult1|auto_generated|op_1~24_combout ;
wire \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29 ;
wire \M1_unit|Mult2|auto_generated|op_1~21 ;
wire \M1_unit|Mult2|auto_generated|op_1~22_combout ;
wire \M1_unit|Mult1|auto_generated|op_1~20_combout ;
wire \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT26 ;
wire \M1_unit|Add21~43 ;
wire \M1_unit|Add21~45 ;
wire \M1_unit|Add21~46_combout ;
wire \M1_unit|Add22~77 ;
wire \M1_unit|Add22~79 ;
wire \M1_unit|Add22~80_combout ;
wire \M1_unit|Add22~113_combout ;
wire \M1_unit|Add22~81 ;
wire \M1_unit|Add22~82_combout ;
wire \M1_unit|Add22~114_combout ;
wire \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \M1_unit|Mult0|auto_generated|op_1~13 ;
wire \M1_unit|Mult0|auto_generated|op_1~15 ;
wire \M1_unit|Mult0|auto_generated|op_1~17 ;
wire \M1_unit|Mult0|auto_generated|op_1~19 ;
wire \M1_unit|Mult0|auto_generated|op_1~21 ;
wire \M1_unit|Mult0|auto_generated|op_1~23 ;
wire \M1_unit|Mult0|auto_generated|op_1~25 ;
wire \M1_unit|Mult0|auto_generated|op_1~27 ;
wire \M1_unit|Mult0|auto_generated|op_1~29 ;
wire \M1_unit|Mult0|auto_generated|op_1~30_combout ;
wire \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT32 ;
wire \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT31 ;
wire \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT30 ;
wire \M1_unit|Mult2|auto_generated|op_1~23 ;
wire \M1_unit|Mult2|auto_generated|op_1~25 ;
wire \M1_unit|Mult2|auto_generated|op_1~27 ;
wire \M1_unit|Mult2|auto_generated|op_1~28_combout ;
wire \M1_unit|Mult2|auto_generated|op_1~26_combout ;
wire \M1_unit|Mult1|auto_generated|op_1~22_combout ;
wire \M1_unit|Mult0|auto_generated|op_1~20_combout ;
wire \M1_unit|Mult0|auto_generated|op_1~18_combout ;
wire \M1_unit|Mult0|auto_generated|op_1~16_combout ;
wire \M1_unit|Mult0|auto_generated|op_1~14_combout ;
wire \M1_unit|Add15~49 ;
wire \M1_unit|Add15~51 ;
wire \M1_unit|Add15~53 ;
wire \M1_unit|Add15~55 ;
wire \M1_unit|Add15~57 ;
wire \M1_unit|Add15~59 ;
wire \M1_unit|Add15~60_combout ;
wire \M1_unit|Add15~52_combout ;
wire \M1_unit|Add15~50_combout ;
wire \M1_unit|Add16~49 ;
wire \M1_unit|Add16~51 ;
wire \M1_unit|Add16~53 ;
wire \M1_unit|Add16~55 ;
wire \M1_unit|Add16~57 ;
wire \M1_unit|Add16~59 ;
wire \M1_unit|Add16~61 ;
wire \M1_unit|Add16~63 ;
wire \M1_unit|Add16~64_combout ;
wire \M1_unit|Add16~62_combout ;
wire \M1_unit|Add16~60_combout ;
wire \M1_unit|Mult0|auto_generated|op_1~22_combout ;
wire \M1_unit|Add16~52_combout ;
wire \M1_unit|Mult0|auto_generated|op_1~10_combout ;
wire \M1_unit|Add18~45 ;
wire \M1_unit|Add18~47 ;
wire \M1_unit|Add18~49 ;
wire \M1_unit|Add18~51 ;
wire \M1_unit|Add18~53 ;
wire \M1_unit|Add18~55 ;
wire \M1_unit|Add18~57 ;
wire \M1_unit|Add18~59 ;
wire \M1_unit|Add18~61 ;
wire \M1_unit|Add18~63 ;
wire \M1_unit|Add18~65 ;
wire \M1_unit|Add18~66_combout ;
wire \M1_unit|Add18~64_combout ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT13 ;
wire \M1_unit|Mult1|auto_generated|op_1~25 ;
wire \M1_unit|Mult1|auto_generated|op_1~26_combout ;
wire \M1_unit|Add19~61 ;
wire \M1_unit|Add19~62_combout ;
wire \M1_unit|Add18~58_combout ;
wire \M1_unit|Add18~54_combout ;
wire \M1_unit|Add19~50_combout ;
wire \M1_unit|Mult1|auto_generated|op_1~8_combout ;
wire \M1_unit|Add19~41 ;
wire \M1_unit|Add19~43 ;
wire \M1_unit|Add19~45 ;
wire \M1_unit|Add19~46_combout ;
wire \M1_unit|Mult0|auto_generated|op_1~4_combout ;
wire \M1_unit|Mult0|auto_generated|op_1~2_combout ;
wire \M1_unit|Add18~37 ;
wire \M1_unit|Add18~39 ;
wire \M1_unit|Add18~41 ;
wire \M1_unit|Add18~42_combout ;
wire \M1_unit|Add18~38_combout ;
wire \M1_unit|Add20~37 ;
wire \M1_unit|Add20~39 ;
wire \M1_unit|Add20~41 ;
wire \M1_unit|Add20~43 ;
wire \M1_unit|Add20~45 ;
wire \M1_unit|Add20~47 ;
wire \M1_unit|Add20~49 ;
wire \M1_unit|Add20~51 ;
wire \M1_unit|Add20~53 ;
wire \M1_unit|Add20~55 ;
wire \M1_unit|Add20~57 ;
wire \M1_unit|Add20~59 ;
wire \M1_unit|Add20~61 ;
wire \M1_unit|Add20~63 ;
wire \M1_unit|Add20~65 ;
wire \M1_unit|Add20~66_combout ;
wire \M1_unit|Add20~64_combout ;
wire \M1_unit|Add21~47 ;
wire \M1_unit|Add21~49 ;
wire \M1_unit|Add21~50_combout ;
wire \M1_unit|Add22~83 ;
wire \M1_unit|Add22~84_combout ;
wire \M1_unit|Add22~115_combout ;
wire \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \M1_unit|Mult0|auto_generated|op_1~31 ;
wire \M1_unit|Mult0|auto_generated|op_1~32_combout ;
wire \M1_unit|Add18~67 ;
wire \M1_unit|Add18~68_combout ;
wire \M1_unit|Add20~67 ;
wire \M1_unit|Add20~68_combout ;
wire \M1_unit|Add21~51 ;
wire \M1_unit|Add21~52_combout ;
wire \M1_unit|Add22~85 ;
wire \M1_unit|Add22~86_combout ;
wire \M1_unit|Add22~116_combout ;
wire \M1_unit|Add21~53 ;
wire \M1_unit|Add21~54_combout ;
wire \M1_unit|Add22~87 ;
wire \M1_unit|Add22~88_combout ;
wire \M1_unit|Add22~117_combout ;
wire \M1_unit|Add21~55 ;
wire \M1_unit|Add21~56_combout ;
wire \M1_unit|Add22~89 ;
wire \M1_unit|Add22~90_combout ;
wire \M1_unit|Add22~118_combout ;
wire \M1_unit|Add22~91 ;
wire \M1_unit|Add22~92_combout ;
wire \M1_unit|Add22~119_combout ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \M1_unit|Mult0|auto_generated|op_1~33 ;
wire \M1_unit|Mult0|auto_generated|op_1~35 ;
wire \M1_unit|Mult0|auto_generated|op_1~37 ;
wire \M1_unit|Mult0|auto_generated|op_1~39 ;
wire \M1_unit|Mult0|auto_generated|op_1~40_combout ;
wire \M1_unit|Mult0|auto_generated|op_1~38_combout ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT18 ;
wire \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT35 ;
wire \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT34 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT15 ;
wire \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT14 ;
wire \M1_unit|Mult1|auto_generated|op_1~27 ;
wire \M1_unit|Mult1|auto_generated|op_1~29 ;
wire \M1_unit|Mult1|auto_generated|op_1~31 ;
wire \M1_unit|Mult1|auto_generated|op_1~33 ;
wire \M1_unit|Mult1|auto_generated|op_1~35 ;
wire \M1_unit|Mult1|auto_generated|op_1~36_combout ;
wire \M1_unit|Mult1|auto_generated|op_1~34_combout ;
wire \M1_unit|Mult1|auto_generated|op_1~32_combout ;
wire \M1_unit|Mult1|auto_generated|op_1~28_combout ;
wire \M1_unit|Mult0|auto_generated|op_1~26_combout ;
wire \M1_unit|Add15~61 ;
wire \M1_unit|Add15~63 ;
wire \M1_unit|Add15~65 ;
wire \M1_unit|Add15~67 ;
wire \M1_unit|Add15~69 ;
wire \M1_unit|Add15~71 ;
wire \M1_unit|Add15~73 ;
wire \M1_unit|Add15~74_combout ;
wire \M1_unit|Add15~72_combout ;
wire \M1_unit|Mult1|auto_generated|op_1~37 ;
wire \M1_unit|Mult1|auto_generated|op_1~38_combout ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT5 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT6 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT7 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT8 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT9 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT10 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT11 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT12 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT13 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT14 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT15 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT16 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT17 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT18 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT19 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT20 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT21 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT22 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT23 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT24 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT25 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT26 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT27 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT28 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~0 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~1 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~2 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~3 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~4 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~5 ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~6 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT15 ;
wire \M1_unit|Mult2|auto_generated|op_1~29 ;
wire \M1_unit|Mult2|auto_generated|op_1~30_combout ;
wire \M1_unit|Add19~63 ;
wire \M1_unit|Add19~65 ;
wire \M1_unit|Add19~67 ;
wire \M1_unit|Add19~69 ;
wire \M1_unit|Add19~71 ;
wire \M1_unit|Add19~73 ;
wire \M1_unit|Add19~74_combout ;
wire \M1_unit|Add19~72_combout ;
wire \M1_unit|Mult0|auto_generated|op_1~34_combout ;
wire \M1_unit|Add18~69 ;
wire \M1_unit|Add18~70_combout ;
wire \M1_unit|Add20~69 ;
wire \M1_unit|Add20~71 ;
wire \M1_unit|Add20~73 ;
wire \M1_unit|Add20~74_combout ;
wire \M1_unit|Add21~57 ;
wire \M1_unit|Add21~59 ;
wire \M1_unit|Add21~61 ;
wire \M1_unit|Add21~62_combout ;
wire \M1_unit|Add22~93 ;
wire \M1_unit|Add22~95 ;
wire \M1_unit|Add22~96_combout ;
wire \M1_unit|Add22~121_combout ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT4 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT17 ;
wire \M1_unit|Mult2|auto_generated|op_1~31 ;
wire \M1_unit|Mult2|auto_generated|op_1~33 ;
wire \M1_unit|Mult2|auto_generated|op_1~34_combout ;
wire \M1_unit|Mult2|auto_generated|op_1~32_combout ;
wire \M1_unit|Add16~65 ;
wire \M1_unit|Add16~67 ;
wire \M1_unit|Add16~69 ;
wire \M1_unit|Add16~71 ;
wire \M1_unit|Add16~73 ;
wire \M1_unit|Add16~74_combout ;
wire \M1_unit|Mult0|auto_generated|op_1~36_combout ;
wire \M1_unit|Add18~71 ;
wire \M1_unit|Add18~73 ;
wire \M1_unit|Add18~75 ;
wire \M1_unit|Add18~76_combout ;
wire \M1_unit|Add20~75 ;
wire \M1_unit|Add20~76_combout ;
wire \M1_unit|Add21~60_combout ;
wire \M1_unit|Add22~94_combout ;
wire \M1_unit|Add22~120_combout ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT3 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5 ;
wire \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21 ;
wire \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT20 ;
wire \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT18 ;
wire \M1_unit|Mult2|auto_generated|op_1~1 ;
wire \M1_unit|Mult2|auto_generated|op_1~3 ;
wire \M1_unit|Mult2|auto_generated|op_1~5 ;
wire \M1_unit|Mult2|auto_generated|op_1~7 ;
wire \M1_unit|Mult2|auto_generated|op_1~9 ;
wire \M1_unit|Mult2|auto_generated|op_1~11 ;
wire \M1_unit|Mult2|auto_generated|op_1~13 ;
wire \M1_unit|Mult2|auto_generated|op_1~15 ;
wire \M1_unit|Mult2|auto_generated|op_1~17 ;
wire \M1_unit|Mult2|auto_generated|op_1~18_combout ;
wire \M1_unit|Add19~53 ;
wire \M1_unit|Add19~55 ;
wire \M1_unit|Add19~57 ;
wire \M1_unit|Add19~59 ;
wire \M1_unit|Add19~60_combout ;
wire \M1_unit|Add20~60_combout ;
wire \M1_unit|Add21~44_combout ;
wire \M1_unit|Add22~78_combout ;
wire \M1_unit|Add22~112_combout ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT2 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9 ;
wire \M1_unit|Mult2|auto_generated|op_1~19 ;
wire \M1_unit|Mult2|auto_generated|op_1~20_combout ;
wire \M1_unit|Add16~56_combout ;
wire \M1_unit|Add18~56_combout ;
wire \M1_unit|Add20~56_combout ;
wire \M1_unit|Add21~40_combout ;
wire \M1_unit|Add22~74_combout ;
wire \M1_unit|Add22~110_combout ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT1 ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT6 ;
wire \M1_unit|Mult2|auto_generated|op_1~12_combout ;
wire \M1_unit|Add19~47 ;
wire \M1_unit|Add19~49 ;
wire \M1_unit|Add19~51 ;
wire \M1_unit|Add19~52_combout ;
wire \M1_unit|Add20~52_combout ;
wire \M1_unit|Add21~36_combout ;
wire \M1_unit|Add22~70_combout ;
wire \M1_unit|Add22~108_combout ;
wire \M1_unit|Mult2|auto_generated|mac_mult3~dataout ;
wire \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT4 ;
wire \M1_unit|Mult2|auto_generated|op_1~8_combout ;
wire \M1_unit|Add16~43 ;
wire \M1_unit|Add16~45 ;
wire \M1_unit|Add16~47 ;
wire \M1_unit|Add16~48_combout ;
wire \M1_unit|Add18~48_combout ;
wire \M1_unit|Add20~48_combout ;
wire \M1_unit|Add21~31 ;
wire \M1_unit|Add21~33 ;
wire \M1_unit|Add21~34_combout ;
wire \M1_unit|Add22~68_combout ;
wire \M1_unit|Add22~107_combout ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT8 ;
wire \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19 ;
wire \M1_unit|Mult2|auto_generated|op_1~2_combout ;
wire \M1_unit|Mult2|auto_generated|op_1~0_combout ;
wire \M1_unit|Add15~30_combout ;
wire \M1_unit|Add15~28_combout ;
wire \M1_unit|Add16~27 ;
wire \M1_unit|Add16~29 ;
wire \M1_unit|Add16~31 ;
wire \M1_unit|Add16~33 ;
wire \M1_unit|Add16~35 ;
wire \M1_unit|Add16~37 ;
wire \M1_unit|Add16~39 ;
wire \M1_unit|Add16~41 ;
wire \M1_unit|Add16~42_combout ;
wire \M1_unit|Add18~43 ;
wire \M1_unit|Add18~44_combout ;
wire \M1_unit|Add20~44_combout ;
wire \M1_unit|Add21~28_combout ;
wire \M1_unit|Add22~62_combout ;
wire \M1_unit|Add22~104_combout ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT7 ;
wire \M1_unit|Add19~29 ;
wire \M1_unit|Add19~31 ;
wire \M1_unit|Add19~33 ;
wire \M1_unit|Add19~35 ;
wire \M1_unit|Add19~37 ;
wire \M1_unit|Add19~39 ;
wire \M1_unit|Add19~40_combout ;
wire \M1_unit|Add20~40_combout ;
wire \M1_unit|Add21~24_combout ;
wire \M1_unit|Add22~58_combout ;
wire \M1_unit|Add22~102_combout ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT6 ;
wire \M1_unit|Add16~15 ;
wire \M1_unit|Add16~17 ;
wire \M1_unit|Add16~19 ;
wire \M1_unit|Add16~21 ;
wire \M1_unit|Add16~23 ;
wire \M1_unit|Add16~25 ;
wire \M1_unit|Add16~26_combout ;
wire \M1_unit|Add18~25 ;
wire \M1_unit|Add18~27 ;
wire \M1_unit|Add18~29 ;
wire \M1_unit|Add18~31 ;
wire \M1_unit|Add18~32_combout ;
wire \M1_unit|Add19~15 ;
wire \M1_unit|Add19~17 ;
wire \M1_unit|Add19~19 ;
wire \M1_unit|Add19~21 ;
wire \M1_unit|Add19~23 ;
wire \M1_unit|Add19~25 ;
wire \M1_unit|Add19~26_combout ;
wire \M1_unit|Add18~17 ;
wire \M1_unit|Add18~19 ;
wire \M1_unit|Add18~21 ;
wire \M1_unit|Add18~22_combout ;
wire \M1_unit|Add19~18_combout ;
wire \M1_unit|Add20~17 ;
wire \M1_unit|Add20~19 ;
wire \M1_unit|Add20~21 ;
wire \M1_unit|Add20~23 ;
wire \M1_unit|Add20~25 ;
wire \M1_unit|Add20~27 ;
wire \M1_unit|Add20~29 ;
wire \M1_unit|Add20~31 ;
wire \M1_unit|Add20~33 ;
wire \M1_unit|Add20~35 ;
wire \M1_unit|Add20~36_combout ;
wire \M1_unit|Add20~32_combout ;
wire \M1_unit|Add21~11 ;
wire \M1_unit|Add21~13 ;
wire \M1_unit|Add21~15 ;
wire \M1_unit|Add21~17 ;
wire \M1_unit|Add21~19 ;
wire \M1_unit|Add21~21 ;
wire \M1_unit|Add21~22_combout ;
wire \M1_unit|Add22~56_combout ;
wire \M1_unit|Add22~101_combout ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT5 ;
wire \M1_unit|Add16~32_combout ;
wire \M1_unit|Add18~33 ;
wire \M1_unit|Add18~34_combout ;
wire \M1_unit|Add20~34_combout ;
wire \M1_unit|Add21~18_combout ;
wire \M1_unit|Add22~52_combout ;
wire \M1_unit|Add22~99_combout ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT4 ;
wire \M1_unit|Add12~1 ;
wire \M1_unit|Add12~3 ;
wire \M1_unit|Add12~5 ;
wire \M1_unit|Add12~7 ;
wire \M1_unit|Add12~9 ;
wire \M1_unit|Add12~11 ;
wire \M1_unit|Add12~13 ;
wire \M1_unit|Add12~15 ;
wire \M1_unit|Add12~17 ;
wire \M1_unit|Add12~19 ;
wire \M1_unit|Add12~21 ;
wire \M1_unit|Add12~23 ;
wire \M1_unit|Add12~25 ;
wire \M1_unit|Add12~27 ;
wire \M1_unit|Add12~29 ;
wire \M1_unit|Add12~30_combout ;
wire \M1_unit|Add16~30_combout ;
wire \M1_unit|Add16~28_combout ;
wire \M1_unit|Add16~18_combout ;
wire \M1_unit|Add16~8_combout ;
wire \M1_unit|Add16~2_combout ;
wire \M1_unit|Add11~1 ;
wire \M1_unit|Add11~3 ;
wire \M1_unit|Add11~5 ;
wire \M1_unit|Add11~7 ;
wire \M1_unit|Add11~9 ;
wire \M1_unit|Add11~11 ;
wire \M1_unit|Add11~13 ;
wire \M1_unit|Add11~15 ;
wire \M1_unit|Add11~17 ;
wire \M1_unit|Add11~19 ;
wire \M1_unit|Add11~21 ;
wire \M1_unit|Add11~23 ;
wire \M1_unit|Add11~25 ;
wire \M1_unit|Add11~27 ;
wire \M1_unit|Add11~29 ;
wire \M1_unit|Add11~30_combout ;
wire \M1_unit|Add12~26_combout ;
wire \M1_unit|Add11~18_combout ;
wire \M1_unit|Add12~16_combout ;
wire \M1_unit|Add11~14_combout ;
wire \M1_unit|Add11~12_combout ;
wire \M1_unit|Add11~10_combout ;
wire \M1_unit|Add11~8_combout ;
wire \M1_unit|Add12~6_combout ;
wire \M1_unit|Add12~4_combout ;
wire \M1_unit|Add12~2_combout ;
wire \M1_unit|Add11~0_combout ;
wire \M1_unit|Add13~1_cout ;
wire \M1_unit|Add13~3_cout ;
wire \M1_unit|Add13~5_cout ;
wire \M1_unit|Add13~7_cout ;
wire \M1_unit|Add13~9_cout ;
wire \M1_unit|Add13~11_cout ;
wire \M1_unit|Add13~13_cout ;
wire \M1_unit|Add13~15 ;
wire \M1_unit|Add13~17 ;
wire \M1_unit|Add13~19 ;
wire \M1_unit|Add13~21 ;
wire \M1_unit|Add13~23 ;
wire \M1_unit|Add13~25 ;
wire \M1_unit|Add13~27 ;
wire \M1_unit|Add13~29 ;
wire \M1_unit|Add13~30_combout ;
wire \M1_unit|Add13~18_combout ;
wire \M1_unit|Add13~14_combout ;
wire \M1_unit|V_prime[0]~9 ;
wire \M1_unit|V_prime[1]~11 ;
wire \M1_unit|V_prime[2]~13 ;
wire \M1_unit|V_prime[3]~15 ;
wire \M1_unit|V_prime[4]~17 ;
wire \M1_unit|V_prime[5]~19 ;
wire \M1_unit|V_prime[6]~21 ;
wire \M1_unit|V_prime[7]~22_combout ;
wire \M1_unit|Selector179~0_combout ;
wire \M1_unit|Selector179~4_combout ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \M1_unit|Add19~30_combout ;
wire \M1_unit|Add20~30_combout ;
wire \M1_unit|Add21~14_combout ;
wire \M1_unit|Add22~48_combout ;
wire \M1_unit|Selector219~4_combout ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT3 ;
wire \M1_unit|Add19~27 ;
wire \M1_unit|Add19~28_combout ;
wire \M1_unit|Add20~28_combout ;
wire \M1_unit|Add21~12_combout ;
wire \M1_unit|Selector220~3_combout ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT2 ;
wire \M1_unit|Add12~20_combout ;
wire \M1_unit|Add13~20_combout ;
wire \M1_unit|V_prime[2]~12_combout ;
wire \M1_unit|Selector184~0_combout ;
wire \M1_unit|Selector184~4_combout ;
wire \M1_unit|Mult1|auto_generated|mac_mult1~dataout ;
wire \M1_unit|Add12~28_combout ;
wire \M1_unit|Add13~28_combout ;
wire \M1_unit|V_prime[6]~20_combout ;
wire \M1_unit|Add17~0_combout ;
wire \M1_unit|Selector136~0_combout ;
wire \M1_unit|VR[2][6]~feeder_combout ;
wire \M1_unit|VR[2][6]~regout ;
wire \M1_unit|VR[3][6]~regout ;
wire \M1_unit|VR[4][6]~regout ;
wire \M1_unit|VR[5][6]~regout ;
wire \M1_unit|Selector136~2_combout ;
wire \M1_unit|UR[4][6]~regout ;
wire \M1_unit|UR[5][6]~regout ;
wire \M1_unit|Selector136~1_combout ;
wire \M1_unit|Selector136~4_combout ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \M1_unit|Add18~23 ;
wire \M1_unit|Add18~24_combout ;
wire \M1_unit|Add20~24_combout ;
wire \M1_unit|Add21~8_combout ;
wire \M1_unit|Selector222~3_combout ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT1 ;
wire \M1_unit|Add16~24_combout ;
wire \M1_unit|Add11~24_combout ;
wire \M1_unit|Add13~24_combout ;
wire \M1_unit|V_prime[4]~16_combout ;
wire \M1_unit|Selector138~0_combout ;
wire \M1_unit|UR[5][4]~regout ;
wire \M1_unit|Selector138~1_combout ;
wire \M1_unit|VR[5][4]~regout ;
wire \M1_unit|Selector138~2_combout ;
wire \M1_unit|Selector138~4_combout ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \M1_unit|Add18~20_combout ;
wire \M1_unit|Add20~20_combout ;
wire \M1_unit|Add21~5 ;
wire \M1_unit|Add21~6_combout ;
wire \M1_unit|Selector223~3_combout ;
wire \M1_unit|Mult2|auto_generated|mac_mult1~dataout ;
wire \M1_unit|Add16~22_combout ;
wire \M1_unit|Add11~22_combout ;
wire \M1_unit|Add13~22_combout ;
wire \M1_unit|V_prime[3]~14_combout ;
wire \M1_unit|Selector139~0_combout ;
wire \M1_unit|Selector139~4_combout ;
wire \M1_unit|Mult0|auto_generated|mac_mult1~dataout ;
wire \M1_unit|Add8~1 ;
wire \M1_unit|Add8~3 ;
wire \M1_unit|Add8~5 ;
wire \M1_unit|Add8~7 ;
wire \M1_unit|Add8~9 ;
wire \M1_unit|Add8~11 ;
wire \M1_unit|Add8~13 ;
wire \M1_unit|Add8~15 ;
wire \M1_unit|Add8~17 ;
wire \M1_unit|Add8~19 ;
wire \M1_unit|Add8~21 ;
wire \M1_unit|Add8~23 ;
wire \M1_unit|Add8~25 ;
wire \M1_unit|Add8~27 ;
wire \M1_unit|Add8~29 ;
wire \M1_unit|Add8~31 ;
wire \M1_unit|Add8~32_combout ;
wire \M1_unit|Add8~30_combout ;
wire \M1_unit|Add8~20_combout ;
wire \M1_unit|Add8~18_combout ;
wire \M1_unit|Add8~16_combout ;
wire \M1_unit|Add8~12_combout ;
wire \M1_unit|Add8~8_combout ;
wire \M1_unit|Add8~4_combout ;
wire \M1_unit|Add8~2_combout ;
wire \M1_unit|ee_low[0]~9_cout ;
wire \M1_unit|ee_low[0]~11_cout ;
wire \M1_unit|ee_low[0]~13_cout ;
wire \M1_unit|ee_low[0]~15_cout ;
wire \M1_unit|ee_low[0]~17_cout ;
wire \M1_unit|ee_low[0]~19_cout ;
wire \M1_unit|ee_low[0]~21_cout ;
wire \M1_unit|ee_low[0]~23_cout ;
wire \M1_unit|ee_low[0]~25_cout ;
wire \M1_unit|ee_low[0]~27_cout ;
wire \M1_unit|ee_low[0]~29_cout ;
wire \M1_unit|ee_low[0]~31_cout ;
wire \M1_unit|ee_low[0]~33_cout ;
wire \M1_unit|ee_low[0]~35_cout ;
wire \M1_unit|ee_low[0]~37_cout ;
wire \M1_unit|ee_low[0]~39_cout ;
wire \M1_unit|ee_low[0]~40_combout ;
wire \M1_unit|Equal8~5_combout ;
wire \M1_unit|SRAM_write_data[0]~0_combout ;
wire \SRAM_write_data[0]~0_combout ;
wire \UART_unit|SRAM_we_n~1_combout ;
wire \UART_unit|SRAM_we_n~regout ;
wire \Equal5~6_combout ;
wire \M1_unit|Selector43~0_combout ;
wire \M1_unit|Selector43~1_combout ;
wire \M1_unit|Selector43~2_combout ;
wire \M1_unit|SRAM_we_n~regout ;
wire \always1~0_combout ;
wire \SRAM_we_n~0_combout ;
wire \SRAM_unit|SRAM_WE_N_O~0_combout ;
wire \SRAM_unit|SRAM_WE_N_O~regout ;
wire \M1_unit|c_result_buff[17]~feeder_combout ;
wire \M1_unit|ee_low[0]~41 ;
wire \M1_unit|ee_low[1]~42_combout ;
wire \M1_unit|SRAM_write_data[1]~feeder_combout ;
wire \SRAM_write_data[1]~1_combout ;
wire \UART_unit|SRAM_write_data~3_combout ;
wire \SRAM_write_data[2]~2_combout ;
wire \M1_unit|ee_low[1]~43 ;
wire \M1_unit|ee_low[2]~45 ;
wire \M1_unit|ee_low[3]~46_combout ;
wire \M1_unit|SRAM_write_data[3]~feeder_combout ;
wire \SRAM_write_data[3]~3_combout ;
wire \UART_unit|SRAM_write_data~5_combout ;
wire \SRAM_write_data[4]~4_combout ;
wire \M1_unit|Mult0|auto_generated|op_1~6_combout ;
wire \M1_unit|Add8~33 ;
wire \M1_unit|Add8~35 ;
wire \M1_unit|Add8~37 ;
wire \M1_unit|Add8~39 ;
wire \M1_unit|Add8~41 ;
wire \M1_unit|Add8~42_combout ;
wire \M1_unit|Add8~40_combout ;
wire \M1_unit|ee_low[3]~47 ;
wire \M1_unit|ee_low[4]~49 ;
wire \M1_unit|ee_low[5]~50_combout ;
wire \M1_unit|SRAM_write_data[5]~feeder_combout ;
wire \UART_unit|SRAM_write_data~6_combout ;
wire \UART_unit|SRAM_write_data[5]~feeder_combout ;
wire \SRAM_write_data[5]~5_combout ;
wire \M1_unit|ee_low[5]~51 ;
wire \M1_unit|ee_low[6]~52_combout ;
wire \UART_unit|SRAM_write_data~7_combout ;
wire \SRAM_write_data[6]~6_combout ;
wire \UART_unit|SRAM_write_data~8_combout ;
wire \SRAM_write_data[7]~7_combout ;
wire \M1_unit|ee_high[0]~9_cout ;
wire \M1_unit|ee_high[0]~11_cout ;
wire \M1_unit|ee_high[0]~13_cout ;
wire \M1_unit|ee_high[0]~15_cout ;
wire \M1_unit|ee_high[0]~17_cout ;
wire \M1_unit|ee_high[0]~19_cout ;
wire \M1_unit|ee_high[0]~21_cout ;
wire \M1_unit|ee_high[0]~23_cout ;
wire \M1_unit|ee_high[0]~25_cout ;
wire \M1_unit|ee_high[0]~27_cout ;
wire \M1_unit|ee_high[0]~29_cout ;
wire \M1_unit|ee_high[0]~31_cout ;
wire \M1_unit|ee_high[0]~33_cout ;
wire \M1_unit|ee_high[0]~35_cout ;
wire \M1_unit|ee_high[0]~37_cout ;
wire \M1_unit|ee_high[0]~39_cout ;
wire \M1_unit|ee_high[0]~40_combout ;
wire \M1_unit|SRAM_write_data[8]~feeder_combout ;
wire \UART_unit|SRAM_write_data[9]~9_combout ;
wire \SRAM_write_data[8]~8_combout ;
wire \M1_unit|ee_high[0]~41 ;
wire \M1_unit|ee_high[1]~42_combout ;
wire \M1_unit|SRAM_write_data[9]~feeder_combout ;
wire \UART_unit|SRAM_write_data~2_combout ;
wire \SRAM_write_data[9]~9_combout ;
wire \M1_unit|ee_high[1]~43 ;
wire \M1_unit|ee_high[2]~44_combout ;
wire \M1_unit|SRAM_write_data[10]~feeder_combout ;
wire \SRAM_write_data[10]~10_combout ;
wire \M1_unit|ee_high[2]~45 ;
wire \M1_unit|ee_high[3]~46_combout ;
wire \UART_unit|UART_RX|RX_data[3]~feeder_combout ;
wire \UART_unit|SRAM_write_data~4_combout ;
wire \SRAM_write_data[11]~11_combout ;
wire \M1_unit|ee_high[3]~47 ;
wire \M1_unit|ee_high[4]~48_combout ;
wire \SRAM_write_data[12]~12_combout ;
wire \M1_unit|ee_high[4]~49 ;
wire \M1_unit|ee_high[5]~50_combout ;
wire \M1_unit|SRAM_write_data[13]~feeder_combout ;
wire \SRAM_write_data[13]~13_combout ;
wire \UART_unit|SRAM_write_data[14]~feeder_combout ;
wire \M1_unit|ee_high[5]~51 ;
wire \M1_unit|ee_high[6]~52_combout ;
wire \SRAM_write_data[14]~14_combout ;
wire \UART_unit|SRAM_write_data[15]~feeder_combout ;
wire \M1_unit|ee_high[6]~53 ;
wire \M1_unit|ee_high[7]~54_combout ;
wire \M1_unit|SRAM_write_data[15]~feeder_combout ;
wire \SRAM_write_data[15]~15_combout ;
wire \M1_unit|U_sram_address[0]~18_combout ;
wire \M1_unit|WideOr16~2_combout ;
wire \M1_unit|WideOr16~3_combout ;
wire \M1_unit|U_sram_address[0]~19 ;
wire \M1_unit|U_sram_address[1]~21 ;
wire \M1_unit|U_sram_address[2]~22_combout ;
wire \M1_unit|U_sram_address[2]~23 ;
wire \M1_unit|U_sram_address[3]~25 ;
wire \M1_unit|U_sram_address[4]~26_combout ;
wire \M1_unit|U_sram_address[4]~27 ;
wire \M1_unit|U_sram_address[5]~29 ;
wire \M1_unit|U_sram_address[6]~30_combout ;
wire \M1_unit|write_address[0]~53_combout ;
wire \M1_unit|write_address[1]~20 ;
wire \M1_unit|write_address[2]~21_combout ;
wire \M1_unit|Equal9~4_combout ;
wire \M1_unit|write_address[2]~22 ;
wire \M1_unit|write_address[3]~24 ;
wire \M1_unit|write_address[4]~25_combout ;
wire \M1_unit|write_address[4]~26 ;
wire \M1_unit|write_address[5]~28 ;
wire \M1_unit|write_address[6]~29_combout ;
wire \M1_unit|Y_sram_address[0]~18_combout ;
wire \M1_unit|WideOr13~0_combout ;
wire \M1_unit|WideOr13~1_combout ;
wire \M1_unit|WideOr13~2_combout ;
wire \M1_unit|Y_sram_address[0]~19 ;
wire \M1_unit|Y_sram_address[1]~21 ;
wire \M1_unit|Y_sram_address[2]~22_combout ;
wire \M1_unit|Y_sram_address[2]~23 ;
wire \M1_unit|Y_sram_address[3]~25 ;
wire \M1_unit|Y_sram_address[4]~26_combout ;
wire \M1_unit|Y_sram_address[4]~27 ;
wire \M1_unit|Y_sram_address[5]~29 ;
wire \M1_unit|Y_sram_address[6]~30_combout ;
wire \M1_unit|SRAM_address[16]~2_combout ;
wire \M1_unit|SRAM_address[16]~3_combout ;
wire \M1_unit|V_sram_address[0]~18_combout ;
wire \M1_unit|WideOr15~0_combout ;
wire \M1_unit|WideOr15~1_combout ;
wire \M1_unit|V_sram_address[0]~19 ;
wire \M1_unit|V_sram_address[1]~21 ;
wire \M1_unit|V_sram_address[2]~22_combout ;
wire \M1_unit|V_sram_address[2]~23 ;
wire \M1_unit|V_sram_address[3]~25 ;
wire \M1_unit|V_sram_address[4]~26_combout ;
wire \M1_unit|V_sram_address[4]~27 ;
wire \M1_unit|V_sram_address[5]~29 ;
wire \M1_unit|V_sram_address[6]~30_combout ;
wire \M1_unit|Selector18~0_combout ;
wire \M1_unit|Selector18~1_combout ;
wire \M1_unit|WideOr11~0_combout ;
wire \M1_unit|WideOr11~1_combout ;
wire \SRAM_address[6]~5_combout ;
wire \VGA_unit|VGA_unit|V_Cont[0]~10_combout ;
wire \VGA_unit|VGA_unit|LessThan2~1_combout ;
wire \VGA_unit|VGA_unit|V_Cont[3]~17 ;
wire \VGA_unit|VGA_unit|V_Cont[4]~18_combout ;
wire \VGA_unit|VGA_unit|H_Cont[0]~10_combout ;
wire \VGA_unit|VGA_unit|H_Cont[5]~20_combout ;
wire \VGA_unit|VGA_unit|counter_enable~0_combout ;
wire \VGA_unit|VGA_unit|counter_enable~regout ;
wire \VGA_unit|VGA_unit|LessThan0~2_combout ;
wire \VGA_unit|VGA_unit|H_Cont[0]~11 ;
wire \VGA_unit|VGA_unit|H_Cont[1]~12_combout ;
wire \VGA_unit|VGA_unit|H_Cont[1]~13 ;
wire \VGA_unit|VGA_unit|H_Cont[2]~15 ;
wire \VGA_unit|VGA_unit|H_Cont[3]~16_combout ;
wire \VGA_unit|VGA_unit|H_Cont[3]~17 ;
wire \VGA_unit|VGA_unit|H_Cont[4]~18_combout ;
wire \VGA_unit|VGA_unit|H_Cont[4]~19 ;
wire \VGA_unit|VGA_unit|H_Cont[5]~21 ;
wire \VGA_unit|VGA_unit|H_Cont[6]~22_combout ;
wire \VGA_unit|VGA_unit|H_Cont[6]~23 ;
wire \VGA_unit|VGA_unit|H_Cont[7]~25 ;
wire \VGA_unit|VGA_unit|H_Cont[8]~26_combout ;
wire \VGA_unit|VGA_unit|H_Cont[8]~27 ;
wire \VGA_unit|VGA_unit|H_Cont[9]~28_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ;
wire \VGA_unit|VGA_unit|V_Cont[4]~19 ;
wire \VGA_unit|VGA_unit|V_Cont[5]~21 ;
wire \VGA_unit|VGA_unit|V_Cont[6]~23 ;
wire \VGA_unit|VGA_unit|V_Cont[7]~24_combout ;
wire \VGA_unit|VGA_unit|V_Cont[6]~22_combout ;
wire \VGA_unit|VGA_unit|LessThan2~0_combout ;
wire \VGA_unit|VGA_unit|V_Cont[7]~25 ;
wire \VGA_unit|VGA_unit|V_Cont[8]~27 ;
wire \VGA_unit|VGA_unit|V_Cont[9]~28_combout ;
wire \VGA_unit|VGA_unit|LessThan2~2_combout ;
wire \VGA_unit|VGA_unit|V_Cont[0]~11 ;
wire \VGA_unit|VGA_unit|V_Cont[1]~12_combout ;
wire \VGA_unit|VGA_unit|V_Cont[1]~13 ;
wire \VGA_unit|VGA_unit|V_Cont[2]~14_combout ;
wire \VGA_unit|VGA_unit|V_Cont[2]~15 ;
wire \VGA_unit|VGA_unit|V_Cont[3]~16_combout ;
wire \VGA_unit|VGA_unit|Add1~1 ;
wire \VGA_unit|VGA_unit|Add1~3 ;
wire \VGA_unit|VGA_unit|Add1~5 ;
wire \VGA_unit|VGA_unit|Add1~7 ;
wire \VGA_unit|VGA_unit|Add1~8_combout ;
wire \VGA_unit|VGA_unit|Add1~9 ;
wire \VGA_unit|VGA_unit|Add1~10_combout ;
wire \VGA_unit|VGA_unit|Add1~11 ;
wire \VGA_unit|VGA_unit|Add1~12_combout ;
wire \VGA_unit|Equal1~0_combout ;
wire \VGA_unit|VGA_unit|Add1~2_combout ;
wire \VGA_unit|VGA_unit|Add1~13 ;
wire \VGA_unit|VGA_unit|Add1~14_combout ;
wire \VGA_unit|VGA_unit|V_Cont[8]~26_combout ;
wire \VGA_unit|VGA_unit|Add1~15 ;
wire \VGA_unit|VGA_unit|Add1~16_combout ;
wire \VGA_unit|always0~8_combout ;
wire \VGA_unit|VGA_unit|Add1~17 ;
wire \VGA_unit|VGA_unit|Add1~18_combout ;
wire \VGA_unit|Equal1~1_combout ;
wire \VGA_unit|Add0~1 ;
wire \VGA_unit|Add0~2_combout ;
wire \VGA_unit|VGA_unit|H_Cont[7]~24_combout ;
wire \VGA_unit|VGA_unit|Add0~1_combout ;
wire \VGA_unit|LessThan2~0_combout ;
wire \VGA_unit|VGA_SRAM_state~26_combout ;
wire \VGA_unit|VGA_SRAM_state~17_regout ;
wire \VGA_unit|VGA_SRAM_state~22_combout ;
wire \VGA_unit|VGA_SRAM_state~25_combout ;
wire \VGA_unit|VGA_SRAM_state~16_regout ;
wire \VGA_unit|VGA_SRAM_state~20_combout ;
wire \VGA_unit|VGA_SRAM_state~21_combout ;
wire \VGA_unit|VGA_SRAM_state~14_regout ;
wire \VGA_unit|VGA_SRAM_state~24_combout ;
wire \VGA_unit|VGA_SRAM_state~15_regout ;
wire \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ;
wire \VGA_unit|Add1~0_combout ;
wire \VGA_unit|Add1~37_combout ;
wire \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ;
wire \VGA_unit|SRAM_address[0]~2_combout ;
wire \VGA_unit|Add1~1 ;
wire \VGA_unit|Add1~2_combout ;
wire \VGA_unit|Add1~36_combout ;
wire \VGA_unit|Add1~3 ;
wire \VGA_unit|Add1~5 ;
wire \VGA_unit|Add1~6_combout ;
wire \VGA_unit|Selector14~0_combout ;
wire \VGA_unit|always0~9_combout ;
wire \VGA_unit|VGA_SRAM_state~18_combout ;
wire \VGA_unit|Equal0~0_combout ;
wire \VGA_unit|Equal0~3_combout ;
wire \VGA_unit|VGA_SRAM_state~19_combout ;
wire \VGA_unit|SRAM_address[12]~3_combout ;
wire \VGA_unit|Add1~7 ;
wire \VGA_unit|Add1~8_combout ;
wire \VGA_unit|Add0~3 ;
wire \VGA_unit|Add0~4_combout ;
wire \VGA_unit|Selector13~0_combout ;
wire \VGA_unit|Add1~9 ;
wire \VGA_unit|Add1~10_combout ;
wire \VGA_unit|Add0~5 ;
wire \VGA_unit|Add0~6_combout ;
wire \VGA_unit|Selector12~0_combout ;
wire \SRAM_address[5]~2_combout ;
wire \SRAM_address[5]~3_combout ;
wire \M1_unit|SRAM_address[16]~4_combout ;
wire \M1_unit|Selector20~1_combout ;
wire \SRAM_address[4]~1_combout ;
wire \M1_unit|write_address[6]~30 ;
wire \M1_unit|write_address[7]~31_combout ;
wire \M1_unit|Y_sram_address[6]~31 ;
wire \M1_unit|Y_sram_address[7]~32_combout ;
wire \M1_unit|Selector17~0_combout ;
wire \M1_unit|V_sram_address[6]~31 ;
wire \M1_unit|V_sram_address[7]~32_combout ;
wire \M1_unit|Selector17~1_combout ;
wire \SRAM_address[7]~7_combout ;
wire \unit0|WideOr6~0_combout ;
wire \unit0|WideOr5~0_combout ;
wire \unit0|WideOr4~0_combout ;
wire \unit0|WideOr3~0_combout ;
wire \unit0|WideOr2~0_combout ;
wire \unit0|WideOr1~0_combout ;
wire \unit0|WideOr0~0_combout ;
wire \VGA_unit|Add1~11 ;
wire \VGA_unit|Add1~12_combout ;
wire \VGA_unit|Add0~7 ;
wire \VGA_unit|Add0~8_combout ;
wire \VGA_unit|Selector11~0_combout ;
wire \VGA_unit|Add1~13 ;
wire \VGA_unit|Add1~15 ;
wire \VGA_unit|Add1~16_combout ;
wire \VGA_unit|Add1~14_combout ;
wire \VGA_unit|Add0~9 ;
wire \VGA_unit|Add0~10_combout ;
wire \VGA_unit|Selector10~0_combout ;
wire \VGA_unit|Add0~11 ;
wire \VGA_unit|Add0~12_combout ;
wire \VGA_unit|Selector9~0_combout ;
wire \VGA_unit|Add0~13 ;
wire \VGA_unit|Add0~15 ;
wire \VGA_unit|Add0~16_combout ;
wire \VGA_unit|Add0~14_combout ;
wire \VGA_unit|Add1~17 ;
wire \VGA_unit|Add1~18_combout ;
wire \VGA_unit|Selector8~0_combout ;
wire \VGA_unit|Add1~19 ;
wire \VGA_unit|Add1~20_combout ;
wire \VGA_unit|Selector7~0_combout ;
wire \SRAM_address[10]~12_combout ;
wire \SRAM_address[10]~13_combout ;
wire \SRAM_address[9]~10_combout ;
wire \SRAM_address[9]~11_combout ;
wire \M1_unit|U_sram_address[6]~31 ;
wire \M1_unit|U_sram_address[7]~32_combout ;
wire \M1_unit|U_sram_address[7]~33 ;
wire \M1_unit|U_sram_address[8]~34_combout ;
wire \M1_unit|V_sram_address[7]~33 ;
wire \M1_unit|V_sram_address[8]~34_combout ;
wire \M1_unit|Y_sram_address[7]~33 ;
wire \M1_unit|Y_sram_address[8]~34_combout ;
wire \M1_unit|Selector16~0_combout ;
wire \M1_unit|write_address[7]~32 ;
wire \M1_unit|write_address[8]~33_combout ;
wire \M1_unit|Selector16~1_combout ;
wire \SRAM_address[8]~8_combout ;
wire \SRAM_address[8]~9_combout ;
wire \M1_unit|V_sram_address[8]~35 ;
wire \M1_unit|V_sram_address[9]~36_combout ;
wire \M1_unit|V_sram_address[9]~37 ;
wire \M1_unit|V_sram_address[10]~38_combout ;
wire \M1_unit|V_sram_address[10]~39 ;
wire \M1_unit|V_sram_address[11]~40_combout ;
wire \M1_unit|Y_sram_address[8]~35 ;
wire \M1_unit|Y_sram_address[9]~36_combout ;
wire \M1_unit|Y_sram_address[9]~37 ;
wire \M1_unit|Y_sram_address[10]~38_combout ;
wire \M1_unit|Y_sram_address[10]~39 ;
wire \M1_unit|Y_sram_address[11]~40_combout ;
wire \M1_unit|U_sram_address[8]~35 ;
wire \M1_unit|U_sram_address[9]~36_combout ;
wire \M1_unit|U_sram_address[9]~37 ;
wire \M1_unit|U_sram_address[10]~38_combout ;
wire \M1_unit|U_sram_address[10]~39 ;
wire \M1_unit|U_sram_address[11]~40_combout ;
wire \M1_unit|Selector13~0_combout ;
wire \M1_unit|Selector13~1_combout ;
wire \VGA_unit|Add1~21 ;
wire \VGA_unit|Add1~22_combout ;
wire \VGA_unit|Add0~17 ;
wire \VGA_unit|Add0~18_combout ;
wire \VGA_unit|Selector6~0_combout ;
wire \SRAM_address[11]~14_combout ;
wire \SRAM_address[11]~15_combout ;
wire \unit1|WideOr6~0_combout ;
wire \unit1|WideOr5~0_combout ;
wire \unit1|WideOr4~0_combout ;
wire \unit1|WideOr3~0_combout ;
wire \unit1|WideOr2~0_combout ;
wire \unit1|WideOr1~0_combout ;
wire \unit1|WideOr0~0_combout ;
wire \M1_unit|write_address[8]~34 ;
wire \M1_unit|write_address[9]~35_combout ;
wire \M1_unit|write_address[9]~36 ;
wire \M1_unit|write_address[10]~37_combout ;
wire \M1_unit|write_address[10]~38 ;
wire \M1_unit|write_address[11]~39_combout ;
wire \M1_unit|write_address[11]~40 ;
wire \M1_unit|write_address[12]~42 ;
wire \M1_unit|write_address[13]~43_combout ;
wire \M1_unit|write_address[13]~44 ;
wire \M1_unit|write_address[14]~45_combout ;
wire \M1_unit|Y_sram_address[11]~41 ;
wire \M1_unit|Y_sram_address[12]~43 ;
wire \M1_unit|Y_sram_address[13]~44_combout ;
wire \M1_unit|Y_sram_address[13]~45 ;
wire \M1_unit|Y_sram_address[14]~46_combout ;
wire \M1_unit|Selector10~0_combout ;
wire \M1_unit|Selector10~1_combout ;
wire \SRAM_address[14]~20_combout ;
wire \SRAM_address[14]~21_combout ;
wire \M1_unit|V_sram_address[11]~41 ;
wire \M1_unit|V_sram_address[12]~43 ;
wire \M1_unit|V_sram_address[13]~44_combout ;
wire \M1_unit|Selector11~0_combout ;
wire \M1_unit|Selector11~1_combout ;
wire \VGA_unit|Add0~19 ;
wire \VGA_unit|Add0~20_combout ;
wire \VGA_unit|Selector5~0_combout ;
wire \VGA_unit|Add1~23 ;
wire \VGA_unit|Add1~25 ;
wire \VGA_unit|Add1~26_combout ;
wire \VGA_unit|Add0~21 ;
wire \VGA_unit|Add0~22_combout ;
wire \VGA_unit|Selector4~0_combout ;
wire \SRAM_address[13]~18_combout ;
wire \SRAM_address[13]~19_combout ;
wire \SRAM_address[15]~22_combout ;
wire \M1_unit|write_address[14]~46 ;
wire \M1_unit|write_address[15]~47_combout ;
wire \M1_unit|V_sram_address[13]~45 ;
wire \M1_unit|V_sram_address[14]~47 ;
wire \M1_unit|V_sram_address[15]~48_combout ;
wire \M1_unit|Selector9~1_combout ;
wire \SRAM_address[15]~23_combout ;
wire \UART_unit|Add1~34_combout ;
wire \SRAM_address[12]~16_combout ;
wire \M1_unit|Y_sram_address[12]~42_combout ;
wire \M1_unit|Selector12~0_combout ;
wire \M1_unit|write_address[12]~41_combout ;
wire \M1_unit|Selector12~1_combout ;
wire \SRAM_address[12]~17_combout ;
wire \unit2|WideOr6~0_combout ;
wire \unit2|WideOr5~0_combout ;
wire \unit2|WideOr4~0_combout ;
wire \unit2|WideOr3~0_combout ;
wire \unit2|WideOr2~0_combout ;
wire \unit2|WideOr1~0_combout ;
wire \unit2|WideOr0~0_combout ;
wire \M1_unit|write_address[15]~48 ;
wire \M1_unit|write_address[16]~49_combout ;
wire \M1_unit|write_address[16]~50 ;
wire \M1_unit|write_address[17]~51_combout ;
wire \M1_unit|U_sram_address[11]~41 ;
wire \M1_unit|U_sram_address[12]~43 ;
wire \M1_unit|U_sram_address[13]~44_combout ;
wire \M1_unit|U_sram_address[13]~45 ;
wire \M1_unit|U_sram_address[14]~47 ;
wire \M1_unit|U_sram_address[15]~49 ;
wire \M1_unit|U_sram_address[16]~50_combout ;
wire \M1_unit|U_sram_address[16]~51 ;
wire \M1_unit|U_sram_address[17]~52_combout ;
wire \M1_unit|Y_sram_address[14]~47 ;
wire \M1_unit|Y_sram_address[15]~49 ;
wire \M1_unit|Y_sram_address[16]~50_combout ;
wire \M1_unit|Y_sram_address[16]~51 ;
wire \M1_unit|Y_sram_address[17]~52_combout ;
wire \M1_unit|Selector7~0_combout ;
wire \M1_unit|Selector7~1_combout ;
wire \M1_unit|Selector8~1_combout ;
wire \SRAM_address[16]~25_combout ;
wire \VGA_unit|Add0~23 ;
wire \VGA_unit|Add0~24_combout ;
wire \VGA_unit|Add1~27 ;
wire \VGA_unit|Add1~28_combout ;
wire \VGA_unit|Selector3~0_combout ;
wire \VGA_unit|Add1~29 ;
wire \VGA_unit|Add1~31 ;
wire \VGA_unit|Add1~32_combout ;
wire \VGA_unit|Add0~25 ;
wire \VGA_unit|Add0~27 ;
wire \VGA_unit|Add0~28_combout ;
wire \VGA_unit|Selector1~0_combout ;
wire \VGA_unit|Add1~33 ;
wire \VGA_unit|Add1~34_combout ;
wire \VGA_unit|Add0~29 ;
wire \VGA_unit|Add0~30_combout ;
wire \VGA_unit|Selector0~0_combout ;
wire \SRAM_address[17]~26_combout ;
wire \Equal5~7_combout ;
wire \unit3|Decoder0~0_combout ;
wire \unit3|Decoder0~1_combout ;
wire \unit3|Decoder0~2_combout ;
wire \SRAM_address[17]~27_combout ;
wire \unit4|WideOr6~0_combout ;
wire \unit4|WideOr5~0_combout ;
wire \unit4|WideOr4~0_combout ;
wire \unit4|WideOr3~0_combout ;
wire \unit4|WideOr2~0_combout ;
wire \unit4|WideOr1~0_combout ;
wire \unit4|WideOr0~0_combout ;
wire \unit5|WideOr6~0_combout ;
wire \unit5|WideOr5~0_combout ;
wire \unit5|WideOr4~0_combout ;
wire \unit5|WideOr3~0_combout ;
wire \unit5|WideOr2~0_combout ;
wire \unit5|WideOr1~0_combout ;
wire \unit5|WideOr0~0_combout ;
wire \unit6|WideOr6~0_combout ;
wire \unit6|WideOr5~0_combout ;
wire \unit6|WideOr4~0_combout ;
wire \unit6|WideOr3~0_combout ;
wire \unit6|WideOr2~0_combout ;
wire \unit6|WideOr1~0_combout ;
wire \unit6|WideOr0~0_combout ;
wire \unit7|WideOr6~0_combout ;
wire \unit7|WideOr5~0_combout ;
wire \unit7|WideOr4~0_combout ;
wire \unit7|WideOr3~0_combout ;
wire \unit7|WideOr2~0_combout ;
wire \unit7|WideOr1~0_combout ;
wire \unit7|WideOr0~0_combout ;
wire \UART_unit|UART_RX|Frame_error[0]~4_combout ;
wire \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout ;
wire \UART_unit|UART_RX|Frame_error[1]~7_combout ;
wire \UART_unit|UART_RX|Frame_error[0]~5 ;
wire \UART_unit|UART_RX|Frame_error[1]~8_combout ;
wire \UART_unit|UART_RX|Frame_error[1]~9 ;
wire \UART_unit|UART_RX|Frame_error[2]~10_combout ;
wire \UART_unit|UART_RX|Frame_error[2]~11 ;
wire \UART_unit|UART_RX|Frame_error[3]~12_combout ;
wire \VGA_unit|VGA_unit|LessThan1~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_H_SYNC~regout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~regout ;
wire \VGA_unit|VGA_unit|oVGA_BLANK~combout ;
wire \VGA_unit|always0~15_combout ;
wire \VGA_unit|always0~16_combout ;
wire \VGA_unit|always0~11_combout ;
wire \VGA_unit|VGA_unit|Add1~6_combout ;
wire \VGA_unit|VGA_unit|Add1~4_combout ;
wire \VGA_unit|always0~10_combout ;
wire \VGA_unit|always0~13_combout ;
wire \VGA_unit|VGA_unit|Add0~0_combout ;
wire \VGA_unit|always0~14_combout ;
wire \VGA_unit|always0~17_combout ;
wire \VGA_unit|VGA_blue~0_combout ;
wire \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ;
wire \VGA_unit|VGA_blue~2_combout ;
wire \VGA_unit|VGA_blue~3_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~2_combout ;
wire \VGA_unit|VGA_unit|LessThan6~3_combout ;
wire \VGA_unit|VGA_unit|V_Cont[5]~20_combout ;
wire \VGA_unit|VGA_unit|LessThan6~0_combout ;
wire \VGA_unit|VGA_unit|LessThan6~2_combout ;
wire \VGA_unit|VGA_unit|LessThan7~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~1_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~3_combout ;
wire \VGA_unit|VGA_sram_data~0_combout ;
wire \VGA_unit|VGA_sram_data[1][1]~regout ;
wire \VGA_unit|VGA_sram_data[2][9]~regout ;
wire \VGA_unit|VGA_red~2_combout ;
wire \VGA_unit|VGA_red~3_combout ;
wire \VGA_unit|VGA_blue[7]~4_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~4_combout ;
wire \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ;
wire \VGA_unit|VGA_red~5_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~5_combout ;
wire \VGA_unit|VGA_sram_data[1][3]~regout ;
wire \VGA_unit|VGA_sram_data[2][11]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[2][11]~regout ;
wire \VGA_unit|VGA_red~6_combout ;
wire \VGA_unit|VGA_red~7_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~6_combout ;
wire \VGA_unit|VGA_red~9_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~7_combout ;
wire \VGA_unit|VGA_sram_data[1][5]~regout ;
wire \VGA_unit|VGA_sram_data[2][13]~regout ;
wire \VGA_unit|VGA_red~10_combout ;
wire \VGA_unit|VGA_red~11_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~8_combout ;
wire \VGA_unit|VGA_red~13_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~9_combout ;
wire \VGA_unit|VGA_red~15_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~10_combout ;
wire \VGA_unit|VGA_green~1_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~1_combout ;
wire \VGA_unit|VGA_green~5_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~2_combout ;
wire \VGA_unit|VGA_sram_data[2][3]~regout ;
wire \VGA_unit|VGA_sram_data[0][11]~feeder_combout ;
wire \VGA_unit|VGA_sram_data~1_combout ;
wire \VGA_unit|VGA_sram_data[0][11]~regout ;
wire \VGA_unit|VGA_green~6_combout ;
wire \VGA_unit|VGA_green~7_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~3_combout ;
wire \VGA_unit|VGA_sram_data[2][4]~regout ;
wire \VGA_unit|VGA_sram_data[0][12]~regout ;
wire \VGA_unit|VGA_green~8_combout ;
wire \VGA_unit|VGA_green~9_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~4_combout ;
wire \VGA_unit|VGA_green~11_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~5_combout ;
wire \VGA_unit|VGA_green~13_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~6_combout ;
wire \VGA_unit|VGA_sram_data[2][7]~regout ;
wire \VGA_unit|VGA_green~14_combout ;
wire \VGA_unit|VGA_green~15_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~7_combout ;
wire \VGA_unit|VGA_sram_data[1][8]~regout ;
wire \VGA_unit|VGA_sram_data[0][0]~regout ;
wire \VGA_unit|VGA_blue~5_combout ;
wire \VGA_unit|VGA_blue~6_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~0_combout ;
wire \VGA_unit|VGA_sram_data[0][1]~regout ;
wire \VGA_unit|VGA_blue~7_combout ;
wire \VGA_unit|VGA_blue~8_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~1_combout ;
wire \VGA_unit|VGA_sram_data[0][2]~regout ;
wire \VGA_unit|VGA_sram_data[1][10]~regout ;
wire \VGA_unit|VGA_blue~9_combout ;
wire \VGA_unit|VGA_blue~10_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~2_combout ;
wire \VGA_unit|VGA_blue~12_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~3_combout ;
wire \VGA_unit|VGA_blue~14_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~4_combout ;
wire \VGA_unit|VGA_sram_data[1][13]~regout ;
wire \VGA_unit|VGA_sram_data[0][5]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][5]~regout ;
wire \VGA_unit|VGA_blue~15_combout ;
wire \VGA_unit|VGA_blue~16_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~5_combout ;
wire \VGA_unit|VGA_sram_data[1][14]~regout ;
wire \VGA_unit|VGA_sram_data[0][6]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][6]~regout ;
wire \VGA_unit|VGA_blue~17_combout ;
wire \VGA_unit|VGA_blue~18_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~6_combout ;
wire \VGA_unit|VGA_sram_data[1][15]~regout ;
wire \VGA_unit|VGA_sram_data[0][7]~regout ;
wire \VGA_unit|VGA_blue~19_combout ;
wire \VGA_unit|VGA_blue~20_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~7_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[0]~0_combout ;
wire \M1_unit|Selector24~0_combout ;
wire \M1_unit|Selector24~1_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[1]~1_combout ;
wire \M1_unit|write_address[1]~19_combout ;
wire \M1_unit|U_sram_address[1]~20_combout ;
wire \M1_unit|Selector23~0_combout ;
wire \M1_unit|Selector23~1_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[2]~2_combout ;
wire \M1_unit|Selector22~0_combout ;
wire \M1_unit|Selector22~1_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[3]~3_combout ;
wire \M1_unit|write_address[3]~23_combout ;
wire \M1_unit|U_sram_address[3]~24_combout ;
wire \M1_unit|Y_sram_address[3]~24_combout ;
wire \M1_unit|Selector21~0_combout ;
wire \M1_unit|Selector21~1_combout ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0 ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk ;
wire \SRAM_unit|SRAM_LB_N_O~0_combout ;
wire \SRAM_unit|SRAM_LB_N_O~regout ;
wire \SRAM_unit|SRAM_CE_N_O~feeder_combout ;
wire \SRAM_unit|SRAM_CE_N_O~regout ;
wire [50:0] \M1_unit|Mult1|auto_generated|w253w ;
wire [49:0] \M1_unit|Mult0|auto_generated|w247w ;
wire [47:0] \M1_unit|Mult2|auto_generated|w235w ;
wire [1:0] top_state;
wire [25:0] UART_timer;
wire [3:0] \PB_unit|push_button_status_buf ;
wire [3:0] \PB_unit|push_button_status ;
wire [15:0] \PB_unit|clock_1kHz_div_count ;
wire [9:0] \VGA_unit|VGA_red ;
wire [9:0] \VGA_unit|VGA_green ;
wire [9:0] \VGA_unit|VGA_blue ;
wire [17:0] \VGA_unit|SRAM_address ;
wire [9:0] \VGA_unit|VGA_unit|oVGA_R ;
wire [9:0] \VGA_unit|VGA_unit|oVGA_G ;
wire [9:0] \VGA_unit|VGA_unit|oVGA_B ;
wire [9:0] \VGA_unit|VGA_unit|V_Cont ;
wire [9:0] \VGA_unit|VGA_unit|H_Cont ;
wire [1:0] \UART_unit|new_line_count ;
wire [15:0] \UART_unit|SRAM_write_data ;
wire [17:0] \UART_unit|SRAM_address ;
wire [2:0] \UART_unit|UART_RX|data_count ;
wire [7:0] \UART_unit|UART_RX|data_buffer ;
wire [9:0] \UART_unit|UART_RX|clock_count ;
wire [7:0] \UART_unit|UART_RX|RX_data ;
wire [3:0] \UART_unit|UART_RX|Frame_error ;
wire [15:0] \SRAM_unit|SRAM_write_data_buf ;
wire [15:0] \SRAM_unit|SRAM_read_data ;
wire [17:0] \SRAM_unit|SRAM_ADDRESS_O ;
wire [31:0] \M1_unit|b_IN2 ;
wire [15:0] \M1_unit|Y_data ;
wire [31:0] \M1_unit|a_result_buff ;
wire [15:0] \M1_unit|SRAM_write_data ;
wire [6:0] \M1_unit|M1_state ;
wire [7:0] \M1_unit|ee_low ;
wire [7:0] \M1_unit|V_prime ;
wire [15:0] \M1_unit|U_data ;
wire [31:0] \M1_unit|c_IN1 ;
wire [17:0] \M1_unit|Y_sram_address ;
wire [17:0] \M1_unit|V_sram_address ;
wire [63:0] \M1_unit|V_MAC ;
wire [31:0] \M1_unit|c_result_buff ;
wire [7:0] \M1_unit|ee_high ;
wire [17:0] \M1_unit|write_address ;
wire [15:0] \M1_unit|V_data ;
wire [17:0] \SWITCH_I~combout ;
wire [31:0] \M1_unit|a_IN2 ;
wire [63:0] \M1_unit|U_MAC ;
wire [3:0] \PUSH_BUTTON_I~combout ;
wire [17:0] \M1_unit|U_sram_address ;
wire [7:0] \M1_unit|U_prime ;
wire [17:0] \M1_unit|SRAM_address ;

wire [2:0] \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus ;
wire [35:0] \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus ;

assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0  = \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus [0];
assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK1  = \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus [1];
assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK2  = \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus [2];

assign \M1_unit|Mult0|auto_generated|mac_out2~0  = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \M1_unit|Mult0|auto_generated|w247w [0] = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \M1_unit|Mult0|auto_generated|w247w [1] = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \M1_unit|Mult0|auto_generated|w247w [2] = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \M1_unit|Mult0|auto_generated|w247w [3] = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \M1_unit|Mult0|auto_generated|w247w [4] = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \M1_unit|Mult0|auto_generated|w247w [5] = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \M1_unit|Mult0|auto_generated|w247w [6] = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \M1_unit|Mult0|auto_generated|w247w [7] = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \M1_unit|Mult0|auto_generated|w247w [8] = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \M1_unit|Mult0|auto_generated|w247w [9] = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \M1_unit|Mult0|auto_generated|w247w [10] = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \M1_unit|Mult0|auto_generated|w247w [11] = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \M1_unit|Mult0|auto_generated|w247w [12] = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \M1_unit|Mult0|auto_generated|w247w [13] = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \M1_unit|Mult0|auto_generated|w247w [14] = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \M1_unit|Mult0|auto_generated|w247w [15] = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \M1_unit|Mult0|auto_generated|w247w [16] = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \M1_unit|Mult0|auto_generated|w247w [17] = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18  = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19  = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20  = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21  = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22  = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23  = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24  = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25  = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26  = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT27  = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT28  = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT29  = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT30  = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT31  = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT32  = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT33  = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT34  = \M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \M1_unit|Mult0|auto_generated|mac_out4~0  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \M1_unit|Mult0|auto_generated|mac_out4~1  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \M1_unit|Mult0|auto_generated|mac_out4~2  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \M1_unit|Mult0|auto_generated|mac_out4~3  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \M1_unit|Mult0|auto_generated|mac_out4~4  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \M1_unit|Mult0|auto_generated|mac_out4~dataout  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT1  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT2  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT3  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT4  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT5  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT6  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT7  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT8  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT9  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT10  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT11  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT12  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT13  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT14  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT15  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT16  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT17  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT18  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT19  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT20  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT21  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT22  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT23  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT24  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT25  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT26  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT27  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT28  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT29  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \M1_unit|Mult0|auto_generated|mac_out4~DATAOUT30  = \M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \M1_unit|Mult1|auto_generated|w253w [0] = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \M1_unit|Mult1|auto_generated|w253w [1] = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \M1_unit|Mult1|auto_generated|w253w [2] = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \M1_unit|Mult1|auto_generated|w253w [3] = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \M1_unit|Mult1|auto_generated|w253w [4] = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \M1_unit|Mult1|auto_generated|w253w [5] = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \M1_unit|Mult1|auto_generated|w253w [6] = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \M1_unit|Mult1|auto_generated|w253w [7] = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \M1_unit|Mult1|auto_generated|w253w [8] = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \M1_unit|Mult1|auto_generated|w253w [9] = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \M1_unit|Mult1|auto_generated|w253w [10] = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \M1_unit|Mult1|auto_generated|w253w [11] = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \M1_unit|Mult1|auto_generated|w253w [12] = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \M1_unit|Mult1|auto_generated|w253w [13] = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \M1_unit|Mult1|auto_generated|w253w [14] = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \M1_unit|Mult1|auto_generated|w253w [15] = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \M1_unit|Mult1|auto_generated|w253w [16] = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \M1_unit|Mult1|auto_generated|w253w [17] = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT18  = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19  = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT20  = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21  = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT22  = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23  = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT24  = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25  = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT26  = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27  = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT28  = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29  = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT30  = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT31  = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT32  = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT33  = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT34  = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \M1_unit|Mult1|auto_generated|mac_out2~DATAOUT35  = \M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \M1_unit|Mult1|auto_generated|mac_out4~0  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [0];
assign \M1_unit|Mult1|auto_generated|mac_out4~1  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [1];
assign \M1_unit|Mult1|auto_generated|mac_out4~2  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [2];
assign \M1_unit|Mult1|auto_generated|mac_out4~3  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [3];
assign \M1_unit|Mult1|auto_generated|mac_out4~dataout  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [4];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [5];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT2  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [6];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [7];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT4  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [8];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [9];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT6  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [10];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [11];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT8  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [12];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [13];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT10  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [14];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [15];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT12  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [16];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT13  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [17];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT14  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [18];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT15  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [19];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT16  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [20];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT17  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [21];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT18  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [22];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT19  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [23];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT20  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [24];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT21  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [25];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT22  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [26];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT23  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [27];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT24  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [28];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT25  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [29];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT26  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [30];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT27  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [31];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT28  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [32];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT29  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [33];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT30  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [34];
assign \M1_unit|Mult1|auto_generated|mac_out4~DATAOUT31  = \M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus [35];

assign \M1_unit|Mult0|auto_generated|mac_mult1~0  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \M1_unit|Mult0|auto_generated|mac_mult1~dataout  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT1  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT2  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT3  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT4  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT5  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT6  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT7  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT8  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT9  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT10  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT11  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT12  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT13  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT14  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT15  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT16  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT17  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT18  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT19  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT20  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT21  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT22  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT23  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT24  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT25  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT26  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT27  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT28  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT29  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT30  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT31  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT32  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT33  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT34  = \M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \M1_unit|Mult2|auto_generated|mac_out2~0  = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [0];
assign \M1_unit|Mult2|auto_generated|mac_out2~1  = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [1];
assign \M1_unit|Mult2|auto_generated|mac_out2~2  = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [2];
assign \M1_unit|Mult2|auto_generated|w235w [0] = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [3];
assign \M1_unit|Mult2|auto_generated|w235w [1] = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [4];
assign \M1_unit|Mult2|auto_generated|w235w [2] = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [5];
assign \M1_unit|Mult2|auto_generated|w235w [3] = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [6];
assign \M1_unit|Mult2|auto_generated|w235w [4] = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [7];
assign \M1_unit|Mult2|auto_generated|w235w [5] = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [8];
assign \M1_unit|Mult2|auto_generated|w235w [6] = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [9];
assign \M1_unit|Mult2|auto_generated|w235w [7] = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [10];
assign \M1_unit|Mult2|auto_generated|w235w [8] = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [11];
assign \M1_unit|Mult2|auto_generated|w235w [9] = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [12];
assign \M1_unit|Mult2|auto_generated|w235w [10] = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [13];
assign \M1_unit|Mult2|auto_generated|w235w [11] = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [14];
assign \M1_unit|Mult2|auto_generated|w235w [12] = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [15];
assign \M1_unit|Mult2|auto_generated|w235w [13] = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [16];
assign \M1_unit|Mult2|auto_generated|w235w [14] = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [17];
assign \M1_unit|Mult2|auto_generated|w235w [15] = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [18];
assign \M1_unit|Mult2|auto_generated|w235w [16] = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [19];
assign \M1_unit|Mult2|auto_generated|w235w [17] = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [20];
assign \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT18  = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [21];
assign \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19  = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [22];
assign \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT20  = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [23];
assign \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21  = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [24];
assign \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT22  = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [25];
assign \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23  = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [26];
assign \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT24  = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [27];
assign \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25  = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [28];
assign \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT26  = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [29];
assign \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27  = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [30];
assign \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT28  = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [31];
assign \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29  = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [32];
assign \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT30  = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [33];
assign \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT31  = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [34];
assign \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT32  = \M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus [35];

assign \M1_unit|Mult0|auto_generated|mac_mult3~0  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \M1_unit|Mult0|auto_generated|mac_mult3~1  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \M1_unit|Mult0|auto_generated|mac_mult3~2  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \M1_unit|Mult0|auto_generated|mac_mult3~3  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \M1_unit|Mult0|auto_generated|mac_mult3~4  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \M1_unit|Mult0|auto_generated|mac_mult3~dataout  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT1  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT2  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT3  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT4  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT5  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT6  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT7  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT8  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT9  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT10  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT11  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT12  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT13  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT14  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT15  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT16  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT17  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT18  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT19  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT20  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT21  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT22  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT23  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT24  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT25  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT26  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT27  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT28  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT29  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT30  = \M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \M1_unit|Mult2|auto_generated|mac_out4~0  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [0];
assign \M1_unit|Mult2|auto_generated|mac_out4~1  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [1];
assign \M1_unit|Mult2|auto_generated|mac_out4~2  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [2];
assign \M1_unit|Mult2|auto_generated|mac_out4~3  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [3];
assign \M1_unit|Mult2|auto_generated|mac_out4~4  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [4];
assign \M1_unit|Mult2|auto_generated|mac_out4~5  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [5];
assign \M1_unit|Mult2|auto_generated|mac_out4~6  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [6];
assign \M1_unit|Mult2|auto_generated|mac_out4~dataout  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [7];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [8];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT2  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [9];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [10];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT4  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [11];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [12];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT6  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [13];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [14];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT8  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [15];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [16];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT10  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [17];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [18];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT12  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [19];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT13  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [20];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT14  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [21];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT15  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [22];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT16  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [23];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT17  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [24];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT18  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [25];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT19  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [26];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT20  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [27];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT21  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [28];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT22  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [29];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT23  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [30];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT24  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [31];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT25  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [32];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT26  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [33];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT27  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [34];
assign \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT28  = \M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus [35];

assign \M1_unit|Mult1|auto_generated|mac_mult1~dataout  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT1  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT2  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT3  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT4  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT5  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT6  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT7  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT8  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT9  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT10  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT11  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT12  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT13  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT14  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT15  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT16  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT17  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT18  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT19  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT20  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT21  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT22  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT23  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT24  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT25  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT26  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT27  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT28  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT29  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT30  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT31  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT32  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT33  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT34  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT35  = \M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \M1_unit|Mult1|auto_generated|mac_mult3~0  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \M1_unit|Mult1|auto_generated|mac_mult3~1  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \M1_unit|Mult1|auto_generated|mac_mult3~2  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \M1_unit|Mult1|auto_generated|mac_mult3~3  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \M1_unit|Mult1|auto_generated|mac_mult3~dataout  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT1  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT2  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT3  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT4  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT5  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT6  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT7  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT8  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT9  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT10  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT11  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT12  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT13  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT14  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT15  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT16  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT17  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT18  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT19  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT20  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT21  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT22  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT23  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT24  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT25  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT26  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT27  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT28  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT29  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT30  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT31  = \M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \M1_unit|Mult2|auto_generated|mac_mult1~0  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \M1_unit|Mult2|auto_generated|mac_mult1~1  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \M1_unit|Mult2|auto_generated|mac_mult1~2  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \M1_unit|Mult2|auto_generated|mac_mult1~dataout  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT1  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT2  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT3  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT4  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT5  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT6  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT7  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT8  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT9  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT10  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT11  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT12  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT13  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT14  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT15  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT16  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT17  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT18  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT19  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT20  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT21  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT22  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT23  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT24  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT25  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT26  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT27  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT28  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT29  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT30  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT31  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT32  = \M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \M1_unit|Mult2|auto_generated|mac_mult3~0  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \M1_unit|Mult2|auto_generated|mac_mult3~1  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \M1_unit|Mult2|auto_generated|mac_mult3~2  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \M1_unit|Mult2|auto_generated|mac_mult3~3  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \M1_unit|Mult2|auto_generated|mac_mult3~4  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \M1_unit|Mult2|auto_generated|mac_mult3~5  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \M1_unit|Mult2|auto_generated|mac_mult3~6  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \M1_unit|Mult2|auto_generated|mac_mult3~dataout  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT1  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT2  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT3  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT4  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT5  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT6  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT7  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT8  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT9  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT10  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT11  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT12  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT13  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT14  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT15  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT16  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT17  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT18  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT19  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT20  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT21  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT22  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT23  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT24  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT25  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT26  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT27  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT28  = \M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus [35];

// Location: LCCOMB_X22_Y29_N6
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~0 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~0_combout  = \VGA_unit|VGA_unit|V_Cont [0] $ (VCC)
// \VGA_unit|VGA_unit|Add1~1  = CARRY(\VGA_unit|VGA_unit|V_Cont [0])

	.dataa(\VGA_unit|VGA_unit|V_Cont [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add1~0_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~1 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA_unit|VGA_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N0
cycloneii_lcell_comb \VGA_unit|Add0~0 (
// Equation(s):
// \VGA_unit|Add0~0_combout  = \VGA_unit|SRAM_address [2] $ (VCC)
// \VGA_unit|Add0~1  = CARRY(\VGA_unit|SRAM_address [2])

	.dataa(\VGA_unit|SRAM_address [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|Add0~0_combout ),
	.cout(\VGA_unit|Add0~1 ));
// synopsys translate_off
defparam \VGA_unit|Add0~0 .lut_mask = 16'h55AA;
defparam \VGA_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneii_lcell_comb \VGA_unit|Add1~4 (
// Equation(s):
// \VGA_unit|Add1~4_combout  = (\VGA_unit|SRAM_address [2] & (\VGA_unit|Add1~3  $ (GND))) # (!\VGA_unit|SRAM_address [2] & (!\VGA_unit|Add1~3  & VCC))
// \VGA_unit|Add1~5  = CARRY((\VGA_unit|SRAM_address [2] & !\VGA_unit|Add1~3 ))

	.dataa(\VGA_unit|SRAM_address [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~3 ),
	.combout(\VGA_unit|Add1~4_combout ),
	.cout(\VGA_unit|Add1~5 ));
// synopsys translate_off
defparam \VGA_unit|Add1~4 .lut_mask = 16'hA50A;
defparam \VGA_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y28_N7
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[2]~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [2]));

// Location: LCCOMB_X33_Y16_N16
cycloneii_lcell_comb \UART_unit|Add1~2 (
// Equation(s):
// \UART_unit|Add1~2_combout  = (\UART_unit|SRAM_address [1] & (!\UART_unit|Add1~1 )) # (!\UART_unit|SRAM_address [1] & ((\UART_unit|Add1~1 ) # (GND)))
// \UART_unit|Add1~3  = CARRY((!\UART_unit|Add1~1 ) # (!\UART_unit|SRAM_address [1]))

	.dataa(vcc),
	.datab(\UART_unit|SRAM_address [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~1 ),
	.combout(\UART_unit|Add1~2_combout ),
	.cout(\UART_unit|Add1~3 ));
// synopsys translate_off
defparam \UART_unit|Add1~2 .lut_mask = 16'h3C3F;
defparam \UART_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y17_N7
cycloneii_lcell_ff \UART_timer[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[0]~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[0]));

// Location: LCFF_X31_Y17_N9
cycloneii_lcell_ff \UART_timer[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[1]~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[1]));

// Location: LCFF_X31_Y17_N11
cycloneii_lcell_ff \UART_timer[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[2]~30_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[2]));

// Location: LCFF_X31_Y17_N13
cycloneii_lcell_ff \UART_timer[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[3]~32_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[3]));

// Location: LCFF_X31_Y17_N15
cycloneii_lcell_ff \UART_timer[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[4]~34_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[4]));

// Location: LCFF_X31_Y17_N17
cycloneii_lcell_ff \UART_timer[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[5]~36_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[5]));

// Location: LCFF_X31_Y17_N19
cycloneii_lcell_ff \UART_timer[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[6]~38_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[6]));

// Location: LCFF_X31_Y17_N21
cycloneii_lcell_ff \UART_timer[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[7]~40_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[7]));

// Location: LCFF_X31_Y17_N23
cycloneii_lcell_ff \UART_timer[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[8]~42_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[8]));

// Location: LCFF_X31_Y17_N25
cycloneii_lcell_ff \UART_timer[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[9]~44_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[9]));

// Location: LCFF_X31_Y17_N27
cycloneii_lcell_ff \UART_timer[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[10]~46_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[10]));

// Location: LCFF_X31_Y17_N29
cycloneii_lcell_ff \UART_timer[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[11]~48_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[11]));

// Location: LCFF_X31_Y17_N31
cycloneii_lcell_ff \UART_timer[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[12]~50_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[12]));

// Location: LCFF_X31_Y16_N1
cycloneii_lcell_ff \UART_timer[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[13]~52_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[13]));

// Location: LCFF_X31_Y16_N3
cycloneii_lcell_ff \UART_timer[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[14]~54_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[14]));

// Location: LCFF_X31_Y16_N5
cycloneii_lcell_ff \UART_timer[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[15]~56_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[15]));

// Location: LCFF_X31_Y16_N9
cycloneii_lcell_ff \UART_timer[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[17]~60_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[17]));

// Location: LCFF_X31_Y16_N13
cycloneii_lcell_ff \UART_timer[19] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[19]~64_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[19]));

// Location: LCFF_X31_Y16_N7
cycloneii_lcell_ff \UART_timer[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[16]~58_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[16]));

// Location: LCFF_X31_Y16_N11
cycloneii_lcell_ff \UART_timer[18] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[18]~62_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[18]));

// Location: LCFF_X31_Y16_N15
cycloneii_lcell_ff \UART_timer[20] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[20]~66_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[20]));

// Location: LCFF_X31_Y16_N17
cycloneii_lcell_ff \UART_timer[21] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[21]~68_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[21]));

// Location: LCFF_X31_Y16_N19
cycloneii_lcell_ff \UART_timer[22] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[22]~70_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[22]));

// Location: LCFF_X31_Y16_N21
cycloneii_lcell_ff \UART_timer[23] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[23]~72_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[23]));

// Location: LCFF_X31_Y16_N25
cycloneii_lcell_ff \UART_timer[25] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[25]~76_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[25]));

// Location: LCFF_X31_Y16_N23
cycloneii_lcell_ff \UART_timer[24] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[24]~74_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[24]));

// Location: LCCOMB_X33_Y16_N24
cycloneii_lcell_comb \UART_unit|Add1~11 (
// Equation(s):
// \UART_unit|Add1~11_combout  = (\UART_unit|SRAM_address [5] & (!\UART_unit|Add1~9 )) # (!\UART_unit|SRAM_address [5] & ((\UART_unit|Add1~9 ) # (GND)))
// \UART_unit|Add1~12  = CARRY((!\UART_unit|Add1~9 ) # (!\UART_unit|SRAM_address [5]))

	.dataa(\UART_unit|SRAM_address [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~9 ),
	.combout(\UART_unit|Add1~11_combout ),
	.cout(\UART_unit|Add1~12 ));
// synopsys translate_off
defparam \UART_unit|Add1~11 .lut_mask = 16'h5A5F;
defparam \UART_unit|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y24_N25
cycloneii_lcell_ff \M1_unit|V_sram_address[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_sram_address[5]~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_sram_address [5]));

// Location: LCFF_X33_Y22_N25
cycloneii_lcell_ff \M1_unit|U_sram_address[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_sram_address[5]~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_sram_address [5]));

// Location: LCFF_X33_Y24_N25
cycloneii_lcell_ff \M1_unit|Y_sram_address[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_sram_address[5]~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_sram_address [5]));

// Location: LCFF_X34_Y22_N25
cycloneii_lcell_ff \M1_unit|write_address[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|write_address[5]~27_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal9~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|write_address [5]));

// Location: LCCOMB_X32_Y17_N6
cycloneii_lcell_comb \VGA_unit|Add1~24 (
// Equation(s):
// \VGA_unit|Add1~24_combout  = (\VGA_unit|SRAM_address [12] & (\VGA_unit|Add1~23  $ (GND))) # (!\VGA_unit|SRAM_address [12] & (!\VGA_unit|Add1~23  & VCC))
// \VGA_unit|Add1~25  = CARRY((\VGA_unit|SRAM_address [12] & !\VGA_unit|Add1~23 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~23 ),
	.combout(\VGA_unit|Add1~24_combout ),
	.cout(\VGA_unit|Add1~25 ));
// synopsys translate_off
defparam \VGA_unit|Add1~24 .lut_mask = 16'hC30C;
defparam \VGA_unit|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N6
cycloneii_lcell_comb \UART_unit|Add1~32 (
// Equation(s):
// \UART_unit|Add1~32_combout  = (\UART_unit|SRAM_address [12] & (\UART_unit|Add1~30  $ (GND))) # (!\UART_unit|SRAM_address [12] & (!\UART_unit|Add1~30  & VCC))
// \UART_unit|Add1~33  = CARRY((\UART_unit|SRAM_address [12] & !\UART_unit|Add1~30 ))

	.dataa(\UART_unit|SRAM_address [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~30 ),
	.combout(\UART_unit|Add1~32_combout ),
	.cout(\UART_unit|Add1~33 ));
// synopsys translate_off
defparam \UART_unit|Add1~32 .lut_mask = 16'hA50A;
defparam \UART_unit|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y21_N7
cycloneii_lcell_ff \M1_unit|U_sram_address[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_sram_address[12]~42_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_sram_address [12]));

// Location: LCFF_X34_Y23_N7
cycloneii_lcell_ff \M1_unit|V_sram_address[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_sram_address[12]~42_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_sram_address [12]));

// Location: LCFF_X33_Y21_N11
cycloneii_lcell_ff \M1_unit|U_sram_address[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_sram_address[14]~46_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_sram_address [14]));

// Location: LCFF_X34_Y23_N11
cycloneii_lcell_ff \M1_unit|V_sram_address[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_sram_address[14]~46_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_sram_address [14]));

// Location: LCCOMB_X33_Y17_N26
cycloneii_lcell_comb \VGA_unit|Add0~26 (
// Equation(s):
// \VGA_unit|Add0~26_combout  = (\VGA_unit|SRAM_address [15] & (\VGA_unit|Add0~25  & VCC)) # (!\VGA_unit|SRAM_address [15] & (!\VGA_unit|Add0~25 ))
// \VGA_unit|Add0~27  = CARRY((!\VGA_unit|SRAM_address [15] & !\VGA_unit|Add0~25 ))

	.dataa(\VGA_unit|SRAM_address [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~25 ),
	.combout(\VGA_unit|Add0~26_combout ),
	.cout(\VGA_unit|Add0~27 ));
// synopsys translate_off
defparam \VGA_unit|Add0~26 .lut_mask = 16'hA505;
defparam \VGA_unit|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneii_lcell_comb \VGA_unit|Add1~30 (
// Equation(s):
// \VGA_unit|Add1~30_combout  = (\VGA_unit|SRAM_address [15] & (!\VGA_unit|Add1~29 )) # (!\VGA_unit|SRAM_address [15] & ((\VGA_unit|Add1~29 ) # (GND)))
// \VGA_unit|Add1~31  = CARRY((!\VGA_unit|Add1~29 ) # (!\VGA_unit|SRAM_address [15]))

	.dataa(\VGA_unit|SRAM_address [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~29 ),
	.combout(\VGA_unit|Add1~30_combout ),
	.cout(\VGA_unit|Add1~31 ));
// synopsys translate_off
defparam \VGA_unit|Add1~30 .lut_mask = 16'h5A5F;
defparam \VGA_unit|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y21_N13
cycloneii_lcell_ff \M1_unit|U_sram_address[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_sram_address[15]~48_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_sram_address [15]));

// Location: LCFF_X33_Y23_N13
cycloneii_lcell_ff \M1_unit|Y_sram_address[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_sram_address[15]~48_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_sram_address [15]));

// Location: LCCOMB_X33_Y15_N14
cycloneii_lcell_comb \UART_unit|Add1~44 (
// Equation(s):
// \UART_unit|Add1~44_combout  = (\UART_unit|SRAM_address [16] & (\UART_unit|Add1~42  $ (GND))) # (!\UART_unit|SRAM_address [16] & (!\UART_unit|Add1~42  & VCC))
// \UART_unit|Add1~45  = CARRY((\UART_unit|SRAM_address [16] & !\UART_unit|Add1~42 ))

	.dataa(\UART_unit|SRAM_address [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~42 ),
	.combout(\UART_unit|Add1~44_combout ),
	.cout(\UART_unit|Add1~45 ));
// synopsys translate_off
defparam \UART_unit|Add1~44 .lut_mask = 16'hA50A;
defparam \UART_unit|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y23_N15
cycloneii_lcell_ff \M1_unit|V_sram_address[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_sram_address[16]~50_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_sram_address [16]));

// Location: LCFF_X34_Y23_N17
cycloneii_lcell_ff \M1_unit|V_sram_address[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_sram_address[17]~52_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_sram_address [17]));

// Location: LCFF_X34_Y17_N7
cycloneii_lcell_ff \UART_unit|UART_rx_enable (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Selector7~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_rx_initialize~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_rx_enable~regout ));

// Location: LCFF_X36_Y15_N17
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[3]~19_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [3]));

// Location: LCFF_X36_Y15_N21
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[5]~23_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [5]));

// Location: LCFF_X36_Y15_N13
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[1]~15_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [1]));

// Location: LCCOMB_X21_Y28_N6
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[2]~14 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[2]~14_combout  = (\VGA_unit|VGA_unit|H_Cont [2] & (\VGA_unit|VGA_unit|H_Cont[1]~13  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [2] & (!\VGA_unit|VGA_unit|H_Cont[1]~13  & VCC))
// \VGA_unit|VGA_unit|H_Cont[2]~15  = CARRY((\VGA_unit|VGA_unit|H_Cont [2] & !\VGA_unit|VGA_unit|H_Cont[1]~13 ))

	.dataa(\VGA_unit|VGA_unit|H_Cont [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[1]~13 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[2]~14_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[2]~15 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[2]~14 .lut_mask = 16'hA50A;
defparam \VGA_unit|VGA_unit|H_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y17_N9
cycloneii_lcell_ff \UART_unit|UART_rx_unload_data (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Selector26~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_rx_initialize~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_rx_unload_data~regout ));

// Location: LCCOMB_X31_Y17_N6
cycloneii_lcell_comb \UART_timer[0]~26 (
// Equation(s):
// \UART_timer[0]~26_combout  = UART_timer[0] $ (VCC)
// \UART_timer[0]~27  = CARRY(UART_timer[0])

	.dataa(UART_timer[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_timer[0]~26_combout ),
	.cout(\UART_timer[0]~27 ));
// synopsys translate_off
defparam \UART_timer[0]~26 .lut_mask = 16'h55AA;
defparam \UART_timer[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneii_lcell_comb \UART_timer[1]~28 (
// Equation(s):
// \UART_timer[1]~28_combout  = (UART_timer[1] & (!\UART_timer[0]~27 )) # (!UART_timer[1] & ((\UART_timer[0]~27 ) # (GND)))
// \UART_timer[1]~29  = CARRY((!\UART_timer[0]~27 ) # (!UART_timer[1]))

	.dataa(vcc),
	.datab(UART_timer[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[0]~27 ),
	.combout(\UART_timer[1]~28_combout ),
	.cout(\UART_timer[1]~29 ));
// synopsys translate_off
defparam \UART_timer[1]~28 .lut_mask = 16'h3C3F;
defparam \UART_timer[1]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneii_lcell_comb \UART_timer[2]~30 (
// Equation(s):
// \UART_timer[2]~30_combout  = (UART_timer[2] & (\UART_timer[1]~29  $ (GND))) # (!UART_timer[2] & (!\UART_timer[1]~29  & VCC))
// \UART_timer[2]~31  = CARRY((UART_timer[2] & !\UART_timer[1]~29 ))

	.dataa(UART_timer[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[1]~29 ),
	.combout(\UART_timer[2]~30_combout ),
	.cout(\UART_timer[2]~31 ));
// synopsys translate_off
defparam \UART_timer[2]~30 .lut_mask = 16'hA50A;
defparam \UART_timer[2]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneii_lcell_comb \UART_timer[3]~32 (
// Equation(s):
// \UART_timer[3]~32_combout  = (UART_timer[3] & (!\UART_timer[2]~31 )) # (!UART_timer[3] & ((\UART_timer[2]~31 ) # (GND)))
// \UART_timer[3]~33  = CARRY((!\UART_timer[2]~31 ) # (!UART_timer[3]))

	.dataa(UART_timer[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[2]~31 ),
	.combout(\UART_timer[3]~32_combout ),
	.cout(\UART_timer[3]~33 ));
// synopsys translate_off
defparam \UART_timer[3]~32 .lut_mask = 16'h5A5F;
defparam \UART_timer[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneii_lcell_comb \UART_timer[4]~34 (
// Equation(s):
// \UART_timer[4]~34_combout  = (UART_timer[4] & (\UART_timer[3]~33  $ (GND))) # (!UART_timer[4] & (!\UART_timer[3]~33  & VCC))
// \UART_timer[4]~35  = CARRY((UART_timer[4] & !\UART_timer[3]~33 ))

	.dataa(vcc),
	.datab(UART_timer[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[3]~33 ),
	.combout(\UART_timer[4]~34_combout ),
	.cout(\UART_timer[4]~35 ));
// synopsys translate_off
defparam \UART_timer[4]~34 .lut_mask = 16'hC30C;
defparam \UART_timer[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneii_lcell_comb \UART_timer[5]~36 (
// Equation(s):
// \UART_timer[5]~36_combout  = (UART_timer[5] & (!\UART_timer[4]~35 )) # (!UART_timer[5] & ((\UART_timer[4]~35 ) # (GND)))
// \UART_timer[5]~37  = CARRY((!\UART_timer[4]~35 ) # (!UART_timer[5]))

	.dataa(UART_timer[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[4]~35 ),
	.combout(\UART_timer[5]~36_combout ),
	.cout(\UART_timer[5]~37 ));
// synopsys translate_off
defparam \UART_timer[5]~36 .lut_mask = 16'h5A5F;
defparam \UART_timer[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneii_lcell_comb \UART_timer[6]~38 (
// Equation(s):
// \UART_timer[6]~38_combout  = (UART_timer[6] & (\UART_timer[5]~37  $ (GND))) # (!UART_timer[6] & (!\UART_timer[5]~37  & VCC))
// \UART_timer[6]~39  = CARRY((UART_timer[6] & !\UART_timer[5]~37 ))

	.dataa(vcc),
	.datab(UART_timer[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[5]~37 ),
	.combout(\UART_timer[6]~38_combout ),
	.cout(\UART_timer[6]~39 ));
// synopsys translate_off
defparam \UART_timer[6]~38 .lut_mask = 16'hC30C;
defparam \UART_timer[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneii_lcell_comb \UART_timer[7]~40 (
// Equation(s):
// \UART_timer[7]~40_combout  = (UART_timer[7] & (!\UART_timer[6]~39 )) # (!UART_timer[7] & ((\UART_timer[6]~39 ) # (GND)))
// \UART_timer[7]~41  = CARRY((!\UART_timer[6]~39 ) # (!UART_timer[7]))

	.dataa(UART_timer[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[6]~39 ),
	.combout(\UART_timer[7]~40_combout ),
	.cout(\UART_timer[7]~41 ));
// synopsys translate_off
defparam \UART_timer[7]~40 .lut_mask = 16'h5A5F;
defparam \UART_timer[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneii_lcell_comb \UART_timer[8]~42 (
// Equation(s):
// \UART_timer[8]~42_combout  = (UART_timer[8] & (\UART_timer[7]~41  $ (GND))) # (!UART_timer[8] & (!\UART_timer[7]~41  & VCC))
// \UART_timer[8]~43  = CARRY((UART_timer[8] & !\UART_timer[7]~41 ))

	.dataa(vcc),
	.datab(UART_timer[8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[7]~41 ),
	.combout(\UART_timer[8]~42_combout ),
	.cout(\UART_timer[8]~43 ));
// synopsys translate_off
defparam \UART_timer[8]~42 .lut_mask = 16'hC30C;
defparam \UART_timer[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneii_lcell_comb \UART_timer[9]~44 (
// Equation(s):
// \UART_timer[9]~44_combout  = (UART_timer[9] & (!\UART_timer[8]~43 )) # (!UART_timer[9] & ((\UART_timer[8]~43 ) # (GND)))
// \UART_timer[9]~45  = CARRY((!\UART_timer[8]~43 ) # (!UART_timer[9]))

	.dataa(UART_timer[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[8]~43 ),
	.combout(\UART_timer[9]~44_combout ),
	.cout(\UART_timer[9]~45 ));
// synopsys translate_off
defparam \UART_timer[9]~44 .lut_mask = 16'h5A5F;
defparam \UART_timer[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneii_lcell_comb \UART_timer[10]~46 (
// Equation(s):
// \UART_timer[10]~46_combout  = (UART_timer[10] & (\UART_timer[9]~45  $ (GND))) # (!UART_timer[10] & (!\UART_timer[9]~45  & VCC))
// \UART_timer[10]~47  = CARRY((UART_timer[10] & !\UART_timer[9]~45 ))

	.dataa(vcc),
	.datab(UART_timer[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[9]~45 ),
	.combout(\UART_timer[10]~46_combout ),
	.cout(\UART_timer[10]~47 ));
// synopsys translate_off
defparam \UART_timer[10]~46 .lut_mask = 16'hC30C;
defparam \UART_timer[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneii_lcell_comb \UART_timer[11]~48 (
// Equation(s):
// \UART_timer[11]~48_combout  = (UART_timer[11] & (!\UART_timer[10]~47 )) # (!UART_timer[11] & ((\UART_timer[10]~47 ) # (GND)))
// \UART_timer[11]~49  = CARRY((!\UART_timer[10]~47 ) # (!UART_timer[11]))

	.dataa(vcc),
	.datab(UART_timer[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[10]~47 ),
	.combout(\UART_timer[11]~48_combout ),
	.cout(\UART_timer[11]~49 ));
// synopsys translate_off
defparam \UART_timer[11]~48 .lut_mask = 16'h3C3F;
defparam \UART_timer[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneii_lcell_comb \UART_timer[12]~50 (
// Equation(s):
// \UART_timer[12]~50_combout  = (UART_timer[12] & (\UART_timer[11]~49  $ (GND))) # (!UART_timer[12] & (!\UART_timer[11]~49  & VCC))
// \UART_timer[12]~51  = CARRY((UART_timer[12] & !\UART_timer[11]~49 ))

	.dataa(vcc),
	.datab(UART_timer[12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[11]~49 ),
	.combout(\UART_timer[12]~50_combout ),
	.cout(\UART_timer[12]~51 ));
// synopsys translate_off
defparam \UART_timer[12]~50 .lut_mask = 16'hC30C;
defparam \UART_timer[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneii_lcell_comb \UART_timer[13]~52 (
// Equation(s):
// \UART_timer[13]~52_combout  = (UART_timer[13] & (!\UART_timer[12]~51 )) # (!UART_timer[13] & ((\UART_timer[12]~51 ) # (GND)))
// \UART_timer[13]~53  = CARRY((!\UART_timer[12]~51 ) # (!UART_timer[13]))

	.dataa(vcc),
	.datab(UART_timer[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[12]~51 ),
	.combout(\UART_timer[13]~52_combout ),
	.cout(\UART_timer[13]~53 ));
// synopsys translate_off
defparam \UART_timer[13]~52 .lut_mask = 16'h3C3F;
defparam \UART_timer[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneii_lcell_comb \UART_timer[14]~54 (
// Equation(s):
// \UART_timer[14]~54_combout  = (UART_timer[14] & (\UART_timer[13]~53  $ (GND))) # (!UART_timer[14] & (!\UART_timer[13]~53  & VCC))
// \UART_timer[14]~55  = CARRY((UART_timer[14] & !\UART_timer[13]~53 ))

	.dataa(vcc),
	.datab(UART_timer[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[13]~53 ),
	.combout(\UART_timer[14]~54_combout ),
	.cout(\UART_timer[14]~55 ));
// synopsys translate_off
defparam \UART_timer[14]~54 .lut_mask = 16'hC30C;
defparam \UART_timer[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneii_lcell_comb \UART_timer[15]~56 (
// Equation(s):
// \UART_timer[15]~56_combout  = (UART_timer[15] & (!\UART_timer[14]~55 )) # (!UART_timer[15] & ((\UART_timer[14]~55 ) # (GND)))
// \UART_timer[15]~57  = CARRY((!\UART_timer[14]~55 ) # (!UART_timer[15]))

	.dataa(vcc),
	.datab(UART_timer[15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[14]~55 ),
	.combout(\UART_timer[15]~56_combout ),
	.cout(\UART_timer[15]~57 ));
// synopsys translate_off
defparam \UART_timer[15]~56 .lut_mask = 16'h3C3F;
defparam \UART_timer[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneii_lcell_comb \UART_timer[16]~58 (
// Equation(s):
// \UART_timer[16]~58_combout  = (UART_timer[16] & (\UART_timer[15]~57  $ (GND))) # (!UART_timer[16] & (!\UART_timer[15]~57  & VCC))
// \UART_timer[16]~59  = CARRY((UART_timer[16] & !\UART_timer[15]~57 ))

	.dataa(UART_timer[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[15]~57 ),
	.combout(\UART_timer[16]~58_combout ),
	.cout(\UART_timer[16]~59 ));
// synopsys translate_off
defparam \UART_timer[16]~58 .lut_mask = 16'hA50A;
defparam \UART_timer[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneii_lcell_comb \UART_timer[17]~60 (
// Equation(s):
// \UART_timer[17]~60_combout  = (UART_timer[17] & (!\UART_timer[16]~59 )) # (!UART_timer[17] & ((\UART_timer[16]~59 ) # (GND)))
// \UART_timer[17]~61  = CARRY((!\UART_timer[16]~59 ) # (!UART_timer[17]))

	.dataa(vcc),
	.datab(UART_timer[17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[16]~59 ),
	.combout(\UART_timer[17]~60_combout ),
	.cout(\UART_timer[17]~61 ));
// synopsys translate_off
defparam \UART_timer[17]~60 .lut_mask = 16'h3C3F;
defparam \UART_timer[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneii_lcell_comb \UART_timer[18]~62 (
// Equation(s):
// \UART_timer[18]~62_combout  = (UART_timer[18] & (\UART_timer[17]~61  $ (GND))) # (!UART_timer[18] & (!\UART_timer[17]~61  & VCC))
// \UART_timer[18]~63  = CARRY((UART_timer[18] & !\UART_timer[17]~61 ))

	.dataa(UART_timer[18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[17]~61 ),
	.combout(\UART_timer[18]~62_combout ),
	.cout(\UART_timer[18]~63 ));
// synopsys translate_off
defparam \UART_timer[18]~62 .lut_mask = 16'hA50A;
defparam \UART_timer[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneii_lcell_comb \UART_timer[19]~64 (
// Equation(s):
// \UART_timer[19]~64_combout  = (UART_timer[19] & (!\UART_timer[18]~63 )) # (!UART_timer[19] & ((\UART_timer[18]~63 ) # (GND)))
// \UART_timer[19]~65  = CARRY((!\UART_timer[18]~63 ) # (!UART_timer[19]))

	.dataa(UART_timer[19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[18]~63 ),
	.combout(\UART_timer[19]~64_combout ),
	.cout(\UART_timer[19]~65 ));
// synopsys translate_off
defparam \UART_timer[19]~64 .lut_mask = 16'h5A5F;
defparam \UART_timer[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneii_lcell_comb \UART_timer[20]~66 (
// Equation(s):
// \UART_timer[20]~66_combout  = (UART_timer[20] & (\UART_timer[19]~65  $ (GND))) # (!UART_timer[20] & (!\UART_timer[19]~65  & VCC))
// \UART_timer[20]~67  = CARRY((UART_timer[20] & !\UART_timer[19]~65 ))

	.dataa(vcc),
	.datab(UART_timer[20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[19]~65 ),
	.combout(\UART_timer[20]~66_combout ),
	.cout(\UART_timer[20]~67 ));
// synopsys translate_off
defparam \UART_timer[20]~66 .lut_mask = 16'hC30C;
defparam \UART_timer[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneii_lcell_comb \UART_timer[21]~68 (
// Equation(s):
// \UART_timer[21]~68_combout  = (UART_timer[21] & (!\UART_timer[20]~67 )) # (!UART_timer[21] & ((\UART_timer[20]~67 ) # (GND)))
// \UART_timer[21]~69  = CARRY((!\UART_timer[20]~67 ) # (!UART_timer[21]))

	.dataa(UART_timer[21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[20]~67 ),
	.combout(\UART_timer[21]~68_combout ),
	.cout(\UART_timer[21]~69 ));
// synopsys translate_off
defparam \UART_timer[21]~68 .lut_mask = 16'h5A5F;
defparam \UART_timer[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneii_lcell_comb \UART_timer[22]~70 (
// Equation(s):
// \UART_timer[22]~70_combout  = (UART_timer[22] & (\UART_timer[21]~69  $ (GND))) # (!UART_timer[22] & (!\UART_timer[21]~69  & VCC))
// \UART_timer[22]~71  = CARRY((UART_timer[22] & !\UART_timer[21]~69 ))

	.dataa(vcc),
	.datab(UART_timer[22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[21]~69 ),
	.combout(\UART_timer[22]~70_combout ),
	.cout(\UART_timer[22]~71 ));
// synopsys translate_off
defparam \UART_timer[22]~70 .lut_mask = 16'hC30C;
defparam \UART_timer[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneii_lcell_comb \UART_timer[23]~72 (
// Equation(s):
// \UART_timer[23]~72_combout  = (UART_timer[23] & (!\UART_timer[22]~71 )) # (!UART_timer[23] & ((\UART_timer[22]~71 ) # (GND)))
// \UART_timer[23]~73  = CARRY((!\UART_timer[22]~71 ) # (!UART_timer[23]))

	.dataa(UART_timer[23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[22]~71 ),
	.combout(\UART_timer[23]~72_combout ),
	.cout(\UART_timer[23]~73 ));
// synopsys translate_off
defparam \UART_timer[23]~72 .lut_mask = 16'h5A5F;
defparam \UART_timer[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneii_lcell_comb \UART_timer[24]~74 (
// Equation(s):
// \UART_timer[24]~74_combout  = (UART_timer[24] & (\UART_timer[23]~73  $ (GND))) # (!UART_timer[24] & (!\UART_timer[23]~73  & VCC))
// \UART_timer[24]~75  = CARRY((UART_timer[24] & !\UART_timer[23]~73 ))

	.dataa(vcc),
	.datab(UART_timer[24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[23]~73 ),
	.combout(\UART_timer[24]~74_combout ),
	.cout(\UART_timer[24]~75 ));
// synopsys translate_off
defparam \UART_timer[24]~74 .lut_mask = 16'hC30C;
defparam \UART_timer[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneii_lcell_comb \UART_timer[25]~76 (
// Equation(s):
// \UART_timer[25]~76_combout  = UART_timer[25] $ (\UART_timer[24]~75 )

	.dataa(UART_timer[25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[24]~75 ),
	.combout(\UART_timer[25]~76_combout ),
	.cout());
// synopsys translate_off
defparam \UART_timer[25]~76 .lut_mask = 16'h5A5A;
defparam \UART_timer[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y24_N21
cycloneii_lcell_ff \M1_unit|V_sram_address[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_sram_address[3]~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_sram_address [3]));

// Location: LCFF_X34_Y24_N17
cycloneii_lcell_ff \M1_unit|V_sram_address[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_sram_address[1]~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_sram_address [1]));

// Location: LCCOMB_X34_Y24_N16
cycloneii_lcell_comb \M1_unit|V_sram_address[1]~20 (
// Equation(s):
// \M1_unit|V_sram_address[1]~20_combout  = (\M1_unit|V_sram_address [1] & (!\M1_unit|V_sram_address[0]~19 )) # (!\M1_unit|V_sram_address [1] & ((\M1_unit|V_sram_address[0]~19 ) # (GND)))
// \M1_unit|V_sram_address[1]~21  = CARRY((!\M1_unit|V_sram_address[0]~19 ) # (!\M1_unit|V_sram_address [1]))

	.dataa(\M1_unit|V_sram_address [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_sram_address[0]~19 ),
	.combout(\M1_unit|V_sram_address[1]~20_combout ),
	.cout(\M1_unit|V_sram_address[1]~21 ));
// synopsys translate_off
defparam \M1_unit|V_sram_address[1]~20 .lut_mask = 16'h5A5F;
defparam \M1_unit|V_sram_address[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cycloneii_lcell_comb \M1_unit|V_sram_address[3]~24 (
// Equation(s):
// \M1_unit|V_sram_address[3]~24_combout  = (\M1_unit|V_sram_address [3] & (!\M1_unit|V_sram_address[2]~23 )) # (!\M1_unit|V_sram_address [3] & ((\M1_unit|V_sram_address[2]~23 ) # (GND)))
// \M1_unit|V_sram_address[3]~25  = CARRY((!\M1_unit|V_sram_address[2]~23 ) # (!\M1_unit|V_sram_address [3]))

	.dataa(\M1_unit|V_sram_address [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_sram_address[2]~23 ),
	.combout(\M1_unit|V_sram_address[3]~24_combout ),
	.cout(\M1_unit|V_sram_address[3]~25 ));
// synopsys translate_off
defparam \M1_unit|V_sram_address[3]~24 .lut_mask = 16'h5A5F;
defparam \M1_unit|V_sram_address[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y24_N17
cycloneii_lcell_ff \M1_unit|Y_sram_address[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_sram_address[1]~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_sram_address [1]));

// Location: LCCOMB_X33_Y24_N16
cycloneii_lcell_comb \M1_unit|Y_sram_address[1]~20 (
// Equation(s):
// \M1_unit|Y_sram_address[1]~20_combout  = (\M1_unit|Y_sram_address [1] & (!\M1_unit|Y_sram_address[0]~19 )) # (!\M1_unit|Y_sram_address [1] & ((\M1_unit|Y_sram_address[0]~19 ) # (GND)))
// \M1_unit|Y_sram_address[1]~21  = CARRY((!\M1_unit|Y_sram_address[0]~19 ) # (!\M1_unit|Y_sram_address [1]))

	.dataa(\M1_unit|Y_sram_address [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Y_sram_address[0]~19 ),
	.combout(\M1_unit|Y_sram_address[1]~20_combout ),
	.cout(\M1_unit|Y_sram_address[1]~21 ));
// synopsys translate_off
defparam \M1_unit|Y_sram_address[1]~20 .lut_mask = 16'h5A5F;
defparam \M1_unit|Y_sram_address[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneii_lcell_comb \M1_unit|V_sram_address[5]~28 (
// Equation(s):
// \M1_unit|V_sram_address[5]~28_combout  = (\M1_unit|V_sram_address [5] & (!\M1_unit|V_sram_address[4]~27 )) # (!\M1_unit|V_sram_address [5] & ((\M1_unit|V_sram_address[4]~27 ) # (GND)))
// \M1_unit|V_sram_address[5]~29  = CARRY((!\M1_unit|V_sram_address[4]~27 ) # (!\M1_unit|V_sram_address [5]))

	.dataa(\M1_unit|V_sram_address [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_sram_address[4]~27 ),
	.combout(\M1_unit|V_sram_address[5]~28_combout ),
	.cout(\M1_unit|V_sram_address[5]~29 ));
// synopsys translate_off
defparam \M1_unit|V_sram_address[5]~28 .lut_mask = 16'h5A5F;
defparam \M1_unit|V_sram_address[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N24
cycloneii_lcell_comb \M1_unit|U_sram_address[5]~28 (
// Equation(s):
// \M1_unit|U_sram_address[5]~28_combout  = (\M1_unit|U_sram_address [5] & (!\M1_unit|U_sram_address[4]~27 )) # (!\M1_unit|U_sram_address [5] & ((\M1_unit|U_sram_address[4]~27 ) # (GND)))
// \M1_unit|U_sram_address[5]~29  = CARRY((!\M1_unit|U_sram_address[4]~27 ) # (!\M1_unit|U_sram_address [5]))

	.dataa(\M1_unit|U_sram_address [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|U_sram_address[4]~27 ),
	.combout(\M1_unit|U_sram_address[5]~28_combout ),
	.cout(\M1_unit|U_sram_address[5]~29 ));
// synopsys translate_off
defparam \M1_unit|U_sram_address[5]~28 .lut_mask = 16'h5A5F;
defparam \M1_unit|U_sram_address[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N24
cycloneii_lcell_comb \M1_unit|Y_sram_address[5]~28 (
// Equation(s):
// \M1_unit|Y_sram_address[5]~28_combout  = (\M1_unit|Y_sram_address [5] & (!\M1_unit|Y_sram_address[4]~27 )) # (!\M1_unit|Y_sram_address [5] & ((\M1_unit|Y_sram_address[4]~27 ) # (GND)))
// \M1_unit|Y_sram_address[5]~29  = CARRY((!\M1_unit|Y_sram_address[4]~27 ) # (!\M1_unit|Y_sram_address [5]))

	.dataa(\M1_unit|Y_sram_address [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Y_sram_address[4]~27 ),
	.combout(\M1_unit|Y_sram_address[5]~28_combout ),
	.cout(\M1_unit|Y_sram_address[5]~29 ));
// synopsys translate_off
defparam \M1_unit|Y_sram_address[5]~28 .lut_mask = 16'h5A5F;
defparam \M1_unit|Y_sram_address[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneii_lcell_comb \M1_unit|write_address[5]~27 (
// Equation(s):
// \M1_unit|write_address[5]~27_combout  = (\M1_unit|write_address [5] & (\M1_unit|write_address[4]~26  $ (GND))) # (!\M1_unit|write_address [5] & (!\M1_unit|write_address[4]~26  & VCC))
// \M1_unit|write_address[5]~28  = CARRY((\M1_unit|write_address [5] & !\M1_unit|write_address[4]~26 ))

	.dataa(\M1_unit|write_address [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|write_address[4]~26 ),
	.combout(\M1_unit|write_address[5]~27_combout ),
	.cout(\M1_unit|write_address[5]~28 ));
// synopsys translate_off
defparam \M1_unit|write_address[5]~27 .lut_mask = 16'hA50A;
defparam \M1_unit|write_address[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N6
cycloneii_lcell_comb \M1_unit|U_sram_address[12]~42 (
// Equation(s):
// \M1_unit|U_sram_address[12]~42_combout  = (\M1_unit|U_sram_address [12] & (\M1_unit|U_sram_address[11]~41  & VCC)) # (!\M1_unit|U_sram_address [12] & (!\M1_unit|U_sram_address[11]~41 ))
// \M1_unit|U_sram_address[12]~43  = CARRY((!\M1_unit|U_sram_address [12] & !\M1_unit|U_sram_address[11]~41 ))

	.dataa(\M1_unit|U_sram_address [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|U_sram_address[11]~41 ),
	.combout(\M1_unit|U_sram_address[12]~42_combout ),
	.cout(\M1_unit|U_sram_address[12]~43 ));
// synopsys translate_off
defparam \M1_unit|U_sram_address[12]~42 .lut_mask = 16'hA505;
defparam \M1_unit|U_sram_address[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cycloneii_lcell_comb \M1_unit|V_sram_address[12]~42 (
// Equation(s):
// \M1_unit|V_sram_address[12]~42_combout  = (\M1_unit|V_sram_address [12] & (\M1_unit|V_sram_address[11]~41  $ (GND))) # (!\M1_unit|V_sram_address [12] & (!\M1_unit|V_sram_address[11]~41  & VCC))
// \M1_unit|V_sram_address[12]~43  = CARRY((\M1_unit|V_sram_address [12] & !\M1_unit|V_sram_address[11]~41 ))

	.dataa(\M1_unit|V_sram_address [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_sram_address[11]~41 ),
	.combout(\M1_unit|V_sram_address[12]~42_combout ),
	.cout(\M1_unit|V_sram_address[12]~43 ));
// synopsys translate_off
defparam \M1_unit|V_sram_address[12]~42 .lut_mask = 16'hA50A;
defparam \M1_unit|V_sram_address[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N10
cycloneii_lcell_comb \M1_unit|U_sram_address[14]~46 (
// Equation(s):
// \M1_unit|U_sram_address[14]~46_combout  = (\M1_unit|U_sram_address [14] & (\M1_unit|U_sram_address[13]~45  $ (GND))) # (!\M1_unit|U_sram_address [14] & (!\M1_unit|U_sram_address[13]~45  & VCC))
// \M1_unit|U_sram_address[14]~47  = CARRY((\M1_unit|U_sram_address [14] & !\M1_unit|U_sram_address[13]~45 ))

	.dataa(\M1_unit|U_sram_address [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|U_sram_address[13]~45 ),
	.combout(\M1_unit|U_sram_address[14]~46_combout ),
	.cout(\M1_unit|U_sram_address[14]~47 ));
// synopsys translate_off
defparam \M1_unit|U_sram_address[14]~46 .lut_mask = 16'hA50A;
defparam \M1_unit|U_sram_address[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneii_lcell_comb \M1_unit|V_sram_address[14]~46 (
// Equation(s):
// \M1_unit|V_sram_address[14]~46_combout  = (\M1_unit|V_sram_address [14] & (\M1_unit|V_sram_address[13]~45  & VCC)) # (!\M1_unit|V_sram_address [14] & (!\M1_unit|V_sram_address[13]~45 ))
// \M1_unit|V_sram_address[14]~47  = CARRY((!\M1_unit|V_sram_address [14] & !\M1_unit|V_sram_address[13]~45 ))

	.dataa(\M1_unit|V_sram_address [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_sram_address[13]~45 ),
	.combout(\M1_unit|V_sram_address[14]~46_combout ),
	.cout(\M1_unit|V_sram_address[14]~47 ));
// synopsys translate_off
defparam \M1_unit|V_sram_address[14]~46 .lut_mask = 16'hA505;
defparam \M1_unit|V_sram_address[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneii_lcell_comb \M1_unit|V_sram_address[15]~48 (
// Equation(s):
// \M1_unit|V_sram_address[15]~48_combout  = (\M1_unit|V_sram_address [15] & ((GND) # (!\M1_unit|V_sram_address[14]~47 ))) # (!\M1_unit|V_sram_address [15] & (\M1_unit|V_sram_address[14]~47  $ (GND)))
// \M1_unit|V_sram_address[15]~49  = CARRY((\M1_unit|V_sram_address [15]) # (!\M1_unit|V_sram_address[14]~47 ))

	.dataa(\M1_unit|V_sram_address [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_sram_address[14]~47 ),
	.combout(\M1_unit|V_sram_address[15]~48_combout ),
	.cout(\M1_unit|V_sram_address[15]~49 ));
// synopsys translate_off
defparam \M1_unit|V_sram_address[15]~48 .lut_mask = 16'h5AAF;
defparam \M1_unit|V_sram_address[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N12
cycloneii_lcell_comb \M1_unit|U_sram_address[15]~48 (
// Equation(s):
// \M1_unit|U_sram_address[15]~48_combout  = (\M1_unit|U_sram_address [15] & ((GND) # (!\M1_unit|U_sram_address[14]~47 ))) # (!\M1_unit|U_sram_address [15] & (\M1_unit|U_sram_address[14]~47  $ (GND)))
// \M1_unit|U_sram_address[15]~49  = CARRY((\M1_unit|U_sram_address [15]) # (!\M1_unit|U_sram_address[14]~47 ))

	.dataa(\M1_unit|U_sram_address [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|U_sram_address[14]~47 ),
	.combout(\M1_unit|U_sram_address[15]~48_combout ),
	.cout(\M1_unit|U_sram_address[15]~49 ));
// synopsys translate_off
defparam \M1_unit|U_sram_address[15]~48 .lut_mask = 16'h5AAF;
defparam \M1_unit|U_sram_address[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N12
cycloneii_lcell_comb \M1_unit|Y_sram_address[15]~48 (
// Equation(s):
// \M1_unit|Y_sram_address[15]~48_combout  = (\M1_unit|Y_sram_address [15] & (!\M1_unit|Y_sram_address[14]~47 )) # (!\M1_unit|Y_sram_address [15] & ((\M1_unit|Y_sram_address[14]~47 ) # (GND)))
// \M1_unit|Y_sram_address[15]~49  = CARRY((!\M1_unit|Y_sram_address[14]~47 ) # (!\M1_unit|Y_sram_address [15]))

	.dataa(\M1_unit|Y_sram_address [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Y_sram_address[14]~47 ),
	.combout(\M1_unit|Y_sram_address[15]~48_combout ),
	.cout(\M1_unit|Y_sram_address[15]~49 ));
// synopsys translate_off
defparam \M1_unit|Y_sram_address[15]~48 .lut_mask = 16'h5A5F;
defparam \M1_unit|Y_sram_address[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cycloneii_lcell_comb \M1_unit|V_sram_address[16]~50 (
// Equation(s):
// \M1_unit|V_sram_address[16]~50_combout  = (\M1_unit|V_sram_address [16] & (\M1_unit|V_sram_address[15]~49  $ (GND))) # (!\M1_unit|V_sram_address [16] & (!\M1_unit|V_sram_address[15]~49  & VCC))
// \M1_unit|V_sram_address[16]~51  = CARRY((\M1_unit|V_sram_address [16] & !\M1_unit|V_sram_address[15]~49 ))

	.dataa(vcc),
	.datab(\M1_unit|V_sram_address [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_sram_address[15]~49 ),
	.combout(\M1_unit|V_sram_address[16]~50_combout ),
	.cout(\M1_unit|V_sram_address[16]~51 ));
// synopsys translate_off
defparam \M1_unit|V_sram_address[16]~50 .lut_mask = 16'hC30C;
defparam \M1_unit|V_sram_address[16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cycloneii_lcell_comb \M1_unit|V_sram_address[17]~52 (
// Equation(s):
// \M1_unit|V_sram_address[17]~52_combout  = \M1_unit|V_sram_address [17] $ (\M1_unit|V_sram_address[16]~51 )

	.dataa(\M1_unit|V_sram_address [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_sram_address[16]~51 ),
	.combout(\M1_unit|V_sram_address[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|V_sram_address[17]~52 .lut_mask = 16'h5A5A;
defparam \M1_unit|V_sram_address[17]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N12
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[1]~15 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[1]~15_combout  = (\UART_unit|UART_RX|clock_count [1] & (!\UART_unit|UART_RX|clock_count[0]~11 )) # (!\UART_unit|UART_RX|clock_count [1] & ((\UART_unit|UART_RX|clock_count[0]~11 ) # (GND)))
// \UART_unit|UART_RX|clock_count[1]~16  = CARRY((!\UART_unit|UART_RX|clock_count[0]~11 ) # (!\UART_unit|UART_RX|clock_count [1]))

	.dataa(\UART_unit|UART_RX|clock_count [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[0]~11 ),
	.combout(\UART_unit|UART_RX|clock_count[1]~15_combout ),
	.cout(\UART_unit|UART_RX|clock_count[1]~16 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[1]~15 .lut_mask = 16'h5A5F;
defparam \UART_unit|UART_RX|clock_count[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N16
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[3]~19 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[3]~19_combout  = (\UART_unit|UART_RX|clock_count [3] & (!\UART_unit|UART_RX|clock_count[2]~18 )) # (!\UART_unit|UART_RX|clock_count [3] & ((\UART_unit|UART_RX|clock_count[2]~18 ) # (GND)))
// \UART_unit|UART_RX|clock_count[3]~20  = CARRY((!\UART_unit|UART_RX|clock_count[2]~18 ) # (!\UART_unit|UART_RX|clock_count [3]))

	.dataa(\UART_unit|UART_RX|clock_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[2]~18 ),
	.combout(\UART_unit|UART_RX|clock_count[3]~19_combout ),
	.cout(\UART_unit|UART_RX|clock_count[3]~20 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[3]~19 .lut_mask = 16'h5A5F;
defparam \UART_unit|UART_RX|clock_count[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N20
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[5]~23 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[5]~23_combout  = (\UART_unit|UART_RX|clock_count [5] & (!\UART_unit|UART_RX|clock_count[4]~22 )) # (!\UART_unit|UART_RX|clock_count [5] & ((\UART_unit|UART_RX|clock_count[4]~22 ) # (GND)))
// \UART_unit|UART_RX|clock_count[5]~24  = CARRY((!\UART_unit|UART_RX|clock_count[4]~22 ) # (!\UART_unit|UART_RX|clock_count [5]))

	.dataa(\UART_unit|UART_RX|clock_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[4]~22 ),
	.combout(\UART_unit|UART_RX|clock_count[5]~23_combout ),
	.cout(\UART_unit|UART_RX|clock_count[5]~24 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[5]~23 .lut_mask = 16'h5A5F;
defparam \UART_unit|UART_RX|clock_count[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y17_N21
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[10]~36_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [10]));

// Location: LCFF_X45_Y17_N17
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[8]~32_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [8]));

// Location: LCFF_X45_Y18_N13
cycloneii_lcell_ff \M1_unit|ee_low[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|ee_low[2]~44_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal8~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|ee_low [2]));

// Location: LCFF_X45_Y18_N17
cycloneii_lcell_ff \M1_unit|ee_low[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|ee_low[4]~48_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal8~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|ee_low [4]));

// Location: LCFF_X45_Y18_N23
cycloneii_lcell_ff \M1_unit|ee_low[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|ee_low[7]~54_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal8~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|ee_low [7]));

// Location: LCCOMB_X45_Y17_N16
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[8]~32 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[8]~32_combout  = (\PB_unit|clock_1kHz_div_count [8] & (\PB_unit|clock_1kHz_div_count[7]~31  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [8] & (!\PB_unit|clock_1kHz_div_count[7]~31  & VCC))
// \PB_unit|clock_1kHz_div_count[8]~33  = CARRY((\PB_unit|clock_1kHz_div_count [8] & !\PB_unit|clock_1kHz_div_count[7]~31 ))

	.dataa(\PB_unit|clock_1kHz_div_count [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[7]~31 ),
	.combout(\PB_unit|clock_1kHz_div_count[8]~32_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[8]~33 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[8]~32 .lut_mask = 16'hA50A;
defparam \PB_unit|clock_1kHz_div_count[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N20
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[10]~36 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[10]~36_combout  = (\PB_unit|clock_1kHz_div_count [10] & (\PB_unit|clock_1kHz_div_count[9]~35  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [10] & (!\PB_unit|clock_1kHz_div_count[9]~35  & VCC))
// \PB_unit|clock_1kHz_div_count[10]~37  = CARRY((\PB_unit|clock_1kHz_div_count [10] & !\PB_unit|clock_1kHz_div_count[9]~35 ))

	.dataa(\PB_unit|clock_1kHz_div_count [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[9]~35 ),
	.combout(\PB_unit|clock_1kHz_div_count[10]~36_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[10]~37 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[10]~36 .lut_mask = 16'hA50A;
defparam \PB_unit|clock_1kHz_div_count[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X39_Y21_N2
cycloneii_mac_out \M1_unit|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT32 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT30 ,
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT25 ,
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT15 ,
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT5 ,
\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\M1_unit|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\M1_unit|Mult0|auto_generated|mac_mult1~dataout ,
\M1_unit|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\M1_unit|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \M1_unit|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N8
cycloneii_lcell_comb \M1_unit|Add8~0 (
// Equation(s):
// \M1_unit|Add8~0_combout  = (\M1_unit|Mult0|auto_generated|w247w [0] & (\M1_unit|a_result_buff [0] $ (VCC))) # (!\M1_unit|Mult0|auto_generated|w247w [0] & ((\M1_unit|a_result_buff [0]) # (GND)))
// \M1_unit|Add8~1  = CARRY((\M1_unit|a_result_buff [0]) # (!\M1_unit|Mult0|auto_generated|w247w [0]))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [0]),
	.datab(\M1_unit|a_result_buff [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Add8~0_combout ),
	.cout(\M1_unit|Add8~1 ));
// synopsys translate_off
defparam \M1_unit|Add8~0 .lut_mask = 16'h66DD;
defparam \M1_unit|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N14
cycloneii_lcell_comb \M1_unit|Add8~6 (
// Equation(s):
// \M1_unit|Add8~6_combout  = (\M1_unit|Mult0|auto_generated|w247w [3] & ((\M1_unit|a_result_buff [3] & (!\M1_unit|Add8~5 )) # (!\M1_unit|a_result_buff [3] & ((\M1_unit|Add8~5 ) # (GND))))) # (!\M1_unit|Mult0|auto_generated|w247w [3] & 
// ((\M1_unit|a_result_buff [3] & (\M1_unit|Add8~5  & VCC)) # (!\M1_unit|a_result_buff [3] & (!\M1_unit|Add8~5 ))))
// \M1_unit|Add8~7  = CARRY((\M1_unit|Mult0|auto_generated|w247w [3] & ((!\M1_unit|Add8~5 ) # (!\M1_unit|a_result_buff [3]))) # (!\M1_unit|Mult0|auto_generated|w247w [3] & (!\M1_unit|a_result_buff [3] & !\M1_unit|Add8~5 )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [3]),
	.datab(\M1_unit|a_result_buff [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~5 ),
	.combout(\M1_unit|Add8~6_combout ),
	.cout(\M1_unit|Add8~7 ));
// synopsys translate_off
defparam \M1_unit|Add8~6 .lut_mask = 16'h692B;
defparam \M1_unit|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N18
cycloneii_lcell_comb \M1_unit|Add8~10 (
// Equation(s):
// \M1_unit|Add8~10_combout  = (\M1_unit|Mult0|auto_generated|w247w [5] & ((\M1_unit|a_result_buff [5] & (!\M1_unit|Add8~9 )) # (!\M1_unit|a_result_buff [5] & ((\M1_unit|Add8~9 ) # (GND))))) # (!\M1_unit|Mult0|auto_generated|w247w [5] & 
// ((\M1_unit|a_result_buff [5] & (\M1_unit|Add8~9  & VCC)) # (!\M1_unit|a_result_buff [5] & (!\M1_unit|Add8~9 ))))
// \M1_unit|Add8~11  = CARRY((\M1_unit|Mult0|auto_generated|w247w [5] & ((!\M1_unit|Add8~9 ) # (!\M1_unit|a_result_buff [5]))) # (!\M1_unit|Mult0|auto_generated|w247w [5] & (!\M1_unit|a_result_buff [5] & !\M1_unit|Add8~9 )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [5]),
	.datab(\M1_unit|a_result_buff [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~9 ),
	.combout(\M1_unit|Add8~10_combout ),
	.cout(\M1_unit|Add8~11 ));
// synopsys translate_off
defparam \M1_unit|Add8~10 .lut_mask = 16'h692B;
defparam \M1_unit|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N22
cycloneii_lcell_comb \M1_unit|Add8~14 (
// Equation(s):
// \M1_unit|Add8~14_combout  = (\M1_unit|a_result_buff [7] & ((\M1_unit|Mult0|auto_generated|w247w [7] & (!\M1_unit|Add8~13 )) # (!\M1_unit|Mult0|auto_generated|w247w [7] & (\M1_unit|Add8~13  & VCC)))) # (!\M1_unit|a_result_buff [7] & 
// ((\M1_unit|Mult0|auto_generated|w247w [7] & ((\M1_unit|Add8~13 ) # (GND))) # (!\M1_unit|Mult0|auto_generated|w247w [7] & (!\M1_unit|Add8~13 ))))
// \M1_unit|Add8~15  = CARRY((\M1_unit|a_result_buff [7] & (\M1_unit|Mult0|auto_generated|w247w [7] & !\M1_unit|Add8~13 )) # (!\M1_unit|a_result_buff [7] & ((\M1_unit|Mult0|auto_generated|w247w [7]) # (!\M1_unit|Add8~13 ))))

	.dataa(\M1_unit|a_result_buff [7]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~13 ),
	.combout(\M1_unit|Add8~14_combout ),
	.cout(\M1_unit|Add8~15 ));
// synopsys translate_off
defparam \M1_unit|Add8~14 .lut_mask = 16'h694D;
defparam \M1_unit|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N30
cycloneii_lcell_comb \M1_unit|Add8~22 (
// Equation(s):
// \M1_unit|Add8~22_combout  = (\M1_unit|Mult0|auto_generated|w247w [11] & ((\M1_unit|a_result_buff [11] & (!\M1_unit|Add8~21 )) # (!\M1_unit|a_result_buff [11] & ((\M1_unit|Add8~21 ) # (GND))))) # (!\M1_unit|Mult0|auto_generated|w247w [11] & 
// ((\M1_unit|a_result_buff [11] & (\M1_unit|Add8~21  & VCC)) # (!\M1_unit|a_result_buff [11] & (!\M1_unit|Add8~21 ))))
// \M1_unit|Add8~23  = CARRY((\M1_unit|Mult0|auto_generated|w247w [11] & ((!\M1_unit|Add8~21 ) # (!\M1_unit|a_result_buff [11]))) # (!\M1_unit|Mult0|auto_generated|w247w [11] & (!\M1_unit|a_result_buff [11] & !\M1_unit|Add8~21 )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [11]),
	.datab(\M1_unit|a_result_buff [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~21 ),
	.combout(\M1_unit|Add8~22_combout ),
	.cout(\M1_unit|Add8~23 ));
// synopsys translate_off
defparam \M1_unit|Add8~22 .lut_mask = 16'h692B;
defparam \M1_unit|Add8~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N0
cycloneii_lcell_comb \M1_unit|Add8~24 (
// Equation(s):
// \M1_unit|Add8~24_combout  = ((\M1_unit|Mult0|auto_generated|w247w [12] $ (\M1_unit|a_result_buff [12] $ (\M1_unit|Add8~23 )))) # (GND)
// \M1_unit|Add8~25  = CARRY((\M1_unit|Mult0|auto_generated|w247w [12] & (\M1_unit|a_result_buff [12] & !\M1_unit|Add8~23 )) # (!\M1_unit|Mult0|auto_generated|w247w [12] & ((\M1_unit|a_result_buff [12]) # (!\M1_unit|Add8~23 ))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [12]),
	.datab(\M1_unit|a_result_buff [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~23 ),
	.combout(\M1_unit|Add8~24_combout ),
	.cout(\M1_unit|Add8~25 ));
// synopsys translate_off
defparam \M1_unit|Add8~24 .lut_mask = 16'h964D;
defparam \M1_unit|Add8~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N2
cycloneii_lcell_comb \M1_unit|Add8~26 (
// Equation(s):
// \M1_unit|Add8~26_combout  = (\M1_unit|Mult0|auto_generated|w247w [13] & ((\M1_unit|a_result_buff [13] & (!\M1_unit|Add8~25 )) # (!\M1_unit|a_result_buff [13] & ((\M1_unit|Add8~25 ) # (GND))))) # (!\M1_unit|Mult0|auto_generated|w247w [13] & 
// ((\M1_unit|a_result_buff [13] & (\M1_unit|Add8~25  & VCC)) # (!\M1_unit|a_result_buff [13] & (!\M1_unit|Add8~25 ))))
// \M1_unit|Add8~27  = CARRY((\M1_unit|Mult0|auto_generated|w247w [13] & ((!\M1_unit|Add8~25 ) # (!\M1_unit|a_result_buff [13]))) # (!\M1_unit|Mult0|auto_generated|w247w [13] & (!\M1_unit|a_result_buff [13] & !\M1_unit|Add8~25 )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [13]),
	.datab(\M1_unit|a_result_buff [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~25 ),
	.combout(\M1_unit|Add8~26_combout ),
	.cout(\M1_unit|Add8~27 ));
// synopsys translate_off
defparam \M1_unit|Add8~26 .lut_mask = 16'h692B;
defparam \M1_unit|Add8~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N4
cycloneii_lcell_comb \M1_unit|Add8~28 (
// Equation(s):
// \M1_unit|Add8~28_combout  = ((\M1_unit|Mult0|auto_generated|w247w [14] $ (\M1_unit|a_result_buff [14] $ (\M1_unit|Add8~27 )))) # (GND)
// \M1_unit|Add8~29  = CARRY((\M1_unit|Mult0|auto_generated|w247w [14] & (\M1_unit|a_result_buff [14] & !\M1_unit|Add8~27 )) # (!\M1_unit|Mult0|auto_generated|w247w [14] & ((\M1_unit|a_result_buff [14]) # (!\M1_unit|Add8~27 ))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [14]),
	.datab(\M1_unit|a_result_buff [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~27 ),
	.combout(\M1_unit|Add8~28_combout ),
	.cout(\M1_unit|Add8~29 ));
// synopsys translate_off
defparam \M1_unit|Add8~28 .lut_mask = 16'h964D;
defparam \M1_unit|Add8~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N10
cycloneii_lcell_comb \M1_unit|Add8~34 (
// Equation(s):
// \M1_unit|Add8~34_combout  = (\M1_unit|Mult0|auto_generated|w247w [17] & ((\M1_unit|a_result_buff [17] & (!\M1_unit|Add8~33 )) # (!\M1_unit|a_result_buff [17] & ((\M1_unit|Add8~33 ) # (GND))))) # (!\M1_unit|Mult0|auto_generated|w247w [17] & 
// ((\M1_unit|a_result_buff [17] & (\M1_unit|Add8~33  & VCC)) # (!\M1_unit|a_result_buff [17] & (!\M1_unit|Add8~33 ))))
// \M1_unit|Add8~35  = CARRY((\M1_unit|Mult0|auto_generated|w247w [17] & ((!\M1_unit|Add8~33 ) # (!\M1_unit|a_result_buff [17]))) # (!\M1_unit|Mult0|auto_generated|w247w [17] & (!\M1_unit|a_result_buff [17] & !\M1_unit|Add8~33 )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [17]),
	.datab(\M1_unit|a_result_buff [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~33 ),
	.combout(\M1_unit|Add8~34_combout ),
	.cout(\M1_unit|Add8~35 ));
// synopsys translate_off
defparam \M1_unit|Add8~34 .lut_mask = 16'h692B;
defparam \M1_unit|Add8~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X39_Y20_N2
cycloneii_mac_out \M1_unit|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT30 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT29 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT28 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT27 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT26 ,
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT25 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT24 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT23 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT22 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT21 ,
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT20 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT16 ,
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT14 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT12 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT11 ,
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT6 ,
\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT4 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT2 ,\M1_unit|Mult0|auto_generated|mac_mult3~DATAOUT1 ,
\M1_unit|Mult0|auto_generated|mac_mult3~dataout ,\M1_unit|Mult0|auto_generated|mac_mult3~4 ,\M1_unit|Mult0|auto_generated|mac_mult3~3 ,\M1_unit|Mult0|auto_generated|mac_mult3~2 ,\M1_unit|Mult0|auto_generated|mac_mult3~1 ,
\M1_unit|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\M1_unit|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \M1_unit|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N12
cycloneii_lcell_comb \M1_unit|Add8~36 (
// Equation(s):
// \M1_unit|Add8~36_combout  = ((\M1_unit|a_result_buff [18] $ (\M1_unit|Mult0|auto_generated|op_1~0_combout  $ (\M1_unit|Add8~35 )))) # (GND)
// \M1_unit|Add8~37  = CARRY((\M1_unit|a_result_buff [18] & ((!\M1_unit|Add8~35 ) # (!\M1_unit|Mult0|auto_generated|op_1~0_combout ))) # (!\M1_unit|a_result_buff [18] & (!\M1_unit|Mult0|auto_generated|op_1~0_combout  & !\M1_unit|Add8~35 )))

	.dataa(\M1_unit|a_result_buff [18]),
	.datab(\M1_unit|Mult0|auto_generated|op_1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~35 ),
	.combout(\M1_unit|Add8~36_combout ),
	.cout(\M1_unit|Add8~37 ));
// synopsys translate_off
defparam \M1_unit|Add8~36 .lut_mask = 16'h962B;
defparam \M1_unit|Add8~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N12
cycloneii_lcell_comb \M1_unit|ee_low[2]~44 (
// Equation(s):
// \M1_unit|ee_low[2]~44_combout  = ((\M1_unit|Add8~36_combout  $ (\M1_unit|c_result_buff [18] $ (\M1_unit|ee_low[1]~43 )))) # (GND)
// \M1_unit|ee_low[2]~45  = CARRY((\M1_unit|Add8~36_combout  & ((!\M1_unit|ee_low[1]~43 ) # (!\M1_unit|c_result_buff [18]))) # (!\M1_unit|Add8~36_combout  & (!\M1_unit|c_result_buff [18] & !\M1_unit|ee_low[1]~43 )))

	.dataa(\M1_unit|Add8~36_combout ),
	.datab(\M1_unit|c_result_buff [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[1]~43 ),
	.combout(\M1_unit|ee_low[2]~44_combout ),
	.cout(\M1_unit|ee_low[2]~45 ));
// synopsys translate_off
defparam \M1_unit|ee_low[2]~44 .lut_mask = 16'h962B;
defparam \M1_unit|ee_low[2]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N14
cycloneii_lcell_comb \M1_unit|Add8~38 (
// Equation(s):
// \M1_unit|Add8~38_combout  = (\M1_unit|a_result_buff [19] & ((\M1_unit|Mult0|auto_generated|op_1~2_combout  & (!\M1_unit|Add8~37 )) # (!\M1_unit|Mult0|auto_generated|op_1~2_combout  & (\M1_unit|Add8~37  & VCC)))) # (!\M1_unit|a_result_buff [19] & 
// ((\M1_unit|Mult0|auto_generated|op_1~2_combout  & ((\M1_unit|Add8~37 ) # (GND))) # (!\M1_unit|Mult0|auto_generated|op_1~2_combout  & (!\M1_unit|Add8~37 ))))
// \M1_unit|Add8~39  = CARRY((\M1_unit|a_result_buff [19] & (\M1_unit|Mult0|auto_generated|op_1~2_combout  & !\M1_unit|Add8~37 )) # (!\M1_unit|a_result_buff [19] & ((\M1_unit|Mult0|auto_generated|op_1~2_combout ) # (!\M1_unit|Add8~37 ))))

	.dataa(\M1_unit|a_result_buff [19]),
	.datab(\M1_unit|Mult0|auto_generated|op_1~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~37 ),
	.combout(\M1_unit|Add8~38_combout ),
	.cout(\M1_unit|Add8~39 ));
// synopsys translate_off
defparam \M1_unit|Add8~38 .lut_mask = 16'h694D;
defparam \M1_unit|Add8~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N16
cycloneii_lcell_comb \M1_unit|ee_low[4]~48 (
// Equation(s):
// \M1_unit|ee_low[4]~48_combout  = ((\M1_unit|c_result_buff [20] $ (\M1_unit|Add8~40_combout  $ (\M1_unit|ee_low[3]~47 )))) # (GND)
// \M1_unit|ee_low[4]~49  = CARRY((\M1_unit|c_result_buff [20] & (\M1_unit|Add8~40_combout  & !\M1_unit|ee_low[3]~47 )) # (!\M1_unit|c_result_buff [20] & ((\M1_unit|Add8~40_combout ) # (!\M1_unit|ee_low[3]~47 ))))

	.dataa(\M1_unit|c_result_buff [20]),
	.datab(\M1_unit|Add8~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[3]~47 ),
	.combout(\M1_unit|ee_low[4]~48_combout ),
	.cout(\M1_unit|ee_low[4]~49 ));
// synopsys translate_off
defparam \M1_unit|ee_low[4]~48 .lut_mask = 16'h964D;
defparam \M1_unit|ee_low[4]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N18
cycloneii_lcell_comb \M1_unit|Add8~42 (
// Equation(s):
// \M1_unit|Add8~42_combout  = (\M1_unit|a_result_buff [21] & ((\M1_unit|Mult0|auto_generated|op_1~6_combout  & (!\M1_unit|Add8~41 )) # (!\M1_unit|Mult0|auto_generated|op_1~6_combout  & (\M1_unit|Add8~41  & VCC)))) # (!\M1_unit|a_result_buff [21] & 
// ((\M1_unit|Mult0|auto_generated|op_1~6_combout  & ((\M1_unit|Add8~41 ) # (GND))) # (!\M1_unit|Mult0|auto_generated|op_1~6_combout  & (!\M1_unit|Add8~41 ))))
// \M1_unit|Add8~43  = CARRY((\M1_unit|a_result_buff [21] & (\M1_unit|Mult0|auto_generated|op_1~6_combout  & !\M1_unit|Add8~41 )) # (!\M1_unit|a_result_buff [21] & ((\M1_unit|Mult0|auto_generated|op_1~6_combout ) # (!\M1_unit|Add8~41 ))))

	.dataa(\M1_unit|a_result_buff [21]),
	.datab(\M1_unit|Mult0|auto_generated|op_1~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~41 ),
	.combout(\M1_unit|Add8~42_combout ),
	.cout(\M1_unit|Add8~43 ));
// synopsys translate_off
defparam \M1_unit|Add8~42 .lut_mask = 16'h694D;
defparam \M1_unit|Add8~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N20
cycloneii_lcell_comb \M1_unit|Add8~44 (
// Equation(s):
// \M1_unit|Add8~44_combout  = ((\M1_unit|a_result_buff [22] $ (\M1_unit|Mult0|auto_generated|op_1~8_combout  $ (\M1_unit|Add8~43 )))) # (GND)
// \M1_unit|Add8~45  = CARRY((\M1_unit|a_result_buff [22] & ((!\M1_unit|Add8~43 ) # (!\M1_unit|Mult0|auto_generated|op_1~8_combout ))) # (!\M1_unit|a_result_buff [22] & (!\M1_unit|Mult0|auto_generated|op_1~8_combout  & !\M1_unit|Add8~43 )))

	.dataa(\M1_unit|a_result_buff [22]),
	.datab(\M1_unit|Mult0|auto_generated|op_1~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~43 ),
	.combout(\M1_unit|Add8~44_combout ),
	.cout(\M1_unit|Add8~45 ));
// synopsys translate_off
defparam \M1_unit|Add8~44 .lut_mask = 16'h962B;
defparam \M1_unit|Add8~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N20
cycloneii_lcell_comb \M1_unit|ee_low[6]~52 (
// Equation(s):
// \M1_unit|ee_low[6]~52_combout  = ((\M1_unit|Add8~44_combout  $ (\M1_unit|c_result_buff [22] $ (\M1_unit|ee_low[5]~51 )))) # (GND)
// \M1_unit|ee_low[6]~53  = CARRY((\M1_unit|Add8~44_combout  & ((!\M1_unit|ee_low[5]~51 ) # (!\M1_unit|c_result_buff [22]))) # (!\M1_unit|Add8~44_combout  & (!\M1_unit|c_result_buff [22] & !\M1_unit|ee_low[5]~51 )))

	.dataa(\M1_unit|Add8~44_combout ),
	.datab(\M1_unit|c_result_buff [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[5]~51 ),
	.combout(\M1_unit|ee_low[6]~52_combout ),
	.cout(\M1_unit|ee_low[6]~53 ));
// synopsys translate_off
defparam \M1_unit|ee_low[6]~52 .lut_mask = 16'h962B;
defparam \M1_unit|ee_low[6]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N22
cycloneii_lcell_comb \M1_unit|Add8~46 (
// Equation(s):
// \M1_unit|Add8~46_combout  = \M1_unit|Mult0|auto_generated|op_1~10_combout  $ (\M1_unit|a_result_buff [23] $ (!\M1_unit|Add8~45 ))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~10_combout ),
	.datab(\M1_unit|a_result_buff [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~45 ),
	.combout(\M1_unit|Add8~46_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add8~46 .lut_mask = 16'h6969;
defparam \M1_unit|Add8~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N22
cycloneii_lcell_comb \M1_unit|ee_low[7]~54 (
// Equation(s):
// \M1_unit|ee_low[7]~54_combout  = \M1_unit|c_result_buff [23] $ (\M1_unit|ee_low[6]~53  $ (!\M1_unit|Add8~46_combout ))

	.dataa(vcc),
	.datab(\M1_unit|c_result_buff [23]),
	.datac(vcc),
	.datad(\M1_unit|Add8~46_combout ),
	.cin(\M1_unit|ee_low[6]~53 ),
	.combout(\M1_unit|ee_low[7]~54_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|ee_low[7]~54 .lut_mask = 16'h3CC3;
defparam \M1_unit|ee_low[7]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X39_Y22_N2
cycloneii_mac_out \M1_unit|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT35 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT34 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT33 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT32 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT31 ,
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT30 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT29 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT28 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT27 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT26 ,
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT25 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT24 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT23 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT22 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT21 ,
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT18 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT17 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT16 ,
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT12 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT11 ,
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT7 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT6 ,
\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT2 ,\M1_unit|Mult1|auto_generated|mac_mult1~DATAOUT1 ,
\M1_unit|Mult1|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\M1_unit|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \M1_unit|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X39_Y23_N2
cycloneii_mac_out \M1_unit|Mult1|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT31 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT30 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT29 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT28 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT27 ,
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT26 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT25 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT24 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT23 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT22 ,
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT21 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT20 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT19 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT18 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT17 ,
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT16 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT15 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT14 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT13 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT12 ,
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT11 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT10 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT9 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT8 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT7 ,
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT6 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT5 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT4 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT3 ,\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT2 ,
\M1_unit|Mult1|auto_generated|mac_mult3~DATAOUT1 ,\M1_unit|Mult1|auto_generated|mac_mult3~dataout ,\M1_unit|Mult1|auto_generated|mac_mult3~3 ,\M1_unit|Mult1|auto_generated|mac_mult3~2 ,\M1_unit|Mult1|auto_generated|mac_mult3~1 ,
\M1_unit|Mult1|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\M1_unit|Mult1|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|mac_out4 .dataa_width = 36;
defparam \M1_unit|Mult1|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X39_Y19_N2
cycloneii_mac_out \M1_unit|Mult2|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT32 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT31 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT30 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT29 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT28 ,
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT27 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT26 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT25 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT24 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT23 ,
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT22 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT21 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT20 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT19 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT18 ,
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT17 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT16 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT15 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT14 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT13 ,
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT12 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT11 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT10 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT9 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT8 ,
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT7 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT6 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT5 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT4 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT3 ,
\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT2 ,\M1_unit|Mult2|auto_generated|mac_mult1~DATAOUT1 ,\M1_unit|Mult2|auto_generated|mac_mult1~dataout ,\M1_unit|Mult2|auto_generated|mac_mult1~2 ,\M1_unit|Mult2|auto_generated|mac_mult1~1 ,
\M1_unit|Mult2|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\M1_unit|Mult2|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|mac_out2 .dataa_width = 36;
defparam \M1_unit|Mult2|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X39_Y18_N2
cycloneii_mac_out \M1_unit|Mult2|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT28 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT27 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT26 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT25 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT24 ,
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT23 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT22 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT21 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT20 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT19 ,
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT18 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT17 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT16 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT15 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT14 ,
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT13 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT12 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT11 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT10 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT9 ,
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT8 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT7 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT6 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT5 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT4 ,
\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT3 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT2 ,\M1_unit|Mult2|auto_generated|mac_mult3~DATAOUT1 ,\M1_unit|Mult2|auto_generated|mac_mult3~dataout ,\M1_unit|Mult2|auto_generated|mac_mult3~6 ,
\M1_unit|Mult2|auto_generated|mac_mult3~5 ,\M1_unit|Mult2|auto_generated|mac_mult3~4 ,\M1_unit|Mult2|auto_generated|mac_mult3~3 ,\M1_unit|Mult2|auto_generated|mac_mult3~2 ,\M1_unit|Mult2|auto_generated|mac_mult3~1 ,\M1_unit|Mult2|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\M1_unit|Mult2|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|mac_out4 .dataa_width = 36;
defparam \M1_unit|Mult2|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N14
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~4 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~4_combout  = ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT2  $ (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT20  $ (!\M1_unit|Mult2|auto_generated|op_1~3 )))) # (GND)
// \M1_unit|Mult2|auto_generated|op_1~5  = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT2  & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT20 ) # (!\M1_unit|Mult2|auto_generated|op_1~3 ))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT2  & 
// (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT20  & !\M1_unit|Mult2|auto_generated|op_1~3 )))

	.dataa(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~3 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~4_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \M1_unit|Mult2|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~6 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~6_combout  = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3  & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21  & (\M1_unit|Mult2|auto_generated|op_1~5  & VCC)) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21  
// & (!\M1_unit|Mult2|auto_generated|op_1~5 )))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3  & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21  & (!\M1_unit|Mult2|auto_generated|op_1~5 )) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21  & 
// ((\M1_unit|Mult2|auto_generated|op_1~5 ) # (GND)))))
// \M1_unit|Mult2|auto_generated|op_1~7  = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3  & (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21  & !\M1_unit|Mult2|auto_generated|op_1~5 )) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3  & 
// ((!\M1_unit|Mult2|auto_generated|op_1~5 ) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT21 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~5 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~6_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \M1_unit|Mult2|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N20
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~10 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~10_combout  = (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23  & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5  & (\M1_unit|Mult2|auto_generated|op_1~9  & VCC)) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5  
// & (!\M1_unit|Mult2|auto_generated|op_1~9 )))) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23  & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5  & (!\M1_unit|Mult2|auto_generated|op_1~9 )) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5  & 
// ((\M1_unit|Mult2|auto_generated|op_1~9 ) # (GND)))))
// \M1_unit|Mult2|auto_generated|op_1~11  = CARRY((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23  & (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5  & !\M1_unit|Mult2|auto_generated|op_1~9 )) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23  & 
// ((!\M1_unit|Mult2|auto_generated|op_1~9 ) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT5 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~9 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~10_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \M1_unit|Mult2|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y23_N13
cycloneii_lcell_ff \M1_unit|V_prime[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_prime[0]~8_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal13~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_prime [0]));

// Location: LCFF_X42_Y23_N15
cycloneii_lcell_ff \M1_unit|V_prime[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_prime[1]~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal13~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_prime [1]));

// Location: LCFF_X42_Y23_N23
cycloneii_lcell_ff \M1_unit|V_prime[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_prime[5]~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal13~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_prime [5]));

// Location: LCCOMB_X44_Y23_N2
cycloneii_lcell_comb \M1_unit|Add11~2 (
// Equation(s):
// \M1_unit|Add11~2_combout  = (\M1_unit|Mult0|auto_generated|w247w [1] & ((\M1_unit|V_MAC [1] & (\M1_unit|Add11~1  & VCC)) # (!\M1_unit|V_MAC [1] & (!\M1_unit|Add11~1 )))) # (!\M1_unit|Mult0|auto_generated|w247w [1] & ((\M1_unit|V_MAC [1] & 
// (!\M1_unit|Add11~1 )) # (!\M1_unit|V_MAC [1] & ((\M1_unit|Add11~1 ) # (GND)))))
// \M1_unit|Add11~3  = CARRY((\M1_unit|Mult0|auto_generated|w247w [1] & (!\M1_unit|V_MAC [1] & !\M1_unit|Add11~1 )) # (!\M1_unit|Mult0|auto_generated|w247w [1] & ((!\M1_unit|Add11~1 ) # (!\M1_unit|V_MAC [1]))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [1]),
	.datab(\M1_unit|V_MAC [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add11~1 ),
	.combout(\M1_unit|Add11~2_combout ),
	.cout(\M1_unit|Add11~3 ));
// synopsys translate_off
defparam \M1_unit|Add11~2 .lut_mask = 16'h9617;
defparam \M1_unit|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N4
cycloneii_lcell_comb \M1_unit|Add11~4 (
// Equation(s):
// \M1_unit|Add11~4_combout  = ((\M1_unit|V_MAC [2] $ (\M1_unit|Mult0|auto_generated|w247w [2] $ (!\M1_unit|Add11~3 )))) # (GND)
// \M1_unit|Add11~5  = CARRY((\M1_unit|V_MAC [2] & ((\M1_unit|Mult0|auto_generated|w247w [2]) # (!\M1_unit|Add11~3 ))) # (!\M1_unit|V_MAC [2] & (\M1_unit|Mult0|auto_generated|w247w [2] & !\M1_unit|Add11~3 )))

	.dataa(\M1_unit|V_MAC [2]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add11~3 ),
	.combout(\M1_unit|Add11~4_combout ),
	.cout(\M1_unit|Add11~5 ));
// synopsys translate_off
defparam \M1_unit|Add11~4 .lut_mask = 16'h698E;
defparam \M1_unit|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N6
cycloneii_lcell_comb \M1_unit|Add11~6 (
// Equation(s):
// \M1_unit|Add11~6_combout  = (\M1_unit|Mult0|auto_generated|w247w [3] & ((\M1_unit|V_MAC [3] & (\M1_unit|Add11~5  & VCC)) # (!\M1_unit|V_MAC [3] & (!\M1_unit|Add11~5 )))) # (!\M1_unit|Mult0|auto_generated|w247w [3] & ((\M1_unit|V_MAC [3] & 
// (!\M1_unit|Add11~5 )) # (!\M1_unit|V_MAC [3] & ((\M1_unit|Add11~5 ) # (GND)))))
// \M1_unit|Add11~7  = CARRY((\M1_unit|Mult0|auto_generated|w247w [3] & (!\M1_unit|V_MAC [3] & !\M1_unit|Add11~5 )) # (!\M1_unit|Mult0|auto_generated|w247w [3] & ((!\M1_unit|Add11~5 ) # (!\M1_unit|V_MAC [3]))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [3]),
	.datab(\M1_unit|V_MAC [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add11~5 ),
	.combout(\M1_unit|Add11~6_combout ),
	.cout(\M1_unit|Add11~7 ));
// synopsys translate_off
defparam \M1_unit|Add11~6 .lut_mask = 16'h9617;
defparam \M1_unit|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N16
cycloneii_lcell_comb \M1_unit|Add11~16 (
// Equation(s):
// \M1_unit|Add11~16_combout  = ((\M1_unit|V_MAC [8] $ (\M1_unit|Mult0|auto_generated|w247w [8] $ (!\M1_unit|Add11~15 )))) # (GND)
// \M1_unit|Add11~17  = CARRY((\M1_unit|V_MAC [8] & ((\M1_unit|Mult0|auto_generated|w247w [8]) # (!\M1_unit|Add11~15 ))) # (!\M1_unit|V_MAC [8] & (\M1_unit|Mult0|auto_generated|w247w [8] & !\M1_unit|Add11~15 )))

	.dataa(\M1_unit|V_MAC [8]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add11~15 ),
	.combout(\M1_unit|Add11~16_combout ),
	.cout(\M1_unit|Add11~17 ));
// synopsys translate_off
defparam \M1_unit|Add11~16 .lut_mask = 16'h698E;
defparam \M1_unit|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
cycloneii_lcell_comb \M1_unit|Add12~0 (
// Equation(s):
// \M1_unit|Add12~0_combout  = (\M1_unit|Mult1|auto_generated|w253w [0] & (\M1_unit|Mult2|auto_generated|w235w [0] & VCC)) # (!\M1_unit|Mult1|auto_generated|w253w [0] & (\M1_unit|Mult2|auto_generated|w235w [0] $ (VCC)))
// \M1_unit|Add12~1  = CARRY((!\M1_unit|Mult1|auto_generated|w253w [0] & \M1_unit|Mult2|auto_generated|w235w [0]))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [0]),
	.datab(\M1_unit|Mult2|auto_generated|w235w [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Add12~0_combout ),
	.cout(\M1_unit|Add12~1 ));
// synopsys translate_off
defparam \M1_unit|Add12~0 .lut_mask = 16'h9944;
defparam \M1_unit|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N8
cycloneii_lcell_comb \M1_unit|Add12~8 (
// Equation(s):
// \M1_unit|Add12~8_combout  = ((\M1_unit|Mult1|auto_generated|w253w [4] $ (\M1_unit|Mult2|auto_generated|w235w [4] $ (\M1_unit|Add12~7 )))) # (GND)
// \M1_unit|Add12~9  = CARRY((\M1_unit|Mult1|auto_generated|w253w [4] & (\M1_unit|Mult2|auto_generated|w235w [4] & !\M1_unit|Add12~7 )) # (!\M1_unit|Mult1|auto_generated|w253w [4] & ((\M1_unit|Mult2|auto_generated|w235w [4]) # (!\M1_unit|Add12~7 ))))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [4]),
	.datab(\M1_unit|Mult2|auto_generated|w235w [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add12~7 ),
	.combout(\M1_unit|Add12~8_combout ),
	.cout(\M1_unit|Add12~9 ));
// synopsys translate_off
defparam \M1_unit|Add12~8 .lut_mask = 16'h964D;
defparam \M1_unit|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N10
cycloneii_lcell_comb \M1_unit|Add12~10 (
// Equation(s):
// \M1_unit|Add12~10_combout  = (\M1_unit|Mult2|auto_generated|w235w [5] & ((\M1_unit|Mult1|auto_generated|w253w [5] & (!\M1_unit|Add12~9 )) # (!\M1_unit|Mult1|auto_generated|w253w [5] & (\M1_unit|Add12~9  & VCC)))) # (!\M1_unit|Mult2|auto_generated|w235w 
// [5] & ((\M1_unit|Mult1|auto_generated|w253w [5] & ((\M1_unit|Add12~9 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|w253w [5] & (!\M1_unit|Add12~9 ))))
// \M1_unit|Add12~11  = CARRY((\M1_unit|Mult2|auto_generated|w235w [5] & (\M1_unit|Mult1|auto_generated|w253w [5] & !\M1_unit|Add12~9 )) # (!\M1_unit|Mult2|auto_generated|w235w [5] & ((\M1_unit|Mult1|auto_generated|w253w [5]) # (!\M1_unit|Add12~9 ))))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [5]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add12~9 ),
	.combout(\M1_unit|Add12~10_combout ),
	.cout(\M1_unit|Add12~11 ));
// synopsys translate_off
defparam \M1_unit|Add12~10 .lut_mask = 16'h694D;
defparam \M1_unit|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N12
cycloneii_lcell_comb \M1_unit|Add12~12 (
// Equation(s):
// \M1_unit|Add12~12_combout  = ((\M1_unit|Mult1|auto_generated|w253w [6] $ (\M1_unit|Mult2|auto_generated|w235w [6] $ (\M1_unit|Add12~11 )))) # (GND)
// \M1_unit|Add12~13  = CARRY((\M1_unit|Mult1|auto_generated|w253w [6] & (\M1_unit|Mult2|auto_generated|w235w [6] & !\M1_unit|Add12~11 )) # (!\M1_unit|Mult1|auto_generated|w253w [6] & ((\M1_unit|Mult2|auto_generated|w235w [6]) # (!\M1_unit|Add12~11 ))))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [6]),
	.datab(\M1_unit|Mult2|auto_generated|w235w [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add12~11 ),
	.combout(\M1_unit|Add12~12_combout ),
	.cout(\M1_unit|Add12~13 ));
// synopsys translate_off
defparam \M1_unit|Add12~12 .lut_mask = 16'h964D;
defparam \M1_unit|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N14
cycloneii_lcell_comb \M1_unit|Add12~14 (
// Equation(s):
// \M1_unit|Add12~14_combout  = (\M1_unit|Mult2|auto_generated|w235w [7] & ((\M1_unit|Mult1|auto_generated|w253w [7] & (!\M1_unit|Add12~13 )) # (!\M1_unit|Mult1|auto_generated|w253w [7] & (\M1_unit|Add12~13  & VCC)))) # (!\M1_unit|Mult2|auto_generated|w235w 
// [7] & ((\M1_unit|Mult1|auto_generated|w253w [7] & ((\M1_unit|Add12~13 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|w253w [7] & (!\M1_unit|Add12~13 ))))
// \M1_unit|Add12~15  = CARRY((\M1_unit|Mult2|auto_generated|w235w [7] & (\M1_unit|Mult1|auto_generated|w253w [7] & !\M1_unit|Add12~13 )) # (!\M1_unit|Mult2|auto_generated|w235w [7] & ((\M1_unit|Mult1|auto_generated|w253w [7]) # (!\M1_unit|Add12~13 ))))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [7]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add12~13 ),
	.combout(\M1_unit|Add12~14_combout ),
	.cout(\M1_unit|Add12~15 ));
// synopsys translate_off
defparam \M1_unit|Add12~14 .lut_mask = 16'h694D;
defparam \M1_unit|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N16
cycloneii_lcell_comb \M1_unit|Add13~16 (
// Equation(s):
// \M1_unit|Add13~16_combout  = ((\M1_unit|Add11~16_combout  $ (\M1_unit|Add12~16_combout  $ (!\M1_unit|Add13~15 )))) # (GND)
// \M1_unit|Add13~17  = CARRY((\M1_unit|Add11~16_combout  & ((\M1_unit|Add12~16_combout ) # (!\M1_unit|Add13~15 ))) # (!\M1_unit|Add11~16_combout  & (\M1_unit|Add12~16_combout  & !\M1_unit|Add13~15 )))

	.dataa(\M1_unit|Add11~16_combout ),
	.datab(\M1_unit|Add12~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add13~15 ),
	.combout(\M1_unit|Add13~16_combout ),
	.cout(\M1_unit|Add13~17 ));
// synopsys translate_off
defparam \M1_unit|Add13~16 .lut_mask = 16'h698E;
defparam \M1_unit|Add13~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N12
cycloneii_lcell_comb \M1_unit|V_prime[0]~8 (
// Equation(s):
// \M1_unit|V_prime[0]~8_combout  = (\M1_unit|Add13~16_combout  & (\M1_unit|Add13~14_combout  $ (VCC))) # (!\M1_unit|Add13~16_combout  & (\M1_unit|Add13~14_combout  & VCC))
// \M1_unit|V_prime[0]~9  = CARRY((\M1_unit|Add13~16_combout  & \M1_unit|Add13~14_combout ))

	.dataa(\M1_unit|Add13~16_combout ),
	.datab(\M1_unit|Add13~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|V_prime[0]~8_combout ),
	.cout(\M1_unit|V_prime[0]~9 ));
// synopsys translate_off
defparam \M1_unit|V_prime[0]~8 .lut_mask = 16'h6688;
defparam \M1_unit|V_prime[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N18
cycloneii_lcell_comb \M1_unit|Add12~18 (
// Equation(s):
// \M1_unit|Add12~18_combout  = (\M1_unit|Mult1|auto_generated|w253w [9] & ((\M1_unit|Mult2|auto_generated|w235w [9] & (!\M1_unit|Add12~17 )) # (!\M1_unit|Mult2|auto_generated|w235w [9] & ((\M1_unit|Add12~17 ) # (GND))))) # 
// (!\M1_unit|Mult1|auto_generated|w253w [9] & ((\M1_unit|Mult2|auto_generated|w235w [9] & (\M1_unit|Add12~17  & VCC)) # (!\M1_unit|Mult2|auto_generated|w235w [9] & (!\M1_unit|Add12~17 ))))
// \M1_unit|Add12~19  = CARRY((\M1_unit|Mult1|auto_generated|w253w [9] & ((!\M1_unit|Add12~17 ) # (!\M1_unit|Mult2|auto_generated|w235w [9]))) # (!\M1_unit|Mult1|auto_generated|w253w [9] & (!\M1_unit|Mult2|auto_generated|w235w [9] & !\M1_unit|Add12~17 )))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [9]),
	.datab(\M1_unit|Mult2|auto_generated|w235w [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add12~17 ),
	.combout(\M1_unit|Add12~18_combout ),
	.cout(\M1_unit|Add12~19 ));
// synopsys translate_off
defparam \M1_unit|Add12~18 .lut_mask = 16'h692B;
defparam \M1_unit|Add12~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N14
cycloneii_lcell_comb \M1_unit|V_prime[1]~10 (
// Equation(s):
// \M1_unit|V_prime[1]~10_combout  = (\M1_unit|Add13~18_combout  & (!\M1_unit|V_prime[0]~9 )) # (!\M1_unit|Add13~18_combout  & ((\M1_unit|V_prime[0]~9 ) # (GND)))
// \M1_unit|V_prime[1]~11  = CARRY((!\M1_unit|V_prime[0]~9 ) # (!\M1_unit|Add13~18_combout ))

	.dataa(vcc),
	.datab(\M1_unit|Add13~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_prime[0]~9 ),
	.combout(\M1_unit|V_prime[1]~10_combout ),
	.cout(\M1_unit|V_prime[1]~11 ));
// synopsys translate_off
defparam \M1_unit|V_prime[1]~10 .lut_mask = 16'h3C3F;
defparam \M1_unit|V_prime[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N20
cycloneii_lcell_comb \M1_unit|Add11~20 (
// Equation(s):
// \M1_unit|Add11~20_combout  = ((\M1_unit|V_MAC [10] $ (\M1_unit|Mult0|auto_generated|w247w [10] $ (!\M1_unit|Add11~19 )))) # (GND)
// \M1_unit|Add11~21  = CARRY((\M1_unit|V_MAC [10] & ((\M1_unit|Mult0|auto_generated|w247w [10]) # (!\M1_unit|Add11~19 ))) # (!\M1_unit|V_MAC [10] & (\M1_unit|Mult0|auto_generated|w247w [10] & !\M1_unit|Add11~19 )))

	.dataa(\M1_unit|V_MAC [10]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add11~19 ),
	.combout(\M1_unit|Add11~20_combout ),
	.cout(\M1_unit|Add11~21 ));
// synopsys translate_off
defparam \M1_unit|Add11~20 .lut_mask = 16'h698E;
defparam \M1_unit|Add11~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N22
cycloneii_lcell_comb \M1_unit|Add12~22 (
// Equation(s):
// \M1_unit|Add12~22_combout  = (\M1_unit|Mult2|auto_generated|w235w [11] & ((\M1_unit|Mult1|auto_generated|w253w [11] & (!\M1_unit|Add12~21 )) # (!\M1_unit|Mult1|auto_generated|w253w [11] & (\M1_unit|Add12~21  & VCC)))) # 
// (!\M1_unit|Mult2|auto_generated|w235w [11] & ((\M1_unit|Mult1|auto_generated|w253w [11] & ((\M1_unit|Add12~21 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|w253w [11] & (!\M1_unit|Add12~21 ))))
// \M1_unit|Add12~23  = CARRY((\M1_unit|Mult2|auto_generated|w235w [11] & (\M1_unit|Mult1|auto_generated|w253w [11] & !\M1_unit|Add12~21 )) # (!\M1_unit|Mult2|auto_generated|w235w [11] & ((\M1_unit|Mult1|auto_generated|w253w [11]) # (!\M1_unit|Add12~21 ))))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [11]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add12~21 ),
	.combout(\M1_unit|Add12~22_combout ),
	.cout(\M1_unit|Add12~23 ));
// synopsys translate_off
defparam \M1_unit|Add12~22 .lut_mask = 16'h694D;
defparam \M1_unit|Add12~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N24
cycloneii_lcell_comb \M1_unit|Add12~24 (
// Equation(s):
// \M1_unit|Add12~24_combout  = ((\M1_unit|Mult2|auto_generated|w235w [12] $ (\M1_unit|Mult1|auto_generated|w253w [12] $ (\M1_unit|Add12~23 )))) # (GND)
// \M1_unit|Add12~25  = CARRY((\M1_unit|Mult2|auto_generated|w235w [12] & ((!\M1_unit|Add12~23 ) # (!\M1_unit|Mult1|auto_generated|w253w [12]))) # (!\M1_unit|Mult2|auto_generated|w235w [12] & (!\M1_unit|Mult1|auto_generated|w253w [12] & !\M1_unit|Add12~23 
// )))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [12]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add12~23 ),
	.combout(\M1_unit|Add12~24_combout ),
	.cout(\M1_unit|Add12~25 ));
// synopsys translate_off
defparam \M1_unit|Add12~24 .lut_mask = 16'h962B;
defparam \M1_unit|Add12~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N26
cycloneii_lcell_comb \M1_unit|Add11~26 (
// Equation(s):
// \M1_unit|Add11~26_combout  = (\M1_unit|V_MAC [13] & ((\M1_unit|Mult0|auto_generated|w247w [13] & (\M1_unit|Add11~25  & VCC)) # (!\M1_unit|Mult0|auto_generated|w247w [13] & (!\M1_unit|Add11~25 )))) # (!\M1_unit|V_MAC [13] & 
// ((\M1_unit|Mult0|auto_generated|w247w [13] & (!\M1_unit|Add11~25 )) # (!\M1_unit|Mult0|auto_generated|w247w [13] & ((\M1_unit|Add11~25 ) # (GND)))))
// \M1_unit|Add11~27  = CARRY((\M1_unit|V_MAC [13] & (!\M1_unit|Mult0|auto_generated|w247w [13] & !\M1_unit|Add11~25 )) # (!\M1_unit|V_MAC [13] & ((!\M1_unit|Add11~25 ) # (!\M1_unit|Mult0|auto_generated|w247w [13]))))

	.dataa(\M1_unit|V_MAC [13]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add11~25 ),
	.combout(\M1_unit|Add11~26_combout ),
	.cout(\M1_unit|Add11~27 ));
// synopsys translate_off
defparam \M1_unit|Add11~26 .lut_mask = 16'h9617;
defparam \M1_unit|Add11~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N26
cycloneii_lcell_comb \M1_unit|Add13~26 (
// Equation(s):
// \M1_unit|Add13~26_combout  = (\M1_unit|Add11~26_combout  & ((\M1_unit|Add12~26_combout  & (\M1_unit|Add13~25  & VCC)) # (!\M1_unit|Add12~26_combout  & (!\M1_unit|Add13~25 )))) # (!\M1_unit|Add11~26_combout  & ((\M1_unit|Add12~26_combout  & 
// (!\M1_unit|Add13~25 )) # (!\M1_unit|Add12~26_combout  & ((\M1_unit|Add13~25 ) # (GND)))))
// \M1_unit|Add13~27  = CARRY((\M1_unit|Add11~26_combout  & (!\M1_unit|Add12~26_combout  & !\M1_unit|Add13~25 )) # (!\M1_unit|Add11~26_combout  & ((!\M1_unit|Add13~25 ) # (!\M1_unit|Add12~26_combout ))))

	.dataa(\M1_unit|Add11~26_combout ),
	.datab(\M1_unit|Add12~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add13~25 ),
	.combout(\M1_unit|Add13~26_combout ),
	.cout(\M1_unit|Add13~27 ));
// synopsys translate_off
defparam \M1_unit|Add13~26 .lut_mask = 16'h9617;
defparam \M1_unit|Add13~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N22
cycloneii_lcell_comb \M1_unit|V_prime[5]~18 (
// Equation(s):
// \M1_unit|V_prime[5]~18_combout  = (\M1_unit|Add13~26_combout  & (!\M1_unit|V_prime[4]~17 )) # (!\M1_unit|Add13~26_combout  & ((\M1_unit|V_prime[4]~17 ) # (GND)))
// \M1_unit|V_prime[5]~19  = CARRY((!\M1_unit|V_prime[4]~17 ) # (!\M1_unit|Add13~26_combout ))

	.dataa(\M1_unit|Add13~26_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_prime[4]~17 ),
	.combout(\M1_unit|V_prime[5]~18_combout ),
	.cout(\M1_unit|V_prime[5]~19 ));
// synopsys translate_off
defparam \M1_unit|V_prime[5]~18 .lut_mask = 16'h5A5F;
defparam \M1_unit|V_prime[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N28
cycloneii_lcell_comb \M1_unit|Add11~28 (
// Equation(s):
// \M1_unit|Add11~28_combout  = ((\M1_unit|Mult0|auto_generated|w247w [14] $ (\M1_unit|V_MAC [14] $ (!\M1_unit|Add11~27 )))) # (GND)
// \M1_unit|Add11~29  = CARRY((\M1_unit|Mult0|auto_generated|w247w [14] & ((\M1_unit|V_MAC [14]) # (!\M1_unit|Add11~27 ))) # (!\M1_unit|Mult0|auto_generated|w247w [14] & (\M1_unit|V_MAC [14] & !\M1_unit|Add11~27 )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [14]),
	.datab(\M1_unit|V_MAC [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add11~27 ),
	.combout(\M1_unit|Add11~28_combout ),
	.cout(\M1_unit|Add11~29 ));
// synopsys translate_off
defparam \M1_unit|Add11~28 .lut_mask = 16'h698E;
defparam \M1_unit|Add11~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N16
cycloneii_lcell_comb \M1_unit|Add18~8 (
// Equation(s):
// \M1_unit|Add18~8_combout  = ((\M1_unit|U_MAC [4] $ (\M1_unit|Mult0|auto_generated|w247w [4] $ (!\M1_unit|Add18~7 )))) # (GND)
// \M1_unit|Add18~9  = CARRY((\M1_unit|U_MAC [4] & ((\M1_unit|Mult0|auto_generated|w247w [4]) # (!\M1_unit|Add18~7 ))) # (!\M1_unit|U_MAC [4] & (\M1_unit|Mult0|auto_generated|w247w [4] & !\M1_unit|Add18~7 )))

	.dataa(\M1_unit|U_MAC [4]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~7 ),
	.combout(\M1_unit|Add18~8_combout ),
	.cout(\M1_unit|Add18~9 ));
// synopsys translate_off
defparam \M1_unit|Add18~8 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N22
cycloneii_lcell_comb \M1_unit|Add18~14 (
// Equation(s):
// \M1_unit|Add18~14_combout  = (\M1_unit|Mult0|auto_generated|w247w [7] & ((\M1_unit|U_MAC [7] & (\M1_unit|Add18~13  & VCC)) # (!\M1_unit|U_MAC [7] & (!\M1_unit|Add18~13 )))) # (!\M1_unit|Mult0|auto_generated|w247w [7] & ((\M1_unit|U_MAC [7] & 
// (!\M1_unit|Add18~13 )) # (!\M1_unit|U_MAC [7] & ((\M1_unit|Add18~13 ) # (GND)))))
// \M1_unit|Add18~15  = CARRY((\M1_unit|Mult0|auto_generated|w247w [7] & (!\M1_unit|U_MAC [7] & !\M1_unit|Add18~13 )) # (!\M1_unit|Mult0|auto_generated|w247w [7] & ((!\M1_unit|Add18~13 ) # (!\M1_unit|U_MAC [7]))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [7]),
	.datab(\M1_unit|U_MAC [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~13 ),
	.combout(\M1_unit|Add18~14_combout ),
	.cout(\M1_unit|Add18~15 ));
// synopsys translate_off
defparam \M1_unit|Add18~14 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
cycloneii_lcell_comb \M1_unit|Add19~0 (
// Equation(s):
// \M1_unit|Add19~0_combout  = (\M1_unit|Mult1|auto_generated|w253w [0] & (\M1_unit|Mult2|auto_generated|w235w [0] & VCC)) # (!\M1_unit|Mult1|auto_generated|w253w [0] & (\M1_unit|Mult2|auto_generated|w235w [0] $ (VCC)))
// \M1_unit|Add19~1  = CARRY((!\M1_unit|Mult1|auto_generated|w253w [0] & \M1_unit|Mult2|auto_generated|w235w [0]))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [0]),
	.datab(\M1_unit|Mult2|auto_generated|w235w [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Add19~0_combout ),
	.cout(\M1_unit|Add19~1 ));
// synopsys translate_off
defparam \M1_unit|Add19~0 .lut_mask = 16'h9944;
defparam \M1_unit|Add19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
cycloneii_lcell_comb \M1_unit|Add19~2 (
// Equation(s):
// \M1_unit|Add19~2_combout  = (\M1_unit|Mult2|auto_generated|w235w [1] & ((\M1_unit|Mult1|auto_generated|w253w [1] & (!\M1_unit|Add19~1 )) # (!\M1_unit|Mult1|auto_generated|w253w [1] & (\M1_unit|Add19~1  & VCC)))) # (!\M1_unit|Mult2|auto_generated|w235w [1] 
// & ((\M1_unit|Mult1|auto_generated|w253w [1] & ((\M1_unit|Add19~1 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|w253w [1] & (!\M1_unit|Add19~1 ))))
// \M1_unit|Add19~3  = CARRY((\M1_unit|Mult2|auto_generated|w235w [1] & (\M1_unit|Mult1|auto_generated|w253w [1] & !\M1_unit|Add19~1 )) # (!\M1_unit|Mult2|auto_generated|w235w [1] & ((\M1_unit|Mult1|auto_generated|w253w [1]) # (!\M1_unit|Add19~1 ))))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [1]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~1 ),
	.combout(\M1_unit|Add19~2_combout ),
	.cout(\M1_unit|Add19~3 ));
// synopsys translate_off
defparam \M1_unit|Add19~2 .lut_mask = 16'h694D;
defparam \M1_unit|Add19~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
cycloneii_lcell_comb \M1_unit|Add19~4 (
// Equation(s):
// \M1_unit|Add19~4_combout  = ((\M1_unit|Mult1|auto_generated|w253w [2] $ (\M1_unit|Mult2|auto_generated|w235w [2] $ (\M1_unit|Add19~3 )))) # (GND)
// \M1_unit|Add19~5  = CARRY((\M1_unit|Mult1|auto_generated|w253w [2] & (\M1_unit|Mult2|auto_generated|w235w [2] & !\M1_unit|Add19~3 )) # (!\M1_unit|Mult1|auto_generated|w253w [2] & ((\M1_unit|Mult2|auto_generated|w235w [2]) # (!\M1_unit|Add19~3 ))))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [2]),
	.datab(\M1_unit|Mult2|auto_generated|w235w [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~3 ),
	.combout(\M1_unit|Add19~4_combout ),
	.cout(\M1_unit|Add19~5 ));
// synopsys translate_off
defparam \M1_unit|Add19~4 .lut_mask = 16'h964D;
defparam \M1_unit|Add19~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
cycloneii_lcell_comb \M1_unit|Add19~6 (
// Equation(s):
// \M1_unit|Add19~6_combout  = (\M1_unit|Mult2|auto_generated|w235w [3] & ((\M1_unit|Mult1|auto_generated|w253w [3] & (!\M1_unit|Add19~5 )) # (!\M1_unit|Mult1|auto_generated|w253w [3] & (\M1_unit|Add19~5  & VCC)))) # (!\M1_unit|Mult2|auto_generated|w235w [3] 
// & ((\M1_unit|Mult1|auto_generated|w253w [3] & ((\M1_unit|Add19~5 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|w253w [3] & (!\M1_unit|Add19~5 ))))
// \M1_unit|Add19~7  = CARRY((\M1_unit|Mult2|auto_generated|w235w [3] & (\M1_unit|Mult1|auto_generated|w253w [3] & !\M1_unit|Add19~5 )) # (!\M1_unit|Mult2|auto_generated|w235w [3] & ((\M1_unit|Mult1|auto_generated|w253w [3]) # (!\M1_unit|Add19~5 ))))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [3]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~5 ),
	.combout(\M1_unit|Add19~6_combout ),
	.cout(\M1_unit|Add19~7 ));
// synopsys translate_off
defparam \M1_unit|Add19~6 .lut_mask = 16'h694D;
defparam \M1_unit|Add19~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
cycloneii_lcell_comb \M1_unit|Add19~10 (
// Equation(s):
// \M1_unit|Add19~10_combout  = (\M1_unit|Mult1|auto_generated|w253w [5] & ((\M1_unit|Mult2|auto_generated|w235w [5] & (!\M1_unit|Add19~9 )) # (!\M1_unit|Mult2|auto_generated|w235w [5] & ((\M1_unit|Add19~9 ) # (GND))))) # 
// (!\M1_unit|Mult1|auto_generated|w253w [5] & ((\M1_unit|Mult2|auto_generated|w235w [5] & (\M1_unit|Add19~9  & VCC)) # (!\M1_unit|Mult2|auto_generated|w235w [5] & (!\M1_unit|Add19~9 ))))
// \M1_unit|Add19~11  = CARRY((\M1_unit|Mult1|auto_generated|w253w [5] & ((!\M1_unit|Add19~9 ) # (!\M1_unit|Mult2|auto_generated|w235w [5]))) # (!\M1_unit|Mult1|auto_generated|w253w [5] & (!\M1_unit|Mult2|auto_generated|w235w [5] & !\M1_unit|Add19~9 )))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [5]),
	.datab(\M1_unit|Mult2|auto_generated|w235w [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~9 ),
	.combout(\M1_unit|Add19~10_combout ),
	.cout(\M1_unit|Add19~11 ));
// synopsys translate_off
defparam \M1_unit|Add19~10 .lut_mask = 16'h692B;
defparam \M1_unit|Add19~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
cycloneii_lcell_comb \M1_unit|Add19~12 (
// Equation(s):
// \M1_unit|Add19~12_combout  = ((\M1_unit|Mult1|auto_generated|w253w [6] $ (\M1_unit|Mult2|auto_generated|w235w [6] $ (\M1_unit|Add19~11 )))) # (GND)
// \M1_unit|Add19~13  = CARRY((\M1_unit|Mult1|auto_generated|w253w [6] & (\M1_unit|Mult2|auto_generated|w235w [6] & !\M1_unit|Add19~11 )) # (!\M1_unit|Mult1|auto_generated|w253w [6] & ((\M1_unit|Mult2|auto_generated|w235w [6]) # (!\M1_unit|Add19~11 ))))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [6]),
	.datab(\M1_unit|Mult2|auto_generated|w235w [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~11 ),
	.combout(\M1_unit|Add19~12_combout ),
	.cout(\M1_unit|Add19~13 ));
// synopsys translate_off
defparam \M1_unit|Add19~12 .lut_mask = 16'h964D;
defparam \M1_unit|Add19~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
cycloneii_lcell_comb \M1_unit|Add19~16 (
// Equation(s):
// \M1_unit|Add19~16_combout  = ((\M1_unit|Mult1|auto_generated|w253w [8] $ (\M1_unit|Mult2|auto_generated|w235w [8] $ (\M1_unit|Add19~15 )))) # (GND)
// \M1_unit|Add19~17  = CARRY((\M1_unit|Mult1|auto_generated|w253w [8] & (\M1_unit|Mult2|auto_generated|w235w [8] & !\M1_unit|Add19~15 )) # (!\M1_unit|Mult1|auto_generated|w253w [8] & ((\M1_unit|Mult2|auto_generated|w235w [8]) # (!\M1_unit|Add19~15 ))))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [8]),
	.datab(\M1_unit|Mult2|auto_generated|w235w [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~15 ),
	.combout(\M1_unit|Add19~16_combout ),
	.cout(\M1_unit|Add19~17 ));
// synopsys translate_off
defparam \M1_unit|Add19~16 .lut_mask = 16'h964D;
defparam \M1_unit|Add19~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N22
cycloneii_lcell_comb \M1_unit|Add20~14 (
// Equation(s):
// \M1_unit|Add20~14_combout  = (\M1_unit|Add18~14_combout  & ((\M1_unit|Add19~14_combout  & (\M1_unit|Add20~13_cout  & VCC)) # (!\M1_unit|Add19~14_combout  & (!\M1_unit|Add20~13_cout )))) # (!\M1_unit|Add18~14_combout  & ((\M1_unit|Add19~14_combout  & 
// (!\M1_unit|Add20~13_cout )) # (!\M1_unit|Add19~14_combout  & ((\M1_unit|Add20~13_cout ) # (GND)))))
// \M1_unit|Add20~15  = CARRY((\M1_unit|Add18~14_combout  & (!\M1_unit|Add19~14_combout  & !\M1_unit|Add20~13_cout )) # (!\M1_unit|Add18~14_combout  & ((!\M1_unit|Add20~13_cout ) # (!\M1_unit|Add19~14_combout ))))

	.dataa(\M1_unit|Add18~14_combout ),
	.datab(\M1_unit|Add19~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~13_cout ),
	.combout(\M1_unit|Add20~14_combout ),
	.cout(\M1_unit|Add20~15 ));
// synopsys translate_off
defparam \M1_unit|Add20~14 .lut_mask = 16'h9617;
defparam \M1_unit|Add20~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N26
cycloneii_lcell_comb \M1_unit|Add18~18 (
// Equation(s):
// \M1_unit|Add18~18_combout  = (\M1_unit|U_MAC [9] & ((\M1_unit|Mult0|auto_generated|w247w [9] & (\M1_unit|Add18~17  & VCC)) # (!\M1_unit|Mult0|auto_generated|w247w [9] & (!\M1_unit|Add18~17 )))) # (!\M1_unit|U_MAC [9] & 
// ((\M1_unit|Mult0|auto_generated|w247w [9] & (!\M1_unit|Add18~17 )) # (!\M1_unit|Mult0|auto_generated|w247w [9] & ((\M1_unit|Add18~17 ) # (GND)))))
// \M1_unit|Add18~19  = CARRY((\M1_unit|U_MAC [9] & (!\M1_unit|Mult0|auto_generated|w247w [9] & !\M1_unit|Add18~17 )) # (!\M1_unit|U_MAC [9] & ((!\M1_unit|Add18~17 ) # (!\M1_unit|Mult0|auto_generated|w247w [9]))))

	.dataa(\M1_unit|U_MAC [9]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~17 ),
	.combout(\M1_unit|Add18~18_combout ),
	.cout(\M1_unit|Add18~19 ));
// synopsys translate_off
defparam \M1_unit|Add18~18 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N26
cycloneii_lcell_comb \M1_unit|Add20~18 (
// Equation(s):
// \M1_unit|Add20~18_combout  = (\M1_unit|Add18~18_combout  & ((\M1_unit|Add19~18_combout  & (\M1_unit|Add20~17  & VCC)) # (!\M1_unit|Add19~18_combout  & (!\M1_unit|Add20~17 )))) # (!\M1_unit|Add18~18_combout  & ((\M1_unit|Add19~18_combout  & 
// (!\M1_unit|Add20~17 )) # (!\M1_unit|Add19~18_combout  & ((\M1_unit|Add20~17 ) # (GND)))))
// \M1_unit|Add20~19  = CARRY((\M1_unit|Add18~18_combout  & (!\M1_unit|Add19~18_combout  & !\M1_unit|Add20~17 )) # (!\M1_unit|Add18~18_combout  & ((!\M1_unit|Add20~17 ) # (!\M1_unit|Add19~18_combout ))))

	.dataa(\M1_unit|Add18~18_combout ),
	.datab(\M1_unit|Add19~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~17 ),
	.combout(\M1_unit|Add20~18_combout ),
	.cout(\M1_unit|Add20~19 ));
// synopsys translate_off
defparam \M1_unit|Add20~18 .lut_mask = 16'h9617;
defparam \M1_unit|Add20~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
cycloneii_lcell_comb \M1_unit|Add19~20 (
// Equation(s):
// \M1_unit|Add19~20_combout  = ((\M1_unit|Mult2|auto_generated|w235w [10] $ (\M1_unit|Mult1|auto_generated|w253w [10] $ (\M1_unit|Add19~19 )))) # (GND)
// \M1_unit|Add19~21  = CARRY((\M1_unit|Mult2|auto_generated|w235w [10] & ((!\M1_unit|Add19~19 ) # (!\M1_unit|Mult1|auto_generated|w253w [10]))) # (!\M1_unit|Mult2|auto_generated|w235w [10] & (!\M1_unit|Mult1|auto_generated|w253w [10] & !\M1_unit|Add19~19 
// )))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [10]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~19 ),
	.combout(\M1_unit|Add19~20_combout ),
	.cout(\M1_unit|Add19~21 ));
// synopsys translate_off
defparam \M1_unit|Add19~20 .lut_mask = 16'h962B;
defparam \M1_unit|Add19~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
cycloneii_lcell_comb \M1_unit|Add19~22 (
// Equation(s):
// \M1_unit|Add19~22_combout  = (\M1_unit|Mult2|auto_generated|w235w [11] & ((\M1_unit|Mult1|auto_generated|w253w [11] & (!\M1_unit|Add19~21 )) # (!\M1_unit|Mult1|auto_generated|w253w [11] & (\M1_unit|Add19~21  & VCC)))) # 
// (!\M1_unit|Mult2|auto_generated|w235w [11] & ((\M1_unit|Mult1|auto_generated|w253w [11] & ((\M1_unit|Add19~21 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|w253w [11] & (!\M1_unit|Add19~21 ))))
// \M1_unit|Add19~23  = CARRY((\M1_unit|Mult2|auto_generated|w235w [11] & (\M1_unit|Mult1|auto_generated|w253w [11] & !\M1_unit|Add19~21 )) # (!\M1_unit|Mult2|auto_generated|w235w [11] & ((\M1_unit|Mult1|auto_generated|w253w [11]) # (!\M1_unit|Add19~21 ))))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [11]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~21 ),
	.combout(\M1_unit|Add19~22_combout ),
	.cout(\M1_unit|Add19~23 ));
// synopsys translate_off
defparam \M1_unit|Add19~22 .lut_mask = 16'h694D;
defparam \M1_unit|Add19~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N30
cycloneii_lcell_comb \M1_unit|Add20~22 (
// Equation(s):
// \M1_unit|Add20~22_combout  = (\M1_unit|Add19~22_combout  & ((\M1_unit|Add18~22_combout  & (\M1_unit|Add20~21  & VCC)) # (!\M1_unit|Add18~22_combout  & (!\M1_unit|Add20~21 )))) # (!\M1_unit|Add19~22_combout  & ((\M1_unit|Add18~22_combout  & 
// (!\M1_unit|Add20~21 )) # (!\M1_unit|Add18~22_combout  & ((\M1_unit|Add20~21 ) # (GND)))))
// \M1_unit|Add20~23  = CARRY((\M1_unit|Add19~22_combout  & (!\M1_unit|Add18~22_combout  & !\M1_unit|Add20~21 )) # (!\M1_unit|Add19~22_combout  & ((!\M1_unit|Add20~21 ) # (!\M1_unit|Add18~22_combout ))))

	.dataa(\M1_unit|Add19~22_combout ),
	.datab(\M1_unit|Add18~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~21 ),
	.combout(\M1_unit|Add20~22_combout ),
	.cout(\M1_unit|Add20~23 ));
// synopsys translate_off
defparam \M1_unit|Add20~22 .lut_mask = 16'h9617;
defparam \M1_unit|Add20~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N0
cycloneii_lcell_comb \M1_unit|Add19~24 (
// Equation(s):
// \M1_unit|Add19~24_combout  = ((\M1_unit|Mult2|auto_generated|w235w [12] $ (\M1_unit|Mult1|auto_generated|w253w [12] $ (\M1_unit|Add19~23 )))) # (GND)
// \M1_unit|Add19~25  = CARRY((\M1_unit|Mult2|auto_generated|w235w [12] & ((!\M1_unit|Add19~23 ) # (!\M1_unit|Mult1|auto_generated|w253w [12]))) # (!\M1_unit|Mult2|auto_generated|w235w [12] & (!\M1_unit|Mult1|auto_generated|w253w [12] & !\M1_unit|Add19~23 
// )))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [12]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~23 ),
	.combout(\M1_unit|Add19~24_combout ),
	.cout(\M1_unit|Add19~25 ));
// synopsys translate_off
defparam \M1_unit|Add19~24 .lut_mask = 16'h962B;
defparam \M1_unit|Add19~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N2
cycloneii_lcell_comb \M1_unit|Add18~26 (
// Equation(s):
// \M1_unit|Add18~26_combout  = (\M1_unit|Mult0|auto_generated|w247w [13] & ((\M1_unit|U_MAC [13] & (\M1_unit|Add18~25  & VCC)) # (!\M1_unit|U_MAC [13] & (!\M1_unit|Add18~25 )))) # (!\M1_unit|Mult0|auto_generated|w247w [13] & ((\M1_unit|U_MAC [13] & 
// (!\M1_unit|Add18~25 )) # (!\M1_unit|U_MAC [13] & ((\M1_unit|Add18~25 ) # (GND)))))
// \M1_unit|Add18~27  = CARRY((\M1_unit|Mult0|auto_generated|w247w [13] & (!\M1_unit|U_MAC [13] & !\M1_unit|Add18~25 )) # (!\M1_unit|Mult0|auto_generated|w247w [13] & ((!\M1_unit|Add18~25 ) # (!\M1_unit|U_MAC [13]))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [13]),
	.datab(\M1_unit|U_MAC [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~25 ),
	.combout(\M1_unit|Add18~26_combout ),
	.cout(\M1_unit|Add18~27 ));
// synopsys translate_off
defparam \M1_unit|Add18~26 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N2
cycloneii_lcell_comb \M1_unit|Add20~26 (
// Equation(s):
// \M1_unit|Add20~26_combout  = (\M1_unit|Add18~26_combout  & ((\M1_unit|Add19~26_combout  & (\M1_unit|Add20~25  & VCC)) # (!\M1_unit|Add19~26_combout  & (!\M1_unit|Add20~25 )))) # (!\M1_unit|Add18~26_combout  & ((\M1_unit|Add19~26_combout  & 
// (!\M1_unit|Add20~25 )) # (!\M1_unit|Add19~26_combout  & ((\M1_unit|Add20~25 ) # (GND)))))
// \M1_unit|Add20~27  = CARRY((\M1_unit|Add18~26_combout  & (!\M1_unit|Add19~26_combout  & !\M1_unit|Add20~25 )) # (!\M1_unit|Add18~26_combout  & ((!\M1_unit|Add20~25 ) # (!\M1_unit|Add19~26_combout ))))

	.dataa(\M1_unit|Add18~26_combout ),
	.datab(\M1_unit|Add19~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~25 ),
	.combout(\M1_unit|Add20~26_combout ),
	.cout(\M1_unit|Add20~27 ));
// synopsys translate_off
defparam \M1_unit|Add20~26 .lut_mask = 16'h9617;
defparam \M1_unit|Add20~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N4
cycloneii_lcell_comb \M1_unit|Add18~28 (
// Equation(s):
// \M1_unit|Add18~28_combout  = ((\M1_unit|U_MAC [14] $ (\M1_unit|Mult0|auto_generated|w247w [14] $ (!\M1_unit|Add18~27 )))) # (GND)
// \M1_unit|Add18~29  = CARRY((\M1_unit|U_MAC [14] & ((\M1_unit|Mult0|auto_generated|w247w [14]) # (!\M1_unit|Add18~27 ))) # (!\M1_unit|U_MAC [14] & (\M1_unit|Mult0|auto_generated|w247w [14] & !\M1_unit|Add18~27 )))

	.dataa(\M1_unit|U_MAC [14]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~27 ),
	.combout(\M1_unit|Add18~28_combout ),
	.cout(\M1_unit|Add18~29 ));
// synopsys translate_off
defparam \M1_unit|Add18~28 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N6
cycloneii_lcell_comb \M1_unit|Add18~30 (
// Equation(s):
// \M1_unit|Add18~30_combout  = (\M1_unit|U_MAC [15] & ((\M1_unit|Mult0|auto_generated|w247w [15] & (\M1_unit|Add18~29  & VCC)) # (!\M1_unit|Mult0|auto_generated|w247w [15] & (!\M1_unit|Add18~29 )))) # (!\M1_unit|U_MAC [15] & 
// ((\M1_unit|Mult0|auto_generated|w247w [15] & (!\M1_unit|Add18~29 )) # (!\M1_unit|Mult0|auto_generated|w247w [15] & ((\M1_unit|Add18~29 ) # (GND)))))
// \M1_unit|Add18~31  = CARRY((\M1_unit|U_MAC [15] & (!\M1_unit|Mult0|auto_generated|w247w [15] & !\M1_unit|Add18~29 )) # (!\M1_unit|U_MAC [15] & ((!\M1_unit|Add18~29 ) # (!\M1_unit|Mult0|auto_generated|w247w [15]))))

	.dataa(\M1_unit|U_MAC [15]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~29 ),
	.combout(\M1_unit|Add18~30_combout ),
	.cout(\M1_unit|Add18~31 ));
// synopsys translate_off
defparam \M1_unit|Add18~30 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N8
cycloneii_lcell_comb \M1_unit|Add19~32 (
// Equation(s):
// \M1_unit|Add19~32_combout  = ((\M1_unit|Mult1|auto_generated|w253w [16] $ (\M1_unit|Mult2|auto_generated|w235w [16] $ (\M1_unit|Add19~31 )))) # (GND)
// \M1_unit|Add19~33  = CARRY((\M1_unit|Mult1|auto_generated|w253w [16] & (\M1_unit|Mult2|auto_generated|w235w [16] & !\M1_unit|Add19~31 )) # (!\M1_unit|Mult1|auto_generated|w253w [16] & ((\M1_unit|Mult2|auto_generated|w235w [16]) # (!\M1_unit|Add19~31 ))))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [16]),
	.datab(\M1_unit|Mult2|auto_generated|w235w [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~31 ),
	.combout(\M1_unit|Add19~32_combout ),
	.cout(\M1_unit|Add19~33 ));
// synopsys translate_off
defparam \M1_unit|Add19~32 .lut_mask = 16'h964D;
defparam \M1_unit|Add19~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N16
cycloneii_lcell_comb \M1_unit|Add21~16 (
// Equation(s):
// \M1_unit|Add21~16_combout  = (\M1_unit|Add20~32_combout  & (\M1_unit|Add21~15  $ (GND))) # (!\M1_unit|Add20~32_combout  & (!\M1_unit|Add21~15  & VCC))
// \M1_unit|Add21~17  = CARRY((\M1_unit|Add20~32_combout  & !\M1_unit|Add21~15 ))

	.dataa(vcc),
	.datab(\M1_unit|Add20~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~15 ),
	.combout(\M1_unit|Add21~16_combout ),
	.cout(\M1_unit|Add21~17 ));
// synopsys translate_off
defparam \M1_unit|Add21~16 .lut_mask = 16'hC30C;
defparam \M1_unit|Add21~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N10
cycloneii_lcell_comb \M1_unit|Add19~34 (
// Equation(s):
// \M1_unit|Add19~34_combout  = (\M1_unit|Mult1|auto_generated|w253w [17] & ((\M1_unit|Mult2|auto_generated|w235w [17] & (!\M1_unit|Add19~33 )) # (!\M1_unit|Mult2|auto_generated|w235w [17] & ((\M1_unit|Add19~33 ) # (GND))))) # 
// (!\M1_unit|Mult1|auto_generated|w253w [17] & ((\M1_unit|Mult2|auto_generated|w235w [17] & (\M1_unit|Add19~33  & VCC)) # (!\M1_unit|Mult2|auto_generated|w235w [17] & (!\M1_unit|Add19~33 ))))
// \M1_unit|Add19~35  = CARRY((\M1_unit|Mult1|auto_generated|w253w [17] & ((!\M1_unit|Add19~33 ) # (!\M1_unit|Mult2|auto_generated|w235w [17]))) # (!\M1_unit|Mult1|auto_generated|w253w [17] & (!\M1_unit|Mult2|auto_generated|w235w [17] & !\M1_unit|Add19~33 
// )))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [17]),
	.datab(\M1_unit|Mult2|auto_generated|w235w [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~33 ),
	.combout(\M1_unit|Add19~34_combout ),
	.cout(\M1_unit|Add19~35 ));
// synopsys translate_off
defparam \M1_unit|Add19~34 .lut_mask = 16'h692B;
defparam \M1_unit|Add19~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N12
cycloneii_lcell_comb \M1_unit|Add19~36 (
// Equation(s):
// \M1_unit|Add19~36_combout  = ((\M1_unit|Mult2|auto_generated|op_1~0_combout  $ (\M1_unit|Mult1|auto_generated|op_1~0_combout  $ (\M1_unit|Add19~35 )))) # (GND)
// \M1_unit|Add19~37  = CARRY((\M1_unit|Mult2|auto_generated|op_1~0_combout  & ((!\M1_unit|Add19~35 ) # (!\M1_unit|Mult1|auto_generated|op_1~0_combout ))) # (!\M1_unit|Mult2|auto_generated|op_1~0_combout  & (!\M1_unit|Mult1|auto_generated|op_1~0_combout  & 
// !\M1_unit|Add19~35 )))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~0_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~35 ),
	.combout(\M1_unit|Add19~36_combout ),
	.cout(\M1_unit|Add19~37 ));
// synopsys translate_off
defparam \M1_unit|Add19~36 .lut_mask = 16'h962B;
defparam \M1_unit|Add19~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N20
cycloneii_lcell_comb \M1_unit|Add21~20 (
// Equation(s):
// \M1_unit|Add21~20_combout  = (\M1_unit|Add20~36_combout  & (\M1_unit|Add21~19  $ (GND))) # (!\M1_unit|Add20~36_combout  & (!\M1_unit|Add21~19  & VCC))
// \M1_unit|Add21~21  = CARRY((\M1_unit|Add20~36_combout  & !\M1_unit|Add21~19 ))

	.dataa(vcc),
	.datab(\M1_unit|Add20~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~19 ),
	.combout(\M1_unit|Add21~20_combout ),
	.cout(\M1_unit|Add21~21 ));
// synopsys translate_off
defparam \M1_unit|Add21~20 .lut_mask = 16'hC30C;
defparam \M1_unit|Add21~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N14
cycloneii_lcell_comb \M1_unit|Add19~38 (
// Equation(s):
// \M1_unit|Add19~38_combout  = (\M1_unit|Mult2|auto_generated|op_1~2_combout  & ((\M1_unit|Mult1|auto_generated|op_1~2_combout  & (!\M1_unit|Add19~37 )) # (!\M1_unit|Mult1|auto_generated|op_1~2_combout  & (\M1_unit|Add19~37  & VCC)))) # 
// (!\M1_unit|Mult2|auto_generated|op_1~2_combout  & ((\M1_unit|Mult1|auto_generated|op_1~2_combout  & ((\M1_unit|Add19~37 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~2_combout  & (!\M1_unit|Add19~37 ))))
// \M1_unit|Add19~39  = CARRY((\M1_unit|Mult2|auto_generated|op_1~2_combout  & (\M1_unit|Mult1|auto_generated|op_1~2_combout  & !\M1_unit|Add19~37 )) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout  & ((\M1_unit|Mult1|auto_generated|op_1~2_combout ) # 
// (!\M1_unit|Add19~37 ))))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~2_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~37 ),
	.combout(\M1_unit|Add19~38_combout ),
	.cout(\M1_unit|Add19~39 ));
// synopsys translate_off
defparam \M1_unit|Add19~38 .lut_mask = 16'h694D;
defparam \M1_unit|Add19~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N14
cycloneii_lcell_comb \M1_unit|Add20~38 (
// Equation(s):
// \M1_unit|Add20~38_combout  = (\M1_unit|Add19~38_combout  & ((\M1_unit|Add18~38_combout  & (\M1_unit|Add20~37  & VCC)) # (!\M1_unit|Add18~38_combout  & (!\M1_unit|Add20~37 )))) # (!\M1_unit|Add19~38_combout  & ((\M1_unit|Add18~38_combout  & 
// (!\M1_unit|Add20~37 )) # (!\M1_unit|Add18~38_combout  & ((\M1_unit|Add20~37 ) # (GND)))))
// \M1_unit|Add20~39  = CARRY((\M1_unit|Add19~38_combout  & (!\M1_unit|Add18~38_combout  & !\M1_unit|Add20~37 )) # (!\M1_unit|Add19~38_combout  & ((!\M1_unit|Add20~37 ) # (!\M1_unit|Add18~38_combout ))))

	.dataa(\M1_unit|Add19~38_combout ),
	.datab(\M1_unit|Add18~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~37 ),
	.combout(\M1_unit|Add20~38_combout ),
	.cout(\M1_unit|Add20~39 ));
// synopsys translate_off
defparam \M1_unit|Add20~38 .lut_mask = 16'h9617;
defparam \M1_unit|Add20~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N16
cycloneii_lcell_comb \M1_unit|Add18~40 (
// Equation(s):
// \M1_unit|Add18~40_combout  = ((\M1_unit|U_MAC [20] $ (\M1_unit|Mult0|auto_generated|op_1~4_combout  $ (!\M1_unit|Add18~39 )))) # (GND)
// \M1_unit|Add18~41  = CARRY((\M1_unit|U_MAC [20] & ((\M1_unit|Mult0|auto_generated|op_1~4_combout ) # (!\M1_unit|Add18~39 ))) # (!\M1_unit|U_MAC [20] & (\M1_unit|Mult0|auto_generated|op_1~4_combout  & !\M1_unit|Add18~39 )))

	.dataa(\M1_unit|U_MAC [20]),
	.datab(\M1_unit|Mult0|auto_generated|op_1~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~39 ),
	.combout(\M1_unit|Add18~40_combout ),
	.cout(\M1_unit|Add18~41 ));
// synopsys translate_off
defparam \M1_unit|Add18~40 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N18
cycloneii_lcell_comb \M1_unit|Add19~42 (
// Equation(s):
// \M1_unit|Add19~42_combout  = (\M1_unit|Mult2|auto_generated|op_1~6_combout  & ((\M1_unit|Mult1|auto_generated|op_1~6_combout  & (!\M1_unit|Add19~41 )) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout  & (\M1_unit|Add19~41  & VCC)))) # 
// (!\M1_unit|Mult2|auto_generated|op_1~6_combout  & ((\M1_unit|Mult1|auto_generated|op_1~6_combout  & ((\M1_unit|Add19~41 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout  & (!\M1_unit|Add19~41 ))))
// \M1_unit|Add19~43  = CARRY((\M1_unit|Mult2|auto_generated|op_1~6_combout  & (\M1_unit|Mult1|auto_generated|op_1~6_combout  & !\M1_unit|Add19~41 )) # (!\M1_unit|Mult2|auto_generated|op_1~6_combout  & ((\M1_unit|Mult1|auto_generated|op_1~6_combout ) # 
// (!\M1_unit|Add19~41 ))))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~6_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~41 ),
	.combout(\M1_unit|Add19~42_combout ),
	.cout(\M1_unit|Add19~43 ));
// synopsys translate_off
defparam \M1_unit|Add19~42 .lut_mask = 16'h694D;
defparam \M1_unit|Add19~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N18
cycloneii_lcell_comb \M1_unit|Add20~42 (
// Equation(s):
// \M1_unit|Add20~42_combout  = (\M1_unit|Add19~42_combout  & ((\M1_unit|Add18~42_combout  & (\M1_unit|Add20~41  & VCC)) # (!\M1_unit|Add18~42_combout  & (!\M1_unit|Add20~41 )))) # (!\M1_unit|Add19~42_combout  & ((\M1_unit|Add18~42_combout  & 
// (!\M1_unit|Add20~41 )) # (!\M1_unit|Add18~42_combout  & ((\M1_unit|Add20~41 ) # (GND)))))
// \M1_unit|Add20~43  = CARRY((\M1_unit|Add19~42_combout  & (!\M1_unit|Add18~42_combout  & !\M1_unit|Add20~41 )) # (!\M1_unit|Add19~42_combout  & ((!\M1_unit|Add20~41 ) # (!\M1_unit|Add18~42_combout ))))

	.dataa(\M1_unit|Add19~42_combout ),
	.datab(\M1_unit|Add18~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~41 ),
	.combout(\M1_unit|Add20~42_combout ),
	.cout(\M1_unit|Add20~43 ));
// synopsys translate_off
defparam \M1_unit|Add20~42 .lut_mask = 16'h9617;
defparam \M1_unit|Add20~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N26
cycloneii_lcell_comb \M1_unit|Add21~26 (
// Equation(s):
// \M1_unit|Add21~26_combout  = (\M1_unit|Add20~42_combout  & (!\M1_unit|Add21~25 )) # (!\M1_unit|Add20~42_combout  & ((\M1_unit|Add21~25 ) # (GND)))
// \M1_unit|Add21~27  = CARRY((!\M1_unit|Add21~25 ) # (!\M1_unit|Add20~42_combout ))

	.dataa(\M1_unit|Add20~42_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~25 ),
	.combout(\M1_unit|Add21~26_combout ),
	.cout(\M1_unit|Add21~27 ));
// synopsys translate_off
defparam \M1_unit|Add21~26 .lut_mask = 16'h5A5F;
defparam \M1_unit|Add21~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N20
cycloneii_lcell_comb \M1_unit|Add19~44 (
// Equation(s):
// \M1_unit|Add19~44_combout  = ((\M1_unit|Mult2|auto_generated|op_1~8_combout  $ (\M1_unit|Mult1|auto_generated|op_1~8_combout  $ (\M1_unit|Add19~43 )))) # (GND)
// \M1_unit|Add19~45  = CARRY((\M1_unit|Mult2|auto_generated|op_1~8_combout  & ((!\M1_unit|Add19~43 ) # (!\M1_unit|Mult1|auto_generated|op_1~8_combout ))) # (!\M1_unit|Mult2|auto_generated|op_1~8_combout  & (!\M1_unit|Mult1|auto_generated|op_1~8_combout  & 
// !\M1_unit|Add19~43 )))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~8_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~43 ),
	.combout(\M1_unit|Add19~44_combout ),
	.cout(\M1_unit|Add19~45 ));
// synopsys translate_off
defparam \M1_unit|Add19~44 .lut_mask = 16'h962B;
defparam \M1_unit|Add19~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N22
cycloneii_lcell_comb \M1_unit|Add18~46 (
// Equation(s):
// \M1_unit|Add18~46_combout  = (\M1_unit|U_MAC [23] & ((\M1_unit|Mult0|auto_generated|op_1~10_combout  & (\M1_unit|Add18~45  & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~10_combout  & (!\M1_unit|Add18~45 )))) # (!\M1_unit|U_MAC [23] & 
// ((\M1_unit|Mult0|auto_generated|op_1~10_combout  & (!\M1_unit|Add18~45 )) # (!\M1_unit|Mult0|auto_generated|op_1~10_combout  & ((\M1_unit|Add18~45 ) # (GND)))))
// \M1_unit|Add18~47  = CARRY((\M1_unit|U_MAC [23] & (!\M1_unit|Mult0|auto_generated|op_1~10_combout  & !\M1_unit|Add18~45 )) # (!\M1_unit|U_MAC [23] & ((!\M1_unit|Add18~45 ) # (!\M1_unit|Mult0|auto_generated|op_1~10_combout ))))

	.dataa(\M1_unit|U_MAC [23]),
	.datab(\M1_unit|Mult0|auto_generated|op_1~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~45 ),
	.combout(\M1_unit|Add18~46_combout ),
	.cout(\M1_unit|Add18~47 ));
// synopsys translate_off
defparam \M1_unit|Add18~46 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N22
cycloneii_lcell_comb \M1_unit|Add20~46 (
// Equation(s):
// \M1_unit|Add20~46_combout  = (\M1_unit|Add18~46_combout  & ((\M1_unit|Add19~46_combout  & (\M1_unit|Add20~45  & VCC)) # (!\M1_unit|Add19~46_combout  & (!\M1_unit|Add20~45 )))) # (!\M1_unit|Add18~46_combout  & ((\M1_unit|Add19~46_combout  & 
// (!\M1_unit|Add20~45 )) # (!\M1_unit|Add19~46_combout  & ((\M1_unit|Add20~45 ) # (GND)))))
// \M1_unit|Add20~47  = CARRY((\M1_unit|Add18~46_combout  & (!\M1_unit|Add19~46_combout  & !\M1_unit|Add20~45 )) # (!\M1_unit|Add18~46_combout  & ((!\M1_unit|Add20~45 ) # (!\M1_unit|Add19~46_combout ))))

	.dataa(\M1_unit|Add18~46_combout ),
	.datab(\M1_unit|Add19~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~45 ),
	.combout(\M1_unit|Add20~46_combout ),
	.cout(\M1_unit|Add20~47 ));
// synopsys translate_off
defparam \M1_unit|Add20~46 .lut_mask = 16'h9617;
defparam \M1_unit|Add20~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N22
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~12 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~12_combout  = ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT6  $ (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT24  $ (!\M1_unit|Mult1|auto_generated|op_1~11 )))) # (GND)
// \M1_unit|Mult1|auto_generated|op_1~13  = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT6  & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT24 ) # (!\M1_unit|Mult1|auto_generated|op_1~11 ))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT6  & 
// (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT24  & !\M1_unit|Mult1|auto_generated|op_1~11 )))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT24 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~11 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~12_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \M1_unit|Mult1|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N24
cycloneii_lcell_comb \M1_unit|Add19~48 (
// Equation(s):
// \M1_unit|Add19~48_combout  = ((\M1_unit|Mult1|auto_generated|op_1~12_combout  $ (\M1_unit|Mult2|auto_generated|op_1~12_combout  $ (\M1_unit|Add19~47 )))) # (GND)
// \M1_unit|Add19~49  = CARRY((\M1_unit|Mult1|auto_generated|op_1~12_combout  & (\M1_unit|Mult2|auto_generated|op_1~12_combout  & !\M1_unit|Add19~47 )) # (!\M1_unit|Mult1|auto_generated|op_1~12_combout  & ((\M1_unit|Mult2|auto_generated|op_1~12_combout ) # 
// (!\M1_unit|Add19~47 ))))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~12_combout ),
	.datab(\M1_unit|Mult2|auto_generated|op_1~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~47 ),
	.combout(\M1_unit|Add19~48_combout ),
	.cout(\M1_unit|Add19~49 ));
// synopsys translate_off
defparam \M1_unit|Add19~48 .lut_mask = 16'h964D;
defparam \M1_unit|Add19~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N0
cycloneii_lcell_comb \M1_unit|Add21~32 (
// Equation(s):
// \M1_unit|Add21~32_combout  = (\M1_unit|Add20~48_combout  & (\M1_unit|Add21~31  $ (GND))) # (!\M1_unit|Add20~48_combout  & (!\M1_unit|Add21~31  & VCC))
// \M1_unit|Add21~33  = CARRY((\M1_unit|Add20~48_combout  & !\M1_unit|Add21~31 ))

	.dataa(vcc),
	.datab(\M1_unit|Add20~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~31 ),
	.combout(\M1_unit|Add21~32_combout ),
	.cout(\M1_unit|Add21~33 ));
// synopsys translate_off
defparam \M1_unit|Add21~32 .lut_mask = 16'hC30C;
defparam \M1_unit|Add21~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N26
cycloneii_lcell_comb \M1_unit|Add18~50 (
// Equation(s):
// \M1_unit|Add18~50_combout  = (\M1_unit|U_MAC [25] & ((\M1_unit|Mult0|auto_generated|op_1~14_combout  & (\M1_unit|Add18~49  & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~14_combout  & (!\M1_unit|Add18~49 )))) # (!\M1_unit|U_MAC [25] & 
// ((\M1_unit|Mult0|auto_generated|op_1~14_combout  & (!\M1_unit|Add18~49 )) # (!\M1_unit|Mult0|auto_generated|op_1~14_combout  & ((\M1_unit|Add18~49 ) # (GND)))))
// \M1_unit|Add18~51  = CARRY((\M1_unit|U_MAC [25] & (!\M1_unit|Mult0|auto_generated|op_1~14_combout  & !\M1_unit|Add18~49 )) # (!\M1_unit|U_MAC [25] & ((!\M1_unit|Add18~49 ) # (!\M1_unit|Mult0|auto_generated|op_1~14_combout ))))

	.dataa(\M1_unit|U_MAC [25]),
	.datab(\M1_unit|Mult0|auto_generated|op_1~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~49 ),
	.combout(\M1_unit|Add18~50_combout ),
	.cout(\M1_unit|Add18~51 ));
// synopsys translate_off
defparam \M1_unit|Add18~50 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N24
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~14 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~14_combout  = (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25  & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7  & (\M1_unit|Mult2|auto_generated|op_1~13  & VCC)) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7  
// & (!\M1_unit|Mult2|auto_generated|op_1~13 )))) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25  & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7  & (!\M1_unit|Mult2|auto_generated|op_1~13 )) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7  & 
// ((\M1_unit|Mult2|auto_generated|op_1~13 ) # (GND)))))
// \M1_unit|Mult2|auto_generated|op_1~15  = CARRY((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25  & (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7  & !\M1_unit|Mult2|auto_generated|op_1~13 )) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25  & 
// ((!\M1_unit|Mult2|auto_generated|op_1~13 ) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~13 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~14_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \M1_unit|Mult2|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N26
cycloneii_lcell_comb \M1_unit|Add20~50 (
// Equation(s):
// \M1_unit|Add20~50_combout  = (\M1_unit|Add18~50_combout  & ((\M1_unit|Add19~50_combout  & (\M1_unit|Add20~49  & VCC)) # (!\M1_unit|Add19~50_combout  & (!\M1_unit|Add20~49 )))) # (!\M1_unit|Add18~50_combout  & ((\M1_unit|Add19~50_combout  & 
// (!\M1_unit|Add20~49 )) # (!\M1_unit|Add19~50_combout  & ((\M1_unit|Add20~49 ) # (GND)))))
// \M1_unit|Add20~51  = CARRY((\M1_unit|Add18~50_combout  & (!\M1_unit|Add19~50_combout  & !\M1_unit|Add20~49 )) # (!\M1_unit|Add18~50_combout  & ((!\M1_unit|Add20~49 ) # (!\M1_unit|Add19~50_combout ))))

	.dataa(\M1_unit|Add18~50_combout ),
	.datab(\M1_unit|Add19~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~49 ),
	.combout(\M1_unit|Add20~50_combout ),
	.cout(\M1_unit|Add20~51 ));
// synopsys translate_off
defparam \M1_unit|Add20~50 .lut_mask = 16'h9617;
defparam \M1_unit|Add20~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N28
cycloneii_lcell_comb \M1_unit|Add18~52 (
// Equation(s):
// \M1_unit|Add18~52_combout  = ((\M1_unit|Mult0|auto_generated|op_1~16_combout  $ (\M1_unit|U_MAC [26] $ (!\M1_unit|Add18~51 )))) # (GND)
// \M1_unit|Add18~53  = CARRY((\M1_unit|Mult0|auto_generated|op_1~16_combout  & ((\M1_unit|U_MAC [26]) # (!\M1_unit|Add18~51 ))) # (!\M1_unit|Mult0|auto_generated|op_1~16_combout  & (\M1_unit|U_MAC [26] & !\M1_unit|Add18~51 )))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~16_combout ),
	.datab(\M1_unit|U_MAC [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~51 ),
	.combout(\M1_unit|Add18~52_combout ),
	.cout(\M1_unit|Add18~53 ));
// synopsys translate_off
defparam \M1_unit|Add18~52 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N26
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~16 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~16_combout  = ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT8  $ (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT26  $ (!\M1_unit|Mult2|auto_generated|op_1~15 )))) # (GND)
// \M1_unit|Mult2|auto_generated|op_1~17  = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT8  & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT26 ) # (!\M1_unit|Mult2|auto_generated|op_1~15 ))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT8  & 
// (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT26  & !\M1_unit|Mult2|auto_generated|op_1~15 )))

	.dataa(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT26 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~15 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~16_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \M1_unit|Mult2|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N28
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~18 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~18_combout  = (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27  & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9  & (\M1_unit|Mult1|auto_generated|op_1~17  & VCC)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9  
// & (!\M1_unit|Mult1|auto_generated|op_1~17 )))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27  & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9  & (!\M1_unit|Mult1|auto_generated|op_1~17 )) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9  & 
// ((\M1_unit|Mult1|auto_generated|op_1~17 ) # (GND)))))
// \M1_unit|Mult1|auto_generated|op_1~19  = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27  & (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9  & !\M1_unit|Mult1|auto_generated|op_1~17 )) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27  & 
// ((!\M1_unit|Mult1|auto_generated|op_1~17 ) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~17 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~18_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \M1_unit|Mult1|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N30
cycloneii_lcell_comb \M1_unit|Add19~54 (
// Equation(s):
// \M1_unit|Add19~54_combout  = (\M1_unit|Mult1|auto_generated|op_1~18_combout  & ((\M1_unit|Mult2|auto_generated|op_1~18_combout  & (!\M1_unit|Add19~53 )) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout  & ((\M1_unit|Add19~53 ) # (GND))))) # 
// (!\M1_unit|Mult1|auto_generated|op_1~18_combout  & ((\M1_unit|Mult2|auto_generated|op_1~18_combout  & (\M1_unit|Add19~53  & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout  & (!\M1_unit|Add19~53 ))))
// \M1_unit|Add19~55  = CARRY((\M1_unit|Mult1|auto_generated|op_1~18_combout  & ((!\M1_unit|Add19~53 ) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout ))) # (!\M1_unit|Mult1|auto_generated|op_1~18_combout  & (!\M1_unit|Mult2|auto_generated|op_1~18_combout  
// & !\M1_unit|Add19~53 )))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~18_combout ),
	.datab(\M1_unit|Mult2|auto_generated|op_1~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~53 ),
	.combout(\M1_unit|Add19~54_combout ),
	.cout(\M1_unit|Add19~55 ));
// synopsys translate_off
defparam \M1_unit|Add19~54 .lut_mask = 16'h692B;
defparam \M1_unit|Add19~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N30
cycloneii_lcell_comb \M1_unit|Add20~54 (
// Equation(s):
// \M1_unit|Add20~54_combout  = (\M1_unit|Add19~54_combout  & ((\M1_unit|Add18~54_combout  & (\M1_unit|Add20~53  & VCC)) # (!\M1_unit|Add18~54_combout  & (!\M1_unit|Add20~53 )))) # (!\M1_unit|Add19~54_combout  & ((\M1_unit|Add18~54_combout  & 
// (!\M1_unit|Add20~53 )) # (!\M1_unit|Add18~54_combout  & ((\M1_unit|Add20~53 ) # (GND)))))
// \M1_unit|Add20~55  = CARRY((\M1_unit|Add19~54_combout  & (!\M1_unit|Add18~54_combout  & !\M1_unit|Add20~53 )) # (!\M1_unit|Add19~54_combout  & ((!\M1_unit|Add20~53 ) # (!\M1_unit|Add18~54_combout ))))

	.dataa(\M1_unit|Add19~54_combout ),
	.datab(\M1_unit|Add18~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~53 ),
	.combout(\M1_unit|Add20~54_combout ),
	.cout(\M1_unit|Add20~55 ));
// synopsys translate_off
defparam \M1_unit|Add20~54 .lut_mask = 16'h9617;
defparam \M1_unit|Add20~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N6
cycloneii_lcell_comb \M1_unit|Add21~38 (
// Equation(s):
// \M1_unit|Add21~38_combout  = (\M1_unit|Add20~54_combout  & (!\M1_unit|Add21~37 )) # (!\M1_unit|Add20~54_combout  & ((\M1_unit|Add21~37 ) # (GND)))
// \M1_unit|Add21~39  = CARRY((!\M1_unit|Add21~37 ) # (!\M1_unit|Add20~54_combout ))

	.dataa(\M1_unit|Add20~54_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~37 ),
	.combout(\M1_unit|Add21~38_combout ),
	.cout(\M1_unit|Add21~39 ));
// synopsys translate_off
defparam \M1_unit|Add21~38 .lut_mask = 16'h5A5F;
defparam \M1_unit|Add21~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N0
cycloneii_lcell_comb \M1_unit|Add19~56 (
// Equation(s):
// \M1_unit|Add19~56_combout  = ((\M1_unit|Mult2|auto_generated|op_1~20_combout  $ (\M1_unit|Mult1|auto_generated|op_1~20_combout  $ (\M1_unit|Add19~55 )))) # (GND)
// \M1_unit|Add19~57  = CARRY((\M1_unit|Mult2|auto_generated|op_1~20_combout  & ((!\M1_unit|Add19~55 ) # (!\M1_unit|Mult1|auto_generated|op_1~20_combout ))) # (!\M1_unit|Mult2|auto_generated|op_1~20_combout  & (!\M1_unit|Mult1|auto_generated|op_1~20_combout  
// & !\M1_unit|Add19~55 )))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~20_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~55 ),
	.combout(\M1_unit|Add19~56_combout ),
	.cout(\M1_unit|Add19~57 ));
// synopsys translate_off
defparam \M1_unit|Add19~56 .lut_mask = 16'h962B;
defparam \M1_unit|Add19~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N2
cycloneii_lcell_comb \M1_unit|Add19~58 (
// Equation(s):
// \M1_unit|Add19~58_combout  = (\M1_unit|Mult1|auto_generated|op_1~22_combout  & ((\M1_unit|Mult2|auto_generated|op_1~22_combout  & (!\M1_unit|Add19~57 )) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout  & ((\M1_unit|Add19~57 ) # (GND))))) # 
// (!\M1_unit|Mult1|auto_generated|op_1~22_combout  & ((\M1_unit|Mult2|auto_generated|op_1~22_combout  & (\M1_unit|Add19~57  & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout  & (!\M1_unit|Add19~57 ))))
// \M1_unit|Add19~59  = CARRY((\M1_unit|Mult1|auto_generated|op_1~22_combout  & ((!\M1_unit|Add19~57 ) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout ))) # (!\M1_unit|Mult1|auto_generated|op_1~22_combout  & (!\M1_unit|Mult2|auto_generated|op_1~22_combout  
// & !\M1_unit|Add19~57 )))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~22_combout ),
	.datab(\M1_unit|Mult2|auto_generated|op_1~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~57 ),
	.combout(\M1_unit|Add19~58_combout ),
	.cout(\M1_unit|Add19~59 ));
// synopsys translate_off
defparam \M1_unit|Add19~58 .lut_mask = 16'h692B;
defparam \M1_unit|Add19~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
cycloneii_lcell_comb \M1_unit|Add20~58 (
// Equation(s):
// \M1_unit|Add20~58_combout  = (\M1_unit|Add19~58_combout  & ((\M1_unit|Add18~58_combout  & (\M1_unit|Add20~57  & VCC)) # (!\M1_unit|Add18~58_combout  & (!\M1_unit|Add20~57 )))) # (!\M1_unit|Add19~58_combout  & ((\M1_unit|Add18~58_combout  & 
// (!\M1_unit|Add20~57 )) # (!\M1_unit|Add18~58_combout  & ((\M1_unit|Add20~57 ) # (GND)))))
// \M1_unit|Add20~59  = CARRY((\M1_unit|Add19~58_combout  & (!\M1_unit|Add18~58_combout  & !\M1_unit|Add20~57 )) # (!\M1_unit|Add19~58_combout  & ((!\M1_unit|Add20~57 ) # (!\M1_unit|Add18~58_combout ))))

	.dataa(\M1_unit|Add19~58_combout ),
	.datab(\M1_unit|Add18~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~57 ),
	.combout(\M1_unit|Add20~58_combout ),
	.cout(\M1_unit|Add20~59 ));
// synopsys translate_off
defparam \M1_unit|Add20~58 .lut_mask = 16'h9617;
defparam \M1_unit|Add20~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N2
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~24_combout  = ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT12  $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\M1_unit|Mult0|auto_generated|op_1~23 )))) # (GND)
// \M1_unit|Mult0|auto_generated|op_1~25  = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT12  & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\M1_unit|Mult0|auto_generated|op_1~23 ))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT12  & 
// (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT30  & !\M1_unit|Mult0|auto_generated|op_1~23 )))

	.dataa(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datab(\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~23 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~24_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \M1_unit|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N4
cycloneii_lcell_comb \M1_unit|Add18~60 (
// Equation(s):
// \M1_unit|Add18~60_combout  = ((\M1_unit|Mult0|auto_generated|op_1~24_combout  $ (\M1_unit|U_MAC [30] $ (!\M1_unit|Add18~59 )))) # (GND)
// \M1_unit|Add18~61  = CARRY((\M1_unit|Mult0|auto_generated|op_1~24_combout  & ((\M1_unit|U_MAC [30]) # (!\M1_unit|Add18~59 ))) # (!\M1_unit|Mult0|auto_generated|op_1~24_combout  & (\M1_unit|U_MAC [30] & !\M1_unit|Add18~59 )))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~24_combout ),
	.datab(\M1_unit|U_MAC [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~59 ),
	.combout(\M1_unit|Add18~60_combout ),
	.cout(\M1_unit|Add18~61 ));
// synopsys translate_off
defparam \M1_unit|Add18~60 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~24 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~24_combout  = ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT12  $ (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT30  $ (!\M1_unit|Mult2|auto_generated|op_1~23 )))) # (GND)
// \M1_unit|Mult2|auto_generated|op_1~25  = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT12  & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT30 ) # (!\M1_unit|Mult2|auto_generated|op_1~23 ))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT12  & 
// (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT30  & !\M1_unit|Mult2|auto_generated|op_1~23 )))

	.dataa(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT12 ),
	.datab(\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT30 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~23 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~24_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \M1_unit|Mult2|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N6
cycloneii_lcell_comb \M1_unit|Add18~62 (
// Equation(s):
// \M1_unit|Add18~62_combout  = (\M1_unit|Mult0|auto_generated|op_1~26_combout  & ((\M1_unit|U_MAC [31] & (\M1_unit|Add18~61  & VCC)) # (!\M1_unit|U_MAC [31] & (!\M1_unit|Add18~61 )))) # (!\M1_unit|Mult0|auto_generated|op_1~26_combout  & ((\M1_unit|U_MAC 
// [31] & (!\M1_unit|Add18~61 )) # (!\M1_unit|U_MAC [31] & ((\M1_unit|Add18~61 ) # (GND)))))
// \M1_unit|Add18~63  = CARRY((\M1_unit|Mult0|auto_generated|op_1~26_combout  & (!\M1_unit|U_MAC [31] & !\M1_unit|Add18~61 )) # (!\M1_unit|Mult0|auto_generated|op_1~26_combout  & ((!\M1_unit|Add18~61 ) # (!\M1_unit|U_MAC [31]))))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~26_combout ),
	.datab(\M1_unit|U_MAC [31]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~61 ),
	.combout(\M1_unit|Add18~62_combout ),
	.cout(\M1_unit|Add18~63 ));
// synopsys translate_off
defparam \M1_unit|Add18~62 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
cycloneii_lcell_comb \M1_unit|Add20~62 (
// Equation(s):
// \M1_unit|Add20~62_combout  = (\M1_unit|Add18~62_combout  & ((\M1_unit|Add19~62_combout  & (\M1_unit|Add20~61  & VCC)) # (!\M1_unit|Add19~62_combout  & (!\M1_unit|Add20~61 )))) # (!\M1_unit|Add18~62_combout  & ((\M1_unit|Add19~62_combout  & 
// (!\M1_unit|Add20~61 )) # (!\M1_unit|Add19~62_combout  & ((\M1_unit|Add20~61 ) # (GND)))))
// \M1_unit|Add20~63  = CARRY((\M1_unit|Add18~62_combout  & (!\M1_unit|Add19~62_combout  & !\M1_unit|Add20~61 )) # (!\M1_unit|Add18~62_combout  & ((!\M1_unit|Add20~61 ) # (!\M1_unit|Add19~62_combout ))))

	.dataa(\M1_unit|Add18~62_combout ),
	.datab(\M1_unit|Add19~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~61 ),
	.combout(\M1_unit|Add20~62_combout ),
	.cout(\M1_unit|Add20~63 ));
// synopsys translate_off
defparam \M1_unit|Add20~62 .lut_mask = 16'h9617;
defparam \M1_unit|Add20~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N6
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~28 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~28_combout  = ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT14  $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT32  $ (!\M1_unit|Mult0|auto_generated|op_1~27 )))) # (GND)
// \M1_unit|Mult0|auto_generated|op_1~29  = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT14  & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT32 ) # (!\M1_unit|Mult0|auto_generated|op_1~27 ))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT14  & 
// (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT32  & !\M1_unit|Mult0|auto_generated|op_1~27 )))

	.dataa(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datab(\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~27 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~28_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \M1_unit|Mult0|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N8
cycloneii_lcell_comb \M1_unit|Add19~64 (
// Equation(s):
// \M1_unit|Add19~64_combout  = ((\M1_unit|Mult1|auto_generated|op_1~28_combout  $ (\M1_unit|Mult2|auto_generated|op_1~28_combout  $ (\M1_unit|Add19~63 )))) # (GND)
// \M1_unit|Add19~65  = CARRY((\M1_unit|Mult1|auto_generated|op_1~28_combout  & (\M1_unit|Mult2|auto_generated|op_1~28_combout  & !\M1_unit|Add19~63 )) # (!\M1_unit|Mult1|auto_generated|op_1~28_combout  & ((\M1_unit|Mult2|auto_generated|op_1~28_combout ) # 
// (!\M1_unit|Add19~63 ))))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~28_combout ),
	.datab(\M1_unit|Mult2|auto_generated|op_1~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~63 ),
	.combout(\M1_unit|Add19~64_combout ),
	.cout(\M1_unit|Add19~65 ));
// synopsys translate_off
defparam \M1_unit|Add19~64 .lut_mask = 16'h964D;
defparam \M1_unit|Add19~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N16
cycloneii_lcell_comb \M1_unit|Add21~48 (
// Equation(s):
// \M1_unit|Add21~48_combout  = (\M1_unit|Add20~64_combout  & (\M1_unit|Add21~47  $ (GND))) # (!\M1_unit|Add20~64_combout  & (!\M1_unit|Add21~47  & VCC))
// \M1_unit|Add21~49  = CARRY((\M1_unit|Add20~64_combout  & !\M1_unit|Add21~47 ))

	.dataa(vcc),
	.datab(\M1_unit|Add20~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~47 ),
	.combout(\M1_unit|Add21~48_combout ),
	.cout(\M1_unit|Add21~49 ));
// synopsys translate_off
defparam \M1_unit|Add21~48 .lut_mask = 16'hC30C;
defparam \M1_unit|Add21~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~30 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~30_combout  = (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT33  & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT15  & (\M1_unit|Mult1|auto_generated|op_1~29  & VCC)) # 
// (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT15  & (!\M1_unit|Mult1|auto_generated|op_1~29 )))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT33  & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT15  & (!\M1_unit|Mult1|auto_generated|op_1~29 )) # 
// (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT15  & ((\M1_unit|Mult1|auto_generated|op_1~29 ) # (GND)))))
// \M1_unit|Mult1|auto_generated|op_1~31  = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT33  & (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT15  & !\M1_unit|Mult1|auto_generated|op_1~29 )) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT33  & 
// ((!\M1_unit|Mult1|auto_generated|op_1~29 ) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT15 ))))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT33 ),
	.datab(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT15 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~29 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~30_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \M1_unit|Mult1|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N10
cycloneii_lcell_comb \M1_unit|Add19~66 (
// Equation(s):
// \M1_unit|Add19~66_combout  = (\M1_unit|Mult1|auto_generated|op_1~30_combout  & ((\M1_unit|Mult2|auto_generated|op_1~30_combout  & (!\M1_unit|Add19~65 )) # (!\M1_unit|Mult2|auto_generated|op_1~30_combout  & ((\M1_unit|Add19~65 ) # (GND))))) # 
// (!\M1_unit|Mult1|auto_generated|op_1~30_combout  & ((\M1_unit|Mult2|auto_generated|op_1~30_combout  & (\M1_unit|Add19~65  & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~30_combout  & (!\M1_unit|Add19~65 ))))
// \M1_unit|Add19~67  = CARRY((\M1_unit|Mult1|auto_generated|op_1~30_combout  & ((!\M1_unit|Add19~65 ) # (!\M1_unit|Mult2|auto_generated|op_1~30_combout ))) # (!\M1_unit|Mult1|auto_generated|op_1~30_combout  & (!\M1_unit|Mult2|auto_generated|op_1~30_combout  
// & !\M1_unit|Add19~65 )))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~30_combout ),
	.datab(\M1_unit|Mult2|auto_generated|op_1~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~65 ),
	.combout(\M1_unit|Add19~66_combout ),
	.cout(\M1_unit|Add19~67 ));
// synopsys translate_off
defparam \M1_unit|Add19~66 .lut_mask = 16'h692B;
defparam \M1_unit|Add19~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N12
cycloneii_lcell_comb \M1_unit|Add19~68 (
// Equation(s):
// \M1_unit|Add19~68_combout  = ((\M1_unit|Mult2|auto_generated|op_1~32_combout  $ (\M1_unit|Mult1|auto_generated|op_1~32_combout  $ (\M1_unit|Add19~67 )))) # (GND)
// \M1_unit|Add19~69  = CARRY((\M1_unit|Mult2|auto_generated|op_1~32_combout  & ((!\M1_unit|Add19~67 ) # (!\M1_unit|Mult1|auto_generated|op_1~32_combout ))) # (!\M1_unit|Mult2|auto_generated|op_1~32_combout  & (!\M1_unit|Mult1|auto_generated|op_1~32_combout  
// & !\M1_unit|Add19~67 )))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~32_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~67 ),
	.combout(\M1_unit|Add19~68_combout ),
	.cout(\M1_unit|Add19~69 ));
// synopsys translate_off
defparam \M1_unit|Add19~68 .lut_mask = 16'h962B;
defparam \M1_unit|Add19~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~34 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~34_combout  = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT17  & (!\M1_unit|Mult2|auto_generated|op_1~33 )) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT17  & ((\M1_unit|Mult2|auto_generated|op_1~33 ) # (GND)))
// \M1_unit|Mult2|auto_generated|op_1~35  = CARRY((!\M1_unit|Mult2|auto_generated|op_1~33 ) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT17 ))

	.dataa(vcc),
	.datab(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT17 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~33 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~34_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~34 .lut_mask = 16'h3C3F;
defparam \M1_unit|Mult2|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N14
cycloneii_lcell_comb \M1_unit|Add19~70 (
// Equation(s):
// \M1_unit|Add19~70_combout  = (\M1_unit|Mult2|auto_generated|op_1~34_combout  & ((\M1_unit|Mult1|auto_generated|op_1~34_combout  & (!\M1_unit|Add19~69 )) # (!\M1_unit|Mult1|auto_generated|op_1~34_combout  & (\M1_unit|Add19~69  & VCC)))) # 
// (!\M1_unit|Mult2|auto_generated|op_1~34_combout  & ((\M1_unit|Mult1|auto_generated|op_1~34_combout  & ((\M1_unit|Add19~69 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~34_combout  & (!\M1_unit|Add19~69 ))))
// \M1_unit|Add19~71  = CARRY((\M1_unit|Mult2|auto_generated|op_1~34_combout  & (\M1_unit|Mult1|auto_generated|op_1~34_combout  & !\M1_unit|Add19~69 )) # (!\M1_unit|Mult2|auto_generated|op_1~34_combout  & ((\M1_unit|Mult1|auto_generated|op_1~34_combout ) # 
// (!\M1_unit|Add19~69 ))))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~34_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~69 ),
	.combout(\M1_unit|Add19~70_combout ),
	.cout(\M1_unit|Add19~71 ));
// synopsys translate_off
defparam \M1_unit|Add19~70 .lut_mask = 16'h694D;
defparam \M1_unit|Add19~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N14
cycloneii_lcell_comb \M1_unit|Add20~70 (
// Equation(s):
// \M1_unit|Add20~70_combout  = (\M1_unit|Add19~70_combout  & ((\M1_unit|Add18~70_combout  & (\M1_unit|Add20~69  & VCC)) # (!\M1_unit|Add18~70_combout  & (!\M1_unit|Add20~69 )))) # (!\M1_unit|Add19~70_combout  & ((\M1_unit|Add18~70_combout  & 
// (!\M1_unit|Add20~69 )) # (!\M1_unit|Add18~70_combout  & ((\M1_unit|Add20~69 ) # (GND)))))
// \M1_unit|Add20~71  = CARRY((\M1_unit|Add19~70_combout  & (!\M1_unit|Add18~70_combout  & !\M1_unit|Add20~69 )) # (!\M1_unit|Add19~70_combout  & ((!\M1_unit|Add20~69 ) # (!\M1_unit|Add18~70_combout ))))

	.dataa(\M1_unit|Add19~70_combout ),
	.datab(\M1_unit|Add18~70_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~69 ),
	.combout(\M1_unit|Add20~70_combout ),
	.cout(\M1_unit|Add20~71 ));
// synopsys translate_off
defparam \M1_unit|Add20~70 .lut_mask = 16'h9617;
defparam \M1_unit|Add20~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N16
cycloneii_lcell_comb \M1_unit|Add18~72 (
// Equation(s):
// \M1_unit|Add18~72_combout  = ((\M1_unit|U_MAC [36] $ (\M1_unit|Mult0|auto_generated|op_1~36_combout  $ (!\M1_unit|Add18~71 )))) # (GND)
// \M1_unit|Add18~73  = CARRY((\M1_unit|U_MAC [36] & ((\M1_unit|Mult0|auto_generated|op_1~36_combout ) # (!\M1_unit|Add18~71 ))) # (!\M1_unit|U_MAC [36] & (\M1_unit|Mult0|auto_generated|op_1~36_combout  & !\M1_unit|Add18~71 )))

	.dataa(\M1_unit|U_MAC [36]),
	.datab(\M1_unit|Mult0|auto_generated|op_1~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~71 ),
	.combout(\M1_unit|Add18~72_combout ),
	.cout(\M1_unit|Add18~73 ));
// synopsys translate_off
defparam \M1_unit|Add18~72 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~36 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~36_combout  = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT18  & (\M1_unit|Mult2|auto_generated|op_1~35  $ (GND))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT18  & (!\M1_unit|Mult2|auto_generated|op_1~35  & 
// VCC))
// \M1_unit|Mult2|auto_generated|op_1~37  = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT18  & !\M1_unit|Mult2|auto_generated|op_1~35 ))

	.dataa(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT18 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~35 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~36_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~36 .lut_mask = 16'hA50A;
defparam \M1_unit|Mult2|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N16
cycloneii_lcell_comb \M1_unit|Add20~72 (
// Equation(s):
// \M1_unit|Add20~72_combout  = ((\M1_unit|Add18~72_combout  $ (\M1_unit|Add19~72_combout  $ (!\M1_unit|Add20~71 )))) # (GND)
// \M1_unit|Add20~73  = CARRY((\M1_unit|Add18~72_combout  & ((\M1_unit|Add19~72_combout ) # (!\M1_unit|Add20~71 ))) # (!\M1_unit|Add18~72_combout  & (\M1_unit|Add19~72_combout  & !\M1_unit|Add20~71 )))

	.dataa(\M1_unit|Add18~72_combout ),
	.datab(\M1_unit|Add19~72_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~71 ),
	.combout(\M1_unit|Add20~72_combout ),
	.cout(\M1_unit|Add20~73 ));
// synopsys translate_off
defparam \M1_unit|Add20~72 .lut_mask = 16'h698E;
defparam \M1_unit|Add20~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N18
cycloneii_lcell_comb \M1_unit|Add18~74 (
// Equation(s):
// \M1_unit|Add18~74_combout  = (\M1_unit|Mult0|auto_generated|op_1~38_combout  & ((\M1_unit|U_MAC [37] & (\M1_unit|Add18~73  & VCC)) # (!\M1_unit|U_MAC [37] & (!\M1_unit|Add18~73 )))) # (!\M1_unit|Mult0|auto_generated|op_1~38_combout  & ((\M1_unit|U_MAC 
// [37] & (!\M1_unit|Add18~73 )) # (!\M1_unit|U_MAC [37] & ((\M1_unit|Add18~73 ) # (GND)))))
// \M1_unit|Add18~75  = CARRY((\M1_unit|Mult0|auto_generated|op_1~38_combout  & (!\M1_unit|U_MAC [37] & !\M1_unit|Add18~73 )) # (!\M1_unit|Mult0|auto_generated|op_1~38_combout  & ((!\M1_unit|Add18~73 ) # (!\M1_unit|U_MAC [37]))))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~38_combout ),
	.datab(\M1_unit|U_MAC [37]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~73 ),
	.combout(\M1_unit|Add18~74_combout ),
	.cout(\M1_unit|Add18~75 ));
// synopsys translate_off
defparam \M1_unit|Add18~74 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N16
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~38 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~38_combout  = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT19  & (!\M1_unit|Mult2|auto_generated|op_1~37 )) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT19  & ((\M1_unit|Mult2|auto_generated|op_1~37 ) # (GND)))
// \M1_unit|Mult2|auto_generated|op_1~39  = CARRY((!\M1_unit|Mult2|auto_generated|op_1~37 ) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT19 ))

	.dataa(vcc),
	.datab(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT19 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~37 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~38_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~38 .lut_mask = 16'h3C3F;
defparam \M1_unit|Mult2|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~38 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~38_combout  = (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT19  & (!\M1_unit|Mult1|auto_generated|op_1~37 )) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT19  & ((\M1_unit|Mult1|auto_generated|op_1~37 ) # (GND)))
// \M1_unit|Mult1|auto_generated|op_1~39  = CARRY((!\M1_unit|Mult1|auto_generated|op_1~37 ) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT19 ))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT19 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~37 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~38_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~38 .lut_mask = 16'h5A5F;
defparam \M1_unit|Mult1|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N18
cycloneii_lcell_comb \M1_unit|Add19~74 (
// Equation(s):
// \M1_unit|Add19~74_combout  = (\M1_unit|Mult2|auto_generated|op_1~38_combout  & ((\M1_unit|Mult1|auto_generated|op_1~38_combout  & (!\M1_unit|Add19~73 )) # (!\M1_unit|Mult1|auto_generated|op_1~38_combout  & (\M1_unit|Add19~73  & VCC)))) # 
// (!\M1_unit|Mult2|auto_generated|op_1~38_combout  & ((\M1_unit|Mult1|auto_generated|op_1~38_combout  & ((\M1_unit|Add19~73 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~38_combout  & (!\M1_unit|Add19~73 ))))
// \M1_unit|Add19~75  = CARRY((\M1_unit|Mult2|auto_generated|op_1~38_combout  & (\M1_unit|Mult1|auto_generated|op_1~38_combout  & !\M1_unit|Add19~73 )) # (!\M1_unit|Mult2|auto_generated|op_1~38_combout  & ((\M1_unit|Mult1|auto_generated|op_1~38_combout ) # 
// (!\M1_unit|Add19~73 ))))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~38_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~73 ),
	.combout(\M1_unit|Add19~74_combout ),
	.cout(\M1_unit|Add19~75 ));
// synopsys translate_off
defparam \M1_unit|Add19~74 .lut_mask = 16'h694D;
defparam \M1_unit|Add19~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N26
cycloneii_lcell_comb \M1_unit|Add21~58 (
// Equation(s):
// \M1_unit|Add21~58_combout  = (\M1_unit|Add20~74_combout  & (!\M1_unit|Add21~57 )) # (!\M1_unit|Add20~74_combout  & ((\M1_unit|Add21~57 ) # (GND)))
// \M1_unit|Add21~59  = CARRY((!\M1_unit|Add21~57 ) # (!\M1_unit|Add20~74_combout ))

	.dataa(vcc),
	.datab(\M1_unit|Add20~74_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~57 ),
	.combout(\M1_unit|Add21~58_combout ),
	.cout(\M1_unit|Add21~59 ));
// synopsys translate_off
defparam \M1_unit|Add21~58 .lut_mask = 16'h3C3F;
defparam \M1_unit|Add21~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N18
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~40 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~40_combout  = (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT20  & (\M1_unit|Mult0|auto_generated|op_1~39  $ (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT20  & (!\M1_unit|Mult0|auto_generated|op_1~39  & 
// VCC))
// \M1_unit|Mult0|auto_generated|op_1~41  = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT20  & !\M1_unit|Mult0|auto_generated|op_1~39 ))

	.dataa(vcc),
	.datab(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~39 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~40_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~40 .lut_mask = 16'hC30C;
defparam \M1_unit|Mult0|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N20
cycloneii_lcell_comb \M1_unit|Add18~76 (
// Equation(s):
// \M1_unit|Add18~76_combout  = ((\M1_unit|U_MAC [38] $ (\M1_unit|Mult0|auto_generated|op_1~40_combout  $ (!\M1_unit|Add18~75 )))) # (GND)
// \M1_unit|Add18~77  = CARRY((\M1_unit|U_MAC [38] & ((\M1_unit|Mult0|auto_generated|op_1~40_combout ) # (!\M1_unit|Add18~75 ))) # (!\M1_unit|U_MAC [38] & (\M1_unit|Mult0|auto_generated|op_1~40_combout  & !\M1_unit|Add18~75 )))

	.dataa(\M1_unit|U_MAC [38]),
	.datab(\M1_unit|Mult0|auto_generated|op_1~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~75 ),
	.combout(\M1_unit|Add18~76_combout ),
	.cout(\M1_unit|Add18~77 ));
// synopsys translate_off
defparam \M1_unit|Add18~76 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~40 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~40_combout  = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT20  & (\M1_unit|Mult2|auto_generated|op_1~39  $ (GND))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT20  & (!\M1_unit|Mult2|auto_generated|op_1~39  & 
// VCC))
// \M1_unit|Mult2|auto_generated|op_1~41  = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT20  & !\M1_unit|Mult2|auto_generated|op_1~39 ))

	.dataa(vcc),
	.datab(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~39 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~40_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~40 .lut_mask = 16'hC30C;
defparam \M1_unit|Mult2|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~40 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~40_combout  = (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT20  & (\M1_unit|Mult1|auto_generated|op_1~39  $ (GND))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT20  & (!\M1_unit|Mult1|auto_generated|op_1~39  & 
// VCC))
// \M1_unit|Mult1|auto_generated|op_1~41  = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT20  & !\M1_unit|Mult1|auto_generated|op_1~39 ))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT20 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~39 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~40_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~40 .lut_mask = 16'hA50A;
defparam \M1_unit|Mult1|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N20
cycloneii_lcell_comb \M1_unit|Add19~76 (
// Equation(s):
// \M1_unit|Add19~76_combout  = ((\M1_unit|Mult1|auto_generated|op_1~40_combout  $ (\M1_unit|Mult2|auto_generated|op_1~40_combout  $ (\M1_unit|Add19~75 )))) # (GND)
// \M1_unit|Add19~77  = CARRY((\M1_unit|Mult1|auto_generated|op_1~40_combout  & (\M1_unit|Mult2|auto_generated|op_1~40_combout  & !\M1_unit|Add19~75 )) # (!\M1_unit|Mult1|auto_generated|op_1~40_combout  & ((\M1_unit|Mult2|auto_generated|op_1~40_combout ) # 
// (!\M1_unit|Add19~75 ))))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~40_combout ),
	.datab(\M1_unit|Mult2|auto_generated|op_1~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~75 ),
	.combout(\M1_unit|Add19~76_combout ),
	.cout(\M1_unit|Add19~77 ));
// synopsys translate_off
defparam \M1_unit|Add19~76 .lut_mask = 16'h964D;
defparam \M1_unit|Add19~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N20
cycloneii_lcell_comb \M1_unit|Add20~76 (
// Equation(s):
// \M1_unit|Add20~76_combout  = ((\M1_unit|Add19~76_combout  $ (\M1_unit|Add18~76_combout  $ (!\M1_unit|Add20~75 )))) # (GND)
// \M1_unit|Add20~77  = CARRY((\M1_unit|Add19~76_combout  & ((\M1_unit|Add18~76_combout ) # (!\M1_unit|Add20~75 ))) # (!\M1_unit|Add19~76_combout  & (\M1_unit|Add18~76_combout  & !\M1_unit|Add20~75 )))

	.dataa(\M1_unit|Add19~76_combout ),
	.datab(\M1_unit|Add18~76_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~75 ),
	.combout(\M1_unit|Add20~76_combout ),
	.cout(\M1_unit|Add20~77 ));
// synopsys translate_off
defparam \M1_unit|Add20~76 .lut_mask = 16'h698E;
defparam \M1_unit|Add20~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N20
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~42 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~42_combout  = \M1_unit|Mult0|auto_generated|op_1~41  $ (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT21 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT21 ),
	.cin(\M1_unit|Mult0|auto_generated|op_1~41 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~42_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~42 .lut_mask = 16'h0FF0;
defparam \M1_unit|Mult0|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N22
cycloneii_lcell_comb \M1_unit|Add18~78 (
// Equation(s):
// \M1_unit|Add18~78_combout  = \M1_unit|U_MAC [39] $ (\M1_unit|Add18~77  $ (\M1_unit|Mult0|auto_generated|op_1~42_combout ))

	.dataa(vcc),
	.datab(\M1_unit|U_MAC [39]),
	.datac(vcc),
	.datad(\M1_unit|Mult0|auto_generated|op_1~42_combout ),
	.cin(\M1_unit|Add18~77 ),
	.combout(\M1_unit|Add18~78_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add18~78 .lut_mask = 16'hC33C;
defparam \M1_unit|Add18~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~42 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~42_combout  = \M1_unit|Mult2|auto_generated|mac_out4~DATAOUT21  $ (\M1_unit|Mult2|auto_generated|op_1~41 )

	.dataa(vcc),
	.datab(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT21 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~41 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~42_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~42 .lut_mask = 16'h3C3C;
defparam \M1_unit|Mult2|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~42 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~42_combout  = \M1_unit|Mult1|auto_generated|op_1~41  $ (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT21 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT21 ),
	.cin(\M1_unit|Mult1|auto_generated|op_1~41 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~42_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~42 .lut_mask = 16'h0FF0;
defparam \M1_unit|Mult1|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N22
cycloneii_lcell_comb \M1_unit|Add19~78 (
// Equation(s):
// \M1_unit|Add19~78_combout  = \M1_unit|Mult2|auto_generated|op_1~42_combout  $ (\M1_unit|Add19~77  $ (!\M1_unit|Mult1|auto_generated|op_1~42_combout ))

	.dataa(vcc),
	.datab(\M1_unit|Mult2|auto_generated|op_1~42_combout ),
	.datac(vcc),
	.datad(\M1_unit|Mult1|auto_generated|op_1~42_combout ),
	.cin(\M1_unit|Add19~77 ),
	.combout(\M1_unit|Add19~78_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add19~78 .lut_mask = 16'h3CC3;
defparam \M1_unit|Add19~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N22
cycloneii_lcell_comb \M1_unit|Add20~78 (
// Equation(s):
// \M1_unit|Add20~78_combout  = \M1_unit|Add19~78_combout  $ (\M1_unit|Add20~77  $ (\M1_unit|Add18~78_combout ))

	.dataa(vcc),
	.datab(\M1_unit|Add19~78_combout ),
	.datac(vcc),
	.datad(\M1_unit|Add18~78_combout ),
	.cin(\M1_unit|Add20~77 ),
	.combout(\M1_unit|Add20~78_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add20~78 .lut_mask = 16'hC33C;
defparam \M1_unit|Add20~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N8
cycloneii_lcell_comb \M1_unit|Add15~0 (
// Equation(s):
// \M1_unit|Add15~0_combout  = (\M1_unit|Mult0|auto_generated|w247w [0] & ((GND) # (!\M1_unit|Mult1|auto_generated|w253w [0]))) # (!\M1_unit|Mult0|auto_generated|w247w [0] & (\M1_unit|Mult1|auto_generated|w253w [0] $ (GND)))
// \M1_unit|Add15~1  = CARRY((\M1_unit|Mult0|auto_generated|w247w [0]) # (!\M1_unit|Mult1|auto_generated|w253w [0]))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [0]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Add15~0_combout ),
	.cout(\M1_unit|Add15~1 ));
// synopsys translate_off
defparam \M1_unit|Add15~0 .lut_mask = 16'h66BB;
defparam \M1_unit|Add15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N10
cycloneii_lcell_comb \M1_unit|Add15~2 (
// Equation(s):
// \M1_unit|Add15~2_combout  = (\M1_unit|Mult0|auto_generated|w247w [1] & ((\M1_unit|Mult1|auto_generated|w253w [1] & (!\M1_unit|Add15~1 )) # (!\M1_unit|Mult1|auto_generated|w253w [1] & (\M1_unit|Add15~1  & VCC)))) # (!\M1_unit|Mult0|auto_generated|w247w [1] 
// & ((\M1_unit|Mult1|auto_generated|w253w [1] & ((\M1_unit|Add15~1 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|w253w [1] & (!\M1_unit|Add15~1 ))))
// \M1_unit|Add15~3  = CARRY((\M1_unit|Mult0|auto_generated|w247w [1] & (\M1_unit|Mult1|auto_generated|w253w [1] & !\M1_unit|Add15~1 )) # (!\M1_unit|Mult0|auto_generated|w247w [1] & ((\M1_unit|Mult1|auto_generated|w253w [1]) # (!\M1_unit|Add15~1 ))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [1]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~1 ),
	.combout(\M1_unit|Add15~2_combout ),
	.cout(\M1_unit|Add15~3 ));
// synopsys translate_off
defparam \M1_unit|Add15~2 .lut_mask = 16'h694D;
defparam \M1_unit|Add15~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N12
cycloneii_lcell_comb \M1_unit|Add15~4 (
// Equation(s):
// \M1_unit|Add15~4_combout  = ((\M1_unit|Mult1|auto_generated|w253w [2] $ (\M1_unit|Mult0|auto_generated|w247w [2] $ (\M1_unit|Add15~3 )))) # (GND)
// \M1_unit|Add15~5  = CARRY((\M1_unit|Mult1|auto_generated|w253w [2] & (\M1_unit|Mult0|auto_generated|w247w [2] & !\M1_unit|Add15~3 )) # (!\M1_unit|Mult1|auto_generated|w253w [2] & ((\M1_unit|Mult0|auto_generated|w247w [2]) # (!\M1_unit|Add15~3 ))))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [2]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~3 ),
	.combout(\M1_unit|Add15~4_combout ),
	.cout(\M1_unit|Add15~5 ));
// synopsys translate_off
defparam \M1_unit|Add15~4 .lut_mask = 16'h964D;
defparam \M1_unit|Add15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N14
cycloneii_lcell_comb \M1_unit|Add15~6 (
// Equation(s):
// \M1_unit|Add15~6_combout  = (\M1_unit|Mult1|auto_generated|w253w [3] & ((\M1_unit|Mult0|auto_generated|w247w [3] & (!\M1_unit|Add15~5 )) # (!\M1_unit|Mult0|auto_generated|w247w [3] & ((\M1_unit|Add15~5 ) # (GND))))) # (!\M1_unit|Mult1|auto_generated|w253w 
// [3] & ((\M1_unit|Mult0|auto_generated|w247w [3] & (\M1_unit|Add15~5  & VCC)) # (!\M1_unit|Mult0|auto_generated|w247w [3] & (!\M1_unit|Add15~5 ))))
// \M1_unit|Add15~7  = CARRY((\M1_unit|Mult1|auto_generated|w253w [3] & ((!\M1_unit|Add15~5 ) # (!\M1_unit|Mult0|auto_generated|w247w [3]))) # (!\M1_unit|Mult1|auto_generated|w253w [3] & (!\M1_unit|Mult0|auto_generated|w247w [3] & !\M1_unit|Add15~5 )))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [3]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~5 ),
	.combout(\M1_unit|Add15~6_combout ),
	.cout(\M1_unit|Add15~7 ));
// synopsys translate_off
defparam \M1_unit|Add15~6 .lut_mask = 16'h692B;
defparam \M1_unit|Add15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N20
cycloneii_lcell_comb \M1_unit|Add15~12 (
// Equation(s):
// \M1_unit|Add15~12_combout  = ((\M1_unit|Mult0|auto_generated|w247w [6] $ (\M1_unit|Mult1|auto_generated|w253w [6] $ (\M1_unit|Add15~11 )))) # (GND)
// \M1_unit|Add15~13  = CARRY((\M1_unit|Mult0|auto_generated|w247w [6] & ((!\M1_unit|Add15~11 ) # (!\M1_unit|Mult1|auto_generated|w253w [6]))) # (!\M1_unit|Mult0|auto_generated|w247w [6] & (!\M1_unit|Mult1|auto_generated|w253w [6] & !\M1_unit|Add15~11 )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [6]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~11 ),
	.combout(\M1_unit|Add15~12_combout ),
	.cout(\M1_unit|Add15~13 ));
// synopsys translate_off
defparam \M1_unit|Add15~12 .lut_mask = 16'h962B;
defparam \M1_unit|Add15~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N24
cycloneii_lcell_comb \M1_unit|Add15~16 (
// Equation(s):
// \M1_unit|Add15~16_combout  = ((\M1_unit|Mult1|auto_generated|w253w [8] $ (\M1_unit|Mult0|auto_generated|w247w [8] $ (\M1_unit|Add15~15 )))) # (GND)
// \M1_unit|Add15~17  = CARRY((\M1_unit|Mult1|auto_generated|w253w [8] & (\M1_unit|Mult0|auto_generated|w247w [8] & !\M1_unit|Add15~15 )) # (!\M1_unit|Mult1|auto_generated|w253w [8] & ((\M1_unit|Mult0|auto_generated|w247w [8]) # (!\M1_unit|Add15~15 ))))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [8]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~15 ),
	.combout(\M1_unit|Add15~16_combout ),
	.cout(\M1_unit|Add15~17 ));
// synopsys translate_off
defparam \M1_unit|Add15~16 .lut_mask = 16'h964D;
defparam \M1_unit|Add15~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N8
cycloneii_lcell_comb \M1_unit|Add16~0 (
// Equation(s):
// \M1_unit|Add16~0_combout  = (\M1_unit|Add15~0_combout  & (\M1_unit|Mult2|auto_generated|w235w [0] $ (VCC))) # (!\M1_unit|Add15~0_combout  & (\M1_unit|Mult2|auto_generated|w235w [0] & VCC))
// \M1_unit|Add16~1  = CARRY((\M1_unit|Add15~0_combout  & \M1_unit|Mult2|auto_generated|w235w [0]))

	.dataa(\M1_unit|Add15~0_combout ),
	.datab(\M1_unit|Mult2|auto_generated|w235w [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Add16~0_combout ),
	.cout(\M1_unit|Add16~1 ));
// synopsys translate_off
defparam \M1_unit|Add16~0 .lut_mask = 16'h6688;
defparam \M1_unit|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N12
cycloneii_lcell_comb \M1_unit|Add16~4 (
// Equation(s):
// \M1_unit|Add16~4_combout  = ((\M1_unit|Add15~4_combout  $ (\M1_unit|Mult2|auto_generated|w235w [2] $ (!\M1_unit|Add16~3 )))) # (GND)
// \M1_unit|Add16~5  = CARRY((\M1_unit|Add15~4_combout  & ((\M1_unit|Mult2|auto_generated|w235w [2]) # (!\M1_unit|Add16~3 ))) # (!\M1_unit|Add15~4_combout  & (\M1_unit|Mult2|auto_generated|w235w [2] & !\M1_unit|Add16~3 )))

	.dataa(\M1_unit|Add15~4_combout ),
	.datab(\M1_unit|Mult2|auto_generated|w235w [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~3 ),
	.combout(\M1_unit|Add16~4_combout ),
	.cout(\M1_unit|Add16~5 ));
// synopsys translate_off
defparam \M1_unit|Add16~4 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N24
cycloneii_lcell_comb \M1_unit|Add16~16 (
// Equation(s):
// \M1_unit|Add16~16_combout  = ((\M1_unit|Add15~16_combout  $ (\M1_unit|Mult2|auto_generated|w235w [8] $ (!\M1_unit|Add16~15 )))) # (GND)
// \M1_unit|Add16~17  = CARRY((\M1_unit|Add15~16_combout  & ((\M1_unit|Mult2|auto_generated|w235w [8]) # (!\M1_unit|Add16~15 ))) # (!\M1_unit|Add15~16_combout  & (\M1_unit|Mult2|auto_generated|w235w [8] & !\M1_unit|Add16~15 )))

	.dataa(\M1_unit|Add15~16_combout ),
	.datab(\M1_unit|Mult2|auto_generated|w235w [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~15 ),
	.combout(\M1_unit|Add16~16_combout ),
	.cout(\M1_unit|Add16~17 ));
// synopsys translate_off
defparam \M1_unit|Add16~16 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N28
cycloneii_lcell_comb \M1_unit|Add16~20 (
// Equation(s):
// \M1_unit|Add16~20_combout  = ((\M1_unit|Mult2|auto_generated|w235w [10] $ (\M1_unit|Add15~20_combout  $ (!\M1_unit|Add16~19 )))) # (GND)
// \M1_unit|Add16~21  = CARRY((\M1_unit|Mult2|auto_generated|w235w [10] & ((\M1_unit|Add15~20_combout ) # (!\M1_unit|Add16~19 ))) # (!\M1_unit|Mult2|auto_generated|w235w [10] & (\M1_unit|Add15~20_combout  & !\M1_unit|Add16~19 )))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [10]),
	.datab(\M1_unit|Add15~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~19 ),
	.combout(\M1_unit|Add16~20_combout ),
	.cout(\M1_unit|Add16~21 ));
// synopsys translate_off
defparam \M1_unit|Add16~20 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N30
cycloneii_lcell_comb \M1_unit|Add15~22 (
// Equation(s):
// \M1_unit|Add15~22_combout  = (\M1_unit|Mult0|auto_generated|w247w [11] & ((\M1_unit|Mult1|auto_generated|w253w [11] & (!\M1_unit|Add15~21 )) # (!\M1_unit|Mult1|auto_generated|w253w [11] & (\M1_unit|Add15~21  & VCC)))) # 
// (!\M1_unit|Mult0|auto_generated|w247w [11] & ((\M1_unit|Mult1|auto_generated|w253w [11] & ((\M1_unit|Add15~21 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|w253w [11] & (!\M1_unit|Add15~21 ))))
// \M1_unit|Add15~23  = CARRY((\M1_unit|Mult0|auto_generated|w247w [11] & (\M1_unit|Mult1|auto_generated|w253w [11] & !\M1_unit|Add15~21 )) # (!\M1_unit|Mult0|auto_generated|w247w [11] & ((\M1_unit|Mult1|auto_generated|w253w [11]) # (!\M1_unit|Add15~21 ))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [11]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~21 ),
	.combout(\M1_unit|Add15~22_combout ),
	.cout(\M1_unit|Add15~23 ));
// synopsys translate_off
defparam \M1_unit|Add15~22 .lut_mask = 16'h694D;
defparam \M1_unit|Add15~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N0
cycloneii_lcell_comb \M1_unit|Add15~24 (
// Equation(s):
// \M1_unit|Add15~24_combout  = ((\M1_unit|Mult0|auto_generated|w247w [12] $ (\M1_unit|Mult1|auto_generated|w253w [12] $ (\M1_unit|Add15~23 )))) # (GND)
// \M1_unit|Add15~25  = CARRY((\M1_unit|Mult0|auto_generated|w247w [12] & ((!\M1_unit|Add15~23 ) # (!\M1_unit|Mult1|auto_generated|w253w [12]))) # (!\M1_unit|Mult0|auto_generated|w247w [12] & (!\M1_unit|Mult1|auto_generated|w253w [12] & !\M1_unit|Add15~23 
// )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [12]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~23 ),
	.combout(\M1_unit|Add15~24_combout ),
	.cout(\M1_unit|Add15~25 ));
// synopsys translate_off
defparam \M1_unit|Add15~24 .lut_mask = 16'h962B;
defparam \M1_unit|Add15~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N2
cycloneii_lcell_comb \M1_unit|Add15~26 (
// Equation(s):
// \M1_unit|Add15~26_combout  = (\M1_unit|Mult1|auto_generated|w253w [13] & ((\M1_unit|Mult0|auto_generated|w247w [13] & (!\M1_unit|Add15~25 )) # (!\M1_unit|Mult0|auto_generated|w247w [13] & ((\M1_unit|Add15~25 ) # (GND))))) # 
// (!\M1_unit|Mult1|auto_generated|w253w [13] & ((\M1_unit|Mult0|auto_generated|w247w [13] & (\M1_unit|Add15~25  & VCC)) # (!\M1_unit|Mult0|auto_generated|w247w [13] & (!\M1_unit|Add15~25 ))))
// \M1_unit|Add15~27  = CARRY((\M1_unit|Mult1|auto_generated|w253w [13] & ((!\M1_unit|Add15~25 ) # (!\M1_unit|Mult0|auto_generated|w247w [13]))) # (!\M1_unit|Mult1|auto_generated|w253w [13] & (!\M1_unit|Mult0|auto_generated|w247w [13] & !\M1_unit|Add15~25 
// )))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [13]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~25 ),
	.combout(\M1_unit|Add15~26_combout ),
	.cout(\M1_unit|Add15~27 ));
// synopsys translate_off
defparam \M1_unit|Add15~26 .lut_mask = 16'h692B;
defparam \M1_unit|Add15~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N8
cycloneii_lcell_comb \M1_unit|Add15~32 (
// Equation(s):
// \M1_unit|Add15~32_combout  = ((\M1_unit|Mult0|auto_generated|w247w [16] $ (\M1_unit|Mult1|auto_generated|w253w [16] $ (\M1_unit|Add15~31 )))) # (GND)
// \M1_unit|Add15~33  = CARRY((\M1_unit|Mult0|auto_generated|w247w [16] & ((!\M1_unit|Add15~31 ) # (!\M1_unit|Mult1|auto_generated|w253w [16]))) # (!\M1_unit|Mult0|auto_generated|w247w [16] & (!\M1_unit|Mult1|auto_generated|w253w [16] & !\M1_unit|Add15~31 
// )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [16]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~31 ),
	.combout(\M1_unit|Add15~32_combout ),
	.cout(\M1_unit|Add15~33 ));
// synopsys translate_off
defparam \M1_unit|Add15~32 .lut_mask = 16'h962B;
defparam \M1_unit|Add15~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N10
cycloneii_lcell_comb \M1_unit|Add15~34 (
// Equation(s):
// \M1_unit|Add15~34_combout  = (\M1_unit|Mult1|auto_generated|w253w [17] & ((\M1_unit|Mult0|auto_generated|w247w [17] & (!\M1_unit|Add15~33 )) # (!\M1_unit|Mult0|auto_generated|w247w [17] & ((\M1_unit|Add15~33 ) # (GND))))) # 
// (!\M1_unit|Mult1|auto_generated|w253w [17] & ((\M1_unit|Mult0|auto_generated|w247w [17] & (\M1_unit|Add15~33  & VCC)) # (!\M1_unit|Mult0|auto_generated|w247w [17] & (!\M1_unit|Add15~33 ))))
// \M1_unit|Add15~35  = CARRY((\M1_unit|Mult1|auto_generated|w253w [17] & ((!\M1_unit|Add15~33 ) # (!\M1_unit|Mult0|auto_generated|w247w [17]))) # (!\M1_unit|Mult1|auto_generated|w253w [17] & (!\M1_unit|Mult0|auto_generated|w247w [17] & !\M1_unit|Add15~33 
// )))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [17]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~33 ),
	.combout(\M1_unit|Add15~34_combout ),
	.cout(\M1_unit|Add15~35 ));
// synopsys translate_off
defparam \M1_unit|Add15~34 .lut_mask = 16'h692B;
defparam \M1_unit|Add15~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N10
cycloneii_lcell_comb \M1_unit|Add16~34 (
// Equation(s):
// \M1_unit|Add16~34_combout  = (\M1_unit|Add15~34_combout  & ((\M1_unit|Mult2|auto_generated|w235w [17] & (\M1_unit|Add16~33  & VCC)) # (!\M1_unit|Mult2|auto_generated|w235w [17] & (!\M1_unit|Add16~33 )))) # (!\M1_unit|Add15~34_combout  & 
// ((\M1_unit|Mult2|auto_generated|w235w [17] & (!\M1_unit|Add16~33 )) # (!\M1_unit|Mult2|auto_generated|w235w [17] & ((\M1_unit|Add16~33 ) # (GND)))))
// \M1_unit|Add16~35  = CARRY((\M1_unit|Add15~34_combout  & (!\M1_unit|Mult2|auto_generated|w235w [17] & !\M1_unit|Add16~33 )) # (!\M1_unit|Add15~34_combout  & ((!\M1_unit|Add16~33 ) # (!\M1_unit|Mult2|auto_generated|w235w [17]))))

	.dataa(\M1_unit|Add15~34_combout ),
	.datab(\M1_unit|Mult2|auto_generated|w235w [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~33 ),
	.combout(\M1_unit|Add16~34_combout ),
	.cout(\M1_unit|Add16~35 ));
// synopsys translate_off
defparam \M1_unit|Add16~34 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N12
cycloneii_lcell_comb \M1_unit|Add15~36 (
// Equation(s):
// \M1_unit|Add15~36_combout  = ((\M1_unit|Mult1|auto_generated|op_1~0_combout  $ (\M1_unit|Mult0|auto_generated|op_1~0_combout  $ (\M1_unit|Add15~35 )))) # (GND)
// \M1_unit|Add15~37  = CARRY((\M1_unit|Mult1|auto_generated|op_1~0_combout  & (\M1_unit|Mult0|auto_generated|op_1~0_combout  & !\M1_unit|Add15~35 )) # (!\M1_unit|Mult1|auto_generated|op_1~0_combout  & ((\M1_unit|Mult0|auto_generated|op_1~0_combout ) # 
// (!\M1_unit|Add15~35 ))))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~0_combout ),
	.datab(\M1_unit|Mult0|auto_generated|op_1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~35 ),
	.combout(\M1_unit|Add15~36_combout ),
	.cout(\M1_unit|Add15~37 ));
// synopsys translate_off
defparam \M1_unit|Add15~36 .lut_mask = 16'h964D;
defparam \M1_unit|Add15~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N12
cycloneii_lcell_comb \M1_unit|Add16~36 (
// Equation(s):
// \M1_unit|Add16~36_combout  = ((\M1_unit|Add15~36_combout  $ (\M1_unit|Mult2|auto_generated|op_1~0_combout  $ (!\M1_unit|Add16~35 )))) # (GND)
// \M1_unit|Add16~37  = CARRY((\M1_unit|Add15~36_combout  & ((\M1_unit|Mult2|auto_generated|op_1~0_combout ) # (!\M1_unit|Add16~35 ))) # (!\M1_unit|Add15~36_combout  & (\M1_unit|Mult2|auto_generated|op_1~0_combout  & !\M1_unit|Add16~35 )))

	.dataa(\M1_unit|Add15~36_combout ),
	.datab(\M1_unit|Mult2|auto_generated|op_1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~35 ),
	.combout(\M1_unit|Add16~36_combout ),
	.cout(\M1_unit|Add16~37 ));
// synopsys translate_off
defparam \M1_unit|Add16~36 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N14
cycloneii_lcell_comb \M1_unit|Add15~38 (
// Equation(s):
// \M1_unit|Add15~38_combout  = (\M1_unit|Mult0|auto_generated|op_1~2_combout  & ((\M1_unit|Mult1|auto_generated|op_1~2_combout  & (!\M1_unit|Add15~37 )) # (!\M1_unit|Mult1|auto_generated|op_1~2_combout  & (\M1_unit|Add15~37  & VCC)))) # 
// (!\M1_unit|Mult0|auto_generated|op_1~2_combout  & ((\M1_unit|Mult1|auto_generated|op_1~2_combout  & ((\M1_unit|Add15~37 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~2_combout  & (!\M1_unit|Add15~37 ))))
// \M1_unit|Add15~39  = CARRY((\M1_unit|Mult0|auto_generated|op_1~2_combout  & (\M1_unit|Mult1|auto_generated|op_1~2_combout  & !\M1_unit|Add15~37 )) # (!\M1_unit|Mult0|auto_generated|op_1~2_combout  & ((\M1_unit|Mult1|auto_generated|op_1~2_combout ) # 
// (!\M1_unit|Add15~37 ))))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~2_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~37 ),
	.combout(\M1_unit|Add15~38_combout ),
	.cout(\M1_unit|Add15~39 ));
// synopsys translate_off
defparam \M1_unit|Add15~38 .lut_mask = 16'h694D;
defparam \M1_unit|Add15~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N14
cycloneii_lcell_comb \M1_unit|Add16~38 (
// Equation(s):
// \M1_unit|Add16~38_combout  = (\M1_unit|Add15~38_combout  & ((\M1_unit|Mult2|auto_generated|op_1~2_combout  & (\M1_unit|Add16~37  & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout  & (!\M1_unit|Add16~37 )))) # (!\M1_unit|Add15~38_combout  & 
// ((\M1_unit|Mult2|auto_generated|op_1~2_combout  & (!\M1_unit|Add16~37 )) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout  & ((\M1_unit|Add16~37 ) # (GND)))))
// \M1_unit|Add16~39  = CARRY((\M1_unit|Add15~38_combout  & (!\M1_unit|Mult2|auto_generated|op_1~2_combout  & !\M1_unit|Add16~37 )) # (!\M1_unit|Add15~38_combout  & ((!\M1_unit|Add16~37 ) # (!\M1_unit|Mult2|auto_generated|op_1~2_combout ))))

	.dataa(\M1_unit|Add15~38_combout ),
	.datab(\M1_unit|Mult2|auto_generated|op_1~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~37 ),
	.combout(\M1_unit|Add16~38_combout ),
	.cout(\M1_unit|Add16~39 ));
// synopsys translate_off
defparam \M1_unit|Add16~38 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N16
cycloneii_lcell_comb \M1_unit|Add16~40 (
// Equation(s):
// \M1_unit|Add16~40_combout  = ((\M1_unit|Mult2|auto_generated|op_1~4_combout  $ (\M1_unit|Add15~40_combout  $ (!\M1_unit|Add16~39 )))) # (GND)
// \M1_unit|Add16~41  = CARRY((\M1_unit|Mult2|auto_generated|op_1~4_combout  & ((\M1_unit|Add15~40_combout ) # (!\M1_unit|Add16~39 ))) # (!\M1_unit|Mult2|auto_generated|op_1~4_combout  & (\M1_unit|Add15~40_combout  & !\M1_unit|Add16~39 )))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~4_combout ),
	.datab(\M1_unit|Add15~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~39 ),
	.combout(\M1_unit|Add16~40_combout ),
	.cout(\M1_unit|Add16~41 ));
// synopsys translate_off
defparam \M1_unit|Add16~40 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N20
cycloneii_lcell_comb \M1_unit|Add15~44 (
// Equation(s):
// \M1_unit|Add15~44_combout  = ((\M1_unit|Mult1|auto_generated|op_1~8_combout  $ (\M1_unit|Mult0|auto_generated|op_1~8_combout  $ (\M1_unit|Add15~43 )))) # (GND)
// \M1_unit|Add15~45  = CARRY((\M1_unit|Mult1|auto_generated|op_1~8_combout  & (\M1_unit|Mult0|auto_generated|op_1~8_combout  & !\M1_unit|Add15~43 )) # (!\M1_unit|Mult1|auto_generated|op_1~8_combout  & ((\M1_unit|Mult0|auto_generated|op_1~8_combout ) # 
// (!\M1_unit|Add15~43 ))))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~8_combout ),
	.datab(\M1_unit|Mult0|auto_generated|op_1~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~43 ),
	.combout(\M1_unit|Add15~44_combout ),
	.cout(\M1_unit|Add15~45 ));
// synopsys translate_off
defparam \M1_unit|Add15~44 .lut_mask = 16'h964D;
defparam \M1_unit|Add15~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N20
cycloneii_lcell_comb \M1_unit|Add16~44 (
// Equation(s):
// \M1_unit|Add16~44_combout  = ((\M1_unit|Add15~44_combout  $ (\M1_unit|Mult2|auto_generated|op_1~8_combout  $ (!\M1_unit|Add16~43 )))) # (GND)
// \M1_unit|Add16~45  = CARRY((\M1_unit|Add15~44_combout  & ((\M1_unit|Mult2|auto_generated|op_1~8_combout ) # (!\M1_unit|Add16~43 ))) # (!\M1_unit|Add15~44_combout  & (\M1_unit|Mult2|auto_generated|op_1~8_combout  & !\M1_unit|Add16~43 )))

	.dataa(\M1_unit|Add15~44_combout ),
	.datab(\M1_unit|Mult2|auto_generated|op_1~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~43 ),
	.combout(\M1_unit|Add16~44_combout ),
	.cout(\M1_unit|Add16~45 ));
// synopsys translate_off
defparam \M1_unit|Add16~44 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N22
cycloneii_lcell_comb \M1_unit|Add16~46 (
// Equation(s):
// \M1_unit|Add16~46_combout  = (\M1_unit|Mult2|auto_generated|op_1~10_combout  & ((\M1_unit|Add15~46_combout  & (\M1_unit|Add16~45  & VCC)) # (!\M1_unit|Add15~46_combout  & (!\M1_unit|Add16~45 )))) # (!\M1_unit|Mult2|auto_generated|op_1~10_combout  & 
// ((\M1_unit|Add15~46_combout  & (!\M1_unit|Add16~45 )) # (!\M1_unit|Add15~46_combout  & ((\M1_unit|Add16~45 ) # (GND)))))
// \M1_unit|Add16~47  = CARRY((\M1_unit|Mult2|auto_generated|op_1~10_combout  & (!\M1_unit|Add15~46_combout  & !\M1_unit|Add16~45 )) # (!\M1_unit|Mult2|auto_generated|op_1~10_combout  & ((!\M1_unit|Add16~45 ) # (!\M1_unit|Add15~46_combout ))))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~10_combout ),
	.datab(\M1_unit|Add15~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~45 ),
	.combout(\M1_unit|Add16~46_combout ),
	.cout(\M1_unit|Add16~47 ));
// synopsys translate_off
defparam \M1_unit|Add16~46 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N26
cycloneii_lcell_comb \M1_unit|Add16~50 (
// Equation(s):
// \M1_unit|Add16~50_combout  = (\M1_unit|Mult2|auto_generated|op_1~14_combout  & ((\M1_unit|Add15~50_combout  & (\M1_unit|Add16~49  & VCC)) # (!\M1_unit|Add15~50_combout  & (!\M1_unit|Add16~49 )))) # (!\M1_unit|Mult2|auto_generated|op_1~14_combout  & 
// ((\M1_unit|Add15~50_combout  & (!\M1_unit|Add16~49 )) # (!\M1_unit|Add15~50_combout  & ((\M1_unit|Add16~49 ) # (GND)))))
// \M1_unit|Add16~51  = CARRY((\M1_unit|Mult2|auto_generated|op_1~14_combout  & (!\M1_unit|Add15~50_combout  & !\M1_unit|Add16~49 )) # (!\M1_unit|Mult2|auto_generated|op_1~14_combout  & ((!\M1_unit|Add16~49 ) # (!\M1_unit|Add15~50_combout ))))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~14_combout ),
	.datab(\M1_unit|Add15~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~49 ),
	.combout(\M1_unit|Add16~50_combout ),
	.cout(\M1_unit|Add16~51 ));
// synopsys translate_off
defparam \M1_unit|Add16~50 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N30
cycloneii_lcell_comb \M1_unit|Add15~54 (
// Equation(s):
// \M1_unit|Add15~54_combout  = (\M1_unit|Mult1|auto_generated|op_1~18_combout  & ((\M1_unit|Mult0|auto_generated|op_1~18_combout  & (!\M1_unit|Add15~53 )) # (!\M1_unit|Mult0|auto_generated|op_1~18_combout  & ((\M1_unit|Add15~53 ) # (GND))))) # 
// (!\M1_unit|Mult1|auto_generated|op_1~18_combout  & ((\M1_unit|Mult0|auto_generated|op_1~18_combout  & (\M1_unit|Add15~53  & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~18_combout  & (!\M1_unit|Add15~53 ))))
// \M1_unit|Add15~55  = CARRY((\M1_unit|Mult1|auto_generated|op_1~18_combout  & ((!\M1_unit|Add15~53 ) # (!\M1_unit|Mult0|auto_generated|op_1~18_combout ))) # (!\M1_unit|Mult1|auto_generated|op_1~18_combout  & (!\M1_unit|Mult0|auto_generated|op_1~18_combout  
// & !\M1_unit|Add15~53 )))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~18_combout ),
	.datab(\M1_unit|Mult0|auto_generated|op_1~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~53 ),
	.combout(\M1_unit|Add15~54_combout ),
	.cout(\M1_unit|Add15~55 ));
// synopsys translate_off
defparam \M1_unit|Add15~54 .lut_mask = 16'h692B;
defparam \M1_unit|Add15~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N30
cycloneii_lcell_comb \M1_unit|Add16~54 (
// Equation(s):
// \M1_unit|Add16~54_combout  = (\M1_unit|Add15~54_combout  & ((\M1_unit|Mult2|auto_generated|op_1~18_combout  & (\M1_unit|Add16~53  & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout  & (!\M1_unit|Add16~53 )))) # (!\M1_unit|Add15~54_combout  & 
// ((\M1_unit|Mult2|auto_generated|op_1~18_combout  & (!\M1_unit|Add16~53 )) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout  & ((\M1_unit|Add16~53 ) # (GND)))))
// \M1_unit|Add16~55  = CARRY((\M1_unit|Add15~54_combout  & (!\M1_unit|Mult2|auto_generated|op_1~18_combout  & !\M1_unit|Add16~53 )) # (!\M1_unit|Add15~54_combout  & ((!\M1_unit|Add16~53 ) # (!\M1_unit|Mult2|auto_generated|op_1~18_combout ))))

	.dataa(\M1_unit|Add15~54_combout ),
	.datab(\M1_unit|Mult2|auto_generated|op_1~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~53 ),
	.combout(\M1_unit|Add16~54_combout ),
	.cout(\M1_unit|Add16~55 ));
// synopsys translate_off
defparam \M1_unit|Add16~54 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N0
cycloneii_lcell_comb \M1_unit|Add15~56 (
// Equation(s):
// \M1_unit|Add15~56_combout  = ((\M1_unit|Mult1|auto_generated|op_1~20_combout  $ (\M1_unit|Mult0|auto_generated|op_1~20_combout  $ (\M1_unit|Add15~55 )))) # (GND)
// \M1_unit|Add15~57  = CARRY((\M1_unit|Mult1|auto_generated|op_1~20_combout  & (\M1_unit|Mult0|auto_generated|op_1~20_combout  & !\M1_unit|Add15~55 )) # (!\M1_unit|Mult1|auto_generated|op_1~20_combout  & ((\M1_unit|Mult0|auto_generated|op_1~20_combout ) # 
// (!\M1_unit|Add15~55 ))))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~20_combout ),
	.datab(\M1_unit|Mult0|auto_generated|op_1~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~55 ),
	.combout(\M1_unit|Add15~56_combout ),
	.cout(\M1_unit|Add15~57 ));
// synopsys translate_off
defparam \M1_unit|Add15~56 .lut_mask = 16'h964D;
defparam \M1_unit|Add15~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N2
cycloneii_lcell_comb \M1_unit|Add15~58 (
// Equation(s):
// \M1_unit|Add15~58_combout  = (\M1_unit|Mult0|auto_generated|op_1~22_combout  & ((\M1_unit|Mult1|auto_generated|op_1~22_combout  & (!\M1_unit|Add15~57 )) # (!\M1_unit|Mult1|auto_generated|op_1~22_combout  & (\M1_unit|Add15~57  & VCC)))) # 
// (!\M1_unit|Mult0|auto_generated|op_1~22_combout  & ((\M1_unit|Mult1|auto_generated|op_1~22_combout  & ((\M1_unit|Add15~57 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~22_combout  & (!\M1_unit|Add15~57 ))))
// \M1_unit|Add15~59  = CARRY((\M1_unit|Mult0|auto_generated|op_1~22_combout  & (\M1_unit|Mult1|auto_generated|op_1~22_combout  & !\M1_unit|Add15~57 )) # (!\M1_unit|Mult0|auto_generated|op_1~22_combout  & ((\M1_unit|Mult1|auto_generated|op_1~22_combout ) # 
// (!\M1_unit|Add15~57 ))))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~22_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~57 ),
	.combout(\M1_unit|Add15~58_combout ),
	.cout(\M1_unit|Add15~59 ));
// synopsys translate_off
defparam \M1_unit|Add15~58 .lut_mask = 16'h694D;
defparam \M1_unit|Add15~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N2
cycloneii_lcell_comb \M1_unit|Add16~58 (
// Equation(s):
// \M1_unit|Add16~58_combout  = (\M1_unit|Add15~58_combout  & ((\M1_unit|Mult2|auto_generated|op_1~22_combout  & (\M1_unit|Add16~57  & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout  & (!\M1_unit|Add16~57 )))) # (!\M1_unit|Add15~58_combout  & 
// ((\M1_unit|Mult2|auto_generated|op_1~22_combout  & (!\M1_unit|Add16~57 )) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout  & ((\M1_unit|Add16~57 ) # (GND)))))
// \M1_unit|Add16~59  = CARRY((\M1_unit|Add15~58_combout  & (!\M1_unit|Mult2|auto_generated|op_1~22_combout  & !\M1_unit|Add16~57 )) # (!\M1_unit|Add15~58_combout  & ((!\M1_unit|Add16~57 ) # (!\M1_unit|Mult2|auto_generated|op_1~22_combout ))))

	.dataa(\M1_unit|Add15~58_combout ),
	.datab(\M1_unit|Mult2|auto_generated|op_1~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~57 ),
	.combout(\M1_unit|Add16~58_combout ),
	.cout(\M1_unit|Add16~59 ));
// synopsys translate_off
defparam \M1_unit|Add16~58 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N6
cycloneii_lcell_comb \M1_unit|Add15~62 (
// Equation(s):
// \M1_unit|Add15~62_combout  = (\M1_unit|Mult1|auto_generated|op_1~26_combout  & ((\M1_unit|Mult0|auto_generated|op_1~26_combout  & (!\M1_unit|Add15~61 )) # (!\M1_unit|Mult0|auto_generated|op_1~26_combout  & ((\M1_unit|Add15~61 ) # (GND))))) # 
// (!\M1_unit|Mult1|auto_generated|op_1~26_combout  & ((\M1_unit|Mult0|auto_generated|op_1~26_combout  & (\M1_unit|Add15~61  & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~26_combout  & (!\M1_unit|Add15~61 ))))
// \M1_unit|Add15~63  = CARRY((\M1_unit|Mult1|auto_generated|op_1~26_combout  & ((!\M1_unit|Add15~61 ) # (!\M1_unit|Mult0|auto_generated|op_1~26_combout ))) # (!\M1_unit|Mult1|auto_generated|op_1~26_combout  & (!\M1_unit|Mult0|auto_generated|op_1~26_combout  
// & !\M1_unit|Add15~61 )))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~26_combout ),
	.datab(\M1_unit|Mult0|auto_generated|op_1~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~61 ),
	.combout(\M1_unit|Add15~62_combout ),
	.cout(\M1_unit|Add15~63 ));
// synopsys translate_off
defparam \M1_unit|Add15~62 .lut_mask = 16'h692B;
defparam \M1_unit|Add15~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N8
cycloneii_lcell_comb \M1_unit|Add15~64 (
// Equation(s):
// \M1_unit|Add15~64_combout  = ((\M1_unit|Mult0|auto_generated|op_1~28_combout  $ (\M1_unit|Mult1|auto_generated|op_1~28_combout  $ (\M1_unit|Add15~63 )))) # (GND)
// \M1_unit|Add15~65  = CARRY((\M1_unit|Mult0|auto_generated|op_1~28_combout  & ((!\M1_unit|Add15~63 ) # (!\M1_unit|Mult1|auto_generated|op_1~28_combout ))) # (!\M1_unit|Mult0|auto_generated|op_1~28_combout  & (!\M1_unit|Mult1|auto_generated|op_1~28_combout  
// & !\M1_unit|Add15~63 )))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~28_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~63 ),
	.combout(\M1_unit|Add15~64_combout ),
	.cout(\M1_unit|Add15~65 ));
// synopsys translate_off
defparam \M1_unit|Add15~64 .lut_mask = 16'h962B;
defparam \M1_unit|Add15~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N10
cycloneii_lcell_comb \M1_unit|Add15~66 (
// Equation(s):
// \M1_unit|Add15~66_combout  = (\M1_unit|Mult1|auto_generated|op_1~30_combout  & ((\M1_unit|Mult0|auto_generated|op_1~30_combout  & (!\M1_unit|Add15~65 )) # (!\M1_unit|Mult0|auto_generated|op_1~30_combout  & ((\M1_unit|Add15~65 ) # (GND))))) # 
// (!\M1_unit|Mult1|auto_generated|op_1~30_combout  & ((\M1_unit|Mult0|auto_generated|op_1~30_combout  & (\M1_unit|Add15~65  & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~30_combout  & (!\M1_unit|Add15~65 ))))
// \M1_unit|Add15~67  = CARRY((\M1_unit|Mult1|auto_generated|op_1~30_combout  & ((!\M1_unit|Add15~65 ) # (!\M1_unit|Mult0|auto_generated|op_1~30_combout ))) # (!\M1_unit|Mult1|auto_generated|op_1~30_combout  & (!\M1_unit|Mult0|auto_generated|op_1~30_combout  
// & !\M1_unit|Add15~65 )))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~30_combout ),
	.datab(\M1_unit|Mult0|auto_generated|op_1~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~65 ),
	.combout(\M1_unit|Add15~66_combout ),
	.cout(\M1_unit|Add15~67 ));
// synopsys translate_off
defparam \M1_unit|Add15~66 .lut_mask = 16'h692B;
defparam \M1_unit|Add15~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N10
cycloneii_lcell_comb \M1_unit|Add16~66 (
// Equation(s):
// \M1_unit|Add16~66_combout  = (\M1_unit|Add15~66_combout  & ((\M1_unit|Mult2|auto_generated|op_1~30_combout  & (\M1_unit|Add16~65  & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~30_combout  & (!\M1_unit|Add16~65 )))) # (!\M1_unit|Add15~66_combout  & 
// ((\M1_unit|Mult2|auto_generated|op_1~30_combout  & (!\M1_unit|Add16~65 )) # (!\M1_unit|Mult2|auto_generated|op_1~30_combout  & ((\M1_unit|Add16~65 ) # (GND)))))
// \M1_unit|Add16~67  = CARRY((\M1_unit|Add15~66_combout  & (!\M1_unit|Mult2|auto_generated|op_1~30_combout  & !\M1_unit|Add16~65 )) # (!\M1_unit|Add15~66_combout  & ((!\M1_unit|Add16~65 ) # (!\M1_unit|Mult2|auto_generated|op_1~30_combout ))))

	.dataa(\M1_unit|Add15~66_combout ),
	.datab(\M1_unit|Mult2|auto_generated|op_1~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~65 ),
	.combout(\M1_unit|Add16~66_combout ),
	.cout(\M1_unit|Add16~67 ));
// synopsys translate_off
defparam \M1_unit|Add16~66 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N12
cycloneii_lcell_comb \M1_unit|Add15~68 (
// Equation(s):
// \M1_unit|Add15~68_combout  = ((\M1_unit|Mult0|auto_generated|op_1~32_combout  $ (\M1_unit|Mult1|auto_generated|op_1~32_combout  $ (\M1_unit|Add15~67 )))) # (GND)
// \M1_unit|Add15~69  = CARRY((\M1_unit|Mult0|auto_generated|op_1~32_combout  & ((!\M1_unit|Add15~67 ) # (!\M1_unit|Mult1|auto_generated|op_1~32_combout ))) # (!\M1_unit|Mult0|auto_generated|op_1~32_combout  & (!\M1_unit|Mult1|auto_generated|op_1~32_combout  
// & !\M1_unit|Add15~67 )))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~32_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~67 ),
	.combout(\M1_unit|Add15~68_combout ),
	.cout(\M1_unit|Add15~69 ));
// synopsys translate_off
defparam \M1_unit|Add15~68 .lut_mask = 16'h962B;
defparam \M1_unit|Add15~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N12
cycloneii_lcell_comb \M1_unit|Add16~68 (
// Equation(s):
// \M1_unit|Add16~68_combout  = ((\M1_unit|Add15~68_combout  $ (\M1_unit|Mult2|auto_generated|op_1~32_combout  $ (!\M1_unit|Add16~67 )))) # (GND)
// \M1_unit|Add16~69  = CARRY((\M1_unit|Add15~68_combout  & ((\M1_unit|Mult2|auto_generated|op_1~32_combout ) # (!\M1_unit|Add16~67 ))) # (!\M1_unit|Add15~68_combout  & (\M1_unit|Mult2|auto_generated|op_1~32_combout  & !\M1_unit|Add16~67 )))

	.dataa(\M1_unit|Add15~68_combout ),
	.datab(\M1_unit|Mult2|auto_generated|op_1~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~67 ),
	.combout(\M1_unit|Add16~68_combout ),
	.cout(\M1_unit|Add16~69 ));
// synopsys translate_off
defparam \M1_unit|Add16~68 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N14
cycloneii_lcell_comb \M1_unit|Add15~70 (
// Equation(s):
// \M1_unit|Add15~70_combout  = (\M1_unit|Mult0|auto_generated|op_1~34_combout  & ((\M1_unit|Mult1|auto_generated|op_1~34_combout  & (!\M1_unit|Add15~69 )) # (!\M1_unit|Mult1|auto_generated|op_1~34_combout  & (\M1_unit|Add15~69  & VCC)))) # 
// (!\M1_unit|Mult0|auto_generated|op_1~34_combout  & ((\M1_unit|Mult1|auto_generated|op_1~34_combout  & ((\M1_unit|Add15~69 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~34_combout  & (!\M1_unit|Add15~69 ))))
// \M1_unit|Add15~71  = CARRY((\M1_unit|Mult0|auto_generated|op_1~34_combout  & (\M1_unit|Mult1|auto_generated|op_1~34_combout  & !\M1_unit|Add15~69 )) # (!\M1_unit|Mult0|auto_generated|op_1~34_combout  & ((\M1_unit|Mult1|auto_generated|op_1~34_combout ) # 
// (!\M1_unit|Add15~69 ))))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~34_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~69 ),
	.combout(\M1_unit|Add15~70_combout ),
	.cout(\M1_unit|Add15~71 ));
// synopsys translate_off
defparam \M1_unit|Add15~70 .lut_mask = 16'h694D;
defparam \M1_unit|Add15~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N14
cycloneii_lcell_comb \M1_unit|Add16~70 (
// Equation(s):
// \M1_unit|Add16~70_combout  = (\M1_unit|Add15~70_combout  & ((\M1_unit|Mult2|auto_generated|op_1~34_combout  & (\M1_unit|Add16~69  & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~34_combout  & (!\M1_unit|Add16~69 )))) # (!\M1_unit|Add15~70_combout  & 
// ((\M1_unit|Mult2|auto_generated|op_1~34_combout  & (!\M1_unit|Add16~69 )) # (!\M1_unit|Mult2|auto_generated|op_1~34_combout  & ((\M1_unit|Add16~69 ) # (GND)))))
// \M1_unit|Add16~71  = CARRY((\M1_unit|Add15~70_combout  & (!\M1_unit|Mult2|auto_generated|op_1~34_combout  & !\M1_unit|Add16~69 )) # (!\M1_unit|Add15~70_combout  & ((!\M1_unit|Add16~69 ) # (!\M1_unit|Mult2|auto_generated|op_1~34_combout ))))

	.dataa(\M1_unit|Add15~70_combout ),
	.datab(\M1_unit|Mult2|auto_generated|op_1~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~69 ),
	.combout(\M1_unit|Add16~70_combout ),
	.cout(\M1_unit|Add16~71 ));
// synopsys translate_off
defparam \M1_unit|Add16~70 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N16
cycloneii_lcell_comb \M1_unit|Add16~72 (
// Equation(s):
// \M1_unit|Add16~72_combout  = ((\M1_unit|Mult2|auto_generated|op_1~36_combout  $ (\M1_unit|Add15~72_combout  $ (!\M1_unit|Add16~71 )))) # (GND)
// \M1_unit|Add16~73  = CARRY((\M1_unit|Mult2|auto_generated|op_1~36_combout  & ((\M1_unit|Add15~72_combout ) # (!\M1_unit|Add16~71 ))) # (!\M1_unit|Mult2|auto_generated|op_1~36_combout  & (\M1_unit|Add15~72_combout  & !\M1_unit|Add16~71 )))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~36_combout ),
	.datab(\M1_unit|Add15~72_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~71 ),
	.combout(\M1_unit|Add16~72_combout ),
	.cout(\M1_unit|Add16~73 ));
// synopsys translate_off
defparam \M1_unit|Add16~72 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N18
cycloneii_lcell_comb \M1_unit|Add15~74 (
// Equation(s):
// \M1_unit|Add15~74_combout  = (\M1_unit|Mult1|auto_generated|op_1~38_combout  & ((\M1_unit|Mult0|auto_generated|op_1~38_combout  & (!\M1_unit|Add15~73 )) # (!\M1_unit|Mult0|auto_generated|op_1~38_combout  & ((\M1_unit|Add15~73 ) # (GND))))) # 
// (!\M1_unit|Mult1|auto_generated|op_1~38_combout  & ((\M1_unit|Mult0|auto_generated|op_1~38_combout  & (\M1_unit|Add15~73  & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~38_combout  & (!\M1_unit|Add15~73 ))))
// \M1_unit|Add15~75  = CARRY((\M1_unit|Mult1|auto_generated|op_1~38_combout  & ((!\M1_unit|Add15~73 ) # (!\M1_unit|Mult0|auto_generated|op_1~38_combout ))) # (!\M1_unit|Mult1|auto_generated|op_1~38_combout  & (!\M1_unit|Mult0|auto_generated|op_1~38_combout  
// & !\M1_unit|Add15~73 )))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~38_combout ),
	.datab(\M1_unit|Mult0|auto_generated|op_1~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~73 ),
	.combout(\M1_unit|Add15~74_combout ),
	.cout(\M1_unit|Add15~75 ));
// synopsys translate_off
defparam \M1_unit|Add15~74 .lut_mask = 16'h692B;
defparam \M1_unit|Add15~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N18
cycloneii_lcell_comb \M1_unit|Add16~74 (
// Equation(s):
// \M1_unit|Add16~74_combout  = (\M1_unit|Mult2|auto_generated|op_1~38_combout  & ((\M1_unit|Add15~74_combout  & (\M1_unit|Add16~73  & VCC)) # (!\M1_unit|Add15~74_combout  & (!\M1_unit|Add16~73 )))) # (!\M1_unit|Mult2|auto_generated|op_1~38_combout  & 
// ((\M1_unit|Add15~74_combout  & (!\M1_unit|Add16~73 )) # (!\M1_unit|Add15~74_combout  & ((\M1_unit|Add16~73 ) # (GND)))))
// \M1_unit|Add16~75  = CARRY((\M1_unit|Mult2|auto_generated|op_1~38_combout  & (!\M1_unit|Add15~74_combout  & !\M1_unit|Add16~73 )) # (!\M1_unit|Mult2|auto_generated|op_1~38_combout  & ((!\M1_unit|Add16~73 ) # (!\M1_unit|Add15~74_combout ))))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~38_combout ),
	.datab(\M1_unit|Add15~74_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~73 ),
	.combout(\M1_unit|Add16~74_combout ),
	.cout(\M1_unit|Add16~75 ));
// synopsys translate_off
defparam \M1_unit|Add16~74 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N20
cycloneii_lcell_comb \M1_unit|Add15~76 (
// Equation(s):
// \M1_unit|Add15~76_combout  = ((\M1_unit|Mult0|auto_generated|op_1~40_combout  $ (\M1_unit|Mult1|auto_generated|op_1~40_combout  $ (\M1_unit|Add15~75 )))) # (GND)
// \M1_unit|Add15~77  = CARRY((\M1_unit|Mult0|auto_generated|op_1~40_combout  & ((!\M1_unit|Add15~75 ) # (!\M1_unit|Mult1|auto_generated|op_1~40_combout ))) # (!\M1_unit|Mult0|auto_generated|op_1~40_combout  & (!\M1_unit|Mult1|auto_generated|op_1~40_combout  
// & !\M1_unit|Add15~75 )))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~40_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~75 ),
	.combout(\M1_unit|Add15~76_combout ),
	.cout(\M1_unit|Add15~77 ));
// synopsys translate_off
defparam \M1_unit|Add15~76 .lut_mask = 16'h962B;
defparam \M1_unit|Add15~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N20
cycloneii_lcell_comb \M1_unit|Add16~76 (
// Equation(s):
// \M1_unit|Add16~76_combout  = ((\M1_unit|Mult2|auto_generated|op_1~40_combout  $ (\M1_unit|Add15~76_combout  $ (!\M1_unit|Add16~75 )))) # (GND)
// \M1_unit|Add16~77  = CARRY((\M1_unit|Mult2|auto_generated|op_1~40_combout  & ((\M1_unit|Add15~76_combout ) # (!\M1_unit|Add16~75 ))) # (!\M1_unit|Mult2|auto_generated|op_1~40_combout  & (\M1_unit|Add15~76_combout  & !\M1_unit|Add16~75 )))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~40_combout ),
	.datab(\M1_unit|Add15~76_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~75 ),
	.combout(\M1_unit|Add16~76_combout ),
	.cout(\M1_unit|Add16~77 ));
// synopsys translate_off
defparam \M1_unit|Add16~76 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N22
cycloneii_lcell_comb \M1_unit|Add15~78 (
// Equation(s):
// \M1_unit|Add15~78_combout  = \M1_unit|Mult1|auto_generated|op_1~42_combout  $ (\M1_unit|Add15~77  $ (!\M1_unit|Mult0|auto_generated|op_1~42_combout ))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~42_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|Mult0|auto_generated|op_1~42_combout ),
	.cin(\M1_unit|Add15~77 ),
	.combout(\M1_unit|Add15~78_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add15~78 .lut_mask = 16'h5AA5;
defparam \M1_unit|Add15~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N22
cycloneii_lcell_comb \M1_unit|Add16~78 (
// Equation(s):
// \M1_unit|Add16~78_combout  = \M1_unit|Mult2|auto_generated|op_1~42_combout  $ (\M1_unit|Add16~77  $ (\M1_unit|Add15~78_combout ))

	.dataa(vcc),
	.datab(\M1_unit|Mult2|auto_generated|op_1~42_combout ),
	.datac(vcc),
	.datad(\M1_unit|Add15~78_combout ),
	.cin(\M1_unit|Add16~77 ),
	.combout(\M1_unit|Add16~78_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add16~78 .lut_mask = 16'hC33C;
defparam \M1_unit|Add16~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneii_lcell_comb \SRAM_address[4]~0 (
// Equation(s):
// \SRAM_address[4]~0_combout  = (top_state[0] & ((top_state[1] & (\VGA_unit|SRAM_address [4])) # (!top_state[1] & ((\UART_unit|SRAM_address [4]))))) # (!top_state[0] & ((top_state[1] & ((\UART_unit|SRAM_address [4]))) # (!top_state[1] & 
// (\VGA_unit|SRAM_address [4]))))

	.dataa(top_state[0]),
	.datab(top_state[1]),
	.datac(\VGA_unit|SRAM_address [4]),
	.datad(\UART_unit|SRAM_address [4]),
	.cin(gnd),
	.combout(\SRAM_address[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[4]~0 .lut_mask = 16'hF690;
defparam \SRAM_address[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N1
cycloneii_lcell_ff \M1_unit|SRAM_address[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector19~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_address [5]));

// Location: LCCOMB_X32_Y16_N20
cycloneii_lcell_comb \SRAM_address[6]~4 (
// Equation(s):
// \SRAM_address[6]~4_combout  = (\UART_unit|SRAM_address [6] & ((\VGA_unit|SRAM_address [6]) # (top_state[1] $ (top_state[0])))) # (!\UART_unit|SRAM_address [6] & (\VGA_unit|SRAM_address [6] & (top_state[1] $ (!top_state[0]))))

	.dataa(\UART_unit|SRAM_address [6]),
	.datab(top_state[1]),
	.datac(\VGA_unit|SRAM_address [6]),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\SRAM_address[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[6]~4 .lut_mask = 16'hE2B8;
defparam \SRAM_address[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N24
cycloneii_lcell_comb \SRAM_address[7]~6 (
// Equation(s):
// \SRAM_address[7]~6_combout  = (top_state[0] & ((top_state[1] & ((\VGA_unit|SRAM_address [7]))) # (!top_state[1] & (\UART_unit|SRAM_address [7])))) # (!top_state[0] & ((top_state[1] & (\UART_unit|SRAM_address [7])) # (!top_state[1] & 
// ((\VGA_unit|SRAM_address [7])))))

	.dataa(top_state[0]),
	.datab(\UART_unit|SRAM_address [7]),
	.datac(top_state[1]),
	.datad(\VGA_unit|SRAM_address [7]),
	.cin(gnd),
	.combout(\SRAM_address[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[7]~6 .lut_mask = 16'hED48;
defparam \SRAM_address[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N27
cycloneii_lcell_ff \M1_unit|SRAM_address[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector15~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_address [9]));

// Location: LCFF_X33_Y21_N21
cycloneii_lcell_ff \M1_unit|SRAM_address[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector14~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_address [10]));

// Location: LCFF_X31_Y18_N19
cycloneii_lcell_ff \VGA_unit|SRAM_address[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [15]));

// Location: LCFF_X34_Y16_N27
cycloneii_lcell_ff \UART_unit|SRAM_address[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~46_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [16]));

// Location: LCCOMB_X33_Y14_N12
cycloneii_lcell_comb \SRAM_address[16]~24 (
// Equation(s):
// \SRAM_address[16]~24_combout  = (top_state[1] & ((top_state[0] & (\VGA_unit|SRAM_address [16])) # (!top_state[0] & ((\UART_unit|SRAM_address [16]))))) # (!top_state[1] & ((top_state[0] & ((\UART_unit|SRAM_address [16]))) # (!top_state[0] & 
// (\VGA_unit|SRAM_address [16]))))

	.dataa(top_state[1]),
	.datab(\VGA_unit|SRAM_address [16]),
	.datac(top_state[0]),
	.datad(\UART_unit|SRAM_address [16]),
	.cin(gnd),
	.combout(\SRAM_address[16]~24_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[16]~24 .lut_mask = 16'hDE84;
defparam \SRAM_address[16]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N13
cycloneii_lcell_ff \VGA_unit|SRAM_address[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector15~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [2]));

// Location: LCCOMB_X21_Y28_N24
cycloneii_lcell_comb \VGA_unit|Equal0~1 (
// Equation(s):
// \VGA_unit|Equal0~1_combout  = (\VGA_unit|VGA_unit|H_Cont [2] & (!\VGA_unit|VGA_unit|H_Cont [4] & (\VGA_unit|VGA_unit|H_Cont [3] & \VGA_unit|VGA_unit|H_Cont [5])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [2]),
	.datab(\VGA_unit|VGA_unit|H_Cont [4]),
	.datac(\VGA_unit|VGA_unit|H_Cont [3]),
	.datad(\VGA_unit|VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~1 .lut_mask = 16'h2000;
defparam \VGA_unit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N24
cycloneii_lcell_comb \VGA_unit|Equal0~2 (
// Equation(s):
// \VGA_unit|Equal0~2_combout  = (\VGA_unit|Equal0~1_combout  & (\VGA_unit|VGA_unit|H_Cont [8] & (\VGA_unit|VGA_unit|Add0~0_combout  $ (\VGA_unit|VGA_unit|H_Cont [7]))))

	.dataa(\VGA_unit|Equal0~1_combout ),
	.datab(\VGA_unit|VGA_unit|Add0~0_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [7]),
	.datad(\VGA_unit|VGA_unit|H_Cont [8]),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~2 .lut_mask = 16'h2800;
defparam \VGA_unit|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N20
cycloneii_lcell_comb \UART_unit|LessThan1~1 (
// Equation(s):
// \UART_unit|LessThan1~1_combout  = (((!\UART_unit|SRAM_address [13]) # (!\UART_unit|SRAM_address [12])) # (!\UART_unit|SRAM_address [10])) # (!\UART_unit|SRAM_address [11])

	.dataa(\UART_unit|SRAM_address [11]),
	.datab(\UART_unit|SRAM_address [10]),
	.datac(\UART_unit|SRAM_address [12]),
	.datad(\UART_unit|SRAM_address [13]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~1 .lut_mask = 16'h7FFF;
defparam \UART_unit|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N14
cycloneii_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (\UART_unit|SRAM_address [0]) # (\UART_unit|SRAM_address [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_unit|SRAM_address [0]),
	.datad(\UART_unit|SRAM_address [1]),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'hFFF0;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneii_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (\UART_unit|SRAM_address [16]) # ((\UART_unit|SRAM_address [14]) # ((\UART_unit|SRAM_address [15]) # (\UART_unit|SRAM_address [17])))

	.dataa(\UART_unit|SRAM_address [16]),
	.datab(\UART_unit|SRAM_address [14]),
	.datac(\UART_unit|SRAM_address [15]),
	.datad(\UART_unit|SRAM_address [17]),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'hFFFE;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N22
cycloneii_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (\UART_unit|SRAM_address [11]) # ((\UART_unit|SRAM_address [10]) # ((\UART_unit|SRAM_address [12]) # (\UART_unit|SRAM_address [13])))

	.dataa(\UART_unit|SRAM_address [11]),
	.datab(\UART_unit|SRAM_address [10]),
	.datac(\UART_unit|SRAM_address [12]),
	.datad(\UART_unit|SRAM_address [13]),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'hFFFE;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneii_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (\UART_unit|SRAM_address [8]) # ((\UART_unit|SRAM_address [9]) # ((\UART_unit|SRAM_address [6]) # (\UART_unit|SRAM_address [7])))

	.dataa(\UART_unit|SRAM_address [8]),
	.datab(\UART_unit|SRAM_address [9]),
	.datac(\UART_unit|SRAM_address [6]),
	.datad(\UART_unit|SRAM_address [7]),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'hFFFE;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneii_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = (\UART_unit|SRAM_address [2]) # ((\UART_unit|SRAM_address [3]) # ((\UART_unit|SRAM_address [5]) # (\UART_unit|SRAM_address [4])))

	.dataa(\UART_unit|SRAM_address [2]),
	.datab(\UART_unit|SRAM_address [3]),
	.datac(\UART_unit|SRAM_address [5]),
	.datad(\UART_unit|SRAM_address [4]),
	.cin(gnd),
	.combout(\always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \always0~4 .lut_mask = 16'hFFFE;
defparam \always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneii_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = (\always0~4_combout ) # ((\always0~3_combout ) # ((\always0~2_combout ) # (\always0~1_combout )))

	.dataa(\always0~4_combout ),
	.datab(\always0~3_combout ),
	.datac(\always0~2_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \always0~5 .lut_mask = 16'hFFFE;
defparam \always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (UART_timer[2] & (UART_timer[3] & (UART_timer[1] & UART_timer[0])))

	.dataa(UART_timer[2]),
	.datab(UART_timer[3]),
	.datac(UART_timer[1]),
	.datad(UART_timer[0]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!UART_timer[7] & (UART_timer[4] & (UART_timer[5] & UART_timer[6])))

	.dataa(UART_timer[7]),
	.datab(UART_timer[4]),
	.datac(UART_timer[5]),
	.datad(UART_timer[6]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h4000;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!UART_timer[8] & (!UART_timer[10] & (!UART_timer[9] & !UART_timer[11])))

	.dataa(UART_timer[8]),
	.datab(UART_timer[10]),
	.datac(UART_timer[9]),
	.datad(UART_timer[11]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneii_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (UART_timer[13] & (UART_timer[15] & (UART_timer[12] & UART_timer[14])))

	.dataa(UART_timer[13]),
	.datab(UART_timer[15]),
	.datac(UART_timer[12]),
	.datad(UART_timer[14]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h8000;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneii_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~0_combout  & (\Equal0~1_combout  & (\Equal0~3_combout  & \Equal0~2_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneii_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!UART_timer[16] & (UART_timer[19] & (UART_timer[17] & !UART_timer[18])))

	.dataa(UART_timer[16]),
	.datab(UART_timer[19]),
	.datac(UART_timer[17]),
	.datad(UART_timer[18]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0040;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneii_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (UART_timer[21] & (UART_timer[20] & (UART_timer[23] & UART_timer[22])))

	.dataa(UART_timer[21]),
	.datab(UART_timer[20]),
	.datac(UART_timer[23]),
	.datad(UART_timer[22]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h8000;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneii_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (\Equal0~6_combout  & (\Equal0~5_combout  & (UART_timer[25] & !UART_timer[24])))

	.dataa(\Equal0~6_combout ),
	.datab(\Equal0~5_combout ),
	.datac(UART_timer[25]),
	.datad(UART_timer[24]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h0080;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneii_lcell_comb \always0~6 (
// Equation(s):
// \always0~6_combout  = (\always0~5_combout ) # ((\always0~0_combout ) # ((\Equal0~7_combout  & \Equal0~4_combout )))

	.dataa(\Equal0~7_combout ),
	.datab(\Equal0~4_combout ),
	.datac(\always0~5_combout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \always0~6 .lut_mask = 16'hFFF8;
defparam \always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
cycloneii_lcell_comb \M1_unit|Selector20~0 (
// Equation(s):
// \M1_unit|Selector20~0_combout  = (\M1_unit|SRAM_address[16]~3_combout  & (((\M1_unit|V_sram_address [4]) # (\M1_unit|SRAM_address[16]~4_combout )))) # (!\M1_unit|SRAM_address[16]~3_combout  & (\M1_unit|Y_sram_address [4] & 
// ((!\M1_unit|SRAM_address[16]~4_combout ))))

	.dataa(\M1_unit|Y_sram_address [4]),
	.datab(\M1_unit|V_sram_address [4]),
	.datac(\M1_unit|SRAM_address[16]~3_combout ),
	.datad(\M1_unit|SRAM_address[16]~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector20~0 .lut_mask = 16'hF0CA;
defparam \M1_unit|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N5
cycloneii_lcell_ff lead_in_begin(
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\lead_in_begin~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\lead_in_begin~regout ));

// Location: LCCOMB_X40_Y19_N4
cycloneii_lcell_comb \M1_unit|Selector6~1 (
// Equation(s):
// \M1_unit|Selector6~1_combout  = ((\M1_unit|Equal16~1_combout ) # ((\lead_in_begin~regout  & !\Equal5~7_combout ))) # (!\M1_unit|Selector109~3_combout )

	.dataa(\lead_in_begin~regout ),
	.datab(\M1_unit|Selector109~3_combout ),
	.datac(\Equal5~7_combout ),
	.datad(\M1_unit|Equal16~1_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector6~1 .lut_mask = 16'hFF3B;
defparam \M1_unit|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N8
cycloneii_lcell_comb \M1_unit|Selector19~0 (
// Equation(s):
// \M1_unit|Selector19~0_combout  = (\M1_unit|SRAM_address[16]~3_combout  & (((\M1_unit|SRAM_address[16]~4_combout )))) # (!\M1_unit|SRAM_address[16]~3_combout  & ((\M1_unit|SRAM_address[16]~4_combout  & ((\M1_unit|U_sram_address [5]))) # 
// (!\M1_unit|SRAM_address[16]~4_combout  & (\M1_unit|Y_sram_address [5]))))

	.dataa(\M1_unit|Y_sram_address [5]),
	.datab(\M1_unit|SRAM_address[16]~3_combout ),
	.datac(\M1_unit|SRAM_address[16]~4_combout ),
	.datad(\M1_unit|U_sram_address [5]),
	.cin(gnd),
	.combout(\M1_unit|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector19~0 .lut_mask = 16'hF2C2;
defparam \M1_unit|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cycloneii_lcell_comb \M1_unit|Selector19~1 (
// Equation(s):
// \M1_unit|Selector19~1_combout  = (\M1_unit|Selector19~0_combout  & (((\M1_unit|write_address [5]) # (!\M1_unit|SRAM_address[16]~3_combout )))) # (!\M1_unit|Selector19~0_combout  & (\M1_unit|V_sram_address [5] & (\M1_unit|SRAM_address[16]~3_combout )))

	.dataa(\M1_unit|V_sram_address [5]),
	.datab(\M1_unit|Selector19~0_combout ),
	.datac(\M1_unit|SRAM_address[16]~3_combout ),
	.datad(\M1_unit|write_address [5]),
	.cin(gnd),
	.combout(\M1_unit|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector19~1 .lut_mask = 16'hEC2C;
defparam \M1_unit|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N28
cycloneii_lcell_comb \M1_unit|Selector15~0 (
// Equation(s):
// \M1_unit|Selector15~0_combout  = (\M1_unit|SRAM_address[16]~4_combout  & (((\M1_unit|SRAM_address[16]~3_combout )) # (!\M1_unit|U_sram_address [9]))) # (!\M1_unit|SRAM_address[16]~4_combout  & (((\M1_unit|Y_sram_address [9] & 
// !\M1_unit|SRAM_address[16]~3_combout ))))

	.dataa(\M1_unit|SRAM_address[16]~4_combout ),
	.datab(\M1_unit|U_sram_address [9]),
	.datac(\M1_unit|Y_sram_address [9]),
	.datad(\M1_unit|SRAM_address[16]~3_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector15~0 .lut_mask = 16'hAA72;
defparam \M1_unit|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N26
cycloneii_lcell_comb \M1_unit|Selector15~1 (
// Equation(s):
// \M1_unit|Selector15~1_combout  = (\M1_unit|Selector15~0_combout  & (((!\M1_unit|SRAM_address[16]~3_combout ) # (!\M1_unit|write_address [9])))) # (!\M1_unit|Selector15~0_combout  & (\M1_unit|V_sram_address [9] & ((\M1_unit|SRAM_address[16]~3_combout ))))

	.dataa(\M1_unit|V_sram_address [9]),
	.datab(\M1_unit|Selector15~0_combout ),
	.datac(\M1_unit|write_address [9]),
	.datad(\M1_unit|SRAM_address[16]~3_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector15~1 .lut_mask = 16'h2ECC;
defparam \M1_unit|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N18
cycloneii_lcell_comb \M1_unit|Selector14~0 (
// Equation(s):
// \M1_unit|Selector14~0_combout  = (\M1_unit|SRAM_address[16]~3_combout  & ((\M1_unit|V_sram_address [10]) # ((\M1_unit|SRAM_address[16]~4_combout )))) # (!\M1_unit|SRAM_address[16]~3_combout  & (((!\M1_unit|SRAM_address[16]~4_combout  & 
// \M1_unit|Y_sram_address [10]))))

	.dataa(\M1_unit|V_sram_address [10]),
	.datab(\M1_unit|SRAM_address[16]~3_combout ),
	.datac(\M1_unit|SRAM_address[16]~4_combout ),
	.datad(\M1_unit|Y_sram_address [10]),
	.cin(gnd),
	.combout(\M1_unit|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector14~0 .lut_mask = 16'hCBC8;
defparam \M1_unit|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N20
cycloneii_lcell_comb \M1_unit|Selector14~1 (
// Equation(s):
// \M1_unit|Selector14~1_combout  = (\M1_unit|SRAM_address[16]~4_combout  & ((\M1_unit|Selector14~0_combout  & (!\M1_unit|write_address [10])) # (!\M1_unit|Selector14~0_combout  & ((!\M1_unit|U_sram_address [10]))))) # (!\M1_unit|SRAM_address[16]~4_combout  
// & (((\M1_unit|Selector14~0_combout ))))

	.dataa(\M1_unit|write_address [10]),
	.datab(\M1_unit|U_sram_address [10]),
	.datac(\M1_unit|SRAM_address[16]~4_combout ),
	.datad(\M1_unit|Selector14~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector14~1 .lut_mask = 16'h5F30;
defparam \M1_unit|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneii_lcell_comb \VGA_unit|Selector2~0 (
// Equation(s):
// \VGA_unit|Selector2~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & ((\VGA_unit|Add0~26_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~30_combout 
// ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Equal1~1_combout ),
	.datac(\VGA_unit|Add1~30_combout ),
	.datad(\VGA_unit|Add0~26_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector2~0 .lut_mask = 16'hD850;
defparam \VGA_unit|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N22
cycloneii_lcell_comb \M1_unit|Selector9~0 (
// Equation(s):
// \M1_unit|Selector9~0_combout  = (\M1_unit|SRAM_address[16]~4_combout  & (((\M1_unit|SRAM_address[16]~3_combout )) # (!\M1_unit|U_sram_address [15]))) # (!\M1_unit|SRAM_address[16]~4_combout  & (((\M1_unit|Y_sram_address [15] & 
// !\M1_unit|SRAM_address[16]~3_combout ))))

	.dataa(\M1_unit|U_sram_address [15]),
	.datab(\M1_unit|Y_sram_address [15]),
	.datac(\M1_unit|SRAM_address[16]~4_combout ),
	.datad(\M1_unit|SRAM_address[16]~3_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector9~0 .lut_mask = 16'hF05C;
defparam \M1_unit|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneii_lcell_comb \UART_unit|Add1~46 (
// Equation(s):
// \UART_unit|Add1~46_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~44_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|Add1~44_combout ),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~46 .lut_mask = 16'h00C4;
defparam \UART_unit|Add1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N20
cycloneii_lcell_comb \M1_unit|Selector8~0 (
// Equation(s):
// \M1_unit|Selector8~0_combout  = (\M1_unit|SRAM_address[16]~4_combout  & (((\M1_unit|SRAM_address[16]~3_combout )))) # (!\M1_unit|SRAM_address[16]~4_combout  & ((\M1_unit|SRAM_address[16]~3_combout  & (\M1_unit|V_sram_address [16])) # 
// (!\M1_unit|SRAM_address[16]~3_combout  & ((\M1_unit|Y_sram_address [16])))))

	.dataa(\M1_unit|SRAM_address[16]~4_combout ),
	.datab(\M1_unit|V_sram_address [16]),
	.datac(\M1_unit|SRAM_address[16]~3_combout ),
	.datad(\M1_unit|Y_sram_address [16]),
	.cin(gnd),
	.combout(\M1_unit|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector8~0 .lut_mask = 16'hE5E0;
defparam \M1_unit|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N10
cycloneii_lcell_comb \UART_unit|UART_RX|Equal2~1 (
// Equation(s):
// \UART_unit|UART_RX|Equal2~1_combout  = (!\UART_unit|UART_RX|clock_count [2] & (!\UART_unit|UART_RX|clock_count [6] & (\UART_unit|UART_RX|clock_count [5] & !\UART_unit|UART_RX|clock_count [1])))

	.dataa(\UART_unit|UART_RX|clock_count [2]),
	.datab(\UART_unit|UART_RX|clock_count [6]),
	.datac(\UART_unit|UART_RX|clock_count [5]),
	.datad(\UART_unit|UART_RX|clock_count [1]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Equal2~1 .lut_mask = 16'h0010;
defparam \UART_unit|UART_RX|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneii_lcell_comb \UART_unit|SRAM_we_n~0 (
// Equation(s):
// \UART_unit|SRAM_we_n~0_combout  = (((\UART_unit|UART_SRAM_state~12_regout ) # (!\UART_unit|UART_SRAM_state~11_regout )) # (!\UART_unit|UART_RX|Empty~regout )) # (!\UART_unit|UART_SRAM_state~13_regout )

	.dataa(\UART_unit|UART_SRAM_state~13_regout ),
	.datab(\UART_unit|UART_RX|Empty~regout ),
	.datac(\UART_unit|UART_SRAM_state~11_regout ),
	.datad(\UART_unit|UART_SRAM_state~12_regout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_we_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_we_n~0 .lut_mask = 16'hFF7F;
defparam \UART_unit|SRAM_we_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N12
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan6~1 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan6~1_combout  = (\VGA_unit|VGA_unit|LessThan2~0_combout  & (!\VGA_unit|VGA_unit|V_Cont [5] & \VGA_unit|VGA_unit|LessThan6~0_combout ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|LessThan2~0_combout ),
	.datac(\VGA_unit|VGA_unit|V_Cont [5]),
	.datad(\VGA_unit|VGA_unit|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan6~1 .lut_mask = 16'h0C00;
defparam \VGA_unit|VGA_unit|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N10
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan4~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan4~0_combout  = ((!\VGA_unit|VGA_unit|H_Cont [5] & (!\VGA_unit|VGA_unit|H_Cont [4] & !\VGA_unit|VGA_unit|H_Cont [6]))) # (!\VGA_unit|VGA_unit|H_Cont [7])

	.dataa(\VGA_unit|VGA_unit|H_Cont [7]),
	.datab(\VGA_unit|VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan4~0 .lut_mask = 16'h5557;
defparam \VGA_unit|VGA_unit|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N20
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~0 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~0_combout  = (\VGA_unit|VGA_unit|H_Cont [9] & (((\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ) # (!\VGA_unit|VGA_unit|H_Cont [8])))) # (!\VGA_unit|VGA_unit|H_Cont [9] & (((\VGA_unit|VGA_unit|H_Cont [8])) # 
// (!\VGA_unit|VGA_unit|LessThan4~0_combout )))

	.dataa(\VGA_unit|VGA_unit|LessThan4~0_combout ),
	.datab(\VGA_unit|VGA_unit|H_Cont [9]),
	.datac(\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ),
	.datad(\VGA_unit|VGA_unit|H_Cont [8]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~0 .lut_mask = 16'hF3DD;
defparam \VGA_unit|VGA_unit|oVGA_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N25
cycloneii_lcell_ff \VGA_unit|VGA_red[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_red~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_red [2]));

// Location: LCFF_X24_Y29_N25
cycloneii_lcell_ff \VGA_unit|VGA_green[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_green~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_green [3]));

// Location: LCCOMB_X32_Y18_N12
cycloneii_lcell_comb \VGA_unit|Selector15~0 (
// Equation(s):
// \VGA_unit|Selector15~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Equal1~1_combout  & \VGA_unit|Add0~0_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add1~4_combout ))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Add1~4_combout ),
	.datac(\VGA_unit|Equal1~1_combout ),
	.datad(\VGA_unit|Add0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector15~0 .lut_mask = 16'hE444;
defparam \VGA_unit|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N2
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add0~2 (
// Equation(s):
// \VGA_unit|VGA_unit|Add0~2_combout  = \VGA_unit|VGA_unit|H_Cont [8] $ (((\VGA_unit|VGA_unit|H_Cont [7] & \VGA_unit|VGA_unit|Add0~0_combout )))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [7]),
	.datac(\VGA_unit|VGA_unit|Add0~0_combout ),
	.datad(\VGA_unit|VGA_unit|H_Cont [8]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add0~2 .lut_mask = 16'h3FC0;
defparam \VGA_unit|VGA_unit|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N20
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add0~3 (
// Equation(s):
// \VGA_unit|VGA_unit|Add0~3_combout  = \VGA_unit|VGA_unit|H_Cont [5] $ (\VGA_unit|VGA_unit|H_Cont [4])

	.dataa(\VGA_unit|VGA_unit|H_Cont [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|H_Cont [4]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add0~3 .lut_mask = 16'h55AA;
defparam \VGA_unit|VGA_unit|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N0
cycloneii_lcell_comb \VGA_unit|Equal0~4 (
// Equation(s):
// \VGA_unit|Equal0~4_combout  = (\VGA_unit|VGA_unit|H_Cont [2] & (!\VGA_unit|VGA_unit|H_Cont [4] & \VGA_unit|VGA_unit|H_Cont [3]))

	.dataa(\VGA_unit|VGA_unit|H_Cont [2]),
	.datab(\VGA_unit|VGA_unit|H_Cont [4]),
	.datac(\VGA_unit|VGA_unit|H_Cont [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~4 .lut_mask = 16'h2020;
defparam \VGA_unit|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N14
cycloneii_lcell_comb \VGA_unit|LessThan2~1 (
// Equation(s):
// \VGA_unit|LessThan2~1_combout  = (\VGA_unit|VGA_unit|Add0~2_combout ) # ((\VGA_unit|VGA_unit|Add0~3_combout  & ((!\VGA_unit|VGA_unit|H_Cont [1]) # (!\VGA_unit|Equal0~4_combout ))))

	.dataa(\VGA_unit|Equal0~4_combout ),
	.datab(\VGA_unit|VGA_unit|H_Cont [1]),
	.datac(\VGA_unit|VGA_unit|Add0~3_combout ),
	.datad(\VGA_unit|VGA_unit|Add0~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan2~1 .lut_mask = 16'hFF70;
defparam \VGA_unit|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N16
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~23 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~23_combout  = (\VGA_unit|VGA_SRAM_state~22_combout ) # ((!\VGA_unit|VGA_SRAM_state~15_regout  & ((\VGA_unit|VGA_SRAM_state~16_regout ) # (!\VGA_unit|VGA_SRAM_state~17_regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~16_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~22_combout ),
	.datad(\VGA_unit|VGA_SRAM_state~17_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~23 .lut_mask = 16'hF4F5;
defparam \VGA_unit|VGA_SRAM_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N26
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan0~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan0~0_combout  = (((!\VGA_unit|VGA_unit|H_Cont [0]) # (!\VGA_unit|VGA_unit|H_Cont [1])) # (!\VGA_unit|VGA_unit|H_Cont [3])) # (!\VGA_unit|VGA_unit|H_Cont [2])

	.dataa(\VGA_unit|VGA_unit|H_Cont [2]),
	.datab(\VGA_unit|VGA_unit|H_Cont [3]),
	.datac(\VGA_unit|VGA_unit|H_Cont [1]),
	.datad(\VGA_unit|VGA_unit|H_Cont [0]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \VGA_unit|VGA_unit|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N26
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan0~1 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan0~1_combout  = (\VGA_unit|VGA_unit|H_Cont [7]) # ((\VGA_unit|VGA_unit|H_Cont [6]) # ((\VGA_unit|VGA_unit|H_Cont [4] & !\VGA_unit|VGA_unit|LessThan0~0_combout )))

	.dataa(\VGA_unit|VGA_unit|H_Cont [7]),
	.datab(\VGA_unit|VGA_unit|H_Cont [6]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan0~1 .lut_mask = 16'hEEFE;
defparam \VGA_unit|VGA_unit|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneii_lcell_comb \UART_unit|Selector3~0 (
// Equation(s):
// \UART_unit|Selector3~0_combout  = (\UART_unit|UART_SRAM_state~12_regout  & ((\UART_unit|UART_SRAM_state~11_regout ) # ((!\UART_unit|UART_SRAM_state~13_regout  & \UART_unit|Equal1~0_combout ))))

	.dataa(\UART_unit|UART_SRAM_state~13_regout ),
	.datab(\UART_unit|Equal1~0_combout ),
	.datac(\UART_unit|UART_SRAM_state~11_regout ),
	.datad(\UART_unit|UART_SRAM_state~12_regout ),
	.cin(gnd),
	.combout(\UART_unit|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector3~0 .lut_mask = 16'hF400;
defparam \UART_unit|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N20
cycloneii_lcell_comb \always0~7 (
// Equation(s):
// \always0~7_combout  = (\UART_unit|SRAM_we_n~regout ) # (\UART_rx_initialize~regout )

	.dataa(vcc),
	.datab(\UART_unit|SRAM_we_n~regout ),
	.datac(\UART_rx_initialize~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \always0~7 .lut_mask = 16'hFCFC;
defparam \always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N6
cycloneii_lcell_comb \PB_unit|WideOr0~1 (
// Equation(s):
// \PB_unit|WideOr0~1_combout  = (\PB_unit|debounce_shift_reg[0][2]~regout ) # ((\PB_unit|debounce_shift_reg[0][4]~regout ) # ((\PB_unit|debounce_shift_reg[0][5]~regout ) # (\PB_unit|debounce_shift_reg[0][3]~regout )))

	.dataa(\PB_unit|debounce_shift_reg[0][2]~regout ),
	.datab(\PB_unit|debounce_shift_reg[0][4]~regout ),
	.datac(\PB_unit|debounce_shift_reg[0][5]~regout ),
	.datad(\PB_unit|debounce_shift_reg[0][3]~regout ),
	.cin(gnd),
	.combout(\PB_unit|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N4
cycloneii_lcell_comb \lead_in_begin~0 (
// Equation(s):
// \lead_in_begin~0_combout  = (\lead_in_begin~regout ) # ((top_state[1] & ((top_state[0]) # (\always0~6_combout ))) # (!top_state[1] & (!top_state[0])))

	.dataa(top_state[1]),
	.datab(top_state[0]),
	.datac(\lead_in_begin~regout ),
	.datad(\always0~6_combout ),
	.cin(gnd),
	.combout(\lead_in_begin~0_combout ),
	.cout());
// synopsys translate_off
defparam \lead_in_begin~0 .lut_mask = 16'hFBF9;
defparam \lead_in_begin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N24
cycloneii_lcell_comb \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout  = (!\UART_unit|UART_RX|RXC_state~8_regout  & \UART_unit|UART_RX|RXC_state~9_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0 .lut_mask = 16'h0F00;
defparam \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N3
cycloneii_lcell_ff \UART_unit|UART_RX|data_count[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|data_count[2]~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_count [2]));

// Location: LCFF_X37_Y17_N5
cycloneii_lcell_ff \UART_unit|UART_RX|data_count[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|data_count[1]~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_count [1]));

// Location: LCFF_X37_Y17_N23
cycloneii_lcell_ff \UART_unit|UART_RX|data_count[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|data_count[0]~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_count [0]));

// Location: LCCOMB_X37_Y17_N8
cycloneii_lcell_comb \UART_unit|UART_RX|Add1~0 (
// Equation(s):
// \UART_unit|UART_RX|Add1~0_combout  = (\UART_unit|UART_RX|data_count [0] & \UART_unit|UART_RX|data_count [1])

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|data_count [0]),
	.datac(\UART_unit|UART_RX|data_count [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Add1~0 .lut_mask = 16'hC0C0;
defparam \UART_unit|UART_RX|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N10
cycloneii_lcell_comb \UART_unit|UART_RX|Selector3~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector3~0_combout  = (\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout  & (\UART_unit|UART_RX|Add1~0_combout  & (\UART_unit|UART_RX|Equal2~2_combout  & \UART_unit|UART_RX|data_count [2])))

	.dataa(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.datab(\UART_unit|UART_RX|Add1~0_combout ),
	.datac(\UART_unit|UART_RX|Equal2~2_combout ),
	.datad(\UART_unit|UART_RX|data_count [2]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector3~0 .lut_mask = 16'h8000;
defparam \UART_unit|UART_RX|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N16
cycloneii_lcell_comb \UART_unit|UART_RX|always0~0 (
// Equation(s):
// \UART_unit|UART_RX|always0~0_combout  = (\UART_unit|UART_RX|clock_count [2] & (!\UART_unit|UART_RX|clock_count [5] & (!\UART_unit|UART_RX|RX_data_in~regout  & \UART_unit|UART_RX|clock_count [1])))

	.dataa(\UART_unit|UART_RX|clock_count [2]),
	.datab(\UART_unit|UART_RX|clock_count [5]),
	.datac(\UART_unit|UART_RX|RX_data_in~regout ),
	.datad(\UART_unit|UART_RX|clock_count [1]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|always0~0 .lut_mask = 16'h0200;
defparam \UART_unit|UART_RX|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
cycloneii_lcell_comb \UART_unit|UART_RX|Selector3~1 (
// Equation(s):
// \UART_unit|UART_RX|Selector3~1_combout  = (\UART_unit|UART_RX|RXC_state~8_regout  & (!\UART_unit|UART_RX|RXC_state~9_regout  & ((\UART_unit|UART_RX|RX_data_in~regout ) # (\UART_unit|UART_RX|always0~2_combout ))))

	.dataa(\UART_unit|UART_RX|RX_data_in~regout ),
	.datab(\UART_unit|UART_RX|always0~2_combout ),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector3~1 .lut_mask = 16'h00E0;
defparam \UART_unit|UART_RX|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N20
cycloneii_lcell_comb \UART_unit|UART_RX|RXC_state~12 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state~12_combout  = (\UART_unit|UART_RX|Selector3~0_combout ) # ((!\UART_unit|UART_RX|Selector3~1_combout  & ((\UART_unit|UART_RX|RXC_state~8_regout ) # (!\UART_unit|UART_RX|Frame_error[1]~6_combout ))))

	.dataa(\UART_unit|UART_RX|Selector3~0_combout ),
	.datab(\UART_unit|UART_RX|Frame_error[1]~6_combout ),
	.datac(\UART_unit|UART_RX|Selector3~1_combout ),
	.datad(\UART_unit|UART_RX|RXC_state~8_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state~12 .lut_mask = 16'hAFAB;
defparam \UART_unit|UART_RX|RXC_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneii_lcell_comb \UART_unit|Selector7~2 (
// Equation(s):
// \UART_unit|Selector7~2_combout  = (\UART_unit|UART_rx_enable~regout  & ((\UART_unit|LessThan1~5_combout ) # ((\UART_unit|UART_RX|Empty~regout ) # (!\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ))))

	.dataa(\UART_unit|UART_rx_enable~regout ),
	.datab(\UART_unit|LessThan1~5_combout ),
	.datac(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datad(\UART_unit|UART_RX|Empty~regout ),
	.cin(gnd),
	.combout(\UART_unit|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector7~2 .lut_mask = 16'hAA8A;
defparam \UART_unit|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N30
cycloneii_lcell_comb \VGA_unit|always0~12 (
// Equation(s):
// \VGA_unit|always0~12_combout  = (!\VGA_unit|VGA_unit|Add1~10_combout  & (\VGA_unit|VGA_unit|Add1~2_combout  $ (!\VGA_unit|VGA_unit|Add1~14_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~10_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~2_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~14_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|always0~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~12 .lut_mask = 16'h4141;
defparam \VGA_unit|always0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N4
cycloneii_lcell_comb \VGA_unit|Equal2~0 (
// Equation(s):
// \VGA_unit|Equal2~0_combout  = (\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout  & \VGA_unit|VGA_unit|H_Cont [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ),
	.datad(\VGA_unit|VGA_unit|H_Cont [4]),
	.cin(gnd),
	.combout(\VGA_unit|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal2~0 .lut_mask = 16'hF000;
defparam \VGA_unit|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N10
cycloneii_lcell_comb \VGA_unit|Equal2~1 (
// Equation(s):
// \VGA_unit|Equal2~1_combout  = (!\VGA_unit|VGA_unit|Add0~3_combout  & (\VGA_unit|VGA_unit|H_Cont [8] & (\VGA_unit|VGA_unit|H_Cont [7] $ (\VGA_unit|VGA_unit|Add0~0_combout ))))

	.dataa(\VGA_unit|VGA_unit|Add0~3_combout ),
	.datab(\VGA_unit|VGA_unit|H_Cont [7]),
	.datac(\VGA_unit|VGA_unit|Add0~0_combout ),
	.datad(\VGA_unit|VGA_unit|H_Cont [8]),
	.cin(gnd),
	.combout(\VGA_unit|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal2~1 .lut_mask = 16'h1400;
defparam \VGA_unit|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N12
cycloneii_lcell_comb \VGA_unit|VGA_blue~1 (
// Equation(s):
// \VGA_unit|VGA_blue~1_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout  & (((!\VGA_unit|Equal0~0_combout ) # (!\VGA_unit|Equal2~0_combout )) # (!\VGA_unit|Equal2~1_combout )))

	.dataa(\VGA_unit|Equal2~1_combout ),
	.datab(\VGA_unit|Equal2~0_combout ),
	.datac(\VGA_unit|Equal0~0_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~1 .lut_mask = 16'h7F00;
defparam \VGA_unit|VGA_blue~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y26_N1
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [8]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][8]~regout ));

// Location: LCFF_X25_Y26_N25
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [0]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][0]~regout ));

// Location: LCCOMB_X25_Y26_N24
cycloneii_lcell_comb \VGA_unit|VGA_red~0 (
// Equation(s):
// \VGA_unit|VGA_red~0_combout  = (\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[2][8]~regout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_sram_data[1][0]~regout ))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (\VGA_unit|VGA_sram_data[2][8]~regout ))))

	.dataa(\VGA_unit|VGA_sram_data[2][8]~regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[1][0]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~17_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~0 .lut_mask = 16'hB8AA;
defparam \VGA_unit|VGA_red~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N24
cycloneii_lcell_comb \VGA_unit|VGA_red~1 (
// Equation(s):
// \VGA_unit|VGA_red~1_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_red~0_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.datab(\VGA_unit|always0~17_combout ),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.datad(\VGA_unit|VGA_red~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~1 .lut_mask = 16'hFECC;
defparam \VGA_unit|VGA_red~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y26_N13
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[2][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][10]~regout ));

// Location: LCFF_X25_Y26_N13
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [2]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][2]~regout ));

// Location: LCCOMB_X25_Y26_N12
cycloneii_lcell_comb \VGA_unit|VGA_red~4 (
// Equation(s):
// \VGA_unit|VGA_red~4_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][10]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[1][2]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][10]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[1][2]~regout ),
	.datad(\VGA_unit|VGA_sram_data[2][10]~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~4 .lut_mask = 16'hFD20;
defparam \VGA_unit|VGA_red~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y26_N1
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [12]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][12]~regout ));

// Location: LCFF_X23_Y26_N11
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [4]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][4]~regout ));

// Location: LCCOMB_X23_Y26_N10
cycloneii_lcell_comb \VGA_unit|VGA_red~8 (
// Equation(s):
// \VGA_unit|VGA_red~8_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[2][12]~regout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[1][4]~regout ))))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (\VGA_unit|VGA_sram_data[2][12]~regout ))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[2][12]~regout ),
	.datac(\VGA_unit|VGA_sram_data[1][4]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~8 .lut_mask = 16'hCCE4;
defparam \VGA_unit|VGA_red~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y26_N9
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [14]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][14]~regout ));

// Location: LCFF_X23_Y26_N27
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [6]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][6]~regout ));

// Location: LCCOMB_X23_Y26_N8
cycloneii_lcell_comb \VGA_unit|VGA_red~12 (
// Equation(s):
// \VGA_unit|VGA_red~12_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][14]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[1][6]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][14]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[1][6]~regout ),
	.datac(\VGA_unit|VGA_sram_data[2][14]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~12 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_red~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y26_N13
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [15]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][15]~regout ));

// Location: LCFF_X23_Y26_N7
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[1][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][7]~regout ));

// Location: LCCOMB_X23_Y26_N12
cycloneii_lcell_comb \VGA_unit|VGA_red~14 (
// Equation(s):
// \VGA_unit|VGA_red~14_combout  = (\VGA_unit|VGA_SRAM_state~14_regout  & (((\VGA_unit|VGA_sram_data[2][15]~regout )))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_SRAM_state~17_regout  & (\VGA_unit|VGA_sram_data[1][7]~regout )) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_sram_data[2][15]~regout )))))

	.dataa(\VGA_unit|VGA_sram_data[1][7]~regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[2][15]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~17_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~14 .lut_mask = 16'hE2F0;
defparam \VGA_unit|VGA_red~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y26_N25
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [0]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][0]~regout ));

// Location: LCFF_X24_Y26_N9
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [8]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][8]~regout ));

// Location: LCCOMB_X23_Y26_N24
cycloneii_lcell_comb \VGA_unit|VGA_green~0 (
// Equation(s):
// \VGA_unit|VGA_green~0_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][0]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[0][8]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][0]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[0][8]~regout ),
	.datac(\VGA_unit|VGA_sram_data[2][0]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~0 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_green~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y26_N3
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [1]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][1]~regout ));

// Location: LCFF_X24_Y26_N19
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [9]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][9]~regout ));

// Location: LCCOMB_X23_Y26_N2
cycloneii_lcell_comb \VGA_unit|VGA_green~2 (
// Equation(s):
// \VGA_unit|VGA_green~2_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[2][1]~regout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[0][9]~regout ))))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][1]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[2][1]~regout ),
	.datad(\VGA_unit|VGA_sram_data[0][9]~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~2 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_green~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N24
cycloneii_lcell_comb \VGA_unit|VGA_green~3 (
// Equation(s):
// \VGA_unit|VGA_green~3_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_green~2_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ))))

	.dataa(\VGA_unit|VGA_green~2_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.datac(\VGA_unit|always0~17_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~3 .lut_mask = 16'hFAF8;
defparam \VGA_unit|VGA_green~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y26_N5
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [2]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][2]~regout ));

// Location: LCFF_X24_Y26_N5
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[0][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][10]~regout ));

// Location: LCCOMB_X23_Y26_N4
cycloneii_lcell_comb \VGA_unit|VGA_green~4 (
// Equation(s):
// \VGA_unit|VGA_green~4_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[2][2]~regout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[0][10]~regout ))))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][2]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[2][2]~regout ),
	.datad(\VGA_unit|VGA_sram_data[0][10]~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~4 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_green~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y26_N19
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [5]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][5]~regout ));

// Location: LCFF_X24_Y26_N27
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [13]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][13]~regout ));

// Location: LCCOMB_X23_Y26_N18
cycloneii_lcell_comb \VGA_unit|VGA_green~10 (
// Equation(s):
// \VGA_unit|VGA_green~10_combout  = (\VGA_unit|VGA_SRAM_state~14_regout  & (((\VGA_unit|VGA_sram_data[2][5]~regout )))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_SRAM_state~17_regout  & (\VGA_unit|VGA_sram_data[0][13]~regout )) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_sram_data[2][5]~regout )))))

	.dataa(\VGA_unit|VGA_sram_data[0][13]~regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[2][5]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~17_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~10 .lut_mask = 16'hE2F0;
defparam \VGA_unit|VGA_green~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y26_N29
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [6]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][6]~regout ));

// Location: LCFF_X24_Y26_N21
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[0][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][14]~regout ));

// Location: LCCOMB_X23_Y26_N28
cycloneii_lcell_comb \VGA_unit|VGA_green~12 (
// Equation(s):
// \VGA_unit|VGA_green~12_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[2][6]~regout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[0][14]~regout ))))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][6]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[2][6]~regout ),
	.datad(\VGA_unit|VGA_sram_data[0][14]~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~12 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_green~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y26_N17
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[0][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][15]~regout ));

// Location: LCFF_X23_Y26_N15
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [9]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][9]~regout ));

// Location: LCFF_X25_Y26_N9
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [11]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][11]~regout ));

// Location: LCFF_X25_Y26_N27
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [3]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][3]~regout ));

// Location: LCCOMB_X25_Y26_N8
cycloneii_lcell_comb \VGA_unit|VGA_blue~11 (
// Equation(s):
// \VGA_unit|VGA_blue~11_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[1][11]~regout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[0][3]~regout ))))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[1][11]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[1][11]~regout ),
	.datad(\VGA_unit|VGA_sram_data[0][3]~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~11 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_blue~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y26_N21
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [12]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][12]~regout ));

// Location: LCFF_X25_Y26_N31
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [4]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][4]~regout ));

// Location: LCCOMB_X25_Y26_N20
cycloneii_lcell_comb \VGA_unit|VGA_blue~13 (
// Equation(s):
// \VGA_unit|VGA_blue~13_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[1][12]~regout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[0][4]~regout ))))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[1][12]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[1][12]~regout ),
	.datad(\VGA_unit|VGA_sram_data[0][4]~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~13 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_blue~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneii_lcell_comb \UART_unit|new_line_count[0]~0 (
// Equation(s):
// \UART_unit|new_line_count[0]~0_combout  = ((\UART_unit|UART_SRAM_state~13_regout ) # ((\UART_unit|UART_RX|RX_data [7]) # (\UART_unit|UART_SRAM_state~12_regout ))) # (!\UART_unit|UART_SRAM_state~11_regout )

	.dataa(\UART_unit|UART_SRAM_state~11_regout ),
	.datab(\UART_unit|UART_SRAM_state~13_regout ),
	.datac(\UART_unit|UART_RX|RX_data [7]),
	.datad(\UART_unit|UART_SRAM_state~12_regout ),
	.cin(gnd),
	.combout(\UART_unit|new_line_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|new_line_count[0]~0 .lut_mask = 16'hFFFD;
defparam \UART_unit|new_line_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneii_lcell_comb \UART_unit|Selector26~0 (
// Equation(s):
// \UART_unit|Selector26~0_combout  = (\UART_unit|UART_RX|Empty~regout ) # ((\UART_unit|UART_SRAM_state~11_regout ) # ((!\UART_unit|UART_SRAM_state~13_regout  & !\UART_unit|UART_SRAM_state~12_regout )))

	.dataa(\UART_unit|UART_SRAM_state~13_regout ),
	.datab(\UART_unit|UART_RX|Empty~regout ),
	.datac(\UART_unit|UART_SRAM_state~11_regout ),
	.datad(\UART_unit|UART_SRAM_state~12_regout ),
	.cin(gnd),
	.combout(\UART_unit|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector26~0 .lut_mask = 16'hFCFD;
defparam \UART_unit|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneii_lcell_comb \UART_unit|Selector26~1 (
// Equation(s):
// \UART_unit|Selector26~1_combout  = (\UART_unit|UART_SRAM_state~11_regout  & ((\UART_unit|UART_RX|Empty~regout ) # ((\UART_unit|Selector26~0_combout  & \UART_unit|UART_rx_unload_data~regout )))) # (!\UART_unit|UART_SRAM_state~11_regout  & 
// (\UART_unit|Selector26~0_combout  & (\UART_unit|UART_rx_unload_data~regout )))

	.dataa(\UART_unit|UART_SRAM_state~11_regout ),
	.datab(\UART_unit|Selector26~0_combout ),
	.datac(\UART_unit|UART_rx_unload_data~regout ),
	.datad(\UART_unit|UART_RX|Empty~regout ),
	.cin(gnd),
	.combout(\UART_unit|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector26~1 .lut_mask = 16'hEAC0;
defparam \UART_unit|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N26
cycloneii_lcell_comb \UART_unit|UART_RX|data_count[2]~2 (
// Equation(s):
// \UART_unit|UART_RX|data_count[2]~2_combout  = (((\UART_unit|UART_RX|Add1~0_combout  & \UART_unit|UART_RX|data_count [2])) # (!\UART_unit|UART_RX|Equal2~2_combout )) # (!\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout )

	.dataa(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.datab(\UART_unit|UART_RX|Add1~0_combout ),
	.datac(\UART_unit|UART_RX|Equal2~2_combout ),
	.datad(\UART_unit|UART_RX|data_count [2]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[2]~2 .lut_mask = 16'hDF5F;
defparam \UART_unit|UART_RX|data_count[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N12
cycloneii_lcell_comb \UART_unit|UART_RX|data_count[2]~3 (
// Equation(s):
// \UART_unit|UART_RX|data_count[2]~3_combout  = (\UART_unit|UART_RX|Frame_error[1]~6_combout  & (!\UART_unit|UART_RX|Selector2~0_combout  & \UART_unit|UART_RX|data_count[2]~2_combout ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|Frame_error[1]~6_combout ),
	.datac(\UART_unit|UART_RX|Selector2~0_combout ),
	.datad(\UART_unit|UART_RX|data_count[2]~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[2]~3 .lut_mask = 16'h0C00;
defparam \UART_unit|UART_RX|data_count[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N2
cycloneii_lcell_comb \UART_unit|UART_RX|data_count[2]~4 (
// Equation(s):
// \UART_unit|UART_RX|data_count[2]~4_combout  = (\UART_unit|UART_RX|data_count[2]~3_combout  & (((\UART_unit|UART_RX|data_count [2])))) # (!\UART_unit|UART_RX|data_count[2]~3_combout  & (\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout  & 
// (\UART_unit|UART_RX|Add1~0_combout  $ (\UART_unit|UART_RX|data_count [2]))))

	.dataa(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.datab(\UART_unit|UART_RX|Add1~0_combout ),
	.datac(\UART_unit|UART_RX|data_count [2]),
	.datad(\UART_unit|UART_RX|data_count[2]~3_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[2]~4 .lut_mask = 16'hF028;
defparam \UART_unit|UART_RX|data_count[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N4
cycloneii_lcell_comb \UART_unit|UART_RX|data_count[1]~5 (
// Equation(s):
// \UART_unit|UART_RX|data_count[1]~5_combout  = (\UART_unit|UART_RX|data_count[2]~3_combout  & (((\UART_unit|UART_RX|data_count [1])))) # (!\UART_unit|UART_RX|data_count[2]~3_combout  & (\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout  & 
// (\UART_unit|UART_RX|data_count [0] $ (\UART_unit|UART_RX|data_count [1]))))

	.dataa(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.datab(\UART_unit|UART_RX|data_count [0]),
	.datac(\UART_unit|UART_RX|data_count [1]),
	.datad(\UART_unit|UART_RX|data_count[2]~3_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[1]~5 .lut_mask = 16'hF028;
defparam \UART_unit|UART_RX|data_count[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N3
cycloneii_lcell_ff \UART_unit|SRAM_write_data[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [1]));

// Location: LCFF_X34_Y18_N13
cycloneii_lcell_ff \M1_unit|SRAM_write_data[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|ee_low [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|SRAM_write_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_write_data [2]));

// Location: LCFF_X35_Y18_N15
cycloneii_lcell_ff \UART_unit|SRAM_write_data[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [3]));

// Location: LCFF_X36_Y18_N11
cycloneii_lcell_ff \M1_unit|SRAM_write_data[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|ee_low [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|SRAM_write_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_write_data [4]));

// Location: LCFF_X36_Y18_N21
cycloneii_lcell_ff \M1_unit|SRAM_write_data[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|ee_low [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|SRAM_write_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_write_data [7]));

// Location: LCCOMB_X44_Y17_N12
cycloneii_lcell_comb \PB_unit|Equal0~4 (
// Equation(s):
// \PB_unit|Equal0~4_combout  = (!\PB_unit|clock_1kHz_div_count [13] & (!\PB_unit|clock_1kHz_div_count [14] & (!\PB_unit|clock_1kHz_div_count [8] & !\PB_unit|clock_1kHz_div_count [15])))

	.dataa(\PB_unit|clock_1kHz_div_count [13]),
	.datab(\PB_unit|clock_1kHz_div_count [14]),
	.datac(\PB_unit|clock_1kHz_div_count [8]),
	.datad(\PB_unit|clock_1kHz_div_count [15]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~4 .lut_mask = 16'h0001;
defparam \PB_unit|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N6
cycloneii_lcell_comb \PB_unit|LessThan0~0 (
// Equation(s):
// \PB_unit|LessThan0~0_combout  = ((!\PB_unit|clock_1kHz_div_count [1]) # (!\PB_unit|clock_1kHz_div_count [0])) # (!\PB_unit|clock_1kHz_div_count [2])

	.dataa(\PB_unit|clock_1kHz_div_count [2]),
	.datab(vcc),
	.datac(\PB_unit|clock_1kHz_div_count [0]),
	.datad(\PB_unit|clock_1kHz_div_count [1]),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~0 .lut_mask = 16'h5FFF;
defparam \PB_unit|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N24
cycloneii_lcell_comb \PB_unit|LessThan0~1 (
// Equation(s):
// \PB_unit|LessThan0~1_combout  = (!\PB_unit|clock_1kHz_div_count [6] & (((\PB_unit|LessThan0~0_combout  & \PB_unit|Equal0~1_combout )) # (!\PB_unit|clock_1kHz_div_count [5])))

	.dataa(\PB_unit|LessThan0~0_combout ),
	.datab(\PB_unit|clock_1kHz_div_count [6]),
	.datac(\PB_unit|clock_1kHz_div_count [5]),
	.datad(\PB_unit|Equal0~1_combout ),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~1 .lut_mask = 16'h2303;
defparam \PB_unit|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N10
cycloneii_lcell_comb \PB_unit|LessThan0~2 (
// Equation(s):
// \PB_unit|LessThan0~2_combout  = (\PB_unit|Equal0~0_combout  & ((\PB_unit|LessThan0~1_combout ) # ((!\PB_unit|clock_1kHz_div_count [8]) # (!\PB_unit|clock_1kHz_div_count [7]))))

	.dataa(\PB_unit|LessThan0~1_combout ),
	.datab(\PB_unit|clock_1kHz_div_count [7]),
	.datac(\PB_unit|clock_1kHz_div_count [8]),
	.datad(\PB_unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~2 .lut_mask = 16'hBF00;
defparam \PB_unit|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y18_N7
cycloneii_lcell_ff \M1_unit|a_result_buff[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult0|auto_generated|w247w [15]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [15]));

// Location: LCFF_X44_Y19_N25
cycloneii_lcell_ff \M1_unit|a_result_buff[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult0|auto_generated|w247w [8]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [8]));

// Location: LCFF_X44_Y19_N23
cycloneii_lcell_ff \M1_unit|a_result_buff[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult0|auto_generated|w247w [7]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [7]));

// Location: LCFF_X44_Y19_N21
cycloneii_lcell_ff \M1_unit|a_result_buff[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult0|auto_generated|w247w [6]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [6]));

// Location: LCFF_X44_Y19_N17
cycloneii_lcell_ff \M1_unit|a_result_buff[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult0|auto_generated|w247w [4]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [4]));

// Location: LCFF_X44_Y19_N13
cycloneii_lcell_ff \M1_unit|a_result_buff[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult0|auto_generated|w247w [2]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [2]));

// Location: LCFF_X45_Y18_N25
cycloneii_lcell_ff \M1_unit|c_result_buff[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult2|auto_generated|w235w [16]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [16]));

// Location: LCFF_X45_Y18_N7
cycloneii_lcell_ff \M1_unit|c_result_buff[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult2|auto_generated|w235w [15]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [15]));

// Location: LCFF_X45_Y19_N29
cycloneii_lcell_ff \M1_unit|c_result_buff[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult2|auto_generated|w235w [10]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [10]));

// Location: LCFF_X45_Y19_N27
cycloneii_lcell_ff \M1_unit|c_result_buff[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult2|auto_generated|w235w [9]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [9]));

// Location: LCFF_X45_Y19_N25
cycloneii_lcell_ff \M1_unit|c_result_buff[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult2|auto_generated|w235w [8]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [8]));

// Location: LCFF_X45_Y19_N21
cycloneii_lcell_ff \M1_unit|c_result_buff[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult2|auto_generated|w235w [6]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [6]));

// Location: LCFF_X45_Y19_N17
cycloneii_lcell_ff \M1_unit|c_result_buff[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult2|auto_generated|w235w [4]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [4]));

// Location: LCFF_X45_Y19_N13
cycloneii_lcell_ff \M1_unit|c_result_buff[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult2|auto_generated|w235w [2]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [2]));

// Location: LCFF_X45_Y19_N11
cycloneii_lcell_ff \M1_unit|c_result_buff[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult2|auto_generated|w235w [1]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [1]));

// Location: LCFF_X43_Y21_N11
cycloneii_lcell_ff \M1_unit|a_result_buff[18] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Mult0|auto_generated|op_1~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [18]));

// Location: LCFF_X43_Y21_N13
cycloneii_lcell_ff \M1_unit|a_result_buff[19] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Mult0|auto_generated|op_1~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [19]));

// Location: LCFF_X38_Y21_N15
cycloneii_lcell_ff \M1_unit|c_result_buff[20] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Mult2|auto_generated|op_1~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [20]));

// Location: LCFF_X43_Y21_N17
cycloneii_lcell_ff \M1_unit|a_result_buff[21] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Mult0|auto_generated|op_1~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [21]));

// Location: LCFF_X38_Y21_N17
cycloneii_lcell_ff \M1_unit|c_result_buff[21] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Mult2|auto_generated|op_1~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [21]));

// Location: LCFF_X43_Y21_N19
cycloneii_lcell_ff \M1_unit|a_result_buff[22] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Mult0|auto_generated|op_1~8_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [22]));

// Location: LCFF_X43_Y21_N21
cycloneii_lcell_ff \M1_unit|a_result_buff[23] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Mult0|auto_generated|op_1~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [23]));

// Location: LCFF_X38_Y21_N21
cycloneii_lcell_ff \M1_unit|c_result_buff[23] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Mult2|auto_generated|op_1~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [23]));

// Location: LCFF_X36_Y21_N7
cycloneii_lcell_ff \M1_unit|Y_data[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [0]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Y_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_data [0]));

// Location: LCCOMB_X36_Y21_N6
cycloneii_lcell_comb \M1_unit|Selector142~0 (
// Equation(s):
// \M1_unit|Selector142~0_combout  = (\M1_unit|Equal15~0_combout  & ((\M1_unit|Y_data [0]) # ((\M1_unit|V_prime [0] & \M1_unit|Equal16~1_combout )))) # (!\M1_unit|Equal15~0_combout  & (\M1_unit|V_prime [0] & ((\M1_unit|Equal16~1_combout ))))

	.dataa(\M1_unit|Equal15~0_combout ),
	.datab(\M1_unit|V_prime [0]),
	.datac(\M1_unit|Y_data [0]),
	.datad(\M1_unit|Equal16~1_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector142~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector142~0 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N3
cycloneii_lcell_ff \M1_unit|VR[5][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[4][1]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[5][1]~regout ));

// Location: LCCOMB_X37_Y22_N2
cycloneii_lcell_comb \M1_unit|Selector141~2 (
// Equation(s):
// \M1_unit|Selector141~2_combout  = (\M1_unit|Equal11~4_combout  & ((\M1_unit|VR[5][1]~regout ) # ((\M1_unit|VR[2][1]~regout  & \M1_unit|Equal12~5_combout )))) # (!\M1_unit|Equal11~4_combout  & (\M1_unit|VR[2][1]~regout  & ((\M1_unit|Equal12~5_combout ))))

	.dataa(\M1_unit|Equal11~4_combout ),
	.datab(\M1_unit|VR[2][1]~regout ),
	.datac(\M1_unit|VR[5][1]~regout ),
	.datad(\M1_unit|Equal12~5_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector141~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector141~2 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector141~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N5
cycloneii_lcell_ff \M1_unit|V_data[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_data[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|V_data~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_data [9]));

// Location: LCFF_X37_Y22_N13
cycloneii_lcell_ff \M1_unit|VR[5][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[4][2]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[5][2]~regout ));

// Location: LCCOMB_X37_Y22_N12
cycloneii_lcell_comb \M1_unit|Selector140~2 (
// Equation(s):
// \M1_unit|Selector140~2_combout  = (\M1_unit|VR[2][2]~regout  & ((\M1_unit|Equal12~5_combout ) # ((\M1_unit|VR[5][2]~regout  & \M1_unit|Equal11~4_combout )))) # (!\M1_unit|VR[2][2]~regout  & (((\M1_unit|VR[5][2]~regout  & \M1_unit|Equal11~4_combout ))))

	.dataa(\M1_unit|VR[2][2]~regout ),
	.datab(\M1_unit|Equal12~5_combout ),
	.datac(\M1_unit|VR[5][2]~regout ),
	.datad(\M1_unit|Equal11~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector140~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector140~2 .lut_mask = 16'hF888;
defparam \M1_unit|Selector140~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N15
cycloneii_lcell_ff \M1_unit|VR[5][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[4][3]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[5][3]~regout ));

// Location: LCCOMB_X37_Y22_N14
cycloneii_lcell_comb \M1_unit|Selector139~2 (
// Equation(s):
// \M1_unit|Selector139~2_combout  = (\M1_unit|Equal12~5_combout  & ((\M1_unit|VR[2][3]~regout ) # ((\M1_unit|VR[5][3]~regout  & \M1_unit|Equal11~4_combout )))) # (!\M1_unit|Equal12~5_combout  & (((\M1_unit|VR[5][3]~regout  & \M1_unit|Equal11~4_combout ))))

	.dataa(\M1_unit|Equal12~5_combout ),
	.datab(\M1_unit|VR[2][3]~regout ),
	.datac(\M1_unit|VR[5][3]~regout ),
	.datad(\M1_unit|Equal11~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector139~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector139~2 .lut_mask = 16'hF888;
defparam \M1_unit|Selector139~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N13
cycloneii_lcell_ff \M1_unit|Y_data[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [12]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Y_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_data [12]));

// Location: LCCOMB_X37_Y20_N10
cycloneii_lcell_comb \M1_unit|Selector138~3 (
// Equation(s):
// \M1_unit|Selector138~3_combout  = (\M1_unit|Y_data [12] & (((\M1_unit|V_data [12] & \M1_unit|Equal7~1_combout )))) # (!\M1_unit|Y_data [12] & ((\M1_unit|Equal6~0_combout ) # ((\M1_unit|V_data [12] & \M1_unit|Equal7~1_combout ))))

	.dataa(\M1_unit|Y_data [12]),
	.datab(\M1_unit|Equal6~0_combout ),
	.datac(\M1_unit|V_data [12]),
	.datad(\M1_unit|Equal7~1_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector138~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector138~3 .lut_mask = 16'hF444;
defparam \M1_unit|Selector138~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N11
cycloneii_lcell_ff \M1_unit|VR[5][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[4][5]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[5][5]~regout ));

// Location: LCCOMB_X37_Y22_N10
cycloneii_lcell_comb \M1_unit|Selector137~4 (
// Equation(s):
// \M1_unit|Selector137~4_combout  = (\M1_unit|Equal11~4_combout  & ((\M1_unit|VR[5][5]~regout ) # ((\M1_unit|VR[2][5]~regout  & \M1_unit|Equal12~5_combout )))) # (!\M1_unit|Equal11~4_combout  & (\M1_unit|VR[2][5]~regout  & ((\M1_unit|Equal12~5_combout ))))

	.dataa(\M1_unit|Equal11~4_combout ),
	.datab(\M1_unit|VR[2][5]~regout ),
	.datac(\M1_unit|VR[5][5]~regout ),
	.datad(\M1_unit|Equal12~5_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector137~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector137~4 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector137~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneii_lcell_comb \M1_unit|Selector137~5 (
// Equation(s):
// \M1_unit|Selector137~5_combout  = (\M1_unit|Equal6~0_combout  & (\M1_unit|Y_data [13] $ (!\M1_unit|Y_data [12])))

	.dataa(\M1_unit|Y_data [13]),
	.datab(vcc),
	.datac(\M1_unit|Y_data [12]),
	.datad(\M1_unit|Equal6~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector137~5_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector137~5 .lut_mask = 16'hA500;
defparam \M1_unit|Selector137~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneii_lcell_comb \M1_unit|Selector137~6 (
// Equation(s):
// \M1_unit|Selector137~6_combout  = (\M1_unit|Selector137~5_combout ) # ((\M1_unit|Selector137~4_combout ) # ((\M1_unit|Equal7~1_combout  & \M1_unit|V_data [13])))

	.dataa(\M1_unit|Equal7~1_combout ),
	.datab(\M1_unit|Selector137~5_combout ),
	.datac(\M1_unit|V_data [13]),
	.datad(\M1_unit|Selector137~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector137~6_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector137~6 .lut_mask = 16'hFFEC;
defparam \M1_unit|Selector137~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneii_lcell_comb \M1_unit|Add3~0 (
// Equation(s):
// \M1_unit|Add3~0_combout  = \M1_unit|Y_data [14] $ (((\M1_unit|Y_data [13]) # (\M1_unit|Y_data [12])))

	.dataa(\M1_unit|Y_data [13]),
	.datab(vcc),
	.datac(\M1_unit|Y_data [14]),
	.datad(\M1_unit|Y_data [12]),
	.cin(gnd),
	.combout(\M1_unit|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add3~0 .lut_mask = 16'h0F5A;
defparam \M1_unit|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneii_lcell_comb \M1_unit|Selector136~3 (
// Equation(s):
// \M1_unit|Selector136~3_combout  = (\M1_unit|Equal7~1_combout  & ((\M1_unit|V_data [14]) # ((!\M1_unit|Add3~0_combout  & \M1_unit|Equal6~0_combout )))) # (!\M1_unit|Equal7~1_combout  & (!\M1_unit|Add3~0_combout  & ((\M1_unit|Equal6~0_combout ))))

	.dataa(\M1_unit|Equal7~1_combout ),
	.datab(\M1_unit|Add3~0_combout ),
	.datac(\M1_unit|V_data [14]),
	.datad(\M1_unit|Equal6~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector136~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector136~3 .lut_mask = 16'hB3A0;
defparam \M1_unit|Selector136~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cycloneii_lcell_comb \M1_unit|Add17~1 (
// Equation(s):
// \M1_unit|Add17~1_combout  = \M1_unit|Y_data [7] $ (((\M1_unit|Y_data [4]) # ((\M1_unit|Y_data [6]) # (\M1_unit|Y_data [5]))))

	.dataa(\M1_unit|Y_data [4]),
	.datab(\M1_unit|Y_data [7]),
	.datac(\M1_unit|Y_data [6]),
	.datad(\M1_unit|Y_data [5]),
	.cin(gnd),
	.combout(\M1_unit|Add17~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add17~1 .lut_mask = 16'h3336;
defparam \M1_unit|Add17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N31
cycloneii_lcell_ff \M1_unit|VR[5][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[4][7]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[5][7]~regout ));

// Location: LCCOMB_X37_Y22_N30
cycloneii_lcell_comb \M1_unit|Selector135~2 (
// Equation(s):
// \M1_unit|Selector135~2_combout  = (\M1_unit|Equal12~5_combout  & ((\M1_unit|VR[2][7]~regout ) # ((\M1_unit|VR[5][7]~regout  & \M1_unit|Equal11~4_combout )))) # (!\M1_unit|Equal12~5_combout  & (((\M1_unit|VR[5][7]~regout  & \M1_unit|Equal11~4_combout ))))

	.dataa(\M1_unit|Equal12~5_combout ),
	.datab(\M1_unit|VR[2][7]~regout ),
	.datac(\M1_unit|VR[5][7]~regout ),
	.datad(\M1_unit|Equal11~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector135~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector135~2 .lut_mask = 16'hF888;
defparam \M1_unit|Selector135~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
cycloneii_lcell_comb \M1_unit|a_IN2[10]~0 (
// Equation(s):
// \M1_unit|a_IN2[10]~0_combout  = (\M1_unit|Equal16~1_combout ) # ((\M1_unit|Equal4~4_combout  & (\M1_unit|Equal7~0_combout  & !\M1_unit|Equal12~4_combout )))

	.dataa(\M1_unit|Equal16~1_combout ),
	.datab(\M1_unit|Equal4~4_combout ),
	.datac(\M1_unit|Equal7~0_combout ),
	.datad(\M1_unit|Equal12~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|a_IN2[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|a_IN2[10]~0 .lut_mask = 16'hAAEA;
defparam \M1_unit|a_IN2[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N10
cycloneii_lcell_comb \M1_unit|WideOr6~1 (
// Equation(s):
// \M1_unit|WideOr6~1_combout  = \M1_unit|M1_state [2] $ (((\M1_unit|M1_state [0] & \M1_unit|M1_state [1])))

	.dataa(\M1_unit|M1_state [0]),
	.datab(\M1_unit|M1_state [2]),
	.datac(\M1_unit|M1_state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr6~1 .lut_mask = 16'h6C6C;
defparam \M1_unit|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N1
cycloneii_lcell_ff \M1_unit|U_prime[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add21~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_prime [0]));

// Location: LCCOMB_X36_Y21_N22
cycloneii_lcell_comb \M1_unit|Selector186~0 (
// Equation(s):
// \M1_unit|Selector186~0_combout  = (\M1_unit|Equal16~1_combout  & ((\M1_unit|U_prime [0]) # ((\M1_unit|V_prime [0] & \M1_unit|Equal15~0_combout )))) # (!\M1_unit|Equal16~1_combout  & (\M1_unit|V_prime [0] & ((\M1_unit|Equal15~0_combout ))))

	.dataa(\M1_unit|Equal16~1_combout ),
	.datab(\M1_unit|V_prime [0]),
	.datac(\M1_unit|U_prime [0]),
	.datad(\M1_unit|Equal15~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector186~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector186~0 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector186~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N3
cycloneii_lcell_ff \M1_unit|U_prime[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add21~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_prime [1]));

// Location: LCCOMB_X42_Y23_N30
cycloneii_lcell_comb \M1_unit|Selector185~0 (
// Equation(s):
// \M1_unit|Selector185~0_combout  = (\M1_unit|V_prime [1] & ((\M1_unit|Equal15~0_combout ) # ((\M1_unit|U_prime [1] & \M1_unit|Equal16~1_combout )))) # (!\M1_unit|V_prime [1] & (\M1_unit|U_prime [1] & ((\M1_unit|Equal16~1_combout ))))

	.dataa(\M1_unit|V_prime [1]),
	.datab(\M1_unit|U_prime [1]),
	.datac(\M1_unit|Equal15~0_combout ),
	.datad(\M1_unit|Equal16~1_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector185~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector185~0 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector185~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N5
cycloneii_lcell_ff \M1_unit|U_prime[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add21~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_prime [2]));

// Location: LCFF_X36_Y22_N29
cycloneii_lcell_ff \M1_unit|VR[4][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|VR[4][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|VR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[4][2]~regout ));

// Location: LCCOMB_X35_Y22_N10
cycloneii_lcell_comb \M1_unit|Selector184~2 (
// Equation(s):
// \M1_unit|Selector184~2_combout  = (\M1_unit|Equal12~5_combout  & ((\M1_unit|VR[1][2]~regout ) # ((\M1_unit|Equal11~4_combout  & \M1_unit|VR[4][2]~regout )))) # (!\M1_unit|Equal12~5_combout  & (\M1_unit|Equal11~4_combout  & ((\M1_unit|VR[4][2]~regout ))))

	.dataa(\M1_unit|Equal12~5_combout ),
	.datab(\M1_unit|Equal11~4_combout ),
	.datac(\M1_unit|VR[1][2]~regout ),
	.datad(\M1_unit|VR[4][2]~regout ),
	.cin(gnd),
	.combout(\M1_unit|Selector184~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector184~2 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector184~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N7
cycloneii_lcell_ff \M1_unit|U_prime[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add21~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_prime [3]));

// Location: LCCOMB_X42_Y23_N2
cycloneii_lcell_comb \M1_unit|Selector183~0 (
// Equation(s):
// \M1_unit|Selector183~0_combout  = (\M1_unit|U_prime [3] & ((\M1_unit|Equal16~1_combout ) # ((\M1_unit|Equal15~0_combout  & \M1_unit|V_prime [3])))) # (!\M1_unit|U_prime [3] & (((\M1_unit|Equal15~0_combout  & \M1_unit|V_prime [3]))))

	.dataa(\M1_unit|U_prime [3]),
	.datab(\M1_unit|Equal16~1_combout ),
	.datac(\M1_unit|Equal15~0_combout ),
	.datad(\M1_unit|V_prime [3]),
	.cin(gnd),
	.combout(\M1_unit|Selector183~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector183~0 .lut_mask = 16'hF888;
defparam \M1_unit|Selector183~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N15
cycloneii_lcell_ff \M1_unit|VR[4][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|VR[4][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|VR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[4][3]~regout ));

// Location: LCFF_X36_Y20_N7
cycloneii_lcell_ff \M1_unit|U_data[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [12]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|U_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_data [12]));

// Location: LCCOMB_X36_Y20_N6
cycloneii_lcell_comb \M1_unit|Selector182~3 (
// Equation(s):
// \M1_unit|Selector182~3_combout  = (\M1_unit|V_data [12] & ((\M1_unit|Equal6~0_combout ) # ((\M1_unit|Equal7~1_combout  & \M1_unit|U_data [12])))) # (!\M1_unit|V_data [12] & (\M1_unit|Equal7~1_combout  & (\M1_unit|U_data [12])))

	.dataa(\M1_unit|V_data [12]),
	.datab(\M1_unit|Equal7~1_combout ),
	.datac(\M1_unit|U_data [12]),
	.datad(\M1_unit|Equal6~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector182~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector182~3 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector182~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N11
cycloneii_lcell_ff \M1_unit|U_prime[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add21~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_prime [5]));

// Location: LCCOMB_X42_Y23_N28
cycloneii_lcell_comb \M1_unit|Selector181~0 (
// Equation(s):
// \M1_unit|Selector181~0_combout  = (\M1_unit|U_prime [5] & ((\M1_unit|Equal16~1_combout ) # ((\M1_unit|Equal15~0_combout  & \M1_unit|V_prime [5])))) # (!\M1_unit|U_prime [5] & (((\M1_unit|Equal15~0_combout  & \M1_unit|V_prime [5]))))

	.dataa(\M1_unit|U_prime [5]),
	.datab(\M1_unit|Equal16~1_combout ),
	.datac(\M1_unit|Equal15~0_combout ),
	.datad(\M1_unit|V_prime [5]),
	.cin(gnd),
	.combout(\M1_unit|Selector181~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector181~0 .lut_mask = 16'hF888;
defparam \M1_unit|Selector181~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneii_lcell_comb \M1_unit|Selector180~1 (
// Equation(s):
// \M1_unit|Selector180~1_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[4][6]~regout ) # ((\M1_unit|Equal14~0_combout  & \M1_unit|UR[1][6]~regout )))) # (!\M1_unit|Equal13~4_combout  & (\M1_unit|Equal14~0_combout  & ((\M1_unit|UR[1][6]~regout ))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|Equal14~0_combout ),
	.datac(\M1_unit|UR[4][6]~regout ),
	.datad(\M1_unit|UR[1][6]~regout ),
	.cin(gnd),
	.combout(\M1_unit|Selector180~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector180~1 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector180~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneii_lcell_comb \M1_unit|Selector179~1 (
// Equation(s):
// \M1_unit|Selector179~1_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[4][7]~regout ) # ((\M1_unit|Equal14~0_combout  & \M1_unit|UR[1][7]~regout )))) # (!\M1_unit|Equal13~4_combout  & (\M1_unit|Equal14~0_combout  & ((\M1_unit|UR[1][7]~regout ))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|Equal14~0_combout ),
	.datac(\M1_unit|UR[4][7]~regout ),
	.datad(\M1_unit|UR[1][7]~regout ),
	.cin(gnd),
	.combout(\M1_unit|Selector179~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector179~1 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector179~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N25
cycloneii_lcell_ff \M1_unit|V_MAC[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal12~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_MAC [8]));

// Location: LCFF_X44_Y23_N13
cycloneii_lcell_ff \M1_unit|V_MAC[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Add16~12_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal12~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_MAC [6]));

// Location: LCFF_X45_Y22_N13
cycloneii_lcell_ff \M1_unit|V_MAC[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal12~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_MAC [2]));

// Location: LCFF_X45_Y22_N9
cycloneii_lcell_ff \M1_unit|V_MAC[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal12~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_MAC [0]));

// Location: LCFF_X44_Y23_N21
cycloneii_lcell_ff \M1_unit|V_MAC[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Add16~20_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal12~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_MAC [10]));

// Location: LCFF_X45_Y21_N3
cycloneii_lcell_ff \M1_unit|V_MAC[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal12~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_MAC [13]));

// Location: LCFF_X42_Y22_N25
cycloneii_lcell_ff \M1_unit|U_MAC[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Add16~16_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [8]));

// Location: LCFF_X45_Y22_N3
cycloneii_lcell_ff \M1_unit|U_MAC[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Add16~8_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [4]));

// Location: LCFF_X42_Y22_N13
cycloneii_lcell_ff \M1_unit|U_MAC[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Add16~4_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [2]));

// Location: LCFF_X42_Y22_N11
cycloneii_lcell_ff \M1_unit|U_MAC[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Add16~2_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [1]));

// Location: LCFF_X42_Y22_N9
cycloneii_lcell_ff \M1_unit|U_MAC[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Add16~0_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [0]));

// Location: LCFF_X45_Y22_N5
cycloneii_lcell_ff \M1_unit|U_MAC[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_MAC[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [9]));

// Location: LCCOMB_X36_Y19_N10
cycloneii_lcell_comb \M1_unit|Selector225~2 (
// Equation(s):
// \M1_unit|Selector225~2_combout  = (\M1_unit|Equal6~0_combout  & ((\SRAM_unit|SRAM_read_data [9]) # ((\M1_unit|Equal11~4_combout  & \M1_unit|VR[3][1]~regout )))) # (!\M1_unit|Equal6~0_combout  & (\M1_unit|Equal11~4_combout  & (\M1_unit|VR[3][1]~regout )))

	.dataa(\M1_unit|Equal6~0_combout ),
	.datab(\M1_unit|Equal11~4_combout ),
	.datac(\M1_unit|VR[3][1]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [9]),
	.cin(gnd),
	.combout(\M1_unit|Selector225~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector225~2 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector225~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N7
cycloneii_lcell_ff \M1_unit|U_MAC[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_MAC[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [10]));

// Location: LCFF_X45_Y22_N31
cycloneii_lcell_ff \M1_unit|U_MAC[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [11]));

// Location: LCCOMB_X36_Y19_N30
cycloneii_lcell_comb \M1_unit|Selector223~0 (
// Equation(s):
// \M1_unit|Selector223~0_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[3][3]~regout ) # ((\SRAM_unit|SRAM_read_data [11] & \M1_unit|Equal6~0_combout )))) # (!\M1_unit|Equal13~4_combout  & (\SRAM_unit|SRAM_read_data [11] & 
// ((\M1_unit|Equal6~0_combout ))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\M1_unit|UR[3][3]~regout ),
	.datad(\M1_unit|Equal6~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector223~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector223~0 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector223~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
cycloneii_lcell_comb \M1_unit|Selector221~1 (
// Equation(s):
// \M1_unit|Selector221~1_combout  = (\M1_unit|UR[0][5]~regout  & ((\M1_unit|Equal14~0_combout ) # ((\M1_unit|VR[3][5]~regout  & \M1_unit|Equal11~4_combout )))) # (!\M1_unit|UR[0][5]~regout  & (((\M1_unit|VR[3][5]~regout  & \M1_unit|Equal11~4_combout ))))

	.dataa(\M1_unit|UR[0][5]~regout ),
	.datab(\M1_unit|Equal14~0_combout ),
	.datac(\M1_unit|VR[3][5]~regout ),
	.datad(\M1_unit|Equal11~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector221~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector221~1 .lut_mask = 16'hF888;
defparam \M1_unit|Selector221~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N5
cycloneii_lcell_ff \M1_unit|U_MAC[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [14]));

// Location: LCCOMB_X37_Y22_N0
cycloneii_lcell_comb \M1_unit|Selector220~1 (
// Equation(s):
// \M1_unit|Selector220~1_combout  = (\M1_unit|UR[0][6]~regout  & ((\M1_unit|Equal14~0_combout ) # ((\M1_unit|VR[3][6]~regout  & \M1_unit|Equal11~4_combout )))) # (!\M1_unit|UR[0][6]~regout  & (((\M1_unit|VR[3][6]~regout  & \M1_unit|Equal11~4_combout ))))

	.dataa(\M1_unit|UR[0][6]~regout ),
	.datab(\M1_unit|Equal14~0_combout ),
	.datac(\M1_unit|VR[3][6]~regout ),
	.datad(\M1_unit|Equal11~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector220~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector220~1 .lut_mask = 16'hF888;
defparam \M1_unit|Selector220~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cycloneii_lcell_comb \M1_unit|Selector220~2 (
// Equation(s):
// \M1_unit|Selector220~2_combout  = (\M1_unit|Selector220~1_combout ) # ((\M1_unit|Equal12~5_combout  & \M1_unit|VR[0][6]~regout ))

	.dataa(\M1_unit|Equal12~5_combout ),
	.datab(vcc),
	.datac(\M1_unit|VR[0][6]~regout ),
	.datad(\M1_unit|Selector220~1_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector220~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector220~2 .lut_mask = 16'hFFA0;
defparam \M1_unit|Selector220~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneii_lcell_comb \M1_unit|Selector219~0 (
// Equation(s):
// \M1_unit|Selector219~0_combout  = (\M1_unit|M1_state [0] & (\M1_unit|Equal12~4_combout  & (\M1_unit|UR[3][7]~regout  & !\M1_unit|M1_state [1])))

	.dataa(\M1_unit|M1_state [0]),
	.datab(\M1_unit|Equal12~4_combout ),
	.datac(\M1_unit|UR[3][7]~regout ),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|Selector219~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector219~0 .lut_mask = 16'h0080;
defparam \M1_unit|Selector219~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cycloneii_lcell_comb \M1_unit|Selector219~1 (
// Equation(s):
// \M1_unit|Selector219~1_combout  = (\M1_unit|Equal11~4_combout  & ((\M1_unit|VR[3][7]~regout ) # ((\M1_unit|VR[0][7]~regout  & \M1_unit|Equal12~5_combout )))) # (!\M1_unit|Equal11~4_combout  & (\M1_unit|VR[0][7]~regout  & ((\M1_unit|Equal12~5_combout ))))

	.dataa(\M1_unit|Equal11~4_combout ),
	.datab(\M1_unit|VR[0][7]~regout ),
	.datac(\M1_unit|VR[3][7]~regout ),
	.datad(\M1_unit|Equal12~5_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector219~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector219~1 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector219~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneii_lcell_comb \M1_unit|Selector219~2 (
// Equation(s):
// \M1_unit|Selector219~2_combout  = (\M1_unit|Selector219~0_combout ) # ((\M1_unit|Selector219~1_combout ) # ((\M1_unit|UR[0][7]~regout  & \M1_unit|Equal14~0_combout )))

	.dataa(\M1_unit|Selector219~0_combout ),
	.datab(\M1_unit|UR[0][7]~regout ),
	.datac(\M1_unit|Selector219~1_combout ),
	.datad(\M1_unit|Equal14~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector219~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector219~2 .lut_mask = 16'hFEFA;
defparam \M1_unit|Selector219~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N7
cycloneii_lcell_ff \M1_unit|U_MAC[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Add16~30_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [15]));

// Location: LCFF_X45_Y21_N11
cycloneii_lcell_ff \M1_unit|U_MAC[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~34_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [17]));

// Location: LCFF_X45_Y21_N13
cycloneii_lcell_ff \M1_unit|U_MAC[18] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~36_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [18]));

// Location: LCFF_X45_Y21_N15
cycloneii_lcell_ff \M1_unit|U_MAC[19] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~38_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [19]));

// Location: LCFF_X45_Y21_N17
cycloneii_lcell_ff \M1_unit|U_MAC[20] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~40_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [20]));

// Location: LCFF_X45_Y21_N21
cycloneii_lcell_ff \M1_unit|U_MAC[22] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~44_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [22]));

// Location: LCFF_X45_Y21_N23
cycloneii_lcell_ff \M1_unit|U_MAC[23] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~46_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [23]));

// Location: LCFF_X45_Y21_N27
cycloneii_lcell_ff \M1_unit|U_MAC[25] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~50_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [25]));

// Location: LCFF_X45_Y21_N31
cycloneii_lcell_ff \M1_unit|U_MAC[27] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~54_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [27]));

// Location: LCFF_X45_Y20_N3
cycloneii_lcell_ff \M1_unit|U_MAC[29] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~58_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [29]));

// Location: LCFF_X45_Y20_N11
cycloneii_lcell_ff \M1_unit|U_MAC[33] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~66_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [33]));

// Location: LCFF_X45_Y20_N13
cycloneii_lcell_ff \M1_unit|U_MAC[34] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~68_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [34]));

// Location: LCFF_X45_Y20_N15
cycloneii_lcell_ff \M1_unit|U_MAC[35] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~70_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [35]));

// Location: LCFF_X45_Y20_N17
cycloneii_lcell_ff \M1_unit|U_MAC[36] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~72_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [36]));

// Location: LCFF_X45_Y20_N21
cycloneii_lcell_ff \M1_unit|U_MAC[38] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~76_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [38]));

// Location: LCFF_X45_Y20_N23
cycloneii_lcell_ff \M1_unit|U_MAC[39] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~78_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [39]));

// Location: LCCOMB_X38_Y18_N20
cycloneii_lcell_comb \M1_unit|Equal17~4 (
// Equation(s):
// \M1_unit|Equal17~4_combout  = (\M1_unit|Equal16~0_combout  & (\M1_unit|M1_state [0] & !\M1_unit|M1_state [1]))

	.dataa(\M1_unit|Equal16~0_combout ),
	.datab(vcc),
	.datac(\M1_unit|M1_state [0]),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|Equal17~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal17~4 .lut_mask = 16'h00A0;
defparam \M1_unit|Equal17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneii_lcell_comb \UART_unit|Selector7~3 (
// Equation(s):
// \UART_unit|Selector7~3_combout  = (\UART_unit|Selector7~2_combout ) # ((!\UART_unit|SRAM_address[15]~1_combout  & ((!\UART_unit|UART_SRAM_state~12_regout ) # (!\UART_unit|UART_SRAM_state~13_regout ))))

	.dataa(\UART_unit|SRAM_address[15]~1_combout ),
	.datab(\UART_unit|Selector7~2_combout ),
	.datac(\UART_unit|UART_SRAM_state~13_regout ),
	.datad(\UART_unit|UART_SRAM_state~12_regout ),
	.cin(gnd),
	.combout(\UART_unit|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector7~3 .lut_mask = 16'hCDDD;
defparam \UART_unit|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N22
cycloneii_lcell_comb \UART_unit|UART_RX|data_count[0]~6 (
// Equation(s):
// \UART_unit|UART_RX|data_count[0]~6_combout  = (\UART_unit|UART_RX|data_count[2]~3_combout  & (((\UART_unit|UART_RX|data_count [0])))) # (!\UART_unit|UART_RX|data_count[2]~3_combout  & (!\UART_unit|UART_RX|RXC_state~8_regout  & 
// (!\UART_unit|UART_RX|data_count [0] & \UART_unit|UART_RX|RXC_state~9_regout )))

	.dataa(\UART_unit|UART_RX|data_count[2]~3_combout ),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|data_count [0]),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[0]~6 .lut_mask = 16'hA1A0;
defparam \UART_unit|UART_RX|data_count[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N6
cycloneii_lcell_comb \VGA_unit|always0~18 (
// Equation(s):
// \VGA_unit|always0~18_combout  = (!\VGA_unit|VGA_unit|H_Cont [5] & (\VGA_unit|Equal0~0_combout  & (\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout  & \VGA_unit|VGA_unit|H_Cont [4])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [5]),
	.datab(\VGA_unit|Equal0~0_combout ),
	.datac(\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ),
	.datad(\VGA_unit|VGA_unit|H_Cont [4]),
	.cin(gnd),
	.combout(\VGA_unit|always0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~18 .lut_mask = 16'h4000;
defparam \VGA_unit|always0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N4
cycloneii_lcell_comb \M1_unit|U_MAC[9]~feeder (
// Equation(s):
// \M1_unit|U_MAC[9]~feeder_combout  = \M1_unit|Add16~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|Add16~18_combout ),
	.cin(gnd),
	.combout(\M1_unit|U_MAC[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|U_MAC[9]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|U_MAC[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N6
cycloneii_lcell_comb \M1_unit|U_MAC[10]~feeder (
// Equation(s):
// \M1_unit|U_MAC[10]~feeder_combout  = \M1_unit|Add16~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|Add16~20_combout ),
	.cin(gnd),
	.combout(\M1_unit|U_MAC[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|U_MAC[10]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|U_MAC[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N6
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[1][7]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[1][7]~feeder_combout  = \SRAM_unit|SRAM_read_data [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [7]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][7]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
cycloneii_lcell_comb \M1_unit|V_data[9]~feeder (
// Equation(s):
// \M1_unit|V_data[9]~feeder_combout  = \SRAM_unit|SRAM_read_data [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [9]),
	.cin(gnd),
	.combout(\M1_unit|V_data[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|V_data[9]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|V_data[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N4
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[0][10]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][10]~feeder_combout  = \SRAM_unit|SRAM_read_data [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][10]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N12
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[2][10]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[2][10]~feeder_combout  = \SRAM_unit|SRAM_read_data [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][10]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N20
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[0][14]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][14]~feeder_combout  = \SRAM_unit|SRAM_read_data [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [14]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][14]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N16
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[0][15]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][15]~feeder_combout  = \SRAM_unit|SRAM_read_data [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][15]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneii_lcell_comb \UART_unit|SRAM_write_data[1]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[1]~feeder_combout  = \UART_unit|SRAM_write_data~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[1]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneii_lcell_comb \UART_unit|SRAM_write_data[3]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[3]~feeder_combout  = \UART_unit|SRAM_write_data~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data~4_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[3]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cycloneii_lcell_comb \M1_unit|VR[4][2]~feeder (
// Equation(s):
// \M1_unit|VR[4][2]~feeder_combout  = \M1_unit|VR[3][2]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|VR[3][2]~regout ),
	.cin(gnd),
	.combout(\M1_unit|VR[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|VR[4][2]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|VR[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cycloneii_lcell_comb \M1_unit|VR[4][3]~feeder (
// Equation(s):
// \M1_unit|VR[4][3]~feeder_combout  = \M1_unit|VR[3][3]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|VR[3][3]~regout ),
	.cin(gnd),
	.combout(\M1_unit|VR[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|VR[4][3]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|VR[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[0]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [0]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[0]));
// synopsys translate_off
defparam \SRAM_DATA_IO[0]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[0]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[0]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[0]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[0]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[0]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[0]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[0]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[0]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[0]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[0]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[0]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[1]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [1]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[1]));
// synopsys translate_off
defparam \SRAM_DATA_IO[1]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[1]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[1]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[1]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[1]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[1]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[1]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[1]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[1]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[1]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[1]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[1]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[2]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [2]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[2]));
// synopsys translate_off
defparam \SRAM_DATA_IO[2]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[2]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[2]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[2]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[2]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[2]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[2]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[2]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[2]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[2]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[2]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[2]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[3]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [3]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[3]));
// synopsys translate_off
defparam \SRAM_DATA_IO[3]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[3]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[3]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[3]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[3]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[3]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[3]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[3]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[3]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[3]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[3]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[3]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[4]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [4]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[4]));
// synopsys translate_off
defparam \SRAM_DATA_IO[4]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[4]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[4]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[4]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[4]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[4]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[4]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[4]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[4]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[4]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[4]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[4]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[5]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [5]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[5]));
// synopsys translate_off
defparam \SRAM_DATA_IO[5]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[5]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[5]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[5]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[5]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[5]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[5]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[5]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[5]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[5]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[5]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[5]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[6]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [6]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[6]));
// synopsys translate_off
defparam \SRAM_DATA_IO[6]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[6]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[6]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[6]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[6]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[6]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[6]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[6]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[6]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[6]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[6]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[6]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[7]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [7]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[7]));
// synopsys translate_off
defparam \SRAM_DATA_IO[7]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[7]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[7]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[7]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[7]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[7]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[7]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[7]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[7]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[7]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[7]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[7]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[8]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [8]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[8]~8 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[8]));
// synopsys translate_off
defparam \SRAM_DATA_IO[8]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[8]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[8]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[8]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[8]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[8]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[8]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[8]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[8]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[8]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[8]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[8]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[9]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [9]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[9]~9 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[9]));
// synopsys translate_off
defparam \SRAM_DATA_IO[9]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[9]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[9]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[9]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[9]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[9]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[9]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[9]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[9]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[9]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[9]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[9]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[10]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [10]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[10]~10 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[10]));
// synopsys translate_off
defparam \SRAM_DATA_IO[10]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[10]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[10]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[10]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[10]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[10]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[10]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[10]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[10]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[10]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[10]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[10]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[11]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [11]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[11]~11 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[11]));
// synopsys translate_off
defparam \SRAM_DATA_IO[11]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[11]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[11]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[11]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[11]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[11]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[11]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[11]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[11]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[11]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[11]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[11]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[12]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [12]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[12]~12 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[12]));
// synopsys translate_off
defparam \SRAM_DATA_IO[12]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[12]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[12]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[12]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[12]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[12]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[12]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[12]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[12]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[12]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[12]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[12]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[13]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [13]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[13]~13 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[13]));
// synopsys translate_off
defparam \SRAM_DATA_IO[13]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[13]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[13]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[13]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[13]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[13]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[13]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[13]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[13]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[13]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[13]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[13]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[14]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [14]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[14]~14 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[14]));
// synopsys translate_off
defparam \SRAM_DATA_IO[14]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[14]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[14]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[14]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[14]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[14]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[14]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[14]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[14]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[14]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[14]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[14]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[15]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [15]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[15]~15 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[15]));
// synopsys translate_off
defparam \SRAM_DATA_IO[15]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[15]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[15]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[15]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[15]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[15]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[15]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[15]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[15]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[15]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[15]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[15]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50_I~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50_I~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50_I));
// synopsys translate_off
defparam \CLOCK_50_I~I .input_async_reset = "none";
defparam \CLOCK_50_I~I .input_power_up = "low";
defparam \CLOCK_50_I~I .input_register_mode = "none";
defparam \CLOCK_50_I~I .input_sync_reset = "none";
defparam \CLOCK_50_I~I .oe_async_reset = "none";
defparam \CLOCK_50_I~I .oe_power_up = "low";
defparam \CLOCK_50_I~I .oe_register_mode = "none";
defparam \CLOCK_50_I~I .oe_sync_reset = "none";
defparam \CLOCK_50_I~I .operation_mode = "input";
defparam \CLOCK_50_I~I .output_async_reset = "none";
defparam \CLOCK_50_I~I .output_power_up = "low";
defparam \CLOCK_50_I~I .output_register_mode = "none";
defparam \CLOCK_50_I~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50_I~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50_I~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50_I~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50_I~clkctrl .clock_type = "global clock";
defparam \CLOCK_50_I~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N10
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[0]~10 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[0]~10_combout  = \UART_unit|UART_RX|clock_count [0] $ (VCC)
// \UART_unit|UART_RX|clock_count[0]~11  = CARRY(\UART_unit|UART_RX|clock_count [0])

	.dataa(\UART_unit|UART_RX|clock_count [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[0]~10_combout ),
	.cout(\UART_unit|UART_RX|clock_count[0]~11 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[0]~10 .lut_mask = 16'h55AA;
defparam \UART_unit|UART_RX|clock_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N14
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[2]~17 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[2]~17_combout  = (\UART_unit|UART_RX|clock_count [2] & (\UART_unit|UART_RX|clock_count[1]~16  $ (GND))) # (!\UART_unit|UART_RX|clock_count [2] & (!\UART_unit|UART_RX|clock_count[1]~16  & VCC))
// \UART_unit|UART_RX|clock_count[2]~18  = CARRY((\UART_unit|UART_RX|clock_count [2] & !\UART_unit|UART_RX|clock_count[1]~16 ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|clock_count [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[1]~16 ),
	.combout(\UART_unit|UART_RX|clock_count[2]~17_combout ),
	.cout(\UART_unit|UART_RX|clock_count[2]~18 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[2]~17 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|clock_count[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SWITCH_I~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[17]));
// synopsys translate_off
defparam \SWITCH_I[17]~I .input_async_reset = "none";
defparam \SWITCH_I[17]~I .input_power_up = "low";
defparam \SWITCH_I[17]~I .input_register_mode = "none";
defparam \SWITCH_I[17]~I .input_sync_reset = "none";
defparam \SWITCH_I[17]~I .oe_async_reset = "none";
defparam \SWITCH_I[17]~I .oe_power_up = "low";
defparam \SWITCH_I[17]~I .oe_register_mode = "none";
defparam \SWITCH_I[17]~I .oe_sync_reset = "none";
defparam \SWITCH_I[17]~I .operation_mode = "input";
defparam \SWITCH_I[17]~I .output_async_reset = "none";
defparam \SWITCH_I[17]~I .output_power_up = "low";
defparam \SWITCH_I[17]~I .output_register_mode = "none";
defparam \SWITCH_I[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_1
cycloneii_pll \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(\SWITCH_I~combout [17]),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\CLOCK_50_I~combout }),
	.locked(\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked ),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .bandwidth = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .bandwidth_type = "low";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_high = 4;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_initial = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_low = 4;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_mode = "even";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c1_mode = "bypass";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c1_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c2_mode = "bypass";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c2_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .charge_pump_current = 80;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_counter = "c0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_divide_by = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_multiply_by = 2;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk1_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk1_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk2_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk2_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .compensate_clock = "clk0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .gate_lock_counter = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .gate_lock_signal = "no";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .loop_filter_c = 3;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .m = 16;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .m_initial = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .m_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .n = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .operation_mode = "normal";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .pfd_max = 100000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .pfd_min = 2484;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .pll_compensation_delay = 5370;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .simulation_type = "timing";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .valid_lock_multiplier = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_center = 1333;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_max = 2000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneii_lcell_comb resetn(
// Equation(s):
// \resetn~combout  = (\SWITCH_I~combout [17]) # (!\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked )

	.dataa(\SWITCH_I~combout [17]),
	.datab(vcc),
	.datac(\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked ),
	.datad(vcc),
	.cin(gnd),
	.combout(\resetn~combout ),
	.cout());
// synopsys translate_off
defparam resetn.lut_mask = 16'hAFAF;
defparam resetn.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneii_clkctrl \resetn~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\resetn~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\resetn~clkctrl_outclk ));
// synopsys translate_off
defparam \resetn~clkctrl .clock_type = "global clock";
defparam \resetn~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N24
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[7]~27 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[7]~27_combout  = (\UART_unit|UART_RX|clock_count [7] & (!\UART_unit|UART_RX|clock_count[6]~26 )) # (!\UART_unit|UART_RX|clock_count [7] & ((\UART_unit|UART_RX|clock_count[6]~26 ) # (GND)))
// \UART_unit|UART_RX|clock_count[7]~28  = CARRY((!\UART_unit|UART_RX|clock_count[6]~26 ) # (!\UART_unit|UART_RX|clock_count [7]))

	.dataa(\UART_unit|UART_RX|clock_count [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[6]~26 ),
	.combout(\UART_unit|UART_RX|clock_count[7]~27_combout ),
	.cout(\UART_unit|UART_RX|clock_count[7]~28 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[7]~27 .lut_mask = 16'h5A5F;
defparam \UART_unit|UART_RX|clock_count[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \UART_RX_I~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\UART_RX_I~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_RX_I));
// synopsys translate_off
defparam \UART_RX_I~I .input_async_reset = "none";
defparam \UART_RX_I~I .input_power_up = "low";
defparam \UART_RX_I~I .input_register_mode = "none";
defparam \UART_RX_I~I .input_sync_reset = "none";
defparam \UART_RX_I~I .oe_async_reset = "none";
defparam \UART_RX_I~I .oe_power_up = "low";
defparam \UART_RX_I~I .oe_register_mode = "none";
defparam \UART_RX_I~I .oe_sync_reset = "none";
defparam \UART_RX_I~I .operation_mode = "input";
defparam \UART_RX_I~I .output_async_reset = "none";
defparam \UART_RX_I~I .output_power_up = "low";
defparam \UART_RX_I~I .output_register_mode = "none";
defparam \UART_RX_I~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X37_Y15_N17
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data_in (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_I~combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data_in~regout ));

// Location: LCCOMB_X36_Y17_N18
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[1]~6 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[1]~6_combout  = ((\UART_unit|UART_RX|RX_data_in~regout ) # ((\UART_unit|UART_RX|RXC_state~8_regout ) # (\UART_unit|UART_RX|RXC_state~9_regout ))) # (!\UART_unit|UART_rx_enable~regout )

	.dataa(\UART_unit|UART_rx_enable~regout ),
	.datab(\UART_unit|UART_RX|RX_data_in~regout ),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Frame_error[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[1]~6 .lut_mask = 16'hFFFD;
defparam \UART_unit|UART_RX|Frame_error[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N14
cycloneii_lcell_comb \UART_unit|UART_RX|Selector2~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector2~0_combout  = (\UART_unit|UART_RX|always0~2_combout  & (\UART_unit|UART_RX|RXC_state~8_regout  & !\UART_unit|UART_RX|RXC_state~9_regout ))

	.dataa(\UART_unit|UART_RX|always0~2_combout ),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector2~0 .lut_mask = 16'h0088;
defparam \UART_unit|UART_RX|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N16
cycloneii_lcell_comb \UART_unit|UART_RX|RXC_state~13 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state~13_combout  = (\UART_unit|UART_RX|Selector3~1_combout  & (((\UART_unit|UART_RX|Selector2~0_combout )))) # (!\UART_unit|UART_RX|Selector3~1_combout  & ((\UART_unit|UART_RX|Frame_error[1]~6_combout  & 
// ((\UART_unit|UART_RX|RXC_state~9_regout ))) # (!\UART_unit|UART_RX|Frame_error[1]~6_combout  & (\UART_unit|UART_RX|Selector2~0_combout ))))

	.dataa(\UART_unit|UART_RX|Selector3~1_combout ),
	.datab(\UART_unit|UART_RX|Frame_error[1]~6_combout ),
	.datac(\UART_unit|UART_RX|Selector2~0_combout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state~13 .lut_mask = 16'hF4B0;
defparam \UART_unit|UART_RX|RXC_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N6
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[1]~14 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[1]~14_combout  = ((!\UART_unit|UART_RX|RXC_state~9_regout ) # (!\UART_unit|UART_RX|Equal2~2_combout )) # (!\UART_unit|UART_RX|RXC_state~8_regout )

	.dataa(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|Equal2~2_combout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Frame_error[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[1]~14 .lut_mask = 16'h5FFF;
defparam \UART_unit|UART_RX|Frame_error[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N18
cycloneii_lcell_comb \UART_unit|UART_RX|RXC_state~14 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state~14_combout  = (\UART_unit|UART_RX|Frame_error[1]~14_combout  & ((\UART_unit|UART_RX|Selector3~0_combout ) # (\UART_unit|UART_RX|RXC_state~13_combout )))

	.dataa(\UART_unit|UART_RX|Selector3~0_combout ),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|RXC_state~13_combout ),
	.datad(\UART_unit|UART_RX|Frame_error[1]~14_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state~14 .lut_mask = 16'hFA00;
defparam \UART_unit|UART_RX|RXC_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N19
cycloneii_lcell_ff \UART_unit|UART_RX|RXC_state~9 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|RXC_state~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RXC_state~9_regout ));

// Location: LCCOMB_X36_Y17_N8
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[9]~13 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[9]~13_combout  = (!\UART_unit|UART_RX|RXC_state~9_regout  & ((\UART_unit|UART_RX|RX_data_in~regout ) # ((!\UART_unit|UART_rx_enable~regout  & !\UART_unit|UART_RX|RXC_state~8_regout ))))

	.dataa(\UART_unit|UART_rx_enable~regout ),
	.datab(\UART_unit|UART_RX|RX_data_in~regout ),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[9]~13 .lut_mask = 16'h00CD;
defparam \UART_unit|UART_RX|clock_count[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[9]~14 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[9]~14_combout  = (!\UART_unit|UART_RX|clock_count[9]~13_combout  & (((!\UART_unit|UART_RX|RXC_state~9_regout ) # (!\UART_unit|UART_RX|RXC_state~8_regout )) # (!\UART_unit|UART_RX|Equal2~2_combout )))

	.dataa(\UART_unit|UART_RX|Equal2~2_combout ),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|clock_count[9]~13_combout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[9]~14 .lut_mask = 16'h070F;
defparam \UART_unit|UART_RX|clock_count[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y15_N25
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[7]~27_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [7]));

// Location: LCFF_X36_Y15_N11
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[0]~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [0]));

// Location: LCCOMB_X36_Y15_N0
cycloneii_lcell_comb \UART_unit|UART_RX|Equal2~0 (
// Equation(s):
// \UART_unit|UART_RX|Equal2~0_combout  = (!\UART_unit|UART_RX|clock_count [3] & (\UART_unit|UART_RX|clock_count [4] & (\UART_unit|UART_RX|clock_count [7] & \UART_unit|UART_RX|clock_count [0])))

	.dataa(\UART_unit|UART_RX|clock_count [3]),
	.datab(\UART_unit|UART_RX|clock_count [4]),
	.datac(\UART_unit|UART_RX|clock_count [7]),
	.datad(\UART_unit|UART_RX|clock_count [0]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Equal2~0 .lut_mask = 16'h4000;
defparam \UART_unit|UART_RX|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N6
cycloneii_lcell_comb \UART_unit|UART_RX|always0~1 (
// Equation(s):
// \UART_unit|UART_RX|always0~1_combout  = (!\UART_unit|UART_RX|clock_count [8] & \UART_unit|UART_RX|clock_count [6])

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|clock_count [8]),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|clock_count [6]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|always0~1 .lut_mask = 16'h3300;
defparam \UART_unit|UART_RX|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N8
cycloneii_lcell_comb \UART_unit|UART_RX|always0~2 (
// Equation(s):
// \UART_unit|UART_RX|always0~2_combout  = (\UART_unit|UART_RX|always0~0_combout  & (!\UART_unit|UART_RX|clock_count [9] & (\UART_unit|UART_RX|Equal2~0_combout  & \UART_unit|UART_RX|always0~1_combout )))

	.dataa(\UART_unit|UART_RX|always0~0_combout ),
	.datab(\UART_unit|UART_RX|clock_count [9]),
	.datac(\UART_unit|UART_RX|Equal2~0_combout ),
	.datad(\UART_unit|UART_RX|always0~1_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|always0~2 .lut_mask = 16'h2000;
defparam \UART_unit|UART_RX|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[9]~12 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[9]~12_combout  = (\UART_unit|UART_RX|RXC_state~8_regout  & (((\UART_unit|UART_RX|always0~2_combout  & !\UART_unit|UART_RX|RXC_state~9_regout )))) # (!\UART_unit|UART_RX|RXC_state~8_regout  & 
// ((\UART_unit|UART_RX|Equal2~2_combout ) # ((!\UART_unit|UART_RX|RXC_state~9_regout ))))

	.dataa(\UART_unit|UART_RX|Equal2~2_combout ),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|always0~2_combout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[9]~12 .lut_mask = 16'h22F3;
defparam \UART_unit|UART_RX|clock_count[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y15_N15
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[2]~17_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [2]));

// Location: LCCOMB_X36_Y15_N18
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[4]~21 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[4]~21_combout  = (\UART_unit|UART_RX|clock_count [4] & (\UART_unit|UART_RX|clock_count[3]~20  $ (GND))) # (!\UART_unit|UART_RX|clock_count [4] & (!\UART_unit|UART_RX|clock_count[3]~20  & VCC))
// \UART_unit|UART_RX|clock_count[4]~22  = CARRY((\UART_unit|UART_RX|clock_count [4] & !\UART_unit|UART_RX|clock_count[3]~20 ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|clock_count [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[3]~20 ),
	.combout(\UART_unit|UART_RX|clock_count[4]~21_combout ),
	.cout(\UART_unit|UART_RX|clock_count[4]~22 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[4]~21 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|clock_count[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y15_N19
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[4]~21_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [4]));

// Location: LCCOMB_X36_Y15_N22
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[6]~25 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[6]~25_combout  = (\UART_unit|UART_RX|clock_count [6] & (\UART_unit|UART_RX|clock_count[5]~24  $ (GND))) # (!\UART_unit|UART_RX|clock_count [6] & (!\UART_unit|UART_RX|clock_count[5]~24  & VCC))
// \UART_unit|UART_RX|clock_count[6]~26  = CARRY((\UART_unit|UART_RX|clock_count [6] & !\UART_unit|UART_RX|clock_count[5]~24 ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|clock_count [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[5]~24 ),
	.combout(\UART_unit|UART_RX|clock_count[6]~25_combout ),
	.cout(\UART_unit|UART_RX|clock_count[6]~26 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[6]~25 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|clock_count[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y15_N23
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[6]~25_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [6]));

// Location: LCCOMB_X36_Y15_N26
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[8]~29 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[8]~29_combout  = (\UART_unit|UART_RX|clock_count [8] & (\UART_unit|UART_RX|clock_count[7]~28  $ (GND))) # (!\UART_unit|UART_RX|clock_count [8] & (!\UART_unit|UART_RX|clock_count[7]~28  & VCC))
// \UART_unit|UART_RX|clock_count[8]~30  = CARRY((\UART_unit|UART_RX|clock_count [8] & !\UART_unit|UART_RX|clock_count[7]~28 ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|clock_count [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[7]~28 ),
	.combout(\UART_unit|UART_RX|clock_count[8]~29_combout ),
	.cout(\UART_unit|UART_RX|clock_count[8]~30 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[8]~29 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|clock_count[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y15_N27
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[8]~29_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [8]));

// Location: LCCOMB_X36_Y15_N28
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[9]~31 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[9]~31_combout  = \UART_unit|UART_RX|clock_count[8]~30  $ (\UART_unit|UART_RX|clock_count [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|clock_count [9]),
	.cin(\UART_unit|UART_RX|clock_count[8]~30 ),
	.combout(\UART_unit|UART_RX|clock_count[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[9]~31 .lut_mask = 16'h0FF0;
defparam \UART_unit|UART_RX|clock_count[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y15_N29
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[9]~31_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[9]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [9]));

// Location: LCCOMB_X37_Y15_N4
cycloneii_lcell_comb \UART_unit|UART_RX|Equal2~2 (
// Equation(s):
// \UART_unit|UART_RX|Equal2~2_combout  = (\UART_unit|UART_RX|Equal2~1_combout  & (!\UART_unit|UART_RX|clock_count [9] & (\UART_unit|UART_RX|Equal2~0_combout  & \UART_unit|UART_RX|clock_count [8])))

	.dataa(\UART_unit|UART_RX|Equal2~1_combout ),
	.datab(\UART_unit|UART_RX|clock_count [9]),
	.datac(\UART_unit|UART_RX|Equal2~0_combout ),
	.datad(\UART_unit|UART_RX|clock_count [8]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Equal2~2 .lut_mask = 16'h2000;
defparam \UART_unit|UART_RX|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N0
cycloneii_lcell_comb \UART_unit|UART_RX|RXC_state~15 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state~15_combout  = (\UART_unit|UART_RX|RXC_state~12_combout  & (((!\UART_unit|UART_RX|RXC_state~9_regout ) # (!\UART_unit|UART_RX|RXC_state~8_regout )) # (!\UART_unit|UART_RX|Equal2~2_combout )))

	.dataa(\UART_unit|UART_RX|RXC_state~12_combout ),
	.datab(\UART_unit|UART_RX|Equal2~2_combout ),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state~15 .lut_mask = 16'h2AAA;
defparam \UART_unit|UART_RX|RXC_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N1
cycloneii_lcell_ff \UART_unit|UART_RX|RXC_state~8 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|RXC_state~15_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RXC_state~8_regout ));

// Location: LCCOMB_X36_Y17_N4
cycloneii_lcell_comb \UART_unit|UART_RX|Selector25~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector25~0_combout  = (\UART_unit|UART_RX|data_buffer [5] & (!\UART_unit|UART_RX|RXC_state~8_regout  & \UART_unit|UART_RX|RXC_state~9_regout ))

	.dataa(\UART_unit|UART_RX|data_buffer [5]),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector25~0 .lut_mask = 16'h0A00;
defparam \UART_unit|UART_RX|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N6
cycloneii_lcell_comb \UART_unit|UART_RX|data_buffer[1]~0 (
// Equation(s):
// \UART_unit|UART_RX|data_buffer[1]~0_combout  = (\UART_unit|UART_RX|RXC_state~8_regout  & (((\UART_unit|UART_RX|always0~2_combout  & !\UART_unit|UART_RX|RXC_state~9_regout )))) # (!\UART_unit|UART_RX|RXC_state~8_regout  & 
// (\UART_unit|UART_RX|Equal2~2_combout  & ((\UART_unit|UART_RX|RXC_state~9_regout ))))

	.dataa(\UART_unit|UART_RX|Equal2~2_combout ),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|always0~2_combout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_buffer[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[1]~0 .lut_mask = 16'h22C0;
defparam \UART_unit|UART_RX|data_buffer[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N5
cycloneii_lcell_ff \UART_unit|UART_RX|data_buffer[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector25~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_buffer [4]));

// Location: LCCOMB_X36_Y17_N24
cycloneii_lcell_comb \UART_unit|UART_RX|Selector26~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector26~0_combout  = (!\UART_unit|UART_RX|RXC_state~8_regout  & (\UART_unit|UART_RX|data_buffer [4] & \UART_unit|UART_RX|RXC_state~9_regout ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|data_buffer [4]),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector26~0 .lut_mask = 16'h3000;
defparam \UART_unit|UART_RX|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N25
cycloneii_lcell_ff \UART_unit|UART_RX|data_buffer[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector26~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_buffer [3]));

// Location: LCCOMB_X36_Y17_N14
cycloneii_lcell_comb \UART_unit|UART_RX|Selector27~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector27~0_combout  = (!\UART_unit|UART_RX|RXC_state~8_regout  & (\UART_unit|UART_RX|data_buffer [3] & \UART_unit|UART_RX|RXC_state~9_regout ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|data_buffer [3]),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector27~0 .lut_mask = 16'h3000;
defparam \UART_unit|UART_RX|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N15
cycloneii_lcell_ff \UART_unit|UART_RX|data_buffer[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector27~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_buffer [2]));

// Location: LCCOMB_X36_Y17_N2
cycloneii_lcell_comb \UART_unit|UART_RX|Selector28~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector28~0_combout  = (!\UART_unit|UART_RX|RXC_state~8_regout  & (\UART_unit|UART_RX|data_buffer [2] & \UART_unit|UART_RX|RXC_state~9_regout ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|data_buffer [2]),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector28~0 .lut_mask = 16'h3000;
defparam \UART_unit|UART_RX|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N3
cycloneii_lcell_ff \UART_unit|UART_RX|data_buffer[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector28~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_buffer [1]));

// Location: LCCOMB_X36_Y17_N12
cycloneii_lcell_comb \UART_unit|UART_RX|Selector29~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector29~0_combout  = (\UART_unit|UART_RX|data_buffer [1] & (!\UART_unit|UART_RX|RXC_state~8_regout  & \UART_unit|UART_RX|RXC_state~9_regout ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|data_buffer [1]),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector29~0 .lut_mask = 16'h0C00;
defparam \UART_unit|UART_RX|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N13
cycloneii_lcell_ff \UART_unit|UART_RX|data_buffer[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector29~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_buffer [0]));

// Location: LCCOMB_X36_Y17_N30
cycloneii_lcell_comb \UART_unit|UART_RX|RX_data[7]~0 (
// Equation(s):
// \UART_unit|UART_RX|RX_data[7]~0_combout  = (\UART_unit|UART_RX|Equal2~2_combout  & (\UART_unit|UART_RX|RX_data_in~regout  & (\UART_unit|UART_RX|RXC_state~8_regout  & \UART_unit|UART_RX|RXC_state~9_regout )))

	.dataa(\UART_unit|UART_RX|Equal2~2_combout ),
	.datab(\UART_unit|UART_RX|RX_data_in~regout ),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[7]~0 .lut_mask = 16'h8000;
defparam \UART_unit|UART_RX|RX_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N17
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|UART_RX|data_buffer [0]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data [0]));

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PUSH_BUTTON_I[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PUSH_BUTTON_I~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PUSH_BUTTON_I[0]));
// synopsys translate_off
defparam \PUSH_BUTTON_I[0]~I .input_async_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .input_power_up = "low";
defparam \PUSH_BUTTON_I[0]~I .input_register_mode = "none";
defparam \PUSH_BUTTON_I[0]~I .input_sync_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .oe_async_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .oe_power_up = "low";
defparam \PUSH_BUTTON_I[0]~I .oe_register_mode = "none";
defparam \PUSH_BUTTON_I[0]~I .oe_sync_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .operation_mode = "input";
defparam \PUSH_BUTTON_I[0]~I .output_async_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .output_power_up = "low";
defparam \PUSH_BUTTON_I[0]~I .output_register_mode = "none";
defparam \PUSH_BUTTON_I[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N22
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][0]~0 (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][0]~0_combout  = !\PUSH_BUTTON_I~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PUSH_BUTTON_I~combout [0]),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][0]~0 .lut_mask = 16'h00FF;
defparam \PB_unit|debounce_shift_reg[0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N0
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[0]~16 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[0]~16_combout  = \PB_unit|clock_1kHz_div_count [0] $ (VCC)
// \PB_unit|clock_1kHz_div_count[0]~17  = CARRY(\PB_unit|clock_1kHz_div_count [0])

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PB_unit|clock_1kHz_div_count[0]~16_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[0]~17 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[0]~16 .lut_mask = 16'h33CC;
defparam \PB_unit|clock_1kHz_div_count[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N12
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[6]~28 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[6]~28_combout  = (\PB_unit|clock_1kHz_div_count [6] & (\PB_unit|clock_1kHz_div_count[5]~27  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [6] & (!\PB_unit|clock_1kHz_div_count[5]~27  & VCC))
// \PB_unit|clock_1kHz_div_count[6]~29  = CARRY((\PB_unit|clock_1kHz_div_count [6] & !\PB_unit|clock_1kHz_div_count[5]~27 ))

	.dataa(\PB_unit|clock_1kHz_div_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[5]~27 ),
	.combout(\PB_unit|clock_1kHz_div_count[6]~28_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[6]~29 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[6]~28 .lut_mask = 16'hA50A;
defparam \PB_unit|clock_1kHz_div_count[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N14
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[7]~30 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[7]~30_combout  = (\PB_unit|clock_1kHz_div_count [7] & (!\PB_unit|clock_1kHz_div_count[6]~29 )) # (!\PB_unit|clock_1kHz_div_count [7] & ((\PB_unit|clock_1kHz_div_count[6]~29 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[7]~31  = CARRY((!\PB_unit|clock_1kHz_div_count[6]~29 ) # (!\PB_unit|clock_1kHz_div_count [7]))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[6]~29 ),
	.combout(\PB_unit|clock_1kHz_div_count[7]~30_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[7]~31 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[7]~30 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y17_N15
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[7]~30_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [7]));

// Location: LCCOMB_X45_Y17_N18
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[9]~34 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[9]~34_combout  = (\PB_unit|clock_1kHz_div_count [9] & (!\PB_unit|clock_1kHz_div_count[8]~33 )) # (!\PB_unit|clock_1kHz_div_count [9] & ((\PB_unit|clock_1kHz_div_count[8]~33 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[9]~35  = CARRY((!\PB_unit|clock_1kHz_div_count[8]~33 ) # (!\PB_unit|clock_1kHz_div_count [9]))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[8]~33 ),
	.combout(\PB_unit|clock_1kHz_div_count[9]~34_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[9]~35 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[9]~34 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y17_N19
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[9]~34_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [9]));

// Location: LCCOMB_X45_Y17_N22
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[11]~38 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[11]~38_combout  = (\PB_unit|clock_1kHz_div_count [11] & (!\PB_unit|clock_1kHz_div_count[10]~37 )) # (!\PB_unit|clock_1kHz_div_count [11] & ((\PB_unit|clock_1kHz_div_count[10]~37 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[11]~39  = CARRY((!\PB_unit|clock_1kHz_div_count[10]~37 ) # (!\PB_unit|clock_1kHz_div_count [11]))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[10]~37 ),
	.combout(\PB_unit|clock_1kHz_div_count[11]~38_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[11]~39 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[11]~38 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y17_N23
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[11]~38_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [11]));

// Location: LCCOMB_X45_Y17_N24
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[12]~40 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[12]~40_combout  = (\PB_unit|clock_1kHz_div_count [12] & (\PB_unit|clock_1kHz_div_count[11]~39  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [12] & (!\PB_unit|clock_1kHz_div_count[11]~39  & VCC))
// \PB_unit|clock_1kHz_div_count[12]~41  = CARRY((\PB_unit|clock_1kHz_div_count [12] & !\PB_unit|clock_1kHz_div_count[11]~39 ))

	.dataa(\PB_unit|clock_1kHz_div_count [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[11]~39 ),
	.combout(\PB_unit|clock_1kHz_div_count[12]~40_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[12]~41 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[12]~40 .lut_mask = 16'hA50A;
defparam \PB_unit|clock_1kHz_div_count[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N26
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[13]~42 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[13]~42_combout  = (\PB_unit|clock_1kHz_div_count [13] & (!\PB_unit|clock_1kHz_div_count[12]~41 )) # (!\PB_unit|clock_1kHz_div_count [13] & ((\PB_unit|clock_1kHz_div_count[12]~41 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[13]~43  = CARRY((!\PB_unit|clock_1kHz_div_count[12]~41 ) # (!\PB_unit|clock_1kHz_div_count [13]))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[12]~41 ),
	.combout(\PB_unit|clock_1kHz_div_count[13]~42_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[13]~43 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[13]~42 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y17_N27
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[13]~42_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [13]));

// Location: LCCOMB_X45_Y17_N28
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[14]~44 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[14]~44_combout  = (\PB_unit|clock_1kHz_div_count [14] & (\PB_unit|clock_1kHz_div_count[13]~43  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [14] & (!\PB_unit|clock_1kHz_div_count[13]~43  & VCC))
// \PB_unit|clock_1kHz_div_count[14]~45  = CARRY((\PB_unit|clock_1kHz_div_count [14] & !\PB_unit|clock_1kHz_div_count[13]~43 ))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[13]~43 ),
	.combout(\PB_unit|clock_1kHz_div_count[14]~44_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[14]~45 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[14]~44 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y17_N29
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[14]~44_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [14]));

// Location: LCCOMB_X45_Y17_N30
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[15]~46 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[15]~46_combout  = \PB_unit|clock_1kHz_div_count[14]~45  $ (\PB_unit|clock_1kHz_div_count [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|clock_1kHz_div_count [15]),
	.cin(\PB_unit|clock_1kHz_div_count[14]~45 ),
	.combout(\PB_unit|clock_1kHz_div_count[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[15]~46 .lut_mask = 16'h0FF0;
defparam \PB_unit|clock_1kHz_div_count[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y17_N31
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[15]~46_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [15]));

// Location: LCCOMB_X44_Y17_N4
cycloneii_lcell_comb \PB_unit|LessThan0~3 (
// Equation(s):
// \PB_unit|LessThan0~3_combout  = (\PB_unit|clock_1kHz_div_count [15]) # ((!\PB_unit|LessThan0~2_combout  & (\PB_unit|clock_1kHz_div_count [14] & \PB_unit|clock_1kHz_div_count [13])))

	.dataa(\PB_unit|LessThan0~2_combout ),
	.datab(\PB_unit|clock_1kHz_div_count [14]),
	.datac(\PB_unit|clock_1kHz_div_count [13]),
	.datad(\PB_unit|clock_1kHz_div_count [15]),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~3 .lut_mask = 16'hFF40;
defparam \PB_unit|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N1
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[0]~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [0]));

// Location: LCCOMB_X45_Y17_N2
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[1]~18 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[1]~18_combout  = (\PB_unit|clock_1kHz_div_count [1] & (!\PB_unit|clock_1kHz_div_count[0]~17 )) # (!\PB_unit|clock_1kHz_div_count [1] & ((\PB_unit|clock_1kHz_div_count[0]~17 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[1]~19  = CARRY((!\PB_unit|clock_1kHz_div_count[0]~17 ) # (!\PB_unit|clock_1kHz_div_count [1]))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[0]~17 ),
	.combout(\PB_unit|clock_1kHz_div_count[1]~18_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[1]~19 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[1]~18 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y17_N3
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[1]~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [1]));

// Location: LCCOMB_X45_Y17_N4
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[2]~20 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[2]~20_combout  = (\PB_unit|clock_1kHz_div_count [2] & (\PB_unit|clock_1kHz_div_count[1]~19  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [2] & (!\PB_unit|clock_1kHz_div_count[1]~19  & VCC))
// \PB_unit|clock_1kHz_div_count[2]~21  = CARRY((\PB_unit|clock_1kHz_div_count [2] & !\PB_unit|clock_1kHz_div_count[1]~19 ))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[1]~19 ),
	.combout(\PB_unit|clock_1kHz_div_count[2]~20_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[2]~21 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[2]~20 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y17_N5
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[2]~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [2]));

// Location: LCCOMB_X45_Y17_N6
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[3]~22 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[3]~22_combout  = (\PB_unit|clock_1kHz_div_count [3] & (!\PB_unit|clock_1kHz_div_count[2]~21 )) # (!\PB_unit|clock_1kHz_div_count [3] & ((\PB_unit|clock_1kHz_div_count[2]~21 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[3]~23  = CARRY((!\PB_unit|clock_1kHz_div_count[2]~21 ) # (!\PB_unit|clock_1kHz_div_count [3]))

	.dataa(\PB_unit|clock_1kHz_div_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[2]~21 ),
	.combout(\PB_unit|clock_1kHz_div_count[3]~22_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[3]~23 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[3]~22 .lut_mask = 16'h5A5F;
defparam \PB_unit|clock_1kHz_div_count[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N8
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[4]~24 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[4]~24_combout  = (\PB_unit|clock_1kHz_div_count [4] & (\PB_unit|clock_1kHz_div_count[3]~23  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [4] & (!\PB_unit|clock_1kHz_div_count[3]~23  & VCC))
// \PB_unit|clock_1kHz_div_count[4]~25  = CARRY((\PB_unit|clock_1kHz_div_count [4] & !\PB_unit|clock_1kHz_div_count[3]~23 ))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[3]~23 ),
	.combout(\PB_unit|clock_1kHz_div_count[4]~24_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[4]~25 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[4]~24 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y17_N9
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[4]~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [4]));

// Location: LCCOMB_X45_Y17_N10
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[5]~26 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[5]~26_combout  = (\PB_unit|clock_1kHz_div_count [5] & (!\PB_unit|clock_1kHz_div_count[4]~25 )) # (!\PB_unit|clock_1kHz_div_count [5] & ((\PB_unit|clock_1kHz_div_count[4]~25 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[5]~27  = CARRY((!\PB_unit|clock_1kHz_div_count[4]~25 ) # (!\PB_unit|clock_1kHz_div_count [5]))

	.dataa(\PB_unit|clock_1kHz_div_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[4]~25 ),
	.combout(\PB_unit|clock_1kHz_div_count[5]~26_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[5]~27 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[5]~26 .lut_mask = 16'h5A5F;
defparam \PB_unit|clock_1kHz_div_count[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y17_N13
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[6]~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [6]));

// Location: LCFF_X45_Y17_N11
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[5]~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [5]));

// Location: LCCOMB_X44_Y17_N26
cycloneii_lcell_comb \PB_unit|Equal0~3 (
// Equation(s):
// \PB_unit|Equal0~3_combout  = (!\PB_unit|clock_1kHz_div_count [7] & (!\PB_unit|clock_1kHz_div_count [6] & (!\PB_unit|clock_1kHz_div_count [5] & !\PB_unit|clock_1kHz_div_count [2])))

	.dataa(\PB_unit|clock_1kHz_div_count [7]),
	.datab(\PB_unit|clock_1kHz_div_count [6]),
	.datac(\PB_unit|clock_1kHz_div_count [5]),
	.datad(\PB_unit|clock_1kHz_div_count [2]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~3 .lut_mask = 16'h0001;
defparam \PB_unit|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N7
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[3]~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [3]));

// Location: LCCOMB_X44_Y17_N30
cycloneii_lcell_comb \PB_unit|Equal0~1 (
// Equation(s):
// \PB_unit|Equal0~1_combout  = (!\PB_unit|clock_1kHz_div_count [4] & !\PB_unit|clock_1kHz_div_count [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\PB_unit|clock_1kHz_div_count [4]),
	.datad(\PB_unit|clock_1kHz_div_count [3]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~1 .lut_mask = 16'h000F;
defparam \PB_unit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N25
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[12]~40_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [12]));

// Location: LCCOMB_X44_Y17_N28
cycloneii_lcell_comb \PB_unit|Equal0~0 (
// Equation(s):
// \PB_unit|Equal0~0_combout  = (!\PB_unit|clock_1kHz_div_count [10] & (!\PB_unit|clock_1kHz_div_count [12] & (!\PB_unit|clock_1kHz_div_count [11] & !\PB_unit|clock_1kHz_div_count [9])))

	.dataa(\PB_unit|clock_1kHz_div_count [10]),
	.datab(\PB_unit|clock_1kHz_div_count [12]),
	.datac(\PB_unit|clock_1kHz_div_count [11]),
	.datad(\PB_unit|clock_1kHz_div_count [9]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~0 .lut_mask = 16'h0001;
defparam \PB_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N0
cycloneii_lcell_comb \PB_unit|Equal0~2 (
// Equation(s):
// \PB_unit|Equal0~2_combout  = (!\PB_unit|clock_1kHz_div_count [1] & (\PB_unit|Equal0~1_combout  & (!\PB_unit|clock_1kHz_div_count [0] & \PB_unit|Equal0~0_combout )))

	.dataa(\PB_unit|clock_1kHz_div_count [1]),
	.datab(\PB_unit|Equal0~1_combout ),
	.datac(\PB_unit|clock_1kHz_div_count [0]),
	.datad(\PB_unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\PB_unit|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~2 .lut_mask = 16'h0400;
defparam \PB_unit|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N2
cycloneii_lcell_comb \PB_unit|clock_1kHz~0 (
// Equation(s):
// \PB_unit|clock_1kHz~0_combout  = \PB_unit|clock_1kHz~regout  $ (((\PB_unit|Equal0~4_combout  & (\PB_unit|Equal0~3_combout  & \PB_unit|Equal0~2_combout ))))

	.dataa(\PB_unit|Equal0~4_combout ),
	.datab(\PB_unit|Equal0~3_combout ),
	.datac(\PB_unit|clock_1kHz~regout ),
	.datad(\PB_unit|Equal0~2_combout ),
	.cin(gnd),
	.combout(\PB_unit|clock_1kHz~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|clock_1kHz~0 .lut_mask = 16'h78F0;
defparam \PB_unit|clock_1kHz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y17_N3
cycloneii_lcell_ff \PB_unit|clock_1kHz (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz~regout ));

// Location: LCFF_X44_Y17_N9
cycloneii_lcell_ff \PB_unit|clock_1kHz_buf (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PB_unit|clock_1kHz~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_buf~regout ));

// Location: LCCOMB_X44_Y17_N8
cycloneii_lcell_comb \PB_unit|always3~0 (
// Equation(s):
// \PB_unit|always3~0_combout  = (!\PB_unit|clock_1kHz~regout  & \PB_unit|clock_1kHz_buf~regout )

	.dataa(\PB_unit|clock_1kHz~regout ),
	.datab(vcc),
	.datac(\PB_unit|clock_1kHz_buf~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\PB_unit|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|always3~0 .lut_mask = 16'h5050;
defparam \PB_unit|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N23
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][0]~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][0]~regout ));

// Location: LCCOMB_X40_Y17_N0
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][1]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][1]~feeder_combout  = \PB_unit|debounce_shift_reg[0][0]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|debounce_shift_reg[0][0]~regout ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][1]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N1
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][1]~regout ));

// Location: LCCOMB_X40_Y17_N28
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][2]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][2]~feeder_combout  = \PB_unit|debounce_shift_reg[0][1]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|debounce_shift_reg[0][1]~regout ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][2]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N29
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][2]~regout ));

// Location: LCCOMB_X40_Y17_N20
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][3]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][3]~feeder_combout  = \PB_unit|debounce_shift_reg[0][2]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|debounce_shift_reg[0][2]~regout ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][3]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N21
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][3]~regout ));

// Location: LCCOMB_X40_Y17_N14
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][4]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][4]~feeder_combout  = \PB_unit|debounce_shift_reg[0][3]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|debounce_shift_reg[0][3]~regout ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][4]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N15
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][4]~regout ));

// Location: LCFF_X40_Y17_N7
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PB_unit|debounce_shift_reg[0][4]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][5]~regout ));

// Location: LCFF_X40_Y17_N11
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PB_unit|debounce_shift_reg[0][5]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][6]~regout ));

// Location: LCCOMB_X40_Y17_N24
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][7]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][7]~feeder_combout  = \PB_unit|debounce_shift_reg[0][6]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|debounce_shift_reg[0][6]~regout ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][7]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N25
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][7]~regout ));

// Location: LCCOMB_X40_Y17_N30
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][8]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][8]~feeder_combout  = \PB_unit|debounce_shift_reg[0][7]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|debounce_shift_reg[0][7]~regout ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][8]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N31
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][8]~regout ));

// Location: LCFF_X40_Y17_N19
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PB_unit|debounce_shift_reg[0][8]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][9]~regout ));

// Location: LCCOMB_X40_Y17_N18
cycloneii_lcell_comb \PB_unit|WideOr0~0 (
// Equation(s):
// \PB_unit|WideOr0~0_combout  = (\PB_unit|debounce_shift_reg[0][6]~regout ) # ((\PB_unit|debounce_shift_reg[0][8]~regout ) # ((\PB_unit|debounce_shift_reg[0][9]~regout ) # (\PB_unit|debounce_shift_reg[0][7]~regout )))

	.dataa(\PB_unit|debounce_shift_reg[0][6]~regout ),
	.datab(\PB_unit|debounce_shift_reg[0][8]~regout ),
	.datac(\PB_unit|debounce_shift_reg[0][9]~regout ),
	.datad(\PB_unit|debounce_shift_reg[0][7]~regout ),
	.cin(gnd),
	.combout(\PB_unit|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N8
cycloneii_lcell_comb \PB_unit|WideOr0~2 (
// Equation(s):
// \PB_unit|WideOr0~2_combout  = (\PB_unit|WideOr0~1_combout ) # ((\PB_unit|debounce_shift_reg[0][1]~regout ) # ((\PB_unit|debounce_shift_reg[0][0]~regout ) # (\PB_unit|WideOr0~0_combout )))

	.dataa(\PB_unit|WideOr0~1_combout ),
	.datab(\PB_unit|debounce_shift_reg[0][1]~regout ),
	.datac(\PB_unit|debounce_shift_reg[0][0]~regout ),
	.datad(\PB_unit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\PB_unit|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr0~2 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N9
cycloneii_lcell_ff \PB_unit|push_button_status[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|WideOr0~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|push_button_status [0]));

// Location: LCFF_X40_Y17_N27
cycloneii_lcell_ff \PB_unit|push_button_status_buf[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PB_unit|push_button_status [0]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|push_button_status_buf [0]));

// Location: LCCOMB_X40_Y17_N26
cycloneii_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!top_state[1] & (((\PB_unit|push_button_status [0] & !\PB_unit|push_button_status_buf [0])) # (!\UART_RX_I~combout )))

	.dataa(top_state[1]),
	.datab(\PB_unit|push_button_status [0]),
	.datac(\PB_unit|push_button_status_buf [0]),
	.datad(\UART_RX_I~combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h0455;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N16
cycloneii_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (!top_state[0] & \Selector1~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(top_state[0]),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h0F00;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N17
cycloneii_lcell_ff \top_state[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector3~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(top_state[0]));

// Location: LCCOMB_X40_Y17_N2
cycloneii_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (top_state[1] & (!\always0~6_combout  & !top_state[0])) # (!top_state[1] & ((top_state[0])))

	.dataa(\always0~6_combout ),
	.datab(vcc),
	.datac(top_state[1]),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h0F50;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N3
cycloneii_lcell_ff \top_state[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector2~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(top_state[1]));

// Location: LCCOMB_X40_Y17_N12
cycloneii_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (!top_state[0] & ((\Selector1~0_combout ) # ((\always0~6_combout  & top_state[1]))))

	.dataa(\always0~6_combout ),
	.datab(\Selector1~0_combout ),
	.datac(top_state[1]),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'h00EC;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N13
cycloneii_lcell_ff UART_rx_initialize(
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector1~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_rx_initialize~regout ));

// Location: LCCOMB_X35_Y18_N0
cycloneii_lcell_comb \UART_unit|SRAM_write_data~0 (
// Equation(s):
// \UART_unit|SRAM_write_data~0_combout  = (\UART_unit|UART_RX|RX_data [0] & !\UART_rx_initialize~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|RX_data [0]),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~0 .lut_mask = 16'h00F0;
defparam \UART_unit|SRAM_write_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneii_lcell_comb \UART_unit|SRAM_write_data[0]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[0]~feeder_combout  = \UART_unit|SRAM_write_data~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[0]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneii_lcell_comb \UART_unit|UART_RX|Empty~0 (
// Equation(s):
// \UART_unit|UART_RX|Empty~0_combout  = (\UART_unit|UART_rx_unload_data~regout  & (\UART_unit|UART_RX|RX_data_in~regout  & ((!\UART_unit|UART_RX|Frame_error[1]~14_combout )))) # (!\UART_unit|UART_rx_unload_data~regout  & ((\UART_unit|UART_RX|Empty~regout ) 
// # ((\UART_unit|UART_RX|RX_data_in~regout  & !\UART_unit|UART_RX|Frame_error[1]~14_combout ))))

	.dataa(\UART_unit|UART_rx_unload_data~regout ),
	.datab(\UART_unit|UART_RX|RX_data_in~regout ),
	.datac(\UART_unit|UART_RX|Empty~regout ),
	.datad(\UART_unit|UART_RX|Frame_error[1]~14_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Empty~0 .lut_mask = 16'h50DC;
defparam \UART_unit|UART_RX|Empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N3
cycloneii_lcell_ff \UART_unit|UART_RX|Empty (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Empty~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|Empty~regout ));

// Location: LCCOMB_X32_Y16_N0
cycloneii_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!top_state[1] & top_state[0])

	.dataa(vcc),
	.datab(top_state[1]),
	.datac(vcc),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h3300;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y16_N1
cycloneii_lcell_ff UART_rx_enable(
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Equal3~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_rx_enable~regout ));

// Location: LCCOMB_X34_Y17_N4
cycloneii_lcell_comb \UART_unit|UART_SRAM_state~14 (
// Equation(s):
// \UART_unit|UART_SRAM_state~14_combout  = (\UART_unit|UART_RX|Empty~regout  & ((\UART_unit|UART_SRAM_state~11_regout  & ((\UART_unit|UART_SRAM_state~13_regout ) # (!\UART_unit|UART_SRAM_state~12_regout ))) # (!\UART_unit|UART_SRAM_state~11_regout  & 
// ((\UART_unit|UART_SRAM_state~12_regout )))))

	.dataa(\UART_unit|UART_SRAM_state~13_regout ),
	.datab(\UART_unit|UART_RX|Empty~regout ),
	.datac(\UART_unit|UART_SRAM_state~11_regout ),
	.datad(\UART_unit|UART_SRAM_state~12_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state~14 .lut_mask = 16'h8CC0;
defparam \UART_unit|UART_SRAM_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneii_lcell_comb \UART_unit|UART_SRAM_state~16 (
// Equation(s):
// \UART_unit|UART_SRAM_state~16_combout  = (\UART_unit|UART_SRAM_state~11_regout  & ((\UART_unit|UART_SRAM_state~13_regout ) # ((\UART_unit|UART_RX|Empty~regout  & \UART_unit|UART_SRAM_state~12_regout )))) # (!\UART_unit|UART_SRAM_state~11_regout  & 
// (\UART_unit|UART_SRAM_state~13_regout  & ((\UART_unit|UART_RX|Empty~regout ) # (!\UART_unit|UART_SRAM_state~12_regout ))))

	.dataa(\UART_unit|UART_SRAM_state~11_regout ),
	.datab(\UART_unit|UART_RX|Empty~regout ),
	.datac(\UART_unit|UART_SRAM_state~13_regout ),
	.datad(\UART_unit|UART_SRAM_state~12_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state~16 .lut_mask = 16'hE8F0;
defparam \UART_unit|UART_SRAM_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N27
cycloneii_lcell_ff \UART_unit|UART_SRAM_state~13 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_SRAM_state~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_rx_initialize~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_SRAM_state~13_regout ));

// Location: LCCOMB_X34_Y16_N30
cycloneii_lcell_comb \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0 (
// Equation(s):
// \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  = (\UART_unit|UART_SRAM_state~12_regout  & \UART_unit|UART_SRAM_state~13_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_unit|UART_SRAM_state~12_regout ),
	.datad(\UART_unit|UART_SRAM_state~13_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0 .lut_mask = 16'hF000;
defparam \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N2
cycloneii_lcell_comb \UART_unit|Add1~52 (
// Equation(s):
// \UART_unit|Add1~52_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~2_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|Add1~2_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_rx_initialize~regout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~52_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~52 .lut_mask = 16'h080C;
defparam \UART_unit|Add1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneii_lcell_comb \UART_unit|SRAM_address[15]~0 (
// Equation(s):
// \UART_unit|SRAM_address[15]~0_combout  = (!\UART_rx_initialize~regout  & (((\UART_unit|UART_RX|Empty~regout ) # (!\UART_unit|UART_SRAM_state~12_regout )) # (!\UART_unit|UART_SRAM_state~13_regout )))

	.dataa(\UART_unit|UART_SRAM_state~13_regout ),
	.datab(\UART_unit|UART_RX|Empty~regout ),
	.datac(\UART_unit|UART_SRAM_state~12_regout ),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_address[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_address[15]~0 .lut_mask = 16'h00DF;
defparam \UART_unit|SRAM_address[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneii_lcell_comb \UART_unit|SRAM_address[15]~2 (
// Equation(s):
// \UART_unit|SRAM_address[15]~2_combout  = (!\UART_unit|SRAM_address[15]~1_combout ) # (!\UART_unit|SRAM_address[15]~0_combout )

	.dataa(vcc),
	.datab(\UART_unit|SRAM_address[15]~0_combout ),
	.datac(vcc),
	.datad(\UART_unit|SRAM_address[15]~1_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_address[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_address[15]~2 .lut_mask = 16'h33FF;
defparam \UART_unit|SRAM_address[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N3
cycloneii_lcell_ff \UART_unit|SRAM_address[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~52_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [1]));

// Location: LCCOMB_X33_Y16_N14
cycloneii_lcell_comb \UART_unit|Add1~0 (
// Equation(s):
// \UART_unit|Add1~0_combout  = \UART_unit|SRAM_address [0] $ (VCC)
// \UART_unit|Add1~1  = CARRY(\UART_unit|SRAM_address [0])

	.dataa(\UART_unit|SRAM_address [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|Add1~0_combout ),
	.cout(\UART_unit|Add1~1 ));
// synopsys translate_off
defparam \UART_unit|Add1~0 .lut_mask = 16'h55AA;
defparam \UART_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N18
cycloneii_lcell_comb \UART_unit|Add1~4 (
// Equation(s):
// \UART_unit|Add1~4_combout  = (\UART_unit|SRAM_address [2] & (\UART_unit|Add1~3  $ (GND))) # (!\UART_unit|SRAM_address [2] & (!\UART_unit|Add1~3  & VCC))
// \UART_unit|Add1~5  = CARRY((\UART_unit|SRAM_address [2] & !\UART_unit|Add1~3 ))

	.dataa(vcc),
	.datab(\UART_unit|SRAM_address [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~3 ),
	.combout(\UART_unit|Add1~4_combout ),
	.cout(\UART_unit|Add1~5 ));
// synopsys translate_off
defparam \UART_unit|Add1~4 .lut_mask = 16'hC30C;
defparam \UART_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N0
cycloneii_lcell_comb \UART_unit|Add1~51 (
// Equation(s):
// \UART_unit|Add1~51_combout  = (!\UART_rx_initialize~regout  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & ((\UART_unit|Add1~4_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|Add1~4_combout ),
	.datac(\UART_rx_initialize~regout ),
	.datad(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~51_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~51 .lut_mask = 16'h0D00;
defparam \UART_unit|Add1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N1
cycloneii_lcell_ff \UART_unit|SRAM_address[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~51_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [2]));

// Location: LCCOMB_X33_Y16_N20
cycloneii_lcell_comb \UART_unit|Add1~6 (
// Equation(s):
// \UART_unit|Add1~6_combout  = (\UART_unit|SRAM_address [3] & (!\UART_unit|Add1~5 )) # (!\UART_unit|SRAM_address [3] & ((\UART_unit|Add1~5 ) # (GND)))
// \UART_unit|Add1~7  = CARRY((!\UART_unit|Add1~5 ) # (!\UART_unit|SRAM_address [3]))

	.dataa(\UART_unit|SRAM_address [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~5 ),
	.combout(\UART_unit|Add1~6_combout ),
	.cout(\UART_unit|Add1~7 ));
// synopsys translate_off
defparam \UART_unit|Add1~6 .lut_mask = 16'h5A5F;
defparam \UART_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N22
cycloneii_lcell_comb \UART_unit|Add1~8 (
// Equation(s):
// \UART_unit|Add1~8_combout  = (\UART_unit|SRAM_address [4] & (\UART_unit|Add1~7  $ (GND))) # (!\UART_unit|SRAM_address [4] & (!\UART_unit|Add1~7  & VCC))
// \UART_unit|Add1~9  = CARRY((\UART_unit|SRAM_address [4] & !\UART_unit|Add1~7 ))

	.dataa(vcc),
	.datab(\UART_unit|SRAM_address [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~7 ),
	.combout(\UART_unit|Add1~8_combout ),
	.cout(\UART_unit|Add1~9 ));
// synopsys translate_off
defparam \UART_unit|Add1~8 .lut_mask = 16'hC30C;
defparam \UART_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N8
cycloneii_lcell_comb \UART_unit|Add1~10 (
// Equation(s):
// \UART_unit|Add1~10_combout  = (!\UART_rx_initialize~regout  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & ((\UART_unit|Add1~8_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|Add1~8_combout ),
	.datac(\UART_rx_initialize~regout ),
	.datad(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~10 .lut_mask = 16'h0D00;
defparam \UART_unit|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N9
cycloneii_lcell_ff \UART_unit|SRAM_address[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [4]));

// Location: LCCOMB_X33_Y16_N26
cycloneii_lcell_comb \UART_unit|Add1~14 (
// Equation(s):
// \UART_unit|Add1~14_combout  = (\UART_unit|SRAM_address [6] & (\UART_unit|Add1~12  $ (GND))) # (!\UART_unit|SRAM_address [6] & (!\UART_unit|Add1~12  & VCC))
// \UART_unit|Add1~15  = CARRY((\UART_unit|SRAM_address [6] & !\UART_unit|Add1~12 ))

	.dataa(\UART_unit|SRAM_address [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~12 ),
	.combout(\UART_unit|Add1~14_combout ),
	.cout(\UART_unit|Add1~15 ));
// synopsys translate_off
defparam \UART_unit|Add1~14 .lut_mask = 16'hA50A;
defparam \UART_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N28
cycloneii_lcell_comb \UART_unit|Add1~17 (
// Equation(s):
// \UART_unit|Add1~17_combout  = (\UART_unit|SRAM_address [7] & (!\UART_unit|Add1~15 )) # (!\UART_unit|SRAM_address [7] & ((\UART_unit|Add1~15 ) # (GND)))
// \UART_unit|Add1~18  = CARRY((!\UART_unit|Add1~15 ) # (!\UART_unit|SRAM_address [7]))

	.dataa(vcc),
	.datab(\UART_unit|SRAM_address [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~15 ),
	.combout(\UART_unit|Add1~17_combout ),
	.cout(\UART_unit|Add1~18 ));
// synopsys translate_off
defparam \UART_unit|Add1~17 .lut_mask = 16'h3C3F;
defparam \UART_unit|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N4
cycloneii_lcell_comb \UART_unit|Add1~19 (
// Equation(s):
// \UART_unit|Add1~19_combout  = (!\UART_rx_initialize~regout  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & ((\UART_unit|Add1~17_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|Add1~17_combout ),
	.datac(\UART_rx_initialize~regout ),
	.datad(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~19 .lut_mask = 16'h0D00;
defparam \UART_unit|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N5
cycloneii_lcell_ff \UART_unit|SRAM_address[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~19_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [7]));

// Location: LCCOMB_X33_Y16_N30
cycloneii_lcell_comb \UART_unit|Add1~20 (
// Equation(s):
// \UART_unit|Add1~20_combout  = (\UART_unit|SRAM_address [8] & (\UART_unit|Add1~18  $ (GND))) # (!\UART_unit|SRAM_address [8] & (!\UART_unit|Add1~18  & VCC))
// \UART_unit|Add1~21  = CARRY((\UART_unit|SRAM_address [8] & !\UART_unit|Add1~18 ))

	.dataa(vcc),
	.datab(\UART_unit|SRAM_address [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~18 ),
	.combout(\UART_unit|Add1~20_combout ),
	.cout(\UART_unit|Add1~21 ));
// synopsys translate_off
defparam \UART_unit|Add1~20 .lut_mask = 16'hC30C;
defparam \UART_unit|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
cycloneii_lcell_comb \UART_unit|Add1~22 (
// Equation(s):
// \UART_unit|Add1~22_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~20_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|Add1~20_combout ),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~22 .lut_mask = 16'h00C4;
defparam \UART_unit|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N29
cycloneii_lcell_ff \UART_unit|SRAM_address[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [8]));

// Location: LCCOMB_X33_Y15_N0
cycloneii_lcell_comb \UART_unit|Add1~23 (
// Equation(s):
// \UART_unit|Add1~23_combout  = (\UART_unit|SRAM_address [9] & (!\UART_unit|Add1~21 )) # (!\UART_unit|SRAM_address [9] & ((\UART_unit|Add1~21 ) # (GND)))
// \UART_unit|Add1~24  = CARRY((!\UART_unit|Add1~21 ) # (!\UART_unit|SRAM_address [9]))

	.dataa(vcc),
	.datab(\UART_unit|SRAM_address [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~21 ),
	.combout(\UART_unit|Add1~23_combout ),
	.cout(\UART_unit|Add1~24 ));
// synopsys translate_off
defparam \UART_unit|Add1~23 .lut_mask = 16'h3C3F;
defparam \UART_unit|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N26
cycloneii_lcell_comb \UART_unit|Add1~25 (
// Equation(s):
// \UART_unit|Add1~25_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~23_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_unit|Add1~23_combout ),
	.datac(\UART_unit|LessThan1~5_combout ),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~25 .lut_mask = 16'h008A;
defparam \UART_unit|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N27
cycloneii_lcell_ff \UART_unit|SRAM_address[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~25_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [9]));

// Location: LCCOMB_X34_Y16_N18
cycloneii_lcell_comb \UART_unit|Add1~16 (
// Equation(s):
// \UART_unit|Add1~16_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~14_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|Add1~14_combout ),
	.datac(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~16 .lut_mask = 16'h00D0;
defparam \UART_unit|Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N19
cycloneii_lcell_ff \UART_unit|SRAM_address[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [6]));

// Location: LCCOMB_X32_Y16_N26
cycloneii_lcell_comb \UART_unit|LessThan1~2 (
// Equation(s):
// \UART_unit|LessThan1~2_combout  = (((!\UART_unit|SRAM_address [7]) # (!\UART_unit|SRAM_address [6])) # (!\UART_unit|SRAM_address [9])) # (!\UART_unit|SRAM_address [8])

	.dataa(\UART_unit|SRAM_address [8]),
	.datab(\UART_unit|SRAM_address [9]),
	.datac(\UART_unit|SRAM_address [6]),
	.datad(\UART_unit|SRAM_address [7]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~2 .lut_mask = 16'h7FFF;
defparam \UART_unit|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N6
cycloneii_lcell_comb \UART_unit|Add1~50 (
// Equation(s):
// \UART_unit|Add1~50_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~6_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_rx_initialize~regout ),
	.datad(\UART_unit|Add1~6_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~50 .lut_mask = 16'h0C04;
defparam \UART_unit|Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N7
cycloneii_lcell_ff \UART_unit|SRAM_address[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~50_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [3]));

// Location: LCCOMB_X33_Y16_N10
cycloneii_lcell_comb \UART_unit|Add1~13 (
// Equation(s):
// \UART_unit|Add1~13_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~11_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|Add1~11_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_rx_initialize~regout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~13 .lut_mask = 16'h080C;
defparam \UART_unit|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N11
cycloneii_lcell_ff \UART_unit|SRAM_address[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~13_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [5]));

// Location: LCCOMB_X32_Y16_N4
cycloneii_lcell_comb \UART_unit|LessThan1~3 (
// Equation(s):
// \UART_unit|LessThan1~3_combout  = (((!\UART_unit|SRAM_address [4]) # (!\UART_unit|SRAM_address [5])) # (!\UART_unit|SRAM_address [3])) # (!\UART_unit|SRAM_address [2])

	.dataa(\UART_unit|SRAM_address [2]),
	.datab(\UART_unit|SRAM_address [3]),
	.datac(\UART_unit|SRAM_address [5]),
	.datad(\UART_unit|SRAM_address [4]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~3 .lut_mask = 16'h7FFF;
defparam \UART_unit|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N2
cycloneii_lcell_comb \UART_unit|Add1~26 (
// Equation(s):
// \UART_unit|Add1~26_combout  = (\UART_unit|SRAM_address [10] & (\UART_unit|Add1~24  $ (GND))) # (!\UART_unit|SRAM_address [10] & (!\UART_unit|Add1~24  & VCC))
// \UART_unit|Add1~27  = CARRY((\UART_unit|SRAM_address [10] & !\UART_unit|Add1~24 ))

	.dataa(vcc),
	.datab(\UART_unit|SRAM_address [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~24 ),
	.combout(\UART_unit|Add1~26_combout ),
	.cout(\UART_unit|Add1~27 ));
// synopsys translate_off
defparam \UART_unit|Add1~26 .lut_mask = 16'hC30C;
defparam \UART_unit|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N28
cycloneii_lcell_comb \UART_unit|Add1~28 (
// Equation(s):
// \UART_unit|Add1~28_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~26_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_unit|Add1~26_combout ),
	.datac(\UART_unit|LessThan1~5_combout ),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~28 .lut_mask = 16'h008A;
defparam \UART_unit|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N29
cycloneii_lcell_ff \UART_unit|SRAM_address[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [10]));

// Location: LCCOMB_X33_Y15_N4
cycloneii_lcell_comb \UART_unit|Add1~29 (
// Equation(s):
// \UART_unit|Add1~29_combout  = (\UART_unit|SRAM_address [11] & (!\UART_unit|Add1~27 )) # (!\UART_unit|SRAM_address [11] & ((\UART_unit|Add1~27 ) # (GND)))
// \UART_unit|Add1~30  = CARRY((!\UART_unit|Add1~27 ) # (!\UART_unit|SRAM_address [11]))

	.dataa(vcc),
	.datab(\UART_unit|SRAM_address [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~27 ),
	.combout(\UART_unit|Add1~29_combout ),
	.cout(\UART_unit|Add1~30 ));
// synopsys translate_off
defparam \UART_unit|Add1~29 .lut_mask = 16'h3C3F;
defparam \UART_unit|Add1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N30
cycloneii_lcell_comb \UART_unit|Add1~31 (
// Equation(s):
// \UART_unit|Add1~31_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~29_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_unit|LessThan1~5_combout ),
	.datac(\UART_unit|Add1~29_combout ),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~31 .lut_mask = 16'h00A2;
defparam \UART_unit|Add1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N31
cycloneii_lcell_ff \UART_unit|SRAM_address[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~31_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [11]));

// Location: LCCOMB_X33_Y15_N8
cycloneii_lcell_comb \UART_unit|Add1~35 (
// Equation(s):
// \UART_unit|Add1~35_combout  = (\UART_unit|SRAM_address [13] & (!\UART_unit|Add1~33 )) # (!\UART_unit|SRAM_address [13] & ((\UART_unit|Add1~33 ) # (GND)))
// \UART_unit|Add1~36  = CARRY((!\UART_unit|Add1~33 ) # (!\UART_unit|SRAM_address [13]))

	.dataa(vcc),
	.datab(\UART_unit|SRAM_address [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~33 ),
	.combout(\UART_unit|Add1~35_combout ),
	.cout(\UART_unit|Add1~36 ));
// synopsys translate_off
defparam \UART_unit|Add1~35 .lut_mask = 16'h3C3F;
defparam \UART_unit|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N18
cycloneii_lcell_comb \UART_unit|Add1~37 (
// Equation(s):
// \UART_unit|Add1~37_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~35_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_unit|LessThan1~5_combout ),
	.datac(\UART_unit|Add1~35_combout ),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~37 .lut_mask = 16'h00A2;
defparam \UART_unit|Add1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N19
cycloneii_lcell_ff \UART_unit|SRAM_address[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~37_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [13]));

// Location: LCCOMB_X33_Y15_N10
cycloneii_lcell_comb \UART_unit|Add1~38 (
// Equation(s):
// \UART_unit|Add1~38_combout  = (\UART_unit|SRAM_address [14] & (\UART_unit|Add1~36  $ (GND))) # (!\UART_unit|SRAM_address [14] & (!\UART_unit|Add1~36  & VCC))
// \UART_unit|Add1~39  = CARRY((\UART_unit|SRAM_address [14] & !\UART_unit|Add1~36 ))

	.dataa(\UART_unit|SRAM_address [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~36 ),
	.combout(\UART_unit|Add1~38_combout ),
	.cout(\UART_unit|Add1~39 ));
// synopsys translate_off
defparam \UART_unit|Add1~38 .lut_mask = 16'hA50A;
defparam \UART_unit|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneii_lcell_comb \UART_unit|Add1~40 (
// Equation(s):
// \UART_unit|Add1~40_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~38_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|Add1~38_combout ),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~40_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~40 .lut_mask = 16'h00C4;
defparam \UART_unit|Add1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N23
cycloneii_lcell_ff \UART_unit|SRAM_address[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~40_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [14]));

// Location: LCCOMB_X33_Y15_N12
cycloneii_lcell_comb \UART_unit|Add1~41 (
// Equation(s):
// \UART_unit|Add1~41_combout  = (\UART_unit|SRAM_address [15] & (!\UART_unit|Add1~39 )) # (!\UART_unit|SRAM_address [15] & ((\UART_unit|Add1~39 ) # (GND)))
// \UART_unit|Add1~42  = CARRY((!\UART_unit|Add1~39 ) # (!\UART_unit|SRAM_address [15]))

	.dataa(vcc),
	.datab(\UART_unit|SRAM_address [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~39 ),
	.combout(\UART_unit|Add1~41_combout ),
	.cout(\UART_unit|Add1~42 ));
// synopsys translate_off
defparam \UART_unit|Add1~41 .lut_mask = 16'h3C3F;
defparam \UART_unit|Add1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
cycloneii_lcell_comb \UART_unit|Add1~43 (
// Equation(s):
// \UART_unit|Add1~43_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~41_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|Add1~41_combout ),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~43_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~43 .lut_mask = 16'h00C4;
defparam \UART_unit|Add1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N9
cycloneii_lcell_ff \UART_unit|SRAM_address[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~43_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [15]));

// Location: LCCOMB_X33_Y15_N16
cycloneii_lcell_comb \UART_unit|Add1~47 (
// Equation(s):
// \UART_unit|Add1~47_combout  = \UART_unit|Add1~45  $ (\UART_unit|SRAM_address [17])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_address [17]),
	.cin(\UART_unit|Add1~45 ),
	.combout(\UART_unit|Add1~47_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~47 .lut_mask = 16'h0FF0;
defparam \UART_unit|Add1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
cycloneii_lcell_comb \UART_unit|Add1~49 (
// Equation(s):
// \UART_unit|Add1~49_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~47_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datac(\UART_unit|Add1~47_combout ),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~49_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~49 .lut_mask = 16'h00C4;
defparam \UART_unit|Add1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N21
cycloneii_lcell_ff \UART_unit|SRAM_address[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~49_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [17]));

// Location: LCCOMB_X34_Y16_N24
cycloneii_lcell_comb \UART_unit|LessThan1~0 (
// Equation(s):
// \UART_unit|LessThan1~0_combout  = (((!\UART_unit|SRAM_address [17]) # (!\UART_unit|SRAM_address [15])) # (!\UART_unit|SRAM_address [14])) # (!\UART_unit|SRAM_address [16])

	.dataa(\UART_unit|SRAM_address [16]),
	.datab(\UART_unit|SRAM_address [14]),
	.datac(\UART_unit|SRAM_address [15]),
	.datad(\UART_unit|SRAM_address [17]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \UART_unit|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneii_lcell_comb \UART_unit|LessThan1~4 (
// Equation(s):
// \UART_unit|LessThan1~4_combout  = (\UART_unit|LessThan1~1_combout ) # ((\UART_unit|LessThan1~2_combout ) # ((\UART_unit|LessThan1~3_combout ) # (\UART_unit|LessThan1~0_combout )))

	.dataa(\UART_unit|LessThan1~1_combout ),
	.datab(\UART_unit|LessThan1~2_combout ),
	.datac(\UART_unit|LessThan1~3_combout ),
	.datad(\UART_unit|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~4 .lut_mask = 16'hFFFE;
defparam \UART_unit|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N12
cycloneii_lcell_comb \UART_unit|Add1~53 (
// Equation(s):
// \UART_unit|Add1~53_combout  = (!\UART_rx_initialize~regout  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & ((\UART_unit|Add1~0_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_unit|Add1~0_combout ),
	.datac(\UART_rx_initialize~regout ),
	.datad(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~53_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~53 .lut_mask = 16'h0D00;
defparam \UART_unit|Add1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N13
cycloneii_lcell_ff \UART_unit|SRAM_address[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~53_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [0]));

// Location: LCCOMB_X33_Y18_N4
cycloneii_lcell_comb \UART_unit|LessThan1~5 (
// Equation(s):
// \UART_unit|LessThan1~5_combout  = (\UART_unit|LessThan1~4_combout ) # ((!\UART_unit|SRAM_address [1]) # (!\UART_unit|SRAM_address [0]))

	.dataa(vcc),
	.datab(\UART_unit|LessThan1~4_combout ),
	.datac(\UART_unit|SRAM_address [0]),
	.datad(\UART_unit|SRAM_address [1]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~5 .lut_mask = 16'hCFFF;
defparam \UART_unit|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneii_lcell_comb \UART_unit|Selector3~1 (
// Equation(s):
// \UART_unit|Selector3~1_combout  = (!\UART_unit|UART_RX|Empty~regout  & ((\UART_unit|Selector3~0_combout ) # ((\UART_unit|LessThan1~5_combout  & \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ))))

	.dataa(\UART_unit|Selector3~0_combout ),
	.datab(\UART_unit|LessThan1~5_combout ),
	.datac(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datad(\UART_unit|UART_RX|Empty~regout ),
	.cin(gnd),
	.combout(\UART_unit|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector3~1 .lut_mask = 16'h00EA;
defparam \UART_unit|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneii_lcell_comb \UART_unit|UART_SRAM_state~15 (
// Equation(s):
// \UART_unit|UART_SRAM_state~15_combout  = (\UART_unit|UART_SRAM_state~14_combout ) # (\UART_unit|Selector3~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_unit|UART_SRAM_state~14_combout ),
	.datad(\UART_unit|Selector3~1_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state~15 .lut_mask = 16'hFFF0;
defparam \UART_unit|UART_SRAM_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N17
cycloneii_lcell_ff \UART_unit|UART_SRAM_state~12 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_SRAM_state~15_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_rx_initialize~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_SRAM_state~12_regout ));

// Location: LCCOMB_X34_Y17_N12
cycloneii_lcell_comb \UART_unit|SRAM_address[15]~1 (
// Equation(s):
// \UART_unit|SRAM_address[15]~1_combout  = (\UART_unit|UART_SRAM_state~13_regout ) # (((\UART_unit|UART_SRAM_state~11_regout ) # (\UART_unit|UART_SRAM_state~12_regout )) # (!\UART_rx_enable~regout ))

	.dataa(\UART_unit|UART_SRAM_state~13_regout ),
	.datab(\UART_rx_enable~regout ),
	.datac(\UART_unit|UART_SRAM_state~11_regout ),
	.datad(\UART_unit|UART_SRAM_state~12_regout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_address[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_address[15]~1 .lut_mask = 16'hFFFB;
defparam \UART_unit|SRAM_address[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneii_lcell_comb \UART_unit|new_line_count[0]~5 (
// Equation(s):
// \UART_unit|new_line_count[0]~5_combout  = (\UART_unit|new_line_count[0]~4_combout  & (!\UART_unit|new_line_count [0] & !\UART_rx_initialize~regout )) # (!\UART_unit|new_line_count[0]~4_combout  & (\UART_unit|new_line_count [0]))

	.dataa(\UART_unit|new_line_count[0]~4_combout ),
	.datab(vcc),
	.datac(\UART_unit|new_line_count [0]),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|new_line_count[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|new_line_count[0]~5 .lut_mask = 16'h505A;
defparam \UART_unit|new_line_count[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N25
cycloneii_lcell_ff \UART_unit|new_line_count[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|new_line_count[0]~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|new_line_count [0]));

// Location: LCCOMB_X34_Y16_N16
cycloneii_lcell_comb \UART_unit|Add0~0 (
// Equation(s):
// \UART_unit|Add0~0_combout  = \UART_unit|new_line_count [1] $ (\UART_unit|new_line_count [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_unit|new_line_count [1]),
	.datad(\UART_unit|new_line_count [0]),
	.cin(gnd),
	.combout(\UART_unit|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add0~0 .lut_mask = 16'h0FF0;
defparam \UART_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneii_lcell_comb \UART_unit|UART_RX|RX_data[1]~feeder (
// Equation(s):
// \UART_unit|UART_RX|RX_data[1]~feeder_combout  = \UART_unit|UART_RX|data_buffer [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|data_buffer [1]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RX_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[1]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|UART_RX|RX_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N31
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|RX_data[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data [1]));

// Location: LCFF_X35_Y17_N3
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|UART_RX|data_buffer [2]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data [2]));

// Location: LCCOMB_X35_Y17_N0
cycloneii_lcell_comb \UART_unit|UART_RX|RX_data[4]~feeder (
// Equation(s):
// \UART_unit|UART_RX|RX_data[4]~feeder_combout  = \UART_unit|UART_RX|data_buffer [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|data_buffer [4]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RX_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[4]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|UART_RX|RX_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N1
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|RX_data[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data [4]));

// Location: LCCOMB_X35_Y17_N2
cycloneii_lcell_comb \UART_unit|new_line_count[0]~2 (
// Equation(s):
// \UART_unit|new_line_count[0]~2_combout  = (((\UART_unit|UART_RX|RX_data [2]) # (\UART_unit|UART_RX|RX_data [4])) # (!\UART_unit|UART_RX|RX_data [1])) # (!\UART_unit|UART_RX|RX_data [3])

	.dataa(\UART_unit|UART_RX|RX_data [3]),
	.datab(\UART_unit|UART_RX|RX_data [1]),
	.datac(\UART_unit|UART_RX|RX_data [2]),
	.datad(\UART_unit|UART_RX|RX_data [4]),
	.cin(gnd),
	.combout(\UART_unit|new_line_count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|new_line_count[0]~2 .lut_mask = 16'hFFF7;
defparam \UART_unit|new_line_count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneii_lcell_comb \UART_unit|new_line_count[0]~3 (
// Equation(s):
// \UART_unit|new_line_count[0]~3_combout  = ((\UART_unit|UART_RX|RX_data [0]) # (\UART_unit|new_line_count[0]~2_combout )) # (!\UART_unit|UART_RX|Empty~regout )

	.dataa(\UART_unit|UART_RX|Empty~regout ),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|RX_data [0]),
	.datad(\UART_unit|new_line_count[0]~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|new_line_count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|new_line_count[0]~3 .lut_mask = 16'hFFF5;
defparam \UART_unit|new_line_count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneii_lcell_comb \UART_unit|UART_RX|Selector22~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector22~0_combout  = (\UART_unit|UART_RX|RX_data_in~regout  & (!\UART_unit|UART_RX|RXC_state~8_regout  & \UART_unit|UART_RX|RXC_state~9_regout ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|RX_data_in~regout ),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector22~0 .lut_mask = 16'h0C00;
defparam \UART_unit|UART_RX|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N29
cycloneii_lcell_ff \UART_unit|UART_RX|data_buffer[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector22~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_buffer [7]));

// Location: LCCOMB_X36_Y17_N0
cycloneii_lcell_comb \UART_unit|UART_RX|Selector23~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector23~0_combout  = (\UART_unit|UART_RX|data_buffer [7] & (!\UART_unit|UART_RX|RXC_state~8_regout  & \UART_unit|UART_RX|RXC_state~9_regout ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|data_buffer [7]),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector23~0 .lut_mask = 16'h0C00;
defparam \UART_unit|UART_RX|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N1
cycloneii_lcell_ff \UART_unit|UART_RX|data_buffer[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector23~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_buffer [6]));

// Location: LCFF_X35_Y17_N29
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|UART_RX|data_buffer [6]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data [6]));

// Location: LCCOMB_X36_Y17_N10
cycloneii_lcell_comb \UART_unit|UART_RX|Selector24~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector24~0_combout  = (!\UART_unit|UART_RX|RXC_state~8_regout  & (\UART_unit|UART_RX|data_buffer [6] & \UART_unit|UART_RX|RXC_state~9_regout ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|data_buffer [6]),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector24~0 .lut_mask = 16'h3000;
defparam \UART_unit|UART_RX|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N11
cycloneii_lcell_ff \UART_unit|UART_RX|data_buffer[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector24~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_buffer [5]));

// Location: LCFF_X35_Y17_N15
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|UART_RX|data_buffer [5]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data [5]));

// Location: LCCOMB_X35_Y17_N14
cycloneii_lcell_comb \UART_unit|new_line_count[0]~1 (
// Equation(s):
// \UART_unit|new_line_count[0]~1_combout  = (\UART_unit|UART_RX|RX_data [6]) # ((\UART_unit|UART_RX|RX_data [5]) # ((\UART_unit|new_line_count [1] & \UART_unit|new_line_count [0])))

	.dataa(\UART_unit|new_line_count [1]),
	.datab(\UART_unit|UART_RX|RX_data [6]),
	.datac(\UART_unit|UART_RX|RX_data [5]),
	.datad(\UART_unit|new_line_count [0]),
	.cin(gnd),
	.combout(\UART_unit|new_line_count[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|new_line_count[0]~1 .lut_mask = 16'hFEFC;
defparam \UART_unit|new_line_count[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneii_lcell_comb \UART_unit|new_line_count[0]~4 (
// Equation(s):
// \UART_unit|new_line_count[0]~4_combout  = (\UART_rx_initialize~regout ) # ((!\UART_unit|new_line_count[0]~0_combout  & (!\UART_unit|new_line_count[0]~3_combout  & !\UART_unit|new_line_count[0]~1_combout )))

	.dataa(\UART_unit|new_line_count[0]~0_combout ),
	.datab(\UART_unit|new_line_count[0]~3_combout ),
	.datac(\UART_unit|new_line_count[0]~1_combout ),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|new_line_count[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|new_line_count[0]~4 .lut_mask = 16'hFF01;
defparam \UART_unit|new_line_count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N17
cycloneii_lcell_ff \UART_unit|new_line_count[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add0~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_rx_initialize~regout ),
	.sload(gnd),
	.ena(\UART_unit|new_line_count[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|new_line_count [1]));

// Location: LCCOMB_X34_Y16_N0
cycloneii_lcell_comb \UART_unit|Equal1~0 (
// Equation(s):
// \UART_unit|Equal1~0_combout  = (\UART_unit|new_line_count [1] & \UART_unit|new_line_count [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_unit|new_line_count [1]),
	.datad(\UART_unit|new_line_count [0]),
	.cin(gnd),
	.combout(\UART_unit|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Equal1~0 .lut_mask = 16'hF000;
defparam \UART_unit|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneii_lcell_comb \UART_unit|UART_SRAM_state~17 (
// Equation(s):
// \UART_unit|UART_SRAM_state~17_combout  = (\UART_unit|UART_SRAM_state~13_regout  & (((\UART_unit|UART_SRAM_state~11_regout ) # (!\UART_unit|UART_SRAM_state~12_regout )))) # (!\UART_unit|UART_SRAM_state~13_regout  & ((\UART_unit|UART_SRAM_state~11_regout  & 
// ((!\UART_unit|UART_SRAM_state~12_regout ))) # (!\UART_unit|UART_SRAM_state~11_regout  & (!\UART_unit|Equal1~0_combout  & \UART_unit|UART_SRAM_state~12_regout ))))

	.dataa(\UART_unit|UART_SRAM_state~13_regout ),
	.datab(\UART_unit|Equal1~0_combout ),
	.datac(\UART_unit|UART_SRAM_state~11_regout ),
	.datad(\UART_unit|UART_SRAM_state~12_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state~17 .lut_mask = 16'hA1FA;
defparam \UART_unit|UART_SRAM_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneii_lcell_comb \UART_unit|UART_SRAM_state~18 (
// Equation(s):
// \UART_unit|UART_SRAM_state~18_combout  = (\UART_unit|Selector3~1_combout ) # (((!\UART_unit|UART_RX|Empty~regout  & \UART_unit|UART_SRAM_state~17_combout )) # (!\UART_unit|SRAM_address[15]~1_combout ))

	.dataa(\UART_unit|Selector3~1_combout ),
	.datab(\UART_unit|UART_RX|Empty~regout ),
	.datac(\UART_unit|SRAM_address[15]~1_combout ),
	.datad(\UART_unit|UART_SRAM_state~17_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state~18 .lut_mask = 16'hBFAF;
defparam \UART_unit|UART_SRAM_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N21
cycloneii_lcell_ff \UART_unit|UART_SRAM_state~11 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_SRAM_state~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_rx_initialize~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_SRAM_state~11_regout ));

// Location: LCCOMB_X34_Y17_N28
cycloneii_lcell_comb \UART_unit|SRAM_write_data[1]~1 (
// Equation(s):
// \UART_unit|SRAM_write_data[1]~1_combout  = (\UART_rx_initialize~regout ) # ((\UART_unit|UART_SRAM_state~13_regout  & (\UART_unit|UART_RX|Empty~regout  & \UART_unit|UART_SRAM_state~11_regout )))

	.dataa(\UART_unit|UART_SRAM_state~13_regout ),
	.datab(\UART_unit|UART_RX|Empty~regout ),
	.datac(\UART_rx_initialize~regout ),
	.datad(\UART_unit|UART_SRAM_state~11_regout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[1]~1 .lut_mask = 16'hF8F0;
defparam \UART_unit|SRAM_write_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N25
cycloneii_lcell_ff \UART_unit|SRAM_write_data[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [0]));

// Location: LCCOMB_X38_Y23_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
cycloneii_lcell_comb \M1_unit|Equal8~4 (
// Equation(s):
// \M1_unit|Equal8~4_combout  = (!\M1_unit|M1_state [4] & (!\M1_unit|M1_state [2] & \M1_unit|M1_state [3]))

	.dataa(vcc),
	.datab(\M1_unit|M1_state [4]),
	.datac(\M1_unit|M1_state [2]),
	.datad(\M1_unit|M1_state [3]),
	.cin(gnd),
	.combout(\M1_unit|Equal8~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal8~4 .lut_mask = 16'h0300;
defparam \M1_unit|Equal8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N28
cycloneii_lcell_comb \M1_unit|WideOr4~0 (
// Equation(s):
// \M1_unit|WideOr4~0_combout  = (\M1_unit|M1_state [1] & ((\M1_unit|M1_state [0] & (\M1_unit|Equal4~4_combout )) # (!\M1_unit|M1_state [0] & ((\M1_unit|Equal8~4_combout ))))) # (!\M1_unit|M1_state [1] & (((\M1_unit|Equal8~4_combout ))))

	.dataa(\M1_unit|Equal4~4_combout ),
	.datab(\M1_unit|Equal8~4_combout ),
	.datac(\M1_unit|M1_state [1]),
	.datad(\M1_unit|M1_state [0]),
	.cin(gnd),
	.combout(\M1_unit|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr4~0 .lut_mask = 16'hACCC;
defparam \M1_unit|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N18
cycloneii_lcell_comb \M1_unit|WideOr4 (
// Equation(s):
// \M1_unit|WideOr4~combout  = (\M1_unit|WideOr4~0_combout ) # (!\M1_unit|b_IN2[6]~0_combout )

	.dataa(\M1_unit|b_IN2[6]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr4 .lut_mask = 16'hFF55;
defparam \M1_unit|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N19
cycloneii_lcell_ff \M1_unit|M1_state[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|WideOr4~combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|M1_state [3]));

// Location: LCCOMB_X37_Y18_N18
cycloneii_lcell_comb \Equal5~5 (
// Equation(s):
// \Equal5~5_combout  = (!\M1_unit|M1_state [4] & (!\M1_unit|M1_state [2] & !\M1_unit|M1_state [3]))

	.dataa(vcc),
	.datab(\M1_unit|M1_state [4]),
	.datac(\M1_unit|M1_state [2]),
	.datad(\M1_unit|M1_state [3]),
	.cin(gnd),
	.combout(\Equal5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~5 .lut_mask = 16'h0003;
defparam \Equal5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneii_lcell_comb \M1_unit|Selector6~0 (
// Equation(s):
// \M1_unit|Selector6~0_combout  = (\M1_unit|M1_state [0]) # ((\M1_unit|M1_state [1] & ((!\Equal5~5_combout ))) # (!\M1_unit|M1_state [1] & (!\M1_unit|Equal4~4_combout )))

	.dataa(\M1_unit|Equal4~4_combout ),
	.datab(\Equal5~5_combout ),
	.datac(\M1_unit|M1_state [0]),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector6~0 .lut_mask = 16'hF3F5;
defparam \M1_unit|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N14
cycloneii_lcell_comb \M1_unit|Equal4~4 (
// Equation(s):
// \M1_unit|Equal4~4_combout  = (!\M1_unit|M1_state [4] & (\M1_unit|M1_state [2] & !\M1_unit|M1_state [3]))

	.dataa(vcc),
	.datab(\M1_unit|M1_state [4]),
	.datac(\M1_unit|M1_state [2]),
	.datad(\M1_unit|M1_state [3]),
	.cin(gnd),
	.combout(\M1_unit|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal4~4 .lut_mask = 16'h0030;
defparam \M1_unit|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneii_lcell_comb \M1_unit|U_data~0 (
// Equation(s):
// \M1_unit|U_data~0_combout  = (!\M1_unit|M1_state [0] & ((\M1_unit|M1_state [1] & ((\M1_unit|Equal4~4_combout ))) # (!\M1_unit|M1_state [1] & (\M1_unit|Equal8~4_combout ))))

	.dataa(\M1_unit|Equal8~4_combout ),
	.datab(\M1_unit|M1_state [0]),
	.datac(\M1_unit|M1_state [1]),
	.datad(\M1_unit|Equal4~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|U_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|U_data~0 .lut_mask = 16'h3202;
defparam \M1_unit|U_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N12
cycloneii_lcell_comb \M1_unit|Equal10~0 (
// Equation(s):
// \M1_unit|Equal10~0_combout  = (\M1_unit|Equal8~4_combout  & (!\M1_unit|M1_state [0] & \M1_unit|M1_state [1]))

	.dataa(\M1_unit|Equal8~4_combout ),
	.datab(vcc),
	.datac(\M1_unit|M1_state [0]),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal10~0 .lut_mask = 16'h0A00;
defparam \M1_unit|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N8
cycloneii_lcell_comb \M1_unit|Selector6~2 (
// Equation(s):
// \M1_unit|Selector6~2_combout  = (\M1_unit|Selector6~1_combout ) # (((\M1_unit|U_data~0_combout ) # (\M1_unit|Equal10~0_combout )) # (!\M1_unit|Selector6~0_combout ))

	.dataa(\M1_unit|Selector6~1_combout ),
	.datab(\M1_unit|Selector6~0_combout ),
	.datac(\M1_unit|U_data~0_combout ),
	.datad(\M1_unit|Equal10~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector6~2 .lut_mask = 16'hFFFB;
defparam \M1_unit|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N9
cycloneii_lcell_ff \M1_unit|M1_state[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector6~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|M1_state [0]));

// Location: LCCOMB_X38_Y19_N8
cycloneii_lcell_comb \M1_unit|Selector5~1 (
// Equation(s):
// \M1_unit|Selector5~1_combout  = (\M1_unit|Equal16~0_combout  & (\M1_unit|M1_state [0] $ ((!\M1_unit|M1_state [1])))) # (!\M1_unit|Equal16~0_combout  & ((\M1_unit|M1_state [0] $ (!\M1_unit|M1_state [1])) # (!\Equal5~5_combout )))

	.dataa(\M1_unit|Equal16~0_combout ),
	.datab(\M1_unit|M1_state [0]),
	.datac(\M1_unit|M1_state [1]),
	.datad(\Equal5~5_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector5~1 .lut_mask = 16'hC3D7;
defparam \M1_unit|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cycloneii_lcell_comb \M1_unit|Equal13~4 (
// Equation(s):
// \M1_unit|Equal13~4_combout  = (\M1_unit|M1_state [0] & (\M1_unit|Equal12~4_combout  & !\M1_unit|M1_state [1]))

	.dataa(\M1_unit|M1_state [0]),
	.datab(vcc),
	.datac(\M1_unit|Equal12~4_combout ),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|Equal13~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal13~4 .lut_mask = 16'h00A0;
defparam \M1_unit|Equal13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N26
cycloneii_lcell_comb \M1_unit|Selector5~0 (
// Equation(s):
// \M1_unit|Selector5~0_combout  = (\M1_unit|Equal4~4_combout  & ((\M1_unit|M1_state [1] $ (\M1_unit|M1_state [0])))) # (!\M1_unit|Equal4~4_combout  & (\M1_unit|Equal8~4_combout  & (\M1_unit|M1_state [1] $ (\M1_unit|M1_state [0]))))

	.dataa(\M1_unit|Equal4~4_combout ),
	.datab(\M1_unit|Equal8~4_combout ),
	.datac(\M1_unit|M1_state [1]),
	.datad(\M1_unit|M1_state [0]),
	.cin(gnd),
	.combout(\M1_unit|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector5~0 .lut_mask = 16'h0EE0;
defparam \M1_unit|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N24
cycloneii_lcell_comb \M1_unit|Selector5~2 (
// Equation(s):
// \M1_unit|Selector5~2_combout  = (\M1_unit|Equal14~0_combout ) # (((\M1_unit|Equal13~4_combout ) # (\M1_unit|Selector5~0_combout )) # (!\M1_unit|Selector5~1_combout ))

	.dataa(\M1_unit|Equal14~0_combout ),
	.datab(\M1_unit|Selector5~1_combout ),
	.datac(\M1_unit|Equal13~4_combout ),
	.datad(\M1_unit|Selector5~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector5~2 .lut_mask = 16'hFFFB;
defparam \M1_unit|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y20_N25
cycloneii_lcell_ff \M1_unit|M1_state[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector5~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|M1_state [1]));

// Location: LCCOMB_X37_Y18_N16
cycloneii_lcell_comb \M1_unit|WideOr6~0 (
// Equation(s):
// \M1_unit|WideOr6~0_combout  = (!\M1_unit|M1_state [4] & (\M1_unit|M1_state [2] $ (((\M1_unit|M1_state [1] & \M1_unit|M1_state [0])))))

	.dataa(\M1_unit|M1_state [4]),
	.datab(\M1_unit|M1_state [1]),
	.datac(\M1_unit|M1_state [2]),
	.datad(\M1_unit|M1_state [0]),
	.cin(gnd),
	.combout(\M1_unit|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr6~0 .lut_mask = 16'h1450;
defparam \M1_unit|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N17
cycloneii_lcell_ff \M1_unit|M1_state[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|WideOr6~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|M1_state [2]));

// Location: LCCOMB_X37_Y18_N26
cycloneii_lcell_comb \M1_unit|Equal12~4 (
// Equation(s):
// \M1_unit|Equal12~4_combout  = (!\M1_unit|M1_state [4] & (\M1_unit|M1_state [2] & \M1_unit|M1_state [3]))

	.dataa(vcc),
	.datab(\M1_unit|M1_state [4]),
	.datac(\M1_unit|M1_state [2]),
	.datad(\M1_unit|M1_state [3]),
	.cin(gnd),
	.combout(\M1_unit|Equal12~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal12~4 .lut_mask = 16'h3000;
defparam \M1_unit|Equal12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneii_lcell_comb \M1_unit|Selector2~0 (
// Equation(s):
// \M1_unit|Selector2~0_combout  = (\M1_unit|M1_state [0] & ((\M1_unit|M1_state [1] & ((\M1_unit|Equal12~4_combout ))) # (!\M1_unit|M1_state [1] & (\M1_unit|Equal16~0_combout )))) # (!\M1_unit|M1_state [0] & (\M1_unit|Equal16~0_combout ))

	.dataa(\M1_unit|Equal16~0_combout ),
	.datab(\M1_unit|Equal12~4_combout ),
	.datac(\M1_unit|M1_state [0]),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector2~0 .lut_mask = 16'hCAAA;
defparam \M1_unit|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N9
cycloneii_lcell_ff \M1_unit|M1_state[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|M1_state [4]));

// Location: LCCOMB_X37_Y18_N12
cycloneii_lcell_comb \M1_unit|Equal7~1 (
// Equation(s):
// \M1_unit|Equal7~1_combout  = (\M1_unit|Equal7~0_combout  & (!\M1_unit|M1_state [4] & (\M1_unit|M1_state [2] & !\M1_unit|M1_state [3])))

	.dataa(\M1_unit|Equal7~0_combout ),
	.datab(\M1_unit|M1_state [4]),
	.datac(\M1_unit|M1_state [2]),
	.datad(\M1_unit|M1_state [3]),
	.cin(gnd),
	.combout(\M1_unit|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal7~1 .lut_mask = 16'h0020;
defparam \M1_unit|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N19
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[9]~9 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [9]));

// Location: LCCOMB_X38_Y19_N24
cycloneii_lcell_comb \M1_unit|Y_data~0 (
// Equation(s):
// \M1_unit|Y_data~0_combout  = (!\M1_unit|M1_state [0] & ((\M1_unit|M1_state [1] & (\M1_unit|Equal16~0_combout )) # (!\M1_unit|M1_state [1] & ((\M1_unit|Equal4~4_combout )))))

	.dataa(\M1_unit|Equal16~0_combout ),
	.datab(\M1_unit|M1_state [0]),
	.datac(\M1_unit|M1_state [1]),
	.datad(\M1_unit|Equal4~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|Y_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Y_data~0 .lut_mask = 16'h2320;
defparam \M1_unit|Y_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N15
cycloneii_lcell_ff \M1_unit|Y_data[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [9]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Y_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_data [9]));

// Location: LCCOMB_X38_Y19_N26
cycloneii_lcell_comb \M1_unit|Equal6~0 (
// Equation(s):
// \M1_unit|Equal6~0_combout  = (\M1_unit|M1_state [1] & (!\M1_unit|M1_state [0] & \M1_unit|Equal4~4_combout ))

	.dataa(\M1_unit|M1_state [1]),
	.datab(\M1_unit|M1_state [0]),
	.datac(\M1_unit|Equal4~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal6~0 .lut_mask = 16'h2020;
defparam \M1_unit|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cycloneii_lcell_comb \M1_unit|Selector141~3 (
// Equation(s):
// \M1_unit|Selector141~3_combout  = (\M1_unit|V_data [9] & ((\M1_unit|Equal7~1_combout ) # ((\M1_unit|Y_data [9] & \M1_unit|Equal6~0_combout )))) # (!\M1_unit|V_data [9] & (((\M1_unit|Y_data [9] & \M1_unit|Equal6~0_combout ))))

	.dataa(\M1_unit|V_data [9]),
	.datab(\M1_unit|Equal7~1_combout ),
	.datac(\M1_unit|Y_data [9]),
	.datad(\M1_unit|Equal6~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector141~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector141~3 .lut_mask = 16'hF888;
defparam \M1_unit|Selector141~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N9
cycloneii_lcell_ff \M1_unit|U_data[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [9]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|U_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_data [9]));

// Location: LCCOMB_X36_Y20_N14
cycloneii_lcell_comb \M1_unit|Selector94~0 (
// Equation(s):
// \M1_unit|Selector94~0_combout  = (\M1_unit|WideOr23~combout  & (\M1_unit|U_data [9])) # (!\M1_unit|WideOr23~combout  & ((\SRAM_unit|SRAM_read_data [9])))

	.dataa(\M1_unit|WideOr23~combout ),
	.datab(vcc),
	.datac(\M1_unit|U_data [9]),
	.datad(\SRAM_unit|SRAM_read_data [9]),
	.cin(gnd),
	.combout(\M1_unit|Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector94~0 .lut_mask = 16'hF5A0;
defparam \M1_unit|Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N22
cycloneii_lcell_comb \M1_unit|Equal7~0 (
// Equation(s):
// \M1_unit|Equal7~0_combout  = (\M1_unit|M1_state [0] & \M1_unit|M1_state [1])

	.dataa(\M1_unit|M1_state [0]),
	.datab(vcc),
	.datac(\M1_unit|M1_state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal7~0 .lut_mask = 16'hA0A0;
defparam \M1_unit|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cycloneii_lcell_comb \M1_unit|WideOr24~0 (
// Equation(s):
// \M1_unit|WideOr24~0_combout  = (\M1_unit|M1_state [2] & (!\M1_unit|M1_state [4] & ((\M1_unit|M1_state [3]) # (!\M1_unit|M1_state [1]))))

	.dataa(\M1_unit|M1_state [2]),
	.datab(\M1_unit|M1_state [4]),
	.datac(\M1_unit|M1_state [1]),
	.datad(\M1_unit|M1_state [3]),
	.cin(gnd),
	.combout(\M1_unit|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr24~0 .lut_mask = 16'h2202;
defparam \M1_unit|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N4
cycloneii_lcell_comb \M1_unit|WideOr24~1 (
// Equation(s):
// \M1_unit|WideOr24~1_combout  = (!\M1_unit|WideOr24~0_combout  & (((\M1_unit|Equal7~0_combout  & \M1_unit|M1_state [4])) # (!\Equal5~6_combout )))

	.dataa(\Equal5~6_combout ),
	.datab(\M1_unit|Equal7~0_combout ),
	.datac(\M1_unit|WideOr24~0_combout ),
	.datad(\M1_unit|M1_state [4]),
	.cin(gnd),
	.combout(\M1_unit|WideOr24~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr24~1 .lut_mask = 16'h0D05;
defparam \M1_unit|WideOr24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N15
cycloneii_lcell_ff \M1_unit|UR[0][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector94~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr24~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[0][1]~regout ));

// Location: LCCOMB_X43_Y19_N10
cycloneii_lcell_comb \M1_unit|UR[1][1]~feeder (
// Equation(s):
// \M1_unit|UR[1][1]~feeder_combout  = \M1_unit|UR[0][1]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|UR[0][1]~regout ),
	.cin(gnd),
	.combout(\M1_unit|UR[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|UR[1][1]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|UR[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N30
cycloneii_lcell_comb \M1_unit|WideOr23 (
// Equation(s):
// \M1_unit|WideOr23~combout  = (\M1_unit|Equal8~4_combout ) # ((\M1_unit|Equal4~4_combout  & (\M1_unit|M1_state [1] & \M1_unit|M1_state [0])))

	.dataa(\M1_unit|Equal4~4_combout ),
	.datab(\M1_unit|Equal8~4_combout ),
	.datac(\M1_unit|M1_state [1]),
	.datad(\M1_unit|M1_state [0]),
	.cin(gnd),
	.combout(\M1_unit|WideOr23~combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr23 .lut_mask = 16'hECCC;
defparam \M1_unit|WideOr23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y19_N11
cycloneii_lcell_ff \M1_unit|UR[1][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|UR[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[1][1]~regout ));

// Location: LCCOMB_X35_Y19_N10
cycloneii_lcell_comb \M1_unit|UR[2][1]~feeder (
// Equation(s):
// \M1_unit|UR[2][1]~feeder_combout  = \M1_unit|UR[1][1]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|UR[1][1]~regout ),
	.cin(gnd),
	.combout(\M1_unit|UR[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|UR[2][1]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|UR[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N11
cycloneii_lcell_ff \M1_unit|UR[2][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|UR[2][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal8~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[2][1]~regout ));

// Location: LCCOMB_X38_Y18_N0
cycloneii_lcell_comb \M1_unit|WideOr21~0 (
// Equation(s):
// \M1_unit|WideOr21~0_combout  = (\M1_unit|Equal8~4_combout  & ((\M1_unit|M1_state [0]) # (\M1_unit|M1_state [1])))

	.dataa(\M1_unit|M1_state [0]),
	.datab(vcc),
	.datac(\M1_unit|Equal8~4_combout ),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr21~0 .lut_mask = 16'hF0A0;
defparam \M1_unit|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N1
cycloneii_lcell_ff \M1_unit|UR[3][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[2][1]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[3][1]~regout ));

// Location: LCCOMB_X37_Y18_N28
cycloneii_lcell_comb \M1_unit|UR~2 (
// Equation(s):
// \M1_unit|UR~2_combout  = (!\M1_unit|M1_state [2] & (!\M1_unit|M1_state [4] & (\M1_unit|M1_state [1] & \M1_unit|M1_state [3])))

	.dataa(\M1_unit|M1_state [2]),
	.datab(\M1_unit|M1_state [4]),
	.datac(\M1_unit|M1_state [1]),
	.datad(\M1_unit|M1_state [3]),
	.cin(gnd),
	.combout(\M1_unit|UR~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|UR~2 .lut_mask = 16'h1000;
defparam \M1_unit|UR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N3
cycloneii_lcell_ff \M1_unit|UR[4][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[3][1]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|UR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[4][1]~regout ));

// Location: LCCOMB_X37_Y18_N2
cycloneii_lcell_comb \M1_unit|Equal11~4 (
// Equation(s):
// \M1_unit|Equal11~4_combout  = (\M1_unit|Equal7~0_combout  & (!\M1_unit|M1_state [4] & (!\M1_unit|M1_state [2] & \M1_unit|M1_state [3])))

	.dataa(\M1_unit|Equal7~0_combout ),
	.datab(\M1_unit|M1_state [4]),
	.datac(\M1_unit|M1_state [2]),
	.datad(\M1_unit|M1_state [3]),
	.cin(gnd),
	.combout(\M1_unit|Equal11~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal11~4 .lut_mask = 16'h0200;
defparam \M1_unit|Equal11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N27
cycloneii_lcell_ff \M1_unit|UR[5][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[4][1]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal11~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[5][1]~regout ));

// Location: LCCOMB_X34_Y19_N26
cycloneii_lcell_comb \M1_unit|Selector141~1 (
// Equation(s):
// \M1_unit|Selector141~1_combout  = (\M1_unit|Equal14~0_combout  & ((\M1_unit|UR[2][1]~regout ) # ((\M1_unit|Equal13~4_combout  & \M1_unit|UR[5][1]~regout )))) # (!\M1_unit|Equal14~0_combout  & (\M1_unit|Equal13~4_combout  & (\M1_unit|UR[5][1]~regout )))

	.dataa(\M1_unit|Equal14~0_combout ),
	.datab(\M1_unit|Equal13~4_combout ),
	.datac(\M1_unit|UR[5][1]~regout ),
	.datad(\M1_unit|UR[2][1]~regout ),
	.cin(gnd),
	.combout(\M1_unit|Selector141~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector141~1 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector141~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneii_lcell_comb \M1_unit|Equal15~0 (
// Equation(s):
// \M1_unit|Equal15~0_combout  = (\M1_unit|Equal7~0_combout  & (!\M1_unit|M1_state [4] & (\M1_unit|M1_state [2] & \M1_unit|M1_state [3])))

	.dataa(\M1_unit|Equal7~0_combout ),
	.datab(\M1_unit|M1_state [4]),
	.datac(\M1_unit|M1_state [2]),
	.datad(\M1_unit|M1_state [3]),
	.cin(gnd),
	.combout(\M1_unit|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal15~0 .lut_mask = 16'h2000;
defparam \M1_unit|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y16_N11
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[1]~1 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [1]));

// Location: LCFF_X42_Y23_N9
cycloneii_lcell_ff \M1_unit|Y_data[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [1]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Y_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_data [1]));

// Location: LCCOMB_X37_Y21_N0
cycloneii_lcell_comb \Equal5~4 (
// Equation(s):
// \Equal5~4_combout  = (!\M1_unit|M1_state [0] & !\M1_unit|M1_state [1])

	.dataa(\M1_unit|M1_state [0]),
	.datab(vcc),
	.datac(\M1_unit|M1_state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Equal5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~4 .lut_mask = 16'h0505;
defparam \Equal5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N6
cycloneii_lcell_comb \M1_unit|Equal16~1 (
// Equation(s):
// \M1_unit|Equal16~1_combout  = (!\M1_unit|M1_state [2] & (\Equal5~4_combout  & (\M1_unit|M1_state [4] & !\M1_unit|M1_state [3])))

	.dataa(\M1_unit|M1_state [2]),
	.datab(\Equal5~4_combout ),
	.datac(\M1_unit|M1_state [4]),
	.datad(\M1_unit|M1_state [3]),
	.cin(gnd),
	.combout(\M1_unit|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal16~1 .lut_mask = 16'h0040;
defparam \M1_unit|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N8
cycloneii_lcell_comb \M1_unit|Selector141~0 (
// Equation(s):
// \M1_unit|Selector141~0_combout  = (\M1_unit|V_prime [1] & ((\M1_unit|Equal16~1_combout ) # ((\M1_unit|Equal15~0_combout  & \M1_unit|Y_data [1])))) # (!\M1_unit|V_prime [1] & (\M1_unit|Equal15~0_combout  & (\M1_unit|Y_data [1])))

	.dataa(\M1_unit|V_prime [1]),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|Y_data [1]),
	.datad(\M1_unit|Equal16~1_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector141~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector141~0 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneii_lcell_comb \M1_unit|Selector141~4 (
// Equation(s):
// \M1_unit|Selector141~4_combout  = (\M1_unit|Selector141~2_combout ) # ((\M1_unit|Selector141~3_combout ) # ((\M1_unit|Selector141~1_combout ) # (\M1_unit|Selector141~0_combout )))

	.dataa(\M1_unit|Selector141~2_combout ),
	.datab(\M1_unit|Selector141~3_combout ),
	.datac(\M1_unit|Selector141~1_combout ),
	.datad(\M1_unit|Selector141~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector141~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector141~4 .lut_mask = 16'hFFFE;
defparam \M1_unit|Selector141~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneii_lcell_comb \M1_unit|b_IN2[6]~0 (
// Equation(s):
// \M1_unit|b_IN2[6]~0_combout  = (\M1_unit|M1_state [0] & ((\M1_unit|M1_state [1] & ((!\M1_unit|Equal8~4_combout ))) # (!\M1_unit|M1_state [1] & (!\M1_unit|Equal12~4_combout )))) # (!\M1_unit|M1_state [0] & (!\M1_unit|Equal12~4_combout ))

	.dataa(\M1_unit|M1_state [0]),
	.datab(\M1_unit|Equal12~4_combout ),
	.datac(\M1_unit|Equal8~4_combout ),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|b_IN2[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|b_IN2[6]~0 .lut_mask = 16'h1B33;
defparam \M1_unit|b_IN2[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cycloneii_lcell_comb \M1_unit|Equal16~0 (
// Equation(s):
// \M1_unit|Equal16~0_combout  = (\M1_unit|M1_state [4] & (!\M1_unit|M1_state [2] & !\M1_unit|M1_state [3]))

	.dataa(vcc),
	.datab(\M1_unit|M1_state [4]),
	.datac(\M1_unit|M1_state [2]),
	.datad(\M1_unit|M1_state [3]),
	.cin(gnd),
	.combout(\M1_unit|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal16~0 .lut_mask = 16'h000C;
defparam \M1_unit|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
cycloneii_lcell_comb \M1_unit|a_IN1~0 (
// Equation(s):
// \M1_unit|a_IN1~0_combout  = (\Equal5~4_combout  & ((\M1_unit|Equal16~0_combout ) # ((\M1_unit|Equal4~4_combout  & \M1_unit|Equal7~0_combout )))) # (!\Equal5~4_combout  & (\M1_unit|Equal4~4_combout  & (\M1_unit|Equal7~0_combout )))

	.dataa(\Equal5~4_combout ),
	.datab(\M1_unit|Equal4~4_combout ),
	.datac(\M1_unit|Equal7~0_combout ),
	.datad(\M1_unit|Equal16~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|a_IN1~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|a_IN1~0 .lut_mask = 16'hEAC0;
defparam \M1_unit|a_IN1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneii_lcell_comb \M1_unit|b_IN2[6]~3 (
// Equation(s):
// \M1_unit|b_IN2[6]~3_combout  = (\M1_unit|Equal6~0_combout ) # (((\M1_unit|Equal15~0_combout ) # (\M1_unit|a_IN1~0_combout )) # (!\M1_unit|b_IN2[6]~0_combout ))

	.dataa(\M1_unit|Equal6~0_combout ),
	.datab(\M1_unit|b_IN2[6]~0_combout ),
	.datac(\M1_unit|Equal15~0_combout ),
	.datad(\M1_unit|a_IN1~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|b_IN2[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|b_IN2[6]~3 .lut_mask = 16'hFFFB;
defparam \M1_unit|b_IN2[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N19
cycloneii_lcell_ff \M1_unit|a_IN2[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector141~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|b_IN2[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_IN2 [1]));

// Location: LCFF_X35_Y20_N29
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[10]~10 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [10]));

// Location: LCCOMB_X37_Y20_N28
cycloneii_lcell_comb \M1_unit|V_data[10]~feeder (
// Equation(s):
// \M1_unit|V_data[10]~feeder_combout  = \SRAM_unit|SRAM_read_data [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\M1_unit|V_data[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|V_data[10]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|V_data[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
cycloneii_lcell_comb \M1_unit|V_data~10 (
// Equation(s):
// \M1_unit|V_data~10_combout  = (\M1_unit|M1_state [0] & (!\M1_unit|M1_state [4] & (\M1_unit|M1_state [2] & !\M1_unit|M1_state [3])))

	.dataa(\M1_unit|M1_state [0]),
	.datab(\M1_unit|M1_state [4]),
	.datac(\M1_unit|M1_state [2]),
	.datad(\M1_unit|M1_state [3]),
	.cin(gnd),
	.combout(\M1_unit|V_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|V_data~10 .lut_mask = 16'h0020;
defparam \M1_unit|V_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N29
cycloneii_lcell_ff \M1_unit|V_data[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_data[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|V_data~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_data [10]));

// Location: LCFF_X37_Y20_N3
cycloneii_lcell_ff \M1_unit|Y_data[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [10]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Y_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_data [10]));

// Location: LCCOMB_X37_Y20_N2
cycloneii_lcell_comb \M1_unit|Selector140~3 (
// Equation(s):
// \M1_unit|Selector140~3_combout  = (\M1_unit|Equal7~1_combout  & ((\M1_unit|V_data [10]) # ((\M1_unit|Y_data [10] & \M1_unit|Equal6~0_combout )))) # (!\M1_unit|Equal7~1_combout  & (((\M1_unit|Y_data [10] & \M1_unit|Equal6~0_combout ))))

	.dataa(\M1_unit|Equal7~1_combout ),
	.datab(\M1_unit|V_data [10]),
	.datac(\M1_unit|Y_data [10]),
	.datad(\M1_unit|Equal6~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector140~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector140~3 .lut_mask = 16'hF888;
defparam \M1_unit|Selector140~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N3
cycloneii_lcell_ff \M1_unit|U_data[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [10]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|U_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_data [10]));

// Location: LCCOMB_X36_Y20_N16
cycloneii_lcell_comb \M1_unit|Selector93~0 (
// Equation(s):
// \M1_unit|Selector93~0_combout  = (\M1_unit|WideOr23~combout  & ((\M1_unit|U_data [10]))) # (!\M1_unit|WideOr23~combout  & (\SRAM_unit|SRAM_read_data [10]))

	.dataa(vcc),
	.datab(\SRAM_unit|SRAM_read_data [10]),
	.datac(\M1_unit|WideOr23~combout ),
	.datad(\M1_unit|U_data [10]),
	.cin(gnd),
	.combout(\M1_unit|Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector93~0 .lut_mask = 16'hFC0C;
defparam \M1_unit|Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N17
cycloneii_lcell_ff \M1_unit|UR[0][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector93~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr24~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[0][2]~regout ));

// Location: LCFF_X43_Y19_N21
cycloneii_lcell_ff \M1_unit|UR[1][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[0][2]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[1][2]~regout ));

// Location: LCCOMB_X35_Y19_N4
cycloneii_lcell_comb \M1_unit|UR[2][2]~feeder (
// Equation(s):
// \M1_unit|UR[2][2]~feeder_combout  = \M1_unit|UR[1][2]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|UR[1][2]~regout ),
	.cin(gnd),
	.combout(\M1_unit|UR[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|UR[2][2]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|UR[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N5
cycloneii_lcell_ff \M1_unit|UR[2][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|UR[2][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal8~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[2][2]~regout ));

// Location: LCFF_X36_Y19_N17
cycloneii_lcell_ff \M1_unit|UR[3][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[2][2]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[3][2]~regout ));

// Location: LCFF_X35_Y19_N29
cycloneii_lcell_ff \M1_unit|UR[4][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[3][2]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|UR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[4][2]~regout ));

// Location: LCFF_X34_Y19_N5
cycloneii_lcell_ff \M1_unit|UR[5][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[4][2]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal11~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[5][2]~regout ));

// Location: LCCOMB_X34_Y22_N8
cycloneii_lcell_comb \M1_unit|Equal14~0 (
// Equation(s):
// \M1_unit|Equal14~0_combout  = (!\M1_unit|M1_state [0] & (\M1_unit|Equal12~4_combout  & \M1_unit|M1_state [1]))

	.dataa(\M1_unit|M1_state [0]),
	.datab(vcc),
	.datac(\M1_unit|Equal12~4_combout ),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal14~0 .lut_mask = 16'h5000;
defparam \M1_unit|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneii_lcell_comb \M1_unit|Selector140~1 (
// Equation(s):
// \M1_unit|Selector140~1_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[5][2]~regout ) # ((\M1_unit|UR[2][2]~regout  & \M1_unit|Equal14~0_combout )))) # (!\M1_unit|Equal13~4_combout  & (\M1_unit|UR[2][2]~regout  & ((\M1_unit|Equal14~0_combout ))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|UR[2][2]~regout ),
	.datac(\M1_unit|UR[5][2]~regout ),
	.datad(\M1_unit|Equal14~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector140~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector140~1 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector140~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y16_N29
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[2]~2 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [2]));

// Location: LCFF_X42_Y23_N11
cycloneii_lcell_ff \M1_unit|Y_data[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [2]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Y_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_data [2]));

// Location: LCCOMB_X42_Y23_N10
cycloneii_lcell_comb \M1_unit|Selector140~0 (
// Equation(s):
// \M1_unit|Selector140~0_combout  = (\M1_unit|V_prime [2] & ((\M1_unit|Equal16~1_combout ) # ((\M1_unit|Equal15~0_combout  & \M1_unit|Y_data [2])))) # (!\M1_unit|V_prime [2] & (\M1_unit|Equal15~0_combout  & (\M1_unit|Y_data [2])))

	.dataa(\M1_unit|V_prime [2]),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|Y_data [2]),
	.datad(\M1_unit|Equal16~1_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector140~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector140~0 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cycloneii_lcell_comb \M1_unit|Selector140~4 (
// Equation(s):
// \M1_unit|Selector140~4_combout  = (\M1_unit|Selector140~2_combout ) # ((\M1_unit|Selector140~3_combout ) # ((\M1_unit|Selector140~1_combout ) # (\M1_unit|Selector140~0_combout )))

	.dataa(\M1_unit|Selector140~2_combout ),
	.datab(\M1_unit|Selector140~3_combout ),
	.datac(\M1_unit|Selector140~1_combout ),
	.datad(\M1_unit|Selector140~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector140~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector140~4 .lut_mask = 16'hFFFE;
defparam \M1_unit|Selector140~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N9
cycloneii_lcell_ff \M1_unit|a_IN2[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector140~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|b_IN2[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_IN2 [2]));

// Location: LCFF_X35_Y20_N31
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[11]~11 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [11]));

// Location: LCCOMB_X37_Y20_N24
cycloneii_lcell_comb \M1_unit|V_data[11]~feeder (
// Equation(s):
// \M1_unit|V_data[11]~feeder_combout  = \SRAM_unit|SRAM_read_data [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [11]),
	.cin(gnd),
	.combout(\M1_unit|V_data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|V_data[11]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|V_data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N25
cycloneii_lcell_ff \M1_unit|V_data[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_data[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|V_data~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_data [11]));

// Location: LCFF_X37_Y20_N31
cycloneii_lcell_ff \M1_unit|Y_data[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [11]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Y_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_data [11]));

// Location: LCCOMB_X37_Y20_N30
cycloneii_lcell_comb \M1_unit|Selector139~3 (
// Equation(s):
// \M1_unit|Selector139~3_combout  = (\M1_unit|Equal7~1_combout  & ((\M1_unit|V_data [11]) # ((\M1_unit|Y_data [11] & \M1_unit|Equal6~0_combout )))) # (!\M1_unit|Equal7~1_combout  & (((\M1_unit|Y_data [11] & \M1_unit|Equal6~0_combout ))))

	.dataa(\M1_unit|Equal7~1_combout ),
	.datab(\M1_unit|V_data [11]),
	.datac(\M1_unit|Y_data [11]),
	.datad(\M1_unit|Equal6~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector139~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector139~3 .lut_mask = 16'hF888;
defparam \M1_unit|Selector139~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N29
cycloneii_lcell_ff \M1_unit|U_data[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [11]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|U_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_data [11]));

// Location: LCCOMB_X36_Y20_N18
cycloneii_lcell_comb \M1_unit|Selector92~0 (
// Equation(s):
// \M1_unit|Selector92~0_combout  = (\M1_unit|WideOr23~combout  & (\M1_unit|U_data [11])) # (!\M1_unit|WideOr23~combout  & ((\SRAM_unit|SRAM_read_data [11])))

	.dataa(\M1_unit|WideOr23~combout ),
	.datab(\M1_unit|U_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector92~0 .lut_mask = 16'hD8D8;
defparam \M1_unit|Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N19
cycloneii_lcell_ff \M1_unit|UR[0][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector92~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr24~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[0][3]~regout ));

// Location: LCFF_X43_Y19_N7
cycloneii_lcell_ff \M1_unit|UR[1][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[0][3]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[1][3]~regout ));

// Location: LCCOMB_X35_Y19_N30
cycloneii_lcell_comb \M1_unit|UR[2][3]~feeder (
// Equation(s):
// \M1_unit|UR[2][3]~feeder_combout  = \M1_unit|UR[1][3]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|UR[1][3]~regout ),
	.cin(gnd),
	.combout(\M1_unit|UR[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|UR[2][3]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|UR[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N31
cycloneii_lcell_ff \M1_unit|UR[2][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|UR[2][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal8~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[2][3]~regout ));

// Location: LCFF_X36_Y19_N31
cycloneii_lcell_ff \M1_unit|UR[3][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[2][3]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[3][3]~regout ));

// Location: LCFF_X35_Y19_N15
cycloneii_lcell_ff \M1_unit|UR[4][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[3][3]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|UR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[4][3]~regout ));

// Location: LCFF_X34_Y19_N31
cycloneii_lcell_ff \M1_unit|UR[5][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[4][3]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal11~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[5][3]~regout ));

// Location: LCCOMB_X34_Y19_N30
cycloneii_lcell_comb \M1_unit|Selector139~1 (
// Equation(s):
// \M1_unit|Selector139~1_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[5][3]~regout ) # ((\M1_unit|UR[2][3]~regout  & \M1_unit|Equal14~0_combout )))) # (!\M1_unit|Equal13~4_combout  & (\M1_unit|UR[2][3]~regout  & ((\M1_unit|Equal14~0_combout ))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|UR[2][3]~regout ),
	.datac(\M1_unit|UR[5][3]~regout ),
	.datad(\M1_unit|Equal14~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector139~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector139~1 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector139~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y16_N15
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[3]~3 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [3]));

// Location: LCFF_X42_Y23_N5
cycloneii_lcell_ff \M1_unit|Y_data[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [3]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Y_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_data [3]));

// Location: LCCOMB_X37_Y21_N26
cycloneii_lcell_comb \M1_unit|Equal1~0 (
// Equation(s):
// \M1_unit|Equal1~0_combout  = (\M1_unit|M1_state [0] & !\M1_unit|M1_state [1])

	.dataa(\M1_unit|M1_state [0]),
	.datab(vcc),
	.datac(\M1_unit|M1_state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal1~0 .lut_mask = 16'h0A0A;
defparam \M1_unit|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneii_lcell_comb \M1_unit|WideOr20~0 (
// Equation(s):
// \M1_unit|WideOr20~0_combout  = (!\Equal5~5_combout  & ((\M1_unit|M1_state [0] $ (!\M1_unit|M1_state [1])) # (!\M1_unit|Equal16~0_combout )))

	.dataa(\M1_unit|Equal16~0_combout ),
	.datab(\M1_unit|M1_state [0]),
	.datac(\M1_unit|M1_state [1]),
	.datad(\Equal5~5_combout ),
	.cin(gnd),
	.combout(\M1_unit|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr20~0 .lut_mask = 16'h00D7;
defparam \M1_unit|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
cycloneii_lcell_comb \M1_unit|WideOr34~0 (
// Equation(s):
// \M1_unit|WideOr34~0_combout  = (\M1_unit|WideOr20~0_combout  & (((!\Equal5~4_combout  & !\M1_unit|Equal1~0_combout )) # (!\M1_unit|Equal4~4_combout )))

	.dataa(\Equal5~4_combout ),
	.datab(\M1_unit|Equal1~0_combout ),
	.datac(\M1_unit|Equal4~4_combout ),
	.datad(\M1_unit|WideOr20~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|WideOr34~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr34~0 .lut_mask = 16'h1F00;
defparam \M1_unit|WideOr34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N12
cycloneii_lcell_comb \M1_unit|WideOr34 (
// Equation(s):
// \M1_unit|WideOr34~combout  = (!\M1_unit|Equal16~1_combout  & (\M1_unit|WideOr34~0_combout  & !\M1_unit|WideOr4~0_combout ))

	.dataa(vcc),
	.datab(\M1_unit|Equal16~1_combout ),
	.datac(\M1_unit|WideOr34~0_combout ),
	.datad(\M1_unit|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|WideOr34~combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr34 .lut_mask = 16'h0030;
defparam \M1_unit|WideOr34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
cycloneii_lcell_comb \M1_unit|WideOr19 (
// Equation(s):
// \M1_unit|WideOr19~combout  = (\M1_unit|M1_state [1] & ((\M1_unit|Equal4~4_combout ) # ((\M1_unit|Equal8~4_combout  & !\M1_unit|M1_state [0])))) # (!\M1_unit|M1_state [1] & (\M1_unit|Equal8~4_combout ))

	.dataa(\M1_unit|Equal8~4_combout ),
	.datab(\M1_unit|Equal4~4_combout ),
	.datac(\M1_unit|M1_state [0]),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|WideOr19~combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr19 .lut_mask = 16'hCEAA;
defparam \M1_unit|WideOr19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneii_lcell_comb \M1_unit|Selector84~0 (
// Equation(s):
// \M1_unit|Selector84~0_combout  = (\M1_unit|WideOr19~combout  & ((\M1_unit|V_data [11]))) # (!\M1_unit|WideOr19~combout  & (\SRAM_unit|SRAM_read_data [11]))

	.dataa(\SRAM_unit|SRAM_read_data [11]),
	.datab(vcc),
	.datac(\M1_unit|WideOr19~combout ),
	.datad(\M1_unit|V_data [11]),
	.cin(gnd),
	.combout(\M1_unit|Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector84~0 .lut_mask = 16'hFA0A;
defparam \M1_unit|Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
cycloneii_lcell_comb \M1_unit|WideOr20~1 (
// Equation(s):
// \M1_unit|WideOr20~1_combout  = (\M1_unit|Equal7~0_combout  & (!\M1_unit|Equal12~4_combout  & ((!\Equal5~4_combout ) # (!\M1_unit|Equal16~0_combout )))) # (!\M1_unit|Equal7~0_combout  & (((!\Equal5~4_combout )) # (!\M1_unit|Equal16~0_combout )))

	.dataa(\M1_unit|Equal7~0_combout ),
	.datab(\M1_unit|Equal16~0_combout ),
	.datac(\Equal5~4_combout ),
	.datad(\M1_unit|Equal12~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|WideOr20~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr20~1 .lut_mask = 16'h153F;
defparam \M1_unit|WideOr20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneii_lcell_comb \M1_unit|Equal4~5 (
// Equation(s):
// \M1_unit|Equal4~5_combout  = (!\M1_unit|M1_state [1] & (!\M1_unit|M1_state [0] & \M1_unit|Equal4~4_combout ))

	.dataa(\M1_unit|M1_state [1]),
	.datab(\M1_unit|M1_state [0]),
	.datac(\M1_unit|Equal4~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Equal4~5_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal4~5 .lut_mask = 16'h1010;
defparam \M1_unit|Equal4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneii_lcell_comb \M1_unit|WideOr20~2 (
// Equation(s):
// \M1_unit|WideOr20~2_combout  = (\M1_unit|WideOr20~0_combout  & (\M1_unit|b_IN2[6]~0_combout  & (\M1_unit|WideOr20~1_combout  & !\M1_unit|Equal4~5_combout )))

	.dataa(\M1_unit|WideOr20~0_combout ),
	.datab(\M1_unit|b_IN2[6]~0_combout ),
	.datac(\M1_unit|WideOr20~1_combout ),
	.datad(\M1_unit|Equal4~5_combout ),
	.cin(gnd),
	.combout(\M1_unit|WideOr20~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr20~2 .lut_mask = 16'h0080;
defparam \M1_unit|WideOr20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N13
cycloneii_lcell_ff \M1_unit|VR[0][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector84~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr20~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[0][3]~regout ));

// Location: LCFF_X35_Y22_N21
cycloneii_lcell_ff \M1_unit|VR[1][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[0][3]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[1][3]~regout ));

// Location: LCFF_X36_Y22_N23
cycloneii_lcell_ff \M1_unit|VR[2][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[1][3]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[2][3]~regout ));

// Location: LCCOMB_X37_Y21_N14
cycloneii_lcell_comb \M1_unit|WideOr17~0 (
// Equation(s):
// \M1_unit|WideOr17~0_combout  = (\M1_unit|Equal8~4_combout  & ((!\M1_unit|M1_state [1]) # (!\M1_unit|M1_state [0])))

	.dataa(\M1_unit|Equal8~4_combout ),
	.datab(vcc),
	.datac(\M1_unit|M1_state [0]),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr17~0 .lut_mask = 16'h0AAA;
defparam \M1_unit|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N25
cycloneii_lcell_ff \M1_unit|VR[3][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[2][3]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[3][3]~regout ));

// Location: LCCOMB_X37_Y22_N24
cycloneii_lcell_comb \M1_unit|Selector223~1 (
// Equation(s):
// \M1_unit|Selector223~1_combout  = (\M1_unit|UR[0][3]~regout  & ((\M1_unit|Equal14~0_combout ) # ((\M1_unit|VR[3][3]~regout  & \M1_unit|Equal11~4_combout )))) # (!\M1_unit|UR[0][3]~regout  & (((\M1_unit|VR[3][3]~regout  & \M1_unit|Equal11~4_combout ))))

	.dataa(\M1_unit|UR[0][3]~regout ),
	.datab(\M1_unit|Equal14~0_combout ),
	.datac(\M1_unit|VR[3][3]~regout ),
	.datad(\M1_unit|Equal11~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector223~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector223~1 .lut_mask = 16'hF888;
defparam \M1_unit|Selector223~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cycloneii_lcell_comb \M1_unit|Selector223~2 (
// Equation(s):
// \M1_unit|Selector223~2_combout  = (\M1_unit|Selector223~1_combout ) # ((\M1_unit|Equal12~5_combout  & \M1_unit|VR[0][3]~regout ))

	.dataa(\M1_unit|Equal12~5_combout ),
	.datab(vcc),
	.datac(\M1_unit|Selector223~1_combout ),
	.datad(\M1_unit|VR[0][3]~regout ),
	.cin(gnd),
	.combout(\M1_unit|Selector223~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector223~2 .lut_mask = 16'hFAF0;
defparam \M1_unit|Selector223~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N17
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[12]~12 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [12]));

// Location: LCCOMB_X36_Y20_N4
cycloneii_lcell_comb \M1_unit|Selector91~0 (
// Equation(s):
// \M1_unit|Selector91~0_combout  = (\M1_unit|WideOr23~combout  & (\M1_unit|U_data [12])) # (!\M1_unit|WideOr23~combout  & ((\SRAM_unit|SRAM_read_data [12])))

	.dataa(\M1_unit|U_data [12]),
	.datab(\SRAM_unit|SRAM_read_data [12]),
	.datac(\M1_unit|WideOr23~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector91~0 .lut_mask = 16'hACAC;
defparam \M1_unit|Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N5
cycloneii_lcell_ff \M1_unit|UR[0][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector91~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr24~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[0][4]~regout ));

// Location: LCCOMB_X43_Y19_N24
cycloneii_lcell_comb \M1_unit|UR[1][4]~feeder (
// Equation(s):
// \M1_unit|UR[1][4]~feeder_combout  = \M1_unit|UR[0][4]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|UR[0][4]~regout ),
	.cin(gnd),
	.combout(\M1_unit|UR[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|UR[1][4]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|UR[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y19_N25
cycloneii_lcell_ff \M1_unit|UR[1][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|UR[1][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[1][4]~regout ));

// Location: LCFF_X35_Y19_N9
cycloneii_lcell_ff \M1_unit|UR[2][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[1][4]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal8~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[2][4]~regout ));

// Location: LCFF_X34_Y19_N1
cycloneii_lcell_ff \M1_unit|UR[3][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[2][4]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[3][4]~regout ));

// Location: LCCOMB_X34_Y19_N0
cycloneii_lcell_comb \M1_unit|Selector222~0 (
// Equation(s):
// \M1_unit|Selector222~0_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[3][4]~regout ) # ((\M1_unit|Equal6~0_combout  & \SRAM_unit|SRAM_read_data [12])))) # (!\M1_unit|Equal13~4_combout  & (\M1_unit|Equal6~0_combout  & ((\SRAM_unit|SRAM_read_data 
// [12]))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|Equal6~0_combout ),
	.datac(\M1_unit|UR[3][4]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [12]),
	.cin(gnd),
	.combout(\M1_unit|Selector222~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector222~0 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector222~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N11
cycloneii_lcell_ff \M1_unit|V_data[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [12]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|V_data~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_data [12]));

// Location: LCCOMB_X35_Y20_N14
cycloneii_lcell_comb \M1_unit|Selector83~0 (
// Equation(s):
// \M1_unit|Selector83~0_combout  = (\M1_unit|WideOr19~combout  & ((\M1_unit|V_data [12]))) # (!\M1_unit|WideOr19~combout  & (\SRAM_unit|SRAM_read_data [12]))

	.dataa(\M1_unit|WideOr19~combout ),
	.datab(vcc),
	.datac(\SRAM_unit|SRAM_read_data [12]),
	.datad(\M1_unit|V_data [12]),
	.cin(gnd),
	.combout(\M1_unit|Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector83~0 .lut_mask = 16'hFA50;
defparam \M1_unit|Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N15
cycloneii_lcell_ff \M1_unit|VR[0][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector83~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr20~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[0][4]~regout ));

// Location: LCFF_X35_Y22_N7
cycloneii_lcell_ff \M1_unit|VR[1][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[0][4]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[1][4]~regout ));

// Location: LCFF_X36_Y22_N1
cycloneii_lcell_ff \M1_unit|VR[2][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[1][4]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[2][4]~regout ));

// Location: LCFF_X37_Y22_N19
cycloneii_lcell_ff \M1_unit|VR[3][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[2][4]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[3][4]~regout ));

// Location: LCCOMB_X37_Y22_N18
cycloneii_lcell_comb \M1_unit|Selector222~1 (
// Equation(s):
// \M1_unit|Selector222~1_combout  = (\M1_unit|UR[0][4]~regout  & ((\M1_unit|Equal14~0_combout ) # ((\M1_unit|VR[3][4]~regout  & \M1_unit|Equal11~4_combout )))) # (!\M1_unit|UR[0][4]~regout  & (((\M1_unit|VR[3][4]~regout  & \M1_unit|Equal11~4_combout ))))

	.dataa(\M1_unit|UR[0][4]~regout ),
	.datab(\M1_unit|Equal14~0_combout ),
	.datac(\M1_unit|VR[3][4]~regout ),
	.datad(\M1_unit|Equal11~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector222~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector222~1 .lut_mask = 16'hF888;
defparam \M1_unit|Selector222~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cycloneii_lcell_comb \M1_unit|Selector222~2 (
// Equation(s):
// \M1_unit|Selector222~2_combout  = (\M1_unit|Selector222~1_combout ) # ((\M1_unit|Equal12~5_combout  & \M1_unit|VR[0][4]~regout ))

	.dataa(\M1_unit|Equal12~5_combout ),
	.datab(\M1_unit|VR[0][4]~regout ),
	.datac(vcc),
	.datad(\M1_unit|Selector222~1_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector222~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector222~2 .lut_mask = 16'hFF88;
defparam \M1_unit|Selector222~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N1
cycloneii_lcell_ff \M1_unit|U_MAC[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Add16~24_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [12]));

// Location: LCFF_X8_Y16_N31
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[4]~4 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [4]));

// Location: LCFF_X36_Y21_N17
cycloneii_lcell_ff \M1_unit|Y_data[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [4]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Y_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_data [4]));

// Location: LCFF_X8_Y16_N9
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[5]~5 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [5]));

// Location: LCFF_X36_Y21_N21
cycloneii_lcell_ff \M1_unit|Y_data[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [5]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Y_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_data [5]));

// Location: LCCOMB_X36_Y21_N30
cycloneii_lcell_comb \M1_unit|Selector137~2 (
// Equation(s):
// \M1_unit|Selector137~2_combout  = (\M1_unit|Equal12~4_combout  & (\M1_unit|Equal7~0_combout  & (\M1_unit|Y_data [4] $ (!\M1_unit|Y_data [5]))))

	.dataa(\M1_unit|Equal12~4_combout ),
	.datab(\M1_unit|Equal7~0_combout ),
	.datac(\M1_unit|Y_data [4]),
	.datad(\M1_unit|Y_data [5]),
	.cin(gnd),
	.combout(\M1_unit|Selector137~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector137~2 .lut_mask = 16'h8008;
defparam \M1_unit|Selector137~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N11
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[13]~13 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [13]));

// Location: LCFF_X36_Y20_N1
cycloneii_lcell_ff \M1_unit|U_data[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [13]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|U_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_data [13]));

// Location: LCCOMB_X36_Y20_N30
cycloneii_lcell_comb \M1_unit|Selector90~0 (
// Equation(s):
// \M1_unit|Selector90~0_combout  = (\M1_unit|WideOr23~combout  & ((\M1_unit|U_data [13]))) # (!\M1_unit|WideOr23~combout  & (\SRAM_unit|SRAM_read_data [13]))

	.dataa(\SRAM_unit|SRAM_read_data [13]),
	.datab(\M1_unit|U_data [13]),
	.datac(\M1_unit|WideOr23~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector90~0 .lut_mask = 16'hCACA;
defparam \M1_unit|Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N31
cycloneii_lcell_ff \M1_unit|UR[0][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector90~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr24~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[0][5]~regout ));

// Location: LCCOMB_X43_Y19_N18
cycloneii_lcell_comb \M1_unit|UR[1][5]~feeder (
// Equation(s):
// \M1_unit|UR[1][5]~feeder_combout  = \M1_unit|UR[0][5]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|UR[0][5]~regout ),
	.cin(gnd),
	.combout(\M1_unit|UR[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|UR[1][5]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|UR[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y19_N19
cycloneii_lcell_ff \M1_unit|UR[1][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|UR[1][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[1][5]~regout ));

// Location: LCCOMB_X35_Y19_N26
cycloneii_lcell_comb \M1_unit|UR[2][5]~feeder (
// Equation(s):
// \M1_unit|UR[2][5]~feeder_combout  = \M1_unit|UR[1][5]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|UR[1][5]~regout ),
	.cin(gnd),
	.combout(\M1_unit|UR[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|UR[2][5]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|UR[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N27
cycloneii_lcell_ff \M1_unit|UR[2][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|UR[2][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal8~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[2][5]~regout ));

// Location: LCFF_X34_Y19_N21
cycloneii_lcell_ff \M1_unit|UR[3][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[2][5]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[3][5]~regout ));

// Location: LCFF_X35_Y19_N19
cycloneii_lcell_ff \M1_unit|UR[4][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[3][5]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|UR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[4][5]~regout ));

// Location: LCFF_X34_Y19_N19
cycloneii_lcell_ff \M1_unit|UR[5][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[4][5]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal11~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[5][5]~regout ));

// Location: LCCOMB_X34_Y19_N18
cycloneii_lcell_comb \M1_unit|Selector137~3 (
// Equation(s):
// \M1_unit|Selector137~3_combout  = (\M1_unit|UR[2][5]~regout  & ((\M1_unit|Equal14~0_combout ) # ((\M1_unit|Equal13~4_combout  & \M1_unit|UR[5][5]~regout )))) # (!\M1_unit|UR[2][5]~regout  & (\M1_unit|Equal13~4_combout  & (\M1_unit|UR[5][5]~regout )))

	.dataa(\M1_unit|UR[2][5]~regout ),
	.datab(\M1_unit|Equal13~4_combout ),
	.datac(\M1_unit|UR[5][5]~regout ),
	.datad(\M1_unit|Equal14~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector137~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector137~3 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector137~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneii_lcell_comb \M1_unit|Selector137~8 (
// Equation(s):
// \M1_unit|Selector137~8_combout  = (\M1_unit|V_prime [5] & (!\M1_unit|M1_state [0] & (!\M1_unit|M1_state [1] & \M1_unit|Equal16~0_combout )))

	.dataa(\M1_unit|V_prime [5]),
	.datab(\M1_unit|M1_state [0]),
	.datac(\M1_unit|M1_state [1]),
	.datad(\M1_unit|Equal16~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector137~8_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector137~8 .lut_mask = 16'h0200;
defparam \M1_unit|Selector137~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneii_lcell_comb \M1_unit|Selector137~7 (
// Equation(s):
// \M1_unit|Selector137~7_combout  = (\M1_unit|Selector137~6_combout ) # ((\M1_unit|Selector137~2_combout ) # ((\M1_unit|Selector137~3_combout ) # (\M1_unit|Selector137~8_combout )))

	.dataa(\M1_unit|Selector137~6_combout ),
	.datab(\M1_unit|Selector137~2_combout ),
	.datac(\M1_unit|Selector137~3_combout ),
	.datad(\M1_unit|Selector137~8_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector137~7_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector137~7 .lut_mask = 16'hFFFE;
defparam \M1_unit|Selector137~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N21
cycloneii_lcell_ff \M1_unit|a_IN2[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector137~7_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|b_IN2[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_IN2 [5]));

// Location: LCFF_X40_Y19_N29
cycloneii_lcell_ff \M1_unit|a_IN1[5]~_Duplicate_4 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector105~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_IN1[5]~_Duplicate_4_regout ));

// Location: LCCOMB_X38_Y18_N28
cycloneii_lcell_comb \M1_unit|b_IN2[6]~2 (
// Equation(s):
// \M1_unit|b_IN2[6]~2_combout  = ((\M1_unit|M1_state [0] & ((!\M1_unit|Equal12~4_combout ))) # (!\M1_unit|M1_state [0] & (!\M1_unit|Equal4~4_combout ))) # (!\M1_unit|M1_state [1])

	.dataa(\M1_unit|Equal4~4_combout ),
	.datab(\M1_unit|Equal12~4_combout ),
	.datac(\M1_unit|M1_state [0]),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|b_IN2[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|b_IN2[6]~2 .lut_mask = 16'h35FF;
defparam \M1_unit|b_IN2[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N28
cycloneii_lcell_comb \M1_unit|Selector105~0 (
// Equation(s):
// \M1_unit|Selector105~0_combout  = (\M1_unit|a_IN1~0_combout ) # (((!\M1_unit|WideOr26~0_combout  & \M1_unit|a_IN1[5]~_Duplicate_4_regout )) # (!\M1_unit|b_IN2[6]~2_combout ))

	.dataa(\M1_unit|WideOr26~0_combout ),
	.datab(\M1_unit|a_IN1~0_combout ),
	.datac(\M1_unit|a_IN1[5]~_Duplicate_4_regout ),
	.datad(\M1_unit|b_IN2[6]~2_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector105~0 .lut_mask = 16'hDCFF;
defparam \M1_unit|Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N3
cycloneii_lcell_ff \M1_unit|b_IN1[2]~_Duplicate_2 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector152~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|b_IN1[2]~_Duplicate_2_regout ));

// Location: LCCOMB_X37_Y21_N24
cycloneii_lcell_comb \M1_unit|WideOr26~0 (
// Equation(s):
// \M1_unit|WideOr26~0_combout  = (\M1_unit|WideOr34~0_combout  & (((\M1_unit|M1_state [0] & \M1_unit|M1_state [1])) # (!\M1_unit|Equal8~4_combout )))

	.dataa(\M1_unit|Equal8~4_combout ),
	.datab(\M1_unit|WideOr34~0_combout ),
	.datac(\M1_unit|M1_state [0]),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr26~0 .lut_mask = 16'hC444;
defparam \M1_unit|WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N2
cycloneii_lcell_comb \M1_unit|Selector152~0 (
// Equation(s):
// \M1_unit|Selector152~0_combout  = ((\M1_unit|b_IN1[2]~_Duplicate_2_regout  & !\M1_unit|WideOr26~0_combout )) # (!\M1_unit|b_IN2[6]~0_combout )

	.dataa(vcc),
	.datab(\M1_unit|b_IN2[6]~0_combout ),
	.datac(\M1_unit|b_IN1[2]~_Duplicate_2_regout ),
	.datad(\M1_unit|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector152~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector152~0 .lut_mask = 16'h33F3;
defparam \M1_unit|Selector152~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N1
cycloneii_lcell_ff \M1_unit|a_IN1[12]~_Duplicate_6 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector100~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_IN1[12]~_Duplicate_6_regout ));

// Location: LCCOMB_X43_Y21_N0
cycloneii_lcell_comb \M1_unit|Selector100~0 (
// Equation(s):
// \M1_unit|Selector100~0_combout  = (\M1_unit|a_IN1~0_combout ) # ((\M1_unit|a_IN1[12]~_Duplicate_6_regout  & !\M1_unit|WideOr26~0_combout ))

	.dataa(\M1_unit|a_IN1~0_combout ),
	.datab(vcc),
	.datac(\M1_unit|a_IN1[12]~_Duplicate_6_regout ),
	.datad(\M1_unit|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector100~0 .lut_mask = 16'hAAFA;
defparam \M1_unit|Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N5
cycloneii_lcell_ff \M1_unit|b_IN1[4]~_Duplicate_1 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|b_IN1[4]~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|b_IN1[4]~_Duplicate_1_regout ));

// Location: LCCOMB_X43_Y21_N4
cycloneii_lcell_comb \M1_unit|b_IN1[4]~0 (
// Equation(s):
// \M1_unit|b_IN1[4]~0_combout  = (\M1_unit|a_IN1~0_combout ) # (((\M1_unit|b_IN1[4]~_Duplicate_1_regout ) # (!\M1_unit|b_IN2[6]~2_combout )) # (!\M1_unit|b_IN2[6]~0_combout ))

	.dataa(\M1_unit|a_IN1~0_combout ),
	.datab(\M1_unit|b_IN2[6]~0_combout ),
	.datac(\M1_unit|b_IN1[4]~_Duplicate_1_regout ),
	.datad(\M1_unit|b_IN2[6]~2_combout ),
	.cin(gnd),
	.combout(\M1_unit|b_IN1[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|b_IN1[4]~0 .lut_mask = 16'hFBFF;
defparam \M1_unit|b_IN1[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N31
cycloneii_lcell_ff \M1_unit|a_IN1[11]~_Duplicate_9 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector101~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_IN1[11]~_Duplicate_9_regout ));

// Location: LCCOMB_X40_Y19_N30
cycloneii_lcell_comb \M1_unit|Selector101~0 (
// Equation(s):
// \M1_unit|Selector101~0_combout  = ((!\M1_unit|WideOr26~0_combout  & \M1_unit|a_IN1[11]~_Duplicate_9_regout )) # (!\M1_unit|b_IN2[6]~2_combout )

	.dataa(\M1_unit|WideOr26~0_combout ),
	.datab(vcc),
	.datac(\M1_unit|a_IN1[11]~_Duplicate_9_regout ),
	.datad(\M1_unit|b_IN2[6]~2_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector101~0 .lut_mask = 16'h50FF;
defparam \M1_unit|Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N9
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[8]~8 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [8]));

// Location: LCFF_X37_Y19_N11
cycloneii_lcell_ff \M1_unit|V_data[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [8]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|V_data~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_data [8]));

// Location: LCCOMB_X35_Y20_N6
cycloneii_lcell_comb \M1_unit|Selector87~0 (
// Equation(s):
// \M1_unit|Selector87~0_combout  = (\M1_unit|WideOr19~combout  & (\M1_unit|V_data [8])) # (!\M1_unit|WideOr19~combout  & ((\SRAM_unit|SRAM_read_data [8])))

	.dataa(\M1_unit|WideOr19~combout ),
	.datab(\M1_unit|V_data [8]),
	.datac(\SRAM_unit|SRAM_read_data [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector87~0 .lut_mask = 16'hD8D8;
defparam \M1_unit|Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N7
cycloneii_lcell_ff \M1_unit|VR[0][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector87~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr20~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[0][0]~regout ));

// Location: LCCOMB_X35_Y22_N30
cycloneii_lcell_comb \M1_unit|VR[1][0]~feeder (
// Equation(s):
// \M1_unit|VR[1][0]~feeder_combout  = \M1_unit|VR[0][0]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|VR[0][0]~regout ),
	.cin(gnd),
	.combout(\M1_unit|VR[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|VR[1][0]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|VR[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N31
cycloneii_lcell_ff \M1_unit|VR[1][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|VR[1][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[1][0]~regout ));

// Location: LCFF_X36_Y22_N9
cycloneii_lcell_ff \M1_unit|VR[2][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[1][0]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[2][0]~regout ));

// Location: LCFF_X36_Y19_N19
cycloneii_lcell_ff \M1_unit|VR[3][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[2][0]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[3][0]~regout ));

// Location: LCCOMB_X34_Y22_N12
cycloneii_lcell_comb \M1_unit|VR~0 (
// Equation(s):
// \M1_unit|VR~0_combout  = (\M1_unit|Equal8~4_combout  & (\M1_unit|M1_state [0] $ (\M1_unit|M1_state [1])))

	.dataa(\M1_unit|M1_state [0]),
	.datab(vcc),
	.datac(\M1_unit|Equal8~4_combout ),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|VR~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|VR~0 .lut_mask = 16'h50A0;
defparam \M1_unit|VR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N17
cycloneii_lcell_ff \M1_unit|VR[4][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[3][0]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|VR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[4][0]~regout ));

// Location: LCCOMB_X34_Y22_N10
cycloneii_lcell_comb \M1_unit|Equal12~5 (
// Equation(s):
// \M1_unit|Equal12~5_combout  = (!\M1_unit|M1_state [0] & (\M1_unit|Equal12~4_combout  & !\M1_unit|M1_state [1]))

	.dataa(\M1_unit|M1_state [0]),
	.datab(vcc),
	.datac(\M1_unit|Equal12~4_combout ),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|Equal12~5_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal12~5 .lut_mask = 16'h0050;
defparam \M1_unit|Equal12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cycloneii_lcell_comb \M1_unit|Selector186~2 (
// Equation(s):
// \M1_unit|Selector186~2_combout  = (\M1_unit|VR[1][0]~regout  & ((\M1_unit|Equal12~5_combout ) # ((\M1_unit|Equal11~4_combout  & \M1_unit|VR[4][0]~regout )))) # (!\M1_unit|VR[1][0]~regout  & (\M1_unit|Equal11~4_combout  & (\M1_unit|VR[4][0]~regout )))

	.dataa(\M1_unit|VR[1][0]~regout ),
	.datab(\M1_unit|Equal11~4_combout ),
	.datac(\M1_unit|VR[4][0]~regout ),
	.datad(\M1_unit|Equal12~5_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector186~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector186~2 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector186~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N13
cycloneii_lcell_ff \M1_unit|U_data[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [8]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|U_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_data [8]));

// Location: LCCOMB_X36_Y20_N20
cycloneii_lcell_comb \M1_unit|Selector95~0 (
// Equation(s):
// \M1_unit|Selector95~0_combout  = (\M1_unit|WideOr23~combout  & ((\M1_unit|U_data [8]))) # (!\M1_unit|WideOr23~combout  & (\SRAM_unit|SRAM_read_data [8]))

	.dataa(\SRAM_unit|SRAM_read_data [8]),
	.datab(vcc),
	.datac(\M1_unit|WideOr23~combout ),
	.datad(\M1_unit|U_data [8]),
	.cin(gnd),
	.combout(\M1_unit|Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector95~0 .lut_mask = 16'hFA0A;
defparam \M1_unit|Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N21
cycloneii_lcell_ff \M1_unit|UR[0][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector95~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr24~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[0][0]~regout ));

// Location: LCCOMB_X43_Y19_N8
cycloneii_lcell_comb \M1_unit|UR[1][0]~feeder (
// Equation(s):
// \M1_unit|UR[1][0]~feeder_combout  = \M1_unit|UR[0][0]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|UR[0][0]~regout ),
	.cin(gnd),
	.combout(\M1_unit|UR[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|UR[1][0]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|UR[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y19_N9
cycloneii_lcell_ff \M1_unit|UR[1][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|UR[1][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[1][0]~regout ));

// Location: LCCOMB_X35_Y19_N0
cycloneii_lcell_comb \M1_unit|UR[2][0]~feeder (
// Equation(s):
// \M1_unit|UR[2][0]~feeder_combout  = \M1_unit|UR[1][0]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|UR[1][0]~regout ),
	.cin(gnd),
	.combout(\M1_unit|UR[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|UR[2][0]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|UR[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N1
cycloneii_lcell_ff \M1_unit|UR[2][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|UR[2][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal8~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[2][0]~regout ));

// Location: LCFF_X36_Y19_N9
cycloneii_lcell_ff \M1_unit|UR[3][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[2][0]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[3][0]~regout ));

// Location: LCFF_X35_Y19_N17
cycloneii_lcell_ff \M1_unit|UR[4][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[3][0]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|UR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[4][0]~regout ));

// Location: LCCOMB_X35_Y19_N16
cycloneii_lcell_comb \M1_unit|Selector186~1 (
// Equation(s):
// \M1_unit|Selector186~1_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[4][0]~regout ) # ((\M1_unit|Equal14~0_combout  & \M1_unit|UR[1][0]~regout )))) # (!\M1_unit|Equal13~4_combout  & (\M1_unit|Equal14~0_combout  & ((\M1_unit|UR[1][0]~regout ))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|Equal14~0_combout ),
	.datac(\M1_unit|UR[4][0]~regout ),
	.datad(\M1_unit|UR[1][0]~regout ),
	.cin(gnd),
	.combout(\M1_unit|Selector186~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector186~1 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector186~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
cycloneii_lcell_comb \M1_unit|Selector186~3 (
// Equation(s):
// \M1_unit|Selector186~3_combout  = (\M1_unit|Equal7~1_combout  & ((\M1_unit|U_data [8]) # ((\M1_unit|Equal6~0_combout  & \M1_unit|V_data [8])))) # (!\M1_unit|Equal7~1_combout  & (\M1_unit|Equal6~0_combout  & (\M1_unit|V_data [8])))

	.dataa(\M1_unit|Equal7~1_combout ),
	.datab(\M1_unit|Equal6~0_combout ),
	.datac(\M1_unit|V_data [8]),
	.datad(\M1_unit|U_data [8]),
	.cin(gnd),
	.combout(\M1_unit|Selector186~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector186~3 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector186~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cycloneii_lcell_comb \M1_unit|Selector186~4 (
// Equation(s):
// \M1_unit|Selector186~4_combout  = (\M1_unit|Selector186~0_combout ) # ((\M1_unit|Selector186~2_combout ) # ((\M1_unit|Selector186~1_combout ) # (\M1_unit|Selector186~3_combout )))

	.dataa(\M1_unit|Selector186~0_combout ),
	.datab(\M1_unit|Selector186~2_combout ),
	.datac(\M1_unit|Selector186~1_combout ),
	.datad(\M1_unit|Selector186~3_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector186~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector186~4 .lut_mask = 16'hFFFE;
defparam \M1_unit|Selector186~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N17
cycloneii_lcell_ff \M1_unit|b_IN2[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector186~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|b_IN2[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|b_IN2 [0]));

// Location: LCCOMB_X35_Y20_N0
cycloneii_lcell_comb \M1_unit|Selector86~0 (
// Equation(s):
// \M1_unit|Selector86~0_combout  = (\M1_unit|WideOr19~combout  & (\M1_unit|V_data [9])) # (!\M1_unit|WideOr19~combout  & ((\SRAM_unit|SRAM_read_data [9])))

	.dataa(\M1_unit|V_data [9]),
	.datab(vcc),
	.datac(\M1_unit|WideOr19~combout ),
	.datad(\SRAM_unit|SRAM_read_data [9]),
	.cin(gnd),
	.combout(\M1_unit|Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector86~0 .lut_mask = 16'hAFA0;
defparam \M1_unit|Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N1
cycloneii_lcell_ff \M1_unit|VR[0][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector86~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr20~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[0][1]~regout ));

// Location: LCCOMB_X35_Y22_N24
cycloneii_lcell_comb \M1_unit|VR[1][1]~feeder (
// Equation(s):
// \M1_unit|VR[1][1]~feeder_combout  = \M1_unit|VR[0][1]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|VR[0][1]~regout ),
	.cin(gnd),
	.combout(\M1_unit|VR[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|VR[1][1]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|VR[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N25
cycloneii_lcell_ff \M1_unit|VR[1][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|VR[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[1][1]~regout ));

// Location: LCCOMB_X36_Y22_N18
cycloneii_lcell_comb \M1_unit|VR[2][1]~feeder (
// Equation(s):
// \M1_unit|VR[2][1]~feeder_combout  = \M1_unit|VR[1][1]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|VR[1][1]~regout ),
	.cin(gnd),
	.combout(\M1_unit|VR[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|VR[2][1]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|VR[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N19
cycloneii_lcell_ff \M1_unit|VR[2][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|VR[2][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[2][1]~regout ));

// Location: LCFF_X36_Y19_N11
cycloneii_lcell_ff \M1_unit|VR[3][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[2][1]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[3][1]~regout ));

// Location: LCFF_X36_Y22_N3
cycloneii_lcell_ff \M1_unit|VR[4][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[3][1]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|VR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[4][1]~regout ));

// Location: LCCOMB_X36_Y22_N2
cycloneii_lcell_comb \M1_unit|Selector185~2 (
// Equation(s):
// \M1_unit|Selector185~2_combout  = (\M1_unit|Equal12~5_combout  & ((\M1_unit|VR[1][1]~regout ) # ((\M1_unit|Equal11~4_combout  & \M1_unit|VR[4][1]~regout )))) # (!\M1_unit|Equal12~5_combout  & (\M1_unit|Equal11~4_combout  & (\M1_unit|VR[4][1]~regout )))

	.dataa(\M1_unit|Equal12~5_combout ),
	.datab(\M1_unit|Equal11~4_combout ),
	.datac(\M1_unit|VR[4][1]~regout ),
	.datad(\M1_unit|VR[1][1]~regout ),
	.cin(gnd),
	.combout(\M1_unit|Selector185~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector185~2 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector185~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneii_lcell_comb \M1_unit|Selector185~3 (
// Equation(s):
// \M1_unit|Selector185~3_combout  = (\M1_unit|V_data [9] & ((\M1_unit|Equal6~0_combout ) # ((\M1_unit|Equal7~1_combout  & \M1_unit|U_data [9])))) # (!\M1_unit|V_data [9] & (\M1_unit|Equal7~1_combout  & (\M1_unit|U_data [9])))

	.dataa(\M1_unit|V_data [9]),
	.datab(\M1_unit|Equal7~1_combout ),
	.datac(\M1_unit|U_data [9]),
	.datad(\M1_unit|Equal6~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector185~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector185~3 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector185~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneii_lcell_comb \M1_unit|Selector185~1 (
// Equation(s):
// \M1_unit|Selector185~1_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[4][1]~regout ) # ((\M1_unit|Equal14~0_combout  & \M1_unit|UR[1][1]~regout )))) # (!\M1_unit|Equal13~4_combout  & (\M1_unit|Equal14~0_combout  & ((\M1_unit|UR[1][1]~regout ))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|Equal14~0_combout ),
	.datac(\M1_unit|UR[4][1]~regout ),
	.datad(\M1_unit|UR[1][1]~regout ),
	.cin(gnd),
	.combout(\M1_unit|Selector185~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector185~1 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector185~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
cycloneii_lcell_comb \M1_unit|Selector185~4 (
// Equation(s):
// \M1_unit|Selector185~4_combout  = (\M1_unit|Selector185~0_combout ) # ((\M1_unit|Selector185~2_combout ) # ((\M1_unit|Selector185~3_combout ) # (\M1_unit|Selector185~1_combout )))

	.dataa(\M1_unit|Selector185~0_combout ),
	.datab(\M1_unit|Selector185~2_combout ),
	.datac(\M1_unit|Selector185~3_combout ),
	.datad(\M1_unit|Selector185~1_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector185~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector185~4 .lut_mask = 16'hFFFE;
defparam \M1_unit|Selector185~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N3
cycloneii_lcell_ff \M1_unit|b_IN2[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector185~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|b_IN2[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|b_IN2 [1]));

// Location: LCCOMB_X36_Y20_N2
cycloneii_lcell_comb \M1_unit|Selector184~3 (
// Equation(s):
// \M1_unit|Selector184~3_combout  = (\M1_unit|Equal6~0_combout  & ((\M1_unit|V_data [10]) # ((\M1_unit|Equal7~1_combout  & \M1_unit|U_data [10])))) # (!\M1_unit|Equal6~0_combout  & (\M1_unit|Equal7~1_combout  & (\M1_unit|U_data [10])))

	.dataa(\M1_unit|Equal6~0_combout ),
	.datab(\M1_unit|Equal7~1_combout ),
	.datac(\M1_unit|U_data [10]),
	.datad(\M1_unit|V_data [10]),
	.cin(gnd),
	.combout(\M1_unit|Selector184~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector184~3 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector184~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneii_lcell_comb \M1_unit|Selector184~1 (
// Equation(s):
// \M1_unit|Selector184~1_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[4][2]~regout ) # ((\M1_unit|Equal14~0_combout  & \M1_unit|UR[1][2]~regout )))) # (!\M1_unit|Equal13~4_combout  & (\M1_unit|Equal14~0_combout  & ((\M1_unit|UR[1][2]~regout ))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|Equal14~0_combout ),
	.datac(\M1_unit|UR[4][2]~regout ),
	.datad(\M1_unit|UR[1][2]~regout ),
	.cin(gnd),
	.combout(\M1_unit|Selector184~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector184~1 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector184~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N17
cycloneii_lcell_ff \M1_unit|V_data[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [13]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|V_data~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_data [13]));

// Location: LCCOMB_X35_Y20_N24
cycloneii_lcell_comb \M1_unit|Selector82~0 (
// Equation(s):
// \M1_unit|Selector82~0_combout  = (\M1_unit|WideOr19~combout  & ((\M1_unit|V_data [13]))) # (!\M1_unit|WideOr19~combout  & (\SRAM_unit|SRAM_read_data [13]))

	.dataa(\SRAM_unit|SRAM_read_data [13]),
	.datab(vcc),
	.datac(\M1_unit|WideOr19~combout ),
	.datad(\M1_unit|V_data [13]),
	.cin(gnd),
	.combout(\M1_unit|Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector82~0 .lut_mask = 16'hFA0A;
defparam \M1_unit|Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N25
cycloneii_lcell_ff \M1_unit|VR[0][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector82~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr20~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[0][5]~regout ));

// Location: LCCOMB_X37_Y22_N22
cycloneii_lcell_comb \M1_unit|Selector221~2 (
// Equation(s):
// \M1_unit|Selector221~2_combout  = (\M1_unit|Selector221~1_combout ) # ((\M1_unit|VR[0][5]~regout  & \M1_unit|Equal12~5_combout ))

	.dataa(\M1_unit|Selector221~1_combout ),
	.datab(\M1_unit|VR[0][5]~regout ),
	.datac(vcc),
	.datad(\M1_unit|Equal12~5_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector221~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector221~2 .lut_mask = 16'hEEAA;
defparam \M1_unit|Selector221~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneii_lcell_comb \M1_unit|Selector221~0 (
// Equation(s):
// \M1_unit|Selector221~0_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[3][5]~regout ) # ((\M1_unit|Equal6~0_combout  & \SRAM_unit|SRAM_read_data [13])))) # (!\M1_unit|Equal13~4_combout  & (\M1_unit|Equal6~0_combout  & ((\SRAM_unit|SRAM_read_data 
// [13]))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|Equal6~0_combout ),
	.datac(\M1_unit|UR[3][5]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [13]),
	.cin(gnd),
	.combout(\M1_unit|Selector221~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector221~0 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector221~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N6
cycloneii_lcell_comb \M1_unit|Add21~6 (
// Equation(s):
// \M1_unit|Add21~6_combout  = (\M1_unit|Add20~22_combout  & (!\M1_unit|Add21~5 )) # (!\M1_unit|Add20~22_combout  & ((\M1_unit|Add21~5 ) # (GND)))
// \M1_unit|Add21~7  = CARRY((!\M1_unit|Add21~5 ) # (!\M1_unit|Add20~22_combout ))

	.dataa(\M1_unit|Add20~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~5 ),
	.combout(\M1_unit|Add21~6_combout ),
	.cout(\M1_unit|Add21~7 ));
// synopsys translate_off
defparam \M1_unit|Add21~6 .lut_mask = 16'h5A5F;
defparam \M1_unit|Add21~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N8
cycloneii_lcell_comb \M1_unit|Add21~8 (
// Equation(s):
// \M1_unit|Add21~8_combout  = (\M1_unit|Add20~24_combout  & (\M1_unit|Add21~7  $ (GND))) # (!\M1_unit|Add20~24_combout  & (!\M1_unit|Add21~7  & VCC))
// \M1_unit|Add21~9  = CARRY((\M1_unit|Add20~24_combout  & !\M1_unit|Add21~7 ))

	.dataa(vcc),
	.datab(\M1_unit|Add20~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~7 ),
	.combout(\M1_unit|Add21~8_combout ),
	.cout(\M1_unit|Add21~9 ));
// synopsys translate_off
defparam \M1_unit|Add21~8 .lut_mask = 16'hC30C;
defparam \M1_unit|Add21~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N10
cycloneii_lcell_comb \M1_unit|Add21~10 (
// Equation(s):
// \M1_unit|Add21~10_combout  = (\M1_unit|Add20~26_combout  & (!\M1_unit|Add21~9 )) # (!\M1_unit|Add20~26_combout  & ((\M1_unit|Add21~9 ) # (GND)))
// \M1_unit|Add21~11  = CARRY((!\M1_unit|Add21~9 ) # (!\M1_unit|Add20~26_combout ))

	.dataa(\M1_unit|Add20~26_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~9 ),
	.combout(\M1_unit|Add21~10_combout ),
	.cout(\M1_unit|Add21~11 ));
// synopsys translate_off
defparam \M1_unit|Add21~10 .lut_mask = 16'h5A5F;
defparam \M1_unit|Add21~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneii_lcell_comb \M1_unit|Selector221~3 (
// Equation(s):
// \M1_unit|Selector221~3_combout  = (\M1_unit|Selector221~2_combout ) # ((\M1_unit|Selector221~0_combout ) # ((\M1_unit|Equal15~0_combout  & \M1_unit|Add21~10_combout )))

	.dataa(\M1_unit|Equal15~0_combout ),
	.datab(\M1_unit|Selector221~2_combout ),
	.datac(\M1_unit|Selector221~0_combout ),
	.datad(\M1_unit|Add21~10_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector221~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector221~3 .lut_mask = 16'hFEFC;
defparam \M1_unit|Selector221~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N21
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[14]~14 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [14]));

// Location: LCFF_X36_Y20_N11
cycloneii_lcell_ff \M1_unit|U_data[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [14]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|U_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_data [14]));

// Location: LCCOMB_X36_Y20_N24
cycloneii_lcell_comb \M1_unit|Selector89~0 (
// Equation(s):
// \M1_unit|Selector89~0_combout  = (\M1_unit|WideOr23~combout  & ((\M1_unit|U_data [14]))) # (!\M1_unit|WideOr23~combout  & (\SRAM_unit|SRAM_read_data [14]))

	.dataa(\M1_unit|WideOr23~combout ),
	.datab(\SRAM_unit|SRAM_read_data [14]),
	.datac(vcc),
	.datad(\M1_unit|U_data [14]),
	.cin(gnd),
	.combout(\M1_unit|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector89~0 .lut_mask = 16'hEE44;
defparam \M1_unit|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N25
cycloneii_lcell_ff \M1_unit|UR[0][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector89~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr24~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[0][6]~regout ));

// Location: LCFF_X43_Y19_N13
cycloneii_lcell_ff \M1_unit|UR[1][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[0][6]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[1][6]~regout ));

// Location: LCCOMB_X35_Y19_N20
cycloneii_lcell_comb \M1_unit|UR[2][6]~feeder (
// Equation(s):
// \M1_unit|UR[2][6]~feeder_combout  = \M1_unit|UR[1][6]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|UR[1][6]~regout ),
	.cin(gnd),
	.combout(\M1_unit|UR[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|UR[2][6]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|UR[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N21
cycloneii_lcell_ff \M1_unit|UR[2][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|UR[2][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal8~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[2][6]~regout ));

// Location: LCFF_X34_Y19_N25
cycloneii_lcell_ff \M1_unit|UR[3][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[2][6]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[3][6]~regout ));

// Location: LCCOMB_X34_Y19_N24
cycloneii_lcell_comb \M1_unit|Selector220~0 (
// Equation(s):
// \M1_unit|Selector220~0_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[3][6]~regout ) # ((\M1_unit|Equal6~0_combout  & \SRAM_unit|SRAM_read_data [14])))) # (!\M1_unit|Equal13~4_combout  & (\M1_unit|Equal6~0_combout  & ((\SRAM_unit|SRAM_read_data 
// [14]))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|Equal6~0_combout ),
	.datac(\M1_unit|UR[3][6]~regout ),
	.datad(\SRAM_unit|SRAM_read_data [14]),
	.cin(gnd),
	.combout(\M1_unit|Selector220~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector220~0 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector220~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N3
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[15]~15 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [15]));

// Location: LCCOMB_X38_Y18_N2
cycloneii_lcell_comb \M1_unit|Selector219~3 (
// Equation(s):
// \M1_unit|Selector219~3_combout  = (!\M1_unit|M1_state [0] & (\M1_unit|Equal4~4_combout  & (!\SRAM_unit|SRAM_read_data [15] & \M1_unit|M1_state [1])))

	.dataa(\M1_unit|M1_state [0]),
	.datab(\M1_unit|Equal4~4_combout ),
	.datac(\SRAM_unit|SRAM_read_data [15]),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|Selector219~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector219~3 .lut_mask = 16'h0400;
defparam \M1_unit|Selector219~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneii_lcell_comb \M1_unit|Selector183~1 (
// Equation(s):
// \M1_unit|Selector183~1_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[4][3]~regout ) # ((\M1_unit|Equal14~0_combout  & \M1_unit|UR[1][3]~regout )))) # (!\M1_unit|Equal13~4_combout  & (\M1_unit|Equal14~0_combout  & ((\M1_unit|UR[1][3]~regout ))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|Equal14~0_combout ),
	.datac(\M1_unit|UR[4][3]~regout ),
	.datad(\M1_unit|UR[1][3]~regout ),
	.cin(gnd),
	.combout(\M1_unit|Selector183~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector183~1 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector183~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneii_lcell_comb \M1_unit|Selector183~3 (
// Equation(s):
// \M1_unit|Selector183~3_combout  = (\M1_unit|Equal6~0_combout  & ((\M1_unit|V_data [11]) # ((\M1_unit|Equal7~1_combout  & \M1_unit|U_data [11])))) # (!\M1_unit|Equal6~0_combout  & (\M1_unit|Equal7~1_combout  & (\M1_unit|U_data [11])))

	.dataa(\M1_unit|Equal6~0_combout ),
	.datab(\M1_unit|Equal7~1_combout ),
	.datac(\M1_unit|U_data [11]),
	.datad(\M1_unit|V_data [11]),
	.cin(gnd),
	.combout(\M1_unit|Selector183~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector183~3 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector183~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cycloneii_lcell_comb \M1_unit|Selector183~2 (
// Equation(s):
// \M1_unit|Selector183~2_combout  = (\M1_unit|VR[4][3]~regout  & ((\M1_unit|Equal11~4_combout ) # ((\M1_unit|VR[1][3]~regout  & \M1_unit|Equal12~5_combout )))) # (!\M1_unit|VR[4][3]~regout  & (((\M1_unit|VR[1][3]~regout  & \M1_unit|Equal12~5_combout ))))

	.dataa(\M1_unit|VR[4][3]~regout ),
	.datab(\M1_unit|Equal11~4_combout ),
	.datac(\M1_unit|VR[1][3]~regout ),
	.datad(\M1_unit|Equal12~5_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector183~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector183~2 .lut_mask = 16'hF888;
defparam \M1_unit|Selector183~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cycloneii_lcell_comb \M1_unit|Selector183~4 (
// Equation(s):
// \M1_unit|Selector183~4_combout  = (\M1_unit|Selector183~0_combout ) # ((\M1_unit|Selector183~1_combout ) # ((\M1_unit|Selector183~3_combout ) # (\M1_unit|Selector183~2_combout )))

	.dataa(\M1_unit|Selector183~0_combout ),
	.datab(\M1_unit|Selector183~1_combout ),
	.datac(\M1_unit|Selector183~3_combout ),
	.datad(\M1_unit|Selector183~2_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector183~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector183~4 .lut_mask = 16'hFFFE;
defparam \M1_unit|Selector183~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N29
cycloneii_lcell_ff \M1_unit|b_IN2[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector183~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|b_IN2[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|b_IN2 [3]));

// Location: LCCOMB_X36_Y22_N24
cycloneii_lcell_comb \M1_unit|VR[4][4]~feeder (
// Equation(s):
// \M1_unit|VR[4][4]~feeder_combout  = \M1_unit|VR[3][4]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|VR[3][4]~regout ),
	.cin(gnd),
	.combout(\M1_unit|VR[4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|VR[4][4]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|VR[4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N25
cycloneii_lcell_ff \M1_unit|VR[4][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|VR[4][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|VR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[4][4]~regout ));

// Location: LCCOMB_X35_Y22_N6
cycloneii_lcell_comb \M1_unit|Selector182~2 (
// Equation(s):
// \M1_unit|Selector182~2_combout  = (\M1_unit|Equal12~5_combout  & ((\M1_unit|VR[1][4]~regout ) # ((\M1_unit|Equal11~4_combout  & \M1_unit|VR[4][4]~regout )))) # (!\M1_unit|Equal12~5_combout  & (\M1_unit|Equal11~4_combout  & ((\M1_unit|VR[4][4]~regout ))))

	.dataa(\M1_unit|Equal12~5_combout ),
	.datab(\M1_unit|Equal11~4_combout ),
	.datac(\M1_unit|VR[1][4]~regout ),
	.datad(\M1_unit|VR[4][4]~regout ),
	.cin(gnd),
	.combout(\M1_unit|Selector182~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector182~2 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector182~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N25
cycloneii_lcell_ff \M1_unit|UR[4][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[3][4]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|UR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[4][4]~regout ));

// Location: LCCOMB_X35_Y19_N24
cycloneii_lcell_comb \M1_unit|Selector182~1 (
// Equation(s):
// \M1_unit|Selector182~1_combout  = (\M1_unit|UR[1][4]~regout  & ((\M1_unit|Equal14~0_combout ) # ((\M1_unit|UR[4][4]~regout  & \M1_unit|Equal13~4_combout )))) # (!\M1_unit|UR[1][4]~regout  & (((\M1_unit|UR[4][4]~regout  & \M1_unit|Equal13~4_combout ))))

	.dataa(\M1_unit|UR[1][4]~regout ),
	.datab(\M1_unit|Equal14~0_combout ),
	.datac(\M1_unit|UR[4][4]~regout ),
	.datad(\M1_unit|Equal13~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector182~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector182~1 .lut_mask = 16'hF888;
defparam \M1_unit|Selector182~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N9
cycloneii_lcell_ff \M1_unit|U_prime[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add21~8_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_prime [4]));

// Location: LCCOMB_X36_Y21_N0
cycloneii_lcell_comb \M1_unit|Selector182~0 (
// Equation(s):
// \M1_unit|Selector182~0_combout  = (\M1_unit|Equal16~1_combout  & ((\M1_unit|U_prime [4]) # ((\M1_unit|V_prime [4] & \M1_unit|Equal15~0_combout )))) # (!\M1_unit|Equal16~1_combout  & (\M1_unit|V_prime [4] & ((\M1_unit|Equal15~0_combout ))))

	.dataa(\M1_unit|Equal16~1_combout ),
	.datab(\M1_unit|V_prime [4]),
	.datac(\M1_unit|U_prime [4]),
	.datad(\M1_unit|Equal15~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector182~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector182~0 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector182~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneii_lcell_comb \M1_unit|Selector182~4 (
// Equation(s):
// \M1_unit|Selector182~4_combout  = (\M1_unit|Selector182~3_combout ) # ((\M1_unit|Selector182~2_combout ) # ((\M1_unit|Selector182~1_combout ) # (\M1_unit|Selector182~0_combout )))

	.dataa(\M1_unit|Selector182~3_combout ),
	.datab(\M1_unit|Selector182~2_combout ),
	.datac(\M1_unit|Selector182~1_combout ),
	.datad(\M1_unit|Selector182~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector182~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector182~4 .lut_mask = 16'hFFFE;
defparam \M1_unit|Selector182~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N13
cycloneii_lcell_ff \M1_unit|b_IN2[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector182~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|b_IN2[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|b_IN2 [4]));

// Location: LCFF_X35_Y22_N1
cycloneii_lcell_ff \M1_unit|VR[1][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[0][5]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[1][5]~regout ));

// Location: LCFF_X36_Y22_N27
cycloneii_lcell_ff \M1_unit|VR[2][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[1][5]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[2][5]~regout ));

// Location: LCFF_X37_Y22_N21
cycloneii_lcell_ff \M1_unit|VR[3][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[2][5]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[3][5]~regout ));

// Location: LCCOMB_X36_Y22_N10
cycloneii_lcell_comb \M1_unit|VR[4][5]~feeder (
// Equation(s):
// \M1_unit|VR[4][5]~feeder_combout  = \M1_unit|VR[3][5]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|VR[3][5]~regout ),
	.cin(gnd),
	.combout(\M1_unit|VR[4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|VR[4][5]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|VR[4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N11
cycloneii_lcell_ff \M1_unit|VR[4][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|VR[4][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|VR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[4][5]~regout ));

// Location: LCCOMB_X35_Y22_N0
cycloneii_lcell_comb \M1_unit|Selector181~2 (
// Equation(s):
// \M1_unit|Selector181~2_combout  = (\M1_unit|Equal12~5_combout  & ((\M1_unit|VR[1][5]~regout ) # ((\M1_unit|Equal11~4_combout  & \M1_unit|VR[4][5]~regout )))) # (!\M1_unit|Equal12~5_combout  & (\M1_unit|Equal11~4_combout  & ((\M1_unit|VR[4][5]~regout ))))

	.dataa(\M1_unit|Equal12~5_combout ),
	.datab(\M1_unit|Equal11~4_combout ),
	.datac(\M1_unit|VR[1][5]~regout ),
	.datad(\M1_unit|VR[4][5]~regout ),
	.cin(gnd),
	.combout(\M1_unit|Selector181~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector181~2 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector181~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneii_lcell_comb \M1_unit|Selector181~1 (
// Equation(s):
// \M1_unit|Selector181~1_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[4][5]~regout ) # ((\M1_unit|Equal14~0_combout  & \M1_unit|UR[1][5]~regout )))) # (!\M1_unit|Equal13~4_combout  & (\M1_unit|Equal14~0_combout  & ((\M1_unit|UR[1][5]~regout ))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|Equal14~0_combout ),
	.datac(\M1_unit|UR[4][5]~regout ),
	.datad(\M1_unit|UR[1][5]~regout ),
	.cin(gnd),
	.combout(\M1_unit|Selector181~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector181~1 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector181~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneii_lcell_comb \M1_unit|Selector181~3 (
// Equation(s):
// \M1_unit|Selector181~3_combout  = (\M1_unit|V_data [13] & ((\M1_unit|Equal6~0_combout ) # ((\M1_unit|Equal7~1_combout  & \M1_unit|U_data [13])))) # (!\M1_unit|V_data [13] & (\M1_unit|Equal7~1_combout  & (\M1_unit|U_data [13])))

	.dataa(\M1_unit|V_data [13]),
	.datab(\M1_unit|Equal7~1_combout ),
	.datac(\M1_unit|U_data [13]),
	.datad(\M1_unit|Equal6~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector181~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector181~3 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector181~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneii_lcell_comb \M1_unit|Selector181~4 (
// Equation(s):
// \M1_unit|Selector181~4_combout  = (\M1_unit|Selector181~0_combout ) # ((\M1_unit|Selector181~2_combout ) # ((\M1_unit|Selector181~1_combout ) # (\M1_unit|Selector181~3_combout )))

	.dataa(\M1_unit|Selector181~0_combout ),
	.datab(\M1_unit|Selector181~2_combout ),
	.datac(\M1_unit|Selector181~1_combout ),
	.datad(\M1_unit|Selector181~3_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector181~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector181~4 .lut_mask = 16'hFFFE;
defparam \M1_unit|Selector181~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N7
cycloneii_lcell_ff \M1_unit|b_IN2[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector181~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|b_IN2[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|b_IN2 [5]));

// Location: LCFF_X37_Y20_N19
cycloneii_lcell_ff \M1_unit|V_data[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [14]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|V_data~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_data [14]));

// Location: LCCOMB_X35_Y20_N2
cycloneii_lcell_comb \M1_unit|Selector81~0 (
// Equation(s):
// \M1_unit|Selector81~0_combout  = (\M1_unit|WideOr19~combout  & (\M1_unit|V_data [14])) # (!\M1_unit|WideOr19~combout  & ((\SRAM_unit|SRAM_read_data [14])))

	.dataa(\M1_unit|WideOr19~combout ),
	.datab(\M1_unit|V_data [14]),
	.datac(\SRAM_unit|SRAM_read_data [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector81~0 .lut_mask = 16'hD8D8;
defparam \M1_unit|Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N3
cycloneii_lcell_ff \M1_unit|VR[0][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector81~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr20~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[0][6]~regout ));

// Location: LCFF_X35_Y22_N19
cycloneii_lcell_ff \M1_unit|VR[1][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[0][6]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[1][6]~regout ));

// Location: LCCOMB_X35_Y22_N18
cycloneii_lcell_comb \M1_unit|Selector180~2 (
// Equation(s):
// \M1_unit|Selector180~2_combout  = (\M1_unit|VR[4][6]~regout  & ((\M1_unit|Equal11~4_combout ) # ((\M1_unit|VR[1][6]~regout  & \M1_unit|Equal12~5_combout )))) # (!\M1_unit|VR[4][6]~regout  & (((\M1_unit|VR[1][6]~regout  & \M1_unit|Equal12~5_combout ))))

	.dataa(\M1_unit|VR[4][6]~regout ),
	.datab(\M1_unit|Equal11~4_combout ),
	.datac(\M1_unit|VR[1][6]~regout ),
	.datad(\M1_unit|Equal12~5_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector180~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector180~2 .lut_mask = 16'hF888;
defparam \M1_unit|Selector180~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneii_lcell_comb \M1_unit|Selector180~3 (
// Equation(s):
// \M1_unit|Selector180~3_combout  = (\M1_unit|Equal6~0_combout  & ((\M1_unit|V_data [14]) # ((\M1_unit|Equal7~1_combout  & \M1_unit|U_data [14])))) # (!\M1_unit|Equal6~0_combout  & (\M1_unit|Equal7~1_combout  & (\M1_unit|U_data [14])))

	.dataa(\M1_unit|Equal6~0_combout ),
	.datab(\M1_unit|Equal7~1_combout ),
	.datac(\M1_unit|U_data [14]),
	.datad(\M1_unit|V_data [14]),
	.cin(gnd),
	.combout(\M1_unit|Selector180~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector180~3 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector180~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N13
cycloneii_lcell_ff \M1_unit|U_prime[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add21~12_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_prime [6]));

// Location: LCCOMB_X36_Y21_N2
cycloneii_lcell_comb \M1_unit|Selector180~0 (
// Equation(s):
// \M1_unit|Selector180~0_combout  = (\M1_unit|Equal16~1_combout  & ((\M1_unit|U_prime [6]) # ((\M1_unit|V_prime [6] & \M1_unit|Equal15~0_combout )))) # (!\M1_unit|Equal16~1_combout  & (\M1_unit|V_prime [6] & ((\M1_unit|Equal15~0_combout ))))

	.dataa(\M1_unit|Equal16~1_combout ),
	.datab(\M1_unit|V_prime [6]),
	.datac(\M1_unit|U_prime [6]),
	.datad(\M1_unit|Equal15~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector180~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector180~0 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector180~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cycloneii_lcell_comb \M1_unit|Selector180~4 (
// Equation(s):
// \M1_unit|Selector180~4_combout  = (\M1_unit|Selector180~1_combout ) # ((\M1_unit|Selector180~2_combout ) # ((\M1_unit|Selector180~3_combout ) # (\M1_unit|Selector180~0_combout )))

	.dataa(\M1_unit|Selector180~1_combout ),
	.datab(\M1_unit|Selector180~2_combout ),
	.datac(\M1_unit|Selector180~3_combout ),
	.datad(\M1_unit|Selector180~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector180~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector180~4 .lut_mask = 16'hFFFE;
defparam \M1_unit|Selector180~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N27
cycloneii_lcell_ff \M1_unit|b_IN2[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector180~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|b_IN2[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|b_IN2 [6]));

// Location: LCCOMB_X35_Y20_N4
cycloneii_lcell_comb \M1_unit|Selector80~0 (
// Equation(s):
// \M1_unit|Selector80~0_combout  = (\M1_unit|WideOr19~combout  & (\M1_unit|V_data [15])) # (!\M1_unit|WideOr19~combout  & ((\SRAM_unit|SRAM_read_data [15])))

	.dataa(\M1_unit|V_data [15]),
	.datab(vcc),
	.datac(\M1_unit|WideOr19~combout ),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\M1_unit|Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector80~0 .lut_mask = 16'hAFA0;
defparam \M1_unit|Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N5
cycloneii_lcell_ff \M1_unit|VR[0][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector80~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr20~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[0][7]~regout ));

// Location: LCFF_X35_Y22_N29
cycloneii_lcell_ff \M1_unit|VR[1][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[0][7]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[1][7]~regout ));

// Location: LCCOMB_X36_Y22_N6
cycloneii_lcell_comb \M1_unit|VR[2][7]~feeder (
// Equation(s):
// \M1_unit|VR[2][7]~feeder_combout  = \M1_unit|VR[1][7]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|VR[1][7]~regout ),
	.cin(gnd),
	.combout(\M1_unit|VR[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|VR[2][7]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|VR[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N7
cycloneii_lcell_ff \M1_unit|VR[2][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|VR[2][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[2][7]~regout ));

// Location: LCFF_X37_Y22_N5
cycloneii_lcell_ff \M1_unit|VR[3][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[2][7]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[3][7]~regout ));

// Location: LCCOMB_X36_Y22_N30
cycloneii_lcell_comb \M1_unit|VR[4][7]~feeder (
// Equation(s):
// \M1_unit|VR[4][7]~feeder_combout  = \M1_unit|VR[3][7]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|VR[3][7]~regout ),
	.cin(gnd),
	.combout(\M1_unit|VR[4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|VR[4][7]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|VR[4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N31
cycloneii_lcell_ff \M1_unit|VR[4][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|VR[4][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|VR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[4][7]~regout ));

// Location: LCCOMB_X35_Y22_N28
cycloneii_lcell_comb \M1_unit|Selector179~2 (
// Equation(s):
// \M1_unit|Selector179~2_combout  = (\M1_unit|Equal12~5_combout  & ((\M1_unit|VR[1][7]~regout ) # ((\M1_unit|Equal11~4_combout  & \M1_unit|VR[4][7]~regout )))) # (!\M1_unit|Equal12~5_combout  & (\M1_unit|Equal11~4_combout  & ((\M1_unit|VR[4][7]~regout ))))

	.dataa(\M1_unit|Equal12~5_combout ),
	.datab(\M1_unit|Equal11~4_combout ),
	.datac(\M1_unit|VR[1][7]~regout ),
	.datad(\M1_unit|VR[4][7]~regout ),
	.cin(gnd),
	.combout(\M1_unit|Selector179~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector179~2 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector179~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N9
cycloneii_lcell_ff \M1_unit|U_data[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [15]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|U_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_data [15]));

// Location: LCFF_X37_Y19_N1
cycloneii_lcell_ff \M1_unit|V_data[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [15]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|V_data~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_data [15]));

// Location: LCCOMB_X37_Y19_N8
cycloneii_lcell_comb \M1_unit|Selector179~3 (
// Equation(s):
// \M1_unit|Selector179~3_combout  = (\M1_unit|Equal7~1_combout  & (((\M1_unit|Equal6~0_combout  & !\M1_unit|V_data [15])) # (!\M1_unit|U_data [15]))) # (!\M1_unit|Equal7~1_combout  & (\M1_unit|Equal6~0_combout  & ((!\M1_unit|V_data [15]))))

	.dataa(\M1_unit|Equal7~1_combout ),
	.datab(\M1_unit|Equal6~0_combout ),
	.datac(\M1_unit|U_data [15]),
	.datad(\M1_unit|V_data [15]),
	.cin(gnd),
	.combout(\M1_unit|Selector179~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector179~3 .lut_mask = 16'h0ACE;
defparam \M1_unit|Selector179~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N15
cycloneii_lcell_ff \M1_unit|U_prime[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add21~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_prime [7]));

// Location: LCCOMB_X41_Y19_N8
cycloneii_lcell_comb \M1_unit|Add22~48 (
// Equation(s):
// \M1_unit|Add22~48_combout  = \M1_unit|Add21~14_combout  $ (VCC)
// \M1_unit|Add22~49  = CARRY(\M1_unit|Add21~14_combout )

	.dataa(vcc),
	.datab(\M1_unit|Add21~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Add22~48_combout ),
	.cout(\M1_unit|Add22~49 ));
// synopsys translate_off
defparam \M1_unit|Add22~48 .lut_mask = 16'h33CC;
defparam \M1_unit|Add22~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
cycloneii_lcell_comb \M1_unit|Add22~50 (
// Equation(s):
// \M1_unit|Add22~50_combout  = (\M1_unit|Add21~16_combout  & (\M1_unit|Add22~49  & VCC)) # (!\M1_unit|Add21~16_combout  & (!\M1_unit|Add22~49 ))
// \M1_unit|Add22~51  = CARRY((!\M1_unit|Add21~16_combout  & !\M1_unit|Add22~49 ))

	.dataa(\M1_unit|Add21~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~49 ),
	.combout(\M1_unit|Add22~50_combout ),
	.cout(\M1_unit|Add22~51 ));
// synopsys translate_off
defparam \M1_unit|Add22~50 .lut_mask = 16'hA505;
defparam \M1_unit|Add22~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N0
cycloneii_lcell_comb \M1_unit|Add22~98 (
// Equation(s):
// \M1_unit|Add22~98_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~50_combout )))) # (!\M1_unit|Equal15~0_combout  & (!\SRAM_unit|SRAM_read_data [15] & (\M1_unit|b_IN2[6]~0_combout )))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|b_IN2[6]~0_combout ),
	.datad(\M1_unit|Add22~50_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~98_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~98 .lut_mask = 16'hDC10;
defparam \M1_unit|Add22~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneii_lcell_comb \M1_unit|Selector88~0 (
// Equation(s):
// \M1_unit|Selector88~0_combout  = (\M1_unit|WideOr23~combout  & ((\M1_unit|U_data [15]))) # (!\M1_unit|WideOr23~combout  & (\SRAM_unit|SRAM_read_data [15]))

	.dataa(\M1_unit|WideOr23~combout ),
	.datab(\SRAM_unit|SRAM_read_data [15]),
	.datac(\M1_unit|U_data [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector88~0 .lut_mask = 16'hE4E4;
defparam \M1_unit|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N27
cycloneii_lcell_ff \M1_unit|UR[0][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector88~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr24~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[0][7]~regout ));

// Location: LCCOMB_X43_Y19_N22
cycloneii_lcell_comb \M1_unit|UR[1][7]~feeder (
// Equation(s):
// \M1_unit|UR[1][7]~feeder_combout  = \M1_unit|UR[0][7]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|UR[0][7]~regout ),
	.cin(gnd),
	.combout(\M1_unit|UR[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|UR[1][7]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|UR[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y19_N23
cycloneii_lcell_ff \M1_unit|UR[1][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|UR[1][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[1][7]~regout ));

// Location: LCCOMB_X35_Y19_N22
cycloneii_lcell_comb \M1_unit|UR[2][7]~feeder (
// Equation(s):
// \M1_unit|UR[2][7]~feeder_combout  = \M1_unit|UR[1][7]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|UR[1][7]~regout ),
	.cin(gnd),
	.combout(\M1_unit|UR[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|UR[2][7]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|UR[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N23
cycloneii_lcell_ff \M1_unit|UR[2][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|UR[2][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal8~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[2][7]~regout ));

// Location: LCFF_X38_Y18_N25
cycloneii_lcell_ff \M1_unit|UR[3][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[2][7]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr21~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[3][7]~regout ));

// Location: LCFF_X35_Y19_N7
cycloneii_lcell_ff \M1_unit|UR[4][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[3][7]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|UR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[4][7]~regout ));

// Location: LCFF_X34_Y19_N23
cycloneii_lcell_ff \M1_unit|UR[5][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[4][7]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal11~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[5][7]~regout ));

// Location: LCCOMB_X34_Y19_N22
cycloneii_lcell_comb \M1_unit|Selector135~1 (
// Equation(s):
// \M1_unit|Selector135~1_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[5][7]~regout ) # ((\M1_unit|UR[2][7]~regout  & \M1_unit|Equal14~0_combout )))) # (!\M1_unit|Equal13~4_combout  & (\M1_unit|UR[2][7]~regout  & ((\M1_unit|Equal14~0_combout ))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|UR[2][7]~regout ),
	.datac(\M1_unit|UR[5][7]~regout ),
	.datad(\M1_unit|Equal14~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector135~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector135~1 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector135~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N5
cycloneii_lcell_ff \M1_unit|Y_data[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [14]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Y_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_data [14]));

// Location: LCFF_X37_Y20_N23
cycloneii_lcell_ff \M1_unit|Y_data[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [15]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Y_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_data [15]));

// Location: LCFF_X37_Y20_N7
cycloneii_lcell_ff \M1_unit|Y_data[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [13]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Y_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_data [13]));

// Location: LCCOMB_X37_Y20_N22
cycloneii_lcell_comb \M1_unit|Add3~1 (
// Equation(s):
// \M1_unit|Add3~1_combout  = \M1_unit|Y_data [15] $ (((\M1_unit|Y_data [12]) # ((\M1_unit|Y_data [14]) # (\M1_unit|Y_data [13]))))

	.dataa(\M1_unit|Y_data [12]),
	.datab(\M1_unit|Y_data [14]),
	.datac(\M1_unit|Y_data [15]),
	.datad(\M1_unit|Y_data [13]),
	.cin(gnd),
	.combout(\M1_unit|Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add3~1 .lut_mask = 16'h0F1E;
defparam \M1_unit|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneii_lcell_comb \M1_unit|Selector135~3 (
// Equation(s):
// \M1_unit|Selector135~3_combout  = (\M1_unit|Equal7~1_combout  & (((\M1_unit|Equal6~0_combout  & !\M1_unit|Add3~1_combout )) # (!\M1_unit|V_data [15]))) # (!\M1_unit|Equal7~1_combout  & (\M1_unit|Equal6~0_combout  & (!\M1_unit|Add3~1_combout )))

	.dataa(\M1_unit|Equal7~1_combout ),
	.datab(\M1_unit|Equal6~0_combout ),
	.datac(\M1_unit|Add3~1_combout ),
	.datad(\M1_unit|V_data [15]),
	.cin(gnd),
	.combout(\M1_unit|Selector135~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector135~3 .lut_mask = 16'h0CAE;
defparam \M1_unit|Selector135~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneii_lcell_comb \M1_unit|Selector135~0 (
// Equation(s):
// \M1_unit|Selector135~0_combout  = (\M1_unit|Add17~1_combout  & (((!\M1_unit|V_prime [7] & \M1_unit|Equal16~1_combout )))) # (!\M1_unit|Add17~1_combout  & ((\M1_unit|Equal15~0_combout ) # ((!\M1_unit|V_prime [7] & \M1_unit|Equal16~1_combout ))))

	.dataa(\M1_unit|Add17~1_combout ),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|V_prime [7]),
	.datad(\M1_unit|Equal16~1_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector135~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector135~0 .lut_mask = 16'h4F44;
defparam \M1_unit|Selector135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cycloneii_lcell_comb \M1_unit|Selector135~4 (
// Equation(s):
// \M1_unit|Selector135~4_combout  = (\M1_unit|Selector135~2_combout ) # ((\M1_unit|Selector135~1_combout ) # ((\M1_unit|Selector135~3_combout ) # (\M1_unit|Selector135~0_combout )))

	.dataa(\M1_unit|Selector135~2_combout ),
	.datab(\M1_unit|Selector135~1_combout ),
	.datac(\M1_unit|Selector135~3_combout ),
	.datad(\M1_unit|Selector135~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector135~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector135~4 .lut_mask = 16'hFFFE;
defparam \M1_unit|Selector135~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N15
cycloneii_lcell_ff \M1_unit|a_IN2[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector135~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|b_IN2[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_IN2 [7]));

// Location: LCCOMB_X37_Y20_N6
cycloneii_lcell_comb \M1_unit|Add3~2 (
// Equation(s):
// \M1_unit|Add3~2_combout  = (\M1_unit|Y_data [12]) # ((\M1_unit|Y_data [14]) # ((\M1_unit|Y_data [13]) # (\M1_unit|Y_data [15])))

	.dataa(\M1_unit|Y_data [12]),
	.datab(\M1_unit|Y_data [14]),
	.datac(\M1_unit|Y_data [13]),
	.datad(\M1_unit|Y_data [15]),
	.cin(gnd),
	.combout(\M1_unit|Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add3~2 .lut_mask = 16'hFFFE;
defparam \M1_unit|Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y16_N21
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[7]~7 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [7]));

// Location: LCCOMB_X36_Y21_N28
cycloneii_lcell_comb \M1_unit|Y_data[7]~feeder (
// Equation(s):
// \M1_unit|Y_data[7]~feeder_combout  = \SRAM_unit|SRAM_read_data [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [7]),
	.cin(gnd),
	.combout(\M1_unit|Y_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Y_data[7]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|Y_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N29
cycloneii_lcell_ff \M1_unit|Y_data[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_data[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Y_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_data [7]));

// Location: LCCOMB_X36_Y21_N16
cycloneii_lcell_comb \M1_unit|Add17~2 (
// Equation(s):
// \M1_unit|Add17~2_combout  = (\M1_unit|Y_data [6]) # ((\M1_unit|Y_data [7]) # ((\M1_unit|Y_data [4]) # (\M1_unit|Y_data [5])))

	.dataa(\M1_unit|Y_data [6]),
	.datab(\M1_unit|Y_data [7]),
	.datac(\M1_unit|Y_data [4]),
	.datad(\M1_unit|Y_data [5]),
	.cin(gnd),
	.combout(\M1_unit|Add17~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add17~2 .lut_mask = 16'hFFFE;
defparam \M1_unit|Add17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneii_lcell_comb \M1_unit|Selector132~0 (
// Equation(s):
// \M1_unit|Selector132~0_combout  = (\M1_unit|a_IN2[10]~0_combout  & (((!\M1_unit|WideOr20~1_combout )))) # (!\M1_unit|a_IN2[10]~0_combout  & ((\M1_unit|WideOr20~1_combout  & (!\M1_unit|Add3~2_combout )) # (!\M1_unit|WideOr20~1_combout  & 
// ((!\M1_unit|Add17~2_combout )))))

	.dataa(\M1_unit|a_IN2[10]~0_combout ),
	.datab(\M1_unit|Add3~2_combout ),
	.datac(\M1_unit|Add17~2_combout ),
	.datad(\M1_unit|WideOr20~1_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector132~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector132~0 .lut_mask = 16'h11AF;
defparam \M1_unit|Selector132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
cycloneii_lcell_comb \M1_unit|Selector132~1 (
// Equation(s):
// \M1_unit|Selector132~1_combout  = (\M1_unit|a_IN2[10]~0_combout  & ((\M1_unit|Selector132~0_combout  & (!\M1_unit|V_prime [7])) # (!\M1_unit|Selector132~0_combout  & ((!\M1_unit|V_data [15]))))) # (!\M1_unit|a_IN2[10]~0_combout  & 
// (\M1_unit|Selector132~0_combout ))

	.dataa(\M1_unit|a_IN2[10]~0_combout ),
	.datab(\M1_unit|Selector132~0_combout ),
	.datac(\M1_unit|V_prime [7]),
	.datad(\M1_unit|V_data [15]),
	.cin(gnd),
	.combout(\M1_unit|Selector132~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector132~1 .lut_mask = 16'h4C6E;
defparam \M1_unit|Selector132~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N6
cycloneii_lcell_comb \M1_unit|Selector132~2 (
// Equation(s):
// \M1_unit|Selector132~2_combout  = (\M1_unit|Selector132~1_combout  & (((\M1_unit|M1_state [4]) # (!\M1_unit|M1_state [3])) # (!\M1_unit|WideOr6~1_combout )))

	.dataa(\M1_unit|WideOr6~1_combout ),
	.datab(\M1_unit|Selector132~1_combout ),
	.datac(\M1_unit|M1_state [3]),
	.datad(\M1_unit|M1_state [4]),
	.cin(gnd),
	.combout(\M1_unit|Selector132~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector132~2 .lut_mask = 16'hCC4C;
defparam \M1_unit|Selector132~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N7
cycloneii_lcell_ff \M1_unit|a_IN2[10]~_Duplicate_14 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector132~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_IN2[10]~_Duplicate_14_regout ));

// Location: LCFF_X37_Y21_N21
cycloneii_lcell_ff \M1_unit|a_IN1[0]~_Duplicate_1 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector110~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_IN1[0]~_Duplicate_1_regout ));

// Location: LCCOMB_X38_Y19_N2
cycloneii_lcell_comb \M1_unit|b_IN2[6]~1 (
// Equation(s):
// \M1_unit|b_IN2[6]~1_combout  = (\M1_unit|b_IN2[6]~0_combout  & (!\M1_unit|Equal7~1_combout  & !\M1_unit|Equal16~1_combout ))

	.dataa(vcc),
	.datab(\M1_unit|b_IN2[6]~0_combout ),
	.datac(\M1_unit|Equal7~1_combout ),
	.datad(\M1_unit|Equal16~1_combout ),
	.cin(gnd),
	.combout(\M1_unit|b_IN2[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|b_IN2[6]~1 .lut_mask = 16'h000C;
defparam \M1_unit|b_IN2[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
cycloneii_lcell_comb \M1_unit|Selector110~0 (
// Equation(s):
// \M1_unit|Selector110~0_combout  = ((!\M1_unit|WideOr26~0_combout  & \M1_unit|a_IN1[0]~_Duplicate_1_regout )) # (!\M1_unit|b_IN2[6]~1_combout )

	.dataa(\M1_unit|WideOr26~0_combout ),
	.datab(vcc),
	.datac(\M1_unit|a_IN1[0]~_Duplicate_1_regout ),
	.datad(\M1_unit|b_IN2[6]~1_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector110~0 .lut_mask = 16'h50FF;
defparam \M1_unit|Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneii_lcell_comb \M1_unit|Selector109~3 (
// Equation(s):
// \M1_unit|Selector109~3_combout  = (\M1_unit|M1_state [0]) # ((\M1_unit|M1_state [4]) # ((!\M1_unit|M1_state [3]) # (!\M1_unit|M1_state [2])))

	.dataa(\M1_unit|M1_state [0]),
	.datab(\M1_unit|M1_state [4]),
	.datac(\M1_unit|M1_state [2]),
	.datad(\M1_unit|M1_state [3]),
	.cin(gnd),
	.combout(\M1_unit|Selector109~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector109~3 .lut_mask = 16'hEFFF;
defparam \M1_unit|Selector109~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N23
cycloneii_lcell_ff \M1_unit|a_IN1[1]~_Duplicate_1 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector109~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_IN1[1]~_Duplicate_1_regout ));

// Location: LCCOMB_X40_Y19_N22
cycloneii_lcell_comb \M1_unit|Selector109~2 (
// Equation(s):
// \M1_unit|Selector109~2_combout  = ((\M1_unit|a_IN1[1]~_Duplicate_1_regout  & !\M1_unit|WideOr26~0_combout )) # (!\M1_unit|Selector109~3_combout )

	.dataa(vcc),
	.datab(\M1_unit|Selector109~3_combout ),
	.datac(\M1_unit|a_IN1[1]~_Duplicate_1_regout ),
	.datad(\M1_unit|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector109~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector109~2 .lut_mask = 16'h33F3;
defparam \M1_unit|Selector109~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N1
cycloneii_lcell_ff \M1_unit|a_IN1[2]~_Duplicate_2 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector108~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_IN1[2]~_Duplicate_2_regout ));

// Location: LCCOMB_X40_Y19_N0
cycloneii_lcell_comb \M1_unit|Selector108~0 (
// Equation(s):
// \M1_unit|Selector108~0_combout  = (((!\M1_unit|WideOr26~0_combout  & \M1_unit|a_IN1[2]~_Duplicate_2_regout )) # (!\M1_unit|b_IN2[6]~0_combout )) # (!\M1_unit|b_IN2[6]~2_combout )

	.dataa(\M1_unit|WideOr26~0_combout ),
	.datab(\M1_unit|b_IN2[6]~2_combout ),
	.datac(\M1_unit|a_IN1[2]~_Duplicate_2_regout ),
	.datad(\M1_unit|b_IN2[6]~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector108~0 .lut_mask = 16'h73FF;
defparam \M1_unit|Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N11
cycloneii_lcell_ff \M1_unit|a_IN1[3]~_Duplicate_2 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector107~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_IN1[3]~_Duplicate_2_regout ));

// Location: LCCOMB_X40_Y19_N10
cycloneii_lcell_comb \M1_unit|Selector107~0 (
// Equation(s):
// \M1_unit|Selector107~0_combout  = (((!\M1_unit|WideOr26~0_combout  & \M1_unit|a_IN1[3]~_Duplicate_2_regout )) # (!\M1_unit|b_IN2[6]~2_combout )) # (!\M1_unit|Selector109~3_combout )

	.dataa(\M1_unit|WideOr26~0_combout ),
	.datab(\M1_unit|Selector109~3_combout ),
	.datac(\M1_unit|a_IN1[3]~_Duplicate_2_regout ),
	.datad(\M1_unit|b_IN2[6]~2_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector107~0 .lut_mask = 16'h73FF;
defparam \M1_unit|Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N17
cycloneii_lcell_ff \M1_unit|UR[5][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[4][0]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal11~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[5][0]~regout ));

// Location: LCCOMB_X34_Y19_N16
cycloneii_lcell_comb \M1_unit|Selector142~1 (
// Equation(s):
// \M1_unit|Selector142~1_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[5][0]~regout ) # ((\M1_unit|UR[2][0]~regout  & \M1_unit|Equal14~0_combout )))) # (!\M1_unit|Equal13~4_combout  & (\M1_unit|UR[2][0]~regout  & ((\M1_unit|Equal14~0_combout ))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|UR[2][0]~regout ),
	.datac(\M1_unit|UR[5][0]~regout ),
	.datad(\M1_unit|Equal14~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector142~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector142~1 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector142~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N1
cycloneii_lcell_ff \M1_unit|Y_data[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [8]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Y_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_data [8]));

// Location: LCCOMB_X37_Y20_N0
cycloneii_lcell_comb \M1_unit|Selector142~3 (
// Equation(s):
// \M1_unit|Selector142~3_combout  = (\M1_unit|Equal7~1_combout  & ((\M1_unit|V_data [8]) # ((\M1_unit|Y_data [8] & \M1_unit|Equal6~0_combout )))) # (!\M1_unit|Equal7~1_combout  & (((\M1_unit|Y_data [8] & \M1_unit|Equal6~0_combout ))))

	.dataa(\M1_unit|Equal7~1_combout ),
	.datab(\M1_unit|V_data [8]),
	.datac(\M1_unit|Y_data [8]),
	.datad(\M1_unit|Equal6~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector142~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector142~3 .lut_mask = 16'hF888;
defparam \M1_unit|Selector142~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N17
cycloneii_lcell_ff \M1_unit|VR[5][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[4][0]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[5][0]~regout ));

// Location: LCCOMB_X37_Y22_N16
cycloneii_lcell_comb \M1_unit|Selector142~2 (
// Equation(s):
// \M1_unit|Selector142~2_combout  = (\M1_unit|Equal12~5_combout  & ((\M1_unit|VR[2][0]~regout ) # ((\M1_unit|VR[5][0]~regout  & \M1_unit|Equal11~4_combout )))) # (!\M1_unit|Equal12~5_combout  & (((\M1_unit|VR[5][0]~regout  & \M1_unit|Equal11~4_combout ))))

	.dataa(\M1_unit|Equal12~5_combout ),
	.datab(\M1_unit|VR[2][0]~regout ),
	.datac(\M1_unit|VR[5][0]~regout ),
	.datad(\M1_unit|Equal11~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector142~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector142~2 .lut_mask = 16'hF888;
defparam \M1_unit|Selector142~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneii_lcell_comb \M1_unit|Selector142~4 (
// Equation(s):
// \M1_unit|Selector142~4_combout  = (\M1_unit|Selector142~0_combout ) # ((\M1_unit|Selector142~1_combout ) # ((\M1_unit|Selector142~3_combout ) # (\M1_unit|Selector142~2_combout )))

	.dataa(\M1_unit|Selector142~0_combout ),
	.datab(\M1_unit|Selector142~1_combout ),
	.datac(\M1_unit|Selector142~3_combout ),
	.datad(\M1_unit|Selector142~2_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector142~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector142~4 .lut_mask = 16'hFFFE;
defparam \M1_unit|Selector142~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N9
cycloneii_lcell_ff \M1_unit|a_IN2[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector142~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|b_IN2[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_IN2 [0]));

// Location: DSPMULT_X39_Y21_N0
cycloneii_mac_mult \M1_unit|Mult0|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.aclr(\resetn~clkctrl_outclk ),
	.ena(vcc),
	.dataa({\M1_unit|a_IN2[10]~_Duplicate_14_regout ,\M1_unit|a_IN2[10]~_Duplicate_14_regout ,\M1_unit|a_IN2[10]~_Duplicate_14_regout ,\M1_unit|a_IN2[10]~_Duplicate_14_regout ,\M1_unit|a_IN2[10]~_Duplicate_14_regout ,\M1_unit|a_IN2[10]~_Duplicate_14_regout ,
\M1_unit|a_IN2[10]~_Duplicate_14_regout ,\M1_unit|a_IN2[10]~_Duplicate_14_regout ,\M1_unit|a_IN2[10]~_Duplicate_14_regout ,\M1_unit|a_IN2[10]~_Duplicate_14_regout ,\M1_unit|a_IN2 [7],\M1_unit|a_IN2 [6],\M1_unit|a_IN2 [5],\M1_unit|a_IN2 [4],\M1_unit|a_IN2 [3],\M1_unit|a_IN2 [2],
\M1_unit|a_IN2 [1],\M1_unit|a_IN2 [0]}),
	.datab({\M1_unit|Selector101~0_combout ,\M1_unit|Selector100~0_combout ,\M1_unit|Selector100~0_combout ,\M1_unit|Selector101~0_combout ,\M1_unit|Selector100~0_combout ,\M1_unit|Selector101~0_combout ,gnd,gnd,\M1_unit|Selector101~0_combout ,\M1_unit|Selector107~0_combout ,
\M1_unit|Selector101~0_combout ,\M1_unit|Selector105~0_combout ,\M1_unit|Selector108~0_combout ,\M1_unit|Selector107~0_combout ,\M1_unit|Selector108~0_combout ,\M1_unit|Selector109~2_combout ,\M1_unit|Selector110~0_combout ,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\M1_unit|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \M1_unit|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \M1_unit|Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \M1_unit|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \M1_unit|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \M1_unit|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
cycloneii_lcell_comb \M1_unit|Add22~52 (
// Equation(s):
// \M1_unit|Add22~52_combout  = (\M1_unit|Add21~18_combout  & ((GND) # (!\M1_unit|Add22~51 ))) # (!\M1_unit|Add21~18_combout  & (\M1_unit|Add22~51  $ (GND)))
// \M1_unit|Add22~53  = CARRY((\M1_unit|Add21~18_combout ) # (!\M1_unit|Add22~51 ))

	.dataa(vcc),
	.datab(\M1_unit|Add21~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~51 ),
	.combout(\M1_unit|Add22~52_combout ),
	.cout(\M1_unit|Add22~53 ));
// synopsys translate_off
defparam \M1_unit|Add22~52 .lut_mask = 16'h3CCF;
defparam \M1_unit|Add22~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N14
cycloneii_lcell_comb \M1_unit|Add22~54 (
// Equation(s):
// \M1_unit|Add22~54_combout  = (\M1_unit|Add21~20_combout  & (\M1_unit|Add22~53  & VCC)) # (!\M1_unit|Add21~20_combout  & (!\M1_unit|Add22~53 ))
// \M1_unit|Add22~55  = CARRY((!\M1_unit|Add21~20_combout  & !\M1_unit|Add22~53 ))

	.dataa(\M1_unit|Add21~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~53 ),
	.combout(\M1_unit|Add22~54_combout ),
	.cout(\M1_unit|Add22~55 ));
// synopsys translate_off
defparam \M1_unit|Add22~54 .lut_mask = 16'hA505;
defparam \M1_unit|Add22~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N4
cycloneii_lcell_comb \M1_unit|Add22~100 (
// Equation(s):
// \M1_unit|Add22~100_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~54_combout )))) # (!\M1_unit|Equal15~0_combout  & (!\SRAM_unit|SRAM_read_data [15] & (\M1_unit|b_IN2[6]~0_combout )))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|b_IN2[6]~0_combout ),
	.datad(\M1_unit|Add22~54_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~100_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~100 .lut_mask = 16'hDC10;
defparam \M1_unit|Add22~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N10
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~0_combout  = (\M1_unit|Mult0|auto_generated|mac_out4~dataout  & (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18  $ (VCC))) # (!\M1_unit|Mult0|auto_generated|mac_out4~dataout  & 
// (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18  & VCC))
// \M1_unit|Mult0|auto_generated|op_1~1  = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~dataout  & \M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\M1_unit|Mult0|auto_generated|mac_out4~dataout ),
	.datab(\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Mult0|auto_generated|op_1~0_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \M1_unit|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N10
cycloneii_lcell_comb \M1_unit|Add18~34 (
// Equation(s):
// \M1_unit|Add18~34_combout  = (\M1_unit|U_MAC [17] & ((\M1_unit|Mult0|auto_generated|w247w [17] & (\M1_unit|Add18~33  & VCC)) # (!\M1_unit|Mult0|auto_generated|w247w [17] & (!\M1_unit|Add18~33 )))) # (!\M1_unit|U_MAC [17] & 
// ((\M1_unit|Mult0|auto_generated|w247w [17] & (!\M1_unit|Add18~33 )) # (!\M1_unit|Mult0|auto_generated|w247w [17] & ((\M1_unit|Add18~33 ) # (GND)))))
// \M1_unit|Add18~35  = CARRY((\M1_unit|U_MAC [17] & (!\M1_unit|Mult0|auto_generated|w247w [17] & !\M1_unit|Add18~33 )) # (!\M1_unit|U_MAC [17] & ((!\M1_unit|Add18~33 ) # (!\M1_unit|Mult0|auto_generated|w247w [17]))))

	.dataa(\M1_unit|U_MAC [17]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~33 ),
	.combout(\M1_unit|Add18~34_combout ),
	.cout(\M1_unit|Add18~35 ));
// synopsys translate_off
defparam \M1_unit|Add18~34 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N12
cycloneii_lcell_comb \M1_unit|Add18~36 (
// Equation(s):
// \M1_unit|Add18~36_combout  = ((\M1_unit|U_MAC [18] $ (\M1_unit|Mult0|auto_generated|op_1~0_combout  $ (!\M1_unit|Add18~35 )))) # (GND)
// \M1_unit|Add18~37  = CARRY((\M1_unit|U_MAC [18] & ((\M1_unit|Mult0|auto_generated|op_1~0_combout ) # (!\M1_unit|Add18~35 ))) # (!\M1_unit|U_MAC [18] & (\M1_unit|Mult0|auto_generated|op_1~0_combout  & !\M1_unit|Add18~35 )))

	.dataa(\M1_unit|U_MAC [18]),
	.datab(\M1_unit|Mult0|auto_generated|op_1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~35 ),
	.combout(\M1_unit|Add18~36_combout ),
	.cout(\M1_unit|Add18~37 ));
// synopsys translate_off
defparam \M1_unit|Add18~36 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N0
cycloneii_lcell_comb \M1_unit|Selector176~0 (
// Equation(s):
// \M1_unit|Selector176~0_combout  = (\M1_unit|a_IN2[10]~0_combout  & (((!\M1_unit|WideOr20~1_combout )) # (!\M1_unit|U_data [15]))) # (!\M1_unit|a_IN2[10]~0_combout  & (((!\M1_unit|V_data [15] & \M1_unit|WideOr20~1_combout ))))

	.dataa(\M1_unit|a_IN2[10]~0_combout ),
	.datab(\M1_unit|U_data [15]),
	.datac(\M1_unit|V_data [15]),
	.datad(\M1_unit|WideOr20~1_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector176~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector176~0 .lut_mask = 16'h27AA;
defparam \M1_unit|Selector176~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
cycloneii_lcell_comb \M1_unit|Selector176~1 (
// Equation(s):
// \M1_unit|Selector176~1_combout  = (\M1_unit|WideOr20~1_combout  & (((\M1_unit|Selector176~0_combout )))) # (!\M1_unit|WideOr20~1_combout  & ((\M1_unit|Selector176~0_combout  & (!\M1_unit|U_prime [7])) # (!\M1_unit|Selector176~0_combout  & 
// ((!\M1_unit|V_prime [7])))))

	.dataa(\M1_unit|WideOr20~1_combout ),
	.datab(\M1_unit|U_prime [7]),
	.datac(\M1_unit|V_prime [7]),
	.datad(\M1_unit|Selector176~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector176~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector176~1 .lut_mask = 16'hBB05;
defparam \M1_unit|Selector176~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N24
cycloneii_lcell_comb \M1_unit|Selector176~2 (
// Equation(s):
// \M1_unit|Selector176~2_combout  = (\M1_unit|Selector176~1_combout  & ((\M1_unit|b_IN2[6]~0_combout ) # (!\M1_unit|WideOr20~1_combout )))

	.dataa(vcc),
	.datab(\M1_unit|Selector176~1_combout ),
	.datac(\M1_unit|WideOr20~1_combout ),
	.datad(\M1_unit|b_IN2[6]~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector176~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector176~2 .lut_mask = 16'hCC0C;
defparam \M1_unit|Selector176~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N25
cycloneii_lcell_ff \M1_unit|b_IN2[10]~_Duplicate_14 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector176~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|b_IN2[10]~_Duplicate_14_regout ));

// Location: DSPMULT_X39_Y22_N0
cycloneii_mac_mult \M1_unit|Mult1|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.aclr(\resetn~clkctrl_outclk ),
	.ena(vcc),
	.dataa({\M1_unit|Selector100~0_combout ,\M1_unit|Selector101~0_combout ,\M1_unit|Selector101~0_combout ,gnd,gnd,\M1_unit|Selector101~0_combout ,\M1_unit|Selector101~0_combout ,\M1_unit|Selector100~0_combout ,gnd,gnd,\M1_unit|Selector105~0_combout ,gnd,
\M1_unit|Selector152~0_combout ,\M1_unit|b_IN1[4]~0_combout ,\M1_unit|Selector100~0_combout ,\M1_unit|Selector152~0_combout ,\M1_unit|Selector105~0_combout ,\M1_unit|Selector105~0_combout }),
	.datab({\M1_unit|b_IN2[10]~_Duplicate_14_regout ,\M1_unit|b_IN2[10]~_Duplicate_14_regout ,\M1_unit|b_IN2[10]~_Duplicate_14_regout ,\M1_unit|b_IN2[10]~_Duplicate_14_regout ,\M1_unit|b_IN2[10]~_Duplicate_14_regout ,\M1_unit|b_IN2[10]~_Duplicate_14_regout ,
\M1_unit|b_IN2[10]~_Duplicate_14_regout ,\M1_unit|b_IN2[10]~_Duplicate_14_regout ,\M1_unit|b_IN2[10]~_Duplicate_14_regout ,\M1_unit|b_IN2[10]~_Duplicate_14_regout ,\M1_unit|b_IN2 [7],\M1_unit|b_IN2 [6],\M1_unit|b_IN2 [5],\M1_unit|b_IN2 [4],\M1_unit|b_IN2 [3],\M1_unit|b_IN2 [2],
\M1_unit|b_IN2 [1],\M1_unit|b_IN2 [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\M1_unit|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \M1_unit|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \M1_unit|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \M1_unit|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \M1_unit|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \M1_unit|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N16
cycloneii_lcell_comb \M1_unit|Add15~8 (
// Equation(s):
// \M1_unit|Add15~8_combout  = ((\M1_unit|Mult1|auto_generated|w253w [4] $ (\M1_unit|Mult0|auto_generated|w247w [4] $ (\M1_unit|Add15~7 )))) # (GND)
// \M1_unit|Add15~9  = CARRY((\M1_unit|Mult1|auto_generated|w253w [4] & (\M1_unit|Mult0|auto_generated|w247w [4] & !\M1_unit|Add15~7 )) # (!\M1_unit|Mult1|auto_generated|w253w [4] & ((\M1_unit|Mult0|auto_generated|w247w [4]) # (!\M1_unit|Add15~7 ))))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [4]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~7 ),
	.combout(\M1_unit|Add15~8_combout ),
	.cout(\M1_unit|Add15~9 ));
// synopsys translate_off
defparam \M1_unit|Add15~8 .lut_mask = 16'h964D;
defparam \M1_unit|Add15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N18
cycloneii_lcell_comb \M1_unit|Add15~10 (
// Equation(s):
// \M1_unit|Add15~10_combout  = (\M1_unit|Mult0|auto_generated|w247w [5] & ((\M1_unit|Mult1|auto_generated|w253w [5] & (!\M1_unit|Add15~9 )) # (!\M1_unit|Mult1|auto_generated|w253w [5] & (\M1_unit|Add15~9  & VCC)))) # (!\M1_unit|Mult0|auto_generated|w247w 
// [5] & ((\M1_unit|Mult1|auto_generated|w253w [5] & ((\M1_unit|Add15~9 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|w253w [5] & (!\M1_unit|Add15~9 ))))
// \M1_unit|Add15~11  = CARRY((\M1_unit|Mult0|auto_generated|w247w [5] & (\M1_unit|Mult1|auto_generated|w253w [5] & !\M1_unit|Add15~9 )) # (!\M1_unit|Mult0|auto_generated|w247w [5] & ((\M1_unit|Mult1|auto_generated|w253w [5]) # (!\M1_unit|Add15~9 ))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [5]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~9 ),
	.combout(\M1_unit|Add15~10_combout ),
	.cout(\M1_unit|Add15~11 ));
// synopsys translate_off
defparam \M1_unit|Add15~10 .lut_mask = 16'h694D;
defparam \M1_unit|Add15~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N22
cycloneii_lcell_comb \M1_unit|Add15~14 (
// Equation(s):
// \M1_unit|Add15~14_combout  = (\M1_unit|Mult1|auto_generated|w253w [7] & ((\M1_unit|Mult0|auto_generated|w247w [7] & (!\M1_unit|Add15~13 )) # (!\M1_unit|Mult0|auto_generated|w247w [7] & ((\M1_unit|Add15~13 ) # (GND))))) # 
// (!\M1_unit|Mult1|auto_generated|w253w [7] & ((\M1_unit|Mult0|auto_generated|w247w [7] & (\M1_unit|Add15~13  & VCC)) # (!\M1_unit|Mult0|auto_generated|w247w [7] & (!\M1_unit|Add15~13 ))))
// \M1_unit|Add15~15  = CARRY((\M1_unit|Mult1|auto_generated|w253w [7] & ((!\M1_unit|Add15~13 ) # (!\M1_unit|Mult0|auto_generated|w247w [7]))) # (!\M1_unit|Mult1|auto_generated|w253w [7] & (!\M1_unit|Mult0|auto_generated|w247w [7] & !\M1_unit|Add15~13 )))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [7]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~13 ),
	.combout(\M1_unit|Add15~14_combout ),
	.cout(\M1_unit|Add15~15 ));
// synopsys translate_off
defparam \M1_unit|Add15~14 .lut_mask = 16'h692B;
defparam \M1_unit|Add15~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N26
cycloneii_lcell_comb \M1_unit|Add15~18 (
// Equation(s):
// \M1_unit|Add15~18_combout  = (\M1_unit|Mult1|auto_generated|w253w [9] & ((\M1_unit|Mult0|auto_generated|w247w [9] & (!\M1_unit|Add15~17 )) # (!\M1_unit|Mult0|auto_generated|w247w [9] & ((\M1_unit|Add15~17 ) # (GND))))) # 
// (!\M1_unit|Mult1|auto_generated|w253w [9] & ((\M1_unit|Mult0|auto_generated|w247w [9] & (\M1_unit|Add15~17  & VCC)) # (!\M1_unit|Mult0|auto_generated|w247w [9] & (!\M1_unit|Add15~17 ))))
// \M1_unit|Add15~19  = CARRY((\M1_unit|Mult1|auto_generated|w253w [9] & ((!\M1_unit|Add15~17 ) # (!\M1_unit|Mult0|auto_generated|w247w [9]))) # (!\M1_unit|Mult1|auto_generated|w253w [9] & (!\M1_unit|Mult0|auto_generated|w247w [9] & !\M1_unit|Add15~17 )))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [9]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~17 ),
	.combout(\M1_unit|Add15~18_combout ),
	.cout(\M1_unit|Add15~19 ));
// synopsys translate_off
defparam \M1_unit|Add15~18 .lut_mask = 16'h692B;
defparam \M1_unit|Add15~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N28
cycloneii_lcell_comb \M1_unit|Add15~20 (
// Equation(s):
// \M1_unit|Add15~20_combout  = ((\M1_unit|Mult0|auto_generated|w247w [10] $ (\M1_unit|Mult1|auto_generated|w253w [10] $ (\M1_unit|Add15~19 )))) # (GND)
// \M1_unit|Add15~21  = CARRY((\M1_unit|Mult0|auto_generated|w247w [10] & ((!\M1_unit|Add15~19 ) # (!\M1_unit|Mult1|auto_generated|w253w [10]))) # (!\M1_unit|Mult0|auto_generated|w247w [10] & (!\M1_unit|Mult1|auto_generated|w253w [10] & !\M1_unit|Add15~19 
// )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [10]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~19 ),
	.combout(\M1_unit|Add15~20_combout ),
	.cout(\M1_unit|Add15~21 ));
// synopsys translate_off
defparam \M1_unit|Add15~20 .lut_mask = 16'h962B;
defparam \M1_unit|Add15~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X39_Y23_N0
cycloneii_mac_mult \M1_unit|Mult1|auto_generated|mac_mult3 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.aclr(\resetn~clkctrl_outclk ),
	.ena(\M1_unit|WideOr26~0_combout ),
	.dataa({\M1_unit|a_IN1[12]~_Duplicate_6_regout ,\M1_unit|a_IN1[11]~_Duplicate_9_regout ,\M1_unit|a_IN1[11]~_Duplicate_9_regout ,gnd,gnd,\M1_unit|a_IN1[11]~_Duplicate_9_regout ,\M1_unit|a_IN1[11]~_Duplicate_9_regout ,\M1_unit|a_IN1[12]~_Duplicate_6_regout ,gnd,gnd,
\M1_unit|a_IN1[5]~_Duplicate_4_regout ,gnd,\M1_unit|b_IN1[2]~_Duplicate_2_regout ,\M1_unit|b_IN1[4]~_Duplicate_1_regout ,\M1_unit|a_IN1[12]~_Duplicate_6_regout ,\M1_unit|b_IN1[2]~_Duplicate_2_regout ,\M1_unit|a_IN1[5]~_Duplicate_4_regout ,
\M1_unit|a_IN1[5]~_Duplicate_4_regout }),
	.datab({\M1_unit|Selector176~2_combout ,\M1_unit|Selector176~2_combout ,\M1_unit|Selector176~2_combout ,\M1_unit|Selector176~2_combout ,\M1_unit|Selector176~2_combout ,\M1_unit|Selector176~2_combout ,\M1_unit|Selector176~2_combout ,\M1_unit|Selector176~2_combout ,
\M1_unit|Selector176~2_combout ,\M1_unit|Selector176~2_combout ,\M1_unit|Selector176~2_combout ,\M1_unit|Selector176~2_combout ,\M1_unit|Selector176~2_combout ,\M1_unit|Selector176~2_combout ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\M1_unit|Mult1|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \M1_unit|Mult1|auto_generated|mac_mult3 .dataa_width = 18;
defparam \M1_unit|Mult1|auto_generated|mac_mult3 .datab_clock = "0";
defparam \M1_unit|Mult1|auto_generated|mac_mult3 .datab_width = 18;
defparam \M1_unit|Mult1|auto_generated|mac_mult3 .signa_clock = "none";
defparam \M1_unit|Mult1|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N10
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~0 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~0_combout  = (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT18  & (\M1_unit|Mult1|auto_generated|mac_out4~dataout  $ (VCC))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT18  & 
// (\M1_unit|Mult1|auto_generated|mac_out4~dataout  & VCC))
// \M1_unit|Mult1|auto_generated|op_1~1  = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT18  & \M1_unit|Mult1|auto_generated|mac_out4~dataout ))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\M1_unit|Mult1|auto_generated|mac_out4~dataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Mult1|auto_generated|op_1~0_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \M1_unit|Mult1|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N12
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~2 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~2_combout  = (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1  & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19  & (\M1_unit|Mult1|auto_generated|op_1~1  & VCC)) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19  
// & (!\M1_unit|Mult1|auto_generated|op_1~1 )))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1  & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\M1_unit|Mult1|auto_generated|op_1~1 )) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19  & 
// ((\M1_unit|Mult1|auto_generated|op_1~1 ) # (GND)))))
// \M1_unit|Mult1|auto_generated|op_1~3  = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1  & (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19  & !\M1_unit|Mult1|auto_generated|op_1~1 )) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1  & 
// ((!\M1_unit|Mult1|auto_generated|op_1~1 ) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~1 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~2_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \M1_unit|Mult1|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N14
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~4 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~4_combout  = ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT2  $ (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT20  $ (!\M1_unit|Mult1|auto_generated|op_1~3 )))) # (GND)
// \M1_unit|Mult1|auto_generated|op_1~5  = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT2  & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT20 ) # (!\M1_unit|Mult1|auto_generated|op_1~3 ))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT2  & 
// (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT20  & !\M1_unit|Mult1|auto_generated|op_1~3 )))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~3 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~4_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \M1_unit|Mult1|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
cycloneii_lcell_comb \M1_unit|Add22~56 (
// Equation(s):
// \M1_unit|Add22~56_combout  = (\M1_unit|Add21~22_combout  & ((GND) # (!\M1_unit|Add22~55 ))) # (!\M1_unit|Add21~22_combout  & (\M1_unit|Add22~55  $ (GND)))
// \M1_unit|Add22~57  = CARRY((\M1_unit|Add21~22_combout ) # (!\M1_unit|Add22~55 ))

	.dataa(vcc),
	.datab(\M1_unit|Add21~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~55 ),
	.combout(\M1_unit|Add22~56_combout ),
	.cout(\M1_unit|Add22~57 ));
// synopsys translate_off
defparam \M1_unit|Add22~56 .lut_mask = 16'h3CCF;
defparam \M1_unit|Add22~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N18
cycloneii_lcell_comb \M1_unit|Add22~58 (
// Equation(s):
// \M1_unit|Add22~58_combout  = (\M1_unit|Add21~24_combout  & (\M1_unit|Add22~57  & VCC)) # (!\M1_unit|Add21~24_combout  & (!\M1_unit|Add22~57 ))
// \M1_unit|Add22~59  = CARRY((!\M1_unit|Add21~24_combout  & !\M1_unit|Add22~57 ))

	.dataa(vcc),
	.datab(\M1_unit|Add21~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~57 ),
	.combout(\M1_unit|Add22~58_combout ),
	.cout(\M1_unit|Add22~59 ));
// synopsys translate_off
defparam \M1_unit|Add22~58 .lut_mask = 16'hC303;
defparam \M1_unit|Add22~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
cycloneii_lcell_comb \M1_unit|Add22~60 (
// Equation(s):
// \M1_unit|Add22~60_combout  = (\M1_unit|Add21~26_combout  & ((GND) # (!\M1_unit|Add22~59 ))) # (!\M1_unit|Add21~26_combout  & (\M1_unit|Add22~59  $ (GND)))
// \M1_unit|Add22~61  = CARRY((\M1_unit|Add21~26_combout ) # (!\M1_unit|Add22~59 ))

	.dataa(\M1_unit|Add21~26_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~59 ),
	.combout(\M1_unit|Add22~60_combout ),
	.cout(\M1_unit|Add22~61 ));
// synopsys translate_off
defparam \M1_unit|Add22~60 .lut_mask = 16'h5AAF;
defparam \M1_unit|Add22~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N2
cycloneii_lcell_comb \M1_unit|Add22~103 (
// Equation(s):
// \M1_unit|Add22~103_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~60_combout )))) # (!\M1_unit|Equal15~0_combout  & (!\SRAM_unit|SRAM_read_data [15] & (\M1_unit|b_IN2[6]~0_combout )))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|b_IN2[6]~0_combout ),
	.datad(\M1_unit|Add22~60_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~103_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~103 .lut_mask = 16'hDC10;
defparam \M1_unit|Add22~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X39_Y20_N0
cycloneii_mac_mult \M1_unit|Mult0|auto_generated|mac_mult3 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.aclr(\resetn~clkctrl_outclk ),
	.ena(\M1_unit|WideOr26~0_combout ),
	.dataa({\M1_unit|a_IN1[11]~_Duplicate_9_regout ,\M1_unit|a_IN1[12]~_Duplicate_6_regout ,\M1_unit|a_IN1[12]~_Duplicate_6_regout ,\M1_unit|a_IN1[11]~_Duplicate_9_regout ,\M1_unit|a_IN1[12]~_Duplicate_6_regout ,\M1_unit|a_IN1[11]~_Duplicate_9_regout ,gnd,gnd,
\M1_unit|a_IN1[11]~_Duplicate_9_regout ,\M1_unit|a_IN1[3]~_Duplicate_2_regout ,\M1_unit|a_IN1[11]~_Duplicate_9_regout ,\M1_unit|a_IN1[5]~_Duplicate_4_regout ,\M1_unit|a_IN1[2]~_Duplicate_2_regout ,\M1_unit|a_IN1[3]~_Duplicate_2_regout ,
\M1_unit|a_IN1[2]~_Duplicate_2_regout ,\M1_unit|a_IN1[1]~_Duplicate_1_regout ,\M1_unit|a_IN1[0]~_Duplicate_1_regout ,gnd}),
	.datab({\M1_unit|Selector132~2_combout ,\M1_unit|Selector132~2_combout ,\M1_unit|Selector132~2_combout ,\M1_unit|Selector132~2_combout ,\M1_unit|Selector132~2_combout ,\M1_unit|Selector132~2_combout ,\M1_unit|Selector132~2_combout ,\M1_unit|Selector132~2_combout ,
\M1_unit|Selector132~2_combout ,\M1_unit|Selector132~2_combout ,\M1_unit|Selector132~2_combout ,\M1_unit|Selector132~2_combout ,\M1_unit|Selector132~2_combout ,\M1_unit|Selector132~2_combout ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\M1_unit|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \M1_unit|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \M1_unit|Mult0|auto_generated|mac_mult3 .datab_clock = "0";
defparam \M1_unit|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \M1_unit|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \M1_unit|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N12
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~2_combout  = (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19  & (\M1_unit|Mult0|auto_generated|op_1~1  & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19  
// & (!\M1_unit|Mult0|auto_generated|op_1~1 )))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\M1_unit|Mult0|auto_generated|op_1~1 )) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// ((\M1_unit|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \M1_unit|Mult0|auto_generated|op_1~3  = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19  & !\M1_unit|Mult0|auto_generated|op_1~1 )) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// ((!\M1_unit|Mult0|auto_generated|op_1~1 ) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~1 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~2_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \M1_unit|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N14
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~4_combout  = ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT2  $ (!\M1_unit|Mult0|auto_generated|op_1~3 )))) # (GND)
// \M1_unit|Mult0|auto_generated|op_1~5  = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT2 ) # (!\M1_unit|Mult0|auto_generated|op_1~3 ))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20  & 
// (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT2  & !\M1_unit|Mult0|auto_generated|op_1~3 )))

	.dataa(\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~3 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~4_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \M1_unit|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N16
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~6_combout  = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT3  & (\M1_unit|Mult0|auto_generated|op_1~5  & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// (!\M1_unit|Mult0|auto_generated|op_1~5 )))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\M1_unit|Mult0|auto_generated|op_1~5 )) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// ((\M1_unit|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \M1_unit|Mult0|auto_generated|op_1~7  = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT3  & !\M1_unit|Mult0|auto_generated|op_1~5 )) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// ((!\M1_unit|Mult0|auto_generated|op_1~5 ) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~5 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~6_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \M1_unit|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N18
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~8_combout  = ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT4  $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\M1_unit|Mult0|auto_generated|op_1~7 )))) # (GND)
// \M1_unit|Mult0|auto_generated|op_1~9  = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT4  & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\M1_unit|Mult0|auto_generated|op_1~7 ))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT4  & 
// (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22  & !\M1_unit|Mult0|auto_generated|op_1~7 )))

	.dataa(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~7 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~8_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \M1_unit|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N16
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~6 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~6_combout  = (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3  & (\M1_unit|Mult1|auto_generated|op_1~5  & VCC)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// (!\M1_unit|Mult1|auto_generated|op_1~5 )))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3  & (!\M1_unit|Mult1|auto_generated|op_1~5 )) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3  & 
// ((\M1_unit|Mult1|auto_generated|op_1~5 ) # (GND)))))
// \M1_unit|Mult1|auto_generated|op_1~7  = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3  & !\M1_unit|Mult1|auto_generated|op_1~5 )) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21  & 
// ((!\M1_unit|Mult1|auto_generated|op_1~5 ) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT3 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~5 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~6_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \M1_unit|Mult1|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N4
cycloneii_lcell_comb \M1_unit|Add15~28 (
// Equation(s):
// \M1_unit|Add15~28_combout  = ((\M1_unit|Mult1|auto_generated|w253w [14] $ (\M1_unit|Mult0|auto_generated|w247w [14] $ (\M1_unit|Add15~27 )))) # (GND)
// \M1_unit|Add15~29  = CARRY((\M1_unit|Mult1|auto_generated|w253w [14] & (\M1_unit|Mult0|auto_generated|w247w [14] & !\M1_unit|Add15~27 )) # (!\M1_unit|Mult1|auto_generated|w253w [14] & ((\M1_unit|Mult0|auto_generated|w247w [14]) # (!\M1_unit|Add15~27 ))))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [14]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~27 ),
	.combout(\M1_unit|Add15~28_combout ),
	.cout(\M1_unit|Add15~29 ));
// synopsys translate_off
defparam \M1_unit|Add15~28 .lut_mask = 16'h964D;
defparam \M1_unit|Add15~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N6
cycloneii_lcell_comb \M1_unit|Add15~30 (
// Equation(s):
// \M1_unit|Add15~30_combout  = (\M1_unit|Mult1|auto_generated|w253w [15] & ((\M1_unit|Mult0|auto_generated|w247w [15] & (!\M1_unit|Add15~29 )) # (!\M1_unit|Mult0|auto_generated|w247w [15] & ((\M1_unit|Add15~29 ) # (GND))))) # 
// (!\M1_unit|Mult1|auto_generated|w253w [15] & ((\M1_unit|Mult0|auto_generated|w247w [15] & (\M1_unit|Add15~29  & VCC)) # (!\M1_unit|Mult0|auto_generated|w247w [15] & (!\M1_unit|Add15~29 ))))
// \M1_unit|Add15~31  = CARRY((\M1_unit|Mult1|auto_generated|w253w [15] & ((!\M1_unit|Add15~29 ) # (!\M1_unit|Mult0|auto_generated|w247w [15]))) # (!\M1_unit|Mult1|auto_generated|w253w [15] & (!\M1_unit|Mult0|auto_generated|w247w [15] & !\M1_unit|Add15~29 
// )))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [15]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~29 ),
	.combout(\M1_unit|Add15~30_combout ),
	.cout(\M1_unit|Add15~31 ));
// synopsys translate_off
defparam \M1_unit|Add15~30 .lut_mask = 16'h692B;
defparam \M1_unit|Add15~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N16
cycloneii_lcell_comb \M1_unit|Add15~40 (
// Equation(s):
// \M1_unit|Add15~40_combout  = ((\M1_unit|Mult0|auto_generated|op_1~4_combout  $ (\M1_unit|Mult1|auto_generated|op_1~4_combout  $ (\M1_unit|Add15~39 )))) # (GND)
// \M1_unit|Add15~41  = CARRY((\M1_unit|Mult0|auto_generated|op_1~4_combout  & ((!\M1_unit|Add15~39 ) # (!\M1_unit|Mult1|auto_generated|op_1~4_combout ))) # (!\M1_unit|Mult0|auto_generated|op_1~4_combout  & (!\M1_unit|Mult1|auto_generated|op_1~4_combout  & 
// !\M1_unit|Add15~39 )))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~4_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~39 ),
	.combout(\M1_unit|Add15~40_combout ),
	.cout(\M1_unit|Add15~41 ));
// synopsys translate_off
defparam \M1_unit|Add15~40 .lut_mask = 16'h962B;
defparam \M1_unit|Add15~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N18
cycloneii_lcell_comb \M1_unit|Add15~42 (
// Equation(s):
// \M1_unit|Add15~42_combout  = (\M1_unit|Mult0|auto_generated|op_1~6_combout  & ((\M1_unit|Mult1|auto_generated|op_1~6_combout  & (!\M1_unit|Add15~41 )) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout  & (\M1_unit|Add15~41  & VCC)))) # 
// (!\M1_unit|Mult0|auto_generated|op_1~6_combout  & ((\M1_unit|Mult1|auto_generated|op_1~6_combout  & ((\M1_unit|Add15~41 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout  & (!\M1_unit|Add15~41 ))))
// \M1_unit|Add15~43  = CARRY((\M1_unit|Mult0|auto_generated|op_1~6_combout  & (\M1_unit|Mult1|auto_generated|op_1~6_combout  & !\M1_unit|Add15~41 )) # (!\M1_unit|Mult0|auto_generated|op_1~6_combout  & ((\M1_unit|Mult1|auto_generated|op_1~6_combout ) # 
// (!\M1_unit|Add15~41 ))))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~6_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~41 ),
	.combout(\M1_unit|Add15~42_combout ),
	.cout(\M1_unit|Add15~43 ));
// synopsys translate_off
defparam \M1_unit|Add15~42 .lut_mask = 16'h694D;
defparam \M1_unit|Add15~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N22
cycloneii_lcell_comb \M1_unit|Add21~22 (
// Equation(s):
// \M1_unit|Add21~22_combout  = (\M1_unit|Add20~38_combout  & (!\M1_unit|Add21~21 )) # (!\M1_unit|Add20~38_combout  & ((\M1_unit|Add21~21 ) # (GND)))
// \M1_unit|Add21~23  = CARRY((!\M1_unit|Add21~21 ) # (!\M1_unit|Add20~38_combout ))

	.dataa(\M1_unit|Add20~38_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~21 ),
	.combout(\M1_unit|Add21~22_combout ),
	.cout(\M1_unit|Add21~23 ));
// synopsys translate_off
defparam \M1_unit|Add21~22 .lut_mask = 16'h5A5F;
defparam \M1_unit|Add21~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N24
cycloneii_lcell_comb \M1_unit|Add21~24 (
// Equation(s):
// \M1_unit|Add21~24_combout  = (\M1_unit|Add20~40_combout  & (\M1_unit|Add21~23  $ (GND))) # (!\M1_unit|Add20~40_combout  & (!\M1_unit|Add21~23  & VCC))
// \M1_unit|Add21~25  = CARRY((\M1_unit|Add20~40_combout  & !\M1_unit|Add21~23 ))

	.dataa(vcc),
	.datab(\M1_unit|Add20~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~23 ),
	.combout(\M1_unit|Add21~24_combout ),
	.cout(\M1_unit|Add21~25 ));
// synopsys translate_off
defparam \M1_unit|Add21~24 .lut_mask = 16'hC30C;
defparam \M1_unit|Add21~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N28
cycloneii_lcell_comb \M1_unit|Add21~28 (
// Equation(s):
// \M1_unit|Add21~28_combout  = (\M1_unit|Add20~44_combout  & (\M1_unit|Add21~27  $ (GND))) # (!\M1_unit|Add20~44_combout  & (!\M1_unit|Add21~27  & VCC))
// \M1_unit|Add21~29  = CARRY((\M1_unit|Add20~44_combout  & !\M1_unit|Add21~27 ))

	.dataa(vcc),
	.datab(\M1_unit|Add20~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~27 ),
	.combout(\M1_unit|Add21~28_combout ),
	.cout(\M1_unit|Add21~29 ));
// synopsys translate_off
defparam \M1_unit|Add21~28 .lut_mask = 16'hC30C;
defparam \M1_unit|Add21~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N30
cycloneii_lcell_comb \M1_unit|Add21~30 (
// Equation(s):
// \M1_unit|Add21~30_combout  = (\M1_unit|Add20~46_combout  & (!\M1_unit|Add21~29 )) # (!\M1_unit|Add20~46_combout  & ((\M1_unit|Add21~29 ) # (GND)))
// \M1_unit|Add21~31  = CARRY((!\M1_unit|Add21~29 ) # (!\M1_unit|Add20~46_combout ))

	.dataa(\M1_unit|Add20~46_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~29 ),
	.combout(\M1_unit|Add21~30_combout ),
	.cout(\M1_unit|Add21~31 ));
// synopsys translate_off
defparam \M1_unit|Add21~30 .lut_mask = 16'h5A5F;
defparam \M1_unit|Add21~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
cycloneii_lcell_comb \M1_unit|Add22~62 (
// Equation(s):
// \M1_unit|Add22~62_combout  = (\M1_unit|Add21~28_combout  & (\M1_unit|Add22~61  & VCC)) # (!\M1_unit|Add21~28_combout  & (!\M1_unit|Add22~61 ))
// \M1_unit|Add22~63  = CARRY((!\M1_unit|Add21~28_combout  & !\M1_unit|Add22~61 ))

	.dataa(vcc),
	.datab(\M1_unit|Add21~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~61 ),
	.combout(\M1_unit|Add22~62_combout ),
	.cout(\M1_unit|Add22~63 ));
// synopsys translate_off
defparam \M1_unit|Add22~62 .lut_mask = 16'hC303;
defparam \M1_unit|Add22~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
cycloneii_lcell_comb \M1_unit|Add22~64 (
// Equation(s):
// \M1_unit|Add22~64_combout  = (\M1_unit|Add21~30_combout  & ((GND) # (!\M1_unit|Add22~63 ))) # (!\M1_unit|Add21~30_combout  & (\M1_unit|Add22~63  $ (GND)))
// \M1_unit|Add22~65  = CARRY((\M1_unit|Add21~30_combout ) # (!\M1_unit|Add22~63 ))

	.dataa(vcc),
	.datab(\M1_unit|Add21~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~63 ),
	.combout(\M1_unit|Add22~64_combout ),
	.cout(\M1_unit|Add22~65 ));
// synopsys translate_off
defparam \M1_unit|Add22~64 .lut_mask = 16'h3CCF;
defparam \M1_unit|Add22~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N20
cycloneii_lcell_comb \M1_unit|Add22~105 (
// Equation(s):
// \M1_unit|Add22~105_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~64_combout )))) # (!\M1_unit|Equal15~0_combout  & (!\SRAM_unit|SRAM_read_data [15] & (\M1_unit|b_IN2[6]~0_combout )))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|b_IN2[6]~0_combout ),
	.datad(\M1_unit|Add22~64_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~105_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~105 .lut_mask = 16'hDC10;
defparam \M1_unit|Add22~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
cycloneii_lcell_comb \M1_unit|Add22~66 (
// Equation(s):
// \M1_unit|Add22~66_combout  = (\M1_unit|Add21~32_combout  & (\M1_unit|Add22~65  & VCC)) # (!\M1_unit|Add21~32_combout  & (!\M1_unit|Add22~65 ))
// \M1_unit|Add22~67  = CARRY((!\M1_unit|Add21~32_combout  & !\M1_unit|Add22~65 ))

	.dataa(\M1_unit|Add21~32_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~65 ),
	.combout(\M1_unit|Add22~66_combout ),
	.cout(\M1_unit|Add22~67 ));
// synopsys translate_off
defparam \M1_unit|Add22~66 .lut_mask = 16'hA505;
defparam \M1_unit|Add22~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
cycloneii_lcell_comb \M1_unit|Add22~106 (
// Equation(s):
// \M1_unit|Add22~106_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~66_combout )))) # (!\M1_unit|Equal15~0_combout  & (\M1_unit|b_IN2[6]~0_combout  & (!\SRAM_unit|SRAM_read_data [15])))

	.dataa(\M1_unit|Equal15~0_combout ),
	.datab(\M1_unit|b_IN2[6]~0_combout ),
	.datac(\SRAM_unit|SRAM_read_data [15]),
	.datad(\M1_unit|Add22~66_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~106_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~106 .lut_mask = 16'hAE04;
defparam \M1_unit|Add22~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N20
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~10_combout  = (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23  & (\M1_unit|Mult0|auto_generated|op_1~9  & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23  
// & (!\M1_unit|Mult0|auto_generated|op_1~9 )))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\M1_unit|Mult0|auto_generated|op_1~9 )) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// ((\M1_unit|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \M1_unit|Mult0|auto_generated|op_1~11  = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23  & !\M1_unit|Mult0|auto_generated|op_1~9 )) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// ((!\M1_unit|Mult0|auto_generated|op_1~9 ) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datab(\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~9 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~10_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \M1_unit|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N22
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~12_combout  = ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT6  $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\M1_unit|Mult0|auto_generated|op_1~11 )))) # (GND)
// \M1_unit|Mult0|auto_generated|op_1~13  = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT6  & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\M1_unit|Mult0|auto_generated|op_1~11 ))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT6  & 
// (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24  & !\M1_unit|Mult0|auto_generated|op_1~11 )))

	.dataa(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~11 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~12_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \M1_unit|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N18
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~8 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~8_combout  = ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT4  $ (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT22  $ (!\M1_unit|Mult1|auto_generated|op_1~7 )))) # (GND)
// \M1_unit|Mult1|auto_generated|op_1~9  = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT4  & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT22 ) # (!\M1_unit|Mult1|auto_generated|op_1~7 ))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT4  & 
// (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT22  & !\M1_unit|Mult1|auto_generated|op_1~7 )))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT22 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~7 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~8_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \M1_unit|Mult1|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N20
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~10 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~10_combout  = (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5  & (\M1_unit|Mult1|auto_generated|op_1~9  & VCC)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5  
// & (!\M1_unit|Mult1|auto_generated|op_1~9 )))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23  & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5  & (!\M1_unit|Mult1|auto_generated|op_1~9 )) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5  & 
// ((\M1_unit|Mult1|auto_generated|op_1~9 ) # (GND)))))
// \M1_unit|Mult1|auto_generated|op_1~11  = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23  & (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5  & !\M1_unit|Mult1|auto_generated|op_1~9 )) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23  & 
// ((!\M1_unit|Mult1|auto_generated|op_1~9 ) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT5 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~9 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~10_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \M1_unit|Mult1|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N22
cycloneii_lcell_comb \M1_unit|Add15~46 (
// Equation(s):
// \M1_unit|Add15~46_combout  = (\M1_unit|Mult0|auto_generated|op_1~10_combout  & ((\M1_unit|Mult1|auto_generated|op_1~10_combout  & (!\M1_unit|Add15~45 )) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout  & (\M1_unit|Add15~45  & VCC)))) # 
// (!\M1_unit|Mult0|auto_generated|op_1~10_combout  & ((\M1_unit|Mult1|auto_generated|op_1~10_combout  & ((\M1_unit|Add15~45 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout  & (!\M1_unit|Add15~45 ))))
// \M1_unit|Add15~47  = CARRY((\M1_unit|Mult0|auto_generated|op_1~10_combout  & (\M1_unit|Mult1|auto_generated|op_1~10_combout  & !\M1_unit|Add15~45 )) # (!\M1_unit|Mult0|auto_generated|op_1~10_combout  & ((\M1_unit|Mult1|auto_generated|op_1~10_combout ) # 
// (!\M1_unit|Add15~45 ))))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~10_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~45 ),
	.combout(\M1_unit|Add15~46_combout ),
	.cout(\M1_unit|Add15~47 ));
// synopsys translate_off
defparam \M1_unit|Add15~46 .lut_mask = 16'h694D;
defparam \M1_unit|Add15~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N24
cycloneii_lcell_comb \M1_unit|Add15~48 (
// Equation(s):
// \M1_unit|Add15~48_combout  = ((\M1_unit|Mult1|auto_generated|op_1~12_combout  $ (\M1_unit|Mult0|auto_generated|op_1~12_combout  $ (\M1_unit|Add15~47 )))) # (GND)
// \M1_unit|Add15~49  = CARRY((\M1_unit|Mult1|auto_generated|op_1~12_combout  & (\M1_unit|Mult0|auto_generated|op_1~12_combout  & !\M1_unit|Add15~47 )) # (!\M1_unit|Mult1|auto_generated|op_1~12_combout  & ((\M1_unit|Mult0|auto_generated|op_1~12_combout ) # 
// (!\M1_unit|Add15~47 ))))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~12_combout ),
	.datab(\M1_unit|Mult0|auto_generated|op_1~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~47 ),
	.combout(\M1_unit|Add15~48_combout ),
	.cout(\M1_unit|Add15~49 ));
// synopsys translate_off
defparam \M1_unit|Add15~48 .lut_mask = 16'h964D;
defparam \M1_unit|Add15~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N2
cycloneii_lcell_comb \M1_unit|Selector194~0 (
// Equation(s):
// \M1_unit|Selector194~0_combout  = ((\M1_unit|c_IN1 [0] & !\M1_unit|WideOr34~combout )) # (!\M1_unit|b_IN2[6]~0_combout )

	.dataa(\M1_unit|b_IN2[6]~0_combout ),
	.datab(vcc),
	.datac(\M1_unit|c_IN1 [0]),
	.datad(\M1_unit|WideOr34~combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector194~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector194~0 .lut_mask = 16'h55F5;
defparam \M1_unit|Selector194~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N3
cycloneii_lcell_ff \M1_unit|c_IN1[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector194~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_IN1 [0]));

// Location: LCCOMB_X40_Y19_N20
cycloneii_lcell_comb \M1_unit|Selector193~0 (
// Equation(s):
// \M1_unit|Selector193~0_combout  = (\M1_unit|Equal13~4_combout ) # ((\M1_unit|Equal11~4_combout ) # ((\M1_unit|c_IN1 [1] & !\M1_unit|WideOr34~combout )))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|Equal11~4_combout ),
	.datac(\M1_unit|c_IN1 [1]),
	.datad(\M1_unit|WideOr34~combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector193~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector193~0 .lut_mask = 16'hEEFE;
defparam \M1_unit|Selector193~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N21
cycloneii_lcell_ff \M1_unit|c_IN1[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector193~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_IN1 [1]));

// Location: LCCOMB_X38_Y18_N30
cycloneii_lcell_comb \M1_unit|Selector191~0 (
// Equation(s):
// \M1_unit|Selector191~0_combout  = ((\M1_unit|M1_state [1] & ((!\M1_unit|Equal8~4_combout ))) # (!\M1_unit|M1_state [1] & (!\M1_unit|Equal12~4_combout ))) # (!\M1_unit|M1_state [0])

	.dataa(\M1_unit|M1_state [0]),
	.datab(\M1_unit|Equal12~4_combout ),
	.datac(\M1_unit|Equal8~4_combout ),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|Selector191~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector191~0 .lut_mask = 16'h5F77;
defparam \M1_unit|Selector191~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N14
cycloneii_lcell_comb \M1_unit|Selector191~1 (
// Equation(s):
// \M1_unit|Selector191~1_combout  = (((\M1_unit|c_IN1 [3] & !\M1_unit|WideOr34~combout )) # (!\M1_unit|Selector191~0_combout )) # (!\M1_unit|b_IN2[6]~2_combout )

	.dataa(\M1_unit|b_IN2[6]~2_combout ),
	.datab(\M1_unit|Selector191~0_combout ),
	.datac(\M1_unit|c_IN1 [3]),
	.datad(\M1_unit|WideOr34~combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector191~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector191~1 .lut_mask = 16'h77F7;
defparam \M1_unit|Selector191~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N15
cycloneii_lcell_ff \M1_unit|c_IN1[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector191~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_IN1 [3]));

// Location: LCCOMB_X40_Y19_N16
cycloneii_lcell_comb \M1_unit|c_IN1[4]~0 (
// Equation(s):
// \M1_unit|c_IN1[4]~0_combout  = ((\M1_unit|c_IN1 [4]) # (!\M1_unit|b_IN2[6]~0_combout )) # (!\M1_unit|b_IN2[6]~2_combout )

	.dataa(vcc),
	.datab(\M1_unit|b_IN2[6]~2_combout ),
	.datac(\M1_unit|c_IN1 [4]),
	.datad(\M1_unit|b_IN2[6]~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|c_IN1[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|c_IN1[4]~0 .lut_mask = 16'hF3FF;
defparam \M1_unit|c_IN1[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N17
cycloneii_lcell_ff \M1_unit|c_IN1[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|c_IN1[4]~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_IN1 [4]));

// Location: LCCOMB_X40_Y19_N26
cycloneii_lcell_comb \M1_unit|Selector189~0 (
// Equation(s):
// \M1_unit|Selector189~0_combout  = ((\M1_unit|c_IN1 [10] & !\M1_unit|WideOr34~combout )) # (!\M1_unit|b_IN2[6]~2_combout )

	.dataa(vcc),
	.datab(\M1_unit|b_IN2[6]~2_combout ),
	.datac(\M1_unit|c_IN1 [10]),
	.datad(\M1_unit|WideOr34~combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector189~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector189~0 .lut_mask = 16'h33F3;
defparam \M1_unit|Selector189~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N27
cycloneii_lcell_ff \M1_unit|c_IN1[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector189~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_IN1 [10]));

// Location: LCCOMB_X40_Y24_N24
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~14 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~14_combout  = (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25  & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7  & (\M1_unit|Mult1|auto_generated|op_1~13  & VCC)) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7  
// & (!\M1_unit|Mult1|auto_generated|op_1~13 )))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25  & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7  & (!\M1_unit|Mult1|auto_generated|op_1~13 )) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7  & 
// ((\M1_unit|Mult1|auto_generated|op_1~13 ) # (GND)))))
// \M1_unit|Mult1|auto_generated|op_1~15  = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25  & (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7  & !\M1_unit|Mult1|auto_generated|op_1~13 )) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25  & 
// ((!\M1_unit|Mult1|auto_generated|op_1~13 ) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~13 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~14_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \M1_unit|Mult1|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N26
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~16 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~16_combout  = ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT26  $ (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT8  $ (!\M1_unit|Mult1|auto_generated|op_1~15 )))) # (GND)
// \M1_unit|Mult1|auto_generated|op_1~17  = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT26  & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT8 ) # (!\M1_unit|Mult1|auto_generated|op_1~15 ))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT26  & 
// (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT8  & !\M1_unit|Mult1|auto_generated|op_1~15 )))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT8 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~15 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~16_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \M1_unit|Mult1|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
cycloneii_lcell_comb \M1_unit|Add22~68 (
// Equation(s):
// \M1_unit|Add22~68_combout  = (\M1_unit|Add21~34_combout  & ((GND) # (!\M1_unit|Add22~67 ))) # (!\M1_unit|Add21~34_combout  & (\M1_unit|Add22~67  $ (GND)))
// \M1_unit|Add22~69  = CARRY((\M1_unit|Add21~34_combout ) # (!\M1_unit|Add22~67 ))

	.dataa(vcc),
	.datab(\M1_unit|Add21~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~67 ),
	.combout(\M1_unit|Add22~68_combout ),
	.cout(\M1_unit|Add22~69 ));
// synopsys translate_off
defparam \M1_unit|Add22~68 .lut_mask = 16'h3CCF;
defparam \M1_unit|Add22~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N30
cycloneii_lcell_comb \M1_unit|Add22~70 (
// Equation(s):
// \M1_unit|Add22~70_combout  = (\M1_unit|Add21~36_combout  & (\M1_unit|Add22~69  & VCC)) # (!\M1_unit|Add21~36_combout  & (!\M1_unit|Add22~69 ))
// \M1_unit|Add22~71  = CARRY((!\M1_unit|Add21~36_combout  & !\M1_unit|Add22~69 ))

	.dataa(vcc),
	.datab(\M1_unit|Add21~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~69 ),
	.combout(\M1_unit|Add22~70_combout ),
	.cout(\M1_unit|Add22~71 ));
// synopsys translate_off
defparam \M1_unit|Add22~70 .lut_mask = 16'hC303;
defparam \M1_unit|Add22~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N0
cycloneii_lcell_comb \M1_unit|Add22~72 (
// Equation(s):
// \M1_unit|Add22~72_combout  = (\M1_unit|Add21~38_combout  & ((GND) # (!\M1_unit|Add22~71 ))) # (!\M1_unit|Add21~38_combout  & (\M1_unit|Add22~71  $ (GND)))
// \M1_unit|Add22~73  = CARRY((\M1_unit|Add21~38_combout ) # (!\M1_unit|Add22~71 ))

	.dataa(\M1_unit|Add21~38_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~71 ),
	.combout(\M1_unit|Add22~72_combout ),
	.cout(\M1_unit|Add22~73 ));
// synopsys translate_off
defparam \M1_unit|Add22~72 .lut_mask = 16'h5AAF;
defparam \M1_unit|Add22~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N26
cycloneii_lcell_comb \M1_unit|Add22~109 (
// Equation(s):
// \M1_unit|Add22~109_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~72_combout )))) # (!\M1_unit|Equal15~0_combout  & (!\SRAM_unit|SRAM_read_data [15] & (\M1_unit|b_IN2[6]~0_combout )))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\M1_unit|b_IN2[6]~0_combout ),
	.datac(\M1_unit|Equal15~0_combout ),
	.datad(\M1_unit|Add22~72_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~109_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~109 .lut_mask = 16'hF404;
defparam \M1_unit|Add22~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneii_lcell_comb \M1_unit|Selector226~2 (
// Equation(s):
// \M1_unit|Selector226~2_combout  = (\SRAM_unit|SRAM_read_data [8] & ((\M1_unit|Equal6~0_combout ) # ((\M1_unit|Equal11~4_combout  & \M1_unit|VR[3][0]~regout )))) # (!\SRAM_unit|SRAM_read_data [8] & (\M1_unit|Equal11~4_combout  & (\M1_unit|VR[3][0]~regout 
// )))

	.dataa(\SRAM_unit|SRAM_read_data [8]),
	.datab(\M1_unit|Equal11~4_combout ),
	.datac(\M1_unit|VR[3][0]~regout ),
	.datad(\M1_unit|Equal6~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector226~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector226~2 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector226~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
cycloneii_lcell_comb \M1_unit|Selector226~1 (
// Equation(s):
// \M1_unit|Selector226~1_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[3][0]~regout ) # ((\M1_unit|Equal12~5_combout  & \M1_unit|VR[0][0]~regout )))) # (!\M1_unit|Equal13~4_combout  & (\M1_unit|Equal12~5_combout  & ((\M1_unit|VR[0][0]~regout ))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|Equal12~5_combout ),
	.datac(\M1_unit|UR[3][0]~regout ),
	.datad(\M1_unit|VR[0][0]~regout ),
	.cin(gnd),
	.combout(\M1_unit|Selector226~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector226~1 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector226~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
cycloneii_lcell_comb \M1_unit|Selector225~1 (
// Equation(s):
// \M1_unit|Selector225~1_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[3][1]~regout ) # ((\M1_unit|Equal12~5_combout  & \M1_unit|VR[0][1]~regout )))) # (!\M1_unit|Equal13~4_combout  & (\M1_unit|Equal12~5_combout  & ((\M1_unit|VR[0][1]~regout ))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|Equal12~5_combout ),
	.datac(\M1_unit|UR[3][1]~regout ),
	.datad(\M1_unit|VR[0][1]~regout ),
	.cin(gnd),
	.combout(\M1_unit|Selector225~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector225~1 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector225~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N0
cycloneii_lcell_comb \M1_unit|Add21~0 (
// Equation(s):
// \M1_unit|Add21~0_combout  = (\M1_unit|Add20~14_combout  & (\M1_unit|Add20~16_combout  $ (VCC))) # (!\M1_unit|Add20~14_combout  & (\M1_unit|Add20~16_combout  & VCC))
// \M1_unit|Add21~1  = CARRY((\M1_unit|Add20~14_combout  & \M1_unit|Add20~16_combout ))

	.dataa(\M1_unit|Add20~14_combout ),
	.datab(\M1_unit|Add20~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Add21~0_combout ),
	.cout(\M1_unit|Add21~1 ));
// synopsys translate_off
defparam \M1_unit|Add21~0 .lut_mask = 16'h6688;
defparam \M1_unit|Add21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N2
cycloneii_lcell_comb \M1_unit|Add21~2 (
// Equation(s):
// \M1_unit|Add21~2_combout  = (\M1_unit|Add20~18_combout  & (!\M1_unit|Add21~1 )) # (!\M1_unit|Add20~18_combout  & ((\M1_unit|Add21~1 ) # (GND)))
// \M1_unit|Add21~3  = CARRY((!\M1_unit|Add21~1 ) # (!\M1_unit|Add20~18_combout ))

	.dataa(\M1_unit|Add20~18_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~1 ),
	.combout(\M1_unit|Add21~2_combout ),
	.cout(\M1_unit|Add21~3 ));
// synopsys translate_off
defparam \M1_unit|Add21~2 .lut_mask = 16'h5A5F;
defparam \M1_unit|Add21~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N14
cycloneii_lcell_comb \M1_unit|Selector225~0 (
// Equation(s):
// \M1_unit|Selector225~0_combout  = (\M1_unit|Equal15~0_combout  & ((\M1_unit|Add21~2_combout ) # ((\M1_unit|UR[0][1]~regout  & \M1_unit|Equal14~0_combout )))) # (!\M1_unit|Equal15~0_combout  & (\M1_unit|UR[0][1]~regout  & (\M1_unit|Equal14~0_combout )))

	.dataa(\M1_unit|Equal15~0_combout ),
	.datab(\M1_unit|UR[0][1]~regout ),
	.datac(\M1_unit|Equal14~0_combout ),
	.datad(\M1_unit|Add21~2_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector225~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector225~0 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector225~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneii_lcell_comb \M1_unit|Selector225~3 (
// Equation(s):
// \M1_unit|Selector225~3_combout  = (\M1_unit|Selector225~2_combout ) # ((\M1_unit|Selector225~1_combout ) # (\M1_unit|Selector225~0_combout ))

	.dataa(\M1_unit|Selector225~2_combout ),
	.datab(\M1_unit|Selector225~1_combout ),
	.datac(\M1_unit|Selector225~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Selector225~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector225~3 .lut_mask = 16'hFEFE;
defparam \M1_unit|Selector225~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneii_lcell_comb \M1_unit|Selector85~0 (
// Equation(s):
// \M1_unit|Selector85~0_combout  = (\M1_unit|WideOr19~combout  & (\M1_unit|V_data [10])) # (!\M1_unit|WideOr19~combout  & ((\SRAM_unit|SRAM_read_data [10])))

	.dataa(\M1_unit|V_data [10]),
	.datab(\SRAM_unit|SRAM_read_data [10]),
	.datac(\M1_unit|WideOr19~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector85~0 .lut_mask = 16'hACAC;
defparam \M1_unit|Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N27
cycloneii_lcell_ff \M1_unit|VR[0][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector85~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr20~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[0][2]~regout ));

// Location: LCFF_X35_Y22_N11
cycloneii_lcell_ff \M1_unit|VR[1][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[0][2]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[1][2]~regout ));

// Location: LCCOMB_X36_Y22_N12
cycloneii_lcell_comb \M1_unit|VR[2][2]~feeder (
// Equation(s):
// \M1_unit|VR[2][2]~feeder_combout  = \M1_unit|VR[1][2]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|VR[1][2]~regout ),
	.cin(gnd),
	.combout(\M1_unit|VR[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|VR[2][2]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|VR[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N13
cycloneii_lcell_ff \M1_unit|VR[2][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|VR[2][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[2][2]~regout ));

// Location: LCFF_X36_Y19_N27
cycloneii_lcell_ff \M1_unit|VR[3][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[2][2]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[3][2]~regout ));

// Location: LCCOMB_X36_Y19_N26
cycloneii_lcell_comb \M1_unit|Selector224~2 (
// Equation(s):
// \M1_unit|Selector224~2_combout  = (\SRAM_unit|SRAM_read_data [10] & ((\M1_unit|Equal6~0_combout ) # ((\M1_unit|Equal11~4_combout  & \M1_unit|VR[3][2]~regout )))) # (!\SRAM_unit|SRAM_read_data [10] & (\M1_unit|Equal11~4_combout  & (\M1_unit|VR[3][2]~regout 
// )))

	.dataa(\SRAM_unit|SRAM_read_data [10]),
	.datab(\M1_unit|Equal11~4_combout ),
	.datac(\M1_unit|VR[3][2]~regout ),
	.datad(\M1_unit|Equal6~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector224~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector224~2 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector224~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N16
cycloneii_lcell_comb \M1_unit|Selector224~1 (
// Equation(s):
// \M1_unit|Selector224~1_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[3][2]~regout ) # ((\M1_unit|Equal12~5_combout  & \M1_unit|VR[0][2]~regout )))) # (!\M1_unit|Equal13~4_combout  & (\M1_unit|Equal12~5_combout  & ((\M1_unit|VR[0][2]~regout ))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|Equal12~5_combout ),
	.datac(\M1_unit|UR[3][2]~regout ),
	.datad(\M1_unit|VR[0][2]~regout ),
	.cin(gnd),
	.combout(\M1_unit|Selector224~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector224~1 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector224~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N4
cycloneii_lcell_comb \M1_unit|Add21~4 (
// Equation(s):
// \M1_unit|Add21~4_combout  = (\M1_unit|Add20~20_combout  & (\M1_unit|Add21~3  $ (GND))) # (!\M1_unit|Add20~20_combout  & (!\M1_unit|Add21~3  & VCC))
// \M1_unit|Add21~5  = CARRY((\M1_unit|Add20~20_combout  & !\M1_unit|Add21~3 ))

	.dataa(vcc),
	.datab(\M1_unit|Add20~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~3 ),
	.combout(\M1_unit|Add21~4_combout ),
	.cout(\M1_unit|Add21~5 ));
// synopsys translate_off
defparam \M1_unit|Add21~4 .lut_mask = 16'hC30C;
defparam \M1_unit|Add21~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N6
cycloneii_lcell_comb \M1_unit|Selector224~0 (
// Equation(s):
// \M1_unit|Selector224~0_combout  = (\M1_unit|Equal15~0_combout  & ((\M1_unit|Add21~4_combout ) # ((\M1_unit|Equal14~0_combout  & \M1_unit|UR[0][2]~regout )))) # (!\M1_unit|Equal15~0_combout  & (\M1_unit|Equal14~0_combout  & (\M1_unit|UR[0][2]~regout )))

	.dataa(\M1_unit|Equal15~0_combout ),
	.datab(\M1_unit|Equal14~0_combout ),
	.datac(\M1_unit|UR[0][2]~regout ),
	.datad(\M1_unit|Add21~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector224~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector224~0 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector224~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
cycloneii_lcell_comb \M1_unit|Selector224~3 (
// Equation(s):
// \M1_unit|Selector224~3_combout  = (\M1_unit|Selector224~2_combout ) # ((\M1_unit|Selector224~1_combout ) # (\M1_unit|Selector224~0_combout ))

	.dataa(vcc),
	.datab(\M1_unit|Selector224~2_combout ),
	.datac(\M1_unit|Selector224~1_combout ),
	.datad(\M1_unit|Selector224~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector224~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector224~3 .lut_mask = 16'hFFFC;
defparam \M1_unit|Selector224~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X39_Y19_N0
cycloneii_mac_mult \M1_unit|Mult2|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.aclr(\resetn~clkctrl_outclk ),
	.ena(\M1_unit|WideOr34~combout ),
	.dataa({\M1_unit|Add22~107_combout ,\M1_unit|Add22~106_combout ,\M1_unit|Add22~105_combout ,\M1_unit|Add22~104_combout ,\M1_unit|Add22~103_combout ,\M1_unit|Add22~102_combout ,\M1_unit|Add22~101_combout ,\M1_unit|Add22~100_combout ,\M1_unit|Add22~99_combout ,
\M1_unit|Add22~98_combout ,\M1_unit|Selector219~4_combout ,\M1_unit|Selector220~3_combout ,\M1_unit|Selector221~3_combout ,\M1_unit|Selector222~3_combout ,\M1_unit|Selector223~3_combout ,\M1_unit|Selector224~3_combout ,\M1_unit|Selector225~3_combout ,
\M1_unit|Selector226~3_combout }),
	.datab({\M1_unit|c_IN1 [10],\M1_unit|c_IN1 [10],gnd,gnd,\M1_unit|c_IN1 [10],gnd,gnd,\M1_unit|c_IN1 [1],gnd,gnd,\M1_unit|c_IN1 [4],\M1_unit|c_IN1 [3],\M1_unit|c_IN1 [0],\M1_unit|c_IN1 [1],\M1_unit|c_IN1 [0],gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\M1_unit|Mult2|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \M1_unit|Mult2|auto_generated|mac_mult1 .dataa_width = 18;
defparam \M1_unit|Mult2|auto_generated|mac_mult1 .datab_clock = "none";
defparam \M1_unit|Mult2|auto_generated|mac_mult1 .datab_width = 18;
defparam \M1_unit|Mult2|auto_generated|mac_mult1 .signa_clock = "none";
defparam \M1_unit|Mult2|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N10
cycloneii_lcell_comb \M1_unit|Add16~2 (
// Equation(s):
// \M1_unit|Add16~2_combout  = (\M1_unit|Add15~2_combout  & ((\M1_unit|Mult2|auto_generated|w235w [1] & (\M1_unit|Add16~1  & VCC)) # (!\M1_unit|Mult2|auto_generated|w235w [1] & (!\M1_unit|Add16~1 )))) # (!\M1_unit|Add15~2_combout  & 
// ((\M1_unit|Mult2|auto_generated|w235w [1] & (!\M1_unit|Add16~1 )) # (!\M1_unit|Mult2|auto_generated|w235w [1] & ((\M1_unit|Add16~1 ) # (GND)))))
// \M1_unit|Add16~3  = CARRY((\M1_unit|Add15~2_combout  & (!\M1_unit|Mult2|auto_generated|w235w [1] & !\M1_unit|Add16~1 )) # (!\M1_unit|Add15~2_combout  & ((!\M1_unit|Add16~1 ) # (!\M1_unit|Mult2|auto_generated|w235w [1]))))

	.dataa(\M1_unit|Add15~2_combout ),
	.datab(\M1_unit|Mult2|auto_generated|w235w [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~1 ),
	.combout(\M1_unit|Add16~2_combout ),
	.cout(\M1_unit|Add16~3 ));
// synopsys translate_off
defparam \M1_unit|Add16~2 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N14
cycloneii_lcell_comb \M1_unit|Add16~6 (
// Equation(s):
// \M1_unit|Add16~6_combout  = (\M1_unit|Add15~6_combout  & ((\M1_unit|Mult2|auto_generated|w235w [3] & (\M1_unit|Add16~5  & VCC)) # (!\M1_unit|Mult2|auto_generated|w235w [3] & (!\M1_unit|Add16~5 )))) # (!\M1_unit|Add15~6_combout  & 
// ((\M1_unit|Mult2|auto_generated|w235w [3] & (!\M1_unit|Add16~5 )) # (!\M1_unit|Mult2|auto_generated|w235w [3] & ((\M1_unit|Add16~5 ) # (GND)))))
// \M1_unit|Add16~7  = CARRY((\M1_unit|Add15~6_combout  & (!\M1_unit|Mult2|auto_generated|w235w [3] & !\M1_unit|Add16~5 )) # (!\M1_unit|Add15~6_combout  & ((!\M1_unit|Add16~5 ) # (!\M1_unit|Mult2|auto_generated|w235w [3]))))

	.dataa(\M1_unit|Add15~6_combout ),
	.datab(\M1_unit|Mult2|auto_generated|w235w [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~5 ),
	.combout(\M1_unit|Add16~6_combout ),
	.cout(\M1_unit|Add16~7 ));
// synopsys translate_off
defparam \M1_unit|Add16~6 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N16
cycloneii_lcell_comb \M1_unit|Add16~8 (
// Equation(s):
// \M1_unit|Add16~8_combout  = ((\M1_unit|Mult2|auto_generated|w235w [4] $ (\M1_unit|Add15~8_combout  $ (!\M1_unit|Add16~7 )))) # (GND)
// \M1_unit|Add16~9  = CARRY((\M1_unit|Mult2|auto_generated|w235w [4] & ((\M1_unit|Add15~8_combout ) # (!\M1_unit|Add16~7 ))) # (!\M1_unit|Mult2|auto_generated|w235w [4] & (\M1_unit|Add15~8_combout  & !\M1_unit|Add16~7 )))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [4]),
	.datab(\M1_unit|Add15~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~7 ),
	.combout(\M1_unit|Add16~8_combout ),
	.cout(\M1_unit|Add16~9 ));
// synopsys translate_off
defparam \M1_unit|Add16~8 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N18
cycloneii_lcell_comb \M1_unit|Add16~10 (
// Equation(s):
// \M1_unit|Add16~10_combout  = (\M1_unit|Mult2|auto_generated|w235w [5] & ((\M1_unit|Add15~10_combout  & (\M1_unit|Add16~9  & VCC)) # (!\M1_unit|Add15~10_combout  & (!\M1_unit|Add16~9 )))) # (!\M1_unit|Mult2|auto_generated|w235w [5] & 
// ((\M1_unit|Add15~10_combout  & (!\M1_unit|Add16~9 )) # (!\M1_unit|Add15~10_combout  & ((\M1_unit|Add16~9 ) # (GND)))))
// \M1_unit|Add16~11  = CARRY((\M1_unit|Mult2|auto_generated|w235w [5] & (!\M1_unit|Add15~10_combout  & !\M1_unit|Add16~9 )) # (!\M1_unit|Mult2|auto_generated|w235w [5] & ((!\M1_unit|Add16~9 ) # (!\M1_unit|Add15~10_combout ))))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [5]),
	.datab(\M1_unit|Add15~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~9 ),
	.combout(\M1_unit|Add16~10_combout ),
	.cout(\M1_unit|Add16~11 ));
// synopsys translate_off
defparam \M1_unit|Add16~10 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N20
cycloneii_lcell_comb \M1_unit|Add16~12 (
// Equation(s):
// \M1_unit|Add16~12_combout  = ((\M1_unit|Add15~12_combout  $ (\M1_unit|Mult2|auto_generated|w235w [6] $ (!\M1_unit|Add16~11 )))) # (GND)
// \M1_unit|Add16~13  = CARRY((\M1_unit|Add15~12_combout  & ((\M1_unit|Mult2|auto_generated|w235w [6]) # (!\M1_unit|Add16~11 ))) # (!\M1_unit|Add15~12_combout  & (\M1_unit|Mult2|auto_generated|w235w [6] & !\M1_unit|Add16~11 )))

	.dataa(\M1_unit|Add15~12_combout ),
	.datab(\M1_unit|Mult2|auto_generated|w235w [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~11 ),
	.combout(\M1_unit|Add16~12_combout ),
	.cout(\M1_unit|Add16~13 ));
// synopsys translate_off
defparam \M1_unit|Add16~12 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N22
cycloneii_lcell_comb \M1_unit|Add16~14 (
// Equation(s):
// \M1_unit|Add16~14_combout  = (\M1_unit|Mult2|auto_generated|w235w [7] & ((\M1_unit|Add15~14_combout  & (\M1_unit|Add16~13  & VCC)) # (!\M1_unit|Add15~14_combout  & (!\M1_unit|Add16~13 )))) # (!\M1_unit|Mult2|auto_generated|w235w [7] & 
// ((\M1_unit|Add15~14_combout  & (!\M1_unit|Add16~13 )) # (!\M1_unit|Add15~14_combout  & ((\M1_unit|Add16~13 ) # (GND)))))
// \M1_unit|Add16~15  = CARRY((\M1_unit|Mult2|auto_generated|w235w [7] & (!\M1_unit|Add15~14_combout  & !\M1_unit|Add16~13 )) # (!\M1_unit|Mult2|auto_generated|w235w [7] & ((!\M1_unit|Add16~13 ) # (!\M1_unit|Add15~14_combout ))))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [7]),
	.datab(\M1_unit|Add15~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~13 ),
	.combout(\M1_unit|Add16~14_combout ),
	.cout(\M1_unit|Add16~15 ));
// synopsys translate_off
defparam \M1_unit|Add16~14 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y22_N23
cycloneii_lcell_ff \M1_unit|U_MAC[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Add16~14_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [7]));

// Location: LCFF_X45_Y22_N1
cycloneii_lcell_ff \M1_unit|U_MAC[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Add16~12_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [6]));

// Location: LCFF_X42_Y22_N19
cycloneii_lcell_ff \M1_unit|U_MAC[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Add16~10_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [5]));

// Location: LCFF_X42_Y22_N15
cycloneii_lcell_ff \M1_unit|U_MAC[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Add16~6_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [3]));

// Location: LCCOMB_X42_Y22_N8
cycloneii_lcell_comb \M1_unit|Add18~0 (
// Equation(s):
// \M1_unit|Add18~0_combout  = (\M1_unit|U_MAC [0] & (\M1_unit|Mult0|auto_generated|w247w [0] $ (VCC))) # (!\M1_unit|U_MAC [0] & (\M1_unit|Mult0|auto_generated|w247w [0] & VCC))
// \M1_unit|Add18~1  = CARRY((\M1_unit|U_MAC [0] & \M1_unit|Mult0|auto_generated|w247w [0]))

	.dataa(\M1_unit|U_MAC [0]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Add18~0_combout ),
	.cout(\M1_unit|Add18~1 ));
// synopsys translate_off
defparam \M1_unit|Add18~0 .lut_mask = 16'h6688;
defparam \M1_unit|Add18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N10
cycloneii_lcell_comb \M1_unit|Add18~2 (
// Equation(s):
// \M1_unit|Add18~2_combout  = (\M1_unit|U_MAC [1] & ((\M1_unit|Mult0|auto_generated|w247w [1] & (\M1_unit|Add18~1  & VCC)) # (!\M1_unit|Mult0|auto_generated|w247w [1] & (!\M1_unit|Add18~1 )))) # (!\M1_unit|U_MAC [1] & ((\M1_unit|Mult0|auto_generated|w247w 
// [1] & (!\M1_unit|Add18~1 )) # (!\M1_unit|Mult0|auto_generated|w247w [1] & ((\M1_unit|Add18~1 ) # (GND)))))
// \M1_unit|Add18~3  = CARRY((\M1_unit|U_MAC [1] & (!\M1_unit|Mult0|auto_generated|w247w [1] & !\M1_unit|Add18~1 )) # (!\M1_unit|U_MAC [1] & ((!\M1_unit|Add18~1 ) # (!\M1_unit|Mult0|auto_generated|w247w [1]))))

	.dataa(\M1_unit|U_MAC [1]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~1 ),
	.combout(\M1_unit|Add18~2_combout ),
	.cout(\M1_unit|Add18~3 ));
// synopsys translate_off
defparam \M1_unit|Add18~2 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N12
cycloneii_lcell_comb \M1_unit|Add18~4 (
// Equation(s):
// \M1_unit|Add18~4_combout  = ((\M1_unit|U_MAC [2] $ (\M1_unit|Mult0|auto_generated|w247w [2] $ (!\M1_unit|Add18~3 )))) # (GND)
// \M1_unit|Add18~5  = CARRY((\M1_unit|U_MAC [2] & ((\M1_unit|Mult0|auto_generated|w247w [2]) # (!\M1_unit|Add18~3 ))) # (!\M1_unit|U_MAC [2] & (\M1_unit|Mult0|auto_generated|w247w [2] & !\M1_unit|Add18~3 )))

	.dataa(\M1_unit|U_MAC [2]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~3 ),
	.combout(\M1_unit|Add18~4_combout ),
	.cout(\M1_unit|Add18~5 ));
// synopsys translate_off
defparam \M1_unit|Add18~4 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N14
cycloneii_lcell_comb \M1_unit|Add18~6 (
// Equation(s):
// \M1_unit|Add18~6_combout  = (\M1_unit|Mult0|auto_generated|w247w [3] & ((\M1_unit|U_MAC [3] & (\M1_unit|Add18~5  & VCC)) # (!\M1_unit|U_MAC [3] & (!\M1_unit|Add18~5 )))) # (!\M1_unit|Mult0|auto_generated|w247w [3] & ((\M1_unit|U_MAC [3] & 
// (!\M1_unit|Add18~5 )) # (!\M1_unit|U_MAC [3] & ((\M1_unit|Add18~5 ) # (GND)))))
// \M1_unit|Add18~7  = CARRY((\M1_unit|Mult0|auto_generated|w247w [3] & (!\M1_unit|U_MAC [3] & !\M1_unit|Add18~5 )) # (!\M1_unit|Mult0|auto_generated|w247w [3] & ((!\M1_unit|Add18~5 ) # (!\M1_unit|U_MAC [3]))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [3]),
	.datab(\M1_unit|U_MAC [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~5 ),
	.combout(\M1_unit|Add18~6_combout ),
	.cout(\M1_unit|Add18~7 ));
// synopsys translate_off
defparam \M1_unit|Add18~6 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N18
cycloneii_lcell_comb \M1_unit|Add18~10 (
// Equation(s):
// \M1_unit|Add18~10_combout  = (\M1_unit|Mult0|auto_generated|w247w [5] & ((\M1_unit|U_MAC [5] & (\M1_unit|Add18~9  & VCC)) # (!\M1_unit|U_MAC [5] & (!\M1_unit|Add18~9 )))) # (!\M1_unit|Mult0|auto_generated|w247w [5] & ((\M1_unit|U_MAC [5] & 
// (!\M1_unit|Add18~9 )) # (!\M1_unit|U_MAC [5] & ((\M1_unit|Add18~9 ) # (GND)))))
// \M1_unit|Add18~11  = CARRY((\M1_unit|Mult0|auto_generated|w247w [5] & (!\M1_unit|U_MAC [5] & !\M1_unit|Add18~9 )) # (!\M1_unit|Mult0|auto_generated|w247w [5] & ((!\M1_unit|Add18~9 ) # (!\M1_unit|U_MAC [5]))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [5]),
	.datab(\M1_unit|U_MAC [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~9 ),
	.combout(\M1_unit|Add18~10_combout ),
	.cout(\M1_unit|Add18~11 ));
// synopsys translate_off
defparam \M1_unit|Add18~10 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N20
cycloneii_lcell_comb \M1_unit|Add18~12 (
// Equation(s):
// \M1_unit|Add18~12_combout  = ((\M1_unit|Mult0|auto_generated|w247w [6] $ (\M1_unit|U_MAC [6] $ (!\M1_unit|Add18~11 )))) # (GND)
// \M1_unit|Add18~13  = CARRY((\M1_unit|Mult0|auto_generated|w247w [6] & ((\M1_unit|U_MAC [6]) # (!\M1_unit|Add18~11 ))) # (!\M1_unit|Mult0|auto_generated|w247w [6] & (\M1_unit|U_MAC [6] & !\M1_unit|Add18~11 )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [6]),
	.datab(\M1_unit|U_MAC [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~11 ),
	.combout(\M1_unit|Add18~12_combout ),
	.cout(\M1_unit|Add18~13 ));
// synopsys translate_off
defparam \M1_unit|Add18~12 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N24
cycloneii_lcell_comb \M1_unit|Add18~16 (
// Equation(s):
// \M1_unit|Add18~16_combout  = ((\M1_unit|U_MAC [8] $ (\M1_unit|Mult0|auto_generated|w247w [8] $ (!\M1_unit|Add18~15 )))) # (GND)
// \M1_unit|Add18~17  = CARRY((\M1_unit|U_MAC [8] & ((\M1_unit|Mult0|auto_generated|w247w [8]) # (!\M1_unit|Add18~15 ))) # (!\M1_unit|U_MAC [8] & (\M1_unit|Mult0|auto_generated|w247w [8] & !\M1_unit|Add18~15 )))

	.dataa(\M1_unit|U_MAC [8]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~15 ),
	.combout(\M1_unit|Add18~16_combout ),
	.cout(\M1_unit|Add18~17 ));
// synopsys translate_off
defparam \M1_unit|Add18~16 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
cycloneii_lcell_comb \M1_unit|Add19~8 (
// Equation(s):
// \M1_unit|Add19~8_combout  = ((\M1_unit|Mult1|auto_generated|w253w [4] $ (\M1_unit|Mult2|auto_generated|w235w [4] $ (\M1_unit|Add19~7 )))) # (GND)
// \M1_unit|Add19~9  = CARRY((\M1_unit|Mult1|auto_generated|w253w [4] & (\M1_unit|Mult2|auto_generated|w235w [4] & !\M1_unit|Add19~7 )) # (!\M1_unit|Mult1|auto_generated|w253w [4] & ((\M1_unit|Mult2|auto_generated|w235w [4]) # (!\M1_unit|Add19~7 ))))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [4]),
	.datab(\M1_unit|Mult2|auto_generated|w235w [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~7 ),
	.combout(\M1_unit|Add19~8_combout ),
	.cout(\M1_unit|Add19~9 ));
// synopsys translate_off
defparam \M1_unit|Add19~8 .lut_mask = 16'h964D;
defparam \M1_unit|Add19~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
cycloneii_lcell_comb \M1_unit|Add19~14 (
// Equation(s):
// \M1_unit|Add19~14_combout  = (\M1_unit|Mult1|auto_generated|w253w [7] & ((\M1_unit|Mult2|auto_generated|w235w [7] & (!\M1_unit|Add19~13 )) # (!\M1_unit|Mult2|auto_generated|w235w [7] & ((\M1_unit|Add19~13 ) # (GND))))) # 
// (!\M1_unit|Mult1|auto_generated|w253w [7] & ((\M1_unit|Mult2|auto_generated|w235w [7] & (\M1_unit|Add19~13  & VCC)) # (!\M1_unit|Mult2|auto_generated|w235w [7] & (!\M1_unit|Add19~13 ))))
// \M1_unit|Add19~15  = CARRY((\M1_unit|Mult1|auto_generated|w253w [7] & ((!\M1_unit|Add19~13 ) # (!\M1_unit|Mult2|auto_generated|w235w [7]))) # (!\M1_unit|Mult1|auto_generated|w253w [7] & (!\M1_unit|Mult2|auto_generated|w235w [7] & !\M1_unit|Add19~13 )))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [7]),
	.datab(\M1_unit|Mult2|auto_generated|w235w [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~13 ),
	.combout(\M1_unit|Add19~14_combout ),
	.cout(\M1_unit|Add19~15 ));
// synopsys translate_off
defparam \M1_unit|Add19~14 .lut_mask = 16'h692B;
defparam \M1_unit|Add19~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N8
cycloneii_lcell_comb \M1_unit|Add20~1 (
// Equation(s):
// \M1_unit|Add20~1_cout  = CARRY((\M1_unit|Add19~0_combout ) # (\M1_unit|Add18~0_combout ))

	.dataa(\M1_unit|Add19~0_combout ),
	.datab(\M1_unit|Add18~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\M1_unit|Add20~1_cout ));
// synopsys translate_off
defparam \M1_unit|Add20~1 .lut_mask = 16'h00EE;
defparam \M1_unit|Add20~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N10
cycloneii_lcell_comb \M1_unit|Add20~3 (
// Equation(s):
// \M1_unit|Add20~3_cout  = CARRY((\M1_unit|Add19~2_combout  & (!\M1_unit|Add18~2_combout  & !\M1_unit|Add20~1_cout )) # (!\M1_unit|Add19~2_combout  & ((!\M1_unit|Add20~1_cout ) # (!\M1_unit|Add18~2_combout ))))

	.dataa(\M1_unit|Add19~2_combout ),
	.datab(\M1_unit|Add18~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~1_cout ),
	.combout(),
	.cout(\M1_unit|Add20~3_cout ));
// synopsys translate_off
defparam \M1_unit|Add20~3 .lut_mask = 16'h0017;
defparam \M1_unit|Add20~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N12
cycloneii_lcell_comb \M1_unit|Add20~5 (
// Equation(s):
// \M1_unit|Add20~5_cout  = CARRY((\M1_unit|Add19~4_combout  & ((\M1_unit|Add18~4_combout ) # (!\M1_unit|Add20~3_cout ))) # (!\M1_unit|Add19~4_combout  & (\M1_unit|Add18~4_combout  & !\M1_unit|Add20~3_cout )))

	.dataa(\M1_unit|Add19~4_combout ),
	.datab(\M1_unit|Add18~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~3_cout ),
	.combout(),
	.cout(\M1_unit|Add20~5_cout ));
// synopsys translate_off
defparam \M1_unit|Add20~5 .lut_mask = 16'h008E;
defparam \M1_unit|Add20~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N14
cycloneii_lcell_comb \M1_unit|Add20~7 (
// Equation(s):
// \M1_unit|Add20~7_cout  = CARRY((\M1_unit|Add19~6_combout  & (!\M1_unit|Add18~6_combout  & !\M1_unit|Add20~5_cout )) # (!\M1_unit|Add19~6_combout  & ((!\M1_unit|Add20~5_cout ) # (!\M1_unit|Add18~6_combout ))))

	.dataa(\M1_unit|Add19~6_combout ),
	.datab(\M1_unit|Add18~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~5_cout ),
	.combout(),
	.cout(\M1_unit|Add20~7_cout ));
// synopsys translate_off
defparam \M1_unit|Add20~7 .lut_mask = 16'h0017;
defparam \M1_unit|Add20~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
cycloneii_lcell_comb \M1_unit|Add20~9 (
// Equation(s):
// \M1_unit|Add20~9_cout  = CARRY((\M1_unit|Add18~8_combout  & ((\M1_unit|Add19~8_combout ) # (!\M1_unit|Add20~7_cout ))) # (!\M1_unit|Add18~8_combout  & (\M1_unit|Add19~8_combout  & !\M1_unit|Add20~7_cout )))

	.dataa(\M1_unit|Add18~8_combout ),
	.datab(\M1_unit|Add19~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~7_cout ),
	.combout(),
	.cout(\M1_unit|Add20~9_cout ));
// synopsys translate_off
defparam \M1_unit|Add20~9 .lut_mask = 16'h008E;
defparam \M1_unit|Add20~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N18
cycloneii_lcell_comb \M1_unit|Add20~11 (
// Equation(s):
// \M1_unit|Add20~11_cout  = CARRY((\M1_unit|Add19~10_combout  & (!\M1_unit|Add18~10_combout  & !\M1_unit|Add20~9_cout )) # (!\M1_unit|Add19~10_combout  & ((!\M1_unit|Add20~9_cout ) # (!\M1_unit|Add18~10_combout ))))

	.dataa(\M1_unit|Add19~10_combout ),
	.datab(\M1_unit|Add18~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~9_cout ),
	.combout(),
	.cout(\M1_unit|Add20~11_cout ));
// synopsys translate_off
defparam \M1_unit|Add20~11 .lut_mask = 16'h0017;
defparam \M1_unit|Add20~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N20
cycloneii_lcell_comb \M1_unit|Add20~13 (
// Equation(s):
// \M1_unit|Add20~13_cout  = CARRY((\M1_unit|Add19~12_combout  & ((\M1_unit|Add18~12_combout ) # (!\M1_unit|Add20~11_cout ))) # (!\M1_unit|Add19~12_combout  & (\M1_unit|Add18~12_combout  & !\M1_unit|Add20~11_cout )))

	.dataa(\M1_unit|Add19~12_combout ),
	.datab(\M1_unit|Add18~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~11_cout ),
	.combout(),
	.cout(\M1_unit|Add20~13_cout ));
// synopsys translate_off
defparam \M1_unit|Add20~13 .lut_mask = 16'h008E;
defparam \M1_unit|Add20~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
cycloneii_lcell_comb \M1_unit|Add20~16 (
// Equation(s):
// \M1_unit|Add20~16_combout  = ((\M1_unit|Add19~16_combout  $ (\M1_unit|Add18~16_combout  $ (!\M1_unit|Add20~15 )))) # (GND)
// \M1_unit|Add20~17  = CARRY((\M1_unit|Add19~16_combout  & ((\M1_unit|Add18~16_combout ) # (!\M1_unit|Add20~15 ))) # (!\M1_unit|Add19~16_combout  & (\M1_unit|Add18~16_combout  & !\M1_unit|Add20~15 )))

	.dataa(\M1_unit|Add19~16_combout ),
	.datab(\M1_unit|Add18~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~15 ),
	.combout(\M1_unit|Add20~16_combout ),
	.cout(\M1_unit|Add20~17 ));
// synopsys translate_off
defparam \M1_unit|Add20~16 .lut_mask = 16'h698E;
defparam \M1_unit|Add20~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
cycloneii_lcell_comb \M1_unit|Selector226~0 (
// Equation(s):
// \M1_unit|Selector226~0_combout  = (\M1_unit|Equal15~0_combout  & ((\M1_unit|Add21~0_combout ) # ((\M1_unit|UR[0][0]~regout  & \M1_unit|Equal14~0_combout )))) # (!\M1_unit|Equal15~0_combout  & (\M1_unit|UR[0][0]~regout  & ((\M1_unit|Equal14~0_combout ))))

	.dataa(\M1_unit|Equal15~0_combout ),
	.datab(\M1_unit|UR[0][0]~regout ),
	.datac(\M1_unit|Add21~0_combout ),
	.datad(\M1_unit|Equal14~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector226~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector226~0 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector226~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneii_lcell_comb \M1_unit|Selector226~3 (
// Equation(s):
// \M1_unit|Selector226~3_combout  = (\M1_unit|Selector226~2_combout ) # ((\M1_unit|Selector226~1_combout ) # (\M1_unit|Selector226~0_combout ))

	.dataa(vcc),
	.datab(\M1_unit|Selector226~2_combout ),
	.datac(\M1_unit|Selector226~1_combout ),
	.datad(\M1_unit|Selector226~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector226~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector226~3 .lut_mask = 16'hFFFC;
defparam \M1_unit|Selector226~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N2
cycloneii_lcell_comb \M1_unit|Add21~34 (
// Equation(s):
// \M1_unit|Add21~34_combout  = (\M1_unit|Add20~50_combout  & (!\M1_unit|Add21~33 )) # (!\M1_unit|Add20~50_combout  & ((\M1_unit|Add21~33 ) # (GND)))
// \M1_unit|Add21~35  = CARRY((!\M1_unit|Add21~33 ) # (!\M1_unit|Add20~50_combout ))

	.dataa(\M1_unit|Add20~50_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~33 ),
	.combout(\M1_unit|Add21~34_combout ),
	.cout(\M1_unit|Add21~35 ));
// synopsys translate_off
defparam \M1_unit|Add21~34 .lut_mask = 16'h5A5F;
defparam \M1_unit|Add21~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N4
cycloneii_lcell_comb \M1_unit|Add21~36 (
// Equation(s):
// \M1_unit|Add21~36_combout  = (\M1_unit|Add20~52_combout  & (\M1_unit|Add21~35  $ (GND))) # (!\M1_unit|Add20~52_combout  & (!\M1_unit|Add21~35  & VCC))
// \M1_unit|Add21~37  = CARRY((\M1_unit|Add20~52_combout  & !\M1_unit|Add21~35 ))

	.dataa(vcc),
	.datab(\M1_unit|Add20~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~35 ),
	.combout(\M1_unit|Add21~36_combout ),
	.cout(\M1_unit|Add21~37 ));
// synopsys translate_off
defparam \M1_unit|Add21~36 .lut_mask = 16'hC30C;
defparam \M1_unit|Add21~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N8
cycloneii_lcell_comb \M1_unit|Add21~40 (
// Equation(s):
// \M1_unit|Add21~40_combout  = (\M1_unit|Add20~56_combout  & (\M1_unit|Add21~39  $ (GND))) # (!\M1_unit|Add20~56_combout  & (!\M1_unit|Add21~39  & VCC))
// \M1_unit|Add21~41  = CARRY((\M1_unit|Add20~56_combout  & !\M1_unit|Add21~39 ))

	.dataa(vcc),
	.datab(\M1_unit|Add20~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~39 ),
	.combout(\M1_unit|Add21~40_combout ),
	.cout(\M1_unit|Add21~41 ));
// synopsys translate_off
defparam \M1_unit|Add21~40 .lut_mask = 16'hC30C;
defparam \M1_unit|Add21~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N10
cycloneii_lcell_comb \M1_unit|Add21~42 (
// Equation(s):
// \M1_unit|Add21~42_combout  = (\M1_unit|Add20~58_combout  & (!\M1_unit|Add21~41 )) # (!\M1_unit|Add20~58_combout  & ((\M1_unit|Add21~41 ) # (GND)))
// \M1_unit|Add21~43  = CARRY((!\M1_unit|Add21~41 ) # (!\M1_unit|Add20~58_combout ))

	.dataa(\M1_unit|Add20~58_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~41 ),
	.combout(\M1_unit|Add21~42_combout ),
	.cout(\M1_unit|Add21~43 ));
// synopsys translate_off
defparam \M1_unit|Add21~42 .lut_mask = 16'h5A5F;
defparam \M1_unit|Add21~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N2
cycloneii_lcell_comb \M1_unit|Add22~74 (
// Equation(s):
// \M1_unit|Add22~74_combout  = (\M1_unit|Add21~40_combout  & (\M1_unit|Add22~73  & VCC)) # (!\M1_unit|Add21~40_combout  & (!\M1_unit|Add22~73 ))
// \M1_unit|Add22~75  = CARRY((!\M1_unit|Add21~40_combout  & !\M1_unit|Add22~73 ))

	.dataa(vcc),
	.datab(\M1_unit|Add21~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~73 ),
	.combout(\M1_unit|Add22~74_combout ),
	.cout(\M1_unit|Add22~75 ));
// synopsys translate_off
defparam \M1_unit|Add22~74 .lut_mask = 16'hC303;
defparam \M1_unit|Add22~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N4
cycloneii_lcell_comb \M1_unit|Add22~76 (
// Equation(s):
// \M1_unit|Add22~76_combout  = (\M1_unit|Add21~42_combout  & ((GND) # (!\M1_unit|Add22~75 ))) # (!\M1_unit|Add21~42_combout  & (\M1_unit|Add22~75  $ (GND)))
// \M1_unit|Add22~77  = CARRY((\M1_unit|Add21~42_combout ) # (!\M1_unit|Add22~75 ))

	.dataa(vcc),
	.datab(\M1_unit|Add21~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~75 ),
	.combout(\M1_unit|Add22~76_combout ),
	.cout(\M1_unit|Add22~77 ));
// synopsys translate_off
defparam \M1_unit|Add22~76 .lut_mask = 16'h3CCF;
defparam \M1_unit|Add22~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N24
cycloneii_lcell_comb \M1_unit|Add22~111 (
// Equation(s):
// \M1_unit|Add22~111_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~76_combout )))) # (!\M1_unit|Equal15~0_combout  & (!\SRAM_unit|SRAM_read_data [15] & (\M1_unit|b_IN2[6]~0_combout )))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|b_IN2[6]~0_combout ),
	.datad(\M1_unit|Add22~76_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~111_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~111 .lut_mask = 16'hDC10;
defparam \M1_unit|Add22~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N30
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~20 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~20_combout  = ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT28  $ (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT10  $ (!\M1_unit|Mult1|auto_generated|op_1~19 )))) # (GND)
// \M1_unit|Mult1|auto_generated|op_1~21  = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT28  & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT10 ) # (!\M1_unit|Mult1|auto_generated|op_1~19 ))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT28  & 
// (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT10  & !\M1_unit|Mult1|auto_generated|op_1~19 )))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT10 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~19 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~20_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \M1_unit|Mult1|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N0
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~22 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~22_combout  = (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11  & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29  & (\M1_unit|Mult1|auto_generated|op_1~21  & VCC)) # 
// (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29  & (!\M1_unit|Mult1|auto_generated|op_1~21 )))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11  & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29  & (!\M1_unit|Mult1|auto_generated|op_1~21 )) # 
// (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29  & ((\M1_unit|Mult1|auto_generated|op_1~21 ) # (GND)))))
// \M1_unit|Mult1|auto_generated|op_1~23  = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11  & (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29  & !\M1_unit|Mult1|auto_generated|op_1~21 )) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11  & 
// ((!\M1_unit|Mult1|auto_generated|op_1~21 ) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT29 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~21 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~22_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \M1_unit|Mult1|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~24 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~24_combout  = ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT12  $ (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT30  $ (!\M1_unit|Mult1|auto_generated|op_1~23 )))) # (GND)
// \M1_unit|Mult1|auto_generated|op_1~25  = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT12  & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT30 ) # (!\M1_unit|Mult1|auto_generated|op_1~23 ))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT12  & 
// (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT30  & !\M1_unit|Mult1|auto_generated|op_1~23 )))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT12 ),
	.datab(\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT30 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~23 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~24_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \M1_unit|Mult1|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N30
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~20 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~20_combout  = ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT10  $ (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT28  $ (!\M1_unit|Mult2|auto_generated|op_1~19 )))) # (GND)
// \M1_unit|Mult2|auto_generated|op_1~21  = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT10  & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT28 ) # (!\M1_unit|Mult2|auto_generated|op_1~19 ))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT10  & 
// (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT28  & !\M1_unit|Mult2|auto_generated|op_1~19 )))

	.dataa(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT28 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~19 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~20_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \M1_unit|Mult2|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~22 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~22_combout  = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11  & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29  & (\M1_unit|Mult2|auto_generated|op_1~21  & VCC)) # 
// (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29  & (!\M1_unit|Mult2|auto_generated|op_1~21 )))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11  & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29  & (!\M1_unit|Mult2|auto_generated|op_1~21 )) # 
// (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29  & ((\M1_unit|Mult2|auto_generated|op_1~21 ) # (GND)))))
// \M1_unit|Mult2|auto_generated|op_1~23  = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11  & (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29  & !\M1_unit|Mult2|auto_generated|op_1~21 )) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11  & 
// ((!\M1_unit|Mult2|auto_generated|op_1~21 ) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT29 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~21 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~22_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \M1_unit|Mult2|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N12
cycloneii_lcell_comb \M1_unit|Add21~44 (
// Equation(s):
// \M1_unit|Add21~44_combout  = (\M1_unit|Add20~60_combout  & (\M1_unit|Add21~43  $ (GND))) # (!\M1_unit|Add20~60_combout  & (!\M1_unit|Add21~43  & VCC))
// \M1_unit|Add21~45  = CARRY((\M1_unit|Add20~60_combout  & !\M1_unit|Add21~43 ))

	.dataa(vcc),
	.datab(\M1_unit|Add20~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~43 ),
	.combout(\M1_unit|Add21~44_combout ),
	.cout(\M1_unit|Add21~45 ));
// synopsys translate_off
defparam \M1_unit|Add21~44 .lut_mask = 16'hC30C;
defparam \M1_unit|Add21~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N14
cycloneii_lcell_comb \M1_unit|Add21~46 (
// Equation(s):
// \M1_unit|Add21~46_combout  = (\M1_unit|Add20~62_combout  & (!\M1_unit|Add21~45 )) # (!\M1_unit|Add20~62_combout  & ((\M1_unit|Add21~45 ) # (GND)))
// \M1_unit|Add21~47  = CARRY((!\M1_unit|Add21~45 ) # (!\M1_unit|Add20~62_combout ))

	.dataa(\M1_unit|Add20~62_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~45 ),
	.combout(\M1_unit|Add21~46_combout ),
	.cout(\M1_unit|Add21~47 ));
// synopsys translate_off
defparam \M1_unit|Add21~46 .lut_mask = 16'h5A5F;
defparam \M1_unit|Add21~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N6
cycloneii_lcell_comb \M1_unit|Add22~78 (
// Equation(s):
// \M1_unit|Add22~78_combout  = (\M1_unit|Add21~44_combout  & (\M1_unit|Add22~77  & VCC)) # (!\M1_unit|Add21~44_combout  & (!\M1_unit|Add22~77 ))
// \M1_unit|Add22~79  = CARRY((!\M1_unit|Add21~44_combout  & !\M1_unit|Add22~77 ))

	.dataa(vcc),
	.datab(\M1_unit|Add21~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~77 ),
	.combout(\M1_unit|Add22~78_combout ),
	.cout(\M1_unit|Add22~79 ));
// synopsys translate_off
defparam \M1_unit|Add22~78 .lut_mask = 16'hC303;
defparam \M1_unit|Add22~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N8
cycloneii_lcell_comb \M1_unit|Add22~80 (
// Equation(s):
// \M1_unit|Add22~80_combout  = (\M1_unit|Add21~46_combout  & ((GND) # (!\M1_unit|Add22~79 ))) # (!\M1_unit|Add21~46_combout  & (\M1_unit|Add22~79  $ (GND)))
// \M1_unit|Add22~81  = CARRY((\M1_unit|Add21~46_combout ) # (!\M1_unit|Add22~79 ))

	.dataa(vcc),
	.datab(\M1_unit|Add21~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~79 ),
	.combout(\M1_unit|Add22~80_combout ),
	.cout(\M1_unit|Add22~81 ));
// synopsys translate_off
defparam \M1_unit|Add22~80 .lut_mask = 16'h3CCF;
defparam \M1_unit|Add22~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N28
cycloneii_lcell_comb \M1_unit|Add22~113 (
// Equation(s):
// \M1_unit|Add22~113_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~80_combout )))) # (!\M1_unit|Equal15~0_combout  & (!\SRAM_unit|SRAM_read_data [15] & ((\M1_unit|b_IN2[6]~0_combout ))))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|Add22~80_combout ),
	.datad(\M1_unit|b_IN2[6]~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~113_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~113 .lut_mask = 16'hD1C0;
defparam \M1_unit|Add22~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N10
cycloneii_lcell_comb \M1_unit|Add22~82 (
// Equation(s):
// \M1_unit|Add22~82_combout  = (\M1_unit|Add21~48_combout  & (\M1_unit|Add22~81  & VCC)) # (!\M1_unit|Add21~48_combout  & (!\M1_unit|Add22~81 ))
// \M1_unit|Add22~83  = CARRY((!\M1_unit|Add21~48_combout  & !\M1_unit|Add22~81 ))

	.dataa(\M1_unit|Add21~48_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~81 ),
	.combout(\M1_unit|Add22~82_combout ),
	.cout(\M1_unit|Add22~83 ));
// synopsys translate_off
defparam \M1_unit|Add22~82 .lut_mask = 16'hA505;
defparam \M1_unit|Add22~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N30
cycloneii_lcell_comb \M1_unit|Add22~114 (
// Equation(s):
// \M1_unit|Add22~114_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~82_combout )))) # (!\M1_unit|Equal15~0_combout  & (!\SRAM_unit|SRAM_read_data [15] & (\M1_unit|b_IN2[6]~0_combout )))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\M1_unit|b_IN2[6]~0_combout ),
	.datac(\M1_unit|Equal15~0_combout ),
	.datad(\M1_unit|Add22~82_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~114_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~114 .lut_mask = 16'hF404;
defparam \M1_unit|Add22~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N24
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~14_combout  = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT7  & (\M1_unit|Mult0|auto_generated|op_1~13  & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT7  
// & (!\M1_unit|Mult0|auto_generated|op_1~13 )))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\M1_unit|Mult0|auto_generated|op_1~13 )) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// ((\M1_unit|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \M1_unit|Mult0|auto_generated|op_1~15  = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT7  & !\M1_unit|Mult0|auto_generated|op_1~13 )) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// ((!\M1_unit|Mult0|auto_generated|op_1~13 ) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~13 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~14_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \M1_unit|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N26
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~16_combout  = ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT8  $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26  $ (!\M1_unit|Mult0|auto_generated|op_1~15 )))) # (GND)
// \M1_unit|Mult0|auto_generated|op_1~17  = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT8  & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\M1_unit|Mult0|auto_generated|op_1~15 ))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT8  & 
// (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26  & !\M1_unit|Mult0|auto_generated|op_1~15 )))

	.dataa(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~15 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~16_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \M1_unit|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N28
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~18_combout  = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT9  & (\M1_unit|Mult0|auto_generated|op_1~17  & VCC)) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT9  
// & (!\M1_unit|Mult0|auto_generated|op_1~17 )))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\M1_unit|Mult0|auto_generated|op_1~17 )) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// ((\M1_unit|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \M1_unit|Mult0|auto_generated|op_1~19  = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT9  & !\M1_unit|Mult0|auto_generated|op_1~17 )) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// ((!\M1_unit|Mult0|auto_generated|op_1~17 ) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~17 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~18_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \M1_unit|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N30
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~20_combout  = ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT10  $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\M1_unit|Mult0|auto_generated|op_1~19 )))) # (GND)
// \M1_unit|Mult0|auto_generated|op_1~21  = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT10  & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\M1_unit|Mult0|auto_generated|op_1~19 ))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT10  & 
// (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT28  & !\M1_unit|Mult0|auto_generated|op_1~19 )))

	.dataa(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~19 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~20_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \M1_unit|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N0
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~22_combout  = (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT29  & (\M1_unit|Mult0|auto_generated|op_1~21  & VCC)) # 
// (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\M1_unit|Mult0|auto_generated|op_1~21 )))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\M1_unit|Mult0|auto_generated|op_1~21 )) # 
// (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\M1_unit|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \M1_unit|Mult0|auto_generated|op_1~23  = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT29  & !\M1_unit|Mult0|auto_generated|op_1~21 )) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// ((!\M1_unit|Mult0|auto_generated|op_1~21 ) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~21 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~22_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \M1_unit|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N4
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~26_combout  = (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT13  & (\M1_unit|Mult0|auto_generated|op_1~25  & VCC)) # 
// (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\M1_unit|Mult0|auto_generated|op_1~25 )))) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\M1_unit|Mult0|auto_generated|op_1~25 )) # 
// (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\M1_unit|Mult0|auto_generated|op_1~25 ) # (GND)))))
// \M1_unit|Mult0|auto_generated|op_1~27  = CARRY((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT13  & !\M1_unit|Mult0|auto_generated|op_1~25 )) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT31  & 
// ((!\M1_unit|Mult0|auto_generated|op_1~25 ) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT13 ))))

	.dataa(\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datab(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~25 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~26_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \M1_unit|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N8
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~30 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~30_combout  = (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT33  & (\M1_unit|Mult0|auto_generated|op_1~29  & VCC)) # 
// (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT33  & (!\M1_unit|Mult0|auto_generated|op_1~29 )))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT33  & (!\M1_unit|Mult0|auto_generated|op_1~29 )) # 
// (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\M1_unit|Mult0|auto_generated|op_1~29 ) # (GND)))))
// \M1_unit|Mult0|auto_generated|op_1~31  = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT33  & !\M1_unit|Mult0|auto_generated|op_1~29 )) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT15  & 
// ((!\M1_unit|Mult0|auto_generated|op_1~29 ) # (!\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT33 ))))

	.dataa(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datab(\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~29 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~30_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \M1_unit|Mult0|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N4
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~26 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~26_combout  = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT13  & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT31  & (\M1_unit|Mult2|auto_generated|op_1~25  & VCC)) # 
// (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT31  & (!\M1_unit|Mult2|auto_generated|op_1~25 )))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT13  & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT31  & (!\M1_unit|Mult2|auto_generated|op_1~25 )) # 
// (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT31  & ((\M1_unit|Mult2|auto_generated|op_1~25 ) # (GND)))))
// \M1_unit|Mult2|auto_generated|op_1~27  = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT13  & (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT31  & !\M1_unit|Mult2|auto_generated|op_1~25 )) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT13  & 
// ((!\M1_unit|Mult2|auto_generated|op_1~25 ) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT31 ))))

	.dataa(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT13 ),
	.datab(\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT31 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~25 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~26_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \M1_unit|Mult2|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~28 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~28_combout  = ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT14  $ (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT32  $ (!\M1_unit|Mult2|auto_generated|op_1~27 )))) # (GND)
// \M1_unit|Mult2|auto_generated|op_1~29  = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT14  & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT32 ) # (!\M1_unit|Mult2|auto_generated|op_1~27 ))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT14  & 
// (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT32  & !\M1_unit|Mult2|auto_generated|op_1~27 )))

	.dataa(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT14 ),
	.datab(\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT32 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~27 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~28_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \M1_unit|Mult2|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N26
cycloneii_lcell_comb \M1_unit|Add15~50 (
// Equation(s):
// \M1_unit|Add15~50_combout  = (\M1_unit|Mult1|auto_generated|op_1~14_combout  & ((\M1_unit|Mult0|auto_generated|op_1~14_combout  & (!\M1_unit|Add15~49 )) # (!\M1_unit|Mult0|auto_generated|op_1~14_combout  & ((\M1_unit|Add15~49 ) # (GND))))) # 
// (!\M1_unit|Mult1|auto_generated|op_1~14_combout  & ((\M1_unit|Mult0|auto_generated|op_1~14_combout  & (\M1_unit|Add15~49  & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~14_combout  & (!\M1_unit|Add15~49 ))))
// \M1_unit|Add15~51  = CARRY((\M1_unit|Mult1|auto_generated|op_1~14_combout  & ((!\M1_unit|Add15~49 ) # (!\M1_unit|Mult0|auto_generated|op_1~14_combout ))) # (!\M1_unit|Mult1|auto_generated|op_1~14_combout  & (!\M1_unit|Mult0|auto_generated|op_1~14_combout  
// & !\M1_unit|Add15~49 )))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~14_combout ),
	.datab(\M1_unit|Mult0|auto_generated|op_1~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~49 ),
	.combout(\M1_unit|Add15~50_combout ),
	.cout(\M1_unit|Add15~51 ));
// synopsys translate_off
defparam \M1_unit|Add15~50 .lut_mask = 16'h692B;
defparam \M1_unit|Add15~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N28
cycloneii_lcell_comb \M1_unit|Add15~52 (
// Equation(s):
// \M1_unit|Add15~52_combout  = ((\M1_unit|Mult1|auto_generated|op_1~16_combout  $ (\M1_unit|Mult0|auto_generated|op_1~16_combout  $ (\M1_unit|Add15~51 )))) # (GND)
// \M1_unit|Add15~53  = CARRY((\M1_unit|Mult1|auto_generated|op_1~16_combout  & (\M1_unit|Mult0|auto_generated|op_1~16_combout  & !\M1_unit|Add15~51 )) # (!\M1_unit|Mult1|auto_generated|op_1~16_combout  & ((\M1_unit|Mult0|auto_generated|op_1~16_combout ) # 
// (!\M1_unit|Add15~51 ))))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~16_combout ),
	.datab(\M1_unit|Mult0|auto_generated|op_1~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~51 ),
	.combout(\M1_unit|Add15~52_combout ),
	.cout(\M1_unit|Add15~53 ));
// synopsys translate_off
defparam \M1_unit|Add15~52 .lut_mask = 16'h964D;
defparam \M1_unit|Add15~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N4
cycloneii_lcell_comb \M1_unit|Add15~60 (
// Equation(s):
// \M1_unit|Add15~60_combout  = ((\M1_unit|Mult0|auto_generated|op_1~24_combout  $ (\M1_unit|Mult1|auto_generated|op_1~24_combout  $ (\M1_unit|Add15~59 )))) # (GND)
// \M1_unit|Add15~61  = CARRY((\M1_unit|Mult0|auto_generated|op_1~24_combout  & ((!\M1_unit|Add15~59 ) # (!\M1_unit|Mult1|auto_generated|op_1~24_combout ))) # (!\M1_unit|Mult0|auto_generated|op_1~24_combout  & (!\M1_unit|Mult1|auto_generated|op_1~24_combout  
// & !\M1_unit|Add15~59 )))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~24_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~59 ),
	.combout(\M1_unit|Add15~60_combout ),
	.cout(\M1_unit|Add15~61 ));
// synopsys translate_off
defparam \M1_unit|Add15~60 .lut_mask = 16'h962B;
defparam \M1_unit|Add15~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N24
cycloneii_lcell_comb \M1_unit|Add16~48 (
// Equation(s):
// \M1_unit|Add16~48_combout  = ((\M1_unit|Mult2|auto_generated|op_1~12_combout  $ (\M1_unit|Add15~48_combout  $ (!\M1_unit|Add16~47 )))) # (GND)
// \M1_unit|Add16~49  = CARRY((\M1_unit|Mult2|auto_generated|op_1~12_combout  & ((\M1_unit|Add15~48_combout ) # (!\M1_unit|Add16~47 ))) # (!\M1_unit|Mult2|auto_generated|op_1~12_combout  & (\M1_unit|Add15~48_combout  & !\M1_unit|Add16~47 )))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~12_combout ),
	.datab(\M1_unit|Add15~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~47 ),
	.combout(\M1_unit|Add16~48_combout ),
	.cout(\M1_unit|Add16~49 ));
// synopsys translate_off
defparam \M1_unit|Add16~48 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N28
cycloneii_lcell_comb \M1_unit|Add16~52 (
// Equation(s):
// \M1_unit|Add16~52_combout  = ((\M1_unit|Mult2|auto_generated|op_1~16_combout  $ (\M1_unit|Add15~52_combout  $ (!\M1_unit|Add16~51 )))) # (GND)
// \M1_unit|Add16~53  = CARRY((\M1_unit|Mult2|auto_generated|op_1~16_combout  & ((\M1_unit|Add15~52_combout ) # (!\M1_unit|Add16~51 ))) # (!\M1_unit|Mult2|auto_generated|op_1~16_combout  & (\M1_unit|Add15~52_combout  & !\M1_unit|Add16~51 )))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~16_combout ),
	.datab(\M1_unit|Add15~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~51 ),
	.combout(\M1_unit|Add16~52_combout ),
	.cout(\M1_unit|Add16~53 ));
// synopsys translate_off
defparam \M1_unit|Add16~52 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N0
cycloneii_lcell_comb \M1_unit|Add16~56 (
// Equation(s):
// \M1_unit|Add16~56_combout  = ((\M1_unit|Add15~56_combout  $ (\M1_unit|Mult2|auto_generated|op_1~20_combout  $ (!\M1_unit|Add16~55 )))) # (GND)
// \M1_unit|Add16~57  = CARRY((\M1_unit|Add15~56_combout  & ((\M1_unit|Mult2|auto_generated|op_1~20_combout ) # (!\M1_unit|Add16~55 ))) # (!\M1_unit|Add15~56_combout  & (\M1_unit|Mult2|auto_generated|op_1~20_combout  & !\M1_unit|Add16~55 )))

	.dataa(\M1_unit|Add15~56_combout ),
	.datab(\M1_unit|Mult2|auto_generated|op_1~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~55 ),
	.combout(\M1_unit|Add16~56_combout ),
	.cout(\M1_unit|Add16~57 ));
// synopsys translate_off
defparam \M1_unit|Add16~56 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N4
cycloneii_lcell_comb \M1_unit|Add16~60 (
// Equation(s):
// \M1_unit|Add16~60_combout  = ((\M1_unit|Mult2|auto_generated|op_1~24_combout  $ (\M1_unit|Add15~60_combout  $ (!\M1_unit|Add16~59 )))) # (GND)
// \M1_unit|Add16~61  = CARRY((\M1_unit|Mult2|auto_generated|op_1~24_combout  & ((\M1_unit|Add15~60_combout ) # (!\M1_unit|Add16~59 ))) # (!\M1_unit|Mult2|auto_generated|op_1~24_combout  & (\M1_unit|Add15~60_combout  & !\M1_unit|Add16~59 )))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~24_combout ),
	.datab(\M1_unit|Add15~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~59 ),
	.combout(\M1_unit|Add16~60_combout ),
	.cout(\M1_unit|Add16~61 ));
// synopsys translate_off
defparam \M1_unit|Add16~60 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N6
cycloneii_lcell_comb \M1_unit|Add16~62 (
// Equation(s):
// \M1_unit|Add16~62_combout  = (\M1_unit|Add15~62_combout  & ((\M1_unit|Mult2|auto_generated|op_1~26_combout  & (\M1_unit|Add16~61  & VCC)) # (!\M1_unit|Mult2|auto_generated|op_1~26_combout  & (!\M1_unit|Add16~61 )))) # (!\M1_unit|Add15~62_combout  & 
// ((\M1_unit|Mult2|auto_generated|op_1~26_combout  & (!\M1_unit|Add16~61 )) # (!\M1_unit|Mult2|auto_generated|op_1~26_combout  & ((\M1_unit|Add16~61 ) # (GND)))))
// \M1_unit|Add16~63  = CARRY((\M1_unit|Add15~62_combout  & (!\M1_unit|Mult2|auto_generated|op_1~26_combout  & !\M1_unit|Add16~61 )) # (!\M1_unit|Add15~62_combout  & ((!\M1_unit|Add16~61 ) # (!\M1_unit|Mult2|auto_generated|op_1~26_combout ))))

	.dataa(\M1_unit|Add15~62_combout ),
	.datab(\M1_unit|Mult2|auto_generated|op_1~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~61 ),
	.combout(\M1_unit|Add16~62_combout ),
	.cout(\M1_unit|Add16~63 ));
// synopsys translate_off
defparam \M1_unit|Add16~62 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N8
cycloneii_lcell_comb \M1_unit|Add16~64 (
// Equation(s):
// \M1_unit|Add16~64_combout  = ((\M1_unit|Add15~64_combout  $ (\M1_unit|Mult2|auto_generated|op_1~28_combout  $ (!\M1_unit|Add16~63 )))) # (GND)
// \M1_unit|Add16~65  = CARRY((\M1_unit|Add15~64_combout  & ((\M1_unit|Mult2|auto_generated|op_1~28_combout ) # (!\M1_unit|Add16~63 ))) # (!\M1_unit|Add15~64_combout  & (\M1_unit|Mult2|auto_generated|op_1~28_combout  & !\M1_unit|Add16~63 )))

	.dataa(\M1_unit|Add15~64_combout ),
	.datab(\M1_unit|Mult2|auto_generated|op_1~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~63 ),
	.combout(\M1_unit|Add16~64_combout ),
	.cout(\M1_unit|Add16~65 ));
// synopsys translate_off
defparam \M1_unit|Add16~64 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y20_N9
cycloneii_lcell_ff \M1_unit|U_MAC[32] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~64_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [32]));

// Location: LCFF_X45_Y20_N7
cycloneii_lcell_ff \M1_unit|U_MAC[31] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~62_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [31]));

// Location: LCFF_X45_Y20_N5
cycloneii_lcell_ff \M1_unit|U_MAC[30] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~60_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [30]));

// Location: LCFF_X45_Y21_N29
cycloneii_lcell_ff \M1_unit|U_MAC[26] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~52_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [26]));

// Location: LCCOMB_X42_Y21_N20
cycloneii_lcell_comb \M1_unit|Add18~44 (
// Equation(s):
// \M1_unit|Add18~44_combout  = ((\M1_unit|U_MAC [22] $ (\M1_unit|Mult0|auto_generated|op_1~8_combout  $ (!\M1_unit|Add18~43 )))) # (GND)
// \M1_unit|Add18~45  = CARRY((\M1_unit|U_MAC [22] & ((\M1_unit|Mult0|auto_generated|op_1~8_combout ) # (!\M1_unit|Add18~43 ))) # (!\M1_unit|U_MAC [22] & (\M1_unit|Mult0|auto_generated|op_1~8_combout  & !\M1_unit|Add18~43 )))

	.dataa(\M1_unit|U_MAC [22]),
	.datab(\M1_unit|Mult0|auto_generated|op_1~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~43 ),
	.combout(\M1_unit|Add18~44_combout ),
	.cout(\M1_unit|Add18~45 ));
// synopsys translate_off
defparam \M1_unit|Add18~44 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N24
cycloneii_lcell_comb \M1_unit|Add18~48 (
// Equation(s):
// \M1_unit|Add18~48_combout  = ((\M1_unit|Mult0|auto_generated|op_1~12_combout  $ (\M1_unit|U_MAC [24] $ (!\M1_unit|Add18~47 )))) # (GND)
// \M1_unit|Add18~49  = CARRY((\M1_unit|Mult0|auto_generated|op_1~12_combout  & ((\M1_unit|U_MAC [24]) # (!\M1_unit|Add18~47 ))) # (!\M1_unit|Mult0|auto_generated|op_1~12_combout  & (\M1_unit|U_MAC [24] & !\M1_unit|Add18~47 )))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~12_combout ),
	.datab(\M1_unit|U_MAC [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~47 ),
	.combout(\M1_unit|Add18~48_combout ),
	.cout(\M1_unit|Add18~49 ));
// synopsys translate_off
defparam \M1_unit|Add18~48 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N30
cycloneii_lcell_comb \M1_unit|Add18~54 (
// Equation(s):
// \M1_unit|Add18~54_combout  = (\M1_unit|U_MAC [27] & ((\M1_unit|Mult0|auto_generated|op_1~18_combout  & (\M1_unit|Add18~53  & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~18_combout  & (!\M1_unit|Add18~53 )))) # (!\M1_unit|U_MAC [27] & 
// ((\M1_unit|Mult0|auto_generated|op_1~18_combout  & (!\M1_unit|Add18~53 )) # (!\M1_unit|Mult0|auto_generated|op_1~18_combout  & ((\M1_unit|Add18~53 ) # (GND)))))
// \M1_unit|Add18~55  = CARRY((\M1_unit|U_MAC [27] & (!\M1_unit|Mult0|auto_generated|op_1~18_combout  & !\M1_unit|Add18~53 )) # (!\M1_unit|U_MAC [27] & ((!\M1_unit|Add18~53 ) # (!\M1_unit|Mult0|auto_generated|op_1~18_combout ))))

	.dataa(\M1_unit|U_MAC [27]),
	.datab(\M1_unit|Mult0|auto_generated|op_1~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~53 ),
	.combout(\M1_unit|Add18~54_combout ),
	.cout(\M1_unit|Add18~55 ));
// synopsys translate_off
defparam \M1_unit|Add18~54 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N0
cycloneii_lcell_comb \M1_unit|Add18~56 (
// Equation(s):
// \M1_unit|Add18~56_combout  = ((\M1_unit|Mult0|auto_generated|op_1~20_combout  $ (\M1_unit|U_MAC [28] $ (!\M1_unit|Add18~55 )))) # (GND)
// \M1_unit|Add18~57  = CARRY((\M1_unit|Mult0|auto_generated|op_1~20_combout  & ((\M1_unit|U_MAC [28]) # (!\M1_unit|Add18~55 ))) # (!\M1_unit|Mult0|auto_generated|op_1~20_combout  & (\M1_unit|U_MAC [28] & !\M1_unit|Add18~55 )))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~20_combout ),
	.datab(\M1_unit|U_MAC [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~55 ),
	.combout(\M1_unit|Add18~56_combout ),
	.cout(\M1_unit|Add18~57 ));
// synopsys translate_off
defparam \M1_unit|Add18~56 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N2
cycloneii_lcell_comb \M1_unit|Add18~58 (
// Equation(s):
// \M1_unit|Add18~58_combout  = (\M1_unit|U_MAC [29] & ((\M1_unit|Mult0|auto_generated|op_1~22_combout  & (\M1_unit|Add18~57  & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~22_combout  & (!\M1_unit|Add18~57 )))) # (!\M1_unit|U_MAC [29] & 
// ((\M1_unit|Mult0|auto_generated|op_1~22_combout  & (!\M1_unit|Add18~57 )) # (!\M1_unit|Mult0|auto_generated|op_1~22_combout  & ((\M1_unit|Add18~57 ) # (GND)))))
// \M1_unit|Add18~59  = CARRY((\M1_unit|U_MAC [29] & (!\M1_unit|Mult0|auto_generated|op_1~22_combout  & !\M1_unit|Add18~57 )) # (!\M1_unit|U_MAC [29] & ((!\M1_unit|Add18~57 ) # (!\M1_unit|Mult0|auto_generated|op_1~22_combout ))))

	.dataa(\M1_unit|U_MAC [29]),
	.datab(\M1_unit|Mult0|auto_generated|op_1~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~57 ),
	.combout(\M1_unit|Add18~58_combout ),
	.cout(\M1_unit|Add18~59 ));
// synopsys translate_off
defparam \M1_unit|Add18~58 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N8
cycloneii_lcell_comb \M1_unit|Add18~64 (
// Equation(s):
// \M1_unit|Add18~64_combout  = ((\M1_unit|Mult0|auto_generated|op_1~28_combout  $ (\M1_unit|U_MAC [32] $ (!\M1_unit|Add18~63 )))) # (GND)
// \M1_unit|Add18~65  = CARRY((\M1_unit|Mult0|auto_generated|op_1~28_combout  & ((\M1_unit|U_MAC [32]) # (!\M1_unit|Add18~63 ))) # (!\M1_unit|Mult0|auto_generated|op_1~28_combout  & (\M1_unit|U_MAC [32] & !\M1_unit|Add18~63 )))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~28_combout ),
	.datab(\M1_unit|U_MAC [32]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~63 ),
	.combout(\M1_unit|Add18~64_combout ),
	.cout(\M1_unit|Add18~65 ));
// synopsys translate_off
defparam \M1_unit|Add18~64 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N10
cycloneii_lcell_comb \M1_unit|Add18~66 (
// Equation(s):
// \M1_unit|Add18~66_combout  = (\M1_unit|U_MAC [33] & ((\M1_unit|Mult0|auto_generated|op_1~30_combout  & (\M1_unit|Add18~65  & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~30_combout  & (!\M1_unit|Add18~65 )))) # (!\M1_unit|U_MAC [33] & 
// ((\M1_unit|Mult0|auto_generated|op_1~30_combout  & (!\M1_unit|Add18~65 )) # (!\M1_unit|Mult0|auto_generated|op_1~30_combout  & ((\M1_unit|Add18~65 ) # (GND)))))
// \M1_unit|Add18~67  = CARRY((\M1_unit|U_MAC [33] & (!\M1_unit|Mult0|auto_generated|op_1~30_combout  & !\M1_unit|Add18~65 )) # (!\M1_unit|U_MAC [33] & ((!\M1_unit|Add18~65 ) # (!\M1_unit|Mult0|auto_generated|op_1~30_combout ))))

	.dataa(\M1_unit|U_MAC [33]),
	.datab(\M1_unit|Mult0|auto_generated|op_1~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~65 ),
	.combout(\M1_unit|Add18~66_combout ),
	.cout(\M1_unit|Add18~67 ));
// synopsys translate_off
defparam \M1_unit|Add18~66 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N4
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~26 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~26_combout  = (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT31  & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT13  & (\M1_unit|Mult1|auto_generated|op_1~25  & VCC)) # 
// (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT13  & (!\M1_unit|Mult1|auto_generated|op_1~25 )))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT31  & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT13  & (!\M1_unit|Mult1|auto_generated|op_1~25 )) # 
// (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT13  & ((\M1_unit|Mult1|auto_generated|op_1~25 ) # (GND)))))
// \M1_unit|Mult1|auto_generated|op_1~27  = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT31  & (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT13  & !\M1_unit|Mult1|auto_generated|op_1~25 )) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT31  & 
// ((!\M1_unit|Mult1|auto_generated|op_1~25 ) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT13 ))))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT31 ),
	.datab(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT13 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~25 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~26_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \M1_unit|Mult1|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N4
cycloneii_lcell_comb \M1_unit|Add19~60 (
// Equation(s):
// \M1_unit|Add19~60_combout  = ((\M1_unit|Mult2|auto_generated|op_1~24_combout  $ (\M1_unit|Mult1|auto_generated|op_1~24_combout  $ (\M1_unit|Add19~59 )))) # (GND)
// \M1_unit|Add19~61  = CARRY((\M1_unit|Mult2|auto_generated|op_1~24_combout  & ((!\M1_unit|Add19~59 ) # (!\M1_unit|Mult1|auto_generated|op_1~24_combout ))) # (!\M1_unit|Mult2|auto_generated|op_1~24_combout  & (!\M1_unit|Mult1|auto_generated|op_1~24_combout  
// & !\M1_unit|Add19~59 )))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~24_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~59 ),
	.combout(\M1_unit|Add19~60_combout ),
	.cout(\M1_unit|Add19~61 ));
// synopsys translate_off
defparam \M1_unit|Add19~60 .lut_mask = 16'h962B;
defparam \M1_unit|Add19~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N6
cycloneii_lcell_comb \M1_unit|Add19~62 (
// Equation(s):
// \M1_unit|Add19~62_combout  = (\M1_unit|Mult2|auto_generated|op_1~26_combout  & ((\M1_unit|Mult1|auto_generated|op_1~26_combout  & (!\M1_unit|Add19~61 )) # (!\M1_unit|Mult1|auto_generated|op_1~26_combout  & (\M1_unit|Add19~61  & VCC)))) # 
// (!\M1_unit|Mult2|auto_generated|op_1~26_combout  & ((\M1_unit|Mult1|auto_generated|op_1~26_combout  & ((\M1_unit|Add19~61 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~26_combout  & (!\M1_unit|Add19~61 ))))
// \M1_unit|Add19~63  = CARRY((\M1_unit|Mult2|auto_generated|op_1~26_combout  & (\M1_unit|Mult1|auto_generated|op_1~26_combout  & !\M1_unit|Add19~61 )) # (!\M1_unit|Mult2|auto_generated|op_1~26_combout  & ((\M1_unit|Mult1|auto_generated|op_1~26_combout ) # 
// (!\M1_unit|Add19~61 ))))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~26_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~61 ),
	.combout(\M1_unit|Add19~62_combout ),
	.cout(\M1_unit|Add19~63 ));
// synopsys translate_off
defparam \M1_unit|Add19~62 .lut_mask = 16'h694D;
defparam \M1_unit|Add19~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N26
cycloneii_lcell_comb \M1_unit|Add19~50 (
// Equation(s):
// \M1_unit|Add19~50_combout  = (\M1_unit|Mult2|auto_generated|op_1~14_combout  & ((\M1_unit|Mult1|auto_generated|op_1~14_combout  & (!\M1_unit|Add19~49 )) # (!\M1_unit|Mult1|auto_generated|op_1~14_combout  & (\M1_unit|Add19~49  & VCC)))) # 
// (!\M1_unit|Mult2|auto_generated|op_1~14_combout  & ((\M1_unit|Mult1|auto_generated|op_1~14_combout  & ((\M1_unit|Add19~49 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~14_combout  & (!\M1_unit|Add19~49 ))))
// \M1_unit|Add19~51  = CARRY((\M1_unit|Mult2|auto_generated|op_1~14_combout  & (\M1_unit|Mult1|auto_generated|op_1~14_combout  & !\M1_unit|Add19~49 )) # (!\M1_unit|Mult2|auto_generated|op_1~14_combout  & ((\M1_unit|Mult1|auto_generated|op_1~14_combout ) # 
// (!\M1_unit|Add19~49 ))))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~14_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~49 ),
	.combout(\M1_unit|Add19~50_combout ),
	.cout(\M1_unit|Add19~51 ));
// synopsys translate_off
defparam \M1_unit|Add19~50 .lut_mask = 16'h694D;
defparam \M1_unit|Add19~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N16
cycloneii_lcell_comb \M1_unit|Add19~40 (
// Equation(s):
// \M1_unit|Add19~40_combout  = ((\M1_unit|Mult2|auto_generated|op_1~4_combout  $ (\M1_unit|Mult1|auto_generated|op_1~4_combout  $ (\M1_unit|Add19~39 )))) # (GND)
// \M1_unit|Add19~41  = CARRY((\M1_unit|Mult2|auto_generated|op_1~4_combout  & ((!\M1_unit|Add19~39 ) # (!\M1_unit|Mult1|auto_generated|op_1~4_combout ))) # (!\M1_unit|Mult2|auto_generated|op_1~4_combout  & (!\M1_unit|Mult1|auto_generated|op_1~4_combout  & 
// !\M1_unit|Add19~39 )))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~4_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~39 ),
	.combout(\M1_unit|Add19~40_combout ),
	.cout(\M1_unit|Add19~41 ));
// synopsys translate_off
defparam \M1_unit|Add19~40 .lut_mask = 16'h962B;
defparam \M1_unit|Add19~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N22
cycloneii_lcell_comb \M1_unit|Add19~46 (
// Equation(s):
// \M1_unit|Add19~46_combout  = (\M1_unit|Mult2|auto_generated|op_1~10_combout  & ((\M1_unit|Mult1|auto_generated|op_1~10_combout  & (!\M1_unit|Add19~45 )) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout  & (\M1_unit|Add19~45  & VCC)))) # 
// (!\M1_unit|Mult2|auto_generated|op_1~10_combout  & ((\M1_unit|Mult1|auto_generated|op_1~10_combout  & ((\M1_unit|Add19~45 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|op_1~10_combout  & (!\M1_unit|Add19~45 ))))
// \M1_unit|Add19~47  = CARRY((\M1_unit|Mult2|auto_generated|op_1~10_combout  & (\M1_unit|Mult1|auto_generated|op_1~10_combout  & !\M1_unit|Add19~45 )) # (!\M1_unit|Mult2|auto_generated|op_1~10_combout  & ((\M1_unit|Mult1|auto_generated|op_1~10_combout ) # 
// (!\M1_unit|Add19~45 ))))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~10_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~45 ),
	.combout(\M1_unit|Add19~46_combout ),
	.cout(\M1_unit|Add19~47 ));
// synopsys translate_off
defparam \M1_unit|Add19~46 .lut_mask = 16'h694D;
defparam \M1_unit|Add19~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N14
cycloneii_lcell_comb \M1_unit|Add18~38 (
// Equation(s):
// \M1_unit|Add18~38_combout  = (\M1_unit|U_MAC [19] & ((\M1_unit|Mult0|auto_generated|op_1~2_combout  & (\M1_unit|Add18~37  & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~2_combout  & (!\M1_unit|Add18~37 )))) # (!\M1_unit|U_MAC [19] & 
// ((\M1_unit|Mult0|auto_generated|op_1~2_combout  & (!\M1_unit|Add18~37 )) # (!\M1_unit|Mult0|auto_generated|op_1~2_combout  & ((\M1_unit|Add18~37 ) # (GND)))))
// \M1_unit|Add18~39  = CARRY((\M1_unit|U_MAC [19] & (!\M1_unit|Mult0|auto_generated|op_1~2_combout  & !\M1_unit|Add18~37 )) # (!\M1_unit|U_MAC [19] & ((!\M1_unit|Add18~37 ) # (!\M1_unit|Mult0|auto_generated|op_1~2_combout ))))

	.dataa(\M1_unit|U_MAC [19]),
	.datab(\M1_unit|Mult0|auto_generated|op_1~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~37 ),
	.combout(\M1_unit|Add18~38_combout ),
	.cout(\M1_unit|Add18~39 ));
// synopsys translate_off
defparam \M1_unit|Add18~38 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N18
cycloneii_lcell_comb \M1_unit|Add18~42 (
// Equation(s):
// \M1_unit|Add18~42_combout  = (\M1_unit|Mult0|auto_generated|op_1~6_combout  & ((\M1_unit|U_MAC [21] & (\M1_unit|Add18~41  & VCC)) # (!\M1_unit|U_MAC [21] & (!\M1_unit|Add18~41 )))) # (!\M1_unit|Mult0|auto_generated|op_1~6_combout  & ((\M1_unit|U_MAC [21] 
// & (!\M1_unit|Add18~41 )) # (!\M1_unit|U_MAC [21] & ((\M1_unit|Add18~41 ) # (GND)))))
// \M1_unit|Add18~43  = CARRY((\M1_unit|Mult0|auto_generated|op_1~6_combout  & (!\M1_unit|U_MAC [21] & !\M1_unit|Add18~41 )) # (!\M1_unit|Mult0|auto_generated|op_1~6_combout  & ((!\M1_unit|Add18~41 ) # (!\M1_unit|U_MAC [21]))))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~6_combout ),
	.datab(\M1_unit|U_MAC [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~41 ),
	.combout(\M1_unit|Add18~42_combout ),
	.cout(\M1_unit|Add18~43 ));
// synopsys translate_off
defparam \M1_unit|Add18~42 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N12
cycloneii_lcell_comb \M1_unit|Add20~36 (
// Equation(s):
// \M1_unit|Add20~36_combout  = ((\M1_unit|Add19~36_combout  $ (\M1_unit|Add18~36_combout  $ (!\M1_unit|Add20~35 )))) # (GND)
// \M1_unit|Add20~37  = CARRY((\M1_unit|Add19~36_combout  & ((\M1_unit|Add18~36_combout ) # (!\M1_unit|Add20~35 ))) # (!\M1_unit|Add19~36_combout  & (\M1_unit|Add18~36_combout  & !\M1_unit|Add20~35 )))

	.dataa(\M1_unit|Add19~36_combout ),
	.datab(\M1_unit|Add18~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~35 ),
	.combout(\M1_unit|Add20~36_combout ),
	.cout(\M1_unit|Add20~37 ));
// synopsys translate_off
defparam \M1_unit|Add20~36 .lut_mask = 16'h698E;
defparam \M1_unit|Add20~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
cycloneii_lcell_comb \M1_unit|Add20~40 (
// Equation(s):
// \M1_unit|Add20~40_combout  = ((\M1_unit|Add18~40_combout  $ (\M1_unit|Add19~40_combout  $ (!\M1_unit|Add20~39 )))) # (GND)
// \M1_unit|Add20~41  = CARRY((\M1_unit|Add18~40_combout  & ((\M1_unit|Add19~40_combout ) # (!\M1_unit|Add20~39 ))) # (!\M1_unit|Add18~40_combout  & (\M1_unit|Add19~40_combout  & !\M1_unit|Add20~39 )))

	.dataa(\M1_unit|Add18~40_combout ),
	.datab(\M1_unit|Add19~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~39 ),
	.combout(\M1_unit|Add20~40_combout ),
	.cout(\M1_unit|Add20~41 ));
// synopsys translate_off
defparam \M1_unit|Add20~40 .lut_mask = 16'h698E;
defparam \M1_unit|Add20~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N20
cycloneii_lcell_comb \M1_unit|Add20~44 (
// Equation(s):
// \M1_unit|Add20~44_combout  = ((\M1_unit|Add19~44_combout  $ (\M1_unit|Add18~44_combout  $ (!\M1_unit|Add20~43 )))) # (GND)
// \M1_unit|Add20~45  = CARRY((\M1_unit|Add19~44_combout  & ((\M1_unit|Add18~44_combout ) # (!\M1_unit|Add20~43 ))) # (!\M1_unit|Add19~44_combout  & (\M1_unit|Add18~44_combout  & !\M1_unit|Add20~43 )))

	.dataa(\M1_unit|Add19~44_combout ),
	.datab(\M1_unit|Add18~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~43 ),
	.combout(\M1_unit|Add20~44_combout ),
	.cout(\M1_unit|Add20~45 ));
// synopsys translate_off
defparam \M1_unit|Add20~44 .lut_mask = 16'h698E;
defparam \M1_unit|Add20~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N24
cycloneii_lcell_comb \M1_unit|Add20~48 (
// Equation(s):
// \M1_unit|Add20~48_combout  = ((\M1_unit|Add19~48_combout  $ (\M1_unit|Add18~48_combout  $ (!\M1_unit|Add20~47 )))) # (GND)
// \M1_unit|Add20~49  = CARRY((\M1_unit|Add19~48_combout  & ((\M1_unit|Add18~48_combout ) # (!\M1_unit|Add20~47 ))) # (!\M1_unit|Add19~48_combout  & (\M1_unit|Add18~48_combout  & !\M1_unit|Add20~47 )))

	.dataa(\M1_unit|Add19~48_combout ),
	.datab(\M1_unit|Add18~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~47 ),
	.combout(\M1_unit|Add20~48_combout ),
	.cout(\M1_unit|Add20~49 ));
// synopsys translate_off
defparam \M1_unit|Add20~48 .lut_mask = 16'h698E;
defparam \M1_unit|Add20~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N28
cycloneii_lcell_comb \M1_unit|Add20~52 (
// Equation(s):
// \M1_unit|Add20~52_combout  = ((\M1_unit|Add18~52_combout  $ (\M1_unit|Add19~52_combout  $ (!\M1_unit|Add20~51 )))) # (GND)
// \M1_unit|Add20~53  = CARRY((\M1_unit|Add18~52_combout  & ((\M1_unit|Add19~52_combout ) # (!\M1_unit|Add20~51 ))) # (!\M1_unit|Add18~52_combout  & (\M1_unit|Add19~52_combout  & !\M1_unit|Add20~51 )))

	.dataa(\M1_unit|Add18~52_combout ),
	.datab(\M1_unit|Add19~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~51 ),
	.combout(\M1_unit|Add20~52_combout ),
	.cout(\M1_unit|Add20~53 ));
// synopsys translate_off
defparam \M1_unit|Add20~52 .lut_mask = 16'h698E;
defparam \M1_unit|Add20~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N0
cycloneii_lcell_comb \M1_unit|Add20~56 (
// Equation(s):
// \M1_unit|Add20~56_combout  = ((\M1_unit|Add19~56_combout  $ (\M1_unit|Add18~56_combout  $ (!\M1_unit|Add20~55 )))) # (GND)
// \M1_unit|Add20~57  = CARRY((\M1_unit|Add19~56_combout  & ((\M1_unit|Add18~56_combout ) # (!\M1_unit|Add20~55 ))) # (!\M1_unit|Add19~56_combout  & (\M1_unit|Add18~56_combout  & !\M1_unit|Add20~55 )))

	.dataa(\M1_unit|Add19~56_combout ),
	.datab(\M1_unit|Add18~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~55 ),
	.combout(\M1_unit|Add20~56_combout ),
	.cout(\M1_unit|Add20~57 ));
// synopsys translate_off
defparam \M1_unit|Add20~56 .lut_mask = 16'h698E;
defparam \M1_unit|Add20~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N4
cycloneii_lcell_comb \M1_unit|Add20~60 (
// Equation(s):
// \M1_unit|Add20~60_combout  = ((\M1_unit|Add18~60_combout  $ (\M1_unit|Add19~60_combout  $ (!\M1_unit|Add20~59 )))) # (GND)
// \M1_unit|Add20~61  = CARRY((\M1_unit|Add18~60_combout  & ((\M1_unit|Add19~60_combout ) # (!\M1_unit|Add20~59 ))) # (!\M1_unit|Add18~60_combout  & (\M1_unit|Add19~60_combout  & !\M1_unit|Add20~59 )))

	.dataa(\M1_unit|Add18~60_combout ),
	.datab(\M1_unit|Add19~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~59 ),
	.combout(\M1_unit|Add20~60_combout ),
	.cout(\M1_unit|Add20~61 ));
// synopsys translate_off
defparam \M1_unit|Add20~60 .lut_mask = 16'h698E;
defparam \M1_unit|Add20~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N8
cycloneii_lcell_comb \M1_unit|Add20~64 (
// Equation(s):
// \M1_unit|Add20~64_combout  = ((\M1_unit|Add19~64_combout  $ (\M1_unit|Add18~64_combout  $ (!\M1_unit|Add20~63 )))) # (GND)
// \M1_unit|Add20~65  = CARRY((\M1_unit|Add19~64_combout  & ((\M1_unit|Add18~64_combout ) # (!\M1_unit|Add20~63 ))) # (!\M1_unit|Add19~64_combout  & (\M1_unit|Add18~64_combout  & !\M1_unit|Add20~63 )))

	.dataa(\M1_unit|Add19~64_combout ),
	.datab(\M1_unit|Add18~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~63 ),
	.combout(\M1_unit|Add20~64_combout ),
	.cout(\M1_unit|Add20~65 ));
// synopsys translate_off
defparam \M1_unit|Add20~64 .lut_mask = 16'h698E;
defparam \M1_unit|Add20~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
cycloneii_lcell_comb \M1_unit|Add20~66 (
// Equation(s):
// \M1_unit|Add20~66_combout  = (\M1_unit|Add19~66_combout  & ((\M1_unit|Add18~66_combout  & (\M1_unit|Add20~65  & VCC)) # (!\M1_unit|Add18~66_combout  & (!\M1_unit|Add20~65 )))) # (!\M1_unit|Add19~66_combout  & ((\M1_unit|Add18~66_combout  & 
// (!\M1_unit|Add20~65 )) # (!\M1_unit|Add18~66_combout  & ((\M1_unit|Add20~65 ) # (GND)))))
// \M1_unit|Add20~67  = CARRY((\M1_unit|Add19~66_combout  & (!\M1_unit|Add18~66_combout  & !\M1_unit|Add20~65 )) # (!\M1_unit|Add19~66_combout  & ((!\M1_unit|Add20~65 ) # (!\M1_unit|Add18~66_combout ))))

	.dataa(\M1_unit|Add19~66_combout ),
	.datab(\M1_unit|Add18~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~65 ),
	.combout(\M1_unit|Add20~66_combout ),
	.cout(\M1_unit|Add20~67 ));
// synopsys translate_off
defparam \M1_unit|Add20~66 .lut_mask = 16'h9617;
defparam \M1_unit|Add20~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N18
cycloneii_lcell_comb \M1_unit|Add21~50 (
// Equation(s):
// \M1_unit|Add21~50_combout  = (\M1_unit|Add20~66_combout  & (!\M1_unit|Add21~49 )) # (!\M1_unit|Add20~66_combout  & ((\M1_unit|Add21~49 ) # (GND)))
// \M1_unit|Add21~51  = CARRY((!\M1_unit|Add21~49 ) # (!\M1_unit|Add20~66_combout ))

	.dataa(vcc),
	.datab(\M1_unit|Add20~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~49 ),
	.combout(\M1_unit|Add21~50_combout ),
	.cout(\M1_unit|Add21~51 ));
// synopsys translate_off
defparam \M1_unit|Add21~50 .lut_mask = 16'h3C3F;
defparam \M1_unit|Add21~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N12
cycloneii_lcell_comb \M1_unit|Add22~84 (
// Equation(s):
// \M1_unit|Add22~84_combout  = (\M1_unit|Add21~50_combout  & ((GND) # (!\M1_unit|Add22~83 ))) # (!\M1_unit|Add21~50_combout  & (\M1_unit|Add22~83  $ (GND)))
// \M1_unit|Add22~85  = CARRY((\M1_unit|Add21~50_combout ) # (!\M1_unit|Add22~83 ))

	.dataa(vcc),
	.datab(\M1_unit|Add21~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~83 ),
	.combout(\M1_unit|Add22~84_combout ),
	.cout(\M1_unit|Add22~85 ));
// synopsys translate_off
defparam \M1_unit|Add22~84 .lut_mask = 16'h3CCF;
defparam \M1_unit|Add22~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N28
cycloneii_lcell_comb \M1_unit|Add22~115 (
// Equation(s):
// \M1_unit|Add22~115_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~84_combout )))) # (!\M1_unit|Equal15~0_combout  & (\M1_unit|b_IN2[6]~0_combout  & ((!\SRAM_unit|SRAM_read_data [15]))))

	.dataa(\M1_unit|b_IN2[6]~0_combout ),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|Add22~84_combout ),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\M1_unit|Add22~115_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~115 .lut_mask = 16'hC0E2;
defparam \M1_unit|Add22~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N10
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~32 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~32_combout  = ((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT16  $ (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT34  $ (!\M1_unit|Mult0|auto_generated|op_1~31 )))) # (GND)
// \M1_unit|Mult0|auto_generated|op_1~33  = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT16  & ((\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT34 ) # (!\M1_unit|Mult0|auto_generated|op_1~31 ))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT16  & 
// (\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT34  & !\M1_unit|Mult0|auto_generated|op_1~31 )))

	.dataa(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datab(\M1_unit|Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~31 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~32_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \M1_unit|Mult0|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N12
cycloneii_lcell_comb \M1_unit|Add18~68 (
// Equation(s):
// \M1_unit|Add18~68_combout  = ((\M1_unit|U_MAC [34] $ (\M1_unit|Mult0|auto_generated|op_1~32_combout  $ (!\M1_unit|Add18~67 )))) # (GND)
// \M1_unit|Add18~69  = CARRY((\M1_unit|U_MAC [34] & ((\M1_unit|Mult0|auto_generated|op_1~32_combout ) # (!\M1_unit|Add18~67 ))) # (!\M1_unit|U_MAC [34] & (\M1_unit|Mult0|auto_generated|op_1~32_combout  & !\M1_unit|Add18~67 )))

	.dataa(\M1_unit|U_MAC [34]),
	.datab(\M1_unit|Mult0|auto_generated|op_1~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~67 ),
	.combout(\M1_unit|Add18~68_combout ),
	.cout(\M1_unit|Add18~69 ));
// synopsys translate_off
defparam \M1_unit|Add18~68 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N12
cycloneii_lcell_comb \M1_unit|Add20~68 (
// Equation(s):
// \M1_unit|Add20~68_combout  = ((\M1_unit|Add19~68_combout  $ (\M1_unit|Add18~68_combout  $ (!\M1_unit|Add20~67 )))) # (GND)
// \M1_unit|Add20~69  = CARRY((\M1_unit|Add19~68_combout  & ((\M1_unit|Add18~68_combout ) # (!\M1_unit|Add20~67 ))) # (!\M1_unit|Add19~68_combout  & (\M1_unit|Add18~68_combout  & !\M1_unit|Add20~67 )))

	.dataa(\M1_unit|Add19~68_combout ),
	.datab(\M1_unit|Add18~68_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~67 ),
	.combout(\M1_unit|Add20~68_combout ),
	.cout(\M1_unit|Add20~69 ));
// synopsys translate_off
defparam \M1_unit|Add20~68 .lut_mask = 16'h698E;
defparam \M1_unit|Add20~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N20
cycloneii_lcell_comb \M1_unit|Add21~52 (
// Equation(s):
// \M1_unit|Add21~52_combout  = (\M1_unit|Add20~68_combout  & (\M1_unit|Add21~51  $ (GND))) # (!\M1_unit|Add20~68_combout  & (!\M1_unit|Add21~51  & VCC))
// \M1_unit|Add21~53  = CARRY((\M1_unit|Add20~68_combout  & !\M1_unit|Add21~51 ))

	.dataa(vcc),
	.datab(\M1_unit|Add20~68_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~51 ),
	.combout(\M1_unit|Add21~52_combout ),
	.cout(\M1_unit|Add21~53 ));
// synopsys translate_off
defparam \M1_unit|Add21~52 .lut_mask = 16'hC30C;
defparam \M1_unit|Add21~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N14
cycloneii_lcell_comb \M1_unit|Add22~86 (
// Equation(s):
// \M1_unit|Add22~86_combout  = (\M1_unit|Add21~52_combout  & (\M1_unit|Add22~85  & VCC)) # (!\M1_unit|Add21~52_combout  & (!\M1_unit|Add22~85 ))
// \M1_unit|Add22~87  = CARRY((!\M1_unit|Add21~52_combout  & !\M1_unit|Add22~85 ))

	.dataa(vcc),
	.datab(\M1_unit|Add21~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~85 ),
	.combout(\M1_unit|Add22~86_combout ),
	.cout(\M1_unit|Add22~87 ));
// synopsys translate_off
defparam \M1_unit|Add22~86 .lut_mask = 16'hC303;
defparam \M1_unit|Add22~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N30
cycloneii_lcell_comb \M1_unit|Add22~116 (
// Equation(s):
// \M1_unit|Add22~116_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~86_combout )))) # (!\M1_unit|Equal15~0_combout  & (\M1_unit|b_IN2[6]~0_combout  & ((!\SRAM_unit|SRAM_read_data [15]))))

	.dataa(\M1_unit|b_IN2[6]~0_combout ),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|Add22~86_combout ),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\M1_unit|Add22~116_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~116 .lut_mask = 16'hC0E2;
defparam \M1_unit|Add22~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N22
cycloneii_lcell_comb \M1_unit|Add21~54 (
// Equation(s):
// \M1_unit|Add21~54_combout  = (\M1_unit|Add20~70_combout  & (!\M1_unit|Add21~53 )) # (!\M1_unit|Add20~70_combout  & ((\M1_unit|Add21~53 ) # (GND)))
// \M1_unit|Add21~55  = CARRY((!\M1_unit|Add21~53 ) # (!\M1_unit|Add20~70_combout ))

	.dataa(\M1_unit|Add20~70_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~53 ),
	.combout(\M1_unit|Add21~54_combout ),
	.cout(\M1_unit|Add21~55 ));
// synopsys translate_off
defparam \M1_unit|Add21~54 .lut_mask = 16'h5A5F;
defparam \M1_unit|Add21~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N16
cycloneii_lcell_comb \M1_unit|Add22~88 (
// Equation(s):
// \M1_unit|Add22~88_combout  = (\M1_unit|Add21~54_combout  & ((GND) # (!\M1_unit|Add22~87 ))) # (!\M1_unit|Add21~54_combout  & (\M1_unit|Add22~87  $ (GND)))
// \M1_unit|Add22~89  = CARRY((\M1_unit|Add21~54_combout ) # (!\M1_unit|Add22~87 ))

	.dataa(vcc),
	.datab(\M1_unit|Add21~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~87 ),
	.combout(\M1_unit|Add22~88_combout ),
	.cout(\M1_unit|Add22~89 ));
// synopsys translate_off
defparam \M1_unit|Add22~88 .lut_mask = 16'h3CCF;
defparam \M1_unit|Add22~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N16
cycloneii_lcell_comb \M1_unit|Add22~117 (
// Equation(s):
// \M1_unit|Add22~117_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~88_combout )))) # (!\M1_unit|Equal15~0_combout  & (\M1_unit|b_IN2[6]~0_combout  & ((!\SRAM_unit|SRAM_read_data [15]))))

	.dataa(\M1_unit|b_IN2[6]~0_combout ),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|Add22~88_combout ),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\M1_unit|Add22~117_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~117 .lut_mask = 16'hC0E2;
defparam \M1_unit|Add22~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N24
cycloneii_lcell_comb \M1_unit|Add21~56 (
// Equation(s):
// \M1_unit|Add21~56_combout  = (\M1_unit|Add20~72_combout  & (\M1_unit|Add21~55  $ (GND))) # (!\M1_unit|Add20~72_combout  & (!\M1_unit|Add21~55  & VCC))
// \M1_unit|Add21~57  = CARRY((\M1_unit|Add20~72_combout  & !\M1_unit|Add21~55 ))

	.dataa(\M1_unit|Add20~72_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~55 ),
	.combout(\M1_unit|Add21~56_combout ),
	.cout(\M1_unit|Add21~57 ));
// synopsys translate_off
defparam \M1_unit|Add21~56 .lut_mask = 16'hA50A;
defparam \M1_unit|Add21~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N18
cycloneii_lcell_comb \M1_unit|Add22~90 (
// Equation(s):
// \M1_unit|Add22~90_combout  = (\M1_unit|Add21~56_combout  & (\M1_unit|Add22~89  & VCC)) # (!\M1_unit|Add21~56_combout  & (!\M1_unit|Add22~89 ))
// \M1_unit|Add22~91  = CARRY((!\M1_unit|Add21~56_combout  & !\M1_unit|Add22~89 ))

	.dataa(vcc),
	.datab(\M1_unit|Add21~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~89 ),
	.combout(\M1_unit|Add22~90_combout ),
	.cout(\M1_unit|Add22~91 ));
// synopsys translate_off
defparam \M1_unit|Add22~90 .lut_mask = 16'hC303;
defparam \M1_unit|Add22~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N10
cycloneii_lcell_comb \M1_unit|Add22~118 (
// Equation(s):
// \M1_unit|Add22~118_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~90_combout )))) # (!\M1_unit|Equal15~0_combout  & (!\SRAM_unit|SRAM_read_data [15] & (\M1_unit|b_IN2[6]~0_combout )))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|b_IN2[6]~0_combout ),
	.datad(\M1_unit|Add22~90_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~118_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~118 .lut_mask = 16'hDC10;
defparam \M1_unit|Add22~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N20
cycloneii_lcell_comb \M1_unit|Add22~92 (
// Equation(s):
// \M1_unit|Add22~92_combout  = (\M1_unit|Add21~58_combout  & ((GND) # (!\M1_unit|Add22~91 ))) # (!\M1_unit|Add21~58_combout  & (\M1_unit|Add22~91  $ (GND)))
// \M1_unit|Add22~93  = CARRY((\M1_unit|Add21~58_combout ) # (!\M1_unit|Add22~91 ))

	.dataa(\M1_unit|Add21~58_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~91 ),
	.combout(\M1_unit|Add22~92_combout ),
	.cout(\M1_unit|Add22~93 ));
// synopsys translate_off
defparam \M1_unit|Add22~92 .lut_mask = 16'h5AAF;
defparam \M1_unit|Add22~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N12
cycloneii_lcell_comb \M1_unit|Add22~119 (
// Equation(s):
// \M1_unit|Add22~119_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~92_combout )))) # (!\M1_unit|Equal15~0_combout  & (!\SRAM_unit|SRAM_read_data [15] & (\M1_unit|b_IN2[6]~0_combout )))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|b_IN2[6]~0_combout ),
	.datad(\M1_unit|Add22~92_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~119_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~119 .lut_mask = 16'hDC10;
defparam \M1_unit|Add22~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N12
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~34 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~34_combout  = (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT17  & (!\M1_unit|Mult0|auto_generated|op_1~33 )) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\M1_unit|Mult0|auto_generated|op_1~33 ) # (GND)))
// \M1_unit|Mult0|auto_generated|op_1~35  = CARRY((!\M1_unit|Mult0|auto_generated|op_1~33 ) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT17 ))

	.dataa(vcc),
	.datab(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~33 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~34_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~34 .lut_mask = 16'h3C3F;
defparam \M1_unit|Mult0|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N14
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~36 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~36_combout  = (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT18  & (\M1_unit|Mult0|auto_generated|op_1~35  $ (GND))) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT18  & (!\M1_unit|Mult0|auto_generated|op_1~35  & 
// VCC))
// \M1_unit|Mult0|auto_generated|op_1~37  = CARRY((\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT18  & !\M1_unit|Mult0|auto_generated|op_1~35 ))

	.dataa(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT18 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~35 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~36_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~36 .lut_mask = 16'hA50A;
defparam \M1_unit|Mult0|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N16
cycloneii_lcell_comb \M1_unit|Mult0|auto_generated|op_1~38 (
// Equation(s):
// \M1_unit|Mult0|auto_generated|op_1~38_combout  = (\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT19  & (!\M1_unit|Mult0|auto_generated|op_1~37 )) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT19  & ((\M1_unit|Mult0|auto_generated|op_1~37 ) # (GND)))
// \M1_unit|Mult0|auto_generated|op_1~39  = CARRY((!\M1_unit|Mult0|auto_generated|op_1~37 ) # (!\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT19 ))

	.dataa(vcc),
	.datab(\M1_unit|Mult0|auto_generated|mac_out4~DATAOUT19 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult0|auto_generated|op_1~37 ),
	.combout(\M1_unit|Mult0|auto_generated|op_1~38_combout ),
	.cout(\M1_unit|Mult0|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \M1_unit|Mult0|auto_generated|op_1~38 .lut_mask = 16'h3C3F;
defparam \M1_unit|Mult0|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N6
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~28 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~28_combout  = ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT32  $ (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT14  $ (!\M1_unit|Mult1|auto_generated|op_1~27 )))) # (GND)
// \M1_unit|Mult1|auto_generated|op_1~29  = CARRY((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT32  & ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT14 ) # (!\M1_unit|Mult1|auto_generated|op_1~27 ))) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT32  & 
// (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT14  & !\M1_unit|Mult1|auto_generated|op_1~27 )))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT32 ),
	.datab(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT14 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~27 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~28_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \M1_unit|Mult1|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~32 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~32_combout  = ((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT16  $ (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT34  $ (!\M1_unit|Mult1|auto_generated|op_1~31 )))) # (GND)
// \M1_unit|Mult1|auto_generated|op_1~33  = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT16  & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT34 ) # (!\M1_unit|Mult1|auto_generated|op_1~31 ))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT16  & 
// (\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT34  & !\M1_unit|Mult1|auto_generated|op_1~31 )))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT16 ),
	.datab(\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT34 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~31 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~32_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \M1_unit|Mult1|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~34 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~34_combout  = (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT17  & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT35  & (\M1_unit|Mult1|auto_generated|op_1~33  & VCC)) # 
// (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT35  & (!\M1_unit|Mult1|auto_generated|op_1~33 )))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT17  & ((\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT35  & (!\M1_unit|Mult1|auto_generated|op_1~33 )) # 
// (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT35  & ((\M1_unit|Mult1|auto_generated|op_1~33 ) # (GND)))))
// \M1_unit|Mult1|auto_generated|op_1~35  = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT17  & (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT35  & !\M1_unit|Mult1|auto_generated|op_1~33 )) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT17  & 
// ((!\M1_unit|Mult1|auto_generated|op_1~33 ) # (!\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT35 ))))

	.dataa(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT17 ),
	.datab(\M1_unit|Mult1|auto_generated|mac_out2~DATAOUT35 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~33 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~34_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \M1_unit|Mult1|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
cycloneii_lcell_comb \M1_unit|Mult1|auto_generated|op_1~36 (
// Equation(s):
// \M1_unit|Mult1|auto_generated|op_1~36_combout  = (\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT18  & (\M1_unit|Mult1|auto_generated|op_1~35  $ (GND))) # (!\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT18  & (!\M1_unit|Mult1|auto_generated|op_1~35  & 
// VCC))
// \M1_unit|Mult1|auto_generated|op_1~37  = CARRY((\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT18  & !\M1_unit|Mult1|auto_generated|op_1~35 ))

	.dataa(vcc),
	.datab(\M1_unit|Mult1|auto_generated|mac_out4~DATAOUT18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult1|auto_generated|op_1~35 ),
	.combout(\M1_unit|Mult1|auto_generated|op_1~36_combout ),
	.cout(\M1_unit|Mult1|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \M1_unit|Mult1|auto_generated|op_1~36 .lut_mask = 16'hC30C;
defparam \M1_unit|Mult1|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N16
cycloneii_lcell_comb \M1_unit|Add15~72 (
// Equation(s):
// \M1_unit|Add15~72_combout  = ((\M1_unit|Mult0|auto_generated|op_1~36_combout  $ (\M1_unit|Mult1|auto_generated|op_1~36_combout  $ (\M1_unit|Add15~71 )))) # (GND)
// \M1_unit|Add15~73  = CARRY((\M1_unit|Mult0|auto_generated|op_1~36_combout  & ((!\M1_unit|Add15~71 ) # (!\M1_unit|Mult1|auto_generated|op_1~36_combout ))) # (!\M1_unit|Mult0|auto_generated|op_1~36_combout  & (!\M1_unit|Mult1|auto_generated|op_1~36_combout  
// & !\M1_unit|Add15~71 )))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~36_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add15~71 ),
	.combout(\M1_unit|Add15~72_combout ),
	.cout(\M1_unit|Add15~73 ));
// synopsys translate_off
defparam \M1_unit|Add15~72 .lut_mask = 16'h962B;
defparam \M1_unit|Add15~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X39_Y18_N0
cycloneii_mac_mult \M1_unit|Mult2|auto_generated|mac_mult3 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.aclr(\resetn~clkctrl_outclk ),
	.ena(\M1_unit|WideOr34~combout ),
	.dataa({\M1_unit|c_IN1 [10],\M1_unit|c_IN1 [10],gnd,gnd,\M1_unit|c_IN1 [10],gnd,gnd,\M1_unit|c_IN1 [1],gnd,gnd,\M1_unit|c_IN1 [4],\M1_unit|c_IN1 [3],\M1_unit|c_IN1 [0],\M1_unit|c_IN1 [1],\M1_unit|c_IN1 [0],gnd,gnd,gnd}),
	.datab({\M1_unit|Add22~121_combout ,\M1_unit|Add22~120_combout ,\M1_unit|Add22~119_combout ,\M1_unit|Add22~118_combout ,\M1_unit|Add22~117_combout ,\M1_unit|Add22~116_combout ,\M1_unit|Add22~115_combout ,\M1_unit|Add22~114_combout ,\M1_unit|Add22~113_combout ,
\M1_unit|Add22~112_combout ,\M1_unit|Add22~111_combout ,\M1_unit|Add22~110_combout ,\M1_unit|Add22~109_combout ,\M1_unit|Add22~108_combout ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\M1_unit|Mult2|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \M1_unit|Mult2|auto_generated|mac_mult3 .dataa_width = 18;
defparam \M1_unit|Mult2|auto_generated|mac_mult3 .datab_clock = "0";
defparam \M1_unit|Mult2|auto_generated|mac_mult3 .datab_width = 18;
defparam \M1_unit|Mult2|auto_generated|mac_mult3 .signa_clock = "none";
defparam \M1_unit|Mult2|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~30 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~30_combout  = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT15  & (!\M1_unit|Mult2|auto_generated|op_1~29 )) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT15  & ((\M1_unit|Mult2|auto_generated|op_1~29 ) # (GND)))
// \M1_unit|Mult2|auto_generated|op_1~31  = CARRY((!\M1_unit|Mult2|auto_generated|op_1~29 ) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT15 ))

	.dataa(vcc),
	.datab(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT15 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~29 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~30_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~30 .lut_mask = 16'h3C3F;
defparam \M1_unit|Mult2|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N16
cycloneii_lcell_comb \M1_unit|Add19~72 (
// Equation(s):
// \M1_unit|Add19~72_combout  = ((\M1_unit|Mult2|auto_generated|op_1~36_combout  $ (\M1_unit|Mult1|auto_generated|op_1~36_combout  $ (\M1_unit|Add19~71 )))) # (GND)
// \M1_unit|Add19~73  = CARRY((\M1_unit|Mult2|auto_generated|op_1~36_combout  & ((!\M1_unit|Add19~71 ) # (!\M1_unit|Mult1|auto_generated|op_1~36_combout ))) # (!\M1_unit|Mult2|auto_generated|op_1~36_combout  & (!\M1_unit|Mult1|auto_generated|op_1~36_combout  
// & !\M1_unit|Add19~71 )))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~36_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~71 ),
	.combout(\M1_unit|Add19~72_combout ),
	.cout(\M1_unit|Add19~73 ));
// synopsys translate_off
defparam \M1_unit|Add19~72 .lut_mask = 16'h962B;
defparam \M1_unit|Add19~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N14
cycloneii_lcell_comb \M1_unit|Add18~70 (
// Equation(s):
// \M1_unit|Add18~70_combout  = (\M1_unit|U_MAC [35] & ((\M1_unit|Mult0|auto_generated|op_1~34_combout  & (\M1_unit|Add18~69  & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~34_combout  & (!\M1_unit|Add18~69 )))) # (!\M1_unit|U_MAC [35] & 
// ((\M1_unit|Mult0|auto_generated|op_1~34_combout  & (!\M1_unit|Add18~69 )) # (!\M1_unit|Mult0|auto_generated|op_1~34_combout  & ((\M1_unit|Add18~69 ) # (GND)))))
// \M1_unit|Add18~71  = CARRY((\M1_unit|U_MAC [35] & (!\M1_unit|Mult0|auto_generated|op_1~34_combout  & !\M1_unit|Add18~69 )) # (!\M1_unit|U_MAC [35] & ((!\M1_unit|Add18~69 ) # (!\M1_unit|Mult0|auto_generated|op_1~34_combout ))))

	.dataa(\M1_unit|U_MAC [35]),
	.datab(\M1_unit|Mult0|auto_generated|op_1~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~69 ),
	.combout(\M1_unit|Add18~70_combout ),
	.cout(\M1_unit|Add18~71 ));
// synopsys translate_off
defparam \M1_unit|Add18~70 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
cycloneii_lcell_comb \M1_unit|Add20~74 (
// Equation(s):
// \M1_unit|Add20~74_combout  = (\M1_unit|Add18~74_combout  & ((\M1_unit|Add19~74_combout  & (\M1_unit|Add20~73  & VCC)) # (!\M1_unit|Add19~74_combout  & (!\M1_unit|Add20~73 )))) # (!\M1_unit|Add18~74_combout  & ((\M1_unit|Add19~74_combout  & 
// (!\M1_unit|Add20~73 )) # (!\M1_unit|Add19~74_combout  & ((\M1_unit|Add20~73 ) # (GND)))))
// \M1_unit|Add20~75  = CARRY((\M1_unit|Add18~74_combout  & (!\M1_unit|Add19~74_combout  & !\M1_unit|Add20~73 )) # (!\M1_unit|Add18~74_combout  & ((!\M1_unit|Add20~73 ) # (!\M1_unit|Add19~74_combout ))))

	.dataa(\M1_unit|Add18~74_combout ),
	.datab(\M1_unit|Add19~74_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~73 ),
	.combout(\M1_unit|Add20~74_combout ),
	.cout(\M1_unit|Add20~75 ));
// synopsys translate_off
defparam \M1_unit|Add20~74 .lut_mask = 16'h9617;
defparam \M1_unit|Add20~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N28
cycloneii_lcell_comb \M1_unit|Add21~60 (
// Equation(s):
// \M1_unit|Add21~60_combout  = (\M1_unit|Add20~76_combout  & (\M1_unit|Add21~59  $ (GND))) # (!\M1_unit|Add20~76_combout  & (!\M1_unit|Add21~59  & VCC))
// \M1_unit|Add21~61  = CARRY((\M1_unit|Add20~76_combout  & !\M1_unit|Add21~59 ))

	.dataa(vcc),
	.datab(\M1_unit|Add20~76_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~59 ),
	.combout(\M1_unit|Add21~60_combout ),
	.cout(\M1_unit|Add21~61 ));
// synopsys translate_off
defparam \M1_unit|Add21~60 .lut_mask = 16'hC30C;
defparam \M1_unit|Add21~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N30
cycloneii_lcell_comb \M1_unit|Add21~62 (
// Equation(s):
// \M1_unit|Add21~62_combout  = \M1_unit|Add20~78_combout  $ (\M1_unit|Add21~61 )

	.dataa(\M1_unit|Add20~78_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~61 ),
	.combout(\M1_unit|Add21~62_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add21~62 .lut_mask = 16'h5A5A;
defparam \M1_unit|Add21~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N22
cycloneii_lcell_comb \M1_unit|Add22~94 (
// Equation(s):
// \M1_unit|Add22~94_combout  = (\M1_unit|Add21~60_combout  & (\M1_unit|Add22~93  & VCC)) # (!\M1_unit|Add21~60_combout  & (!\M1_unit|Add22~93 ))
// \M1_unit|Add22~95  = CARRY((!\M1_unit|Add21~60_combout  & !\M1_unit|Add22~93 ))

	.dataa(vcc),
	.datab(\M1_unit|Add21~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add22~93 ),
	.combout(\M1_unit|Add22~94_combout ),
	.cout(\M1_unit|Add22~95 ));
// synopsys translate_off
defparam \M1_unit|Add22~94 .lut_mask = 16'hC303;
defparam \M1_unit|Add22~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N24
cycloneii_lcell_comb \M1_unit|Add22~96 (
// Equation(s):
// \M1_unit|Add22~96_combout  = \M1_unit|Add22~95  $ (\M1_unit|Add21~62_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|Add21~62_combout ),
	.cin(\M1_unit|Add22~95 ),
	.combout(\M1_unit|Add22~96_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~96 .lut_mask = 16'h0FF0;
defparam \M1_unit|Add22~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N14
cycloneii_lcell_comb \M1_unit|Add22~121 (
// Equation(s):
// \M1_unit|Add22~121_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~96_combout )))) # (!\M1_unit|Equal15~0_combout  & (\M1_unit|b_IN2[6]~0_combout  & (!\SRAM_unit|SRAM_read_data [15])))

	.dataa(\M1_unit|Equal15~0_combout ),
	.datab(\M1_unit|b_IN2[6]~0_combout ),
	.datac(\SRAM_unit|SRAM_read_data [15]),
	.datad(\M1_unit|Add22~96_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~121_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~121 .lut_mask = 16'hAE04;
defparam \M1_unit|Add22~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~32 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~32_combout  = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT16  & (\M1_unit|Mult2|auto_generated|op_1~31  $ (GND))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT16  & (!\M1_unit|Mult2|auto_generated|op_1~31  & 
// VCC))
// \M1_unit|Mult2|auto_generated|op_1~33  = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT16  & !\M1_unit|Mult2|auto_generated|op_1~31 ))

	.dataa(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT16 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~31 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~32_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~32 .lut_mask = 16'hA50A;
defparam \M1_unit|Mult2|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y20_N19
cycloneii_lcell_ff \M1_unit|U_MAC[37] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~74_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [37]));

// Location: LCCOMB_X40_Y18_N6
cycloneii_lcell_comb \M1_unit|Add22~120 (
// Equation(s):
// \M1_unit|Add22~120_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~94_combout )))) # (!\M1_unit|Equal15~0_combout  & (!\SRAM_unit|SRAM_read_data [15] & (\M1_unit|b_IN2[6]~0_combout )))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|b_IN2[6]~0_combout ),
	.datad(\M1_unit|Add22~94_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~120_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~120 .lut_mask = 16'hDC10;
defparam \M1_unit|Add22~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N10
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~0 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~0_combout  = (\M1_unit|Mult2|auto_generated|mac_out4~dataout  & (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT18  $ (VCC))) # (!\M1_unit|Mult2|auto_generated|mac_out4~dataout  & 
// (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT18  & VCC))
// \M1_unit|Mult2|auto_generated|op_1~1  = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~dataout  & \M1_unit|Mult2|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\M1_unit|Mult2|auto_generated|mac_out4~dataout ),
	.datab(\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Mult2|auto_generated|op_1~0_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \M1_unit|Mult2|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N12
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~2 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~2_combout  = (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1  & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19  & (\M1_unit|Mult2|auto_generated|op_1~1  & VCC)) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19  
// & (!\M1_unit|Mult2|auto_generated|op_1~1 )))) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1  & ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19  & (!\M1_unit|Mult2|auto_generated|op_1~1 )) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19  & 
// ((\M1_unit|Mult2|auto_generated|op_1~1 ) # (GND)))))
// \M1_unit|Mult2|auto_generated|op_1~3  = CARRY((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1  & (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19  & !\M1_unit|Mult2|auto_generated|op_1~1 )) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1  & 
// ((!\M1_unit|Mult2|auto_generated|op_1~1 ) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT19 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~1 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~2_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \M1_unit|Mult2|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N18
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~8 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~8_combout  = ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT22  $ (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT4  $ (!\M1_unit|Mult2|auto_generated|op_1~7 )))) # (GND)
// \M1_unit|Mult2|auto_generated|op_1~9  = CARRY((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT22  & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT4 ) # (!\M1_unit|Mult2|auto_generated|op_1~7 ))) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT22  & 
// (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT4  & !\M1_unit|Mult2|auto_generated|op_1~7 )))

	.dataa(\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~7 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~8_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \M1_unit|Mult2|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~12 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~12_combout  = ((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT24  $ (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT6  $ (!\M1_unit|Mult2|auto_generated|op_1~11 )))) # (GND)
// \M1_unit|Mult2|auto_generated|op_1~13  = CARRY((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT24  & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT6 ) # (!\M1_unit|Mult2|auto_generated|op_1~11 ))) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT24  & 
// (\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT6  & !\M1_unit|Mult2|auto_generated|op_1~11 )))

	.dataa(\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT6 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~11 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~12_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \M1_unit|Mult2|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N28
cycloneii_lcell_comb \M1_unit|Mult2|auto_generated|op_1~18 (
// Equation(s):
// \M1_unit|Mult2|auto_generated|op_1~18_combout  = (\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27  & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9  & (\M1_unit|Mult2|auto_generated|op_1~17  & VCC)) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9  
// & (!\M1_unit|Mult2|auto_generated|op_1~17 )))) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27  & ((\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9  & (!\M1_unit|Mult2|auto_generated|op_1~17 )) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9  & 
// ((\M1_unit|Mult2|auto_generated|op_1~17 ) # (GND)))))
// \M1_unit|Mult2|auto_generated|op_1~19  = CARRY((\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27  & (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9  & !\M1_unit|Mult2|auto_generated|op_1~17 )) # (!\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27  & 
// ((!\M1_unit|Mult2|auto_generated|op_1~17 ) # (!\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\M1_unit|Mult2|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\M1_unit|Mult2|auto_generated|mac_out4~DATAOUT9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Mult2|auto_generated|op_1~17 ),
	.combout(\M1_unit|Mult2|auto_generated|op_1~18_combout ),
	.cout(\M1_unit|Mult2|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \M1_unit|Mult2|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \M1_unit|Mult2|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N28
cycloneii_lcell_comb \M1_unit|Add19~52 (
// Equation(s):
// \M1_unit|Add19~52_combout  = ((\M1_unit|Mult2|auto_generated|op_1~16_combout  $ (\M1_unit|Mult1|auto_generated|op_1~16_combout  $ (\M1_unit|Add19~51 )))) # (GND)
// \M1_unit|Add19~53  = CARRY((\M1_unit|Mult2|auto_generated|op_1~16_combout  & ((!\M1_unit|Add19~51 ) # (!\M1_unit|Mult1|auto_generated|op_1~16_combout ))) # (!\M1_unit|Mult2|auto_generated|op_1~16_combout  & (!\M1_unit|Mult1|auto_generated|op_1~16_combout  
// & !\M1_unit|Add19~51 )))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~16_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~51 ),
	.combout(\M1_unit|Add19~52_combout ),
	.cout(\M1_unit|Add19~53 ));
// synopsys translate_off
defparam \M1_unit|Add19~52 .lut_mask = 16'h962B;
defparam \M1_unit|Add19~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N18
cycloneii_lcell_comb \M1_unit|Add22~112 (
// Equation(s):
// \M1_unit|Add22~112_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~78_combout )))) # (!\M1_unit|Equal15~0_combout  & (!\SRAM_unit|SRAM_read_data [15] & (\M1_unit|b_IN2[6]~0_combout )))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|b_IN2[6]~0_combout ),
	.datad(\M1_unit|Add22~78_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~112_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~112 .lut_mask = 16'hDC10;
defparam \M1_unit|Add22~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y20_N1
cycloneii_lcell_ff \M1_unit|U_MAC[28] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~56_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [28]));

// Location: LCCOMB_X40_Y18_N22
cycloneii_lcell_comb \M1_unit|Add22~110 (
// Equation(s):
// \M1_unit|Add22~110_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~74_combout )))) # (!\M1_unit|Equal15~0_combout  & (!\SRAM_unit|SRAM_read_data [15] & (\M1_unit|b_IN2[6]~0_combout )))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|b_IN2[6]~0_combout ),
	.datad(\M1_unit|Add22~74_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~110_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~110 .lut_mask = 16'hDC10;
defparam \M1_unit|Add22~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
cycloneii_lcell_comb \M1_unit|Add22~108 (
// Equation(s):
// \M1_unit|Add22~108_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~70_combout )))) # (!\M1_unit|Equal15~0_combout  & (\M1_unit|b_IN2[6]~0_combout  & (!\SRAM_unit|SRAM_read_data [15])))

	.dataa(\M1_unit|Equal15~0_combout ),
	.datab(\M1_unit|b_IN2[6]~0_combout ),
	.datac(\SRAM_unit|SRAM_read_data [15]),
	.datad(\M1_unit|Add22~70_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~108_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~108 .lut_mask = 16'hAE04;
defparam \M1_unit|Add22~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N18
cycloneii_lcell_comb \M1_unit|Add16~42 (
// Equation(s):
// \M1_unit|Add16~42_combout  = (\M1_unit|Mult2|auto_generated|op_1~6_combout  & ((\M1_unit|Add15~42_combout  & (\M1_unit|Add16~41  & VCC)) # (!\M1_unit|Add15~42_combout  & (!\M1_unit|Add16~41 )))) # (!\M1_unit|Mult2|auto_generated|op_1~6_combout  & 
// ((\M1_unit|Add15~42_combout  & (!\M1_unit|Add16~41 )) # (!\M1_unit|Add15~42_combout  & ((\M1_unit|Add16~41 ) # (GND)))))
// \M1_unit|Add16~43  = CARRY((\M1_unit|Mult2|auto_generated|op_1~6_combout  & (!\M1_unit|Add15~42_combout  & !\M1_unit|Add16~41 )) # (!\M1_unit|Mult2|auto_generated|op_1~6_combout  & ((!\M1_unit|Add16~41 ) # (!\M1_unit|Add15~42_combout ))))

	.dataa(\M1_unit|Mult2|auto_generated|op_1~6_combout ),
	.datab(\M1_unit|Add15~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~41 ),
	.combout(\M1_unit|Add16~42_combout ),
	.cout(\M1_unit|Add16~43 ));
// synopsys translate_off
defparam \M1_unit|Add16~42 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y21_N25
cycloneii_lcell_ff \M1_unit|U_MAC[24] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~48_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [24]));

// Location: LCCOMB_X41_Y19_N4
cycloneii_lcell_comb \M1_unit|Add22~107 (
// Equation(s):
// \M1_unit|Add22~107_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~68_combout )))) # (!\M1_unit|Equal15~0_combout  & (\M1_unit|b_IN2[6]~0_combout  & (!\SRAM_unit|SRAM_read_data [15])))

	.dataa(\M1_unit|Equal15~0_combout ),
	.datab(\M1_unit|b_IN2[6]~0_combout ),
	.datac(\SRAM_unit|SRAM_read_data [15]),
	.datad(\M1_unit|Add22~68_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~107_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~107 .lut_mask = 16'hAE04;
defparam \M1_unit|Add22~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N2
cycloneii_lcell_comb \M1_unit|Add16~26 (
// Equation(s):
// \M1_unit|Add16~26_combout  = (\M1_unit|Add15~26_combout  & ((\M1_unit|Mult2|auto_generated|w235w [13] & (\M1_unit|Add16~25  & VCC)) # (!\M1_unit|Mult2|auto_generated|w235w [13] & (!\M1_unit|Add16~25 )))) # (!\M1_unit|Add15~26_combout  & 
// ((\M1_unit|Mult2|auto_generated|w235w [13] & (!\M1_unit|Add16~25 )) # (!\M1_unit|Mult2|auto_generated|w235w [13] & ((\M1_unit|Add16~25 ) # (GND)))))
// \M1_unit|Add16~27  = CARRY((\M1_unit|Add15~26_combout  & (!\M1_unit|Mult2|auto_generated|w235w [13] & !\M1_unit|Add16~25 )) # (!\M1_unit|Add15~26_combout  & ((!\M1_unit|Add16~25 ) # (!\M1_unit|Mult2|auto_generated|w235w [13]))))

	.dataa(\M1_unit|Add15~26_combout ),
	.datab(\M1_unit|Mult2|auto_generated|w235w [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~25 ),
	.combout(\M1_unit|Add16~26_combout ),
	.cout(\M1_unit|Add16~27 ));
// synopsys translate_off
defparam \M1_unit|Add16~26 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N4
cycloneii_lcell_comb \M1_unit|Add16~28 (
// Equation(s):
// \M1_unit|Add16~28_combout  = ((\M1_unit|Mult2|auto_generated|w235w [14] $ (\M1_unit|Add15~28_combout  $ (!\M1_unit|Add16~27 )))) # (GND)
// \M1_unit|Add16~29  = CARRY((\M1_unit|Mult2|auto_generated|w235w [14] & ((\M1_unit|Add15~28_combout ) # (!\M1_unit|Add16~27 ))) # (!\M1_unit|Mult2|auto_generated|w235w [14] & (\M1_unit|Add15~28_combout  & !\M1_unit|Add16~27 )))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [14]),
	.datab(\M1_unit|Add15~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~27 ),
	.combout(\M1_unit|Add16~28_combout ),
	.cout(\M1_unit|Add16~29 ));
// synopsys translate_off
defparam \M1_unit|Add16~28 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N6
cycloneii_lcell_comb \M1_unit|Add16~30 (
// Equation(s):
// \M1_unit|Add16~30_combout  = (\M1_unit|Mult2|auto_generated|w235w [15] & ((\M1_unit|Add15~30_combout  & (\M1_unit|Add16~29  & VCC)) # (!\M1_unit|Add15~30_combout  & (!\M1_unit|Add16~29 )))) # (!\M1_unit|Mult2|auto_generated|w235w [15] & 
// ((\M1_unit|Add15~30_combout  & (!\M1_unit|Add16~29 )) # (!\M1_unit|Add15~30_combout  & ((\M1_unit|Add16~29 ) # (GND)))))
// \M1_unit|Add16~31  = CARRY((\M1_unit|Mult2|auto_generated|w235w [15] & (!\M1_unit|Add15~30_combout  & !\M1_unit|Add16~29 )) # (!\M1_unit|Mult2|auto_generated|w235w [15] & ((!\M1_unit|Add16~29 ) # (!\M1_unit|Add15~30_combout ))))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [15]),
	.datab(\M1_unit|Add15~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~29 ),
	.combout(\M1_unit|Add16~30_combout ),
	.cout(\M1_unit|Add16~31 ));
// synopsys translate_off
defparam \M1_unit|Add16~30 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N8
cycloneii_lcell_comb \M1_unit|Add16~32 (
// Equation(s):
// \M1_unit|Add16~32_combout  = ((\M1_unit|Add15~32_combout  $ (\M1_unit|Mult2|auto_generated|w235w [16] $ (!\M1_unit|Add16~31 )))) # (GND)
// \M1_unit|Add16~33  = CARRY((\M1_unit|Add15~32_combout  & ((\M1_unit|Mult2|auto_generated|w235w [16]) # (!\M1_unit|Add16~31 ))) # (!\M1_unit|Add15~32_combout  & (\M1_unit|Mult2|auto_generated|w235w [16] & !\M1_unit|Add16~31 )))

	.dataa(\M1_unit|Add15~32_combout ),
	.datab(\M1_unit|Mult2|auto_generated|w235w [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~31 ),
	.combout(\M1_unit|Add16~32_combout ),
	.cout(\M1_unit|Add16~33 ));
// synopsys translate_off
defparam \M1_unit|Add16~32 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y21_N19
cycloneii_lcell_ff \M1_unit|U_MAC[21] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~42_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [21]));

// Location: LCCOMB_X41_Y19_N0
cycloneii_lcell_comb \M1_unit|Add22~104 (
// Equation(s):
// \M1_unit|Add22~104_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~62_combout )))) # (!\M1_unit|Equal15~0_combout  & (\M1_unit|b_IN2[6]~0_combout  & (!\SRAM_unit|SRAM_read_data [15])))

	.dataa(\M1_unit|Equal15~0_combout ),
	.datab(\M1_unit|b_IN2[6]~0_combout ),
	.datac(\SRAM_unit|SRAM_read_data [15]),
	.datad(\M1_unit|Add22~62_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~104_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~104 .lut_mask = 16'hAE04;
defparam \M1_unit|Add22~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N4
cycloneii_lcell_comb \M1_unit|Add19~28 (
// Equation(s):
// \M1_unit|Add19~28_combout  = ((\M1_unit|Mult2|auto_generated|w235w [14] $ (\M1_unit|Mult1|auto_generated|w253w [14] $ (\M1_unit|Add19~27 )))) # (GND)
// \M1_unit|Add19~29  = CARRY((\M1_unit|Mult2|auto_generated|w235w [14] & ((!\M1_unit|Add19~27 ) # (!\M1_unit|Mult1|auto_generated|w253w [14]))) # (!\M1_unit|Mult2|auto_generated|w235w [14] & (!\M1_unit|Mult1|auto_generated|w253w [14] & !\M1_unit|Add19~27 
// )))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [14]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~27 ),
	.combout(\M1_unit|Add19~28_combout ),
	.cout(\M1_unit|Add19~29 ));
// synopsys translate_off
defparam \M1_unit|Add19~28 .lut_mask = 16'h962B;
defparam \M1_unit|Add19~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N6
cycloneii_lcell_comb \M1_unit|Add19~30 (
// Equation(s):
// \M1_unit|Add19~30_combout  = (\M1_unit|Mult2|auto_generated|w235w [15] & ((\M1_unit|Mult1|auto_generated|w253w [15] & (!\M1_unit|Add19~29 )) # (!\M1_unit|Mult1|auto_generated|w253w [15] & (\M1_unit|Add19~29  & VCC)))) # 
// (!\M1_unit|Mult2|auto_generated|w235w [15] & ((\M1_unit|Mult1|auto_generated|w253w [15] & ((\M1_unit|Add19~29 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|w253w [15] & (!\M1_unit|Add19~29 ))))
// \M1_unit|Add19~31  = CARRY((\M1_unit|Mult2|auto_generated|w235w [15] & (\M1_unit|Mult1|auto_generated|w253w [15] & !\M1_unit|Add19~29 )) # (!\M1_unit|Mult2|auto_generated|w235w [15] & ((\M1_unit|Mult1|auto_generated|w253w [15]) # (!\M1_unit|Add19~29 ))))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [15]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~29 ),
	.combout(\M1_unit|Add19~30_combout ),
	.cout(\M1_unit|Add19~31 ));
// synopsys translate_off
defparam \M1_unit|Add19~30 .lut_mask = 16'h694D;
defparam \M1_unit|Add19~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N8
cycloneii_lcell_comb \M1_unit|Add22~102 (
// Equation(s):
// \M1_unit|Add22~102_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~58_combout )))) # (!\M1_unit|Equal15~0_combout  & (!\SRAM_unit|SRAM_read_data [15] & (\M1_unit|b_IN2[6]~0_combout )))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|b_IN2[6]~0_combout ),
	.datad(\M1_unit|Add22~58_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~102_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~102 .lut_mask = 16'hDC10;
defparam \M1_unit|Add22~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N26
cycloneii_lcell_comb \M1_unit|Add16~18 (
// Equation(s):
// \M1_unit|Add16~18_combout  = (\M1_unit|Mult2|auto_generated|w235w [9] & ((\M1_unit|Add15~18_combout  & (\M1_unit|Add16~17  & VCC)) # (!\M1_unit|Add15~18_combout  & (!\M1_unit|Add16~17 )))) # (!\M1_unit|Mult2|auto_generated|w235w [9] & 
// ((\M1_unit|Add15~18_combout  & (!\M1_unit|Add16~17 )) # (!\M1_unit|Add15~18_combout  & ((\M1_unit|Add16~17 ) # (GND)))))
// \M1_unit|Add16~19  = CARRY((\M1_unit|Mult2|auto_generated|w235w [9] & (!\M1_unit|Add15~18_combout  & !\M1_unit|Add16~17 )) # (!\M1_unit|Mult2|auto_generated|w235w [9] & ((!\M1_unit|Add16~17 ) # (!\M1_unit|Add15~18_combout ))))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [9]),
	.datab(\M1_unit|Add15~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~17 ),
	.combout(\M1_unit|Add16~18_combout ),
	.cout(\M1_unit|Add16~19 ));
// synopsys translate_off
defparam \M1_unit|Add16~18 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N30
cycloneii_lcell_comb \M1_unit|Add16~22 (
// Equation(s):
// \M1_unit|Add16~22_combout  = (\M1_unit|Add15~22_combout  & ((\M1_unit|Mult2|auto_generated|w235w [11] & (\M1_unit|Add16~21  & VCC)) # (!\M1_unit|Mult2|auto_generated|w235w [11] & (!\M1_unit|Add16~21 )))) # (!\M1_unit|Add15~22_combout  & 
// ((\M1_unit|Mult2|auto_generated|w235w [11] & (!\M1_unit|Add16~21 )) # (!\M1_unit|Mult2|auto_generated|w235w [11] & ((\M1_unit|Add16~21 ) # (GND)))))
// \M1_unit|Add16~23  = CARRY((\M1_unit|Add15~22_combout  & (!\M1_unit|Mult2|auto_generated|w235w [11] & !\M1_unit|Add16~21 )) # (!\M1_unit|Add15~22_combout  & ((!\M1_unit|Add16~21 ) # (!\M1_unit|Mult2|auto_generated|w235w [11]))))

	.dataa(\M1_unit|Add15~22_combout ),
	.datab(\M1_unit|Mult2|auto_generated|w235w [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~21 ),
	.combout(\M1_unit|Add16~22_combout ),
	.cout(\M1_unit|Add16~23 ));
// synopsys translate_off
defparam \M1_unit|Add16~22 .lut_mask = 16'h9617;
defparam \M1_unit|Add16~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N0
cycloneii_lcell_comb \M1_unit|Add16~24 (
// Equation(s):
// \M1_unit|Add16~24_combout  = ((\M1_unit|Add15~24_combout  $ (\M1_unit|Mult2|auto_generated|w235w [12] $ (!\M1_unit|Add16~23 )))) # (GND)
// \M1_unit|Add16~25  = CARRY((\M1_unit|Add15~24_combout  & ((\M1_unit|Mult2|auto_generated|w235w [12]) # (!\M1_unit|Add16~23 ))) # (!\M1_unit|Add15~24_combout  & (\M1_unit|Mult2|auto_generated|w235w [12] & !\M1_unit|Add16~23 )))

	.dataa(\M1_unit|Add15~24_combout ),
	.datab(\M1_unit|Mult2|auto_generated|w235w [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add16~23 ),
	.combout(\M1_unit|Add16~24_combout ),
	.cout(\M1_unit|Add16~25 ));
// synopsys translate_off
defparam \M1_unit|Add16~24 .lut_mask = 16'h698E;
defparam \M1_unit|Add16~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y21_N3
cycloneii_lcell_ff \M1_unit|U_MAC[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Add16~26_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [13]));

// Location: LCCOMB_X42_Y21_N0
cycloneii_lcell_comb \M1_unit|Add18~24 (
// Equation(s):
// \M1_unit|Add18~24_combout  = ((\M1_unit|Mult0|auto_generated|w247w [12] $ (\M1_unit|U_MAC [12] $ (!\M1_unit|Add18~23 )))) # (GND)
// \M1_unit|Add18~25  = CARRY((\M1_unit|Mult0|auto_generated|w247w [12] & ((\M1_unit|U_MAC [12]) # (!\M1_unit|Add18~23 ))) # (!\M1_unit|Mult0|auto_generated|w247w [12] & (\M1_unit|U_MAC [12] & !\M1_unit|Add18~23 )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [12]),
	.datab(\M1_unit|U_MAC [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~23 ),
	.combout(\M1_unit|Add18~24_combout ),
	.cout(\M1_unit|Add18~25 ));
// synopsys translate_off
defparam \M1_unit|Add18~24 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N8
cycloneii_lcell_comb \M1_unit|Add18~32 (
// Equation(s):
// \M1_unit|Add18~32_combout  = ((\M1_unit|Mult0|auto_generated|w247w [16] $ (\M1_unit|U_MAC [16] $ (!\M1_unit|Add18~31 )))) # (GND)
// \M1_unit|Add18~33  = CARRY((\M1_unit|Mult0|auto_generated|w247w [16] & ((\M1_unit|U_MAC [16]) # (!\M1_unit|Add18~31 ))) # (!\M1_unit|Mult0|auto_generated|w247w [16] & (\M1_unit|U_MAC [16] & !\M1_unit|Add18~31 )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [16]),
	.datab(\M1_unit|U_MAC [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~31 ),
	.combout(\M1_unit|Add18~32_combout ),
	.cout(\M1_unit|Add18~33 ));
// synopsys translate_off
defparam \M1_unit|Add18~32 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N26
cycloneii_lcell_comb \M1_unit|Add19~18 (
// Equation(s):
// \M1_unit|Add19~18_combout  = (\M1_unit|Mult2|auto_generated|w235w [9] & ((\M1_unit|Mult1|auto_generated|w253w [9] & (!\M1_unit|Add19~17 )) # (!\M1_unit|Mult1|auto_generated|w253w [9] & (\M1_unit|Add19~17  & VCC)))) # (!\M1_unit|Mult2|auto_generated|w235w 
// [9] & ((\M1_unit|Mult1|auto_generated|w253w [9] & ((\M1_unit|Add19~17 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|w253w [9] & (!\M1_unit|Add19~17 ))))
// \M1_unit|Add19~19  = CARRY((\M1_unit|Mult2|auto_generated|w235w [9] & (\M1_unit|Mult1|auto_generated|w253w [9] & !\M1_unit|Add19~17 )) # (!\M1_unit|Mult2|auto_generated|w235w [9] & ((\M1_unit|Mult1|auto_generated|w253w [9]) # (!\M1_unit|Add19~17 ))))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [9]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~17 ),
	.combout(\M1_unit|Add19~18_combout ),
	.cout(\M1_unit|Add19~19 ));
// synopsys translate_off
defparam \M1_unit|Add19~18 .lut_mask = 16'h694D;
defparam \M1_unit|Add19~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N2
cycloneii_lcell_comb \M1_unit|Add19~26 (
// Equation(s):
// \M1_unit|Add19~26_combout  = (\M1_unit|Mult1|auto_generated|w253w [13] & ((\M1_unit|Mult2|auto_generated|w235w [13] & (!\M1_unit|Add19~25 )) # (!\M1_unit|Mult2|auto_generated|w235w [13] & ((\M1_unit|Add19~25 ) # (GND))))) # 
// (!\M1_unit|Mult1|auto_generated|w253w [13] & ((\M1_unit|Mult2|auto_generated|w235w [13] & (\M1_unit|Add19~25  & VCC)) # (!\M1_unit|Mult2|auto_generated|w235w [13] & (!\M1_unit|Add19~25 ))))
// \M1_unit|Add19~27  = CARRY((\M1_unit|Mult1|auto_generated|w253w [13] & ((!\M1_unit|Add19~25 ) # (!\M1_unit|Mult2|auto_generated|w235w [13]))) # (!\M1_unit|Mult1|auto_generated|w253w [13] & (!\M1_unit|Mult2|auto_generated|w235w [13] & !\M1_unit|Add19~25 
// )))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [13]),
	.datab(\M1_unit|Mult2|auto_generated|w235w [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add19~25 ),
	.combout(\M1_unit|Add19~26_combout ),
	.cout(\M1_unit|Add19~27 ));
// synopsys translate_off
defparam \M1_unit|Add19~26 .lut_mask = 16'h692B;
defparam \M1_unit|Add19~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N28
cycloneii_lcell_comb \M1_unit|Add18~20 (
// Equation(s):
// \M1_unit|Add18~20_combout  = ((\M1_unit|U_MAC [10] $ (\M1_unit|Mult0|auto_generated|w247w [10] $ (!\M1_unit|Add18~19 )))) # (GND)
// \M1_unit|Add18~21  = CARRY((\M1_unit|U_MAC [10] & ((\M1_unit|Mult0|auto_generated|w247w [10]) # (!\M1_unit|Add18~19 ))) # (!\M1_unit|U_MAC [10] & (\M1_unit|Mult0|auto_generated|w247w [10] & !\M1_unit|Add18~19 )))

	.dataa(\M1_unit|U_MAC [10]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~19 ),
	.combout(\M1_unit|Add18~20_combout ),
	.cout(\M1_unit|Add18~21 ));
// synopsys translate_off
defparam \M1_unit|Add18~20 .lut_mask = 16'h698E;
defparam \M1_unit|Add18~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N30
cycloneii_lcell_comb \M1_unit|Add18~22 (
// Equation(s):
// \M1_unit|Add18~22_combout  = (\M1_unit|U_MAC [11] & ((\M1_unit|Mult0|auto_generated|w247w [11] & (\M1_unit|Add18~21  & VCC)) # (!\M1_unit|Mult0|auto_generated|w247w [11] & (!\M1_unit|Add18~21 )))) # (!\M1_unit|U_MAC [11] & 
// ((\M1_unit|Mult0|auto_generated|w247w [11] & (!\M1_unit|Add18~21 )) # (!\M1_unit|Mult0|auto_generated|w247w [11] & ((\M1_unit|Add18~21 ) # (GND)))))
// \M1_unit|Add18~23  = CARRY((\M1_unit|U_MAC [11] & (!\M1_unit|Mult0|auto_generated|w247w [11] & !\M1_unit|Add18~21 )) # (!\M1_unit|U_MAC [11] & ((!\M1_unit|Add18~21 ) # (!\M1_unit|Mult0|auto_generated|w247w [11]))))

	.dataa(\M1_unit|U_MAC [11]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add18~21 ),
	.combout(\M1_unit|Add18~22_combout ),
	.cout(\M1_unit|Add18~23 ));
// synopsys translate_off
defparam \M1_unit|Add18~22 .lut_mask = 16'h9617;
defparam \M1_unit|Add18~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N28
cycloneii_lcell_comb \M1_unit|Add20~20 (
// Equation(s):
// \M1_unit|Add20~20_combout  = ((\M1_unit|Add19~20_combout  $ (\M1_unit|Add18~20_combout  $ (!\M1_unit|Add20~19 )))) # (GND)
// \M1_unit|Add20~21  = CARRY((\M1_unit|Add19~20_combout  & ((\M1_unit|Add18~20_combout ) # (!\M1_unit|Add20~19 ))) # (!\M1_unit|Add19~20_combout  & (\M1_unit|Add18~20_combout  & !\M1_unit|Add20~19 )))

	.dataa(\M1_unit|Add19~20_combout ),
	.datab(\M1_unit|Add18~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~19 ),
	.combout(\M1_unit|Add20~20_combout ),
	.cout(\M1_unit|Add20~21 ));
// synopsys translate_off
defparam \M1_unit|Add20~20 .lut_mask = 16'h698E;
defparam \M1_unit|Add20~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N0
cycloneii_lcell_comb \M1_unit|Add20~24 (
// Equation(s):
// \M1_unit|Add20~24_combout  = ((\M1_unit|Add19~24_combout  $ (\M1_unit|Add18~24_combout  $ (!\M1_unit|Add20~23 )))) # (GND)
// \M1_unit|Add20~25  = CARRY((\M1_unit|Add19~24_combout  & ((\M1_unit|Add18~24_combout ) # (!\M1_unit|Add20~23 ))) # (!\M1_unit|Add19~24_combout  & (\M1_unit|Add18~24_combout  & !\M1_unit|Add20~23 )))

	.dataa(\M1_unit|Add19~24_combout ),
	.datab(\M1_unit|Add18~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~23 ),
	.combout(\M1_unit|Add20~24_combout ),
	.cout(\M1_unit|Add20~25 ));
// synopsys translate_off
defparam \M1_unit|Add20~24 .lut_mask = 16'h698E;
defparam \M1_unit|Add20~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N4
cycloneii_lcell_comb \M1_unit|Add20~28 (
// Equation(s):
// \M1_unit|Add20~28_combout  = ((\M1_unit|Add18~28_combout  $ (\M1_unit|Add19~28_combout  $ (!\M1_unit|Add20~27 )))) # (GND)
// \M1_unit|Add20~29  = CARRY((\M1_unit|Add18~28_combout  & ((\M1_unit|Add19~28_combout ) # (!\M1_unit|Add20~27 ))) # (!\M1_unit|Add18~28_combout  & (\M1_unit|Add19~28_combout  & !\M1_unit|Add20~27 )))

	.dataa(\M1_unit|Add18~28_combout ),
	.datab(\M1_unit|Add19~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~27 ),
	.combout(\M1_unit|Add20~28_combout ),
	.cout(\M1_unit|Add20~29 ));
// synopsys translate_off
defparam \M1_unit|Add20~28 .lut_mask = 16'h698E;
defparam \M1_unit|Add20~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N6
cycloneii_lcell_comb \M1_unit|Add20~30 (
// Equation(s):
// \M1_unit|Add20~30_combout  = (\M1_unit|Add18~30_combout  & ((\M1_unit|Add19~30_combout  & (\M1_unit|Add20~29  & VCC)) # (!\M1_unit|Add19~30_combout  & (!\M1_unit|Add20~29 )))) # (!\M1_unit|Add18~30_combout  & ((\M1_unit|Add19~30_combout  & 
// (!\M1_unit|Add20~29 )) # (!\M1_unit|Add19~30_combout  & ((\M1_unit|Add20~29 ) # (GND)))))
// \M1_unit|Add20~31  = CARRY((\M1_unit|Add18~30_combout  & (!\M1_unit|Add19~30_combout  & !\M1_unit|Add20~29 )) # (!\M1_unit|Add18~30_combout  & ((!\M1_unit|Add20~29 ) # (!\M1_unit|Add19~30_combout ))))

	.dataa(\M1_unit|Add18~30_combout ),
	.datab(\M1_unit|Add19~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~29 ),
	.combout(\M1_unit|Add20~30_combout ),
	.cout(\M1_unit|Add20~31 ));
// synopsys translate_off
defparam \M1_unit|Add20~30 .lut_mask = 16'h9617;
defparam \M1_unit|Add20~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N8
cycloneii_lcell_comb \M1_unit|Add20~32 (
// Equation(s):
// \M1_unit|Add20~32_combout  = ((\M1_unit|Add19~32_combout  $ (\M1_unit|Add18~32_combout  $ (!\M1_unit|Add20~31 )))) # (GND)
// \M1_unit|Add20~33  = CARRY((\M1_unit|Add19~32_combout  & ((\M1_unit|Add18~32_combout ) # (!\M1_unit|Add20~31 ))) # (!\M1_unit|Add19~32_combout  & (\M1_unit|Add18~32_combout  & !\M1_unit|Add20~31 )))

	.dataa(\M1_unit|Add19~32_combout ),
	.datab(\M1_unit|Add18~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~31 ),
	.combout(\M1_unit|Add20~32_combout ),
	.cout(\M1_unit|Add20~33 ));
// synopsys translate_off
defparam \M1_unit|Add20~32 .lut_mask = 16'h698E;
defparam \M1_unit|Add20~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N10
cycloneii_lcell_comb \M1_unit|Add20~34 (
// Equation(s):
// \M1_unit|Add20~34_combout  = (\M1_unit|Add19~34_combout  & ((\M1_unit|Add18~34_combout  & (\M1_unit|Add20~33  & VCC)) # (!\M1_unit|Add18~34_combout  & (!\M1_unit|Add20~33 )))) # (!\M1_unit|Add19~34_combout  & ((\M1_unit|Add18~34_combout  & 
// (!\M1_unit|Add20~33 )) # (!\M1_unit|Add18~34_combout  & ((\M1_unit|Add20~33 ) # (GND)))))
// \M1_unit|Add20~35  = CARRY((\M1_unit|Add19~34_combout  & (!\M1_unit|Add18~34_combout  & !\M1_unit|Add20~33 )) # (!\M1_unit|Add19~34_combout  & ((!\M1_unit|Add20~33 ) # (!\M1_unit|Add18~34_combout ))))

	.dataa(\M1_unit|Add19~34_combout ),
	.datab(\M1_unit|Add18~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add20~33 ),
	.combout(\M1_unit|Add20~34_combout ),
	.cout(\M1_unit|Add20~35 ));
// synopsys translate_off
defparam \M1_unit|Add20~34 .lut_mask = 16'h9617;
defparam \M1_unit|Add20~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N12
cycloneii_lcell_comb \M1_unit|Add21~12 (
// Equation(s):
// \M1_unit|Add21~12_combout  = (\M1_unit|Add20~28_combout  & (\M1_unit|Add21~11  $ (GND))) # (!\M1_unit|Add20~28_combout  & (!\M1_unit|Add21~11  & VCC))
// \M1_unit|Add21~13  = CARRY((\M1_unit|Add20~28_combout  & !\M1_unit|Add21~11 ))

	.dataa(vcc),
	.datab(\M1_unit|Add20~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~11 ),
	.combout(\M1_unit|Add21~12_combout ),
	.cout(\M1_unit|Add21~13 ));
// synopsys translate_off
defparam \M1_unit|Add21~12 .lut_mask = 16'hC30C;
defparam \M1_unit|Add21~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N14
cycloneii_lcell_comb \M1_unit|Add21~14 (
// Equation(s):
// \M1_unit|Add21~14_combout  = (\M1_unit|Add20~30_combout  & (!\M1_unit|Add21~13 )) # (!\M1_unit|Add20~30_combout  & ((\M1_unit|Add21~13 ) # (GND)))
// \M1_unit|Add21~15  = CARRY((!\M1_unit|Add21~13 ) # (!\M1_unit|Add20~30_combout ))

	.dataa(vcc),
	.datab(\M1_unit|Add20~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~13 ),
	.combout(\M1_unit|Add21~14_combout ),
	.cout(\M1_unit|Add21~15 ));
// synopsys translate_off
defparam \M1_unit|Add21~14 .lut_mask = 16'h3C3F;
defparam \M1_unit|Add21~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N18
cycloneii_lcell_comb \M1_unit|Add21~18 (
// Equation(s):
// \M1_unit|Add21~18_combout  = (\M1_unit|Add20~34_combout  & (!\M1_unit|Add21~17 )) # (!\M1_unit|Add20~34_combout  & ((\M1_unit|Add21~17 ) # (GND)))
// \M1_unit|Add21~19  = CARRY((!\M1_unit|Add21~17 ) # (!\M1_unit|Add20~34_combout ))

	.dataa(vcc),
	.datab(\M1_unit|Add20~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add21~17 ),
	.combout(\M1_unit|Add21~18_combout ),
	.cout(\M1_unit|Add21~19 ));
// synopsys translate_off
defparam \M1_unit|Add21~18 .lut_mask = 16'h3C3F;
defparam \M1_unit|Add21~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N14
cycloneii_lcell_comb \M1_unit|Add22~101 (
// Equation(s):
// \M1_unit|Add22~101_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~56_combout )))) # (!\M1_unit|Equal15~0_combout  & (!\SRAM_unit|SRAM_read_data [15] & (\M1_unit|b_IN2[6]~0_combout )))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|b_IN2[6]~0_combout ),
	.datad(\M1_unit|Add22~56_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~101_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~101 .lut_mask = 16'hDC10;
defparam \M1_unit|Add22~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N9
cycloneii_lcell_ff \M1_unit|U_MAC[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~32_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_MAC [16]));

// Location: LCCOMB_X40_Y18_N26
cycloneii_lcell_comb \M1_unit|Add22~99 (
// Equation(s):
// \M1_unit|Add22~99_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|Add22~52_combout )))) # (!\M1_unit|Equal15~0_combout  & (!\SRAM_unit|SRAM_read_data [15] & (\M1_unit|b_IN2[6]~0_combout )))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|b_IN2[6]~0_combout ),
	.datad(\M1_unit|Add22~52_combout ),
	.cin(gnd),
	.combout(\M1_unit|Add22~99_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add22~99 .lut_mask = 16'hDC10;
defparam \M1_unit|Add22~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N2
cycloneii_lcell_comb \M1_unit|Add12~2 (
// Equation(s):
// \M1_unit|Add12~2_combout  = (\M1_unit|Mult1|auto_generated|w253w [1] & ((\M1_unit|Mult2|auto_generated|w235w [1] & (!\M1_unit|Add12~1 )) # (!\M1_unit|Mult2|auto_generated|w235w [1] & ((\M1_unit|Add12~1 ) # (GND))))) # (!\M1_unit|Mult1|auto_generated|w253w 
// [1] & ((\M1_unit|Mult2|auto_generated|w235w [1] & (\M1_unit|Add12~1  & VCC)) # (!\M1_unit|Mult2|auto_generated|w235w [1] & (!\M1_unit|Add12~1 ))))
// \M1_unit|Add12~3  = CARRY((\M1_unit|Mult1|auto_generated|w253w [1] & ((!\M1_unit|Add12~1 ) # (!\M1_unit|Mult2|auto_generated|w235w [1]))) # (!\M1_unit|Mult1|auto_generated|w253w [1] & (!\M1_unit|Mult2|auto_generated|w235w [1] & !\M1_unit|Add12~1 )))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [1]),
	.datab(\M1_unit|Mult2|auto_generated|w235w [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add12~1 ),
	.combout(\M1_unit|Add12~2_combout ),
	.cout(\M1_unit|Add12~3 ));
// synopsys translate_off
defparam \M1_unit|Add12~2 .lut_mask = 16'h692B;
defparam \M1_unit|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N4
cycloneii_lcell_comb \M1_unit|Add12~4 (
// Equation(s):
// \M1_unit|Add12~4_combout  = ((\M1_unit|Mult1|auto_generated|w253w [2] $ (\M1_unit|Mult2|auto_generated|w235w [2] $ (\M1_unit|Add12~3 )))) # (GND)
// \M1_unit|Add12~5  = CARRY((\M1_unit|Mult1|auto_generated|w253w [2] & (\M1_unit|Mult2|auto_generated|w235w [2] & !\M1_unit|Add12~3 )) # (!\M1_unit|Mult1|auto_generated|w253w [2] & ((\M1_unit|Mult2|auto_generated|w235w [2]) # (!\M1_unit|Add12~3 ))))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [2]),
	.datab(\M1_unit|Mult2|auto_generated|w235w [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add12~3 ),
	.combout(\M1_unit|Add12~4_combout ),
	.cout(\M1_unit|Add12~5 ));
// synopsys translate_off
defparam \M1_unit|Add12~4 .lut_mask = 16'h964D;
defparam \M1_unit|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N6
cycloneii_lcell_comb \M1_unit|Add12~6 (
// Equation(s):
// \M1_unit|Add12~6_combout  = (\M1_unit|Mult1|auto_generated|w253w [3] & ((\M1_unit|Mult2|auto_generated|w235w [3] & (!\M1_unit|Add12~5 )) # (!\M1_unit|Mult2|auto_generated|w235w [3] & ((\M1_unit|Add12~5 ) # (GND))))) # (!\M1_unit|Mult1|auto_generated|w253w 
// [3] & ((\M1_unit|Mult2|auto_generated|w235w [3] & (\M1_unit|Add12~5  & VCC)) # (!\M1_unit|Mult2|auto_generated|w235w [3] & (!\M1_unit|Add12~5 ))))
// \M1_unit|Add12~7  = CARRY((\M1_unit|Mult1|auto_generated|w253w [3] & ((!\M1_unit|Add12~5 ) # (!\M1_unit|Mult2|auto_generated|w235w [3]))) # (!\M1_unit|Mult1|auto_generated|w253w [3] & (!\M1_unit|Mult2|auto_generated|w235w [3] & !\M1_unit|Add12~5 )))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [3]),
	.datab(\M1_unit|Mult2|auto_generated|w235w [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add12~5 ),
	.combout(\M1_unit|Add12~6_combout ),
	.cout(\M1_unit|Add12~7 ));
// synopsys translate_off
defparam \M1_unit|Add12~6 .lut_mask = 16'h692B;
defparam \M1_unit|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N16
cycloneii_lcell_comb \M1_unit|Add12~16 (
// Equation(s):
// \M1_unit|Add12~16_combout  = ((\M1_unit|Mult2|auto_generated|w235w [8] $ (\M1_unit|Mult1|auto_generated|w253w [8] $ (\M1_unit|Add12~15 )))) # (GND)
// \M1_unit|Add12~17  = CARRY((\M1_unit|Mult2|auto_generated|w235w [8] & ((!\M1_unit|Add12~15 ) # (!\M1_unit|Mult1|auto_generated|w253w [8]))) # (!\M1_unit|Mult2|auto_generated|w235w [8] & (!\M1_unit|Mult1|auto_generated|w253w [8] & !\M1_unit|Add12~15 )))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [8]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add12~15 ),
	.combout(\M1_unit|Add12~16_combout ),
	.cout(\M1_unit|Add12~17 ));
// synopsys translate_off
defparam \M1_unit|Add12~16 .lut_mask = 16'h962B;
defparam \M1_unit|Add12~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N20
cycloneii_lcell_comb \M1_unit|Add12~20 (
// Equation(s):
// \M1_unit|Add12~20_combout  = ((\M1_unit|Mult1|auto_generated|w253w [10] $ (\M1_unit|Mult2|auto_generated|w235w [10] $ (\M1_unit|Add12~19 )))) # (GND)
// \M1_unit|Add12~21  = CARRY((\M1_unit|Mult1|auto_generated|w253w [10] & (\M1_unit|Mult2|auto_generated|w235w [10] & !\M1_unit|Add12~19 )) # (!\M1_unit|Mult1|auto_generated|w253w [10] & ((\M1_unit|Mult2|auto_generated|w235w [10]) # (!\M1_unit|Add12~19 ))))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [10]),
	.datab(\M1_unit|Mult2|auto_generated|w235w [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add12~19 ),
	.combout(\M1_unit|Add12~20_combout ),
	.cout(\M1_unit|Add12~21 ));
// synopsys translate_off
defparam \M1_unit|Add12~20 .lut_mask = 16'h964D;
defparam \M1_unit|Add12~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N26
cycloneii_lcell_comb \M1_unit|Add12~26 (
// Equation(s):
// \M1_unit|Add12~26_combout  = (\M1_unit|Mult2|auto_generated|w235w [13] & ((\M1_unit|Mult1|auto_generated|w253w [13] & (!\M1_unit|Add12~25 )) # (!\M1_unit|Mult1|auto_generated|w253w [13] & (\M1_unit|Add12~25  & VCC)))) # 
// (!\M1_unit|Mult2|auto_generated|w235w [13] & ((\M1_unit|Mult1|auto_generated|w253w [13] & ((\M1_unit|Add12~25 ) # (GND))) # (!\M1_unit|Mult1|auto_generated|w253w [13] & (!\M1_unit|Add12~25 ))))
// \M1_unit|Add12~27  = CARRY((\M1_unit|Mult2|auto_generated|w235w [13] & (\M1_unit|Mult1|auto_generated|w253w [13] & !\M1_unit|Add12~25 )) # (!\M1_unit|Mult2|auto_generated|w235w [13] & ((\M1_unit|Mult1|auto_generated|w253w [13]) # (!\M1_unit|Add12~25 ))))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [13]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add12~25 ),
	.combout(\M1_unit|Add12~26_combout ),
	.cout(\M1_unit|Add12~27 ));
// synopsys translate_off
defparam \M1_unit|Add12~26 .lut_mask = 16'h694D;
defparam \M1_unit|Add12~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N28
cycloneii_lcell_comb \M1_unit|Add12~28 (
// Equation(s):
// \M1_unit|Add12~28_combout  = ((\M1_unit|Mult2|auto_generated|w235w [14] $ (\M1_unit|Mult1|auto_generated|w253w [14] $ (\M1_unit|Add12~27 )))) # (GND)
// \M1_unit|Add12~29  = CARRY((\M1_unit|Mult2|auto_generated|w235w [14] & ((!\M1_unit|Add12~27 ) # (!\M1_unit|Mult1|auto_generated|w253w [14]))) # (!\M1_unit|Mult2|auto_generated|w235w [14] & (!\M1_unit|Mult1|auto_generated|w253w [14] & !\M1_unit|Add12~27 
// )))

	.dataa(\M1_unit|Mult2|auto_generated|w235w [14]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add12~27 ),
	.combout(\M1_unit|Add12~28_combout ),
	.cout(\M1_unit|Add12~29 ));
// synopsys translate_off
defparam \M1_unit|Add12~28 .lut_mask = 16'h962B;
defparam \M1_unit|Add12~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N30
cycloneii_lcell_comb \M1_unit|Add12~30 (
// Equation(s):
// \M1_unit|Add12~30_combout  = \M1_unit|Mult2|auto_generated|w235w [15] $ (\M1_unit|Add12~29  $ (!\M1_unit|Mult1|auto_generated|w253w [15]))

	.dataa(vcc),
	.datab(\M1_unit|Mult2|auto_generated|w235w [15]),
	.datac(vcc),
	.datad(\M1_unit|Mult1|auto_generated|w253w [15]),
	.cin(\M1_unit|Add12~29 ),
	.combout(\M1_unit|Add12~30_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add12~30 .lut_mask = 16'h3CC3;
defparam \M1_unit|Add12~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y21_N7
cycloneii_lcell_ff \M1_unit|V_MAC[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~30_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal12~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_MAC [15]));

// Location: LCFF_X44_Y23_N29
cycloneii_lcell_ff \M1_unit|V_MAC[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Add16~28_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal12~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_MAC [14]));

// Location: LCFF_X44_Y23_N19
cycloneii_lcell_ff \M1_unit|V_MAC[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Add16~18_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal12~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_MAC [9]));

// Location: LCFF_X45_Y22_N23
cycloneii_lcell_ff \M1_unit|V_MAC[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal12~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_MAC [7]));

// Location: LCFF_X45_Y22_N19
cycloneii_lcell_ff \M1_unit|V_MAC[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal12~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_MAC [5]));

// Location: LCFF_X44_Y23_N9
cycloneii_lcell_ff \M1_unit|V_MAC[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Add16~8_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal12~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_MAC [4]));

// Location: LCFF_X45_Y22_N15
cycloneii_lcell_ff \M1_unit|V_MAC[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal12~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_MAC [3]));

// Location: LCFF_X45_Y22_N11
cycloneii_lcell_ff \M1_unit|V_MAC[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal12~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_MAC [1]));

// Location: LCCOMB_X44_Y23_N0
cycloneii_lcell_comb \M1_unit|Add11~0 (
// Equation(s):
// \M1_unit|Add11~0_combout  = (\M1_unit|V_MAC [0] & (\M1_unit|Mult0|auto_generated|w247w [0] $ (VCC))) # (!\M1_unit|V_MAC [0] & (\M1_unit|Mult0|auto_generated|w247w [0] & VCC))
// \M1_unit|Add11~1  = CARRY((\M1_unit|V_MAC [0] & \M1_unit|Mult0|auto_generated|w247w [0]))

	.dataa(\M1_unit|V_MAC [0]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Add11~0_combout ),
	.cout(\M1_unit|Add11~1 ));
// synopsys translate_off
defparam \M1_unit|Add11~0 .lut_mask = 16'h6688;
defparam \M1_unit|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N8
cycloneii_lcell_comb \M1_unit|Add11~8 (
// Equation(s):
// \M1_unit|Add11~8_combout  = ((\M1_unit|Mult0|auto_generated|w247w [4] $ (\M1_unit|V_MAC [4] $ (!\M1_unit|Add11~7 )))) # (GND)
// \M1_unit|Add11~9  = CARRY((\M1_unit|Mult0|auto_generated|w247w [4] & ((\M1_unit|V_MAC [4]) # (!\M1_unit|Add11~7 ))) # (!\M1_unit|Mult0|auto_generated|w247w [4] & (\M1_unit|V_MAC [4] & !\M1_unit|Add11~7 )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [4]),
	.datab(\M1_unit|V_MAC [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add11~7 ),
	.combout(\M1_unit|Add11~8_combout ),
	.cout(\M1_unit|Add11~9 ));
// synopsys translate_off
defparam \M1_unit|Add11~8 .lut_mask = 16'h698E;
defparam \M1_unit|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N10
cycloneii_lcell_comb \M1_unit|Add11~10 (
// Equation(s):
// \M1_unit|Add11~10_combout  = (\M1_unit|Mult0|auto_generated|w247w [5] & ((\M1_unit|V_MAC [5] & (\M1_unit|Add11~9  & VCC)) # (!\M1_unit|V_MAC [5] & (!\M1_unit|Add11~9 )))) # (!\M1_unit|Mult0|auto_generated|w247w [5] & ((\M1_unit|V_MAC [5] & 
// (!\M1_unit|Add11~9 )) # (!\M1_unit|V_MAC [5] & ((\M1_unit|Add11~9 ) # (GND)))))
// \M1_unit|Add11~11  = CARRY((\M1_unit|Mult0|auto_generated|w247w [5] & (!\M1_unit|V_MAC [5] & !\M1_unit|Add11~9 )) # (!\M1_unit|Mult0|auto_generated|w247w [5] & ((!\M1_unit|Add11~9 ) # (!\M1_unit|V_MAC [5]))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [5]),
	.datab(\M1_unit|V_MAC [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add11~9 ),
	.combout(\M1_unit|Add11~10_combout ),
	.cout(\M1_unit|Add11~11 ));
// synopsys translate_off
defparam \M1_unit|Add11~10 .lut_mask = 16'h9617;
defparam \M1_unit|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N12
cycloneii_lcell_comb \M1_unit|Add11~12 (
// Equation(s):
// \M1_unit|Add11~12_combout  = ((\M1_unit|V_MAC [6] $ (\M1_unit|Mult0|auto_generated|w247w [6] $ (!\M1_unit|Add11~11 )))) # (GND)
// \M1_unit|Add11~13  = CARRY((\M1_unit|V_MAC [6] & ((\M1_unit|Mult0|auto_generated|w247w [6]) # (!\M1_unit|Add11~11 ))) # (!\M1_unit|V_MAC [6] & (\M1_unit|Mult0|auto_generated|w247w [6] & !\M1_unit|Add11~11 )))

	.dataa(\M1_unit|V_MAC [6]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add11~11 ),
	.combout(\M1_unit|Add11~12_combout ),
	.cout(\M1_unit|Add11~13 ));
// synopsys translate_off
defparam \M1_unit|Add11~12 .lut_mask = 16'h698E;
defparam \M1_unit|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N14
cycloneii_lcell_comb \M1_unit|Add11~14 (
// Equation(s):
// \M1_unit|Add11~14_combout  = (\M1_unit|Mult0|auto_generated|w247w [7] & ((\M1_unit|V_MAC [7] & (\M1_unit|Add11~13  & VCC)) # (!\M1_unit|V_MAC [7] & (!\M1_unit|Add11~13 )))) # (!\M1_unit|Mult0|auto_generated|w247w [7] & ((\M1_unit|V_MAC [7] & 
// (!\M1_unit|Add11~13 )) # (!\M1_unit|V_MAC [7] & ((\M1_unit|Add11~13 ) # (GND)))))
// \M1_unit|Add11~15  = CARRY((\M1_unit|Mult0|auto_generated|w247w [7] & (!\M1_unit|V_MAC [7] & !\M1_unit|Add11~13 )) # (!\M1_unit|Mult0|auto_generated|w247w [7] & ((!\M1_unit|Add11~13 ) # (!\M1_unit|V_MAC [7]))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [7]),
	.datab(\M1_unit|V_MAC [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add11~13 ),
	.combout(\M1_unit|Add11~14_combout ),
	.cout(\M1_unit|Add11~15 ));
// synopsys translate_off
defparam \M1_unit|Add11~14 .lut_mask = 16'h9617;
defparam \M1_unit|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N18
cycloneii_lcell_comb \M1_unit|Add11~18 (
// Equation(s):
// \M1_unit|Add11~18_combout  = (\M1_unit|Mult0|auto_generated|w247w [9] & ((\M1_unit|V_MAC [9] & (\M1_unit|Add11~17  & VCC)) # (!\M1_unit|V_MAC [9] & (!\M1_unit|Add11~17 )))) # (!\M1_unit|Mult0|auto_generated|w247w [9] & ((\M1_unit|V_MAC [9] & 
// (!\M1_unit|Add11~17 )) # (!\M1_unit|V_MAC [9] & ((\M1_unit|Add11~17 ) # (GND)))))
// \M1_unit|Add11~19  = CARRY((\M1_unit|Mult0|auto_generated|w247w [9] & (!\M1_unit|V_MAC [9] & !\M1_unit|Add11~17 )) # (!\M1_unit|Mult0|auto_generated|w247w [9] & ((!\M1_unit|Add11~17 ) # (!\M1_unit|V_MAC [9]))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [9]),
	.datab(\M1_unit|V_MAC [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add11~17 ),
	.combout(\M1_unit|Add11~18_combout ),
	.cout(\M1_unit|Add11~19 ));
// synopsys translate_off
defparam \M1_unit|Add11~18 .lut_mask = 16'h9617;
defparam \M1_unit|Add11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N22
cycloneii_lcell_comb \M1_unit|Add11~22 (
// Equation(s):
// \M1_unit|Add11~22_combout  = (\M1_unit|Mult0|auto_generated|w247w [11] & ((\M1_unit|V_MAC [11] & (\M1_unit|Add11~21  & VCC)) # (!\M1_unit|V_MAC [11] & (!\M1_unit|Add11~21 )))) # (!\M1_unit|Mult0|auto_generated|w247w [11] & ((\M1_unit|V_MAC [11] & 
// (!\M1_unit|Add11~21 )) # (!\M1_unit|V_MAC [11] & ((\M1_unit|Add11~21 ) # (GND)))))
// \M1_unit|Add11~23  = CARRY((\M1_unit|Mult0|auto_generated|w247w [11] & (!\M1_unit|V_MAC [11] & !\M1_unit|Add11~21 )) # (!\M1_unit|Mult0|auto_generated|w247w [11] & ((!\M1_unit|Add11~21 ) # (!\M1_unit|V_MAC [11]))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [11]),
	.datab(\M1_unit|V_MAC [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add11~21 ),
	.combout(\M1_unit|Add11~22_combout ),
	.cout(\M1_unit|Add11~23 ));
// synopsys translate_off
defparam \M1_unit|Add11~22 .lut_mask = 16'h9617;
defparam \M1_unit|Add11~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N24
cycloneii_lcell_comb \M1_unit|Add11~24 (
// Equation(s):
// \M1_unit|Add11~24_combout  = ((\M1_unit|Mult0|auto_generated|w247w [12] $ (\M1_unit|V_MAC [12] $ (!\M1_unit|Add11~23 )))) # (GND)
// \M1_unit|Add11~25  = CARRY((\M1_unit|Mult0|auto_generated|w247w [12] & ((\M1_unit|V_MAC [12]) # (!\M1_unit|Add11~23 ))) # (!\M1_unit|Mult0|auto_generated|w247w [12] & (\M1_unit|V_MAC [12] & !\M1_unit|Add11~23 )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [12]),
	.datab(\M1_unit|V_MAC [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add11~23 ),
	.combout(\M1_unit|Add11~24_combout ),
	.cout(\M1_unit|Add11~25 ));
// synopsys translate_off
defparam \M1_unit|Add11~24 .lut_mask = 16'h698E;
defparam \M1_unit|Add11~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N30
cycloneii_lcell_comb \M1_unit|Add11~30 (
// Equation(s):
// \M1_unit|Add11~30_combout  = \M1_unit|Mult0|auto_generated|w247w [15] $ (\M1_unit|Add11~29  $ (\M1_unit|V_MAC [15]))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|V_MAC [15]),
	.cin(\M1_unit|Add11~29 ),
	.combout(\M1_unit|Add11~30_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add11~30 .lut_mask = 16'hA55A;
defparam \M1_unit|Add11~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N0
cycloneii_lcell_comb \M1_unit|Add13~1 (
// Equation(s):
// \M1_unit|Add13~1_cout  = CARRY((\M1_unit|Add12~0_combout ) # (\M1_unit|Add11~0_combout ))

	.dataa(\M1_unit|Add12~0_combout ),
	.datab(\M1_unit|Add11~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\M1_unit|Add13~1_cout ));
// synopsys translate_off
defparam \M1_unit|Add13~1 .lut_mask = 16'h00EE;
defparam \M1_unit|Add13~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N2
cycloneii_lcell_comb \M1_unit|Add13~3 (
// Equation(s):
// \M1_unit|Add13~3_cout  = CARRY((\M1_unit|Add11~2_combout  & (!\M1_unit|Add12~2_combout  & !\M1_unit|Add13~1_cout )) # (!\M1_unit|Add11~2_combout  & ((!\M1_unit|Add13~1_cout ) # (!\M1_unit|Add12~2_combout ))))

	.dataa(\M1_unit|Add11~2_combout ),
	.datab(\M1_unit|Add12~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add13~1_cout ),
	.combout(),
	.cout(\M1_unit|Add13~3_cout ));
// synopsys translate_off
defparam \M1_unit|Add13~3 .lut_mask = 16'h0017;
defparam \M1_unit|Add13~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N4
cycloneii_lcell_comb \M1_unit|Add13~5 (
// Equation(s):
// \M1_unit|Add13~5_cout  = CARRY((\M1_unit|Add11~4_combout  & ((\M1_unit|Add12~4_combout ) # (!\M1_unit|Add13~3_cout ))) # (!\M1_unit|Add11~4_combout  & (\M1_unit|Add12~4_combout  & !\M1_unit|Add13~3_cout )))

	.dataa(\M1_unit|Add11~4_combout ),
	.datab(\M1_unit|Add12~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add13~3_cout ),
	.combout(),
	.cout(\M1_unit|Add13~5_cout ));
// synopsys translate_off
defparam \M1_unit|Add13~5 .lut_mask = 16'h008E;
defparam \M1_unit|Add13~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N6
cycloneii_lcell_comb \M1_unit|Add13~7 (
// Equation(s):
// \M1_unit|Add13~7_cout  = CARRY((\M1_unit|Add11~6_combout  & (!\M1_unit|Add12~6_combout  & !\M1_unit|Add13~5_cout )) # (!\M1_unit|Add11~6_combout  & ((!\M1_unit|Add13~5_cout ) # (!\M1_unit|Add12~6_combout ))))

	.dataa(\M1_unit|Add11~6_combout ),
	.datab(\M1_unit|Add12~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add13~5_cout ),
	.combout(),
	.cout(\M1_unit|Add13~7_cout ));
// synopsys translate_off
defparam \M1_unit|Add13~7 .lut_mask = 16'h0017;
defparam \M1_unit|Add13~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N8
cycloneii_lcell_comb \M1_unit|Add13~9 (
// Equation(s):
// \M1_unit|Add13~9_cout  = CARRY((\M1_unit|Add12~8_combout  & ((\M1_unit|Add11~8_combout ) # (!\M1_unit|Add13~7_cout ))) # (!\M1_unit|Add12~8_combout  & (\M1_unit|Add11~8_combout  & !\M1_unit|Add13~7_cout )))

	.dataa(\M1_unit|Add12~8_combout ),
	.datab(\M1_unit|Add11~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add13~7_cout ),
	.combout(),
	.cout(\M1_unit|Add13~9_cout ));
// synopsys translate_off
defparam \M1_unit|Add13~9 .lut_mask = 16'h008E;
defparam \M1_unit|Add13~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N10
cycloneii_lcell_comb \M1_unit|Add13~11 (
// Equation(s):
// \M1_unit|Add13~11_cout  = CARRY((\M1_unit|Add12~10_combout  & (!\M1_unit|Add11~10_combout  & !\M1_unit|Add13~9_cout )) # (!\M1_unit|Add12~10_combout  & ((!\M1_unit|Add13~9_cout ) # (!\M1_unit|Add11~10_combout ))))

	.dataa(\M1_unit|Add12~10_combout ),
	.datab(\M1_unit|Add11~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add13~9_cout ),
	.combout(),
	.cout(\M1_unit|Add13~11_cout ));
// synopsys translate_off
defparam \M1_unit|Add13~11 .lut_mask = 16'h0017;
defparam \M1_unit|Add13~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N12
cycloneii_lcell_comb \M1_unit|Add13~13 (
// Equation(s):
// \M1_unit|Add13~13_cout  = CARRY((\M1_unit|Add12~12_combout  & ((\M1_unit|Add11~12_combout ) # (!\M1_unit|Add13~11_cout ))) # (!\M1_unit|Add12~12_combout  & (\M1_unit|Add11~12_combout  & !\M1_unit|Add13~11_cout )))

	.dataa(\M1_unit|Add12~12_combout ),
	.datab(\M1_unit|Add11~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add13~11_cout ),
	.combout(),
	.cout(\M1_unit|Add13~13_cout ));
// synopsys translate_off
defparam \M1_unit|Add13~13 .lut_mask = 16'h008E;
defparam \M1_unit|Add13~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N14
cycloneii_lcell_comb \M1_unit|Add13~14 (
// Equation(s):
// \M1_unit|Add13~14_combout  = (\M1_unit|Add12~14_combout  & ((\M1_unit|Add11~14_combout  & (\M1_unit|Add13~13_cout  & VCC)) # (!\M1_unit|Add11~14_combout  & (!\M1_unit|Add13~13_cout )))) # (!\M1_unit|Add12~14_combout  & ((\M1_unit|Add11~14_combout  & 
// (!\M1_unit|Add13~13_cout )) # (!\M1_unit|Add11~14_combout  & ((\M1_unit|Add13~13_cout ) # (GND)))))
// \M1_unit|Add13~15  = CARRY((\M1_unit|Add12~14_combout  & (!\M1_unit|Add11~14_combout  & !\M1_unit|Add13~13_cout )) # (!\M1_unit|Add12~14_combout  & ((!\M1_unit|Add13~13_cout ) # (!\M1_unit|Add11~14_combout ))))

	.dataa(\M1_unit|Add12~14_combout ),
	.datab(\M1_unit|Add11~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add13~13_cout ),
	.combout(\M1_unit|Add13~14_combout ),
	.cout(\M1_unit|Add13~15 ));
// synopsys translate_off
defparam \M1_unit|Add13~14 .lut_mask = 16'h9617;
defparam \M1_unit|Add13~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N18
cycloneii_lcell_comb \M1_unit|Add13~18 (
// Equation(s):
// \M1_unit|Add13~18_combout  = (\M1_unit|Add12~18_combout  & ((\M1_unit|Add11~18_combout  & (\M1_unit|Add13~17  & VCC)) # (!\M1_unit|Add11~18_combout  & (!\M1_unit|Add13~17 )))) # (!\M1_unit|Add12~18_combout  & ((\M1_unit|Add11~18_combout  & 
// (!\M1_unit|Add13~17 )) # (!\M1_unit|Add11~18_combout  & ((\M1_unit|Add13~17 ) # (GND)))))
// \M1_unit|Add13~19  = CARRY((\M1_unit|Add12~18_combout  & (!\M1_unit|Add11~18_combout  & !\M1_unit|Add13~17 )) # (!\M1_unit|Add12~18_combout  & ((!\M1_unit|Add13~17 ) # (!\M1_unit|Add11~18_combout ))))

	.dataa(\M1_unit|Add12~18_combout ),
	.datab(\M1_unit|Add11~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add13~17 ),
	.combout(\M1_unit|Add13~18_combout ),
	.cout(\M1_unit|Add13~19 ));
// synopsys translate_off
defparam \M1_unit|Add13~18 .lut_mask = 16'h9617;
defparam \M1_unit|Add13~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N20
cycloneii_lcell_comb \M1_unit|Add13~20 (
// Equation(s):
// \M1_unit|Add13~20_combout  = ((\M1_unit|Add11~20_combout  $ (\M1_unit|Add12~20_combout  $ (!\M1_unit|Add13~19 )))) # (GND)
// \M1_unit|Add13~21  = CARRY((\M1_unit|Add11~20_combout  & ((\M1_unit|Add12~20_combout ) # (!\M1_unit|Add13~19 ))) # (!\M1_unit|Add11~20_combout  & (\M1_unit|Add12~20_combout  & !\M1_unit|Add13~19 )))

	.dataa(\M1_unit|Add11~20_combout ),
	.datab(\M1_unit|Add12~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add13~19 ),
	.combout(\M1_unit|Add13~20_combout ),
	.cout(\M1_unit|Add13~21 ));
// synopsys translate_off
defparam \M1_unit|Add13~20 .lut_mask = 16'h698E;
defparam \M1_unit|Add13~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N22
cycloneii_lcell_comb \M1_unit|Add13~22 (
// Equation(s):
// \M1_unit|Add13~22_combout  = (\M1_unit|Add12~22_combout  & ((\M1_unit|Add11~22_combout  & (\M1_unit|Add13~21  & VCC)) # (!\M1_unit|Add11~22_combout  & (!\M1_unit|Add13~21 )))) # (!\M1_unit|Add12~22_combout  & ((\M1_unit|Add11~22_combout  & 
// (!\M1_unit|Add13~21 )) # (!\M1_unit|Add11~22_combout  & ((\M1_unit|Add13~21 ) # (GND)))))
// \M1_unit|Add13~23  = CARRY((\M1_unit|Add12~22_combout  & (!\M1_unit|Add11~22_combout  & !\M1_unit|Add13~21 )) # (!\M1_unit|Add12~22_combout  & ((!\M1_unit|Add13~21 ) # (!\M1_unit|Add11~22_combout ))))

	.dataa(\M1_unit|Add12~22_combout ),
	.datab(\M1_unit|Add11~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add13~21 ),
	.combout(\M1_unit|Add13~22_combout ),
	.cout(\M1_unit|Add13~23 ));
// synopsys translate_off
defparam \M1_unit|Add13~22 .lut_mask = 16'h9617;
defparam \M1_unit|Add13~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N24
cycloneii_lcell_comb \M1_unit|Add13~24 (
// Equation(s):
// \M1_unit|Add13~24_combout  = ((\M1_unit|Add12~24_combout  $ (\M1_unit|Add11~24_combout  $ (!\M1_unit|Add13~23 )))) # (GND)
// \M1_unit|Add13~25  = CARRY((\M1_unit|Add12~24_combout  & ((\M1_unit|Add11~24_combout ) # (!\M1_unit|Add13~23 ))) # (!\M1_unit|Add12~24_combout  & (\M1_unit|Add11~24_combout  & !\M1_unit|Add13~23 )))

	.dataa(\M1_unit|Add12~24_combout ),
	.datab(\M1_unit|Add11~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add13~23 ),
	.combout(\M1_unit|Add13~24_combout ),
	.cout(\M1_unit|Add13~25 ));
// synopsys translate_off
defparam \M1_unit|Add13~24 .lut_mask = 16'h698E;
defparam \M1_unit|Add13~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N28
cycloneii_lcell_comb \M1_unit|Add13~28 (
// Equation(s):
// \M1_unit|Add13~28_combout  = ((\M1_unit|Add11~28_combout  $ (\M1_unit|Add12~28_combout  $ (!\M1_unit|Add13~27 )))) # (GND)
// \M1_unit|Add13~29  = CARRY((\M1_unit|Add11~28_combout  & ((\M1_unit|Add12~28_combout ) # (!\M1_unit|Add13~27 ))) # (!\M1_unit|Add11~28_combout  & (\M1_unit|Add12~28_combout  & !\M1_unit|Add13~27 )))

	.dataa(\M1_unit|Add11~28_combout ),
	.datab(\M1_unit|Add12~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add13~27 ),
	.combout(\M1_unit|Add13~28_combout ),
	.cout(\M1_unit|Add13~29 ));
// synopsys translate_off
defparam \M1_unit|Add13~28 .lut_mask = 16'h698E;
defparam \M1_unit|Add13~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N30
cycloneii_lcell_comb \M1_unit|Add13~30 (
// Equation(s):
// \M1_unit|Add13~30_combout  = \M1_unit|Add12~30_combout  $ (\M1_unit|Add13~29  $ (\M1_unit|Add11~30_combout ))

	.dataa(vcc),
	.datab(\M1_unit|Add12~30_combout ),
	.datac(vcc),
	.datad(\M1_unit|Add11~30_combout ),
	.cin(\M1_unit|Add13~29 ),
	.combout(\M1_unit|Add13~30_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add13~30 .lut_mask = 16'hC33C;
defparam \M1_unit|Add13~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N16
cycloneii_lcell_comb \M1_unit|V_prime[2]~12 (
// Equation(s):
// \M1_unit|V_prime[2]~12_combout  = (\M1_unit|Add13~20_combout  & (\M1_unit|V_prime[1]~11  $ (GND))) # (!\M1_unit|Add13~20_combout  & (!\M1_unit|V_prime[1]~11  & VCC))
// \M1_unit|V_prime[2]~13  = CARRY((\M1_unit|Add13~20_combout  & !\M1_unit|V_prime[1]~11 ))

	.dataa(vcc),
	.datab(\M1_unit|Add13~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_prime[1]~11 ),
	.combout(\M1_unit|V_prime[2]~12_combout ),
	.cout(\M1_unit|V_prime[2]~13 ));
// synopsys translate_off
defparam \M1_unit|V_prime[2]~12 .lut_mask = 16'hC30C;
defparam \M1_unit|V_prime[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N18
cycloneii_lcell_comb \M1_unit|V_prime[3]~14 (
// Equation(s):
// \M1_unit|V_prime[3]~14_combout  = (\M1_unit|Add13~22_combout  & (!\M1_unit|V_prime[2]~13 )) # (!\M1_unit|Add13~22_combout  & ((\M1_unit|V_prime[2]~13 ) # (GND)))
// \M1_unit|V_prime[3]~15  = CARRY((!\M1_unit|V_prime[2]~13 ) # (!\M1_unit|Add13~22_combout ))

	.dataa(vcc),
	.datab(\M1_unit|Add13~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_prime[2]~13 ),
	.combout(\M1_unit|V_prime[3]~14_combout ),
	.cout(\M1_unit|V_prime[3]~15 ));
// synopsys translate_off
defparam \M1_unit|V_prime[3]~14 .lut_mask = 16'h3C3F;
defparam \M1_unit|V_prime[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N20
cycloneii_lcell_comb \M1_unit|V_prime[4]~16 (
// Equation(s):
// \M1_unit|V_prime[4]~16_combout  = (\M1_unit|Add13~24_combout  & (\M1_unit|V_prime[3]~15  $ (GND))) # (!\M1_unit|Add13~24_combout  & (!\M1_unit|V_prime[3]~15  & VCC))
// \M1_unit|V_prime[4]~17  = CARRY((\M1_unit|Add13~24_combout  & !\M1_unit|V_prime[3]~15 ))

	.dataa(vcc),
	.datab(\M1_unit|Add13~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_prime[3]~15 ),
	.combout(\M1_unit|V_prime[4]~16_combout ),
	.cout(\M1_unit|V_prime[4]~17 ));
// synopsys translate_off
defparam \M1_unit|V_prime[4]~16 .lut_mask = 16'hC30C;
defparam \M1_unit|V_prime[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N24
cycloneii_lcell_comb \M1_unit|V_prime[6]~20 (
// Equation(s):
// \M1_unit|V_prime[6]~20_combout  = (\M1_unit|Add13~28_combout  & (\M1_unit|V_prime[5]~19  $ (GND))) # (!\M1_unit|Add13~28_combout  & (!\M1_unit|V_prime[5]~19  & VCC))
// \M1_unit|V_prime[6]~21  = CARRY((\M1_unit|Add13~28_combout  & !\M1_unit|V_prime[5]~19 ))

	.dataa(vcc),
	.datab(\M1_unit|Add13~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_prime[5]~19 ),
	.combout(\M1_unit|V_prime[6]~20_combout ),
	.cout(\M1_unit|V_prime[6]~21 ));
// synopsys translate_off
defparam \M1_unit|V_prime[6]~20 .lut_mask = 16'hC30C;
defparam \M1_unit|V_prime[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N26
cycloneii_lcell_comb \M1_unit|V_prime[7]~22 (
// Equation(s):
// \M1_unit|V_prime[7]~22_combout  = \M1_unit|V_prime[6]~21  $ (\M1_unit|Add13~30_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|Add13~30_combout ),
	.cin(\M1_unit|V_prime[6]~21 ),
	.combout(\M1_unit|V_prime[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|V_prime[7]~22 .lut_mask = 16'h0FF0;
defparam \M1_unit|V_prime[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y23_N27
cycloneii_lcell_ff \M1_unit|V_prime[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_prime[7]~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal13~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_prime [7]));

// Location: LCCOMB_X37_Y19_N14
cycloneii_lcell_comb \M1_unit|Selector179~0 (
// Equation(s):
// \M1_unit|Selector179~0_combout  = (\M1_unit|Equal16~1_combout  & (((!\M1_unit|V_prime [7] & \M1_unit|Equal15~0_combout )) # (!\M1_unit|U_prime [7]))) # (!\M1_unit|Equal16~1_combout  & (((!\M1_unit|V_prime [7] & \M1_unit|Equal15~0_combout ))))

	.dataa(\M1_unit|Equal16~1_combout ),
	.datab(\M1_unit|U_prime [7]),
	.datac(\M1_unit|V_prime [7]),
	.datad(\M1_unit|Equal15~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector179~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector179~0 .lut_mask = 16'h2F22;
defparam \M1_unit|Selector179~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneii_lcell_comb \M1_unit|Selector179~4 (
// Equation(s):
// \M1_unit|Selector179~4_combout  = (\M1_unit|Selector179~1_combout ) # ((\M1_unit|Selector179~2_combout ) # ((\M1_unit|Selector179~3_combout ) # (\M1_unit|Selector179~0_combout )))

	.dataa(\M1_unit|Selector179~1_combout ),
	.datab(\M1_unit|Selector179~2_combout ),
	.datac(\M1_unit|Selector179~3_combout ),
	.datad(\M1_unit|Selector179~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector179~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector179~4 .lut_mask = 16'hFFFE;
defparam \M1_unit|Selector179~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N13
cycloneii_lcell_ff \M1_unit|b_IN2[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector179~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|b_IN2[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|b_IN2 [7]));

// Location: LCCOMB_X38_Y18_N12
cycloneii_lcell_comb \M1_unit|Selector219~4 (
// Equation(s):
// \M1_unit|Selector219~4_combout  = (\M1_unit|Selector219~2_combout ) # ((\M1_unit|Selector219~3_combout ) # ((\M1_unit|Equal15~0_combout  & \M1_unit|Add22~48_combout )))

	.dataa(\M1_unit|Selector219~2_combout ),
	.datab(\M1_unit|Selector219~3_combout ),
	.datac(\M1_unit|Equal15~0_combout ),
	.datad(\M1_unit|Add22~48_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector219~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector219~4 .lut_mask = 16'hFEEE;
defparam \M1_unit|Selector219~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneii_lcell_comb \M1_unit|Selector220~3 (
// Equation(s):
// \M1_unit|Selector220~3_combout  = (\M1_unit|Selector220~2_combout ) # ((\M1_unit|Selector220~0_combout ) # ((\M1_unit|Equal15~0_combout  & \M1_unit|Add21~12_combout )))

	.dataa(\M1_unit|Selector220~2_combout ),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|Selector220~0_combout ),
	.datad(\M1_unit|Add21~12_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector220~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector220~3 .lut_mask = 16'hFEFA;
defparam \M1_unit|Selector220~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N17
cycloneii_lcell_ff \M1_unit|V_prime[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_prime[2]~12_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal13~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_prime [2]));

// Location: LCCOMB_X42_Y23_N0
cycloneii_lcell_comb \M1_unit|Selector184~0 (
// Equation(s):
// \M1_unit|Selector184~0_combout  = (\M1_unit|U_prime [2] & ((\M1_unit|Equal16~1_combout ) # ((\M1_unit|Equal15~0_combout  & \M1_unit|V_prime [2])))) # (!\M1_unit|U_prime [2] & (\M1_unit|Equal15~0_combout  & (\M1_unit|V_prime [2])))

	.dataa(\M1_unit|U_prime [2]),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|V_prime [2]),
	.datad(\M1_unit|Equal16~1_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector184~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector184~0 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector184~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cycloneii_lcell_comb \M1_unit|Selector184~4 (
// Equation(s):
// \M1_unit|Selector184~4_combout  = (\M1_unit|Selector184~2_combout ) # ((\M1_unit|Selector184~3_combout ) # ((\M1_unit|Selector184~1_combout ) # (\M1_unit|Selector184~0_combout )))

	.dataa(\M1_unit|Selector184~2_combout ),
	.datab(\M1_unit|Selector184~3_combout ),
	.datac(\M1_unit|Selector184~1_combout ),
	.datad(\M1_unit|Selector184~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector184~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector184~4 .lut_mask = 16'hFFFE;
defparam \M1_unit|Selector184~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N17
cycloneii_lcell_ff \M1_unit|b_IN2[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector184~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|b_IN2[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|b_IN2 [2]));

// Location: LCFF_X42_Y23_N25
cycloneii_lcell_ff \M1_unit|V_prime[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_prime[6]~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal13~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_prime [6]));

// Location: LCFF_X8_Y16_N19
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[6]~6 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [6]));

// Location: LCFF_X36_Y21_N25
cycloneii_lcell_ff \M1_unit|Y_data[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [6]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Y_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_data [6]));

// Location: LCCOMB_X36_Y21_N20
cycloneii_lcell_comb \M1_unit|Add17~0 (
// Equation(s):
// \M1_unit|Add17~0_combout  = \M1_unit|Y_data [6] $ (((\M1_unit|Y_data [4]) # (\M1_unit|Y_data [5])))

	.dataa(\M1_unit|Y_data [4]),
	.datab(vcc),
	.datac(\M1_unit|Y_data [5]),
	.datad(\M1_unit|Y_data [6]),
	.cin(gnd),
	.combout(\M1_unit|Add17~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Add17~0 .lut_mask = 16'h05FA;
defparam \M1_unit|Add17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneii_lcell_comb \M1_unit|Selector136~0 (
// Equation(s):
// \M1_unit|Selector136~0_combout  = (\M1_unit|Equal16~1_combout  & ((\M1_unit|V_prime [6]) # ((!\M1_unit|Add17~0_combout  & \M1_unit|Equal15~0_combout )))) # (!\M1_unit|Equal16~1_combout  & (((!\M1_unit|Add17~0_combout  & \M1_unit|Equal15~0_combout ))))

	.dataa(\M1_unit|Equal16~1_combout ),
	.datab(\M1_unit|V_prime [6]),
	.datac(\M1_unit|Add17~0_combout ),
	.datad(\M1_unit|Equal15~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector136~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector136~0 .lut_mask = 16'h8F88;
defparam \M1_unit|Selector136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cycloneii_lcell_comb \M1_unit|VR[2][6]~feeder (
// Equation(s):
// \M1_unit|VR[2][6]~feeder_combout  = \M1_unit|VR[1][6]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|VR[1][6]~regout ),
	.cin(gnd),
	.combout(\M1_unit|VR[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|VR[2][6]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|VR[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N5
cycloneii_lcell_ff \M1_unit|VR[2][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|VR[2][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[2][6]~regout ));

// Location: LCFF_X37_Y22_N1
cycloneii_lcell_ff \M1_unit|VR[3][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[2][6]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|WideOr17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[3][6]~regout ));

// Location: LCFF_X36_Y22_N21
cycloneii_lcell_ff \M1_unit|VR[4][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[3][6]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|VR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[4][6]~regout ));

// Location: LCFF_X37_Y22_N29
cycloneii_lcell_ff \M1_unit|VR[5][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[4][6]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[5][6]~regout ));

// Location: LCCOMB_X37_Y22_N28
cycloneii_lcell_comb \M1_unit|Selector136~2 (
// Equation(s):
// \M1_unit|Selector136~2_combout  = (\M1_unit|Equal12~5_combout  & ((\M1_unit|VR[2][6]~regout ) # ((\M1_unit|VR[5][6]~regout  & \M1_unit|Equal11~4_combout )))) # (!\M1_unit|Equal12~5_combout  & (((\M1_unit|VR[5][6]~regout  & \M1_unit|Equal11~4_combout ))))

	.dataa(\M1_unit|Equal12~5_combout ),
	.datab(\M1_unit|VR[2][6]~regout ),
	.datac(\M1_unit|VR[5][6]~regout ),
	.datad(\M1_unit|Equal11~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector136~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector136~2 .lut_mask = 16'hF888;
defparam \M1_unit|Selector136~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N13
cycloneii_lcell_ff \M1_unit|UR[4][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[3][6]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|UR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[4][6]~regout ));

// Location: LCFF_X34_Y19_N29
cycloneii_lcell_ff \M1_unit|UR[5][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[4][6]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal11~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[5][6]~regout ));

// Location: LCCOMB_X34_Y19_N28
cycloneii_lcell_comb \M1_unit|Selector136~1 (
// Equation(s):
// \M1_unit|Selector136~1_combout  = (\M1_unit|Equal13~4_combout  & ((\M1_unit|UR[5][6]~regout ) # ((\M1_unit|UR[2][6]~regout  & \M1_unit|Equal14~0_combout )))) # (!\M1_unit|Equal13~4_combout  & (\M1_unit|UR[2][6]~regout  & ((\M1_unit|Equal14~0_combout ))))

	.dataa(\M1_unit|Equal13~4_combout ),
	.datab(\M1_unit|UR[2][6]~regout ),
	.datac(\M1_unit|UR[5][6]~regout ),
	.datad(\M1_unit|Equal14~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector136~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector136~1 .lut_mask = 16'hECA0;
defparam \M1_unit|Selector136~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneii_lcell_comb \M1_unit|Selector136~4 (
// Equation(s):
// \M1_unit|Selector136~4_combout  = (\M1_unit|Selector136~3_combout ) # ((\M1_unit|Selector136~0_combout ) # ((\M1_unit|Selector136~2_combout ) # (\M1_unit|Selector136~1_combout )))

	.dataa(\M1_unit|Selector136~3_combout ),
	.datab(\M1_unit|Selector136~0_combout ),
	.datac(\M1_unit|Selector136~2_combout ),
	.datad(\M1_unit|Selector136~1_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector136~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector136~4 .lut_mask = 16'hFFFE;
defparam \M1_unit|Selector136~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N19
cycloneii_lcell_ff \M1_unit|a_IN2[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector136~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|b_IN2[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_IN2 [6]));

// Location: LCCOMB_X34_Y19_N10
cycloneii_lcell_comb \M1_unit|Selector222~3 (
// Equation(s):
// \M1_unit|Selector222~3_combout  = (\M1_unit|Selector222~0_combout ) # ((\M1_unit|Selector222~2_combout ) # ((\M1_unit|Equal15~0_combout  & \M1_unit|Add21~8_combout )))

	.dataa(\M1_unit|Equal15~0_combout ),
	.datab(\M1_unit|Selector222~0_combout ),
	.datac(\M1_unit|Selector222~2_combout ),
	.datad(\M1_unit|Add21~8_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector222~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector222~3 .lut_mask = 16'hFEFC;
defparam \M1_unit|Selector222~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N1
cycloneii_lcell_ff \M1_unit|V_MAC[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Add16~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal12~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_MAC [12]));

// Location: LCFF_X42_Y23_N21
cycloneii_lcell_ff \M1_unit|V_prime[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_prime[4]~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal13~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_prime [4]));

// Location: LCCOMB_X36_Y21_N10
cycloneii_lcell_comb \M1_unit|Selector138~0 (
// Equation(s):
// \M1_unit|Selector138~0_combout  = (\M1_unit|Equal15~0_combout  & (((\M1_unit|V_prime [4] & \M1_unit|Equal16~1_combout )) # (!\M1_unit|Y_data [4]))) # (!\M1_unit|Equal15~0_combout  & (\M1_unit|V_prime [4] & ((\M1_unit|Equal16~1_combout ))))

	.dataa(\M1_unit|Equal15~0_combout ),
	.datab(\M1_unit|V_prime [4]),
	.datac(\M1_unit|Y_data [4]),
	.datad(\M1_unit|Equal16~1_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector138~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector138~0 .lut_mask = 16'hCE0A;
defparam \M1_unit|Selector138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N9
cycloneii_lcell_ff \M1_unit|UR[5][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|UR[4][4]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal11~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|UR[5][4]~regout ));

// Location: LCCOMB_X34_Y19_N8
cycloneii_lcell_comb \M1_unit|Selector138~1 (
// Equation(s):
// \M1_unit|Selector138~1_combout  = (\M1_unit|UR[2][4]~regout  & ((\M1_unit|Equal14~0_combout ) # ((\M1_unit|Equal13~4_combout  & \M1_unit|UR[5][4]~regout )))) # (!\M1_unit|UR[2][4]~regout  & (\M1_unit|Equal13~4_combout  & (\M1_unit|UR[5][4]~regout )))

	.dataa(\M1_unit|UR[2][4]~regout ),
	.datab(\M1_unit|Equal13~4_combout ),
	.datac(\M1_unit|UR[5][4]~regout ),
	.datad(\M1_unit|Equal14~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector138~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector138~1 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector138~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N9
cycloneii_lcell_ff \M1_unit|VR[5][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|VR[4][4]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|VR[5][4]~regout ));

// Location: LCCOMB_X37_Y22_N8
cycloneii_lcell_comb \M1_unit|Selector138~2 (
// Equation(s):
// \M1_unit|Selector138~2_combout  = (\M1_unit|VR[2][4]~regout  & ((\M1_unit|Equal12~5_combout ) # ((\M1_unit|VR[5][4]~regout  & \M1_unit|Equal11~4_combout )))) # (!\M1_unit|VR[2][4]~regout  & (((\M1_unit|VR[5][4]~regout  & \M1_unit|Equal11~4_combout ))))

	.dataa(\M1_unit|VR[2][4]~regout ),
	.datab(\M1_unit|Equal12~5_combout ),
	.datac(\M1_unit|VR[5][4]~regout ),
	.datad(\M1_unit|Equal11~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector138~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector138~2 .lut_mask = 16'hF888;
defparam \M1_unit|Selector138~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneii_lcell_comb \M1_unit|Selector138~4 (
// Equation(s):
// \M1_unit|Selector138~4_combout  = (\M1_unit|Selector138~3_combout ) # ((\M1_unit|Selector138~0_combout ) # ((\M1_unit|Selector138~1_combout ) # (\M1_unit|Selector138~2_combout )))

	.dataa(\M1_unit|Selector138~3_combout ),
	.datab(\M1_unit|Selector138~0_combout ),
	.datac(\M1_unit|Selector138~1_combout ),
	.datad(\M1_unit|Selector138~2_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector138~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector138~4 .lut_mask = 16'hFFFE;
defparam \M1_unit|Selector138~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N13
cycloneii_lcell_ff \M1_unit|a_IN2[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector138~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|b_IN2[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_IN2 [4]));

// Location: LCCOMB_X37_Y19_N28
cycloneii_lcell_comb \M1_unit|Selector223~3 (
// Equation(s):
// \M1_unit|Selector223~3_combout  = (\M1_unit|Selector223~0_combout ) # ((\M1_unit|Selector223~2_combout ) # ((\M1_unit|Equal15~0_combout  & \M1_unit|Add21~6_combout )))

	.dataa(\M1_unit|Selector223~0_combout ),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|Selector223~2_combout ),
	.datad(\M1_unit|Add21~6_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector223~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector223~3 .lut_mask = 16'hFEFA;
defparam \M1_unit|Selector223~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y23_N23
cycloneii_lcell_ff \M1_unit|V_MAC[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Add16~22_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|Equal12~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_MAC [11]));

// Location: LCFF_X42_Y23_N19
cycloneii_lcell_ff \M1_unit|V_prime[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_prime[3]~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal13~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_prime [3]));

// Location: LCCOMB_X42_Y23_N4
cycloneii_lcell_comb \M1_unit|Selector139~0 (
// Equation(s):
// \M1_unit|Selector139~0_combout  = (\M1_unit|Equal16~1_combout  & ((\M1_unit|V_prime [3]) # ((\M1_unit|Equal15~0_combout  & \M1_unit|Y_data [3])))) # (!\M1_unit|Equal16~1_combout  & (\M1_unit|Equal15~0_combout  & (\M1_unit|Y_data [3])))

	.dataa(\M1_unit|Equal16~1_combout ),
	.datab(\M1_unit|Equal15~0_combout ),
	.datac(\M1_unit|Y_data [3]),
	.datad(\M1_unit|V_prime [3]),
	.cin(gnd),
	.combout(\M1_unit|Selector139~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector139~0 .lut_mask = 16'hEAC0;
defparam \M1_unit|Selector139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
cycloneii_lcell_comb \M1_unit|Selector139~4 (
// Equation(s):
// \M1_unit|Selector139~4_combout  = (\M1_unit|Selector139~2_combout ) # ((\M1_unit|Selector139~3_combout ) # ((\M1_unit|Selector139~1_combout ) # (\M1_unit|Selector139~0_combout )))

	.dataa(\M1_unit|Selector139~2_combout ),
	.datab(\M1_unit|Selector139~3_combout ),
	.datac(\M1_unit|Selector139~1_combout ),
	.datad(\M1_unit|Selector139~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector139~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector139~4 .lut_mask = 16'hFFFE;
defparam \M1_unit|Selector139~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N27
cycloneii_lcell_ff \M1_unit|a_IN2[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector139~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|b_IN2[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_IN2 [3]));

// Location: LCFF_X44_Y18_N9
cycloneii_lcell_ff \M1_unit|a_result_buff[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult0|auto_generated|w247w [16]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [16]));

// Location: LCFF_X44_Y18_N5
cycloneii_lcell_ff \M1_unit|a_result_buff[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult0|auto_generated|w247w [14]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [14]));

// Location: LCFF_X44_Y18_N3
cycloneii_lcell_ff \M1_unit|a_result_buff[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult0|auto_generated|w247w [13]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [13]));

// Location: LCFF_X44_Y18_N1
cycloneii_lcell_ff \M1_unit|a_result_buff[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult0|auto_generated|w247w [12]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [12]));

// Location: LCFF_X44_Y19_N31
cycloneii_lcell_ff \M1_unit|a_result_buff[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult0|auto_generated|w247w [11]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [11]));

// Location: LCFF_X44_Y19_N29
cycloneii_lcell_ff \M1_unit|a_result_buff[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult0|auto_generated|w247w [10]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [10]));

// Location: LCFF_X44_Y19_N27
cycloneii_lcell_ff \M1_unit|a_result_buff[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult0|auto_generated|w247w [9]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [9]));

// Location: LCFF_X44_Y19_N19
cycloneii_lcell_ff \M1_unit|a_result_buff[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult0|auto_generated|w247w [5]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [5]));

// Location: LCFF_X44_Y19_N15
cycloneii_lcell_ff \M1_unit|a_result_buff[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult0|auto_generated|w247w [3]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [3]));

// Location: LCFF_X44_Y19_N11
cycloneii_lcell_ff \M1_unit|a_result_buff[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult0|auto_generated|w247w [1]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [1]));

// Location: LCFF_X44_Y19_N9
cycloneii_lcell_ff \M1_unit|a_result_buff[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult0|auto_generated|w247w [0]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [0]));

// Location: LCCOMB_X44_Y19_N10
cycloneii_lcell_comb \M1_unit|Add8~2 (
// Equation(s):
// \M1_unit|Add8~2_combout  = (\M1_unit|Mult0|auto_generated|w247w [1] & ((\M1_unit|a_result_buff [1] & (!\M1_unit|Add8~1 )) # (!\M1_unit|a_result_buff [1] & ((\M1_unit|Add8~1 ) # (GND))))) # (!\M1_unit|Mult0|auto_generated|w247w [1] & 
// ((\M1_unit|a_result_buff [1] & (\M1_unit|Add8~1  & VCC)) # (!\M1_unit|a_result_buff [1] & (!\M1_unit|Add8~1 ))))
// \M1_unit|Add8~3  = CARRY((\M1_unit|Mult0|auto_generated|w247w [1] & ((!\M1_unit|Add8~1 ) # (!\M1_unit|a_result_buff [1]))) # (!\M1_unit|Mult0|auto_generated|w247w [1] & (!\M1_unit|a_result_buff [1] & !\M1_unit|Add8~1 )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [1]),
	.datab(\M1_unit|a_result_buff [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~1 ),
	.combout(\M1_unit|Add8~2_combout ),
	.cout(\M1_unit|Add8~3 ));
// synopsys translate_off
defparam \M1_unit|Add8~2 .lut_mask = 16'h692B;
defparam \M1_unit|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N12
cycloneii_lcell_comb \M1_unit|Add8~4 (
// Equation(s):
// \M1_unit|Add8~4_combout  = ((\M1_unit|a_result_buff [2] $ (\M1_unit|Mult0|auto_generated|w247w [2] $ (\M1_unit|Add8~3 )))) # (GND)
// \M1_unit|Add8~5  = CARRY((\M1_unit|a_result_buff [2] & ((!\M1_unit|Add8~3 ) # (!\M1_unit|Mult0|auto_generated|w247w [2]))) # (!\M1_unit|a_result_buff [2] & (!\M1_unit|Mult0|auto_generated|w247w [2] & !\M1_unit|Add8~3 )))

	.dataa(\M1_unit|a_result_buff [2]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~3 ),
	.combout(\M1_unit|Add8~4_combout ),
	.cout(\M1_unit|Add8~5 ));
// synopsys translate_off
defparam \M1_unit|Add8~4 .lut_mask = 16'h962B;
defparam \M1_unit|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N16
cycloneii_lcell_comb \M1_unit|Add8~8 (
// Equation(s):
// \M1_unit|Add8~8_combout  = ((\M1_unit|a_result_buff [4] $ (\M1_unit|Mult0|auto_generated|w247w [4] $ (\M1_unit|Add8~7 )))) # (GND)
// \M1_unit|Add8~9  = CARRY((\M1_unit|a_result_buff [4] & ((!\M1_unit|Add8~7 ) # (!\M1_unit|Mult0|auto_generated|w247w [4]))) # (!\M1_unit|a_result_buff [4] & (!\M1_unit|Mult0|auto_generated|w247w [4] & !\M1_unit|Add8~7 )))

	.dataa(\M1_unit|a_result_buff [4]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~7 ),
	.combout(\M1_unit|Add8~8_combout ),
	.cout(\M1_unit|Add8~9 ));
// synopsys translate_off
defparam \M1_unit|Add8~8 .lut_mask = 16'h962B;
defparam \M1_unit|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N20
cycloneii_lcell_comb \M1_unit|Add8~12 (
// Equation(s):
// \M1_unit|Add8~12_combout  = ((\M1_unit|a_result_buff [6] $ (\M1_unit|Mult0|auto_generated|w247w [6] $ (\M1_unit|Add8~11 )))) # (GND)
// \M1_unit|Add8~13  = CARRY((\M1_unit|a_result_buff [6] & ((!\M1_unit|Add8~11 ) # (!\M1_unit|Mult0|auto_generated|w247w [6]))) # (!\M1_unit|a_result_buff [6] & (!\M1_unit|Mult0|auto_generated|w247w [6] & !\M1_unit|Add8~11 )))

	.dataa(\M1_unit|a_result_buff [6]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~11 ),
	.combout(\M1_unit|Add8~12_combout ),
	.cout(\M1_unit|Add8~13 ));
// synopsys translate_off
defparam \M1_unit|Add8~12 .lut_mask = 16'h962B;
defparam \M1_unit|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N24
cycloneii_lcell_comb \M1_unit|Add8~16 (
// Equation(s):
// \M1_unit|Add8~16_combout  = ((\M1_unit|a_result_buff [8] $ (\M1_unit|Mult0|auto_generated|w247w [8] $ (\M1_unit|Add8~15 )))) # (GND)
// \M1_unit|Add8~17  = CARRY((\M1_unit|a_result_buff [8] & ((!\M1_unit|Add8~15 ) # (!\M1_unit|Mult0|auto_generated|w247w [8]))) # (!\M1_unit|a_result_buff [8] & (!\M1_unit|Mult0|auto_generated|w247w [8] & !\M1_unit|Add8~15 )))

	.dataa(\M1_unit|a_result_buff [8]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~15 ),
	.combout(\M1_unit|Add8~16_combout ),
	.cout(\M1_unit|Add8~17 ));
// synopsys translate_off
defparam \M1_unit|Add8~16 .lut_mask = 16'h962B;
defparam \M1_unit|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N26
cycloneii_lcell_comb \M1_unit|Add8~18 (
// Equation(s):
// \M1_unit|Add8~18_combout  = (\M1_unit|Mult0|auto_generated|w247w [9] & ((\M1_unit|a_result_buff [9] & (!\M1_unit|Add8~17 )) # (!\M1_unit|a_result_buff [9] & ((\M1_unit|Add8~17 ) # (GND))))) # (!\M1_unit|Mult0|auto_generated|w247w [9] & 
// ((\M1_unit|a_result_buff [9] & (\M1_unit|Add8~17  & VCC)) # (!\M1_unit|a_result_buff [9] & (!\M1_unit|Add8~17 ))))
// \M1_unit|Add8~19  = CARRY((\M1_unit|Mult0|auto_generated|w247w [9] & ((!\M1_unit|Add8~17 ) # (!\M1_unit|a_result_buff [9]))) # (!\M1_unit|Mult0|auto_generated|w247w [9] & (!\M1_unit|a_result_buff [9] & !\M1_unit|Add8~17 )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [9]),
	.datab(\M1_unit|a_result_buff [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~17 ),
	.combout(\M1_unit|Add8~18_combout ),
	.cout(\M1_unit|Add8~19 ));
// synopsys translate_off
defparam \M1_unit|Add8~18 .lut_mask = 16'h692B;
defparam \M1_unit|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N28
cycloneii_lcell_comb \M1_unit|Add8~20 (
// Equation(s):
// \M1_unit|Add8~20_combout  = ((\M1_unit|Mult0|auto_generated|w247w [10] $ (\M1_unit|a_result_buff [10] $ (\M1_unit|Add8~19 )))) # (GND)
// \M1_unit|Add8~21  = CARRY((\M1_unit|Mult0|auto_generated|w247w [10] & (\M1_unit|a_result_buff [10] & !\M1_unit|Add8~19 )) # (!\M1_unit|Mult0|auto_generated|w247w [10] & ((\M1_unit|a_result_buff [10]) # (!\M1_unit|Add8~19 ))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [10]),
	.datab(\M1_unit|a_result_buff [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~19 ),
	.combout(\M1_unit|Add8~20_combout ),
	.cout(\M1_unit|Add8~21 ));
// synopsys translate_off
defparam \M1_unit|Add8~20 .lut_mask = 16'h964D;
defparam \M1_unit|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N6
cycloneii_lcell_comb \M1_unit|Add8~30 (
// Equation(s):
// \M1_unit|Add8~30_combout  = (\M1_unit|a_result_buff [15] & ((\M1_unit|Mult0|auto_generated|w247w [15] & (!\M1_unit|Add8~29 )) # (!\M1_unit|Mult0|auto_generated|w247w [15] & (\M1_unit|Add8~29  & VCC)))) # (!\M1_unit|a_result_buff [15] & 
// ((\M1_unit|Mult0|auto_generated|w247w [15] & ((\M1_unit|Add8~29 ) # (GND))) # (!\M1_unit|Mult0|auto_generated|w247w [15] & (!\M1_unit|Add8~29 ))))
// \M1_unit|Add8~31  = CARRY((\M1_unit|a_result_buff [15] & (\M1_unit|Mult0|auto_generated|w247w [15] & !\M1_unit|Add8~29 )) # (!\M1_unit|a_result_buff [15] & ((\M1_unit|Mult0|auto_generated|w247w [15]) # (!\M1_unit|Add8~29 ))))

	.dataa(\M1_unit|a_result_buff [15]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~29 ),
	.combout(\M1_unit|Add8~30_combout ),
	.cout(\M1_unit|Add8~31 ));
// synopsys translate_off
defparam \M1_unit|Add8~30 .lut_mask = 16'h694D;
defparam \M1_unit|Add8~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N8
cycloneii_lcell_comb \M1_unit|Add8~32 (
// Equation(s):
// \M1_unit|Add8~32_combout  = ((\M1_unit|Mult0|auto_generated|w247w [16] $ (\M1_unit|a_result_buff [16] $ (\M1_unit|Add8~31 )))) # (GND)
// \M1_unit|Add8~33  = CARRY((\M1_unit|Mult0|auto_generated|w247w [16] & (\M1_unit|a_result_buff [16] & !\M1_unit|Add8~31 )) # (!\M1_unit|Mult0|auto_generated|w247w [16] & ((\M1_unit|a_result_buff [16]) # (!\M1_unit|Add8~31 ))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [16]),
	.datab(\M1_unit|a_result_buff [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~31 ),
	.combout(\M1_unit|Add8~32_combout ),
	.cout(\M1_unit|Add8~33 ));
// synopsys translate_off
defparam \M1_unit|Add8~32 .lut_mask = 16'h964D;
defparam \M1_unit|Add8~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y18_N5
cycloneii_lcell_ff \M1_unit|c_result_buff[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult2|auto_generated|w235w [14]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [14]));

// Location: LCFF_X45_Y18_N3
cycloneii_lcell_ff \M1_unit|c_result_buff[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult2|auto_generated|w235w [13]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [13]));

// Location: LCFF_X45_Y18_N1
cycloneii_lcell_ff \M1_unit|c_result_buff[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult2|auto_generated|w235w [12]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [12]));

// Location: LCFF_X45_Y19_N31
cycloneii_lcell_ff \M1_unit|c_result_buff[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult2|auto_generated|w235w [11]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [11]));

// Location: LCFF_X45_Y19_N23
cycloneii_lcell_ff \M1_unit|c_result_buff[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult2|auto_generated|w235w [7]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [7]));

// Location: LCFF_X45_Y19_N19
cycloneii_lcell_ff \M1_unit|c_result_buff[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult2|auto_generated|w235w [5]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [5]));

// Location: LCFF_X45_Y19_N15
cycloneii_lcell_ff \M1_unit|c_result_buff[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult2|auto_generated|w235w [3]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [3]));

// Location: LCFF_X45_Y19_N9
cycloneii_lcell_ff \M1_unit|c_result_buff[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult2|auto_generated|w235w [0]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [0]));

// Location: LCCOMB_X45_Y19_N8
cycloneii_lcell_comb \M1_unit|ee_low[0]~9 (
// Equation(s):
// \M1_unit|ee_low[0]~9_cout  = CARRY((\M1_unit|Add8~0_combout ) # (!\M1_unit|c_result_buff [0]))

	.dataa(\M1_unit|Add8~0_combout ),
	.datab(\M1_unit|c_result_buff [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\M1_unit|ee_low[0]~9_cout ));
// synopsys translate_off
defparam \M1_unit|ee_low[0]~9 .lut_mask = 16'h00BB;
defparam \M1_unit|ee_low[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N10
cycloneii_lcell_comb \M1_unit|ee_low[0]~11 (
// Equation(s):
// \M1_unit|ee_low[0]~11_cout  = CARRY((\M1_unit|c_result_buff [1] & ((!\M1_unit|ee_low[0]~9_cout ) # (!\M1_unit|Add8~2_combout ))) # (!\M1_unit|c_result_buff [1] & (!\M1_unit|Add8~2_combout  & !\M1_unit|ee_low[0]~9_cout )))

	.dataa(\M1_unit|c_result_buff [1]),
	.datab(\M1_unit|Add8~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[0]~9_cout ),
	.combout(),
	.cout(\M1_unit|ee_low[0]~11_cout ));
// synopsys translate_off
defparam \M1_unit|ee_low[0]~11 .lut_mask = 16'h002B;
defparam \M1_unit|ee_low[0]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N12
cycloneii_lcell_comb \M1_unit|ee_low[0]~13 (
// Equation(s):
// \M1_unit|ee_low[0]~13_cout  = CARRY((\M1_unit|c_result_buff [2] & (\M1_unit|Add8~4_combout  & !\M1_unit|ee_low[0]~11_cout )) # (!\M1_unit|c_result_buff [2] & ((\M1_unit|Add8~4_combout ) # (!\M1_unit|ee_low[0]~11_cout ))))

	.dataa(\M1_unit|c_result_buff [2]),
	.datab(\M1_unit|Add8~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[0]~11_cout ),
	.combout(),
	.cout(\M1_unit|ee_low[0]~13_cout ));
// synopsys translate_off
defparam \M1_unit|ee_low[0]~13 .lut_mask = 16'h004D;
defparam \M1_unit|ee_low[0]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N14
cycloneii_lcell_comb \M1_unit|ee_low[0]~15 (
// Equation(s):
// \M1_unit|ee_low[0]~15_cout  = CARRY((\M1_unit|Add8~6_combout  & (\M1_unit|c_result_buff [3] & !\M1_unit|ee_low[0]~13_cout )) # (!\M1_unit|Add8~6_combout  & ((\M1_unit|c_result_buff [3]) # (!\M1_unit|ee_low[0]~13_cout ))))

	.dataa(\M1_unit|Add8~6_combout ),
	.datab(\M1_unit|c_result_buff [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[0]~13_cout ),
	.combout(),
	.cout(\M1_unit|ee_low[0]~15_cout ));
// synopsys translate_off
defparam \M1_unit|ee_low[0]~15 .lut_mask = 16'h004D;
defparam \M1_unit|ee_low[0]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N16
cycloneii_lcell_comb \M1_unit|ee_low[0]~17 (
// Equation(s):
// \M1_unit|ee_low[0]~17_cout  = CARRY((\M1_unit|c_result_buff [4] & (\M1_unit|Add8~8_combout  & !\M1_unit|ee_low[0]~15_cout )) # (!\M1_unit|c_result_buff [4] & ((\M1_unit|Add8~8_combout ) # (!\M1_unit|ee_low[0]~15_cout ))))

	.dataa(\M1_unit|c_result_buff [4]),
	.datab(\M1_unit|Add8~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[0]~15_cout ),
	.combout(),
	.cout(\M1_unit|ee_low[0]~17_cout ));
// synopsys translate_off
defparam \M1_unit|ee_low[0]~17 .lut_mask = 16'h004D;
defparam \M1_unit|ee_low[0]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N18
cycloneii_lcell_comb \M1_unit|ee_low[0]~19 (
// Equation(s):
// \M1_unit|ee_low[0]~19_cout  = CARRY((\M1_unit|Add8~10_combout  & (\M1_unit|c_result_buff [5] & !\M1_unit|ee_low[0]~17_cout )) # (!\M1_unit|Add8~10_combout  & ((\M1_unit|c_result_buff [5]) # (!\M1_unit|ee_low[0]~17_cout ))))

	.dataa(\M1_unit|Add8~10_combout ),
	.datab(\M1_unit|c_result_buff [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[0]~17_cout ),
	.combout(),
	.cout(\M1_unit|ee_low[0]~19_cout ));
// synopsys translate_off
defparam \M1_unit|ee_low[0]~19 .lut_mask = 16'h004D;
defparam \M1_unit|ee_low[0]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N20
cycloneii_lcell_comb \M1_unit|ee_low[0]~21 (
// Equation(s):
// \M1_unit|ee_low[0]~21_cout  = CARRY((\M1_unit|c_result_buff [6] & (\M1_unit|Add8~12_combout  & !\M1_unit|ee_low[0]~19_cout )) # (!\M1_unit|c_result_buff [6] & ((\M1_unit|Add8~12_combout ) # (!\M1_unit|ee_low[0]~19_cout ))))

	.dataa(\M1_unit|c_result_buff [6]),
	.datab(\M1_unit|Add8~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[0]~19_cout ),
	.combout(),
	.cout(\M1_unit|ee_low[0]~21_cout ));
// synopsys translate_off
defparam \M1_unit|ee_low[0]~21 .lut_mask = 16'h004D;
defparam \M1_unit|ee_low[0]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N22
cycloneii_lcell_comb \M1_unit|ee_low[0]~23 (
// Equation(s):
// \M1_unit|ee_low[0]~23_cout  = CARRY((\M1_unit|Add8~14_combout  & (\M1_unit|c_result_buff [7] & !\M1_unit|ee_low[0]~21_cout )) # (!\M1_unit|Add8~14_combout  & ((\M1_unit|c_result_buff [7]) # (!\M1_unit|ee_low[0]~21_cout ))))

	.dataa(\M1_unit|Add8~14_combout ),
	.datab(\M1_unit|c_result_buff [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[0]~21_cout ),
	.combout(),
	.cout(\M1_unit|ee_low[0]~23_cout ));
// synopsys translate_off
defparam \M1_unit|ee_low[0]~23 .lut_mask = 16'h004D;
defparam \M1_unit|ee_low[0]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N24
cycloneii_lcell_comb \M1_unit|ee_low[0]~25 (
// Equation(s):
// \M1_unit|ee_low[0]~25_cout  = CARRY((\M1_unit|c_result_buff [8] & (\M1_unit|Add8~16_combout  & !\M1_unit|ee_low[0]~23_cout )) # (!\M1_unit|c_result_buff [8] & ((\M1_unit|Add8~16_combout ) # (!\M1_unit|ee_low[0]~23_cout ))))

	.dataa(\M1_unit|c_result_buff [8]),
	.datab(\M1_unit|Add8~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[0]~23_cout ),
	.combout(),
	.cout(\M1_unit|ee_low[0]~25_cout ));
// synopsys translate_off
defparam \M1_unit|ee_low[0]~25 .lut_mask = 16'h004D;
defparam \M1_unit|ee_low[0]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N26
cycloneii_lcell_comb \M1_unit|ee_low[0]~27 (
// Equation(s):
// \M1_unit|ee_low[0]~27_cout  = CARRY((\M1_unit|c_result_buff [9] & ((!\M1_unit|ee_low[0]~25_cout ) # (!\M1_unit|Add8~18_combout ))) # (!\M1_unit|c_result_buff [9] & (!\M1_unit|Add8~18_combout  & !\M1_unit|ee_low[0]~25_cout )))

	.dataa(\M1_unit|c_result_buff [9]),
	.datab(\M1_unit|Add8~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[0]~25_cout ),
	.combout(),
	.cout(\M1_unit|ee_low[0]~27_cout ));
// synopsys translate_off
defparam \M1_unit|ee_low[0]~27 .lut_mask = 16'h002B;
defparam \M1_unit|ee_low[0]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N28
cycloneii_lcell_comb \M1_unit|ee_low[0]~29 (
// Equation(s):
// \M1_unit|ee_low[0]~29_cout  = CARRY((\M1_unit|c_result_buff [10] & (\M1_unit|Add8~20_combout  & !\M1_unit|ee_low[0]~27_cout )) # (!\M1_unit|c_result_buff [10] & ((\M1_unit|Add8~20_combout ) # (!\M1_unit|ee_low[0]~27_cout ))))

	.dataa(\M1_unit|c_result_buff [10]),
	.datab(\M1_unit|Add8~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[0]~27_cout ),
	.combout(),
	.cout(\M1_unit|ee_low[0]~29_cout ));
// synopsys translate_off
defparam \M1_unit|ee_low[0]~29 .lut_mask = 16'h004D;
defparam \M1_unit|ee_low[0]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N30
cycloneii_lcell_comb \M1_unit|ee_low[0]~31 (
// Equation(s):
// \M1_unit|ee_low[0]~31_cout  = CARRY((\M1_unit|Add8~22_combout  & (\M1_unit|c_result_buff [11] & !\M1_unit|ee_low[0]~29_cout )) # (!\M1_unit|Add8~22_combout  & ((\M1_unit|c_result_buff [11]) # (!\M1_unit|ee_low[0]~29_cout ))))

	.dataa(\M1_unit|Add8~22_combout ),
	.datab(\M1_unit|c_result_buff [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[0]~29_cout ),
	.combout(),
	.cout(\M1_unit|ee_low[0]~31_cout ));
// synopsys translate_off
defparam \M1_unit|ee_low[0]~31 .lut_mask = 16'h004D;
defparam \M1_unit|ee_low[0]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N0
cycloneii_lcell_comb \M1_unit|ee_low[0]~33 (
// Equation(s):
// \M1_unit|ee_low[0]~33_cout  = CARRY((\M1_unit|Add8~24_combout  & ((!\M1_unit|ee_low[0]~31_cout ) # (!\M1_unit|c_result_buff [12]))) # (!\M1_unit|Add8~24_combout  & (!\M1_unit|c_result_buff [12] & !\M1_unit|ee_low[0]~31_cout )))

	.dataa(\M1_unit|Add8~24_combout ),
	.datab(\M1_unit|c_result_buff [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[0]~31_cout ),
	.combout(),
	.cout(\M1_unit|ee_low[0]~33_cout ));
// synopsys translate_off
defparam \M1_unit|ee_low[0]~33 .lut_mask = 16'h002B;
defparam \M1_unit|ee_low[0]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N2
cycloneii_lcell_comb \M1_unit|ee_low[0]~35 (
// Equation(s):
// \M1_unit|ee_low[0]~35_cout  = CARRY((\M1_unit|Add8~26_combout  & (\M1_unit|c_result_buff [13] & !\M1_unit|ee_low[0]~33_cout )) # (!\M1_unit|Add8~26_combout  & ((\M1_unit|c_result_buff [13]) # (!\M1_unit|ee_low[0]~33_cout ))))

	.dataa(\M1_unit|Add8~26_combout ),
	.datab(\M1_unit|c_result_buff [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[0]~33_cout ),
	.combout(),
	.cout(\M1_unit|ee_low[0]~35_cout ));
// synopsys translate_off
defparam \M1_unit|ee_low[0]~35 .lut_mask = 16'h004D;
defparam \M1_unit|ee_low[0]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N4
cycloneii_lcell_comb \M1_unit|ee_low[0]~37 (
// Equation(s):
// \M1_unit|ee_low[0]~37_cout  = CARRY((\M1_unit|Add8~28_combout  & ((!\M1_unit|ee_low[0]~35_cout ) # (!\M1_unit|c_result_buff [14]))) # (!\M1_unit|Add8~28_combout  & (!\M1_unit|c_result_buff [14] & !\M1_unit|ee_low[0]~35_cout )))

	.dataa(\M1_unit|Add8~28_combout ),
	.datab(\M1_unit|c_result_buff [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[0]~35_cout ),
	.combout(),
	.cout(\M1_unit|ee_low[0]~37_cout ));
// synopsys translate_off
defparam \M1_unit|ee_low[0]~37 .lut_mask = 16'h002B;
defparam \M1_unit|ee_low[0]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N6
cycloneii_lcell_comb \M1_unit|ee_low[0]~39 (
// Equation(s):
// \M1_unit|ee_low[0]~39_cout  = CARRY((\M1_unit|c_result_buff [15] & ((!\M1_unit|ee_low[0]~37_cout ) # (!\M1_unit|Add8~30_combout ))) # (!\M1_unit|c_result_buff [15] & (!\M1_unit|Add8~30_combout  & !\M1_unit|ee_low[0]~37_cout )))

	.dataa(\M1_unit|c_result_buff [15]),
	.datab(\M1_unit|Add8~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[0]~37_cout ),
	.combout(),
	.cout(\M1_unit|ee_low[0]~39_cout ));
// synopsys translate_off
defparam \M1_unit|ee_low[0]~39 .lut_mask = 16'h002B;
defparam \M1_unit|ee_low[0]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N8
cycloneii_lcell_comb \M1_unit|ee_low[0]~40 (
// Equation(s):
// \M1_unit|ee_low[0]~40_combout  = ((\M1_unit|c_result_buff [16] $ (\M1_unit|Add8~32_combout  $ (\M1_unit|ee_low[0]~39_cout )))) # (GND)
// \M1_unit|ee_low[0]~41  = CARRY((\M1_unit|c_result_buff [16] & (\M1_unit|Add8~32_combout  & !\M1_unit|ee_low[0]~39_cout )) # (!\M1_unit|c_result_buff [16] & ((\M1_unit|Add8~32_combout ) # (!\M1_unit|ee_low[0]~39_cout ))))

	.dataa(\M1_unit|c_result_buff [16]),
	.datab(\M1_unit|Add8~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[0]~39_cout ),
	.combout(\M1_unit|ee_low[0]~40_combout ),
	.cout(\M1_unit|ee_low[0]~41 ));
// synopsys translate_off
defparam \M1_unit|ee_low[0]~40 .lut_mask = 16'h964D;
defparam \M1_unit|ee_low[0]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N28
cycloneii_lcell_comb \M1_unit|Equal8~5 (
// Equation(s):
// \M1_unit|Equal8~5_combout  = (!\M1_unit|M1_state [0] & (\M1_unit|Equal8~4_combout  & !\M1_unit|M1_state [1]))

	.dataa(vcc),
	.datab(\M1_unit|M1_state [0]),
	.datac(\M1_unit|Equal8~4_combout ),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|Equal8~5_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal8~5 .lut_mask = 16'h0030;
defparam \M1_unit|Equal8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N9
cycloneii_lcell_ff \M1_unit|ee_low[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|ee_low[0]~40_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal8~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|ee_low [0]));

// Location: LCCOMB_X36_Y18_N26
cycloneii_lcell_comb \M1_unit|SRAM_write_data[0]~0 (
// Equation(s):
// \M1_unit|SRAM_write_data[0]~0_combout  = (!\SWITCH_I~combout [17] & (\M1_unit|Equal8~4_combout  & (\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked  & \M1_unit|Equal1~0_combout )))

	.dataa(\SWITCH_I~combout [17]),
	.datab(\M1_unit|Equal8~4_combout ),
	.datac(\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked ),
	.datad(\M1_unit|Equal1~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|SRAM_write_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|SRAM_write_data[0]~0 .lut_mask = 16'h4000;
defparam \M1_unit|SRAM_write_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N9
cycloneii_lcell_ff \M1_unit|SRAM_write_data[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|ee_low [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|SRAM_write_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_write_data [0]));

// Location: LCCOMB_X34_Y18_N16
cycloneii_lcell_comb \SRAM_write_data[0]~0 (
// Equation(s):
// \SRAM_write_data[0]~0_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & (\UART_unit|SRAM_write_data [0])) # (!\Equal5~4_combout  & ((\M1_unit|SRAM_write_data [0]))))) # (!\Equal5~5_combout  & (((\M1_unit|SRAM_write_data [0]))))

	.dataa(\Equal5~5_combout ),
	.datab(\UART_unit|SRAM_write_data [0]),
	.datac(\M1_unit|SRAM_write_data [0]),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_write_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[0]~0 .lut_mask = 16'hD8F0;
defparam \SRAM_write_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N17
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_write_data[0]~0_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [0]));

// Location: LCCOMB_X33_Y18_N28
cycloneii_lcell_comb \UART_unit|SRAM_we_n~1 (
// Equation(s):
// \UART_unit|SRAM_we_n~1_combout  = (\UART_unit|SRAM_address[15]~0_combout  & ((\UART_unit|SRAM_we_n~regout ) # (!\UART_unit|SRAM_we_n~0_combout )))

	.dataa(\UART_unit|SRAM_we_n~0_combout ),
	.datab(vcc),
	.datac(\UART_unit|SRAM_we_n~regout ),
	.datad(\UART_unit|SRAM_address[15]~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_we_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_we_n~1 .lut_mask = 16'hF500;
defparam \UART_unit|SRAM_we_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N29
cycloneii_lcell_ff \UART_unit|SRAM_we_n (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_we_n~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_we_n~regout ));

// Location: LCCOMB_X37_Y21_N16
cycloneii_lcell_comb \Equal5~6 (
// Equation(s):
// \Equal5~6_combout  = (!\M1_unit|M1_state [2] & !\M1_unit|M1_state [3])

	.dataa(vcc),
	.datab(\M1_unit|M1_state [2]),
	.datac(\M1_unit|M1_state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Equal5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~6 .lut_mask = 16'h0303;
defparam \Equal5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N0
cycloneii_lcell_comb \M1_unit|Selector43~0 (
// Equation(s):
// \M1_unit|Selector43~0_combout  = (\M1_unit|M1_state [1] & (!\M1_unit|M1_state [0] & (\M1_unit|M1_state [4] $ (!\Equal5~6_combout )))) # (!\M1_unit|M1_state [1] & ((\M1_unit|M1_state [4] & (\Equal5~6_combout )) # (!\M1_unit|M1_state [4] & 
// ((\M1_unit|M1_state [0])))))

	.dataa(\M1_unit|M1_state [1]),
	.datab(\M1_unit|M1_state [4]),
	.datac(\Equal5~6_combout ),
	.datad(\M1_unit|M1_state [0]),
	.cin(gnd),
	.combout(\M1_unit|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector43~0 .lut_mask = 16'h51C2;
defparam \M1_unit|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N2
cycloneii_lcell_comb \M1_unit|Selector43~1 (
// Equation(s):
// \M1_unit|Selector43~1_combout  = (\M1_unit|SRAM_we_n~regout ) # ((\M1_unit|Selector43~0_combout  & (!\M1_unit|M1_state [2] & !\M1_unit|M1_state [4])) # (!\M1_unit|Selector43~0_combout  & ((\M1_unit|M1_state [4]))))

	.dataa(\M1_unit|M1_state [2]),
	.datab(\M1_unit|Selector43~0_combout ),
	.datac(\M1_unit|SRAM_we_n~regout ),
	.datad(\M1_unit|M1_state [4]),
	.cin(gnd),
	.combout(\M1_unit|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector43~1 .lut_mask = 16'hF3F4;
defparam \M1_unit|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N16
cycloneii_lcell_comb \M1_unit|Selector43~2 (
// Equation(s):
// \M1_unit|Selector43~2_combout  = (\M1_unit|Selector43~1_combout  & (!\M1_unit|Equal10~0_combout  & ((!\Equal5~5_combout ) # (!\M1_unit|Equal1~0_combout ))))

	.dataa(\M1_unit|Equal1~0_combout ),
	.datab(\M1_unit|Selector43~1_combout ),
	.datac(\Equal5~5_combout ),
	.datad(\M1_unit|Equal10~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector43~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector43~2 .lut_mask = 16'h004C;
defparam \M1_unit|Selector43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N17
cycloneii_lcell_ff \M1_unit|SRAM_we_n (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector43~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_we_n~regout ));

// Location: LCCOMB_X33_Y18_N26
cycloneii_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = top_state[1] $ (top_state[0])

	.dataa(vcc),
	.datab(top_state[1]),
	.datac(vcc),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h33CC;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N6
cycloneii_lcell_comb \SRAM_we_n~0 (
// Equation(s):
// \SRAM_we_n~0_combout  = (\Equal5~7_combout  & (((!\M1_unit|SRAM_we_n~regout )))) # (!\Equal5~7_combout  & (((!\always1~0_combout )) # (!\UART_unit|SRAM_we_n~regout )))

	.dataa(\Equal5~7_combout ),
	.datab(\UART_unit|SRAM_we_n~regout ),
	.datac(\M1_unit|SRAM_we_n~regout ),
	.datad(\always1~0_combout ),
	.cin(gnd),
	.combout(\SRAM_we_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_we_n~0 .lut_mask = 16'h1B5F;
defparam \SRAM_we_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N10
cycloneii_lcell_comb \SRAM_unit|SRAM_WE_N_O~0 (
// Equation(s):
// \SRAM_unit|SRAM_WE_N_O~0_combout  = !\SRAM_we_n~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_we_n~0_combout ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_WE_N_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_WE_N_O~0 .lut_mask = 16'h00FF;
defparam \SRAM_unit|SRAM_WE_N_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N11
cycloneii_lcell_ff \SRAM_unit|SRAM_WE_N_O (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_WE_N_O~0_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_WE_N_O~regout ));

// Location: LCCOMB_X45_Y18_N26
cycloneii_lcell_comb \M1_unit|c_result_buff[17]~feeder (
// Equation(s):
// \M1_unit|c_result_buff[17]~feeder_combout  = \M1_unit|Mult2|auto_generated|w235w [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|Mult2|auto_generated|w235w [17]),
	.cin(gnd),
	.combout(\M1_unit|c_result_buff[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|c_result_buff[17]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|c_result_buff[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N27
cycloneii_lcell_ff \M1_unit|c_result_buff[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|c_result_buff[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [17]));

// Location: LCCOMB_X45_Y18_N10
cycloneii_lcell_comb \M1_unit|ee_low[1]~42 (
// Equation(s):
// \M1_unit|ee_low[1]~42_combout  = (\M1_unit|Add8~34_combout  & ((\M1_unit|c_result_buff [17] & (!\M1_unit|ee_low[0]~41 )) # (!\M1_unit|c_result_buff [17] & (\M1_unit|ee_low[0]~41  & VCC)))) # (!\M1_unit|Add8~34_combout  & ((\M1_unit|c_result_buff [17] & 
// ((\M1_unit|ee_low[0]~41 ) # (GND))) # (!\M1_unit|c_result_buff [17] & (!\M1_unit|ee_low[0]~41 ))))
// \M1_unit|ee_low[1]~43  = CARRY((\M1_unit|Add8~34_combout  & (\M1_unit|c_result_buff [17] & !\M1_unit|ee_low[0]~41 )) # (!\M1_unit|Add8~34_combout  & ((\M1_unit|c_result_buff [17]) # (!\M1_unit|ee_low[0]~41 ))))

	.dataa(\M1_unit|Add8~34_combout ),
	.datab(\M1_unit|c_result_buff [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[0]~41 ),
	.combout(\M1_unit|ee_low[1]~42_combout ),
	.cout(\M1_unit|ee_low[1]~43 ));
// synopsys translate_off
defparam \M1_unit|ee_low[1]~42 .lut_mask = 16'h694D;
defparam \M1_unit|ee_low[1]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y18_N11
cycloneii_lcell_ff \M1_unit|ee_low[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|ee_low[1]~42_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal8~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|ee_low [1]));

// Location: LCCOMB_X34_Y18_N10
cycloneii_lcell_comb \M1_unit|SRAM_write_data[1]~feeder (
// Equation(s):
// \M1_unit|SRAM_write_data[1]~feeder_combout  = \M1_unit|ee_low [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|ee_low [1]),
	.cin(gnd),
	.combout(\M1_unit|SRAM_write_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|SRAM_write_data[1]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|SRAM_write_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N11
cycloneii_lcell_ff \M1_unit|SRAM_write_data[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|SRAM_write_data[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|SRAM_write_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_write_data [1]));

// Location: LCCOMB_X34_Y18_N18
cycloneii_lcell_comb \SRAM_write_data[1]~1 (
// Equation(s):
// \SRAM_write_data[1]~1_combout  = (\Equal5~4_combout  & ((\Equal5~5_combout  & (\UART_unit|SRAM_write_data [1])) # (!\Equal5~5_combout  & ((\M1_unit|SRAM_write_data [1]))))) # (!\Equal5~4_combout  & (((\M1_unit|SRAM_write_data [1]))))

	.dataa(\UART_unit|SRAM_write_data [1]),
	.datab(\Equal5~4_combout ),
	.datac(\Equal5~5_combout ),
	.datad(\M1_unit|SRAM_write_data [1]),
	.cin(gnd),
	.combout(\SRAM_write_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[1]~1 .lut_mask = 16'hBF80;
defparam \SRAM_write_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N19
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_write_data[1]~1_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [1]));

// Location: LCCOMB_X35_Y18_N4
cycloneii_lcell_comb \UART_unit|SRAM_write_data~3 (
// Equation(s):
// \UART_unit|SRAM_write_data~3_combout  = (\UART_unit|UART_RX|RX_data [2] & !\UART_rx_initialize~regout )

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|RX_data [2]),
	.datac(vcc),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~3 .lut_mask = 16'h00CC;
defparam \UART_unit|SRAM_write_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N21
cycloneii_lcell_ff \UART_unit|SRAM_write_data[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|SRAM_write_data~3_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|SRAM_write_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [2]));

// Location: LCCOMB_X34_Y18_N4
cycloneii_lcell_comb \SRAM_write_data[2]~2 (
// Equation(s):
// \SRAM_write_data[2]~2_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & ((\UART_unit|SRAM_write_data [2]))) # (!\Equal5~4_combout  & (\M1_unit|SRAM_write_data [2])))) # (!\Equal5~5_combout  & (\M1_unit|SRAM_write_data [2]))

	.dataa(\M1_unit|SRAM_write_data [2]),
	.datab(\UART_unit|SRAM_write_data [2]),
	.datac(\Equal5~5_combout ),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_write_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[2]~2 .lut_mask = 16'hCAAA;
defparam \SRAM_write_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N5
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_write_data[2]~2_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [2]));

// Location: LCFF_X38_Y21_N13
cycloneii_lcell_ff \M1_unit|c_result_buff[19] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Mult2|auto_generated|op_1~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [19]));

// Location: LCFF_X38_Y21_N11
cycloneii_lcell_ff \M1_unit|c_result_buff[18] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Mult2|auto_generated|op_1~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [18]));

// Location: LCCOMB_X45_Y18_N14
cycloneii_lcell_comb \M1_unit|ee_low[3]~46 (
// Equation(s):
// \M1_unit|ee_low[3]~46_combout  = (\M1_unit|Add8~38_combout  & ((\M1_unit|c_result_buff [19] & (!\M1_unit|ee_low[2]~45 )) # (!\M1_unit|c_result_buff [19] & (\M1_unit|ee_low[2]~45  & VCC)))) # (!\M1_unit|Add8~38_combout  & ((\M1_unit|c_result_buff [19] & 
// ((\M1_unit|ee_low[2]~45 ) # (GND))) # (!\M1_unit|c_result_buff [19] & (!\M1_unit|ee_low[2]~45 ))))
// \M1_unit|ee_low[3]~47  = CARRY((\M1_unit|Add8~38_combout  & (\M1_unit|c_result_buff [19] & !\M1_unit|ee_low[2]~45 )) # (!\M1_unit|Add8~38_combout  & ((\M1_unit|c_result_buff [19]) # (!\M1_unit|ee_low[2]~45 ))))

	.dataa(\M1_unit|Add8~38_combout ),
	.datab(\M1_unit|c_result_buff [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[2]~45 ),
	.combout(\M1_unit|ee_low[3]~46_combout ),
	.cout(\M1_unit|ee_low[3]~47 ));
// synopsys translate_off
defparam \M1_unit|ee_low[3]~46 .lut_mask = 16'h694D;
defparam \M1_unit|ee_low[3]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y18_N15
cycloneii_lcell_ff \M1_unit|ee_low[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|ee_low[3]~46_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal8~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|ee_low [3]));

// Location: LCCOMB_X34_Y18_N30
cycloneii_lcell_comb \M1_unit|SRAM_write_data[3]~feeder (
// Equation(s):
// \M1_unit|SRAM_write_data[3]~feeder_combout  = \M1_unit|ee_low [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|ee_low [3]),
	.cin(gnd),
	.combout(\M1_unit|SRAM_write_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|SRAM_write_data[3]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|SRAM_write_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N31
cycloneii_lcell_ff \M1_unit|SRAM_write_data[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|SRAM_write_data[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|SRAM_write_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_write_data [3]));

// Location: LCCOMB_X34_Y18_N6
cycloneii_lcell_comb \SRAM_write_data[3]~3 (
// Equation(s):
// \SRAM_write_data[3]~3_combout  = (\Equal5~4_combout  & ((\Equal5~5_combout  & (\UART_unit|SRAM_write_data [3])) # (!\Equal5~5_combout  & ((\M1_unit|SRAM_write_data [3]))))) # (!\Equal5~4_combout  & (((\M1_unit|SRAM_write_data [3]))))

	.dataa(\UART_unit|SRAM_write_data [3]),
	.datab(\Equal5~4_combout ),
	.datac(\Equal5~5_combout ),
	.datad(\M1_unit|SRAM_write_data [3]),
	.cin(gnd),
	.combout(\SRAM_write_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[3]~3 .lut_mask = 16'hBF80;
defparam \SRAM_write_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N7
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_write_data[3]~3_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [3]));

// Location: LCCOMB_X35_Y18_N8
cycloneii_lcell_comb \UART_unit|SRAM_write_data~5 (
// Equation(s):
// \UART_unit|SRAM_write_data~5_combout  = (\UART_unit|UART_RX|RX_data [4] & !\UART_rx_initialize~regout )

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|RX_data [4]),
	.datac(vcc),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~5 .lut_mask = 16'h00CC;
defparam \UART_unit|SRAM_write_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N17
cycloneii_lcell_ff \UART_unit|SRAM_write_data[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|SRAM_write_data~5_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|SRAM_write_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [4]));

// Location: LCCOMB_X36_Y18_N4
cycloneii_lcell_comb \SRAM_write_data[4]~4 (
// Equation(s):
// \SRAM_write_data[4]~4_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & ((\UART_unit|SRAM_write_data [4]))) # (!\Equal5~4_combout  & (\M1_unit|SRAM_write_data [4])))) # (!\Equal5~5_combout  & (\M1_unit|SRAM_write_data [4]))

	.dataa(\M1_unit|SRAM_write_data [4]),
	.datab(\UART_unit|SRAM_write_data [4]),
	.datac(\Equal5~5_combout ),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_write_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[4]~4 .lut_mask = 16'hCAAA;
defparam \SRAM_write_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N5
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_write_data[4]~4_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [4]));

// Location: LCFF_X43_Y21_N15
cycloneii_lcell_ff \M1_unit|a_result_buff[20] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Mult0|auto_generated|op_1~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [20]));

// Location: LCFF_X44_Y18_N11
cycloneii_lcell_ff \M1_unit|a_result_buff[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|Mult0|auto_generated|w247w [17]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|a_result_buff [17]));

// Location: LCCOMB_X44_Y18_N16
cycloneii_lcell_comb \M1_unit|Add8~40 (
// Equation(s):
// \M1_unit|Add8~40_combout  = ((\M1_unit|Mult0|auto_generated|op_1~4_combout  $ (\M1_unit|a_result_buff [20] $ (\M1_unit|Add8~39 )))) # (GND)
// \M1_unit|Add8~41  = CARRY((\M1_unit|Mult0|auto_generated|op_1~4_combout  & (\M1_unit|a_result_buff [20] & !\M1_unit|Add8~39 )) # (!\M1_unit|Mult0|auto_generated|op_1~4_combout  & ((\M1_unit|a_result_buff [20]) # (!\M1_unit|Add8~39 ))))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~4_combout ),
	.datab(\M1_unit|a_result_buff [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Add8~39 ),
	.combout(\M1_unit|Add8~40_combout ),
	.cout(\M1_unit|Add8~41 ));
// synopsys translate_off
defparam \M1_unit|Add8~40 .lut_mask = 16'h964D;
defparam \M1_unit|Add8~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N18
cycloneii_lcell_comb \M1_unit|ee_low[5]~50 (
// Equation(s):
// \M1_unit|ee_low[5]~50_combout  = (\M1_unit|c_result_buff [21] & ((\M1_unit|Add8~42_combout  & (!\M1_unit|ee_low[4]~49 )) # (!\M1_unit|Add8~42_combout  & ((\M1_unit|ee_low[4]~49 ) # (GND))))) # (!\M1_unit|c_result_buff [21] & ((\M1_unit|Add8~42_combout  & 
// (\M1_unit|ee_low[4]~49  & VCC)) # (!\M1_unit|Add8~42_combout  & (!\M1_unit|ee_low[4]~49 ))))
// \M1_unit|ee_low[5]~51  = CARRY((\M1_unit|c_result_buff [21] & ((!\M1_unit|ee_low[4]~49 ) # (!\M1_unit|Add8~42_combout ))) # (!\M1_unit|c_result_buff [21] & (!\M1_unit|Add8~42_combout  & !\M1_unit|ee_low[4]~49 )))

	.dataa(\M1_unit|c_result_buff [21]),
	.datab(\M1_unit|Add8~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_low[4]~49 ),
	.combout(\M1_unit|ee_low[5]~50_combout ),
	.cout(\M1_unit|ee_low[5]~51 ));
// synopsys translate_off
defparam \M1_unit|ee_low[5]~50 .lut_mask = 16'h692B;
defparam \M1_unit|ee_low[5]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y18_N19
cycloneii_lcell_ff \M1_unit|ee_low[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|ee_low[5]~50_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal8~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|ee_low [5]));

// Location: LCCOMB_X34_Y18_N0
cycloneii_lcell_comb \M1_unit|SRAM_write_data[5]~feeder (
// Equation(s):
// \M1_unit|SRAM_write_data[5]~feeder_combout  = \M1_unit|ee_low [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|ee_low [5]),
	.cin(gnd),
	.combout(\M1_unit|SRAM_write_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|SRAM_write_data[5]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|SRAM_write_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N1
cycloneii_lcell_ff \M1_unit|SRAM_write_data[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|SRAM_write_data[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|SRAM_write_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_write_data [5]));

// Location: LCCOMB_X35_Y18_N26
cycloneii_lcell_comb \UART_unit|SRAM_write_data~6 (
// Equation(s):
// \UART_unit|SRAM_write_data~6_combout  = (\UART_unit|UART_RX|RX_data [5] & !\UART_rx_initialize~regout )

	.dataa(\UART_unit|UART_RX|RX_data [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~6 .lut_mask = 16'h00AA;
defparam \UART_unit|SRAM_write_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneii_lcell_comb \UART_unit|SRAM_write_data[5]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[5]~feeder_combout  = \UART_unit|SRAM_write_data~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data~6_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[5]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N19
cycloneii_lcell_ff \UART_unit|SRAM_write_data[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [5]));

// Location: LCCOMB_X34_Y18_N24
cycloneii_lcell_comb \SRAM_write_data[5]~5 (
// Equation(s):
// \SRAM_write_data[5]~5_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & ((\UART_unit|SRAM_write_data [5]))) # (!\Equal5~4_combout  & (\M1_unit|SRAM_write_data [5])))) # (!\Equal5~5_combout  & (\M1_unit|SRAM_write_data [5]))

	.dataa(\Equal5~5_combout ),
	.datab(\M1_unit|SRAM_write_data [5]),
	.datac(\UART_unit|SRAM_write_data [5]),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_write_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[5]~5 .lut_mask = 16'hE4CC;
defparam \SRAM_write_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N25
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_write_data[5]~5_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [5]));

// Location: LCFF_X38_Y21_N19
cycloneii_lcell_ff \M1_unit|c_result_buff[22] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Mult2|auto_generated|op_1~8_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|a_IN1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|c_result_buff [22]));

// Location: LCFF_X45_Y18_N21
cycloneii_lcell_ff \M1_unit|ee_low[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|ee_low[6]~52_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal8~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|ee_low [6]));

// Location: LCFF_X34_Y18_N3
cycloneii_lcell_ff \M1_unit|SRAM_write_data[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|ee_low [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|SRAM_write_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_write_data [6]));

// Location: LCCOMB_X35_Y18_N12
cycloneii_lcell_comb \UART_unit|SRAM_write_data~7 (
// Equation(s):
// \UART_unit|SRAM_write_data~7_combout  = (\UART_unit|UART_RX|RX_data [6] & !\UART_rx_initialize~regout )

	.dataa(\UART_unit|UART_RX|RX_data [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~7 .lut_mask = 16'h00AA;
defparam \UART_unit|SRAM_write_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N13
cycloneii_lcell_ff \UART_unit|SRAM_write_data[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data~7_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [6]));

// Location: LCCOMB_X34_Y18_N26
cycloneii_lcell_comb \SRAM_write_data[6]~6 (
// Equation(s):
// \SRAM_write_data[6]~6_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & ((\UART_unit|SRAM_write_data [6]))) # (!\Equal5~4_combout  & (\M1_unit|SRAM_write_data [6])))) # (!\Equal5~5_combout  & (\M1_unit|SRAM_write_data [6]))

	.dataa(\Equal5~5_combout ),
	.datab(\M1_unit|SRAM_write_data [6]),
	.datac(\UART_unit|SRAM_write_data [6]),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_write_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[6]~6 .lut_mask = 16'hE4CC;
defparam \SRAM_write_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N27
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_write_data[6]~6_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [6]));

// Location: LCFF_X35_Y17_N27
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|UART_RX|data_buffer [7]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data [7]));

// Location: LCCOMB_X35_Y18_N6
cycloneii_lcell_comb \UART_unit|SRAM_write_data~8 (
// Equation(s):
// \UART_unit|SRAM_write_data~8_combout  = (\UART_unit|UART_RX|RX_data [7] & !\UART_rx_initialize~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|RX_data [7]),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~8 .lut_mask = 16'h00F0;
defparam \UART_unit|SRAM_write_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N7
cycloneii_lcell_ff \UART_unit|SRAM_write_data[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data~8_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [7]));

// Location: LCCOMB_X36_Y18_N14
cycloneii_lcell_comb \SRAM_write_data[7]~7 (
// Equation(s):
// \SRAM_write_data[7]~7_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & ((\UART_unit|SRAM_write_data [7]))) # (!\Equal5~4_combout  & (\M1_unit|SRAM_write_data [7])))) # (!\Equal5~5_combout  & (\M1_unit|SRAM_write_data [7]))

	.dataa(\M1_unit|SRAM_write_data [7]),
	.datab(\UART_unit|SRAM_write_data [7]),
	.datac(\Equal5~5_combout ),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_write_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[7]~7 .lut_mask = 16'hCAAA;
defparam \SRAM_write_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N15
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_write_data[7]~7_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [7]));

// Location: LCCOMB_X41_Y24_N8
cycloneii_lcell_comb \M1_unit|ee_high[0]~9 (
// Equation(s):
// \M1_unit|ee_high[0]~9_cout  = CARRY((\M1_unit|Mult0|auto_generated|w247w [0] & \M1_unit|Mult1|auto_generated|w253w [0]))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [0]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\M1_unit|ee_high[0]~9_cout ));
// synopsys translate_off
defparam \M1_unit|ee_high[0]~9 .lut_mask = 16'h0088;
defparam \M1_unit|ee_high[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
cycloneii_lcell_comb \M1_unit|ee_high[0]~11 (
// Equation(s):
// \M1_unit|ee_high[0]~11_cout  = CARRY((\M1_unit|Mult0|auto_generated|w247w [1] & (!\M1_unit|Mult1|auto_generated|w253w [1] & !\M1_unit|ee_high[0]~9_cout )) # (!\M1_unit|Mult0|auto_generated|w247w [1] & ((!\M1_unit|ee_high[0]~9_cout ) # 
// (!\M1_unit|Mult1|auto_generated|w253w [1]))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [1]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[0]~9_cout ),
	.combout(),
	.cout(\M1_unit|ee_high[0]~11_cout ));
// synopsys translate_off
defparam \M1_unit|ee_high[0]~11 .lut_mask = 16'h0017;
defparam \M1_unit|ee_high[0]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
cycloneii_lcell_comb \M1_unit|ee_high[0]~13 (
// Equation(s):
// \M1_unit|ee_high[0]~13_cout  = CARRY((\M1_unit|Mult1|auto_generated|w253w [2] & ((\M1_unit|Mult0|auto_generated|w247w [2]) # (!\M1_unit|ee_high[0]~11_cout ))) # (!\M1_unit|Mult1|auto_generated|w253w [2] & (\M1_unit|Mult0|auto_generated|w247w [2] & 
// !\M1_unit|ee_high[0]~11_cout )))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [2]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[0]~11_cout ),
	.combout(),
	.cout(\M1_unit|ee_high[0]~13_cout ));
// synopsys translate_off
defparam \M1_unit|ee_high[0]~13 .lut_mask = 16'h008E;
defparam \M1_unit|ee_high[0]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cycloneii_lcell_comb \M1_unit|ee_high[0]~15 (
// Equation(s):
// \M1_unit|ee_high[0]~15_cout  = CARRY((\M1_unit|Mult0|auto_generated|w247w [3] & (!\M1_unit|Mult1|auto_generated|w253w [3] & !\M1_unit|ee_high[0]~13_cout )) # (!\M1_unit|Mult0|auto_generated|w247w [3] & ((!\M1_unit|ee_high[0]~13_cout ) # 
// (!\M1_unit|Mult1|auto_generated|w253w [3]))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [3]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[0]~13_cout ),
	.combout(),
	.cout(\M1_unit|ee_high[0]~15_cout ));
// synopsys translate_off
defparam \M1_unit|ee_high[0]~15 .lut_mask = 16'h0017;
defparam \M1_unit|ee_high[0]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cycloneii_lcell_comb \M1_unit|ee_high[0]~17 (
// Equation(s):
// \M1_unit|ee_high[0]~17_cout  = CARRY((\M1_unit|Mult1|auto_generated|w253w [4] & ((\M1_unit|Mult0|auto_generated|w247w [4]) # (!\M1_unit|ee_high[0]~15_cout ))) # (!\M1_unit|Mult1|auto_generated|w253w [4] & (\M1_unit|Mult0|auto_generated|w247w [4] & 
// !\M1_unit|ee_high[0]~15_cout )))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [4]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[0]~15_cout ),
	.combout(),
	.cout(\M1_unit|ee_high[0]~17_cout ));
// synopsys translate_off
defparam \M1_unit|ee_high[0]~17 .lut_mask = 16'h008E;
defparam \M1_unit|ee_high[0]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cycloneii_lcell_comb \M1_unit|ee_high[0]~19 (
// Equation(s):
// \M1_unit|ee_high[0]~19_cout  = CARRY((\M1_unit|Mult0|auto_generated|w247w [5] & (!\M1_unit|Mult1|auto_generated|w253w [5] & !\M1_unit|ee_high[0]~17_cout )) # (!\M1_unit|Mult0|auto_generated|w247w [5] & ((!\M1_unit|ee_high[0]~17_cout ) # 
// (!\M1_unit|Mult1|auto_generated|w253w [5]))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [5]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[0]~17_cout ),
	.combout(),
	.cout(\M1_unit|ee_high[0]~19_cout ));
// synopsys translate_off
defparam \M1_unit|ee_high[0]~19 .lut_mask = 16'h0017;
defparam \M1_unit|ee_high[0]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
cycloneii_lcell_comb \M1_unit|ee_high[0]~21 (
// Equation(s):
// \M1_unit|ee_high[0]~21_cout  = CARRY((\M1_unit|Mult0|auto_generated|w247w [6] & ((\M1_unit|Mult1|auto_generated|w253w [6]) # (!\M1_unit|ee_high[0]~19_cout ))) # (!\M1_unit|Mult0|auto_generated|w247w [6] & (\M1_unit|Mult1|auto_generated|w253w [6] & 
// !\M1_unit|ee_high[0]~19_cout )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [6]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[0]~19_cout ),
	.combout(),
	.cout(\M1_unit|ee_high[0]~21_cout ));
// synopsys translate_off
defparam \M1_unit|ee_high[0]~21 .lut_mask = 16'h008E;
defparam \M1_unit|ee_high[0]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
cycloneii_lcell_comb \M1_unit|ee_high[0]~23 (
// Equation(s):
// \M1_unit|ee_high[0]~23_cout  = CARRY((\M1_unit|Mult1|auto_generated|w253w [7] & (!\M1_unit|Mult0|auto_generated|w247w [7] & !\M1_unit|ee_high[0]~21_cout )) # (!\M1_unit|Mult1|auto_generated|w253w [7] & ((!\M1_unit|ee_high[0]~21_cout ) # 
// (!\M1_unit|Mult0|auto_generated|w247w [7]))))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [7]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[0]~21_cout ),
	.combout(),
	.cout(\M1_unit|ee_high[0]~23_cout ));
// synopsys translate_off
defparam \M1_unit|ee_high[0]~23 .lut_mask = 16'h0017;
defparam \M1_unit|ee_high[0]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneii_lcell_comb \M1_unit|ee_high[0]~25 (
// Equation(s):
// \M1_unit|ee_high[0]~25_cout  = CARRY((\M1_unit|Mult0|auto_generated|w247w [8] & ((\M1_unit|Mult1|auto_generated|w253w [8]) # (!\M1_unit|ee_high[0]~23_cout ))) # (!\M1_unit|Mult0|auto_generated|w247w [8] & (\M1_unit|Mult1|auto_generated|w253w [8] & 
// !\M1_unit|ee_high[0]~23_cout )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [8]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[0]~23_cout ),
	.combout(),
	.cout(\M1_unit|ee_high[0]~25_cout ));
// synopsys translate_off
defparam \M1_unit|ee_high[0]~25 .lut_mask = 16'h008E;
defparam \M1_unit|ee_high[0]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cycloneii_lcell_comb \M1_unit|ee_high[0]~27 (
// Equation(s):
// \M1_unit|ee_high[0]~27_cout  = CARRY((\M1_unit|Mult1|auto_generated|w253w [9] & (!\M1_unit|Mult0|auto_generated|w247w [9] & !\M1_unit|ee_high[0]~25_cout )) # (!\M1_unit|Mult1|auto_generated|w253w [9] & ((!\M1_unit|ee_high[0]~25_cout ) # 
// (!\M1_unit|Mult0|auto_generated|w247w [9]))))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [9]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[0]~25_cout ),
	.combout(),
	.cout(\M1_unit|ee_high[0]~27_cout ));
// synopsys translate_off
defparam \M1_unit|ee_high[0]~27 .lut_mask = 16'h0017;
defparam \M1_unit|ee_high[0]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cycloneii_lcell_comb \M1_unit|ee_high[0]~29 (
// Equation(s):
// \M1_unit|ee_high[0]~29_cout  = CARRY((\M1_unit|Mult0|auto_generated|w247w [10] & ((\M1_unit|Mult1|auto_generated|w253w [10]) # (!\M1_unit|ee_high[0]~27_cout ))) # (!\M1_unit|Mult0|auto_generated|w247w [10] & (\M1_unit|Mult1|auto_generated|w253w [10] & 
// !\M1_unit|ee_high[0]~27_cout )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [10]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[0]~27_cout ),
	.combout(),
	.cout(\M1_unit|ee_high[0]~29_cout ));
// synopsys translate_off
defparam \M1_unit|ee_high[0]~29 .lut_mask = 16'h008E;
defparam \M1_unit|ee_high[0]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
cycloneii_lcell_comb \M1_unit|ee_high[0]~31 (
// Equation(s):
// \M1_unit|ee_high[0]~31_cout  = CARRY((\M1_unit|Mult0|auto_generated|w247w [11] & (!\M1_unit|Mult1|auto_generated|w253w [11] & !\M1_unit|ee_high[0]~29_cout )) # (!\M1_unit|Mult0|auto_generated|w247w [11] & ((!\M1_unit|ee_high[0]~29_cout ) # 
// (!\M1_unit|Mult1|auto_generated|w253w [11]))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [11]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[0]~29_cout ),
	.combout(),
	.cout(\M1_unit|ee_high[0]~31_cout ));
// synopsys translate_off
defparam \M1_unit|ee_high[0]~31 .lut_mask = 16'h0017;
defparam \M1_unit|ee_high[0]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N0
cycloneii_lcell_comb \M1_unit|ee_high[0]~33 (
// Equation(s):
// \M1_unit|ee_high[0]~33_cout  = CARRY((\M1_unit|Mult0|auto_generated|w247w [12] & ((\M1_unit|Mult1|auto_generated|w253w [12]) # (!\M1_unit|ee_high[0]~31_cout ))) # (!\M1_unit|Mult0|auto_generated|w247w [12] & (\M1_unit|Mult1|auto_generated|w253w [12] & 
// !\M1_unit|ee_high[0]~31_cout )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [12]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[0]~31_cout ),
	.combout(),
	.cout(\M1_unit|ee_high[0]~33_cout ));
// synopsys translate_off
defparam \M1_unit|ee_high[0]~33 .lut_mask = 16'h008E;
defparam \M1_unit|ee_high[0]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N2
cycloneii_lcell_comb \M1_unit|ee_high[0]~35 (
// Equation(s):
// \M1_unit|ee_high[0]~35_cout  = CARRY((\M1_unit|Mult1|auto_generated|w253w [13] & (!\M1_unit|Mult0|auto_generated|w247w [13] & !\M1_unit|ee_high[0]~33_cout )) # (!\M1_unit|Mult1|auto_generated|w253w [13] & ((!\M1_unit|ee_high[0]~33_cout ) # 
// (!\M1_unit|Mult0|auto_generated|w247w [13]))))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [13]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[0]~33_cout ),
	.combout(),
	.cout(\M1_unit|ee_high[0]~35_cout ));
// synopsys translate_off
defparam \M1_unit|ee_high[0]~35 .lut_mask = 16'h0017;
defparam \M1_unit|ee_high[0]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N4
cycloneii_lcell_comb \M1_unit|ee_high[0]~37 (
// Equation(s):
// \M1_unit|ee_high[0]~37_cout  = CARRY((\M1_unit|Mult1|auto_generated|w253w [14] & ((\M1_unit|Mult0|auto_generated|w247w [14]) # (!\M1_unit|ee_high[0]~35_cout ))) # (!\M1_unit|Mult1|auto_generated|w253w [14] & (\M1_unit|Mult0|auto_generated|w247w [14] & 
// !\M1_unit|ee_high[0]~35_cout )))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [14]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[0]~35_cout ),
	.combout(),
	.cout(\M1_unit|ee_high[0]~37_cout ));
// synopsys translate_off
defparam \M1_unit|ee_high[0]~37 .lut_mask = 16'h008E;
defparam \M1_unit|ee_high[0]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N6
cycloneii_lcell_comb \M1_unit|ee_high[0]~39 (
// Equation(s):
// \M1_unit|ee_high[0]~39_cout  = CARRY((\M1_unit|Mult1|auto_generated|w253w [15] & (!\M1_unit|Mult0|auto_generated|w247w [15] & !\M1_unit|ee_high[0]~37_cout )) # (!\M1_unit|Mult1|auto_generated|w253w [15] & ((!\M1_unit|ee_high[0]~37_cout ) # 
// (!\M1_unit|Mult0|auto_generated|w247w [15]))))

	.dataa(\M1_unit|Mult1|auto_generated|w253w [15]),
	.datab(\M1_unit|Mult0|auto_generated|w247w [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[0]~37_cout ),
	.combout(),
	.cout(\M1_unit|ee_high[0]~39_cout ));
// synopsys translate_off
defparam \M1_unit|ee_high[0]~39 .lut_mask = 16'h0017;
defparam \M1_unit|ee_high[0]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N8
cycloneii_lcell_comb \M1_unit|ee_high[0]~40 (
// Equation(s):
// \M1_unit|ee_high[0]~40_combout  = ((\M1_unit|Mult0|auto_generated|w247w [16] $ (\M1_unit|Mult1|auto_generated|w253w [16] $ (!\M1_unit|ee_high[0]~39_cout )))) # (GND)
// \M1_unit|ee_high[0]~41  = CARRY((\M1_unit|Mult0|auto_generated|w247w [16] & ((\M1_unit|Mult1|auto_generated|w253w [16]) # (!\M1_unit|ee_high[0]~39_cout ))) # (!\M1_unit|Mult0|auto_generated|w247w [16] & (\M1_unit|Mult1|auto_generated|w253w [16] & 
// !\M1_unit|ee_high[0]~39_cout )))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [16]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[0]~39_cout ),
	.combout(\M1_unit|ee_high[0]~40_combout ),
	.cout(\M1_unit|ee_high[0]~41 ));
// synopsys translate_off
defparam \M1_unit|ee_high[0]~40 .lut_mask = 16'h698E;
defparam \M1_unit|ee_high[0]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y23_N9
cycloneii_lcell_ff \M1_unit|ee_high[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|ee_high[0]~40_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|ee_high [0]));

// Location: LCCOMB_X36_Y18_N22
cycloneii_lcell_comb \M1_unit|SRAM_write_data[8]~feeder (
// Equation(s):
// \M1_unit|SRAM_write_data[8]~feeder_combout  = \M1_unit|ee_high [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|ee_high [0]),
	.cin(gnd),
	.combout(\M1_unit|SRAM_write_data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|SRAM_write_data[8]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|SRAM_write_data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N23
cycloneii_lcell_ff \M1_unit|SRAM_write_data[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|SRAM_write_data[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|SRAM_write_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_write_data [8]));

// Location: LCCOMB_X34_Y17_N14
cycloneii_lcell_comb \UART_unit|SRAM_write_data[9]~9 (
// Equation(s):
// \UART_unit|SRAM_write_data[9]~9_combout  = (\UART_rx_initialize~regout ) # ((\UART_unit|UART_SRAM_state~11_regout  & (\UART_unit|UART_RX|Empty~regout  & \UART_unit|UART_SRAM_state~12_regout )))

	.dataa(\UART_unit|UART_SRAM_state~11_regout ),
	.datab(\UART_unit|UART_RX|Empty~regout ),
	.datac(\UART_rx_initialize~regout ),
	.datad(\UART_unit|UART_SRAM_state~12_regout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[9]~9 .lut_mask = 16'hF8F0;
defparam \UART_unit|SRAM_write_data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N1
cycloneii_lcell_ff \UART_unit|SRAM_write_data[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[9]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [8]));

// Location: LCCOMB_X36_Y18_N8
cycloneii_lcell_comb \SRAM_write_data[8]~8 (
// Equation(s):
// \SRAM_write_data[8]~8_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & ((\UART_unit|SRAM_write_data [8]))) # (!\Equal5~4_combout  & (\M1_unit|SRAM_write_data [8])))) # (!\Equal5~5_combout  & (\M1_unit|SRAM_write_data [8]))

	.dataa(\Equal5~5_combout ),
	.datab(\M1_unit|SRAM_write_data [8]),
	.datac(\UART_unit|SRAM_write_data [8]),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_write_data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[8]~8 .lut_mask = 16'hE4CC;
defparam \SRAM_write_data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N9
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_write_data[8]~8_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [8]));

// Location: LCCOMB_X41_Y23_N10
cycloneii_lcell_comb \M1_unit|ee_high[1]~42 (
// Equation(s):
// \M1_unit|ee_high[1]~42_combout  = (\M1_unit|Mult0|auto_generated|w247w [17] & ((\M1_unit|Mult1|auto_generated|w253w [17] & (\M1_unit|ee_high[0]~41  & VCC)) # (!\M1_unit|Mult1|auto_generated|w253w [17] & (!\M1_unit|ee_high[0]~41 )))) # 
// (!\M1_unit|Mult0|auto_generated|w247w [17] & ((\M1_unit|Mult1|auto_generated|w253w [17] & (!\M1_unit|ee_high[0]~41 )) # (!\M1_unit|Mult1|auto_generated|w253w [17] & ((\M1_unit|ee_high[0]~41 ) # (GND)))))
// \M1_unit|ee_high[1]~43  = CARRY((\M1_unit|Mult0|auto_generated|w247w [17] & (!\M1_unit|Mult1|auto_generated|w253w [17] & !\M1_unit|ee_high[0]~41 )) # (!\M1_unit|Mult0|auto_generated|w247w [17] & ((!\M1_unit|ee_high[0]~41 ) # 
// (!\M1_unit|Mult1|auto_generated|w253w [17]))))

	.dataa(\M1_unit|Mult0|auto_generated|w247w [17]),
	.datab(\M1_unit|Mult1|auto_generated|w253w [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[0]~41 ),
	.combout(\M1_unit|ee_high[1]~42_combout ),
	.cout(\M1_unit|ee_high[1]~43 ));
// synopsys translate_off
defparam \M1_unit|ee_high[1]~42 .lut_mask = 16'h9617;
defparam \M1_unit|ee_high[1]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y23_N11
cycloneii_lcell_ff \M1_unit|ee_high[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|ee_high[1]~42_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|ee_high [1]));

// Location: LCCOMB_X34_Y18_N28
cycloneii_lcell_comb \M1_unit|SRAM_write_data[9]~feeder (
// Equation(s):
// \M1_unit|SRAM_write_data[9]~feeder_combout  = \M1_unit|ee_high [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|ee_high [1]),
	.cin(gnd),
	.combout(\M1_unit|SRAM_write_data[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|SRAM_write_data[9]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|SRAM_write_data[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N29
cycloneii_lcell_ff \M1_unit|SRAM_write_data[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|SRAM_write_data[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|SRAM_write_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_write_data [9]));

// Location: LCCOMB_X35_Y18_N10
cycloneii_lcell_comb \UART_unit|SRAM_write_data~2 (
// Equation(s):
// \UART_unit|SRAM_write_data~2_combout  = (\UART_unit|UART_RX|RX_data [1] & !\UART_rx_initialize~regout )

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|RX_data [1]),
	.datac(vcc),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~2 .lut_mask = 16'h00CC;
defparam \UART_unit|SRAM_write_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N11
cycloneii_lcell_ff \UART_unit|SRAM_write_data[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[9]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [9]));

// Location: LCCOMB_X34_Y18_N20
cycloneii_lcell_comb \SRAM_write_data[9]~9 (
// Equation(s):
// \SRAM_write_data[9]~9_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & ((\UART_unit|SRAM_write_data [9]))) # (!\Equal5~4_combout  & (\M1_unit|SRAM_write_data [9])))) # (!\Equal5~5_combout  & (\M1_unit|SRAM_write_data [9]))

	.dataa(\Equal5~5_combout ),
	.datab(\M1_unit|SRAM_write_data [9]),
	.datac(\UART_unit|SRAM_write_data [9]),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_write_data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[9]~9 .lut_mask = 16'hE4CC;
defparam \SRAM_write_data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N21
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_write_data[9]~9_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [9]));

// Location: LCFF_X35_Y18_N5
cycloneii_lcell_ff \UART_unit|SRAM_write_data[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[9]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [10]));

// Location: LCCOMB_X41_Y23_N12
cycloneii_lcell_comb \M1_unit|ee_high[2]~44 (
// Equation(s):
// \M1_unit|ee_high[2]~44_combout  = ((\M1_unit|Mult1|auto_generated|op_1~0_combout  $ (\M1_unit|Mult0|auto_generated|op_1~0_combout  $ (!\M1_unit|ee_high[1]~43 )))) # (GND)
// \M1_unit|ee_high[2]~45  = CARRY((\M1_unit|Mult1|auto_generated|op_1~0_combout  & ((\M1_unit|Mult0|auto_generated|op_1~0_combout ) # (!\M1_unit|ee_high[1]~43 ))) # (!\M1_unit|Mult1|auto_generated|op_1~0_combout  & 
// (\M1_unit|Mult0|auto_generated|op_1~0_combout  & !\M1_unit|ee_high[1]~43 )))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~0_combout ),
	.datab(\M1_unit|Mult0|auto_generated|op_1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[1]~43 ),
	.combout(\M1_unit|ee_high[2]~44_combout ),
	.cout(\M1_unit|ee_high[2]~45 ));
// synopsys translate_off
defparam \M1_unit|ee_high[2]~44 .lut_mask = 16'h698E;
defparam \M1_unit|ee_high[2]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y23_N13
cycloneii_lcell_ff \M1_unit|ee_high[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|ee_high[2]~44_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|ee_high [2]));

// Location: LCCOMB_X41_Y23_N24
cycloneii_lcell_comb \M1_unit|SRAM_write_data[10]~feeder (
// Equation(s):
// \M1_unit|SRAM_write_data[10]~feeder_combout  = \M1_unit|ee_high [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|ee_high [2]),
	.cin(gnd),
	.combout(\M1_unit|SRAM_write_data[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|SRAM_write_data[10]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|SRAM_write_data[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N25
cycloneii_lcell_ff \M1_unit|SRAM_write_data[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|SRAM_write_data[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|SRAM_write_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_write_data [10]));

// Location: LCCOMB_X36_Y18_N18
cycloneii_lcell_comb \SRAM_write_data[10]~10 (
// Equation(s):
// \SRAM_write_data[10]~10_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & (\UART_unit|SRAM_write_data [10])) # (!\Equal5~4_combout  & ((\M1_unit|SRAM_write_data [10]))))) # (!\Equal5~5_combout  & (((\M1_unit|SRAM_write_data [10]))))

	.dataa(\Equal5~5_combout ),
	.datab(\UART_unit|SRAM_write_data [10]),
	.datac(\M1_unit|SRAM_write_data [10]),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_write_data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[10]~10 .lut_mask = 16'hD8F0;
defparam \SRAM_write_data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N19
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_write_data[10]~10_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [10]));

// Location: LCCOMB_X41_Y23_N14
cycloneii_lcell_comb \M1_unit|ee_high[3]~46 (
// Equation(s):
// \M1_unit|ee_high[3]~46_combout  = (\M1_unit|Mult1|auto_generated|op_1~2_combout  & ((\M1_unit|Mult0|auto_generated|op_1~2_combout  & (\M1_unit|ee_high[2]~45  & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~2_combout  & (!\M1_unit|ee_high[2]~45 )))) # 
// (!\M1_unit|Mult1|auto_generated|op_1~2_combout  & ((\M1_unit|Mult0|auto_generated|op_1~2_combout  & (!\M1_unit|ee_high[2]~45 )) # (!\M1_unit|Mult0|auto_generated|op_1~2_combout  & ((\M1_unit|ee_high[2]~45 ) # (GND)))))
// \M1_unit|ee_high[3]~47  = CARRY((\M1_unit|Mult1|auto_generated|op_1~2_combout  & (!\M1_unit|Mult0|auto_generated|op_1~2_combout  & !\M1_unit|ee_high[2]~45 )) # (!\M1_unit|Mult1|auto_generated|op_1~2_combout  & ((!\M1_unit|ee_high[2]~45 ) # 
// (!\M1_unit|Mult0|auto_generated|op_1~2_combout ))))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~2_combout ),
	.datab(\M1_unit|Mult0|auto_generated|op_1~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[2]~45 ),
	.combout(\M1_unit|ee_high[3]~46_combout ),
	.cout(\M1_unit|ee_high[3]~47 ));
// synopsys translate_off
defparam \M1_unit|ee_high[3]~46 .lut_mask = 16'h9617;
defparam \M1_unit|ee_high[3]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y23_N15
cycloneii_lcell_ff \M1_unit|ee_high[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|ee_high[3]~46_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|ee_high [3]));

// Location: LCFF_X41_Y23_N27
cycloneii_lcell_ff \M1_unit|SRAM_write_data[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|ee_high [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|SRAM_write_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_write_data [11]));

// Location: LCCOMB_X35_Y17_N20
cycloneii_lcell_comb \UART_unit|UART_RX|RX_data[3]~feeder (
// Equation(s):
// \UART_unit|UART_RX|RX_data[3]~feeder_combout  = \UART_unit|UART_RX|data_buffer [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|data_buffer [3]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RX_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[3]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|UART_RX|RX_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N21
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|RX_data[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data [3]));

// Location: LCCOMB_X35_Y18_N30
cycloneii_lcell_comb \UART_unit|SRAM_write_data~4 (
// Equation(s):
// \UART_unit|SRAM_write_data~4_combout  = (\UART_unit|UART_RX|RX_data [3] & !\UART_rx_initialize~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|RX_data [3]),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~4 .lut_mask = 16'h00F0;
defparam \UART_unit|SRAM_write_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N31
cycloneii_lcell_ff \UART_unit|SRAM_write_data[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[9]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [11]));

// Location: LCCOMB_X36_Y18_N12
cycloneii_lcell_comb \SRAM_write_data[11]~11 (
// Equation(s):
// \SRAM_write_data[11]~11_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & ((\UART_unit|SRAM_write_data [11]))) # (!\Equal5~4_combout  & (\M1_unit|SRAM_write_data [11])))) # (!\Equal5~5_combout  & (\M1_unit|SRAM_write_data [11]))

	.dataa(\Equal5~5_combout ),
	.datab(\M1_unit|SRAM_write_data [11]),
	.datac(\UART_unit|SRAM_write_data [11]),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_write_data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[11]~11 .lut_mask = 16'hE4CC;
defparam \SRAM_write_data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N13
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_write_data[11]~11_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [11]));

// Location: LCCOMB_X41_Y23_N16
cycloneii_lcell_comb \M1_unit|ee_high[4]~48 (
// Equation(s):
// \M1_unit|ee_high[4]~48_combout  = ((\M1_unit|Mult0|auto_generated|op_1~4_combout  $ (\M1_unit|Mult1|auto_generated|op_1~4_combout  $ (!\M1_unit|ee_high[3]~47 )))) # (GND)
// \M1_unit|ee_high[4]~49  = CARRY((\M1_unit|Mult0|auto_generated|op_1~4_combout  & ((\M1_unit|Mult1|auto_generated|op_1~4_combout ) # (!\M1_unit|ee_high[3]~47 ))) # (!\M1_unit|Mult0|auto_generated|op_1~4_combout  & 
// (\M1_unit|Mult1|auto_generated|op_1~4_combout  & !\M1_unit|ee_high[3]~47 )))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~4_combout ),
	.datab(\M1_unit|Mult1|auto_generated|op_1~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[3]~47 ),
	.combout(\M1_unit|ee_high[4]~48_combout ),
	.cout(\M1_unit|ee_high[4]~49 ));
// synopsys translate_off
defparam \M1_unit|ee_high[4]~48 .lut_mask = 16'h698E;
defparam \M1_unit|ee_high[4]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y23_N17
cycloneii_lcell_ff \M1_unit|ee_high[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|ee_high[4]~48_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|ee_high [4]));

// Location: LCFF_X34_Y18_N23
cycloneii_lcell_ff \M1_unit|SRAM_write_data[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|ee_high [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|SRAM_write_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_write_data [12]));

// Location: LCFF_X35_Y18_N9
cycloneii_lcell_ff \UART_unit|SRAM_write_data[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[9]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [12]));

// Location: LCCOMB_X34_Y18_N14
cycloneii_lcell_comb \SRAM_write_data[12]~12 (
// Equation(s):
// \SRAM_write_data[12]~12_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & ((\UART_unit|SRAM_write_data [12]))) # (!\Equal5~4_combout  & (\M1_unit|SRAM_write_data [12])))) # (!\Equal5~5_combout  & (\M1_unit|SRAM_write_data [12]))

	.dataa(\Equal5~5_combout ),
	.datab(\M1_unit|SRAM_write_data [12]),
	.datac(\UART_unit|SRAM_write_data [12]),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_write_data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[12]~12 .lut_mask = 16'hE4CC;
defparam \SRAM_write_data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N15
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_write_data[12]~12_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [12]));

// Location: LCFF_X35_Y18_N27
cycloneii_lcell_ff \UART_unit|SRAM_write_data[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[9]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [13]));

// Location: LCCOMB_X41_Y23_N18
cycloneii_lcell_comb \M1_unit|ee_high[5]~50 (
// Equation(s):
// \M1_unit|ee_high[5]~50_combout  = (\M1_unit|Mult1|auto_generated|op_1~6_combout  & ((\M1_unit|Mult0|auto_generated|op_1~6_combout  & (\M1_unit|ee_high[4]~49  & VCC)) # (!\M1_unit|Mult0|auto_generated|op_1~6_combout  & (!\M1_unit|ee_high[4]~49 )))) # 
// (!\M1_unit|Mult1|auto_generated|op_1~6_combout  & ((\M1_unit|Mult0|auto_generated|op_1~6_combout  & (!\M1_unit|ee_high[4]~49 )) # (!\M1_unit|Mult0|auto_generated|op_1~6_combout  & ((\M1_unit|ee_high[4]~49 ) # (GND)))))
// \M1_unit|ee_high[5]~51  = CARRY((\M1_unit|Mult1|auto_generated|op_1~6_combout  & (!\M1_unit|Mult0|auto_generated|op_1~6_combout  & !\M1_unit|ee_high[4]~49 )) # (!\M1_unit|Mult1|auto_generated|op_1~6_combout  & ((!\M1_unit|ee_high[4]~49 ) # 
// (!\M1_unit|Mult0|auto_generated|op_1~6_combout ))))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~6_combout ),
	.datab(\M1_unit|Mult0|auto_generated|op_1~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[4]~49 ),
	.combout(\M1_unit|ee_high[5]~50_combout ),
	.cout(\M1_unit|ee_high[5]~51 ));
// synopsys translate_off
defparam \M1_unit|ee_high[5]~50 .lut_mask = 16'h9617;
defparam \M1_unit|ee_high[5]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y23_N19
cycloneii_lcell_ff \M1_unit|ee_high[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|ee_high[5]~50_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|ee_high [5]));

// Location: LCCOMB_X41_Y23_N28
cycloneii_lcell_comb \M1_unit|SRAM_write_data[13]~feeder (
// Equation(s):
// \M1_unit|SRAM_write_data[13]~feeder_combout  = \M1_unit|ee_high [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|ee_high [5]),
	.cin(gnd),
	.combout(\M1_unit|SRAM_write_data[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|SRAM_write_data[13]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|SRAM_write_data[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N29
cycloneii_lcell_ff \M1_unit|SRAM_write_data[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|SRAM_write_data[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|SRAM_write_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_write_data [13]));

// Location: LCCOMB_X34_Y15_N6
cycloneii_lcell_comb \SRAM_write_data[13]~13 (
// Equation(s):
// \SRAM_write_data[13]~13_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & (\UART_unit|SRAM_write_data [13])) # (!\Equal5~4_combout  & ((\M1_unit|SRAM_write_data [13]))))) # (!\Equal5~5_combout  & (((\M1_unit|SRAM_write_data [13]))))

	.dataa(\Equal5~5_combout ),
	.datab(\UART_unit|SRAM_write_data [13]),
	.datac(\M1_unit|SRAM_write_data [13]),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_write_data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[13]~13 .lut_mask = 16'hD8F0;
defparam \SRAM_write_data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y15_N7
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_write_data[13]~13_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [13]));

// Location: LCCOMB_X35_Y18_N28
cycloneii_lcell_comb \UART_unit|SRAM_write_data[14]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[14]~feeder_combout  = \UART_unit|SRAM_write_data~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data~7_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[14]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N29
cycloneii_lcell_ff \UART_unit|SRAM_write_data[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[9]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [14]));

// Location: LCCOMB_X41_Y23_N20
cycloneii_lcell_comb \M1_unit|ee_high[6]~52 (
// Equation(s):
// \M1_unit|ee_high[6]~52_combout  = ((\M1_unit|Mult1|auto_generated|op_1~8_combout  $ (\M1_unit|Mult0|auto_generated|op_1~8_combout  $ (!\M1_unit|ee_high[5]~51 )))) # (GND)
// \M1_unit|ee_high[6]~53  = CARRY((\M1_unit|Mult1|auto_generated|op_1~8_combout  & ((\M1_unit|Mult0|auto_generated|op_1~8_combout ) # (!\M1_unit|ee_high[5]~51 ))) # (!\M1_unit|Mult1|auto_generated|op_1~8_combout  & 
// (\M1_unit|Mult0|auto_generated|op_1~8_combout  & !\M1_unit|ee_high[5]~51 )))

	.dataa(\M1_unit|Mult1|auto_generated|op_1~8_combout ),
	.datab(\M1_unit|Mult0|auto_generated|op_1~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|ee_high[5]~51 ),
	.combout(\M1_unit|ee_high[6]~52_combout ),
	.cout(\M1_unit|ee_high[6]~53 ));
// synopsys translate_off
defparam \M1_unit|ee_high[6]~52 .lut_mask = 16'h698E;
defparam \M1_unit|ee_high[6]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y23_N21
cycloneii_lcell_ff \M1_unit|ee_high[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|ee_high[6]~52_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|ee_high [6]));

// Location: LCFF_X36_Y18_N17
cycloneii_lcell_ff \M1_unit|SRAM_write_data[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\M1_unit|ee_high [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\M1_unit|SRAM_write_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_write_data [14]));

// Location: LCCOMB_X36_Y18_N6
cycloneii_lcell_comb \SRAM_write_data[14]~14 (
// Equation(s):
// \SRAM_write_data[14]~14_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & (\UART_unit|SRAM_write_data [14])) # (!\Equal5~4_combout  & ((\M1_unit|SRAM_write_data [14]))))) # (!\Equal5~5_combout  & (((\M1_unit|SRAM_write_data [14]))))

	.dataa(\Equal5~5_combout ),
	.datab(\UART_unit|SRAM_write_data [14]),
	.datac(\M1_unit|SRAM_write_data [14]),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_write_data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[14]~14 .lut_mask = 16'hD8F0;
defparam \SRAM_write_data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N7
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_write_data[14]~14_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [14]));

// Location: LCCOMB_X35_Y18_N22
cycloneii_lcell_comb \UART_unit|SRAM_write_data[15]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[15]~feeder_combout  = \UART_unit|SRAM_write_data~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data~8_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[15]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N23
cycloneii_lcell_ff \UART_unit|SRAM_write_data[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[9]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [15]));

// Location: LCCOMB_X41_Y23_N22
cycloneii_lcell_comb \M1_unit|ee_high[7]~54 (
// Equation(s):
// \M1_unit|ee_high[7]~54_combout  = \M1_unit|Mult0|auto_generated|op_1~10_combout  $ (\M1_unit|ee_high[6]~53  $ (\M1_unit|Mult1|auto_generated|op_1~10_combout ))

	.dataa(\M1_unit|Mult0|auto_generated|op_1~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|Mult1|auto_generated|op_1~10_combout ),
	.cin(\M1_unit|ee_high[6]~53 ),
	.combout(\M1_unit|ee_high[7]~54_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|ee_high[7]~54 .lut_mask = 16'hA55A;
defparam \M1_unit|ee_high[7]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y23_N23
cycloneii_lcell_ff \M1_unit|ee_high[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|ee_high[7]~54_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|ee_high [7]));

// Location: LCCOMB_X41_Y23_N30
cycloneii_lcell_comb \M1_unit|SRAM_write_data[15]~feeder (
// Equation(s):
// \M1_unit|SRAM_write_data[15]~feeder_combout  = \M1_unit|ee_high [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\M1_unit|ee_high [7]),
	.cin(gnd),
	.combout(\M1_unit|SRAM_write_data[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|SRAM_write_data[15]~feeder .lut_mask = 16'hFF00;
defparam \M1_unit|SRAM_write_data[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N31
cycloneii_lcell_ff \M1_unit|SRAM_write_data[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|SRAM_write_data[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|SRAM_write_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_write_data [15]));

// Location: LCCOMB_X36_Y18_N24
cycloneii_lcell_comb \SRAM_write_data[15]~15 (
// Equation(s):
// \SRAM_write_data[15]~15_combout  = (\Equal5~4_combout  & ((\Equal5~5_combout  & (\UART_unit|SRAM_write_data [15])) # (!\Equal5~5_combout  & ((\M1_unit|SRAM_write_data [15]))))) # (!\Equal5~4_combout  & (((\M1_unit|SRAM_write_data [15]))))

	.dataa(\Equal5~4_combout ),
	.datab(\UART_unit|SRAM_write_data [15]),
	.datac(\Equal5~5_combout ),
	.datad(\M1_unit|SRAM_write_data [15]),
	.cin(gnd),
	.combout(\SRAM_write_data[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_write_data[15]~15 .lut_mask = 16'hDF80;
defparam \SRAM_write_data[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N25
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_write_data[15]~15_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [15]));

// Location: LCCOMB_X33_Y22_N14
cycloneii_lcell_comb \M1_unit|U_sram_address[0]~18 (
// Equation(s):
// \M1_unit|U_sram_address[0]~18_combout  = \M1_unit|U_sram_address [0] $ (VCC)
// \M1_unit|U_sram_address[0]~19  = CARRY(\M1_unit|U_sram_address [0])

	.dataa(vcc),
	.datab(\M1_unit|U_sram_address [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|U_sram_address[0]~18_combout ),
	.cout(\M1_unit|U_sram_address[0]~19 ));
// synopsys translate_off
defparam \M1_unit|U_sram_address[0]~18 .lut_mask = 16'h33CC;
defparam \M1_unit|U_sram_address[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneii_lcell_comb \M1_unit|WideOr16~2 (
// Equation(s):
// \M1_unit|WideOr16~2_combout  = (\M1_unit|M1_state [0] & (!\M1_unit|M1_state [3] & (\M1_unit|M1_state [1] $ (\M1_unit|M1_state [2]))))

	.dataa(\M1_unit|M1_state [0]),
	.datab(\M1_unit|M1_state [1]),
	.datac(\M1_unit|M1_state [2]),
	.datad(\M1_unit|M1_state [3]),
	.cin(gnd),
	.combout(\M1_unit|WideOr16~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr16~2 .lut_mask = 16'h0028;
defparam \M1_unit|WideOr16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneii_lcell_comb \M1_unit|WideOr16~3 (
// Equation(s):
// \M1_unit|WideOr16~3_combout  = (\M1_unit|WideOr16~2_combout ) # ((\M1_unit|M1_state [4] & ((\M1_unit|M1_state [2]) # (\M1_unit|M1_state [3]))))

	.dataa(\M1_unit|M1_state [2]),
	.datab(\M1_unit|M1_state [4]),
	.datac(\M1_unit|WideOr16~2_combout ),
	.datad(\M1_unit|M1_state [3]),
	.cin(gnd),
	.combout(\M1_unit|WideOr16~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr16~3 .lut_mask = 16'hFCF8;
defparam \M1_unit|WideOr16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N15
cycloneii_lcell_ff \M1_unit|U_sram_address[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_sram_address[0]~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_sram_address [0]));

// Location: LCCOMB_X33_Y22_N16
cycloneii_lcell_comb \M1_unit|U_sram_address[1]~20 (
// Equation(s):
// \M1_unit|U_sram_address[1]~20_combout  = (\M1_unit|U_sram_address [1] & (!\M1_unit|U_sram_address[0]~19 )) # (!\M1_unit|U_sram_address [1] & ((\M1_unit|U_sram_address[0]~19 ) # (GND)))
// \M1_unit|U_sram_address[1]~21  = CARRY((!\M1_unit|U_sram_address[0]~19 ) # (!\M1_unit|U_sram_address [1]))

	.dataa(\M1_unit|U_sram_address [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|U_sram_address[0]~19 ),
	.combout(\M1_unit|U_sram_address[1]~20_combout ),
	.cout(\M1_unit|U_sram_address[1]~21 ));
// synopsys translate_off
defparam \M1_unit|U_sram_address[1]~20 .lut_mask = 16'h5A5F;
defparam \M1_unit|U_sram_address[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N18
cycloneii_lcell_comb \M1_unit|U_sram_address[2]~22 (
// Equation(s):
// \M1_unit|U_sram_address[2]~22_combout  = (\M1_unit|U_sram_address [2] & (\M1_unit|U_sram_address[1]~21  $ (GND))) # (!\M1_unit|U_sram_address [2] & (!\M1_unit|U_sram_address[1]~21  & VCC))
// \M1_unit|U_sram_address[2]~23  = CARRY((\M1_unit|U_sram_address [2] & !\M1_unit|U_sram_address[1]~21 ))

	.dataa(vcc),
	.datab(\M1_unit|U_sram_address [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|U_sram_address[1]~21 ),
	.combout(\M1_unit|U_sram_address[2]~22_combout ),
	.cout(\M1_unit|U_sram_address[2]~23 ));
// synopsys translate_off
defparam \M1_unit|U_sram_address[2]~22 .lut_mask = 16'hC30C;
defparam \M1_unit|U_sram_address[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y22_N19
cycloneii_lcell_ff \M1_unit|U_sram_address[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_sram_address[2]~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_sram_address [2]));

// Location: LCCOMB_X33_Y22_N20
cycloneii_lcell_comb \M1_unit|U_sram_address[3]~24 (
// Equation(s):
// \M1_unit|U_sram_address[3]~24_combout  = (\M1_unit|U_sram_address [3] & (!\M1_unit|U_sram_address[2]~23 )) # (!\M1_unit|U_sram_address [3] & ((\M1_unit|U_sram_address[2]~23 ) # (GND)))
// \M1_unit|U_sram_address[3]~25  = CARRY((!\M1_unit|U_sram_address[2]~23 ) # (!\M1_unit|U_sram_address [3]))

	.dataa(\M1_unit|U_sram_address [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|U_sram_address[2]~23 ),
	.combout(\M1_unit|U_sram_address[3]~24_combout ),
	.cout(\M1_unit|U_sram_address[3]~25 ));
// synopsys translate_off
defparam \M1_unit|U_sram_address[3]~24 .lut_mask = 16'h5A5F;
defparam \M1_unit|U_sram_address[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N22
cycloneii_lcell_comb \M1_unit|U_sram_address[4]~26 (
// Equation(s):
// \M1_unit|U_sram_address[4]~26_combout  = (\M1_unit|U_sram_address [4] & (\M1_unit|U_sram_address[3]~25  $ (GND))) # (!\M1_unit|U_sram_address [4] & (!\M1_unit|U_sram_address[3]~25  & VCC))
// \M1_unit|U_sram_address[4]~27  = CARRY((\M1_unit|U_sram_address [4] & !\M1_unit|U_sram_address[3]~25 ))

	.dataa(vcc),
	.datab(\M1_unit|U_sram_address [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|U_sram_address[3]~25 ),
	.combout(\M1_unit|U_sram_address[4]~26_combout ),
	.cout(\M1_unit|U_sram_address[4]~27 ));
// synopsys translate_off
defparam \M1_unit|U_sram_address[4]~26 .lut_mask = 16'hC30C;
defparam \M1_unit|U_sram_address[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y22_N23
cycloneii_lcell_ff \M1_unit|U_sram_address[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_sram_address[4]~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_sram_address [4]));

// Location: LCCOMB_X33_Y22_N26
cycloneii_lcell_comb \M1_unit|U_sram_address[6]~30 (
// Equation(s):
// \M1_unit|U_sram_address[6]~30_combout  = (\M1_unit|U_sram_address [6] & (\M1_unit|U_sram_address[5]~29  $ (GND))) # (!\M1_unit|U_sram_address [6] & (!\M1_unit|U_sram_address[5]~29  & VCC))
// \M1_unit|U_sram_address[6]~31  = CARRY((\M1_unit|U_sram_address [6] & !\M1_unit|U_sram_address[5]~29 ))

	.dataa(vcc),
	.datab(\M1_unit|U_sram_address [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|U_sram_address[5]~29 ),
	.combout(\M1_unit|U_sram_address[6]~30_combout ),
	.cout(\M1_unit|U_sram_address[6]~31 ));
// synopsys translate_off
defparam \M1_unit|U_sram_address[6]~30 .lut_mask = 16'hC30C;
defparam \M1_unit|U_sram_address[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y22_N27
cycloneii_lcell_ff \M1_unit|U_sram_address[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_sram_address[6]~30_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_sram_address [6]));

// Location: LCCOMB_X34_Y22_N2
cycloneii_lcell_comb \M1_unit|write_address[0]~53 (
// Equation(s):
// \M1_unit|write_address[0]~53_combout  = \M1_unit|write_address [0] $ (((\M1_unit|Equal8~4_combout  & (!\M1_unit|M1_state [1] & \M1_unit|M1_state [0]))))

	.dataa(\M1_unit|Equal8~4_combout ),
	.datab(\M1_unit|M1_state [1]),
	.datac(\M1_unit|write_address [0]),
	.datad(\M1_unit|M1_state [0]),
	.cin(gnd),
	.combout(\M1_unit|write_address[0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|write_address[0]~53 .lut_mask = 16'hD2F0;
defparam \M1_unit|write_address[0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N3
cycloneii_lcell_ff \M1_unit|write_address[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|write_address[0]~53_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|write_address [0]));

// Location: LCCOMB_X34_Y22_N16
cycloneii_lcell_comb \M1_unit|write_address[1]~19 (
// Equation(s):
// \M1_unit|write_address[1]~19_combout  = (\M1_unit|write_address [1] & (\M1_unit|write_address [0] $ (VCC))) # (!\M1_unit|write_address [1] & (\M1_unit|write_address [0] & VCC))
// \M1_unit|write_address[1]~20  = CARRY((\M1_unit|write_address [1] & \M1_unit|write_address [0]))

	.dataa(\M1_unit|write_address [1]),
	.datab(\M1_unit|write_address [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|write_address[1]~19_combout ),
	.cout(\M1_unit|write_address[1]~20 ));
// synopsys translate_off
defparam \M1_unit|write_address[1]~19 .lut_mask = 16'h6688;
defparam \M1_unit|write_address[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneii_lcell_comb \M1_unit|write_address[2]~21 (
// Equation(s):
// \M1_unit|write_address[2]~21_combout  = (\M1_unit|write_address [2] & (!\M1_unit|write_address[1]~20 )) # (!\M1_unit|write_address [2] & ((\M1_unit|write_address[1]~20 ) # (GND)))
// \M1_unit|write_address[2]~22  = CARRY((!\M1_unit|write_address[1]~20 ) # (!\M1_unit|write_address [2]))

	.dataa(vcc),
	.datab(\M1_unit|write_address [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|write_address[1]~20 ),
	.combout(\M1_unit|write_address[2]~21_combout ),
	.cout(\M1_unit|write_address[2]~22 ));
// synopsys translate_off
defparam \M1_unit|write_address[2]~21 .lut_mask = 16'h3C3F;
defparam \M1_unit|write_address[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cycloneii_lcell_comb \M1_unit|Equal9~4 (
// Equation(s):
// \M1_unit|Equal9~4_combout  = (\M1_unit|M1_state [0] & (\M1_unit|Equal8~4_combout  & !\M1_unit|M1_state [1]))

	.dataa(\M1_unit|M1_state [0]),
	.datab(vcc),
	.datac(\M1_unit|Equal8~4_combout ),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|Equal9~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Equal9~4 .lut_mask = 16'h00A0;
defparam \M1_unit|Equal9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N19
cycloneii_lcell_ff \M1_unit|write_address[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|write_address[2]~21_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal9~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|write_address [2]));

// Location: LCCOMB_X34_Y22_N20
cycloneii_lcell_comb \M1_unit|write_address[3]~23 (
// Equation(s):
// \M1_unit|write_address[3]~23_combout  = (\M1_unit|write_address [3] & (\M1_unit|write_address[2]~22  $ (GND))) # (!\M1_unit|write_address [3] & (!\M1_unit|write_address[2]~22  & VCC))
// \M1_unit|write_address[3]~24  = CARRY((\M1_unit|write_address [3] & !\M1_unit|write_address[2]~22 ))

	.dataa(\M1_unit|write_address [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|write_address[2]~22 ),
	.combout(\M1_unit|write_address[3]~23_combout ),
	.cout(\M1_unit|write_address[3]~24 ));
// synopsys translate_off
defparam \M1_unit|write_address[3]~23 .lut_mask = 16'hA50A;
defparam \M1_unit|write_address[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cycloneii_lcell_comb \M1_unit|write_address[4]~25 (
// Equation(s):
// \M1_unit|write_address[4]~25_combout  = (\M1_unit|write_address [4] & (!\M1_unit|write_address[3]~24 )) # (!\M1_unit|write_address [4] & ((\M1_unit|write_address[3]~24 ) # (GND)))
// \M1_unit|write_address[4]~26  = CARRY((!\M1_unit|write_address[3]~24 ) # (!\M1_unit|write_address [4]))

	.dataa(vcc),
	.datab(\M1_unit|write_address [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|write_address[3]~24 ),
	.combout(\M1_unit|write_address[4]~25_combout ),
	.cout(\M1_unit|write_address[4]~26 ));
// synopsys translate_off
defparam \M1_unit|write_address[4]~25 .lut_mask = 16'h3C3F;
defparam \M1_unit|write_address[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y22_N23
cycloneii_lcell_ff \M1_unit|write_address[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|write_address[4]~25_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal9~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|write_address [4]));

// Location: LCCOMB_X34_Y22_N26
cycloneii_lcell_comb \M1_unit|write_address[6]~29 (
// Equation(s):
// \M1_unit|write_address[6]~29_combout  = (\M1_unit|write_address [6] & (!\M1_unit|write_address[5]~28 )) # (!\M1_unit|write_address [6] & ((\M1_unit|write_address[5]~28 ) # (GND)))
// \M1_unit|write_address[6]~30  = CARRY((!\M1_unit|write_address[5]~28 ) # (!\M1_unit|write_address [6]))

	.dataa(vcc),
	.datab(\M1_unit|write_address [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|write_address[5]~28 ),
	.combout(\M1_unit|write_address[6]~29_combout ),
	.cout(\M1_unit|write_address[6]~30 ));
// synopsys translate_off
defparam \M1_unit|write_address[6]~29 .lut_mask = 16'h3C3F;
defparam \M1_unit|write_address[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y22_N27
cycloneii_lcell_ff \M1_unit|write_address[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|write_address[6]~29_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal9~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|write_address [6]));

// Location: LCCOMB_X33_Y24_N14
cycloneii_lcell_comb \M1_unit|Y_sram_address[0]~18 (
// Equation(s):
// \M1_unit|Y_sram_address[0]~18_combout  = \M1_unit|Y_sram_address [0] $ (VCC)
// \M1_unit|Y_sram_address[0]~19  = CARRY(\M1_unit|Y_sram_address [0])

	.dataa(vcc),
	.datab(\M1_unit|Y_sram_address [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|Y_sram_address[0]~18_combout ),
	.cout(\M1_unit|Y_sram_address[0]~19 ));
// synopsys translate_off
defparam \M1_unit|Y_sram_address[0]~18 .lut_mask = 16'h33CC;
defparam \M1_unit|Y_sram_address[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N30
cycloneii_lcell_comb \M1_unit|WideOr13~0 (
// Equation(s):
// \M1_unit|WideOr13~0_combout  = (\M1_unit|M1_state [4] $ (\M1_unit|M1_state [1])) # (!\M1_unit|M1_state [0])

	.dataa(\M1_unit|M1_state [0]),
	.datab(\M1_unit|M1_state [4]),
	.datac(\M1_unit|M1_state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr13~0 .lut_mask = 16'h7D7D;
defparam \M1_unit|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N8
cycloneii_lcell_comb \M1_unit|WideOr13~1 (
// Equation(s):
// \M1_unit|WideOr13~1_combout  = (\M1_unit|M1_state [3] & (((!\M1_unit|M1_state [2]) # (!\M1_unit|M1_state [1])) # (!\M1_unit|M1_state [0]))) # (!\M1_unit|M1_state [3] & (((\M1_unit|M1_state [2]))))

	.dataa(\M1_unit|M1_state [0]),
	.datab(\M1_unit|M1_state [1]),
	.datac(\M1_unit|M1_state [3]),
	.datad(\M1_unit|M1_state [2]),
	.cin(gnd),
	.combout(\M1_unit|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr13~1 .lut_mask = 16'h7FF0;
defparam \M1_unit|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N2
cycloneii_lcell_comb \M1_unit|WideOr13~2 (
// Equation(s):
// \M1_unit|WideOr13~2_combout  = (\Equal5~6_combout  & (!\M1_unit|WideOr13~0_combout  & ((\M1_unit|M1_state [4]) # (!\M1_unit|WideOr13~1_combout )))) # (!\Equal5~6_combout  & (((\M1_unit|M1_state [4]) # (!\M1_unit|WideOr13~1_combout ))))

	.dataa(\Equal5~6_combout ),
	.datab(\M1_unit|WideOr13~0_combout ),
	.datac(\M1_unit|WideOr13~1_combout ),
	.datad(\M1_unit|M1_state [4]),
	.cin(gnd),
	.combout(\M1_unit|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr13~2 .lut_mask = 16'h7707;
defparam \M1_unit|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N15
cycloneii_lcell_ff \M1_unit|Y_sram_address[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_sram_address[0]~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_sram_address [0]));

// Location: LCCOMB_X33_Y24_N18
cycloneii_lcell_comb \M1_unit|Y_sram_address[2]~22 (
// Equation(s):
// \M1_unit|Y_sram_address[2]~22_combout  = (\M1_unit|Y_sram_address [2] & (\M1_unit|Y_sram_address[1]~21  $ (GND))) # (!\M1_unit|Y_sram_address [2] & (!\M1_unit|Y_sram_address[1]~21  & VCC))
// \M1_unit|Y_sram_address[2]~23  = CARRY((\M1_unit|Y_sram_address [2] & !\M1_unit|Y_sram_address[1]~21 ))

	.dataa(vcc),
	.datab(\M1_unit|Y_sram_address [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Y_sram_address[1]~21 ),
	.combout(\M1_unit|Y_sram_address[2]~22_combout ),
	.cout(\M1_unit|Y_sram_address[2]~23 ));
// synopsys translate_off
defparam \M1_unit|Y_sram_address[2]~22 .lut_mask = 16'hC30C;
defparam \M1_unit|Y_sram_address[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y24_N19
cycloneii_lcell_ff \M1_unit|Y_sram_address[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_sram_address[2]~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_sram_address [2]));

// Location: LCCOMB_X33_Y24_N20
cycloneii_lcell_comb \M1_unit|Y_sram_address[3]~24 (
// Equation(s):
// \M1_unit|Y_sram_address[3]~24_combout  = (\M1_unit|Y_sram_address [3] & (!\M1_unit|Y_sram_address[2]~23 )) # (!\M1_unit|Y_sram_address [3] & ((\M1_unit|Y_sram_address[2]~23 ) # (GND)))
// \M1_unit|Y_sram_address[3]~25  = CARRY((!\M1_unit|Y_sram_address[2]~23 ) # (!\M1_unit|Y_sram_address [3]))

	.dataa(\M1_unit|Y_sram_address [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Y_sram_address[2]~23 ),
	.combout(\M1_unit|Y_sram_address[3]~24_combout ),
	.cout(\M1_unit|Y_sram_address[3]~25 ));
// synopsys translate_off
defparam \M1_unit|Y_sram_address[3]~24 .lut_mask = 16'h5A5F;
defparam \M1_unit|Y_sram_address[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N22
cycloneii_lcell_comb \M1_unit|Y_sram_address[4]~26 (
// Equation(s):
// \M1_unit|Y_sram_address[4]~26_combout  = (\M1_unit|Y_sram_address [4] & (\M1_unit|Y_sram_address[3]~25  $ (GND))) # (!\M1_unit|Y_sram_address [4] & (!\M1_unit|Y_sram_address[3]~25  & VCC))
// \M1_unit|Y_sram_address[4]~27  = CARRY((\M1_unit|Y_sram_address [4] & !\M1_unit|Y_sram_address[3]~25 ))

	.dataa(vcc),
	.datab(\M1_unit|Y_sram_address [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Y_sram_address[3]~25 ),
	.combout(\M1_unit|Y_sram_address[4]~26_combout ),
	.cout(\M1_unit|Y_sram_address[4]~27 ));
// synopsys translate_off
defparam \M1_unit|Y_sram_address[4]~26 .lut_mask = 16'hC30C;
defparam \M1_unit|Y_sram_address[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y24_N23
cycloneii_lcell_ff \M1_unit|Y_sram_address[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_sram_address[4]~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_sram_address [4]));

// Location: LCCOMB_X33_Y24_N26
cycloneii_lcell_comb \M1_unit|Y_sram_address[6]~30 (
// Equation(s):
// \M1_unit|Y_sram_address[6]~30_combout  = (\M1_unit|Y_sram_address [6] & (\M1_unit|Y_sram_address[5]~29  $ (GND))) # (!\M1_unit|Y_sram_address [6] & (!\M1_unit|Y_sram_address[5]~29  & VCC))
// \M1_unit|Y_sram_address[6]~31  = CARRY((\M1_unit|Y_sram_address [6] & !\M1_unit|Y_sram_address[5]~29 ))

	.dataa(vcc),
	.datab(\M1_unit|Y_sram_address [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Y_sram_address[5]~29 ),
	.combout(\M1_unit|Y_sram_address[6]~30_combout ),
	.cout(\M1_unit|Y_sram_address[6]~31 ));
// synopsys translate_off
defparam \M1_unit|Y_sram_address[6]~30 .lut_mask = 16'hC30C;
defparam \M1_unit|Y_sram_address[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y24_N27
cycloneii_lcell_ff \M1_unit|Y_sram_address[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_sram_address[6]~30_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_sram_address [6]));

// Location: LCCOMB_X38_Y18_N4
cycloneii_lcell_comb \M1_unit|SRAM_address[16]~2 (
// Equation(s):
// \M1_unit|SRAM_address[16]~2_combout  = ((\M1_unit|M1_state [1] & ((!\Equal5~5_combout ))) # (!\M1_unit|M1_state [1] & (!\M1_unit|Equal4~4_combout ))) # (!\M1_unit|M1_state [0])

	.dataa(\M1_unit|Equal4~4_combout ),
	.datab(\Equal5~5_combout ),
	.datac(\M1_unit|M1_state [0]),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|SRAM_address[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|SRAM_address[16]~2 .lut_mask = 16'h3F5F;
defparam \M1_unit|SRAM_address[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneii_lcell_comb \M1_unit|SRAM_address[16]~3 (
// Equation(s):
// \M1_unit|SRAM_address[16]~3_combout  = (\M1_unit|Equal9~4_combout ) # ((\M1_unit|SRAM_address[16]~2_combout  & ((\M1_unit|Equal17~4_combout ) # (!\M1_unit|Selector6~0_combout ))))

	.dataa(\M1_unit|Equal17~4_combout ),
	.datab(\M1_unit|Equal9~4_combout ),
	.datac(\M1_unit|SRAM_address[16]~2_combout ),
	.datad(\M1_unit|Selector6~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|SRAM_address[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|SRAM_address[16]~3 .lut_mask = 16'hECFC;
defparam \M1_unit|SRAM_address[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cycloneii_lcell_comb \M1_unit|V_sram_address[0]~18 (
// Equation(s):
// \M1_unit|V_sram_address[0]~18_combout  = \M1_unit|V_sram_address [0] $ (VCC)
// \M1_unit|V_sram_address[0]~19  = CARRY(\M1_unit|V_sram_address [0])

	.dataa(vcc),
	.datab(\M1_unit|V_sram_address [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\M1_unit|V_sram_address[0]~18_combout ),
	.cout(\M1_unit|V_sram_address[0]~19 ));
// synopsys translate_off
defparam \M1_unit|V_sram_address[0]~18 .lut_mask = 16'h33CC;
defparam \M1_unit|V_sram_address[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N18
cycloneii_lcell_comb \M1_unit|WideOr15~0 (
// Equation(s):
// \M1_unit|WideOr15~0_combout  = (!\M1_unit|M1_state [3] & (!\M1_unit|M1_state [4] & (\M1_unit|M1_state [1] $ (\M1_unit|M1_state [2]))))

	.dataa(\M1_unit|M1_state [1]),
	.datab(\M1_unit|M1_state [2]),
	.datac(\M1_unit|M1_state [3]),
	.datad(\M1_unit|M1_state [4]),
	.cin(gnd),
	.combout(\M1_unit|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr15~0 .lut_mask = 16'h0006;
defparam \M1_unit|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N28
cycloneii_lcell_comb \M1_unit|WideOr15~1 (
// Equation(s):
// \M1_unit|WideOr15~1_combout  = (\M1_unit|M1_state [0] & (((\M1_unit|M1_state [4])))) # (!\M1_unit|M1_state [0] & ((\M1_unit|WideOr15~0_combout ) # ((!\Equal5~6_combout  & \M1_unit|M1_state [4]))))

	.dataa(\Equal5~6_combout ),
	.datab(\M1_unit|M1_state [4]),
	.datac(\M1_unit|M1_state [0]),
	.datad(\M1_unit|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|WideOr15~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr15~1 .lut_mask = 16'hCFC4;
defparam \M1_unit|WideOr15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N15
cycloneii_lcell_ff \M1_unit|V_sram_address[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_sram_address[0]~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_sram_address [0]));

// Location: LCCOMB_X34_Y24_N18
cycloneii_lcell_comb \M1_unit|V_sram_address[2]~22 (
// Equation(s):
// \M1_unit|V_sram_address[2]~22_combout  = (\M1_unit|V_sram_address [2] & (\M1_unit|V_sram_address[1]~21  $ (GND))) # (!\M1_unit|V_sram_address [2] & (!\M1_unit|V_sram_address[1]~21  & VCC))
// \M1_unit|V_sram_address[2]~23  = CARRY((\M1_unit|V_sram_address [2] & !\M1_unit|V_sram_address[1]~21 ))

	.dataa(vcc),
	.datab(\M1_unit|V_sram_address [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_sram_address[1]~21 ),
	.combout(\M1_unit|V_sram_address[2]~22_combout ),
	.cout(\M1_unit|V_sram_address[2]~23 ));
// synopsys translate_off
defparam \M1_unit|V_sram_address[2]~22 .lut_mask = 16'hC30C;
defparam \M1_unit|V_sram_address[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y24_N19
cycloneii_lcell_ff \M1_unit|V_sram_address[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_sram_address[2]~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_sram_address [2]));

// Location: LCCOMB_X34_Y24_N22
cycloneii_lcell_comb \M1_unit|V_sram_address[4]~26 (
// Equation(s):
// \M1_unit|V_sram_address[4]~26_combout  = (\M1_unit|V_sram_address [4] & (\M1_unit|V_sram_address[3]~25  $ (GND))) # (!\M1_unit|V_sram_address [4] & (!\M1_unit|V_sram_address[3]~25  & VCC))
// \M1_unit|V_sram_address[4]~27  = CARRY((\M1_unit|V_sram_address [4] & !\M1_unit|V_sram_address[3]~25 ))

	.dataa(vcc),
	.datab(\M1_unit|V_sram_address [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_sram_address[3]~25 ),
	.combout(\M1_unit|V_sram_address[4]~26_combout ),
	.cout(\M1_unit|V_sram_address[4]~27 ));
// synopsys translate_off
defparam \M1_unit|V_sram_address[4]~26 .lut_mask = 16'hC30C;
defparam \M1_unit|V_sram_address[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y24_N23
cycloneii_lcell_ff \M1_unit|V_sram_address[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_sram_address[4]~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_sram_address [4]));

// Location: LCCOMB_X34_Y24_N26
cycloneii_lcell_comb \M1_unit|V_sram_address[6]~30 (
// Equation(s):
// \M1_unit|V_sram_address[6]~30_combout  = (\M1_unit|V_sram_address [6] & (\M1_unit|V_sram_address[5]~29  $ (GND))) # (!\M1_unit|V_sram_address [6] & (!\M1_unit|V_sram_address[5]~29  & VCC))
// \M1_unit|V_sram_address[6]~31  = CARRY((\M1_unit|V_sram_address [6] & !\M1_unit|V_sram_address[5]~29 ))

	.dataa(vcc),
	.datab(\M1_unit|V_sram_address [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_sram_address[5]~29 ),
	.combout(\M1_unit|V_sram_address[6]~30_combout ),
	.cout(\M1_unit|V_sram_address[6]~31 ));
// synopsys translate_off
defparam \M1_unit|V_sram_address[6]~30 .lut_mask = 16'hC30C;
defparam \M1_unit|V_sram_address[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y24_N27
cycloneii_lcell_ff \M1_unit|V_sram_address[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_sram_address[6]~30_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_sram_address [6]));

// Location: LCCOMB_X33_Y24_N10
cycloneii_lcell_comb \M1_unit|Selector18~0 (
// Equation(s):
// \M1_unit|Selector18~0_combout  = (\M1_unit|SRAM_address[16]~4_combout  & (((\M1_unit|SRAM_address[16]~3_combout )))) # (!\M1_unit|SRAM_address[16]~4_combout  & ((\M1_unit|SRAM_address[16]~3_combout  & ((\M1_unit|V_sram_address [6]))) # 
// (!\M1_unit|SRAM_address[16]~3_combout  & (\M1_unit|Y_sram_address [6]))))

	.dataa(\M1_unit|SRAM_address[16]~4_combout ),
	.datab(\M1_unit|Y_sram_address [6]),
	.datac(\M1_unit|SRAM_address[16]~3_combout ),
	.datad(\M1_unit|V_sram_address [6]),
	.cin(gnd),
	.combout(\M1_unit|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector18~0 .lut_mask = 16'hF4A4;
defparam \M1_unit|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N10
cycloneii_lcell_comb \M1_unit|Selector18~1 (
// Equation(s):
// \M1_unit|Selector18~1_combout  = (\M1_unit|SRAM_address[16]~4_combout  & ((\M1_unit|Selector18~0_combout  & ((\M1_unit|write_address [6]))) # (!\M1_unit|Selector18~0_combout  & (\M1_unit|U_sram_address [6])))) # (!\M1_unit|SRAM_address[16]~4_combout  & 
// (((\M1_unit|Selector18~0_combout ))))

	.dataa(\M1_unit|SRAM_address[16]~4_combout ),
	.datab(\M1_unit|U_sram_address [6]),
	.datac(\M1_unit|write_address [6]),
	.datad(\M1_unit|Selector18~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector18~1 .lut_mask = 16'hF588;
defparam \M1_unit|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneii_lcell_comb \M1_unit|WideOr11~0 (
// Equation(s):
// \M1_unit|WideOr11~0_combout  = (!\M1_unit|M1_state [0] & ((\M1_unit|M1_state [1] & (\M1_unit|Equal16~0_combout )) # (!\M1_unit|M1_state [1] & ((\Equal5~5_combout )))))

	.dataa(\M1_unit|Equal16~0_combout ),
	.datab(\M1_unit|M1_state [0]),
	.datac(\M1_unit|M1_state [1]),
	.datad(\Equal5~5_combout ),
	.cin(gnd),
	.combout(\M1_unit|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr11~0 .lut_mask = 16'h2320;
defparam \M1_unit|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneii_lcell_comb \M1_unit|WideOr11~1 (
// Equation(s):
// \M1_unit|WideOr11~1_combout  = (!\M1_unit|U_data~0_combout  & (!\M1_unit|WideOr11~0_combout  & (!\M1_unit|Equal10~0_combout  & \M1_unit|b_IN2[6]~1_combout )))

	.dataa(\M1_unit|U_data~0_combout ),
	.datab(\M1_unit|WideOr11~0_combout ),
	.datac(\M1_unit|Equal10~0_combout ),
	.datad(\M1_unit|b_IN2[6]~1_combout ),
	.cin(gnd),
	.combout(\M1_unit|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|WideOr11~1 .lut_mask = 16'h0100;
defparam \M1_unit|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N11
cycloneii_lcell_ff \M1_unit|SRAM_address[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector18~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_address [6]));

// Location: LCCOMB_X32_Y8_N12
cycloneii_lcell_comb \SRAM_address[6]~5 (
// Equation(s):
// \SRAM_address[6]~5_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & (\SRAM_address[6]~4_combout )) # (!\Equal5~4_combout  & ((\M1_unit|SRAM_address [6]))))) # (!\Equal5~5_combout  & (((\M1_unit|SRAM_address [6]))))

	.dataa(\SRAM_address[6]~4_combout ),
	.datab(\Equal5~5_combout ),
	.datac(\M1_unit|SRAM_address [6]),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_address[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[6]~5 .lut_mask = 16'hB8F0;
defparam \SRAM_address[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N0
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[0]~10 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[0]~10_combout  = \VGA_unit|VGA_unit|V_Cont [0] $ (VCC)
// \VGA_unit|VGA_unit|V_Cont[0]~11  = CARRY(\VGA_unit|VGA_unit|V_Cont [0])

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|V_Cont[0]~10_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[0]~11 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[0]~10 .lut_mask = 16'h33CC;
defparam \VGA_unit|VGA_unit|V_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N26
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan2~1 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan2~1_combout  = ((!\VGA_unit|VGA_unit|V_Cont [2] & ((!\VGA_unit|VGA_unit|V_Cont [1]) # (!\VGA_unit|VGA_unit|V_Cont [0])))) # (!\VGA_unit|VGA_unit|V_Cont [3])

	.dataa(\VGA_unit|VGA_unit|V_Cont [3]),
	.datab(\VGA_unit|VGA_unit|V_Cont [0]),
	.datac(\VGA_unit|VGA_unit|V_Cont [2]),
	.datad(\VGA_unit|VGA_unit|V_Cont [1]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan2~1 .lut_mask = 16'h575F;
defparam \VGA_unit|VGA_unit|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N6
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[3]~16 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[3]~16_combout  = (\VGA_unit|VGA_unit|V_Cont [3] & (!\VGA_unit|VGA_unit|V_Cont[2]~15 )) # (!\VGA_unit|VGA_unit|V_Cont [3] & ((\VGA_unit|VGA_unit|V_Cont[2]~15 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[3]~17  = CARRY((!\VGA_unit|VGA_unit|V_Cont[2]~15 ) # (!\VGA_unit|VGA_unit|V_Cont [3]))

	.dataa(\VGA_unit|VGA_unit|V_Cont [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[2]~15 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[3]~16_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[3]~17 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[3]~16 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|V_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N8
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[4]~18 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[4]~18_combout  = (\VGA_unit|VGA_unit|V_Cont [4] & (\VGA_unit|VGA_unit|V_Cont[3]~17  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [4] & (!\VGA_unit|VGA_unit|V_Cont[3]~17  & VCC))
// \VGA_unit|VGA_unit|V_Cont[4]~19  = CARRY((\VGA_unit|VGA_unit|V_Cont [4] & !\VGA_unit|VGA_unit|V_Cont[3]~17 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[3]~17 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[4]~18_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[4]~19 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[4]~18 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|V_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N2
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[0]~10 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[0]~10_combout  = \VGA_unit|VGA_unit|H_Cont [0] $ (VCC)
// \VGA_unit|VGA_unit|H_Cont[0]~11  = CARRY(\VGA_unit|VGA_unit|H_Cont [0])

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|H_Cont[0]~10_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[0]~11 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[0]~10 .lut_mask = 16'h33CC;
defparam \VGA_unit|VGA_unit|H_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N12
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[5]~20 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[5]~20_combout  = (\VGA_unit|VGA_unit|H_Cont [5] & (!\VGA_unit|VGA_unit|H_Cont[4]~19 )) # (!\VGA_unit|VGA_unit|H_Cont [5] & ((\VGA_unit|VGA_unit|H_Cont[4]~19 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[5]~21  = CARRY((!\VGA_unit|VGA_unit|H_Cont[4]~19 ) # (!\VGA_unit|VGA_unit|H_Cont [5]))

	.dataa(\VGA_unit|VGA_unit|H_Cont [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[4]~19 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[5]~20_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[5]~21 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[5]~20 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|H_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N12
cycloneii_lcell_comb \VGA_unit|VGA_unit|counter_enable~0 (
// Equation(s):
// \VGA_unit|VGA_unit|counter_enable~0_combout  = !\VGA_unit|VGA_unit|counter_enable~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|counter_enable~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|counter_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|counter_enable~0 .lut_mask = 16'h0F0F;
defparam \VGA_unit|VGA_unit|counter_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y28_N13
cycloneii_lcell_ff \VGA_unit|VGA_unit|counter_enable (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|counter_enable~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|counter_enable~regout ));

// Location: LCFF_X21_Y28_N13
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[5]~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [5]));

// Location: LCCOMB_X20_Y28_N4
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan0~2 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan0~2_combout  = (\VGA_unit|VGA_unit|H_Cont [9] & (\VGA_unit|VGA_unit|H_Cont [8] & ((\VGA_unit|VGA_unit|LessThan0~1_combout ) # (\VGA_unit|VGA_unit|H_Cont [5]))))

	.dataa(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.datab(\VGA_unit|VGA_unit|H_Cont [9]),
	.datac(\VGA_unit|VGA_unit|H_Cont [5]),
	.datad(\VGA_unit|VGA_unit|H_Cont [8]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan0~2 .lut_mask = 16'hC800;
defparam \VGA_unit|VGA_unit|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y28_N3
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[0]~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [0]));

// Location: LCCOMB_X21_Y28_N4
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[1]~12 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[1]~12_combout  = (\VGA_unit|VGA_unit|H_Cont [1] & (!\VGA_unit|VGA_unit|H_Cont[0]~11 )) # (!\VGA_unit|VGA_unit|H_Cont [1] & ((\VGA_unit|VGA_unit|H_Cont[0]~11 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[1]~13  = CARRY((!\VGA_unit|VGA_unit|H_Cont[0]~11 ) # (!\VGA_unit|VGA_unit|H_Cont [1]))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[0]~11 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[1]~12_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[1]~13 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[1]~12 .lut_mask = 16'h3C3F;
defparam \VGA_unit|VGA_unit|H_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y28_N5
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[1]~12_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [1]));

// Location: LCCOMB_X21_Y28_N8
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[3]~16 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[3]~16_combout  = (\VGA_unit|VGA_unit|H_Cont [3] & (!\VGA_unit|VGA_unit|H_Cont[2]~15 )) # (!\VGA_unit|VGA_unit|H_Cont [3] & ((\VGA_unit|VGA_unit|H_Cont[2]~15 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[3]~17  = CARRY((!\VGA_unit|VGA_unit|H_Cont[2]~15 ) # (!\VGA_unit|VGA_unit|H_Cont [3]))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[2]~15 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[3]~16_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[3]~17 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[3]~16 .lut_mask = 16'h3C3F;
defparam \VGA_unit|VGA_unit|H_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y28_N9
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[3]~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [3]));

// Location: LCCOMB_X21_Y28_N10
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[4]~18 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[4]~18_combout  = (\VGA_unit|VGA_unit|H_Cont [4] & (\VGA_unit|VGA_unit|H_Cont[3]~17  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [4] & (!\VGA_unit|VGA_unit|H_Cont[3]~17  & VCC))
// \VGA_unit|VGA_unit|H_Cont[4]~19  = CARRY((\VGA_unit|VGA_unit|H_Cont [4] & !\VGA_unit|VGA_unit|H_Cont[3]~17 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[3]~17 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[4]~18_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[4]~19 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[4]~18 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|H_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y28_N11
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[4]~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [4]));

// Location: LCCOMB_X21_Y28_N14
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[6]~22 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[6]~22_combout  = (\VGA_unit|VGA_unit|H_Cont [6] & (\VGA_unit|VGA_unit|H_Cont[5]~21  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [6] & (!\VGA_unit|VGA_unit|H_Cont[5]~21  & VCC))
// \VGA_unit|VGA_unit|H_Cont[6]~23  = CARRY((\VGA_unit|VGA_unit|H_Cont [6] & !\VGA_unit|VGA_unit|H_Cont[5]~21 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[5]~21 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[6]~22_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[6]~23 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[6]~22 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|H_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y28_N15
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[6]~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [6]));

// Location: LCCOMB_X21_Y28_N16
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[7]~24 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[7]~24_combout  = (\VGA_unit|VGA_unit|H_Cont [7] & (!\VGA_unit|VGA_unit|H_Cont[6]~23 )) # (!\VGA_unit|VGA_unit|H_Cont [7] & ((\VGA_unit|VGA_unit|H_Cont[6]~23 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[7]~25  = CARRY((!\VGA_unit|VGA_unit|H_Cont[6]~23 ) # (!\VGA_unit|VGA_unit|H_Cont [7]))

	.dataa(\VGA_unit|VGA_unit|H_Cont [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[6]~23 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[7]~24_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[7]~25 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[7]~24 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|H_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N18
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[8]~26 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[8]~26_combout  = (\VGA_unit|VGA_unit|H_Cont [8] & (\VGA_unit|VGA_unit|H_Cont[7]~25  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [8] & (!\VGA_unit|VGA_unit|H_Cont[7]~25  & VCC))
// \VGA_unit|VGA_unit|H_Cont[8]~27  = CARRY((\VGA_unit|VGA_unit|H_Cont [8] & !\VGA_unit|VGA_unit|H_Cont[7]~25 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[7]~25 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[8]~26_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[8]~27 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[8]~26 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|H_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y28_N19
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[8]~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [8]));

// Location: LCCOMB_X21_Y28_N20
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[9]~28 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[9]~28_combout  = \VGA_unit|VGA_unit|H_Cont [9] $ (\VGA_unit|VGA_unit|H_Cont[8]~27 )

	.dataa(\VGA_unit|VGA_unit|H_Cont [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[8]~27 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[9]~28 .lut_mask = 16'h5A5A;
defparam \VGA_unit|VGA_unit|H_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y28_N21
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[9]~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [9]));

// Location: LCCOMB_X20_Y28_N2
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~0 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout  = (!\VGA_unit|VGA_unit|H_Cont [9] & !\VGA_unit|VGA_unit|H_Cont [8])

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [9]),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|H_Cont [8]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~0 .lut_mask = 16'h0033;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N30
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~2 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout  = (!\VGA_unit|VGA_unit|H_Cont [2] & (!\VGA_unit|VGA_unit|H_Cont [3] & (!\VGA_unit|VGA_unit|H_Cont [1] & !\VGA_unit|VGA_unit|H_Cont [0])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [2]),
	.datab(\VGA_unit|VGA_unit|H_Cont [3]),
	.datac(\VGA_unit|VGA_unit|H_Cont [1]),
	.datad(\VGA_unit|VGA_unit|H_Cont [0]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~2 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N30
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~1 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout  = (!\VGA_unit|VGA_unit|H_Cont [7] & (!\VGA_unit|VGA_unit|H_Cont [5] & (!\VGA_unit|VGA_unit|H_Cont [4] & !\VGA_unit|VGA_unit|H_Cont [6])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [7]),
	.datab(\VGA_unit|VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~1 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N0
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~3 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout  = (\VGA_unit|VGA_unit|counter_enable~regout  & (\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout  & (\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout  & \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout )))

	.dataa(\VGA_unit|VGA_unit|counter_enable~regout ),
	.datab(\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ),
	.datac(\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ),
	.datad(\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~3 .lut_mask = 16'h8000;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y29_N9
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[4]~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [4]));

// Location: LCCOMB_X21_Y29_N10
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[5]~20 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[5]~20_combout  = (\VGA_unit|VGA_unit|V_Cont [5] & (!\VGA_unit|VGA_unit|V_Cont[4]~19 )) # (!\VGA_unit|VGA_unit|V_Cont [5] & ((\VGA_unit|VGA_unit|V_Cont[4]~19 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[5]~21  = CARRY((!\VGA_unit|VGA_unit|V_Cont[4]~19 ) # (!\VGA_unit|VGA_unit|V_Cont [5]))

	.dataa(\VGA_unit|VGA_unit|V_Cont [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[4]~19 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[5]~20_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[5]~21 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[5]~20 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|V_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N12
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[6]~22 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[6]~22_combout  = (\VGA_unit|VGA_unit|V_Cont [6] & (\VGA_unit|VGA_unit|V_Cont[5]~21  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [6] & (!\VGA_unit|VGA_unit|V_Cont[5]~21  & VCC))
// \VGA_unit|VGA_unit|V_Cont[6]~23  = CARRY((\VGA_unit|VGA_unit|V_Cont [6] & !\VGA_unit|VGA_unit|V_Cont[5]~21 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[5]~21 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[6]~22_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[6]~23 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[6]~22 .lut_mask = 16'hA50A;
defparam \VGA_unit|VGA_unit|V_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N14
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[7]~24 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[7]~24_combout  = (\VGA_unit|VGA_unit|V_Cont [7] & (!\VGA_unit|VGA_unit|V_Cont[6]~23 )) # (!\VGA_unit|VGA_unit|V_Cont [7] & ((\VGA_unit|VGA_unit|V_Cont[6]~23 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[7]~25  = CARRY((!\VGA_unit|VGA_unit|V_Cont[6]~23 ) # (!\VGA_unit|VGA_unit|V_Cont [7]))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[6]~23 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[7]~24_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[7]~25 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[7]~24 .lut_mask = 16'h3C3F;
defparam \VGA_unit|VGA_unit|V_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y29_N15
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[7]~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [7]));

// Location: LCFF_X21_Y29_N13
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[6]~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [6]));

// Location: LCCOMB_X21_Y29_N28
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan2~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan2~0_combout  = (!\VGA_unit|VGA_unit|V_Cont [8] & (!\VGA_unit|VGA_unit|V_Cont [7] & (!\VGA_unit|VGA_unit|V_Cont [4] & !\VGA_unit|VGA_unit|V_Cont [6])))

	.dataa(\VGA_unit|VGA_unit|V_Cont [8]),
	.datab(\VGA_unit|VGA_unit|V_Cont [7]),
	.datac(\VGA_unit|VGA_unit|V_Cont [4]),
	.datad(\VGA_unit|VGA_unit|V_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan2~0 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N16
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[8]~26 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[8]~26_combout  = (\VGA_unit|VGA_unit|V_Cont [8] & (\VGA_unit|VGA_unit|V_Cont[7]~25  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [8] & (!\VGA_unit|VGA_unit|V_Cont[7]~25  & VCC))
// \VGA_unit|VGA_unit|V_Cont[8]~27  = CARRY((\VGA_unit|VGA_unit|V_Cont [8] & !\VGA_unit|VGA_unit|V_Cont[7]~25 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[7]~25 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[8]~26_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[8]~27 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[8]~26 .lut_mask = 16'hA50A;
defparam \VGA_unit|VGA_unit|V_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N18
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[9]~28 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[9]~28_combout  = \VGA_unit|VGA_unit|V_Cont[8]~27  $ (\VGA_unit|VGA_unit|V_Cont [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|V_Cont [9]),
	.cin(\VGA_unit|VGA_unit|V_Cont[8]~27 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[9]~28 .lut_mask = 16'h0FF0;
defparam \VGA_unit|VGA_unit|V_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y29_N19
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[9]~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [9]));

// Location: LCCOMB_X21_Y29_N20
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan2~2 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan2~2_combout  = (\VGA_unit|VGA_unit|V_Cont [9] & ((\VGA_unit|VGA_unit|V_Cont [5]) # ((!\VGA_unit|VGA_unit|LessThan2~0_combout ) # (!\VGA_unit|VGA_unit|LessThan2~1_combout ))))

	.dataa(\VGA_unit|VGA_unit|V_Cont [5]),
	.datab(\VGA_unit|VGA_unit|LessThan2~1_combout ),
	.datac(\VGA_unit|VGA_unit|LessThan2~0_combout ),
	.datad(\VGA_unit|VGA_unit|V_Cont [9]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan2~2 .lut_mask = 16'hBF00;
defparam \VGA_unit|VGA_unit|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y29_N1
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[0]~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [0]));

// Location: LCCOMB_X21_Y29_N2
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[1]~12 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[1]~12_combout  = (\VGA_unit|VGA_unit|V_Cont [1] & (!\VGA_unit|VGA_unit|V_Cont[0]~11 )) # (!\VGA_unit|VGA_unit|V_Cont [1] & ((\VGA_unit|VGA_unit|V_Cont[0]~11 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[1]~13  = CARRY((!\VGA_unit|VGA_unit|V_Cont[0]~11 ) # (!\VGA_unit|VGA_unit|V_Cont [1]))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[0]~11 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[1]~12_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[1]~13 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[1]~12 .lut_mask = 16'h3C3F;
defparam \VGA_unit|VGA_unit|V_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y29_N3
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[1]~12_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [1]));

// Location: LCCOMB_X21_Y29_N4
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[2]~14 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[2]~14_combout  = (\VGA_unit|VGA_unit|V_Cont [2] & (\VGA_unit|VGA_unit|V_Cont[1]~13  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [2] & (!\VGA_unit|VGA_unit|V_Cont[1]~13  & VCC))
// \VGA_unit|VGA_unit|V_Cont[2]~15  = CARRY((\VGA_unit|VGA_unit|V_Cont [2] & !\VGA_unit|VGA_unit|V_Cont[1]~13 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[1]~13 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[2]~14_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[2]~15 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[2]~14 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|V_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y29_N5
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[2]~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [2]));

// Location: LCFF_X21_Y29_N7
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[3]~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [3]));

// Location: LCCOMB_X22_Y29_N8
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~2 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~2_combout  = (\VGA_unit|VGA_unit|V_Cont [1] & (\VGA_unit|VGA_unit|Add1~1  & VCC)) # (!\VGA_unit|VGA_unit|V_Cont [1] & (!\VGA_unit|VGA_unit|Add1~1 ))
// \VGA_unit|VGA_unit|Add1~3  = CARRY((!\VGA_unit|VGA_unit|V_Cont [1] & !\VGA_unit|VGA_unit|Add1~1 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~1 ),
	.combout(\VGA_unit|VGA_unit|Add1~2_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~3 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~2 .lut_mask = 16'hA505;
defparam \VGA_unit|VGA_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N10
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~4 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~4_combout  = (\VGA_unit|VGA_unit|V_Cont [2] & ((GND) # (!\VGA_unit|VGA_unit|Add1~3 ))) # (!\VGA_unit|VGA_unit|V_Cont [2] & (\VGA_unit|VGA_unit|Add1~3  $ (GND)))
// \VGA_unit|VGA_unit|Add1~5  = CARRY((\VGA_unit|VGA_unit|V_Cont [2]) # (!\VGA_unit|VGA_unit|Add1~3 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~3 ),
	.combout(\VGA_unit|VGA_unit|Add1~4_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~5 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~4 .lut_mask = 16'h3CCF;
defparam \VGA_unit|VGA_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N12
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~6 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~6_combout  = (\VGA_unit|VGA_unit|V_Cont [3] & (\VGA_unit|VGA_unit|Add1~5  & VCC)) # (!\VGA_unit|VGA_unit|V_Cont [3] & (!\VGA_unit|VGA_unit|Add1~5 ))
// \VGA_unit|VGA_unit|Add1~7  = CARRY((!\VGA_unit|VGA_unit|V_Cont [3] & !\VGA_unit|VGA_unit|Add1~5 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~5 ),
	.combout(\VGA_unit|VGA_unit|Add1~6_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~7 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~6 .lut_mask = 16'hC303;
defparam \VGA_unit|VGA_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N14
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~8 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~8_combout  = (\VGA_unit|VGA_unit|V_Cont [4] & ((GND) # (!\VGA_unit|VGA_unit|Add1~7 ))) # (!\VGA_unit|VGA_unit|V_Cont [4] & (\VGA_unit|VGA_unit|Add1~7  $ (GND)))
// \VGA_unit|VGA_unit|Add1~9  = CARRY((\VGA_unit|VGA_unit|V_Cont [4]) # (!\VGA_unit|VGA_unit|Add1~7 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~7 ),
	.combout(\VGA_unit|VGA_unit|Add1~8_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~9 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~8 .lut_mask = 16'h5AAF;
defparam \VGA_unit|VGA_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N16
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~10 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~10_combout  = (\VGA_unit|VGA_unit|V_Cont [5] & (!\VGA_unit|VGA_unit|Add1~9 )) # (!\VGA_unit|VGA_unit|V_Cont [5] & ((\VGA_unit|VGA_unit|Add1~9 ) # (GND)))
// \VGA_unit|VGA_unit|Add1~11  = CARRY((!\VGA_unit|VGA_unit|Add1~9 ) # (!\VGA_unit|VGA_unit|V_Cont [5]))

	.dataa(\VGA_unit|VGA_unit|V_Cont [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~9 ),
	.combout(\VGA_unit|VGA_unit|Add1~10_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~11 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~10 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N18
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~12 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~12_combout  = (\VGA_unit|VGA_unit|V_Cont [6] & ((GND) # (!\VGA_unit|VGA_unit|Add1~11 ))) # (!\VGA_unit|VGA_unit|V_Cont [6] & (\VGA_unit|VGA_unit|Add1~11  $ (GND)))
// \VGA_unit|VGA_unit|Add1~13  = CARRY((\VGA_unit|VGA_unit|V_Cont [6]) # (!\VGA_unit|VGA_unit|Add1~11 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~11 ),
	.combout(\VGA_unit|VGA_unit|Add1~12_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~13 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~12 .lut_mask = 16'h5AAF;
defparam \VGA_unit|VGA_unit|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N26
cycloneii_lcell_comb \VGA_unit|Equal1~0 (
// Equation(s):
// \VGA_unit|Equal1~0_combout  = (\VGA_unit|VGA_unit|Add1~6_combout  & (\VGA_unit|VGA_unit|Add1~8_combout  & (\VGA_unit|VGA_unit|Add1~10_combout  & \VGA_unit|VGA_unit|Add1~12_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~6_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~8_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~10_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~12_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal1~0 .lut_mask = 16'h8000;
defparam \VGA_unit|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N20
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~14 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~14_combout  = (\VGA_unit|VGA_unit|V_Cont [7] & (\VGA_unit|VGA_unit|Add1~13  & VCC)) # (!\VGA_unit|VGA_unit|V_Cont [7] & (!\VGA_unit|VGA_unit|Add1~13 ))
// \VGA_unit|VGA_unit|Add1~15  = CARRY((!\VGA_unit|VGA_unit|V_Cont [7] & !\VGA_unit|VGA_unit|Add1~13 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~13 ),
	.combout(\VGA_unit|VGA_unit|Add1~14_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~15 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~14 .lut_mask = 16'hA505;
defparam \VGA_unit|VGA_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y29_N17
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[8]~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [8]));

// Location: LCCOMB_X22_Y29_N22
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~16 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~16_combout  = (\VGA_unit|VGA_unit|V_Cont [8] & ((GND) # (!\VGA_unit|VGA_unit|Add1~15 ))) # (!\VGA_unit|VGA_unit|V_Cont [8] & (\VGA_unit|VGA_unit|Add1~15  $ (GND)))
// \VGA_unit|VGA_unit|Add1~17  = CARRY((\VGA_unit|VGA_unit|V_Cont [8]) # (!\VGA_unit|VGA_unit|Add1~15 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~15 ),
	.combout(\VGA_unit|VGA_unit|Add1~16_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~17 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~16 .lut_mask = 16'h3CCF;
defparam \VGA_unit|VGA_unit|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N0
cycloneii_lcell_comb \VGA_unit|always0~8 (
// Equation(s):
// \VGA_unit|always0~8_combout  = (!\VGA_unit|VGA_unit|Add1~0_combout  & (!\VGA_unit|VGA_unit|Add1~2_combout  & (!\VGA_unit|VGA_unit|Add1~14_combout  & !\VGA_unit|VGA_unit|Add1~16_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~0_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~2_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~14_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~8 .lut_mask = 16'h0001;
defparam \VGA_unit|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N24
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~18 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~18_combout  = \VGA_unit|VGA_unit|Add1~17  $ (!\VGA_unit|VGA_unit|V_Cont [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|V_Cont [9]),
	.cin(\VGA_unit|VGA_unit|Add1~17 ),
	.combout(\VGA_unit|VGA_unit|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~18 .lut_mask = 16'hF00F;
defparam \VGA_unit|VGA_unit|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N24
cycloneii_lcell_comb \VGA_unit|Equal1~1 (
// Equation(s):
// \VGA_unit|Equal1~1_combout  = (\VGA_unit|VGA_unit|Add1~4_combout ) # (((\VGA_unit|VGA_unit|Add1~18_combout ) # (!\VGA_unit|always0~8_combout )) # (!\VGA_unit|Equal1~0_combout ))

	.dataa(\VGA_unit|VGA_unit|Add1~4_combout ),
	.datab(\VGA_unit|Equal1~0_combout ),
	.datac(\VGA_unit|always0~8_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~18_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal1~1 .lut_mask = 16'hFFBF;
defparam \VGA_unit|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N2
cycloneii_lcell_comb \VGA_unit|Add0~2 (
// Equation(s):
// \VGA_unit|Add0~2_combout  = (\VGA_unit|SRAM_address [3] & (\VGA_unit|Add0~1  & VCC)) # (!\VGA_unit|SRAM_address [3] & (!\VGA_unit|Add0~1 ))
// \VGA_unit|Add0~3  = CARRY((!\VGA_unit|SRAM_address [3] & !\VGA_unit|Add0~1 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~1 ),
	.combout(\VGA_unit|Add0~2_combout ),
	.cout(\VGA_unit|Add0~3 ));
// synopsys translate_off
defparam \VGA_unit|Add0~2 .lut_mask = 16'hC303;
defparam \VGA_unit|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y28_N17
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[7]~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [7]));

// Location: LCCOMB_X20_Y28_N28
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add0~1 (
// Equation(s):
// \VGA_unit|VGA_unit|Add0~1_combout  = \VGA_unit|VGA_unit|H_Cont [9] $ (((\VGA_unit|VGA_unit|H_Cont [8]) # ((\VGA_unit|VGA_unit|Add0~0_combout  & \VGA_unit|VGA_unit|H_Cont [7]))))

	.dataa(\VGA_unit|VGA_unit|Add0~0_combout ),
	.datab(\VGA_unit|VGA_unit|H_Cont [9]),
	.datac(\VGA_unit|VGA_unit|H_Cont [7]),
	.datad(\VGA_unit|VGA_unit|H_Cont [8]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add0~1 .lut_mask = 16'h336C;
defparam \VGA_unit|VGA_unit|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N8
cycloneii_lcell_comb \VGA_unit|LessThan2~0 (
// Equation(s):
// \VGA_unit|LessThan2~0_combout  = (\VGA_unit|VGA_unit|H_Cont [7] & ((\VGA_unit|VGA_unit|H_Cont [5]) # ((\VGA_unit|VGA_unit|H_Cont [4]) # (\VGA_unit|VGA_unit|H_Cont [6])))) # (!\VGA_unit|VGA_unit|H_Cont [7] & (((!\VGA_unit|VGA_unit|H_Cont [5] & 
// !\VGA_unit|VGA_unit|H_Cont [4])) # (!\VGA_unit|VGA_unit|H_Cont [6])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [7]),
	.datab(\VGA_unit|VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan2~0 .lut_mask = 16'hABFD;
defparam \VGA_unit|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N22
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~26 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~26_combout  = (\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_SRAM_state~16_regout  & ((\VGA_unit|VGA_SRAM_state~15_regout )))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (((\VGA_unit|VGA_SRAM_state~17_regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~16_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datad(\VGA_unit|VGA_SRAM_state~15_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~26 .lut_mask = 16'hD850;
defparam \VGA_unit|VGA_SRAM_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y28_N23
cycloneii_lcell_ff \VGA_unit|VGA_SRAM_state~17 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_SRAM_state~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_SRAM_state~17_regout ));

// Location: LCCOMB_X23_Y28_N14
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~22 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~22_combout  = (\VGA_unit|VGA_unit|Add0~1_combout  & (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|LessThan2~1_combout ) # (\VGA_unit|LessThan2~0_combout ))))

	.dataa(\VGA_unit|LessThan2~1_combout ),
	.datab(\VGA_unit|VGA_unit|Add0~1_combout ),
	.datac(\VGA_unit|LessThan2~0_combout ),
	.datad(\VGA_unit|VGA_SRAM_state~17_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~22 .lut_mask = 16'hC800;
defparam \VGA_unit|VGA_SRAM_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N4
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~25 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~25_combout  = (\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_SRAM_state~22_combout ) # (\VGA_unit|VGA_SRAM_state~16_regout  $ (\VGA_unit|VGA_SRAM_state~15_regout )))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & 
// (((\VGA_unit|VGA_SRAM_state~16_regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~22_combout ),
	.datac(\VGA_unit|VGA_SRAM_state~16_regout ),
	.datad(\VGA_unit|VGA_SRAM_state~15_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~25_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~25 .lut_mask = 16'hDAF8;
defparam \VGA_unit|VGA_SRAM_state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y28_N5
cycloneii_lcell_ff \VGA_unit|VGA_SRAM_state~16 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_SRAM_state~25_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_SRAM_state~16_regout ));

// Location: LCCOMB_X23_Y28_N12
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~20 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~20_combout  = (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_SRAM_state~15_regout ) # ((\VGA_unit|VGA_SRAM_state~16_regout ) # (\VGA_unit|VGA_SRAM_state~17_regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~16_regout ),
	.datad(\VGA_unit|VGA_SRAM_state~17_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~20 .lut_mask = 16'h5554;
defparam \VGA_unit|VGA_SRAM_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N0
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~21 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~21_combout  = (\VGA_unit|VGA_SRAM_state~20_combout ) # ((\VGA_unit|VGA_SRAM_state~19_combout  & \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ))

	.dataa(\VGA_unit|VGA_SRAM_state~19_combout ),
	.datab(vcc),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datad(\VGA_unit|VGA_SRAM_state~20_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~21 .lut_mask = 16'hFFA0;
defparam \VGA_unit|VGA_SRAM_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y28_N1
cycloneii_lcell_ff \VGA_unit|VGA_SRAM_state~14 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_SRAM_state~21_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_SRAM_state~14_regout ));

// Location: LCCOMB_X23_Y28_N26
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~24 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~24_combout  = (\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_SRAM_state~23_combout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_SRAM_state~15_regout )))

	.dataa(\VGA_unit|VGA_SRAM_state~23_combout ),
	.datab(vcc),
	.datac(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~24_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~24 .lut_mask = 16'hAAF0;
defparam \VGA_unit|VGA_SRAM_state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y28_N27
cycloneii_lcell_ff \VGA_unit|VGA_SRAM_state~15 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_SRAM_state~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_SRAM_state~15_regout ));

// Location: LCCOMB_X23_Y28_N24
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  = (!\VGA_unit|VGA_SRAM_state~14_regout  & (!\VGA_unit|VGA_SRAM_state~15_regout  & (!\VGA_unit|VGA_SRAM_state~16_regout  & !\VGA_unit|VGA_SRAM_state~17_regout )))

	.dataa(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~16_regout ),
	.datad(\VGA_unit|VGA_SRAM_state~17_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneii_lcell_comb \VGA_unit|Add1~0 (
// Equation(s):
// \VGA_unit|Add1~0_combout  = \VGA_unit|SRAM_address [0] $ (VCC)
// \VGA_unit|Add1~1  = CARRY(\VGA_unit|SRAM_address [0])

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|Add1~0_combout ),
	.cout(\VGA_unit|Add1~1 ));
// synopsys translate_off
defparam \VGA_unit|Add1~0 .lut_mask = 16'h33CC;
defparam \VGA_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneii_lcell_comb \VGA_unit|Add1~37 (
// Equation(s):
// \VGA_unit|Add1~37_combout  = (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & \VGA_unit|Add1~0_combout )

	.dataa(vcc),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~37 .lut_mask = 16'h3030;
defparam \VGA_unit|Add1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N18
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout  = (\VGA_unit|VGA_SRAM_state~15_regout  & \VGA_unit|VGA_SRAM_state~14_regout )

	.dataa(vcc),
	.datab(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datac(vcc),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0 .lut_mask = 16'hCC00;
defparam \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N8
cycloneii_lcell_comb \VGA_unit|SRAM_address[0]~2 (
// Equation(s):
// \VGA_unit|SRAM_address[0]~2_combout  = (!\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout  & (((\VGA_unit|Equal0~3_combout  & !\VGA_unit|Equal1~1_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout )))

	.dataa(\VGA_unit|Equal0~3_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Equal1~1_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|SRAM_address[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|SRAM_address[0]~2 .lut_mask = 16'h003B;
defparam \VGA_unit|SRAM_address[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N23
cycloneii_lcell_ff \VGA_unit|SRAM_address[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Add1~37_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [0]));

// Location: LCCOMB_X32_Y18_N16
cycloneii_lcell_comb \VGA_unit|Add1~2 (
// Equation(s):
// \VGA_unit|Add1~2_combout  = (\VGA_unit|SRAM_address [1] & (!\VGA_unit|Add1~1 )) # (!\VGA_unit|SRAM_address [1] & ((\VGA_unit|Add1~1 ) # (GND)))
// \VGA_unit|Add1~3  = CARRY((!\VGA_unit|Add1~1 ) # (!\VGA_unit|SRAM_address [1]))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~1 ),
	.combout(\VGA_unit|Add1~2_combout ),
	.cout(\VGA_unit|Add1~3 ));
// synopsys translate_off
defparam \VGA_unit|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneii_lcell_comb \VGA_unit|Add1~36 (
// Equation(s):
// \VGA_unit|Add1~36_combout  = (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & \VGA_unit|Add1~2_combout )

	.dataa(vcc),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add1~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|Add1~36_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~36 .lut_mask = 16'h3030;
defparam \VGA_unit|Add1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N5
cycloneii_lcell_ff \VGA_unit|SRAM_address[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Add1~36_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [1]));

// Location: LCCOMB_X32_Y18_N20
cycloneii_lcell_comb \VGA_unit|Add1~6 (
// Equation(s):
// \VGA_unit|Add1~6_combout  = (\VGA_unit|SRAM_address [3] & (!\VGA_unit|Add1~5 )) # (!\VGA_unit|SRAM_address [3] & ((\VGA_unit|Add1~5 ) # (GND)))
// \VGA_unit|Add1~7  = CARRY((!\VGA_unit|Add1~5 ) # (!\VGA_unit|SRAM_address [3]))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~5 ),
	.combout(\VGA_unit|Add1~6_combout ),
	.cout(\VGA_unit|Add1~7 ));
// synopsys translate_off
defparam \VGA_unit|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneii_lcell_comb \VGA_unit|Selector14~0 (
// Equation(s):
// \VGA_unit|Selector14~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & (\VGA_unit|Add0~2_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~6_combout 
// ))))

	.dataa(\VGA_unit|Equal1~1_combout ),
	.datab(\VGA_unit|Add0~2_combout ),
	.datac(\VGA_unit|Add1~6_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector14~0 .lut_mask = 16'h88F0;
defparam \VGA_unit|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N28
cycloneii_lcell_comb \VGA_unit|always0~9 (
// Equation(s):
// \VGA_unit|always0~9_combout  = (\VGA_unit|VGA_unit|Add1~10_combout  & (\VGA_unit|VGA_unit|Add1~12_combout  & ((\VGA_unit|VGA_unit|Add1~6_combout ) # (\VGA_unit|VGA_unit|Add1~8_combout ))))

	.dataa(\VGA_unit|VGA_unit|Add1~6_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~8_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~10_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~12_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~9 .lut_mask = 16'hE000;
defparam \VGA_unit|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N28
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~18 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~18_combout  = (\VGA_unit|VGA_unit|Add1~14_combout  & (((!\VGA_unit|VGA_unit|Add1~16_combout )))) # (!\VGA_unit|VGA_unit|Add1~14_combout  & ((\VGA_unit|VGA_unit|Add1~16_combout  & ((!\VGA_unit|always0~9_combout ))) # 
// (!\VGA_unit|VGA_unit|Add1~16_combout  & (\VGA_unit|Equal1~0_combout ))))

	.dataa(\VGA_unit|VGA_unit|Add1~14_combout ),
	.datab(\VGA_unit|Equal1~0_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~16_combout ),
	.datad(\VGA_unit|always0~9_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~18 .lut_mask = 16'h0E5E;
defparam \VGA_unit|VGA_SRAM_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N6
cycloneii_lcell_comb \VGA_unit|Equal0~0 (
// Equation(s):
// \VGA_unit|Equal0~0_combout  = (\VGA_unit|VGA_unit|Add0~1_combout  & (\VGA_unit|VGA_unit|H_Cont [6] $ (((\VGA_unit|VGA_unit|H_Cont [5]) # (\VGA_unit|VGA_unit|H_Cont [4])))))

	.dataa(\VGA_unit|VGA_unit|H_Cont [6]),
	.datab(\VGA_unit|VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|Add0~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~0 .lut_mask = 16'h5600;
defparam \VGA_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N26
cycloneii_lcell_comb \VGA_unit|Equal0~3 (
// Equation(s):
// \VGA_unit|Equal0~3_combout  = (\VGA_unit|Equal0~2_combout  & (\VGA_unit|Equal0~0_combout  & (!\VGA_unit|VGA_unit|H_Cont [1] & \VGA_unit|VGA_unit|H_Cont [0])))

	.dataa(\VGA_unit|Equal0~2_combout ),
	.datab(\VGA_unit|Equal0~0_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [1]),
	.datad(\VGA_unit|VGA_unit|H_Cont [0]),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~3 .lut_mask = 16'h0800;
defparam \VGA_unit|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N30
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~19 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~19_combout  = (\VGA_unit|VGA_SRAM_state~18_combout  & (\VGA_unit|Equal0~3_combout  & !\VGA_unit|VGA_unit|Add1~18_combout ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_SRAM_state~18_combout ),
	.datac(\VGA_unit|Equal0~3_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~18_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~19_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~19 .lut_mask = 16'h00C0;
defparam \VGA_unit|VGA_SRAM_state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N6
cycloneii_lcell_comb \VGA_unit|SRAM_address[12]~3 (
// Equation(s):
// \VGA_unit|SRAM_address[12]~3_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|VGA_SRAM_state~19_combout  & ((!\VGA_unit|VGA_SRAM_state~14_regout ) # (!\VGA_unit|VGA_SRAM_state~15_regout )))) # 
// (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((!\VGA_unit|VGA_SRAM_state~14_regout )) # (!\VGA_unit|VGA_SRAM_state~15_regout )))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~19_combout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|SRAM_address[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|SRAM_address[12]~3 .lut_mask = 16'h31F5;
defparam \VGA_unit|SRAM_address[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N3
cycloneii_lcell_ff \VGA_unit|SRAM_address[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector14~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [3]));

// Location: LCCOMB_X32_Y18_N22
cycloneii_lcell_comb \VGA_unit|Add1~8 (
// Equation(s):
// \VGA_unit|Add1~8_combout  = (\VGA_unit|SRAM_address [4] & (\VGA_unit|Add1~7  $ (GND))) # (!\VGA_unit|SRAM_address [4] & (!\VGA_unit|Add1~7  & VCC))
// \VGA_unit|Add1~9  = CARRY((\VGA_unit|SRAM_address [4] & !\VGA_unit|Add1~7 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~7 ),
	.combout(\VGA_unit|Add1~8_combout ),
	.cout(\VGA_unit|Add1~9 ));
// synopsys translate_off
defparam \VGA_unit|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N4
cycloneii_lcell_comb \VGA_unit|Add0~4 (
// Equation(s):
// \VGA_unit|Add0~4_combout  = (\VGA_unit|SRAM_address [4] & ((GND) # (!\VGA_unit|Add0~3 ))) # (!\VGA_unit|SRAM_address [4] & (\VGA_unit|Add0~3  $ (GND)))
// \VGA_unit|Add0~5  = CARRY((\VGA_unit|SRAM_address [4]) # (!\VGA_unit|Add0~3 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~3 ),
	.combout(\VGA_unit|Add0~4_combout ),
	.cout(\VGA_unit|Add0~5 ));
// synopsys translate_off
defparam \VGA_unit|Add0~4 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneii_lcell_comb \VGA_unit|Selector13~0 (
// Equation(s):
// \VGA_unit|Selector13~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Equal1~1_combout  & \VGA_unit|Add0~4_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add1~8_combout ))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Add1~8_combout ),
	.datac(\VGA_unit|Equal1~1_combout ),
	.datad(\VGA_unit|Add0~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector13~0 .lut_mask = 16'hE444;
defparam \VGA_unit|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N9
cycloneii_lcell_ff \VGA_unit|SRAM_address[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector13~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [4]));

// Location: LCCOMB_X32_Y18_N24
cycloneii_lcell_comb \VGA_unit|Add1~10 (
// Equation(s):
// \VGA_unit|Add1~10_combout  = (\VGA_unit|SRAM_address [5] & (!\VGA_unit|Add1~9 )) # (!\VGA_unit|SRAM_address [5] & ((\VGA_unit|Add1~9 ) # (GND)))
// \VGA_unit|Add1~11  = CARRY((!\VGA_unit|Add1~9 ) # (!\VGA_unit|SRAM_address [5]))

	.dataa(\VGA_unit|SRAM_address [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~9 ),
	.combout(\VGA_unit|Add1~10_combout ),
	.cout(\VGA_unit|Add1~11 ));
// synopsys translate_off
defparam \VGA_unit|Add1~10 .lut_mask = 16'h5A5F;
defparam \VGA_unit|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N6
cycloneii_lcell_comb \VGA_unit|Add0~6 (
// Equation(s):
// \VGA_unit|Add0~6_combout  = (\VGA_unit|SRAM_address [5] & (\VGA_unit|Add0~5  & VCC)) # (!\VGA_unit|SRAM_address [5] & (!\VGA_unit|Add0~5 ))
// \VGA_unit|Add0~7  = CARRY((!\VGA_unit|SRAM_address [5] & !\VGA_unit|Add0~5 ))

	.dataa(\VGA_unit|SRAM_address [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~5 ),
	.combout(\VGA_unit|Add0~6_combout ),
	.cout(\VGA_unit|Add0~7 ));
// synopsys translate_off
defparam \VGA_unit|Add0~6 .lut_mask = 16'hA505;
defparam \VGA_unit|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneii_lcell_comb \VGA_unit|Selector12~0 (
// Equation(s):
// \VGA_unit|Selector12~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & ((\VGA_unit|Add0~6_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~10_combout 
// ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Equal1~1_combout ),
	.datac(\VGA_unit|Add1~10_combout ),
	.datad(\VGA_unit|Add0~6_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector12~0 .lut_mask = 16'hD850;
defparam \VGA_unit|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N11
cycloneii_lcell_ff \VGA_unit|SRAM_address[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector12~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [5]));

// Location: LCCOMB_X32_Y16_N10
cycloneii_lcell_comb \SRAM_address[5]~2 (
// Equation(s):
// \SRAM_address[5]~2_combout  = (top_state[0] & ((top_state[1] & (\VGA_unit|SRAM_address [5])) # (!top_state[1] & ((\UART_unit|SRAM_address [5]))))) # (!top_state[0] & ((top_state[1] & ((\UART_unit|SRAM_address [5]))) # (!top_state[1] & 
// (\VGA_unit|SRAM_address [5]))))

	.dataa(top_state[0]),
	.datab(\VGA_unit|SRAM_address [5]),
	.datac(\UART_unit|SRAM_address [5]),
	.datad(top_state[1]),
	.cin(gnd),
	.combout(\SRAM_address[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[5]~2 .lut_mask = 16'hD8E4;
defparam \SRAM_address[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N10
cycloneii_lcell_comb \SRAM_address[5]~3 (
// Equation(s):
// \SRAM_address[5]~3_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & ((\SRAM_address[5]~2_combout ))) # (!\Equal5~4_combout  & (\M1_unit|SRAM_address [5])))) # (!\Equal5~5_combout  & (\M1_unit|SRAM_address [5]))

	.dataa(\M1_unit|SRAM_address [5]),
	.datab(\Equal5~5_combout ),
	.datac(\SRAM_address[5]~2_combout ),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_address[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[5]~3 .lut_mask = 16'hE2AA;
defparam \SRAM_address[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneii_lcell_comb \M1_unit|SRAM_address[16]~4 (
// Equation(s):
// \M1_unit|SRAM_address[16]~4_combout  = ((\M1_unit|Equal8~4_combout  & (\M1_unit|M1_state [0] & !\M1_unit|M1_state [1]))) # (!\M1_unit|SRAM_address[16]~2_combout )

	.dataa(\M1_unit|Equal8~4_combout ),
	.datab(\M1_unit|SRAM_address[16]~2_combout ),
	.datac(\M1_unit|M1_state [0]),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\M1_unit|SRAM_address[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|SRAM_address[16]~4 .lut_mask = 16'h33B3;
defparam \M1_unit|SRAM_address[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N8
cycloneii_lcell_comb \M1_unit|Selector20~1 (
// Equation(s):
// \M1_unit|Selector20~1_combout  = (\M1_unit|Selector20~0_combout  & (((\M1_unit|write_address [4]) # (!\M1_unit|SRAM_address[16]~4_combout )))) # (!\M1_unit|Selector20~0_combout  & (\M1_unit|U_sram_address [4] & (\M1_unit|SRAM_address[16]~4_combout )))

	.dataa(\M1_unit|Selector20~0_combout ),
	.datab(\M1_unit|U_sram_address [4]),
	.datac(\M1_unit|SRAM_address[16]~4_combout ),
	.datad(\M1_unit|write_address [4]),
	.cin(gnd),
	.combout(\M1_unit|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector20~1 .lut_mask = 16'hEA4A;
defparam \M1_unit|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N9
cycloneii_lcell_ff \M1_unit|SRAM_address[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector20~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_address [4]));

// Location: LCCOMB_X32_Y8_N24
cycloneii_lcell_comb \SRAM_address[4]~1 (
// Equation(s):
// \SRAM_address[4]~1_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & (\SRAM_address[4]~0_combout )) # (!\Equal5~4_combout  & ((\M1_unit|SRAM_address [4]))))) # (!\Equal5~5_combout  & (((\M1_unit|SRAM_address [4]))))

	.dataa(\SRAM_address[4]~0_combout ),
	.datab(\Equal5~5_combout ),
	.datac(\M1_unit|SRAM_address [4]),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_address[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[4]~1 .lut_mask = 16'hB8F0;
defparam \SRAM_address[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneii_lcell_comb \M1_unit|write_address[7]~31 (
// Equation(s):
// \M1_unit|write_address[7]~31_combout  = (\M1_unit|write_address [7] & (\M1_unit|write_address[6]~30  $ (GND))) # (!\M1_unit|write_address [7] & (!\M1_unit|write_address[6]~30  & VCC))
// \M1_unit|write_address[7]~32  = CARRY((\M1_unit|write_address [7] & !\M1_unit|write_address[6]~30 ))

	.dataa(vcc),
	.datab(\M1_unit|write_address [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|write_address[6]~30 ),
	.combout(\M1_unit|write_address[7]~31_combout ),
	.cout(\M1_unit|write_address[7]~32 ));
// synopsys translate_off
defparam \M1_unit|write_address[7]~31 .lut_mask = 16'hC30C;
defparam \M1_unit|write_address[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y22_N29
cycloneii_lcell_ff \M1_unit|write_address[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|write_address[7]~31_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal9~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|write_address [7]));

// Location: LCCOMB_X33_Y24_N28
cycloneii_lcell_comb \M1_unit|Y_sram_address[7]~32 (
// Equation(s):
// \M1_unit|Y_sram_address[7]~32_combout  = (\M1_unit|Y_sram_address [7] & (!\M1_unit|Y_sram_address[6]~31 )) # (!\M1_unit|Y_sram_address [7] & ((\M1_unit|Y_sram_address[6]~31 ) # (GND)))
// \M1_unit|Y_sram_address[7]~33  = CARRY((!\M1_unit|Y_sram_address[6]~31 ) # (!\M1_unit|Y_sram_address [7]))

	.dataa(vcc),
	.datab(\M1_unit|Y_sram_address [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Y_sram_address[6]~31 ),
	.combout(\M1_unit|Y_sram_address[7]~32_combout ),
	.cout(\M1_unit|Y_sram_address[7]~33 ));
// synopsys translate_off
defparam \M1_unit|Y_sram_address[7]~32 .lut_mask = 16'h3C3F;
defparam \M1_unit|Y_sram_address[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y24_N29
cycloneii_lcell_ff \M1_unit|Y_sram_address[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_sram_address[7]~32_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_sram_address [7]));

// Location: LCCOMB_X33_Y24_N4
cycloneii_lcell_comb \M1_unit|Selector17~0 (
// Equation(s):
// \M1_unit|Selector17~0_combout  = (\M1_unit|SRAM_address[16]~3_combout  & (((\M1_unit|SRAM_address[16]~4_combout )))) # (!\M1_unit|SRAM_address[16]~3_combout  & ((\M1_unit|SRAM_address[16]~4_combout  & (\M1_unit|U_sram_address [7])) # 
// (!\M1_unit|SRAM_address[16]~4_combout  & ((\M1_unit|Y_sram_address [7])))))

	.dataa(\M1_unit|U_sram_address [7]),
	.datab(\M1_unit|SRAM_address[16]~3_combout ),
	.datac(\M1_unit|SRAM_address[16]~4_combout ),
	.datad(\M1_unit|Y_sram_address [7]),
	.cin(gnd),
	.combout(\M1_unit|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector17~0 .lut_mask = 16'hE3E0;
defparam \M1_unit|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneii_lcell_comb \M1_unit|V_sram_address[7]~32 (
// Equation(s):
// \M1_unit|V_sram_address[7]~32_combout  = (\M1_unit|V_sram_address [7] & (!\M1_unit|V_sram_address[6]~31 )) # (!\M1_unit|V_sram_address [7] & ((\M1_unit|V_sram_address[6]~31 ) # (GND)))
// \M1_unit|V_sram_address[7]~33  = CARRY((!\M1_unit|V_sram_address[6]~31 ) # (!\M1_unit|V_sram_address [7]))

	.dataa(vcc),
	.datab(\M1_unit|V_sram_address [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_sram_address[6]~31 ),
	.combout(\M1_unit|V_sram_address[7]~32_combout ),
	.cout(\M1_unit|V_sram_address[7]~33 ));
// synopsys translate_off
defparam \M1_unit|V_sram_address[7]~32 .lut_mask = 16'h3C3F;
defparam \M1_unit|V_sram_address[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y24_N29
cycloneii_lcell_ff \M1_unit|V_sram_address[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_sram_address[7]~32_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_sram_address [7]));

// Location: LCCOMB_X34_Y24_N10
cycloneii_lcell_comb \M1_unit|Selector17~1 (
// Equation(s):
// \M1_unit|Selector17~1_combout  = (\M1_unit|SRAM_address[16]~3_combout  & ((\M1_unit|Selector17~0_combout  & (\M1_unit|write_address [7])) # (!\M1_unit|Selector17~0_combout  & ((\M1_unit|V_sram_address [7]))))) # (!\M1_unit|SRAM_address[16]~3_combout  & 
// (((\M1_unit|Selector17~0_combout ))))

	.dataa(\M1_unit|SRAM_address[16]~3_combout ),
	.datab(\M1_unit|write_address [7]),
	.datac(\M1_unit|Selector17~0_combout ),
	.datad(\M1_unit|V_sram_address [7]),
	.cin(gnd),
	.combout(\M1_unit|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector17~1 .lut_mask = 16'hDAD0;
defparam \M1_unit|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N11
cycloneii_lcell_ff \M1_unit|SRAM_address[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector17~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_address [7]));

// Location: LCCOMB_X33_Y14_N26
cycloneii_lcell_comb \SRAM_address[7]~7 (
// Equation(s):
// \SRAM_address[7]~7_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & (\SRAM_address[7]~6_combout )) # (!\Equal5~4_combout  & ((\M1_unit|SRAM_address [7]))))) # (!\Equal5~5_combout  & (((\M1_unit|SRAM_address [7]))))

	.dataa(\SRAM_address[7]~6_combout ),
	.datab(\M1_unit|SRAM_address [7]),
	.datac(\Equal5~5_combout ),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[7]~7 .lut_mask = 16'hACCC;
defparam \SRAM_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N22
cycloneii_lcell_comb \unit0|WideOr6~0 (
// Equation(s):
// \unit0|WideOr6~0_combout  = (\SRAM_address[6]~5_combout  & (!\SRAM_address[5]~3_combout  & (\SRAM_address[4]~1_combout  $ (!\SRAM_address[7]~7_combout )))) # (!\SRAM_address[6]~5_combout  & (\SRAM_address[4]~1_combout  & (\SRAM_address[5]~3_combout  $ 
// (!\SRAM_address[7]~7_combout ))))

	.dataa(\SRAM_address[6]~5_combout ),
	.datab(\SRAM_address[5]~3_combout ),
	.datac(\SRAM_address[4]~1_combout ),
	.datad(\SRAM_address[7]~7_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr6~0 .lut_mask = 16'h6012;
defparam \unit0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N0
cycloneii_lcell_comb \unit0|WideOr5~0 (
// Equation(s):
// \unit0|WideOr5~0_combout  = (\SRAM_address[5]~3_combout  & ((\SRAM_address[4]~1_combout  & ((\SRAM_address[7]~7_combout ))) # (!\SRAM_address[4]~1_combout  & (\SRAM_address[6]~5_combout )))) # (!\SRAM_address[5]~3_combout  & (\SRAM_address[6]~5_combout  & 
// (\SRAM_address[4]~1_combout  $ (\SRAM_address[7]~7_combout ))))

	.dataa(\SRAM_address[6]~5_combout ),
	.datab(\SRAM_address[5]~3_combout ),
	.datac(\SRAM_address[4]~1_combout ),
	.datad(\SRAM_address[7]~7_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr5~0 .lut_mask = 16'hCA28;
defparam \unit0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N18
cycloneii_lcell_comb \unit0|WideOr4~0 (
// Equation(s):
// \unit0|WideOr4~0_combout  = (\SRAM_address[6]~5_combout  & (\SRAM_address[7]~7_combout  & ((\SRAM_address[5]~3_combout ) # (!\SRAM_address[4]~1_combout )))) # (!\SRAM_address[6]~5_combout  & (\SRAM_address[5]~3_combout  & (!\SRAM_address[4]~1_combout  & 
// !\SRAM_address[7]~7_combout )))

	.dataa(\SRAM_address[6]~5_combout ),
	.datab(\SRAM_address[5]~3_combout ),
	.datac(\SRAM_address[4]~1_combout ),
	.datad(\SRAM_address[7]~7_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr4~0 .lut_mask = 16'h8A04;
defparam \unit0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N20
cycloneii_lcell_comb \unit0|WideOr3~0 (
// Equation(s):
// \unit0|WideOr3~0_combout  = (\SRAM_address[4]~1_combout  & (\SRAM_address[6]~5_combout  $ ((!\SRAM_address[5]~3_combout )))) # (!\SRAM_address[4]~1_combout  & ((\SRAM_address[6]~5_combout  & (!\SRAM_address[5]~3_combout  & !\SRAM_address[7]~7_combout )) # 
// (!\SRAM_address[6]~5_combout  & (\SRAM_address[5]~3_combout  & \SRAM_address[7]~7_combout ))))

	.dataa(\SRAM_address[6]~5_combout ),
	.datab(\SRAM_address[5]~3_combout ),
	.datac(\SRAM_address[4]~1_combout ),
	.datad(\SRAM_address[7]~7_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr3~0 .lut_mask = 16'h9492;
defparam \unit0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N6
cycloneii_lcell_comb \unit0|WideOr2~0 (
// Equation(s):
// \unit0|WideOr2~0_combout  = (\SRAM_address[5]~3_combout  & (((\SRAM_address[4]~1_combout  & !\SRAM_address[7]~7_combout )))) # (!\SRAM_address[5]~3_combout  & ((\SRAM_address[6]~5_combout  & ((!\SRAM_address[7]~7_combout ))) # (!\SRAM_address[6]~5_combout 
//  & (\SRAM_address[4]~1_combout ))))

	.dataa(\SRAM_address[6]~5_combout ),
	.datab(\SRAM_address[5]~3_combout ),
	.datac(\SRAM_address[4]~1_combout ),
	.datad(\SRAM_address[7]~7_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr2~0 .lut_mask = 16'h10F2;
defparam \unit0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N8
cycloneii_lcell_comb \unit0|WideOr1~0 (
// Equation(s):
// \unit0|WideOr1~0_combout  = (\SRAM_address[6]~5_combout  & (\SRAM_address[4]~1_combout  & (\SRAM_address[5]~3_combout  $ (\SRAM_address[7]~7_combout )))) # (!\SRAM_address[6]~5_combout  & (!\SRAM_address[7]~7_combout  & ((\SRAM_address[5]~3_combout ) # 
// (\SRAM_address[4]~1_combout ))))

	.dataa(\SRAM_address[6]~5_combout ),
	.datab(\SRAM_address[5]~3_combout ),
	.datac(\SRAM_address[4]~1_combout ),
	.datad(\SRAM_address[7]~7_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr1~0 .lut_mask = 16'h20D4;
defparam \unit0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N26
cycloneii_lcell_comb \unit0|WideOr0~0 (
// Equation(s):
// \unit0|WideOr0~0_combout  = (\SRAM_address[4]~1_combout  & ((\SRAM_address[7]~7_combout ) # (\SRAM_address[6]~5_combout  $ (\SRAM_address[5]~3_combout )))) # (!\SRAM_address[4]~1_combout  & ((\SRAM_address[5]~3_combout ) # (\SRAM_address[6]~5_combout  $ 
// (\SRAM_address[7]~7_combout ))))

	.dataa(\SRAM_address[6]~5_combout ),
	.datab(\SRAM_address[5]~3_combout ),
	.datac(\SRAM_address[4]~1_combout ),
	.datad(\SRAM_address[7]~7_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr0~0 .lut_mask = 16'hFD6E;
defparam \unit0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneii_lcell_comb \VGA_unit|Add1~12 (
// Equation(s):
// \VGA_unit|Add1~12_combout  = (\VGA_unit|SRAM_address [6] & (\VGA_unit|Add1~11  $ (GND))) # (!\VGA_unit|SRAM_address [6] & (!\VGA_unit|Add1~11  & VCC))
// \VGA_unit|Add1~13  = CARRY((\VGA_unit|SRAM_address [6] & !\VGA_unit|Add1~11 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~11 ),
	.combout(\VGA_unit|Add1~12_combout ),
	.cout(\VGA_unit|Add1~13 ));
// synopsys translate_off
defparam \VGA_unit|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA_unit|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N8
cycloneii_lcell_comb \VGA_unit|Add0~8 (
// Equation(s):
// \VGA_unit|Add0~8_combout  = (\VGA_unit|SRAM_address [6] & ((GND) # (!\VGA_unit|Add0~7 ))) # (!\VGA_unit|SRAM_address [6] & (\VGA_unit|Add0~7  $ (GND)))
// \VGA_unit|Add0~9  = CARRY((\VGA_unit|SRAM_address [6]) # (!\VGA_unit|Add0~7 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~7 ),
	.combout(\VGA_unit|Add0~8_combout ),
	.cout(\VGA_unit|Add0~9 ));
// synopsys translate_off
defparam \VGA_unit|Add0~8 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneii_lcell_comb \VGA_unit|Selector11~0 (
// Equation(s):
// \VGA_unit|Selector11~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Equal1~1_combout  & \VGA_unit|Add0~8_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add1~12_combout ))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Add1~12_combout ),
	.datac(\VGA_unit|Equal1~1_combout ),
	.datad(\VGA_unit|Add0~8_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector11~0 .lut_mask = 16'hE444;
defparam \VGA_unit|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N5
cycloneii_lcell_ff \VGA_unit|SRAM_address[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector11~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [6]));

// Location: LCCOMB_X32_Y18_N28
cycloneii_lcell_comb \VGA_unit|Add1~14 (
// Equation(s):
// \VGA_unit|Add1~14_combout  = (\VGA_unit|SRAM_address [7] & (!\VGA_unit|Add1~13 )) # (!\VGA_unit|SRAM_address [7] & ((\VGA_unit|Add1~13 ) # (GND)))
// \VGA_unit|Add1~15  = CARRY((!\VGA_unit|Add1~13 ) # (!\VGA_unit|SRAM_address [7]))

	.dataa(\VGA_unit|SRAM_address [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~13 ),
	.combout(\VGA_unit|Add1~14_combout ),
	.cout(\VGA_unit|Add1~15 ));
// synopsys translate_off
defparam \VGA_unit|Add1~14 .lut_mask = 16'h5A5F;
defparam \VGA_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneii_lcell_comb \VGA_unit|Add1~16 (
// Equation(s):
// \VGA_unit|Add1~16_combout  = (\VGA_unit|SRAM_address [8] & (\VGA_unit|Add1~15  $ (GND))) # (!\VGA_unit|SRAM_address [8] & (!\VGA_unit|Add1~15  & VCC))
// \VGA_unit|Add1~17  = CARRY((\VGA_unit|SRAM_address [8] & !\VGA_unit|Add1~15 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~15 ),
	.combout(\VGA_unit|Add1~16_combout ),
	.cout(\VGA_unit|Add1~17 ));
// synopsys translate_off
defparam \VGA_unit|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA_unit|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N10
cycloneii_lcell_comb \VGA_unit|Add0~10 (
// Equation(s):
// \VGA_unit|Add0~10_combout  = (\VGA_unit|SRAM_address [7] & (\VGA_unit|Add0~9  & VCC)) # (!\VGA_unit|SRAM_address [7] & (!\VGA_unit|Add0~9 ))
// \VGA_unit|Add0~11  = CARRY((!\VGA_unit|SRAM_address [7] & !\VGA_unit|Add0~9 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~9 ),
	.combout(\VGA_unit|Add0~10_combout ),
	.cout(\VGA_unit|Add0~11 ));
// synopsys translate_off
defparam \VGA_unit|Add0~10 .lut_mask = 16'hC303;
defparam \VGA_unit|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneii_lcell_comb \VGA_unit|Selector10~0 (
// Equation(s):
// \VGA_unit|Selector10~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & ((\VGA_unit|Add0~10_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~14_combout 
// ))))

	.dataa(\VGA_unit|Equal1~1_combout ),
	.datab(\VGA_unit|Add1~14_combout ),
	.datac(\VGA_unit|Add0~10_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector10~0 .lut_mask = 16'hA0CC;
defparam \VGA_unit|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N7
cycloneii_lcell_ff \VGA_unit|SRAM_address[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector10~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [7]));

// Location: LCCOMB_X33_Y17_N12
cycloneii_lcell_comb \VGA_unit|Add0~12 (
// Equation(s):
// \VGA_unit|Add0~12_combout  = (\VGA_unit|SRAM_address [8] & ((GND) # (!\VGA_unit|Add0~11 ))) # (!\VGA_unit|SRAM_address [8] & (\VGA_unit|Add0~11  $ (GND)))
// \VGA_unit|Add0~13  = CARRY((\VGA_unit|SRAM_address [8]) # (!\VGA_unit|Add0~11 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~11 ),
	.combout(\VGA_unit|Add0~12_combout ),
	.cout(\VGA_unit|Add0~13 ));
// synopsys translate_off
defparam \VGA_unit|Add0~12 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneii_lcell_comb \VGA_unit|Selector9~0 (
// Equation(s):
// \VGA_unit|Selector9~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & ((\VGA_unit|Add0~12_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~16_combout 
// ))))

	.dataa(\VGA_unit|Equal1~1_combout ),
	.datab(\VGA_unit|Add1~16_combout ),
	.datac(\VGA_unit|Add0~12_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector9~0 .lut_mask = 16'hA0CC;
defparam \VGA_unit|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N1
cycloneii_lcell_ff \VGA_unit|SRAM_address[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector9~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [8]));

// Location: LCCOMB_X33_Y17_N14
cycloneii_lcell_comb \VGA_unit|Add0~14 (
// Equation(s):
// \VGA_unit|Add0~14_combout  = (\VGA_unit|SRAM_address [9] & (\VGA_unit|Add0~13  & VCC)) # (!\VGA_unit|SRAM_address [9] & (!\VGA_unit|Add0~13 ))
// \VGA_unit|Add0~15  = CARRY((!\VGA_unit|SRAM_address [9] & !\VGA_unit|Add0~13 ))

	.dataa(\VGA_unit|SRAM_address [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~13 ),
	.combout(\VGA_unit|Add0~14_combout ),
	.cout(\VGA_unit|Add0~15 ));
// synopsys translate_off
defparam \VGA_unit|Add0~14 .lut_mask = 16'hA505;
defparam \VGA_unit|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N16
cycloneii_lcell_comb \VGA_unit|Add0~16 (
// Equation(s):
// \VGA_unit|Add0~16_combout  = (\VGA_unit|SRAM_address [10] & ((GND) # (!\VGA_unit|Add0~15 ))) # (!\VGA_unit|SRAM_address [10] & (\VGA_unit|Add0~15  $ (GND)))
// \VGA_unit|Add0~17  = CARRY((\VGA_unit|SRAM_address [10]) # (!\VGA_unit|Add0~15 ))

	.dataa(\VGA_unit|SRAM_address [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~15 ),
	.combout(\VGA_unit|Add0~16_combout ),
	.cout(\VGA_unit|Add0~17 ));
// synopsys translate_off
defparam \VGA_unit|Add0~16 .lut_mask = 16'h5AAF;
defparam \VGA_unit|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneii_lcell_comb \VGA_unit|Add1~18 (
// Equation(s):
// \VGA_unit|Add1~18_combout  = (\VGA_unit|SRAM_address [9] & (!\VGA_unit|Add1~17 )) # (!\VGA_unit|SRAM_address [9] & ((\VGA_unit|Add1~17 ) # (GND)))
// \VGA_unit|Add1~19  = CARRY((!\VGA_unit|Add1~17 ) # (!\VGA_unit|SRAM_address [9]))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~17 ),
	.combout(\VGA_unit|Add1~18_combout ),
	.cout(\VGA_unit|Add1~19 ));
// synopsys translate_off
defparam \VGA_unit|Add1~18 .lut_mask = 16'h3C3F;
defparam \VGA_unit|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneii_lcell_comb \VGA_unit|Selector8~0 (
// Equation(s):
// \VGA_unit|Selector8~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & (\VGA_unit|Add0~14_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~18_combout 
// ))))

	.dataa(\VGA_unit|Equal1~1_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add0~14_combout ),
	.datad(\VGA_unit|Add1~18_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector8~0 .lut_mask = 16'hB380;
defparam \VGA_unit|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N19
cycloneii_lcell_ff \VGA_unit|SRAM_address[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector8~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [9]));

// Location: LCCOMB_X32_Y17_N2
cycloneii_lcell_comb \VGA_unit|Add1~20 (
// Equation(s):
// \VGA_unit|Add1~20_combout  = (\VGA_unit|SRAM_address [10] & (\VGA_unit|Add1~19  $ (GND))) # (!\VGA_unit|SRAM_address [10] & (!\VGA_unit|Add1~19  & VCC))
// \VGA_unit|Add1~21  = CARRY((\VGA_unit|SRAM_address [10] & !\VGA_unit|Add1~19 ))

	.dataa(\VGA_unit|SRAM_address [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~19 ),
	.combout(\VGA_unit|Add1~20_combout ),
	.cout(\VGA_unit|Add1~21 ));
// synopsys translate_off
defparam \VGA_unit|Add1~20 .lut_mask = 16'hA50A;
defparam \VGA_unit|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneii_lcell_comb \VGA_unit|Selector7~0 (
// Equation(s):
// \VGA_unit|Selector7~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & (\VGA_unit|Add0~16_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~20_combout 
// ))))

	.dataa(\VGA_unit|Equal1~1_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add0~16_combout ),
	.datad(\VGA_unit|Add1~20_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector7~0 .lut_mask = 16'hB380;
defparam \VGA_unit|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N21
cycloneii_lcell_ff \VGA_unit|SRAM_address[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [10]));

// Location: LCCOMB_X33_Y11_N12
cycloneii_lcell_comb \SRAM_address[10]~12 (
// Equation(s):
// \SRAM_address[10]~12_combout  = (top_state[0] & ((top_state[1] & ((\VGA_unit|SRAM_address [10]))) # (!top_state[1] & (\UART_unit|SRAM_address [10])))) # (!top_state[0] & ((top_state[1] & (\UART_unit|SRAM_address [10])) # (!top_state[1] & 
// ((\VGA_unit|SRAM_address [10])))))

	.dataa(top_state[0]),
	.datab(\UART_unit|SRAM_address [10]),
	.datac(\VGA_unit|SRAM_address [10]),
	.datad(top_state[1]),
	.cin(gnd),
	.combout(\SRAM_address[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[10]~12 .lut_mask = 16'hE4D8;
defparam \SRAM_address[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N6
cycloneii_lcell_comb \SRAM_address[10]~13 (
// Equation(s):
// \SRAM_address[10]~13_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & ((\SRAM_address[10]~12_combout ))) # (!\Equal5~4_combout  & (\M1_unit|SRAM_address [10])))) # (!\Equal5~5_combout  & (\M1_unit|SRAM_address [10]))

	.dataa(\M1_unit|SRAM_address [10]),
	.datab(\Equal5~5_combout ),
	.datac(\Equal5~4_combout ),
	.datad(\SRAM_address[10]~12_combout ),
	.cin(gnd),
	.combout(\SRAM_address[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[10]~13 .lut_mask = 16'hEA2A;
defparam \SRAM_address[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneii_lcell_comb \SRAM_address[9]~10 (
// Equation(s):
// \SRAM_address[9]~10_combout  = (top_state[0] & ((top_state[1] & ((\VGA_unit|SRAM_address [9]))) # (!top_state[1] & (\UART_unit|SRAM_address [9])))) # (!top_state[0] & ((top_state[1] & (\UART_unit|SRAM_address [9])) # (!top_state[1] & 
// ((\VGA_unit|SRAM_address [9])))))

	.dataa(top_state[0]),
	.datab(\UART_unit|SRAM_address [9]),
	.datac(\VGA_unit|SRAM_address [9]),
	.datad(top_state[1]),
	.cin(gnd),
	.combout(\SRAM_address[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[9]~10 .lut_mask = 16'hE4D8;
defparam \SRAM_address[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N2
cycloneii_lcell_comb \SRAM_address[9]~11 (
// Equation(s):
// \SRAM_address[9]~11_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & ((\SRAM_address[9]~10_combout ))) # (!\Equal5~4_combout  & (\M1_unit|SRAM_address [9])))) # (!\Equal5~5_combout  & (\M1_unit|SRAM_address [9]))

	.dataa(\M1_unit|SRAM_address [9]),
	.datab(\Equal5~5_combout ),
	.datac(\Equal5~4_combout ),
	.datad(\SRAM_address[9]~10_combout ),
	.cin(gnd),
	.combout(\SRAM_address[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[9]~11 .lut_mask = 16'hEA2A;
defparam \SRAM_address[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N28
cycloneii_lcell_comb \M1_unit|U_sram_address[7]~32 (
// Equation(s):
// \M1_unit|U_sram_address[7]~32_combout  = (\M1_unit|U_sram_address [7] & (!\M1_unit|U_sram_address[6]~31 )) # (!\M1_unit|U_sram_address [7] & ((\M1_unit|U_sram_address[6]~31 ) # (GND)))
// \M1_unit|U_sram_address[7]~33  = CARRY((!\M1_unit|U_sram_address[6]~31 ) # (!\M1_unit|U_sram_address [7]))

	.dataa(vcc),
	.datab(\M1_unit|U_sram_address [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|U_sram_address[6]~31 ),
	.combout(\M1_unit|U_sram_address[7]~32_combout ),
	.cout(\M1_unit|U_sram_address[7]~33 ));
// synopsys translate_off
defparam \M1_unit|U_sram_address[7]~32 .lut_mask = 16'h3C3F;
defparam \M1_unit|U_sram_address[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y22_N29
cycloneii_lcell_ff \M1_unit|U_sram_address[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_sram_address[7]~32_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_sram_address [7]));

// Location: LCCOMB_X33_Y22_N30
cycloneii_lcell_comb \M1_unit|U_sram_address[8]~34 (
// Equation(s):
// \M1_unit|U_sram_address[8]~34_combout  = (\M1_unit|U_sram_address [8] & (\M1_unit|U_sram_address[7]~33  $ (GND))) # (!\M1_unit|U_sram_address [8] & (!\M1_unit|U_sram_address[7]~33  & VCC))
// \M1_unit|U_sram_address[8]~35  = CARRY((\M1_unit|U_sram_address [8] & !\M1_unit|U_sram_address[7]~33 ))

	.dataa(vcc),
	.datab(\M1_unit|U_sram_address [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|U_sram_address[7]~33 ),
	.combout(\M1_unit|U_sram_address[8]~34_combout ),
	.cout(\M1_unit|U_sram_address[8]~35 ));
// synopsys translate_off
defparam \M1_unit|U_sram_address[8]~34 .lut_mask = 16'hC30C;
defparam \M1_unit|U_sram_address[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y22_N31
cycloneii_lcell_ff \M1_unit|U_sram_address[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_sram_address[8]~34_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_sram_address [8]));

// Location: LCCOMB_X34_Y24_N30
cycloneii_lcell_comb \M1_unit|V_sram_address[8]~34 (
// Equation(s):
// \M1_unit|V_sram_address[8]~34_combout  = (\M1_unit|V_sram_address [8] & (\M1_unit|V_sram_address[7]~33  & VCC)) # (!\M1_unit|V_sram_address [8] & (!\M1_unit|V_sram_address[7]~33 ))
// \M1_unit|V_sram_address[8]~35  = CARRY((!\M1_unit|V_sram_address [8] & !\M1_unit|V_sram_address[7]~33 ))

	.dataa(vcc),
	.datab(\M1_unit|V_sram_address [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_sram_address[7]~33 ),
	.combout(\M1_unit|V_sram_address[8]~34_combout ),
	.cout(\M1_unit|V_sram_address[8]~35 ));
// synopsys translate_off
defparam \M1_unit|V_sram_address[8]~34 .lut_mask = 16'hC303;
defparam \M1_unit|V_sram_address[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y24_N31
cycloneii_lcell_ff \M1_unit|V_sram_address[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_sram_address[8]~34_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_sram_address [8]));

// Location: LCCOMB_X33_Y24_N30
cycloneii_lcell_comb \M1_unit|Y_sram_address[8]~34 (
// Equation(s):
// \M1_unit|Y_sram_address[8]~34_combout  = (\M1_unit|Y_sram_address [8] & (\M1_unit|Y_sram_address[7]~33  $ (GND))) # (!\M1_unit|Y_sram_address [8] & (!\M1_unit|Y_sram_address[7]~33  & VCC))
// \M1_unit|Y_sram_address[8]~35  = CARRY((\M1_unit|Y_sram_address [8] & !\M1_unit|Y_sram_address[7]~33 ))

	.dataa(vcc),
	.datab(\M1_unit|Y_sram_address [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Y_sram_address[7]~33 ),
	.combout(\M1_unit|Y_sram_address[8]~34_combout ),
	.cout(\M1_unit|Y_sram_address[8]~35 ));
// synopsys translate_off
defparam \M1_unit|Y_sram_address[8]~34 .lut_mask = 16'hC30C;
defparam \M1_unit|Y_sram_address[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y24_N31
cycloneii_lcell_ff \M1_unit|Y_sram_address[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_sram_address[8]~34_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_sram_address [8]));

// Location: LCCOMB_X33_Y24_N6
cycloneii_lcell_comb \M1_unit|Selector16~0 (
// Equation(s):
// \M1_unit|Selector16~0_combout  = (\M1_unit|SRAM_address[16]~4_combout  & (((\M1_unit|SRAM_address[16]~3_combout )))) # (!\M1_unit|SRAM_address[16]~4_combout  & ((\M1_unit|SRAM_address[16]~3_combout  & (!\M1_unit|V_sram_address [8])) # 
// (!\M1_unit|SRAM_address[16]~3_combout  & ((\M1_unit|Y_sram_address [8])))))

	.dataa(\M1_unit|SRAM_address[16]~4_combout ),
	.datab(\M1_unit|V_sram_address [8]),
	.datac(\M1_unit|SRAM_address[16]~3_combout ),
	.datad(\M1_unit|Y_sram_address [8]),
	.cin(gnd),
	.combout(\M1_unit|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector16~0 .lut_mask = 16'hB5B0;
defparam \M1_unit|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cycloneii_lcell_comb \M1_unit|write_address[8]~33 (
// Equation(s):
// \M1_unit|write_address[8]~33_combout  = (\M1_unit|write_address [8] & (!\M1_unit|write_address[7]~32 )) # (!\M1_unit|write_address [8] & ((\M1_unit|write_address[7]~32 ) # (GND)))
// \M1_unit|write_address[8]~34  = CARRY((!\M1_unit|write_address[7]~32 ) # (!\M1_unit|write_address [8]))

	.dataa(vcc),
	.datab(\M1_unit|write_address [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|write_address[7]~32 ),
	.combout(\M1_unit|write_address[8]~33_combout ),
	.cout(\M1_unit|write_address[8]~34 ));
// synopsys translate_off
defparam \M1_unit|write_address[8]~33 .lut_mask = 16'h3C3F;
defparam \M1_unit|write_address[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y22_N31
cycloneii_lcell_ff \M1_unit|write_address[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|write_address[8]~33_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal9~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|write_address [8]));

// Location: LCCOMB_X33_Y22_N12
cycloneii_lcell_comb \M1_unit|Selector16~1 (
// Equation(s):
// \M1_unit|Selector16~1_combout  = (\M1_unit|SRAM_address[16]~4_combout  & ((\M1_unit|Selector16~0_combout  & ((\M1_unit|write_address [8]))) # (!\M1_unit|Selector16~0_combout  & (\M1_unit|U_sram_address [8])))) # (!\M1_unit|SRAM_address[16]~4_combout  & 
// (((\M1_unit|Selector16~0_combout ))))

	.dataa(\M1_unit|SRAM_address[16]~4_combout ),
	.datab(\M1_unit|U_sram_address [8]),
	.datac(\M1_unit|Selector16~0_combout ),
	.datad(\M1_unit|write_address [8]),
	.cin(gnd),
	.combout(\M1_unit|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector16~1 .lut_mask = 16'hF858;
defparam \M1_unit|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N13
cycloneii_lcell_ff \M1_unit|SRAM_address[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector16~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_address [8]));

// Location: LCCOMB_X32_Y16_N6
cycloneii_lcell_comb \SRAM_address[8]~8 (
// Equation(s):
// \SRAM_address[8]~8_combout  = (\UART_unit|SRAM_address [8] & ((\VGA_unit|SRAM_address [8]) # (top_state[1] $ (top_state[0])))) # (!\UART_unit|SRAM_address [8] & (\VGA_unit|SRAM_address [8] & (top_state[1] $ (!top_state[0]))))

	.dataa(\UART_unit|SRAM_address [8]),
	.datab(top_state[1]),
	.datac(\VGA_unit|SRAM_address [8]),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\SRAM_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[8]~8 .lut_mask = 16'hE2B8;
defparam \SRAM_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N16
cycloneii_lcell_comb \SRAM_address[8]~9 (
// Equation(s):
// \SRAM_address[8]~9_combout  = (\Equal5~4_combout  & ((\Equal5~5_combout  & ((\SRAM_address[8]~8_combout ))) # (!\Equal5~5_combout  & (\M1_unit|SRAM_address [8])))) # (!\Equal5~4_combout  & (\M1_unit|SRAM_address [8]))

	.dataa(\Equal5~4_combout ),
	.datab(\M1_unit|SRAM_address [8]),
	.datac(\Equal5~5_combout ),
	.datad(\SRAM_address[8]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_address[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[8]~9 .lut_mask = 16'hEC4C;
defparam \SRAM_address[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneii_lcell_comb \M1_unit|V_sram_address[9]~36 (
// Equation(s):
// \M1_unit|V_sram_address[9]~36_combout  = (\M1_unit|V_sram_address [9] & (!\M1_unit|V_sram_address[8]~35 )) # (!\M1_unit|V_sram_address [9] & ((\M1_unit|V_sram_address[8]~35 ) # (GND)))
// \M1_unit|V_sram_address[9]~37  = CARRY((!\M1_unit|V_sram_address[8]~35 ) # (!\M1_unit|V_sram_address [9]))

	.dataa(vcc),
	.datab(\M1_unit|V_sram_address [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_sram_address[8]~35 ),
	.combout(\M1_unit|V_sram_address[9]~36_combout ),
	.cout(\M1_unit|V_sram_address[9]~37 ));
// synopsys translate_off
defparam \M1_unit|V_sram_address[9]~36 .lut_mask = 16'h3C3F;
defparam \M1_unit|V_sram_address[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y23_N1
cycloneii_lcell_ff \M1_unit|V_sram_address[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_sram_address[9]~36_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_sram_address [9]));

// Location: LCCOMB_X34_Y23_N2
cycloneii_lcell_comb \M1_unit|V_sram_address[10]~38 (
// Equation(s):
// \M1_unit|V_sram_address[10]~38_combout  = (\M1_unit|V_sram_address [10] & (\M1_unit|V_sram_address[9]~37  $ (GND))) # (!\M1_unit|V_sram_address [10] & (!\M1_unit|V_sram_address[9]~37  & VCC))
// \M1_unit|V_sram_address[10]~39  = CARRY((\M1_unit|V_sram_address [10] & !\M1_unit|V_sram_address[9]~37 ))

	.dataa(vcc),
	.datab(\M1_unit|V_sram_address [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_sram_address[9]~37 ),
	.combout(\M1_unit|V_sram_address[10]~38_combout ),
	.cout(\M1_unit|V_sram_address[10]~39 ));
// synopsys translate_off
defparam \M1_unit|V_sram_address[10]~38 .lut_mask = 16'hC30C;
defparam \M1_unit|V_sram_address[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y23_N3
cycloneii_lcell_ff \M1_unit|V_sram_address[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_sram_address[10]~38_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_sram_address [10]));

// Location: LCCOMB_X34_Y23_N4
cycloneii_lcell_comb \M1_unit|V_sram_address[11]~40 (
// Equation(s):
// \M1_unit|V_sram_address[11]~40_combout  = (\M1_unit|V_sram_address [11] & (!\M1_unit|V_sram_address[10]~39 )) # (!\M1_unit|V_sram_address [11] & ((\M1_unit|V_sram_address[10]~39 ) # (GND)))
// \M1_unit|V_sram_address[11]~41  = CARRY((!\M1_unit|V_sram_address[10]~39 ) # (!\M1_unit|V_sram_address [11]))

	.dataa(vcc),
	.datab(\M1_unit|V_sram_address [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_sram_address[10]~39 ),
	.combout(\M1_unit|V_sram_address[11]~40_combout ),
	.cout(\M1_unit|V_sram_address[11]~41 ));
// synopsys translate_off
defparam \M1_unit|V_sram_address[11]~40 .lut_mask = 16'h3C3F;
defparam \M1_unit|V_sram_address[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y23_N5
cycloneii_lcell_ff \M1_unit|V_sram_address[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_sram_address[11]~40_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_sram_address [11]));

// Location: LCCOMB_X33_Y23_N0
cycloneii_lcell_comb \M1_unit|Y_sram_address[9]~36 (
// Equation(s):
// \M1_unit|Y_sram_address[9]~36_combout  = (\M1_unit|Y_sram_address [9] & (!\M1_unit|Y_sram_address[8]~35 )) # (!\M1_unit|Y_sram_address [9] & ((\M1_unit|Y_sram_address[8]~35 ) # (GND)))
// \M1_unit|Y_sram_address[9]~37  = CARRY((!\M1_unit|Y_sram_address[8]~35 ) # (!\M1_unit|Y_sram_address [9]))

	.dataa(vcc),
	.datab(\M1_unit|Y_sram_address [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Y_sram_address[8]~35 ),
	.combout(\M1_unit|Y_sram_address[9]~36_combout ),
	.cout(\M1_unit|Y_sram_address[9]~37 ));
// synopsys translate_off
defparam \M1_unit|Y_sram_address[9]~36 .lut_mask = 16'h3C3F;
defparam \M1_unit|Y_sram_address[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y23_N1
cycloneii_lcell_ff \M1_unit|Y_sram_address[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_sram_address[9]~36_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_sram_address [9]));

// Location: LCCOMB_X33_Y23_N2
cycloneii_lcell_comb \M1_unit|Y_sram_address[10]~38 (
// Equation(s):
// \M1_unit|Y_sram_address[10]~38_combout  = (\M1_unit|Y_sram_address [10] & (\M1_unit|Y_sram_address[9]~37  $ (GND))) # (!\M1_unit|Y_sram_address [10] & (!\M1_unit|Y_sram_address[9]~37  & VCC))
// \M1_unit|Y_sram_address[10]~39  = CARRY((\M1_unit|Y_sram_address [10] & !\M1_unit|Y_sram_address[9]~37 ))

	.dataa(vcc),
	.datab(\M1_unit|Y_sram_address [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Y_sram_address[9]~37 ),
	.combout(\M1_unit|Y_sram_address[10]~38_combout ),
	.cout(\M1_unit|Y_sram_address[10]~39 ));
// synopsys translate_off
defparam \M1_unit|Y_sram_address[10]~38 .lut_mask = 16'hC30C;
defparam \M1_unit|Y_sram_address[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y23_N3
cycloneii_lcell_ff \M1_unit|Y_sram_address[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_sram_address[10]~38_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_sram_address [10]));

// Location: LCCOMB_X33_Y23_N4
cycloneii_lcell_comb \M1_unit|Y_sram_address[11]~40 (
// Equation(s):
// \M1_unit|Y_sram_address[11]~40_combout  = (\M1_unit|Y_sram_address [11] & (!\M1_unit|Y_sram_address[10]~39 )) # (!\M1_unit|Y_sram_address [11] & ((\M1_unit|Y_sram_address[10]~39 ) # (GND)))
// \M1_unit|Y_sram_address[11]~41  = CARRY((!\M1_unit|Y_sram_address[10]~39 ) # (!\M1_unit|Y_sram_address [11]))

	.dataa(vcc),
	.datab(\M1_unit|Y_sram_address [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Y_sram_address[10]~39 ),
	.combout(\M1_unit|Y_sram_address[11]~40_combout ),
	.cout(\M1_unit|Y_sram_address[11]~41 ));
// synopsys translate_off
defparam \M1_unit|Y_sram_address[11]~40 .lut_mask = 16'h3C3F;
defparam \M1_unit|Y_sram_address[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y23_N5
cycloneii_lcell_ff \M1_unit|Y_sram_address[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_sram_address[11]~40_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_sram_address [11]));

// Location: LCCOMB_X33_Y21_N0
cycloneii_lcell_comb \M1_unit|U_sram_address[9]~36 (
// Equation(s):
// \M1_unit|U_sram_address[9]~36_combout  = (\M1_unit|U_sram_address [9] & ((GND) # (!\M1_unit|U_sram_address[8]~35 ))) # (!\M1_unit|U_sram_address [9] & (\M1_unit|U_sram_address[8]~35  $ (GND)))
// \M1_unit|U_sram_address[9]~37  = CARRY((\M1_unit|U_sram_address [9]) # (!\M1_unit|U_sram_address[8]~35 ))

	.dataa(vcc),
	.datab(\M1_unit|U_sram_address [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|U_sram_address[8]~35 ),
	.combout(\M1_unit|U_sram_address[9]~36_combout ),
	.cout(\M1_unit|U_sram_address[9]~37 ));
// synopsys translate_off
defparam \M1_unit|U_sram_address[9]~36 .lut_mask = 16'h3CCF;
defparam \M1_unit|U_sram_address[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y21_N1
cycloneii_lcell_ff \M1_unit|U_sram_address[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_sram_address[9]~36_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_sram_address [9]));

// Location: LCCOMB_X33_Y21_N2
cycloneii_lcell_comb \M1_unit|U_sram_address[10]~38 (
// Equation(s):
// \M1_unit|U_sram_address[10]~38_combout  = (\M1_unit|U_sram_address [10] & (\M1_unit|U_sram_address[9]~37  & VCC)) # (!\M1_unit|U_sram_address [10] & (!\M1_unit|U_sram_address[9]~37 ))
// \M1_unit|U_sram_address[10]~39  = CARRY((!\M1_unit|U_sram_address [10] & !\M1_unit|U_sram_address[9]~37 ))

	.dataa(vcc),
	.datab(\M1_unit|U_sram_address [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|U_sram_address[9]~37 ),
	.combout(\M1_unit|U_sram_address[10]~38_combout ),
	.cout(\M1_unit|U_sram_address[10]~39 ));
// synopsys translate_off
defparam \M1_unit|U_sram_address[10]~38 .lut_mask = 16'hC303;
defparam \M1_unit|U_sram_address[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y21_N3
cycloneii_lcell_ff \M1_unit|U_sram_address[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_sram_address[10]~38_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_sram_address [10]));

// Location: LCCOMB_X33_Y21_N4
cycloneii_lcell_comb \M1_unit|U_sram_address[11]~40 (
// Equation(s):
// \M1_unit|U_sram_address[11]~40_combout  = (\M1_unit|U_sram_address [11] & (!\M1_unit|U_sram_address[10]~39 )) # (!\M1_unit|U_sram_address [11] & ((\M1_unit|U_sram_address[10]~39 ) # (GND)))
// \M1_unit|U_sram_address[11]~41  = CARRY((!\M1_unit|U_sram_address[10]~39 ) # (!\M1_unit|U_sram_address [11]))

	.dataa(vcc),
	.datab(\M1_unit|U_sram_address [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|U_sram_address[10]~39 ),
	.combout(\M1_unit|U_sram_address[11]~40_combout ),
	.cout(\M1_unit|U_sram_address[11]~41 ));
// synopsys translate_off
defparam \M1_unit|U_sram_address[11]~40 .lut_mask = 16'h3C3F;
defparam \M1_unit|U_sram_address[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y21_N5
cycloneii_lcell_ff \M1_unit|U_sram_address[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_sram_address[11]~40_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_sram_address [11]));

// Location: LCCOMB_X33_Y23_N28
cycloneii_lcell_comb \M1_unit|Selector13~0 (
// Equation(s):
// \M1_unit|Selector13~0_combout  = (\M1_unit|SRAM_address[16]~4_combout  & (((\M1_unit|SRAM_address[16]~3_combout ) # (\M1_unit|U_sram_address [11])))) # (!\M1_unit|SRAM_address[16]~4_combout  & (\M1_unit|Y_sram_address [11] & 
// (!\M1_unit|SRAM_address[16]~3_combout )))

	.dataa(\M1_unit|SRAM_address[16]~4_combout ),
	.datab(\M1_unit|Y_sram_address [11]),
	.datac(\M1_unit|SRAM_address[16]~3_combout ),
	.datad(\M1_unit|U_sram_address [11]),
	.cin(gnd),
	.combout(\M1_unit|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector13~0 .lut_mask = 16'hAEA4;
defparam \M1_unit|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneii_lcell_comb \M1_unit|Selector13~1 (
// Equation(s):
// \M1_unit|Selector13~1_combout  = (\M1_unit|SRAM_address[16]~3_combout  & ((\M1_unit|Selector13~0_combout  & (!\M1_unit|write_address [11])) # (!\M1_unit|Selector13~0_combout  & ((\M1_unit|V_sram_address [11]))))) # (!\M1_unit|SRAM_address[16]~3_combout  & 
// (((\M1_unit|Selector13~0_combout ))))

	.dataa(\M1_unit|write_address [11]),
	.datab(\M1_unit|V_sram_address [11]),
	.datac(\M1_unit|SRAM_address[16]~3_combout ),
	.datad(\M1_unit|Selector13~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector13~1 .lut_mask = 16'h5FC0;
defparam \M1_unit|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N27
cycloneii_lcell_ff \M1_unit|SRAM_address[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector13~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_address [11]));

// Location: LCCOMB_X32_Y17_N4
cycloneii_lcell_comb \VGA_unit|Add1~22 (
// Equation(s):
// \VGA_unit|Add1~22_combout  = (\VGA_unit|SRAM_address [11] & (!\VGA_unit|Add1~21 )) # (!\VGA_unit|SRAM_address [11] & ((\VGA_unit|Add1~21 ) # (GND)))
// \VGA_unit|Add1~23  = CARRY((!\VGA_unit|Add1~21 ) # (!\VGA_unit|SRAM_address [11]))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~21 ),
	.combout(\VGA_unit|Add1~22_combout ),
	.cout(\VGA_unit|Add1~23 ));
// synopsys translate_off
defparam \VGA_unit|Add1~22 .lut_mask = 16'h3C3F;
defparam \VGA_unit|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N18
cycloneii_lcell_comb \VGA_unit|Add0~18 (
// Equation(s):
// \VGA_unit|Add0~18_combout  = (\VGA_unit|SRAM_address [11] & (\VGA_unit|Add0~17  & VCC)) # (!\VGA_unit|SRAM_address [11] & (!\VGA_unit|Add0~17 ))
// \VGA_unit|Add0~19  = CARRY((!\VGA_unit|SRAM_address [11] & !\VGA_unit|Add0~17 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~17 ),
	.combout(\VGA_unit|Add0~18_combout ),
	.cout(\VGA_unit|Add0~19 ));
// synopsys translate_off
defparam \VGA_unit|Add0~18 .lut_mask = 16'hC303;
defparam \VGA_unit|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneii_lcell_comb \VGA_unit|Selector6~0 (
// Equation(s):
// \VGA_unit|Selector6~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & ((\VGA_unit|Add0~18_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~22_combout 
// ))))

	.dataa(\VGA_unit|Equal1~1_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add1~22_combout ),
	.datad(\VGA_unit|Add0~18_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector6~0 .lut_mask = 16'hB830;
defparam \VGA_unit|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N23
cycloneii_lcell_ff \VGA_unit|SRAM_address[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [11]));

// Location: LCCOMB_X33_Y11_N24
cycloneii_lcell_comb \SRAM_address[11]~14 (
// Equation(s):
// \SRAM_address[11]~14_combout  = (\UART_unit|SRAM_address [11] & ((\VGA_unit|SRAM_address [11]) # (top_state[1] $ (top_state[0])))) # (!\UART_unit|SRAM_address [11] & (\VGA_unit|SRAM_address [11] & (top_state[1] $ (!top_state[0]))))

	.dataa(\UART_unit|SRAM_address [11]),
	.datab(top_state[1]),
	.datac(top_state[0]),
	.datad(\VGA_unit|SRAM_address [11]),
	.cin(gnd),
	.combout(\SRAM_address[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[11]~14 .lut_mask = 16'hEB28;
defparam \SRAM_address[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N26
cycloneii_lcell_comb \SRAM_address[11]~15 (
// Equation(s):
// \SRAM_address[11]~15_combout  = (\Equal5~4_combout  & ((\Equal5~5_combout  & ((\SRAM_address[11]~14_combout ))) # (!\Equal5~5_combout  & (\M1_unit|SRAM_address [11])))) # (!\Equal5~4_combout  & (\M1_unit|SRAM_address [11]))

	.dataa(\Equal5~4_combout ),
	.datab(\M1_unit|SRAM_address [11]),
	.datac(\Equal5~5_combout ),
	.datad(\SRAM_address[11]~14_combout ),
	.cin(gnd),
	.combout(\SRAM_address[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[11]~15 .lut_mask = 16'hEC4C;
defparam \SRAM_address[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N28
cycloneii_lcell_comb \unit1|WideOr6~0 (
// Equation(s):
// \unit1|WideOr6~0_combout  = (\SRAM_address[10]~13_combout  & (!\SRAM_address[9]~11_combout  & (\SRAM_address[8]~9_combout  $ (!\SRAM_address[11]~15_combout )))) # (!\SRAM_address[10]~13_combout  & (\SRAM_address[8]~9_combout  & 
// (\SRAM_address[9]~11_combout  $ (!\SRAM_address[11]~15_combout ))))

	.dataa(\SRAM_address[10]~13_combout ),
	.datab(\SRAM_address[9]~11_combout ),
	.datac(\SRAM_address[8]~9_combout ),
	.datad(\SRAM_address[11]~15_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr6~0 .lut_mask = 16'h6012;
defparam \unit1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N30
cycloneii_lcell_comb \unit1|WideOr5~0 (
// Equation(s):
// \unit1|WideOr5~0_combout  = (\SRAM_address[9]~11_combout  & ((\SRAM_address[8]~9_combout  & ((\SRAM_address[11]~15_combout ))) # (!\SRAM_address[8]~9_combout  & (\SRAM_address[10]~13_combout )))) # (!\SRAM_address[9]~11_combout  & 
// (\SRAM_address[10]~13_combout  & (\SRAM_address[8]~9_combout  $ (\SRAM_address[11]~15_combout ))))

	.dataa(\SRAM_address[10]~13_combout ),
	.datab(\SRAM_address[9]~11_combout ),
	.datac(\SRAM_address[8]~9_combout ),
	.datad(\SRAM_address[11]~15_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr5~0 .lut_mask = 16'hCA28;
defparam \unit1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N8
cycloneii_lcell_comb \unit1|WideOr4~0 (
// Equation(s):
// \unit1|WideOr4~0_combout  = (\SRAM_address[10]~13_combout  & (\SRAM_address[11]~15_combout  & ((\SRAM_address[9]~11_combout ) # (!\SRAM_address[8]~9_combout )))) # (!\SRAM_address[10]~13_combout  & (\SRAM_address[9]~11_combout  & 
// (!\SRAM_address[8]~9_combout  & !\SRAM_address[11]~15_combout )))

	.dataa(\SRAM_address[10]~13_combout ),
	.datab(\SRAM_address[9]~11_combout ),
	.datac(\SRAM_address[8]~9_combout ),
	.datad(\SRAM_address[11]~15_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr4~0 .lut_mask = 16'h8A04;
defparam \unit1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N18
cycloneii_lcell_comb \unit1|WideOr3~0 (
// Equation(s):
// \unit1|WideOr3~0_combout  = (\SRAM_address[8]~9_combout  & (\SRAM_address[10]~13_combout  $ ((!\SRAM_address[9]~11_combout )))) # (!\SRAM_address[8]~9_combout  & ((\SRAM_address[10]~13_combout  & (!\SRAM_address[9]~11_combout  & 
// !\SRAM_address[11]~15_combout )) # (!\SRAM_address[10]~13_combout  & (\SRAM_address[9]~11_combout  & \SRAM_address[11]~15_combout ))))

	.dataa(\SRAM_address[10]~13_combout ),
	.datab(\SRAM_address[9]~11_combout ),
	.datac(\SRAM_address[8]~9_combout ),
	.datad(\SRAM_address[11]~15_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr3~0 .lut_mask = 16'h9492;
defparam \unit1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N20
cycloneii_lcell_comb \unit1|WideOr2~0 (
// Equation(s):
// \unit1|WideOr2~0_combout  = (\SRAM_address[9]~11_combout  & (((\SRAM_address[8]~9_combout  & !\SRAM_address[11]~15_combout )))) # (!\SRAM_address[9]~11_combout  & ((\SRAM_address[10]~13_combout  & ((!\SRAM_address[11]~15_combout ))) # 
// (!\SRAM_address[10]~13_combout  & (\SRAM_address[8]~9_combout ))))

	.dataa(\SRAM_address[10]~13_combout ),
	.datab(\SRAM_address[9]~11_combout ),
	.datac(\SRAM_address[8]~9_combout ),
	.datad(\SRAM_address[11]~15_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr2~0 .lut_mask = 16'h10F2;
defparam \unit1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N14
cycloneii_lcell_comb \unit1|WideOr1~0 (
// Equation(s):
// \unit1|WideOr1~0_combout  = (\SRAM_address[10]~13_combout  & (\SRAM_address[8]~9_combout  & (\SRAM_address[9]~11_combout  $ (\SRAM_address[11]~15_combout )))) # (!\SRAM_address[10]~13_combout  & (!\SRAM_address[11]~15_combout  & 
// ((\SRAM_address[9]~11_combout ) # (\SRAM_address[8]~9_combout ))))

	.dataa(\SRAM_address[10]~13_combout ),
	.datab(\SRAM_address[9]~11_combout ),
	.datac(\SRAM_address[8]~9_combout ),
	.datad(\SRAM_address[11]~15_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr1~0 .lut_mask = 16'h20D4;
defparam \unit1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N0
cycloneii_lcell_comb \unit1|WideOr0~0 (
// Equation(s):
// \unit1|WideOr0~0_combout  = (\SRAM_address[8]~9_combout  & ((\SRAM_address[11]~15_combout ) # (\SRAM_address[10]~13_combout  $ (\SRAM_address[9]~11_combout )))) # (!\SRAM_address[8]~9_combout  & ((\SRAM_address[9]~11_combout ) # 
// (\SRAM_address[10]~13_combout  $ (\SRAM_address[11]~15_combout ))))

	.dataa(\SRAM_address[10]~13_combout ),
	.datab(\SRAM_address[9]~11_combout ),
	.datac(\SRAM_address[8]~9_combout ),
	.datad(\SRAM_address[11]~15_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr0~0 .lut_mask = 16'hFD6E;
defparam \unit1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneii_lcell_comb \M1_unit|write_address[9]~35 (
// Equation(s):
// \M1_unit|write_address[9]~35_combout  = (\M1_unit|write_address [9] & (\M1_unit|write_address[8]~34  & VCC)) # (!\M1_unit|write_address [9] & (!\M1_unit|write_address[8]~34 ))
// \M1_unit|write_address[9]~36  = CARRY((!\M1_unit|write_address [9] & !\M1_unit|write_address[8]~34 ))

	.dataa(vcc),
	.datab(\M1_unit|write_address [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|write_address[8]~34 ),
	.combout(\M1_unit|write_address[9]~35_combout ),
	.cout(\M1_unit|write_address[9]~36 ));
// synopsys translate_off
defparam \M1_unit|write_address[9]~35 .lut_mask = 16'hC303;
defparam \M1_unit|write_address[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y21_N1
cycloneii_lcell_ff \M1_unit|write_address[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|write_address[9]~35_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal9~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|write_address [9]));

// Location: LCCOMB_X34_Y21_N2
cycloneii_lcell_comb \M1_unit|write_address[10]~37 (
// Equation(s):
// \M1_unit|write_address[10]~37_combout  = (\M1_unit|write_address [10] & ((GND) # (!\M1_unit|write_address[9]~36 ))) # (!\M1_unit|write_address [10] & (\M1_unit|write_address[9]~36  $ (GND)))
// \M1_unit|write_address[10]~38  = CARRY((\M1_unit|write_address [10]) # (!\M1_unit|write_address[9]~36 ))

	.dataa(vcc),
	.datab(\M1_unit|write_address [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|write_address[9]~36 ),
	.combout(\M1_unit|write_address[10]~37_combout ),
	.cout(\M1_unit|write_address[10]~38 ));
// synopsys translate_off
defparam \M1_unit|write_address[10]~37 .lut_mask = 16'h3CCF;
defparam \M1_unit|write_address[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y21_N3
cycloneii_lcell_ff \M1_unit|write_address[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|write_address[10]~37_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal9~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|write_address [10]));

// Location: LCCOMB_X34_Y21_N4
cycloneii_lcell_comb \M1_unit|write_address[11]~39 (
// Equation(s):
// \M1_unit|write_address[11]~39_combout  = (\M1_unit|write_address [11] & (\M1_unit|write_address[10]~38  & VCC)) # (!\M1_unit|write_address [11] & (!\M1_unit|write_address[10]~38 ))
// \M1_unit|write_address[11]~40  = CARRY((!\M1_unit|write_address [11] & !\M1_unit|write_address[10]~38 ))

	.dataa(vcc),
	.datab(\M1_unit|write_address [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|write_address[10]~38 ),
	.combout(\M1_unit|write_address[11]~39_combout ),
	.cout(\M1_unit|write_address[11]~40 ));
// synopsys translate_off
defparam \M1_unit|write_address[11]~39 .lut_mask = 16'hC303;
defparam \M1_unit|write_address[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y21_N5
cycloneii_lcell_ff \M1_unit|write_address[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|write_address[11]~39_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal9~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|write_address [11]));

// Location: LCCOMB_X34_Y21_N6
cycloneii_lcell_comb \M1_unit|write_address[12]~41 (
// Equation(s):
// \M1_unit|write_address[12]~41_combout  = (\M1_unit|write_address [12] & ((GND) # (!\M1_unit|write_address[11]~40 ))) # (!\M1_unit|write_address [12] & (\M1_unit|write_address[11]~40  $ (GND)))
// \M1_unit|write_address[12]~42  = CARRY((\M1_unit|write_address [12]) # (!\M1_unit|write_address[11]~40 ))

	.dataa(\M1_unit|write_address [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|write_address[11]~40 ),
	.combout(\M1_unit|write_address[12]~41_combout ),
	.cout(\M1_unit|write_address[12]~42 ));
// synopsys translate_off
defparam \M1_unit|write_address[12]~41 .lut_mask = 16'h5AAF;
defparam \M1_unit|write_address[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cycloneii_lcell_comb \M1_unit|write_address[13]~43 (
// Equation(s):
// \M1_unit|write_address[13]~43_combout  = (\M1_unit|write_address [13] & (\M1_unit|write_address[12]~42  & VCC)) # (!\M1_unit|write_address [13] & (!\M1_unit|write_address[12]~42 ))
// \M1_unit|write_address[13]~44  = CARRY((!\M1_unit|write_address [13] & !\M1_unit|write_address[12]~42 ))

	.dataa(vcc),
	.datab(\M1_unit|write_address [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|write_address[12]~42 ),
	.combout(\M1_unit|write_address[13]~43_combout ),
	.cout(\M1_unit|write_address[13]~44 ));
// synopsys translate_off
defparam \M1_unit|write_address[13]~43 .lut_mask = 16'hC303;
defparam \M1_unit|write_address[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y21_N9
cycloneii_lcell_ff \M1_unit|write_address[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|write_address[13]~43_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal9~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|write_address [13]));

// Location: LCCOMB_X34_Y21_N10
cycloneii_lcell_comb \M1_unit|write_address[14]~45 (
// Equation(s):
// \M1_unit|write_address[14]~45_combout  = (\M1_unit|write_address [14] & (!\M1_unit|write_address[13]~44 )) # (!\M1_unit|write_address [14] & ((\M1_unit|write_address[13]~44 ) # (GND)))
// \M1_unit|write_address[14]~46  = CARRY((!\M1_unit|write_address[13]~44 ) # (!\M1_unit|write_address [14]))

	.dataa(\M1_unit|write_address [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|write_address[13]~44 ),
	.combout(\M1_unit|write_address[14]~45_combout ),
	.cout(\M1_unit|write_address[14]~46 ));
// synopsys translate_off
defparam \M1_unit|write_address[14]~45 .lut_mask = 16'h5A5F;
defparam \M1_unit|write_address[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y21_N11
cycloneii_lcell_ff \M1_unit|write_address[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|write_address[14]~45_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal9~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|write_address [14]));

// Location: LCCOMB_X33_Y23_N6
cycloneii_lcell_comb \M1_unit|Y_sram_address[12]~42 (
// Equation(s):
// \M1_unit|Y_sram_address[12]~42_combout  = (\M1_unit|Y_sram_address [12] & (\M1_unit|Y_sram_address[11]~41  $ (GND))) # (!\M1_unit|Y_sram_address [12] & (!\M1_unit|Y_sram_address[11]~41  & VCC))
// \M1_unit|Y_sram_address[12]~43  = CARRY((\M1_unit|Y_sram_address [12] & !\M1_unit|Y_sram_address[11]~41 ))

	.dataa(\M1_unit|Y_sram_address [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Y_sram_address[11]~41 ),
	.combout(\M1_unit|Y_sram_address[12]~42_combout ),
	.cout(\M1_unit|Y_sram_address[12]~43 ));
// synopsys translate_off
defparam \M1_unit|Y_sram_address[12]~42 .lut_mask = 16'hA50A;
defparam \M1_unit|Y_sram_address[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N8
cycloneii_lcell_comb \M1_unit|Y_sram_address[13]~44 (
// Equation(s):
// \M1_unit|Y_sram_address[13]~44_combout  = (\M1_unit|Y_sram_address [13] & (!\M1_unit|Y_sram_address[12]~43 )) # (!\M1_unit|Y_sram_address [13] & ((\M1_unit|Y_sram_address[12]~43 ) # (GND)))
// \M1_unit|Y_sram_address[13]~45  = CARRY((!\M1_unit|Y_sram_address[12]~43 ) # (!\M1_unit|Y_sram_address [13]))

	.dataa(vcc),
	.datab(\M1_unit|Y_sram_address [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Y_sram_address[12]~43 ),
	.combout(\M1_unit|Y_sram_address[13]~44_combout ),
	.cout(\M1_unit|Y_sram_address[13]~45 ));
// synopsys translate_off
defparam \M1_unit|Y_sram_address[13]~44 .lut_mask = 16'h3C3F;
defparam \M1_unit|Y_sram_address[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y23_N9
cycloneii_lcell_ff \M1_unit|Y_sram_address[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_sram_address[13]~44_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_sram_address [13]));

// Location: LCCOMB_X33_Y23_N10
cycloneii_lcell_comb \M1_unit|Y_sram_address[14]~46 (
// Equation(s):
// \M1_unit|Y_sram_address[14]~46_combout  = (\M1_unit|Y_sram_address [14] & (\M1_unit|Y_sram_address[13]~45  $ (GND))) # (!\M1_unit|Y_sram_address [14] & (!\M1_unit|Y_sram_address[13]~45  & VCC))
// \M1_unit|Y_sram_address[14]~47  = CARRY((\M1_unit|Y_sram_address [14] & !\M1_unit|Y_sram_address[13]~45 ))

	.dataa(\M1_unit|Y_sram_address [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Y_sram_address[13]~45 ),
	.combout(\M1_unit|Y_sram_address[14]~46_combout ),
	.cout(\M1_unit|Y_sram_address[14]~47 ));
// synopsys translate_off
defparam \M1_unit|Y_sram_address[14]~46 .lut_mask = 16'hA50A;
defparam \M1_unit|Y_sram_address[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y23_N11
cycloneii_lcell_ff \M1_unit|Y_sram_address[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_sram_address[14]~46_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_sram_address [14]));

// Location: LCCOMB_X33_Y23_N26
cycloneii_lcell_comb \M1_unit|Selector10~0 (
// Equation(s):
// \M1_unit|Selector10~0_combout  = (\M1_unit|SRAM_address[16]~3_combout  & (((\M1_unit|SRAM_address[16]~4_combout )) # (!\M1_unit|V_sram_address [14]))) # (!\M1_unit|SRAM_address[16]~3_combout  & (((!\M1_unit|SRAM_address[16]~4_combout  & 
// \M1_unit|Y_sram_address [14]))))

	.dataa(\M1_unit|V_sram_address [14]),
	.datab(\M1_unit|SRAM_address[16]~3_combout ),
	.datac(\M1_unit|SRAM_address[16]~4_combout ),
	.datad(\M1_unit|Y_sram_address [14]),
	.cin(gnd),
	.combout(\M1_unit|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector10~0 .lut_mask = 16'hC7C4;
defparam \M1_unit|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N24
cycloneii_lcell_comb \M1_unit|Selector10~1 (
// Equation(s):
// \M1_unit|Selector10~1_combout  = (\M1_unit|SRAM_address[16]~4_combout  & ((\M1_unit|Selector10~0_combout  & ((\M1_unit|write_address [14]))) # (!\M1_unit|Selector10~0_combout  & (\M1_unit|U_sram_address [14])))) # (!\M1_unit|SRAM_address[16]~4_combout  & 
// (((\M1_unit|Selector10~0_combout ))))

	.dataa(\M1_unit|U_sram_address [14]),
	.datab(\M1_unit|write_address [14]),
	.datac(\M1_unit|SRAM_address[16]~4_combout ),
	.datad(\M1_unit|Selector10~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector10~1 .lut_mask = 16'hCFA0;
defparam \M1_unit|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N25
cycloneii_lcell_ff \M1_unit|SRAM_address[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector10~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_address [14]));

// Location: LCCOMB_X34_Y15_N24
cycloneii_lcell_comb \SRAM_address[14]~20 (
// Equation(s):
// \SRAM_address[14]~20_combout  = (\VGA_unit|SRAM_address [14] & ((\UART_unit|SRAM_address [14]) # (top_state[1] $ (!top_state[0])))) # (!\VGA_unit|SRAM_address [14] & (\UART_unit|SRAM_address [14] & (top_state[1] $ (top_state[0]))))

	.dataa(\VGA_unit|SRAM_address [14]),
	.datab(top_state[1]),
	.datac(\UART_unit|SRAM_address [14]),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\SRAM_address[14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[14]~20 .lut_mask = 16'hB8E2;
defparam \SRAM_address[14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N10
cycloneii_lcell_comb \SRAM_address[14]~21 (
// Equation(s):
// \SRAM_address[14]~21_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & ((\SRAM_address[14]~20_combout ))) # (!\Equal5~4_combout  & (\M1_unit|SRAM_address [14])))) # (!\Equal5~5_combout  & (\M1_unit|SRAM_address [14]))

	.dataa(\Equal5~5_combout ),
	.datab(\M1_unit|SRAM_address [14]),
	.datac(\SRAM_address[14]~20_combout ),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_address[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[14]~21 .lut_mask = 16'hE4CC;
defparam \SRAM_address[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneii_lcell_comb \M1_unit|V_sram_address[13]~44 (
// Equation(s):
// \M1_unit|V_sram_address[13]~44_combout  = (\M1_unit|V_sram_address [13] & ((GND) # (!\M1_unit|V_sram_address[12]~43 ))) # (!\M1_unit|V_sram_address [13] & (\M1_unit|V_sram_address[12]~43  $ (GND)))
// \M1_unit|V_sram_address[13]~45  = CARRY((\M1_unit|V_sram_address [13]) # (!\M1_unit|V_sram_address[12]~43 ))

	.dataa(vcc),
	.datab(\M1_unit|V_sram_address [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|V_sram_address[12]~43 ),
	.combout(\M1_unit|V_sram_address[13]~44_combout ),
	.cout(\M1_unit|V_sram_address[13]~45 ));
// synopsys translate_off
defparam \M1_unit|V_sram_address[13]~44 .lut_mask = 16'h3CCF;
defparam \M1_unit|V_sram_address[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y23_N9
cycloneii_lcell_ff \M1_unit|V_sram_address[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_sram_address[13]~44_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_sram_address [13]));

// Location: LCCOMB_X33_Y23_N24
cycloneii_lcell_comb \M1_unit|Selector11~0 (
// Equation(s):
// \M1_unit|Selector11~0_combout  = (\M1_unit|SRAM_address[16]~3_combout  & (((\M1_unit|SRAM_address[16]~4_combout )))) # (!\M1_unit|SRAM_address[16]~3_combout  & ((\M1_unit|SRAM_address[16]~4_combout  & (\M1_unit|U_sram_address [13])) # 
// (!\M1_unit|SRAM_address[16]~4_combout  & ((\M1_unit|Y_sram_address [13])))))

	.dataa(\M1_unit|U_sram_address [13]),
	.datab(\M1_unit|SRAM_address[16]~3_combout ),
	.datac(\M1_unit|SRAM_address[16]~4_combout ),
	.datad(\M1_unit|Y_sram_address [13]),
	.cin(gnd),
	.combout(\M1_unit|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector11~0 .lut_mask = 16'hE3E0;
defparam \M1_unit|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneii_lcell_comb \M1_unit|Selector11~1 (
// Equation(s):
// \M1_unit|Selector11~1_combout  = (\M1_unit|SRAM_address[16]~3_combout  & ((\M1_unit|Selector11~0_combout  & (!\M1_unit|write_address [13])) # (!\M1_unit|Selector11~0_combout  & ((!\M1_unit|V_sram_address [13]))))) # (!\M1_unit|SRAM_address[16]~3_combout  
// & (((\M1_unit|Selector11~0_combout ))))

	.dataa(\M1_unit|write_address [13]),
	.datab(\M1_unit|V_sram_address [13]),
	.datac(\M1_unit|SRAM_address[16]~3_combout ),
	.datad(\M1_unit|Selector11~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector11~1 .lut_mask = 16'h5F30;
defparam \M1_unit|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N29
cycloneii_lcell_ff \M1_unit|SRAM_address[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector11~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_address [13]));

// Location: LCCOMB_X33_Y17_N20
cycloneii_lcell_comb \VGA_unit|Add0~20 (
// Equation(s):
// \VGA_unit|Add0~20_combout  = (\VGA_unit|SRAM_address [12] & ((GND) # (!\VGA_unit|Add0~19 ))) # (!\VGA_unit|SRAM_address [12] & (\VGA_unit|Add0~19  $ (GND)))
// \VGA_unit|Add0~21  = CARRY((\VGA_unit|SRAM_address [12]) # (!\VGA_unit|Add0~19 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~19 ),
	.combout(\VGA_unit|Add0~20_combout ),
	.cout(\VGA_unit|Add0~21 ));
// synopsys translate_off
defparam \VGA_unit|Add0~20 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneii_lcell_comb \VGA_unit|Selector5~0 (
// Equation(s):
// \VGA_unit|Selector5~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Equal1~1_combout  & \VGA_unit|Add0~20_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add1~24_combout ))

	.dataa(\VGA_unit|Add1~24_combout ),
	.datab(\VGA_unit|Equal1~1_combout ),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datad(\VGA_unit|Add0~20_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector5~0 .lut_mask = 16'hCA0A;
defparam \VGA_unit|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N17
cycloneii_lcell_ff \VGA_unit|SRAM_address[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [12]));

// Location: LCCOMB_X32_Y17_N8
cycloneii_lcell_comb \VGA_unit|Add1~26 (
// Equation(s):
// \VGA_unit|Add1~26_combout  = (\VGA_unit|SRAM_address [13] & (!\VGA_unit|Add1~25 )) # (!\VGA_unit|SRAM_address [13] & ((\VGA_unit|Add1~25 ) # (GND)))
// \VGA_unit|Add1~27  = CARRY((!\VGA_unit|Add1~25 ) # (!\VGA_unit|SRAM_address [13]))

	.dataa(\VGA_unit|SRAM_address [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~25 ),
	.combout(\VGA_unit|Add1~26_combout ),
	.cout(\VGA_unit|Add1~27 ));
// synopsys translate_off
defparam \VGA_unit|Add1~26 .lut_mask = 16'h5A5F;
defparam \VGA_unit|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N22
cycloneii_lcell_comb \VGA_unit|Add0~22 (
// Equation(s):
// \VGA_unit|Add0~22_combout  = (\VGA_unit|SRAM_address [13] & (\VGA_unit|Add0~21  & VCC)) # (!\VGA_unit|SRAM_address [13] & (!\VGA_unit|Add0~21 ))
// \VGA_unit|Add0~23  = CARRY((!\VGA_unit|SRAM_address [13] & !\VGA_unit|Add0~21 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~21 ),
	.combout(\VGA_unit|Add0~22_combout ),
	.cout(\VGA_unit|Add0~23 ));
// synopsys translate_off
defparam \VGA_unit|Add0~22 .lut_mask = 16'hC303;
defparam \VGA_unit|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneii_lcell_comb \VGA_unit|Selector4~0 (
// Equation(s):
// \VGA_unit|Selector4~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & ((\VGA_unit|Add0~22_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~26_combout 
// ))))

	.dataa(\VGA_unit|Equal1~1_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add1~26_combout ),
	.datad(\VGA_unit|Add0~22_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector4~0 .lut_mask = 16'hB830;
defparam \VGA_unit|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N25
cycloneii_lcell_ff \VGA_unit|SRAM_address[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [13]));

// Location: LCCOMB_X34_Y15_N4
cycloneii_lcell_comb \SRAM_address[13]~18 (
// Equation(s):
// \SRAM_address[13]~18_combout  = (\UART_unit|SRAM_address [13] & ((\VGA_unit|SRAM_address [13]) # (top_state[1] $ (top_state[0])))) # (!\UART_unit|SRAM_address [13] & (\VGA_unit|SRAM_address [13] & (top_state[1] $ (!top_state[0]))))

	.dataa(\UART_unit|SRAM_address [13]),
	.datab(top_state[1]),
	.datac(\VGA_unit|SRAM_address [13]),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\SRAM_address[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[13]~18 .lut_mask = 16'hE2B8;
defparam \SRAM_address[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N22
cycloneii_lcell_comb \SRAM_address[13]~19 (
// Equation(s):
// \SRAM_address[13]~19_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & ((\SRAM_address[13]~18_combout ))) # (!\Equal5~4_combout  & (\M1_unit|SRAM_address [13])))) # (!\Equal5~5_combout  & (\M1_unit|SRAM_address [13]))

	.dataa(\Equal5~5_combout ),
	.datab(\M1_unit|SRAM_address [13]),
	.datac(\SRAM_address[13]~18_combout ),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_address[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[13]~19 .lut_mask = 16'hE4CC;
defparam \SRAM_address[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N28
cycloneii_lcell_comb \SRAM_address[15]~22 (
// Equation(s):
// \SRAM_address[15]~22_combout  = (\VGA_unit|SRAM_address [15] & ((\UART_unit|SRAM_address [15]) # (top_state[1] $ (!top_state[0])))) # (!\VGA_unit|SRAM_address [15] & (\UART_unit|SRAM_address [15] & (top_state[1] $ (top_state[0]))))

	.dataa(\VGA_unit|SRAM_address [15]),
	.datab(top_state[1]),
	.datac(\UART_unit|SRAM_address [15]),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\SRAM_address[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[15]~22 .lut_mask = 16'hB8E2;
defparam \SRAM_address[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneii_lcell_comb \M1_unit|write_address[15]~47 (
// Equation(s):
// \M1_unit|write_address[15]~47_combout  = (\M1_unit|write_address [15] & (\M1_unit|write_address[14]~46  $ (GND))) # (!\M1_unit|write_address [15] & (!\M1_unit|write_address[14]~46  & VCC))
// \M1_unit|write_address[15]~48  = CARRY((\M1_unit|write_address [15] & !\M1_unit|write_address[14]~46 ))

	.dataa(\M1_unit|write_address [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|write_address[14]~46 ),
	.combout(\M1_unit|write_address[15]~47_combout ),
	.cout(\M1_unit|write_address[15]~48 ));
// synopsys translate_off
defparam \M1_unit|write_address[15]~47 .lut_mask = 16'hA50A;
defparam \M1_unit|write_address[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y21_N13
cycloneii_lcell_ff \M1_unit|write_address[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|write_address[15]~47_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal9~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|write_address [15]));

// Location: LCFF_X34_Y23_N13
cycloneii_lcell_ff \M1_unit|V_sram_address[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|V_sram_address[15]~48_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|V_sram_address [15]));

// Location: LCCOMB_X34_Y23_N22
cycloneii_lcell_comb \M1_unit|Selector9~1 (
// Equation(s):
// \M1_unit|Selector9~1_combout  = (\M1_unit|Selector9~0_combout  & ((\M1_unit|write_address [15]) # ((!\M1_unit|SRAM_address[16]~3_combout )))) # (!\M1_unit|Selector9~0_combout  & (((\M1_unit|SRAM_address[16]~3_combout  & !\M1_unit|V_sram_address [15]))))

	.dataa(\M1_unit|Selector9~0_combout ),
	.datab(\M1_unit|write_address [15]),
	.datac(\M1_unit|SRAM_address[16]~3_combout ),
	.datad(\M1_unit|V_sram_address [15]),
	.cin(gnd),
	.combout(\M1_unit|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector9~1 .lut_mask = 16'h8ADA;
defparam \M1_unit|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N23
cycloneii_lcell_ff \M1_unit|SRAM_address[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector9~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_address [15]));

// Location: LCCOMB_X34_Y15_N14
cycloneii_lcell_comb \SRAM_address[15]~23 (
// Equation(s):
// \SRAM_address[15]~23_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & (\SRAM_address[15]~22_combout )) # (!\Equal5~4_combout  & ((\M1_unit|SRAM_address [15]))))) # (!\Equal5~5_combout  & (((\M1_unit|SRAM_address [15]))))

	.dataa(\Equal5~5_combout ),
	.datab(\SRAM_address[15]~22_combout ),
	.datac(\M1_unit|SRAM_address [15]),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_address[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[15]~23 .lut_mask = 16'hD8F0;
defparam \SRAM_address[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N24
cycloneii_lcell_comb \UART_unit|Add1~34 (
// Equation(s):
// \UART_unit|Add1~34_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~32_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|Add1~32_combout ),
	.datab(\UART_unit|LessThan1~5_combout ),
	.datac(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datad(\UART_rx_initialize~regout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~34 .lut_mask = 16'h00B0;
defparam \UART_unit|Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N25
cycloneii_lcell_ff \UART_unit|SRAM_address[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~34_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [12]));

// Location: LCCOMB_X34_Y15_N8
cycloneii_lcell_comb \SRAM_address[12]~16 (
// Equation(s):
// \SRAM_address[12]~16_combout  = (\VGA_unit|SRAM_address [12] & ((\UART_unit|SRAM_address [12]) # (top_state[1] $ (!top_state[0])))) # (!\VGA_unit|SRAM_address [12] & (\UART_unit|SRAM_address [12] & (top_state[1] $ (top_state[0]))))

	.dataa(\VGA_unit|SRAM_address [12]),
	.datab(top_state[1]),
	.datac(\UART_unit|SRAM_address [12]),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\SRAM_address[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[12]~16 .lut_mask = 16'hB8E2;
defparam \SRAM_address[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N7
cycloneii_lcell_ff \M1_unit|Y_sram_address[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_sram_address[12]~42_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_sram_address [12]));

// Location: LCCOMB_X33_Y23_N22
cycloneii_lcell_comb \M1_unit|Selector12~0 (
// Equation(s):
// \M1_unit|Selector12~0_combout  = (\M1_unit|SRAM_address[16]~3_combout  & ((\M1_unit|V_sram_address [12]) # ((\M1_unit|SRAM_address[16]~4_combout )))) # (!\M1_unit|SRAM_address[16]~3_combout  & (((!\M1_unit|SRAM_address[16]~4_combout  & 
// \M1_unit|Y_sram_address [12]))))

	.dataa(\M1_unit|V_sram_address [12]),
	.datab(\M1_unit|SRAM_address[16]~3_combout ),
	.datac(\M1_unit|SRAM_address[16]~4_combout ),
	.datad(\M1_unit|Y_sram_address [12]),
	.cin(gnd),
	.combout(\M1_unit|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector12~0 .lut_mask = 16'hCBC8;
defparam \M1_unit|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N7
cycloneii_lcell_ff \M1_unit|write_address[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|write_address[12]~41_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal9~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|write_address [12]));

// Location: LCCOMB_X33_Y21_N30
cycloneii_lcell_comb \M1_unit|Selector12~1 (
// Equation(s):
// \M1_unit|Selector12~1_combout  = (\M1_unit|Selector12~0_combout  & (((!\M1_unit|write_address [12]) # (!\M1_unit|SRAM_address[16]~4_combout )))) # (!\M1_unit|Selector12~0_combout  & (!\M1_unit|U_sram_address [12] & (\M1_unit|SRAM_address[16]~4_combout )))

	.dataa(\M1_unit|U_sram_address [12]),
	.datab(\M1_unit|Selector12~0_combout ),
	.datac(\M1_unit|SRAM_address[16]~4_combout ),
	.datad(\M1_unit|write_address [12]),
	.cin(gnd),
	.combout(\M1_unit|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector12~1 .lut_mask = 16'h1CDC;
defparam \M1_unit|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N31
cycloneii_lcell_ff \M1_unit|SRAM_address[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector12~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_address [12]));

// Location: LCCOMB_X34_Y15_N2
cycloneii_lcell_comb \SRAM_address[12]~17 (
// Equation(s):
// \SRAM_address[12]~17_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & (\SRAM_address[12]~16_combout )) # (!\Equal5~4_combout  & ((\M1_unit|SRAM_address [12]))))) # (!\Equal5~5_combout  & (((\M1_unit|SRAM_address [12]))))

	.dataa(\Equal5~5_combout ),
	.datab(\SRAM_address[12]~16_combout ),
	.datac(\M1_unit|SRAM_address [12]),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_address[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[12]~17 .lut_mask = 16'hD8F0;
defparam \SRAM_address[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N0
cycloneii_lcell_comb \unit2|WideOr6~0 (
// Equation(s):
// \unit2|WideOr6~0_combout  = (\SRAM_address[14]~21_combout  & (!\SRAM_address[13]~19_combout  & (\SRAM_address[15]~23_combout  $ (!\SRAM_address[12]~17_combout )))) # (!\SRAM_address[14]~21_combout  & (\SRAM_address[12]~17_combout  & 
// (\SRAM_address[13]~19_combout  $ (!\SRAM_address[15]~23_combout ))))

	.dataa(\SRAM_address[14]~21_combout ),
	.datab(\SRAM_address[13]~19_combout ),
	.datac(\SRAM_address[15]~23_combout ),
	.datad(\SRAM_address[12]~17_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr6~0 .lut_mask = 16'h6102;
defparam \unit2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
cycloneii_lcell_comb \unit2|WideOr5~0 (
// Equation(s):
// \unit2|WideOr5~0_combout  = (\SRAM_address[13]~19_combout  & ((\SRAM_address[12]~17_combout  & ((\SRAM_address[15]~23_combout ))) # (!\SRAM_address[12]~17_combout  & (\SRAM_address[14]~21_combout )))) # (!\SRAM_address[13]~19_combout  & 
// (\SRAM_address[14]~21_combout  & (\SRAM_address[15]~23_combout  $ (\SRAM_address[12]~17_combout ))))

	.dataa(\SRAM_address[14]~21_combout ),
	.datab(\SRAM_address[13]~19_combout ),
	.datac(\SRAM_address[15]~23_combout ),
	.datad(\SRAM_address[12]~17_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \unit2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N20
cycloneii_lcell_comb \unit2|WideOr4~0 (
// Equation(s):
// \unit2|WideOr4~0_combout  = (\SRAM_address[14]~21_combout  & (\SRAM_address[15]~23_combout  & ((\SRAM_address[13]~19_combout ) # (!\SRAM_address[12]~17_combout )))) # (!\SRAM_address[14]~21_combout  & (\SRAM_address[13]~19_combout  & 
// (!\SRAM_address[15]~23_combout  & !\SRAM_address[12]~17_combout )))

	.dataa(\SRAM_address[14]~21_combout ),
	.datab(\SRAM_address[13]~19_combout ),
	.datac(\SRAM_address[15]~23_combout ),
	.datad(\SRAM_address[12]~17_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr4~0 .lut_mask = 16'h80A4;
defparam \unit2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N30
cycloneii_lcell_comb \unit2|WideOr3~0 (
// Equation(s):
// \unit2|WideOr3~0_combout  = (\SRAM_address[12]~17_combout  & (\SRAM_address[14]~21_combout  $ ((!\SRAM_address[13]~19_combout )))) # (!\SRAM_address[12]~17_combout  & ((\SRAM_address[14]~21_combout  & (!\SRAM_address[13]~19_combout  & 
// !\SRAM_address[15]~23_combout )) # (!\SRAM_address[14]~21_combout  & (\SRAM_address[13]~19_combout  & \SRAM_address[15]~23_combout ))))

	.dataa(\SRAM_address[14]~21_combout ),
	.datab(\SRAM_address[13]~19_combout ),
	.datac(\SRAM_address[15]~23_combout ),
	.datad(\SRAM_address[12]~17_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr3~0 .lut_mask = 16'h9942;
defparam \unit2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N16
cycloneii_lcell_comb \unit2|WideOr2~0 (
// Equation(s):
// \unit2|WideOr2~0_combout  = (\SRAM_address[13]~19_combout  & (((!\SRAM_address[15]~23_combout  & \SRAM_address[12]~17_combout )))) # (!\SRAM_address[13]~19_combout  & ((\SRAM_address[14]~21_combout  & (!\SRAM_address[15]~23_combout )) # 
// (!\SRAM_address[14]~21_combout  & ((\SRAM_address[12]~17_combout )))))

	.dataa(\SRAM_address[14]~21_combout ),
	.datab(\SRAM_address[13]~19_combout ),
	.datac(\SRAM_address[15]~23_combout ),
	.datad(\SRAM_address[12]~17_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr2~0 .lut_mask = 16'h1F02;
defparam \unit2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N26
cycloneii_lcell_comb \unit2|WideOr1~0 (
// Equation(s):
// \unit2|WideOr1~0_combout  = (\SRAM_address[14]~21_combout  & (\SRAM_address[12]~17_combout  & (\SRAM_address[13]~19_combout  $ (\SRAM_address[15]~23_combout )))) # (!\SRAM_address[14]~21_combout  & (!\SRAM_address[15]~23_combout  & 
// ((\SRAM_address[13]~19_combout ) # (\SRAM_address[12]~17_combout ))))

	.dataa(\SRAM_address[14]~21_combout ),
	.datab(\SRAM_address[13]~19_combout ),
	.datac(\SRAM_address[15]~23_combout ),
	.datad(\SRAM_address[12]~17_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr1~0 .lut_mask = 16'h2D04;
defparam \unit2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
cycloneii_lcell_comb \unit2|WideOr0~0 (
// Equation(s):
// \unit2|WideOr0~0_combout  = (\SRAM_address[12]~17_combout  & ((\SRAM_address[15]~23_combout ) # (\SRAM_address[14]~21_combout  $ (\SRAM_address[13]~19_combout )))) # (!\SRAM_address[12]~17_combout  & ((\SRAM_address[13]~19_combout ) # 
// (\SRAM_address[14]~21_combout  $ (\SRAM_address[15]~23_combout ))))

	.dataa(\SRAM_address[14]~21_combout ),
	.datab(\SRAM_address[13]~19_combout ),
	.datac(\SRAM_address[15]~23_combout ),
	.datad(\SRAM_address[12]~17_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \unit2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneii_lcell_comb \M1_unit|write_address[16]~49 (
// Equation(s):
// \M1_unit|write_address[16]~49_combout  = (\M1_unit|write_address [16] & (!\M1_unit|write_address[15]~48 )) # (!\M1_unit|write_address [16] & ((\M1_unit|write_address[15]~48 ) # (GND)))
// \M1_unit|write_address[16]~50  = CARRY((!\M1_unit|write_address[15]~48 ) # (!\M1_unit|write_address [16]))

	.dataa(vcc),
	.datab(\M1_unit|write_address [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|write_address[15]~48 ),
	.combout(\M1_unit|write_address[16]~49_combout ),
	.cout(\M1_unit|write_address[16]~50 ));
// synopsys translate_off
defparam \M1_unit|write_address[16]~49 .lut_mask = 16'h3C3F;
defparam \M1_unit|write_address[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y21_N15
cycloneii_lcell_ff \M1_unit|write_address[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|write_address[16]~49_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal9~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|write_address [16]));

// Location: LCCOMB_X34_Y21_N16
cycloneii_lcell_comb \M1_unit|write_address[17]~51 (
// Equation(s):
// \M1_unit|write_address[17]~51_combout  = \M1_unit|write_address [17] $ (!\M1_unit|write_address[16]~50 )

	.dataa(\M1_unit|write_address [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|write_address[16]~50 ),
	.combout(\M1_unit|write_address[17]~51_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|write_address[17]~51 .lut_mask = 16'hA5A5;
defparam \M1_unit|write_address[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y21_N17
cycloneii_lcell_ff \M1_unit|write_address[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|write_address[17]~51_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal9~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|write_address [17]));

// Location: LCCOMB_X33_Y21_N8
cycloneii_lcell_comb \M1_unit|U_sram_address[13]~44 (
// Equation(s):
// \M1_unit|U_sram_address[13]~44_combout  = (\M1_unit|U_sram_address [13] & (!\M1_unit|U_sram_address[12]~43 )) # (!\M1_unit|U_sram_address [13] & ((\M1_unit|U_sram_address[12]~43 ) # (GND)))
// \M1_unit|U_sram_address[13]~45  = CARRY((!\M1_unit|U_sram_address[12]~43 ) # (!\M1_unit|U_sram_address [13]))

	.dataa(vcc),
	.datab(\M1_unit|U_sram_address [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|U_sram_address[12]~43 ),
	.combout(\M1_unit|U_sram_address[13]~44_combout ),
	.cout(\M1_unit|U_sram_address[13]~45 ));
// synopsys translate_off
defparam \M1_unit|U_sram_address[13]~44 .lut_mask = 16'h3C3F;
defparam \M1_unit|U_sram_address[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y21_N9
cycloneii_lcell_ff \M1_unit|U_sram_address[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_sram_address[13]~44_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_sram_address [13]));

// Location: LCCOMB_X33_Y21_N14
cycloneii_lcell_comb \M1_unit|U_sram_address[16]~50 (
// Equation(s):
// \M1_unit|U_sram_address[16]~50_combout  = (\M1_unit|U_sram_address [16] & (\M1_unit|U_sram_address[15]~49  $ (GND))) # (!\M1_unit|U_sram_address [16] & (!\M1_unit|U_sram_address[15]~49  & VCC))
// \M1_unit|U_sram_address[16]~51  = CARRY((\M1_unit|U_sram_address [16] & !\M1_unit|U_sram_address[15]~49 ))

	.dataa(vcc),
	.datab(\M1_unit|U_sram_address [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|U_sram_address[15]~49 ),
	.combout(\M1_unit|U_sram_address[16]~50_combout ),
	.cout(\M1_unit|U_sram_address[16]~51 ));
// synopsys translate_off
defparam \M1_unit|U_sram_address[16]~50 .lut_mask = 16'hC30C;
defparam \M1_unit|U_sram_address[16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y21_N15
cycloneii_lcell_ff \M1_unit|U_sram_address[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_sram_address[16]~50_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_sram_address [16]));

// Location: LCCOMB_X33_Y21_N16
cycloneii_lcell_comb \M1_unit|U_sram_address[17]~52 (
// Equation(s):
// \M1_unit|U_sram_address[17]~52_combout  = \M1_unit|U_sram_address [17] $ (\M1_unit|U_sram_address[16]~51 )

	.dataa(\M1_unit|U_sram_address [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|U_sram_address[16]~51 ),
	.combout(\M1_unit|U_sram_address[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|U_sram_address[17]~52 .lut_mask = 16'h5A5A;
defparam \M1_unit|U_sram_address[17]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y21_N17
cycloneii_lcell_ff \M1_unit|U_sram_address[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_sram_address[17]~52_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_sram_address [17]));

// Location: LCCOMB_X33_Y23_N14
cycloneii_lcell_comb \M1_unit|Y_sram_address[16]~50 (
// Equation(s):
// \M1_unit|Y_sram_address[16]~50_combout  = (\M1_unit|Y_sram_address [16] & (\M1_unit|Y_sram_address[15]~49  $ (GND))) # (!\M1_unit|Y_sram_address [16] & (!\M1_unit|Y_sram_address[15]~49  & VCC))
// \M1_unit|Y_sram_address[16]~51  = CARRY((\M1_unit|Y_sram_address [16] & !\M1_unit|Y_sram_address[15]~49 ))

	.dataa(vcc),
	.datab(\M1_unit|Y_sram_address [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Y_sram_address[15]~49 ),
	.combout(\M1_unit|Y_sram_address[16]~50_combout ),
	.cout(\M1_unit|Y_sram_address[16]~51 ));
// synopsys translate_off
defparam \M1_unit|Y_sram_address[16]~50 .lut_mask = 16'hC30C;
defparam \M1_unit|Y_sram_address[16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y23_N15
cycloneii_lcell_ff \M1_unit|Y_sram_address[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_sram_address[16]~50_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_sram_address [16]));

// Location: LCCOMB_X33_Y23_N16
cycloneii_lcell_comb \M1_unit|Y_sram_address[17]~52 (
// Equation(s):
// \M1_unit|Y_sram_address[17]~52_combout  = \M1_unit|Y_sram_address [17] $ (\M1_unit|Y_sram_address[16]~51 )

	.dataa(\M1_unit|Y_sram_address [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\M1_unit|Y_sram_address[16]~51 ),
	.combout(\M1_unit|Y_sram_address[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Y_sram_address[17]~52 .lut_mask = 16'h5A5A;
defparam \M1_unit|Y_sram_address[17]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y23_N17
cycloneii_lcell_ff \M1_unit|Y_sram_address[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_sram_address[17]~52_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_sram_address [17]));

// Location: LCCOMB_X33_Y23_N30
cycloneii_lcell_comb \M1_unit|Selector7~0 (
// Equation(s):
// \M1_unit|Selector7~0_combout  = (\M1_unit|SRAM_address[16]~4_combout  & ((\M1_unit|U_sram_address [17]) # ((\M1_unit|SRAM_address[16]~3_combout )))) # (!\M1_unit|SRAM_address[16]~4_combout  & (((!\M1_unit|SRAM_address[16]~3_combout  & 
// \M1_unit|Y_sram_address [17]))))

	.dataa(\M1_unit|SRAM_address[16]~4_combout ),
	.datab(\M1_unit|U_sram_address [17]),
	.datac(\M1_unit|SRAM_address[16]~3_combout ),
	.datad(\M1_unit|Y_sram_address [17]),
	.cin(gnd),
	.combout(\M1_unit|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector7~0 .lut_mask = 16'hADA8;
defparam \M1_unit|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cycloneii_lcell_comb \M1_unit|Selector7~1 (
// Equation(s):
// \M1_unit|Selector7~1_combout  = (\M1_unit|SRAM_address[16]~3_combout  & ((\M1_unit|Selector7~0_combout  & ((!\M1_unit|write_address [17]))) # (!\M1_unit|Selector7~0_combout  & (\M1_unit|V_sram_address [17])))) # (!\M1_unit|SRAM_address[16]~3_combout  & 
// (((\M1_unit|Selector7~0_combout ))))

	.dataa(\M1_unit|V_sram_address [17]),
	.datab(\M1_unit|write_address [17]),
	.datac(\M1_unit|SRAM_address[16]~3_combout ),
	.datad(\M1_unit|Selector7~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector7~1 .lut_mask = 16'h3FA0;
defparam \M1_unit|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N25
cycloneii_lcell_ff \M1_unit|SRAM_address[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector7~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_address [17]));

// Location: LCCOMB_X33_Y21_N18
cycloneii_lcell_comb \M1_unit|Selector8~1 (
// Equation(s):
// \M1_unit|Selector8~1_combout  = (\M1_unit|Selector8~0_combout  & ((\M1_unit|write_address [16]) # ((!\M1_unit|SRAM_address[16]~4_combout )))) # (!\M1_unit|Selector8~0_combout  & (((\M1_unit|SRAM_address[16]~4_combout  & \M1_unit|U_sram_address [16]))))

	.dataa(\M1_unit|Selector8~0_combout ),
	.datab(\M1_unit|write_address [16]),
	.datac(\M1_unit|SRAM_address[16]~4_combout ),
	.datad(\M1_unit|U_sram_address [16]),
	.cin(gnd),
	.combout(\M1_unit|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector8~1 .lut_mask = 16'hDA8A;
defparam \M1_unit|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N19
cycloneii_lcell_ff \M1_unit|SRAM_address[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector8~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_address [16]));

// Location: LCCOMB_X33_Y14_N22
cycloneii_lcell_comb \SRAM_address[16]~25 (
// Equation(s):
// \SRAM_address[16]~25_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & (\SRAM_address[16]~24_combout )) # (!\Equal5~4_combout  & ((\M1_unit|SRAM_address [16]))))) # (!\Equal5~5_combout  & (((\M1_unit|SRAM_address [16]))))

	.dataa(\SRAM_address[16]~24_combout ),
	.datab(\M1_unit|SRAM_address [16]),
	.datac(\Equal5~5_combout ),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_address[16]~25_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[16]~25 .lut_mask = 16'hACCC;
defparam \SRAM_address[16]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N24
cycloneii_lcell_comb \VGA_unit|Add0~24 (
// Equation(s):
// \VGA_unit|Add0~24_combout  = (\VGA_unit|SRAM_address [14] & ((GND) # (!\VGA_unit|Add0~23 ))) # (!\VGA_unit|SRAM_address [14] & (\VGA_unit|Add0~23  $ (GND)))
// \VGA_unit|Add0~25  = CARRY((\VGA_unit|SRAM_address [14]) # (!\VGA_unit|Add0~23 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~23 ),
	.combout(\VGA_unit|Add0~24_combout ),
	.cout(\VGA_unit|Add0~25 ));
// synopsys translate_off
defparam \VGA_unit|Add0~24 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneii_lcell_comb \VGA_unit|Add1~28 (
// Equation(s):
// \VGA_unit|Add1~28_combout  = (\VGA_unit|SRAM_address [14] & (\VGA_unit|Add1~27  $ (GND))) # (!\VGA_unit|SRAM_address [14] & (!\VGA_unit|Add1~27  & VCC))
// \VGA_unit|Add1~29  = CARRY((\VGA_unit|SRAM_address [14] & !\VGA_unit|Add1~27 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~27 ),
	.combout(\VGA_unit|Add1~28_combout ),
	.cout(\VGA_unit|Add1~29 ));
// synopsys translate_off
defparam \VGA_unit|Add1~28 .lut_mask = 16'hC30C;
defparam \VGA_unit|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneii_lcell_comb \VGA_unit|Selector3~0 (
// Equation(s):
// \VGA_unit|Selector3~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & (\VGA_unit|Add0~24_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~28_combout 
// ))))

	.dataa(\VGA_unit|Equal1~1_combout ),
	.datab(\VGA_unit|Add0~24_combout ),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datad(\VGA_unit|Add1~28_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector3~0 .lut_mask = 16'h8F80;
defparam \VGA_unit|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N27
cycloneii_lcell_ff \VGA_unit|SRAM_address[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [14]));

// Location: LCCOMB_X32_Y17_N14
cycloneii_lcell_comb \VGA_unit|Add1~32 (
// Equation(s):
// \VGA_unit|Add1~32_combout  = (\VGA_unit|SRAM_address [16] & (\VGA_unit|Add1~31  $ (GND))) # (!\VGA_unit|SRAM_address [16] & (!\VGA_unit|Add1~31  & VCC))
// \VGA_unit|Add1~33  = CARRY((\VGA_unit|SRAM_address [16] & !\VGA_unit|Add1~31 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~31 ),
	.combout(\VGA_unit|Add1~32_combout ),
	.cout(\VGA_unit|Add1~33 ));
// synopsys translate_off
defparam \VGA_unit|Add1~32 .lut_mask = 16'hC30C;
defparam \VGA_unit|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N28
cycloneii_lcell_comb \VGA_unit|Add0~28 (
// Equation(s):
// \VGA_unit|Add0~28_combout  = (\VGA_unit|SRAM_address [16] & ((GND) # (!\VGA_unit|Add0~27 ))) # (!\VGA_unit|SRAM_address [16] & (\VGA_unit|Add0~27  $ (GND)))
// \VGA_unit|Add0~29  = CARRY((\VGA_unit|SRAM_address [16]) # (!\VGA_unit|Add0~27 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~27 ),
	.combout(\VGA_unit|Add0~28_combout ),
	.cout(\VGA_unit|Add0~29 ));
// synopsys translate_off
defparam \VGA_unit|Add0~28 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneii_lcell_comb \VGA_unit|Selector1~0 (
// Equation(s):
// \VGA_unit|Selector1~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & ((\VGA_unit|Add0~28_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~32_combout 
// ))))

	.dataa(\VGA_unit|Equal1~1_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add1~32_combout ),
	.datad(\VGA_unit|Add0~28_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector1~0 .lut_mask = 16'hB830;
defparam \VGA_unit|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N29
cycloneii_lcell_ff \VGA_unit|SRAM_address[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [16]));

// Location: LCCOMB_X32_Y17_N16
cycloneii_lcell_comb \VGA_unit|Add1~34 (
// Equation(s):
// \VGA_unit|Add1~34_combout  = \VGA_unit|Add1~33  $ (\VGA_unit|SRAM_address [17])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|SRAM_address [17]),
	.cin(\VGA_unit|Add1~33 ),
	.combout(\VGA_unit|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~34 .lut_mask = 16'h0FF0;
defparam \VGA_unit|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N30
cycloneii_lcell_comb \VGA_unit|Add0~30 (
// Equation(s):
// \VGA_unit|Add0~30_combout  = \VGA_unit|SRAM_address [17] $ (!\VGA_unit|Add0~29 )

	.dataa(\VGA_unit|SRAM_address [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~29 ),
	.combout(\VGA_unit|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add0~30 .lut_mask = 16'hA5A5;
defparam \VGA_unit|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneii_lcell_comb \VGA_unit|Selector0~0 (
// Equation(s):
// \VGA_unit|Selector0~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & ((\VGA_unit|Add0~30_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~34_combout 
// ))))

	.dataa(\VGA_unit|Equal1~1_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add1~34_combout ),
	.datad(\VGA_unit|Add0~30_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector0~0 .lut_mask = 16'hB830;
defparam \VGA_unit|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N31
cycloneii_lcell_ff \VGA_unit|SRAM_address[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [17]));

// Location: LCCOMB_X33_Y14_N8
cycloneii_lcell_comb \SRAM_address[17]~26 (
// Equation(s):
// \SRAM_address[17]~26_combout  = (top_state[1] & ((top_state[0] & (\VGA_unit|SRAM_address [17])) # (!top_state[0] & ((\UART_unit|SRAM_address [17]))))) # (!top_state[1] & ((top_state[0] & ((\UART_unit|SRAM_address [17]))) # (!top_state[0] & 
// (\VGA_unit|SRAM_address [17]))))

	.dataa(top_state[1]),
	.datab(\VGA_unit|SRAM_address [17]),
	.datac(top_state[0]),
	.datad(\UART_unit|SRAM_address [17]),
	.cin(gnd),
	.combout(\SRAM_address[17]~26_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[17]~26 .lut_mask = 16'hDE84;
defparam \SRAM_address[17]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N30
cycloneii_lcell_comb \Equal5~7 (
// Equation(s):
// \Equal5~7_combout  = (\M1_unit|M1_state [0]) # ((\M1_unit|M1_state [1]) # (!\Equal5~5_combout ))

	.dataa(vcc),
	.datab(\M1_unit|M1_state [0]),
	.datac(\Equal5~5_combout ),
	.datad(\M1_unit|M1_state [1]),
	.cin(gnd),
	.combout(\Equal5~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~7 .lut_mask = 16'hFFCF;
defparam \Equal5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N18
cycloneii_lcell_comb \unit3|Decoder0~0 (
// Equation(s):
// \unit3|Decoder0~0_combout  = (\SRAM_address[16]~25_combout  & ((\Equal5~7_combout  & (!\M1_unit|SRAM_address [17])) # (!\Equal5~7_combout  & ((!\SRAM_address[17]~26_combout )))))

	.dataa(\M1_unit|SRAM_address [17]),
	.datab(\SRAM_address[16]~25_combout ),
	.datac(\SRAM_address[17]~26_combout ),
	.datad(\Equal5~7_combout ),
	.cin(gnd),
	.combout(\unit3|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|Decoder0~0 .lut_mask = 16'h440C;
defparam \unit3|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N20
cycloneii_lcell_comb \unit3|Decoder0~1 (
// Equation(s):
// \unit3|Decoder0~1_combout  = (!\SRAM_address[16]~25_combout  & ((\Equal5~7_combout  & (\M1_unit|SRAM_address [17])) # (!\Equal5~7_combout  & ((\SRAM_address[17]~26_combout )))))

	.dataa(\M1_unit|SRAM_address [17]),
	.datab(\SRAM_address[16]~25_combout ),
	.datac(\SRAM_address[17]~26_combout ),
	.datad(\Equal5~7_combout ),
	.cin(gnd),
	.combout(\unit3|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|Decoder0~1 .lut_mask = 16'h2230;
defparam \unit3|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N30
cycloneii_lcell_comb \unit3|Decoder0~2 (
// Equation(s):
// \unit3|Decoder0~2_combout  = (\SRAM_address[16]~25_combout ) # ((\Equal5~7_combout  & (\M1_unit|SRAM_address [17])) # (!\Equal5~7_combout  & ((\SRAM_address[17]~26_combout ))))

	.dataa(\M1_unit|SRAM_address [17]),
	.datab(\SRAM_address[16]~25_combout ),
	.datac(\SRAM_address[17]~26_combout ),
	.datad(\Equal5~7_combout ),
	.cin(gnd),
	.combout(\unit3|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|Decoder0~2 .lut_mask = 16'hEEFC;
defparam \unit3|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N16
cycloneii_lcell_comb \SRAM_address[17]~27 (
// Equation(s):
// \SRAM_address[17]~27_combout  = (\Equal5~5_combout  & ((\Equal5~4_combout  & ((\SRAM_address[17]~26_combout ))) # (!\Equal5~4_combout  & (\M1_unit|SRAM_address [17])))) # (!\Equal5~5_combout  & (\M1_unit|SRAM_address [17]))

	.dataa(\M1_unit|SRAM_address [17]),
	.datab(\Equal5~5_combout ),
	.datac(\SRAM_address[17]~26_combout ),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\SRAM_address[17]~27_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[17]~27 .lut_mask = 16'hE2AA;
defparam \SRAM_address[17]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y16_N25
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[0]~0 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [0]));

// Location: LCCOMB_X8_Y16_N24
cycloneii_lcell_comb \unit4|WideOr6~0 (
// Equation(s):
// \unit4|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [3] & (\SRAM_unit|SRAM_read_data [0] & (\SRAM_unit|SRAM_read_data [1] $ (\SRAM_unit|SRAM_read_data [2])))) # (!\SRAM_unit|SRAM_read_data [3] & (!\SRAM_unit|SRAM_read_data [1] & 
// (\SRAM_unit|SRAM_read_data [0] $ (\SRAM_unit|SRAM_read_data [2]))))

	.dataa(\SRAM_unit|SRAM_read_data [1]),
	.datab(\SRAM_unit|SRAM_read_data [3]),
	.datac(\SRAM_unit|SRAM_read_data [0]),
	.datad(\SRAM_unit|SRAM_read_data [2]),
	.cin(gnd),
	.combout(\unit4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr6~0 .lut_mask = 16'h4190;
defparam \unit4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N10
cycloneii_lcell_comb \unit4|WideOr5~0 (
// Equation(s):
// \unit4|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [3] & ((\SRAM_unit|SRAM_read_data [0] & (\SRAM_unit|SRAM_read_data [1])) # (!\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [2]))))) # (!\SRAM_unit|SRAM_read_data [3] & 
// (\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [0] $ (\SRAM_unit|SRAM_read_data [1]))))

	.dataa(\SRAM_unit|SRAM_read_data [0]),
	.datab(\SRAM_unit|SRAM_read_data [3]),
	.datac(\SRAM_unit|SRAM_read_data [1]),
	.datad(\SRAM_unit|SRAM_read_data [2]),
	.cin(gnd),
	.combout(\unit4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr5~0 .lut_mask = 16'hD680;
defparam \unit4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N28
cycloneii_lcell_comb \unit4|WideOr4~0 (
// Equation(s):
// \unit4|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [3] & (\SRAM_unit|SRAM_read_data [2] & ((\SRAM_unit|SRAM_read_data [1]) # (!\SRAM_unit|SRAM_read_data [0])))) # (!\SRAM_unit|SRAM_read_data [3] & (!\SRAM_unit|SRAM_read_data [0] & 
// (!\SRAM_unit|SRAM_read_data [2] & \SRAM_unit|SRAM_read_data [1])))

	.dataa(\SRAM_unit|SRAM_read_data [0]),
	.datab(\SRAM_unit|SRAM_read_data [3]),
	.datac(\SRAM_unit|SRAM_read_data [2]),
	.datad(\SRAM_unit|SRAM_read_data [1]),
	.cin(gnd),
	.combout(\unit4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr4~0 .lut_mask = 16'hC140;
defparam \unit4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N14
cycloneii_lcell_comb \unit4|WideOr3~0 (
// Equation(s):
// \unit4|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [0] & (\SRAM_unit|SRAM_read_data [2] $ (((!\SRAM_unit|SRAM_read_data [1]))))) # (!\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [2] & (!\SRAM_unit|SRAM_read_data [3] & 
// !\SRAM_unit|SRAM_read_data [1])) # (!\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [3] & \SRAM_unit|SRAM_read_data [1]))))

	.dataa(\SRAM_unit|SRAM_read_data [0]),
	.datab(\SRAM_unit|SRAM_read_data [2]),
	.datac(\SRAM_unit|SRAM_read_data [3]),
	.datad(\SRAM_unit|SRAM_read_data [1]),
	.cin(gnd),
	.combout(\unit4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr3~0 .lut_mask = 16'h9826;
defparam \unit4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N0
cycloneii_lcell_comb \unit4|WideOr2~0 (
// Equation(s):
// \unit4|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [1] & (!\SRAM_unit|SRAM_read_data [3] & (\SRAM_unit|SRAM_read_data [0]))) # (!\SRAM_unit|SRAM_read_data [1] & ((\SRAM_unit|SRAM_read_data [2] & (!\SRAM_unit|SRAM_read_data [3])) # 
// (!\SRAM_unit|SRAM_read_data [2] & ((\SRAM_unit|SRAM_read_data [0])))))

	.dataa(\SRAM_unit|SRAM_read_data [1]),
	.datab(\SRAM_unit|SRAM_read_data [3]),
	.datac(\SRAM_unit|SRAM_read_data [0]),
	.datad(\SRAM_unit|SRAM_read_data [2]),
	.cin(gnd),
	.combout(\unit4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr2~0 .lut_mask = 16'h3170;
defparam \unit4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N26
cycloneii_lcell_comb \unit4|WideOr1~0 (
// Equation(s):
// \unit4|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [1] & (!\SRAM_unit|SRAM_read_data [3] & ((\SRAM_unit|SRAM_read_data [0]) # (!\SRAM_unit|SRAM_read_data [2])))) # (!\SRAM_unit|SRAM_read_data [1] & (\SRAM_unit|SRAM_read_data [0] & 
// (\SRAM_unit|SRAM_read_data [3] $ (!\SRAM_unit|SRAM_read_data [2]))))

	.dataa(\SRAM_unit|SRAM_read_data [1]),
	.datab(\SRAM_unit|SRAM_read_data [3]),
	.datac(\SRAM_unit|SRAM_read_data [0]),
	.datad(\SRAM_unit|SRAM_read_data [2]),
	.cin(gnd),
	.combout(\unit4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr1~0 .lut_mask = 16'h6032;
defparam \unit4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N12
cycloneii_lcell_comb \unit4|WideOr0~0 (
// Equation(s):
// \unit4|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [3]) # (\SRAM_unit|SRAM_read_data [1] $ (\SRAM_unit|SRAM_read_data [2])))) # (!\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [1]) # 
// (\SRAM_unit|SRAM_read_data [3] $ (\SRAM_unit|SRAM_read_data [2]))))

	.dataa(\SRAM_unit|SRAM_read_data [1]),
	.datab(\SRAM_unit|SRAM_read_data [3]),
	.datac(\SRAM_unit|SRAM_read_data [0]),
	.datad(\SRAM_unit|SRAM_read_data [2]),
	.cin(gnd),
	.combout(\unit4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr0~0 .lut_mask = 16'hDBEE;
defparam \unit4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N30
cycloneii_lcell_comb \unit5|WideOr6~0 (
// Equation(s):
// \unit5|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [7] & (\SRAM_unit|SRAM_read_data [4] & (\SRAM_unit|SRAM_read_data [5] $ (\SRAM_unit|SRAM_read_data [6])))) # (!\SRAM_unit|SRAM_read_data [7] & (!\SRAM_unit|SRAM_read_data [5] & 
// (\SRAM_unit|SRAM_read_data [4] $ (\SRAM_unit|SRAM_read_data [6]))))

	.dataa(\SRAM_unit|SRAM_read_data [7]),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\SRAM_unit|SRAM_read_data [4]),
	.datad(\SRAM_unit|SRAM_read_data [6]),
	.cin(gnd),
	.combout(\unit5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr6~0 .lut_mask = 16'h2190;
defparam \unit5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N8
cycloneii_lcell_comb \unit5|WideOr5~0 (
// Equation(s):
// \unit5|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [7] & ((\SRAM_unit|SRAM_read_data [4] & (\SRAM_unit|SRAM_read_data [5])) # (!\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [6]))))) # (!\SRAM_unit|SRAM_read_data [7] & 
// (\SRAM_unit|SRAM_read_data [6] & (\SRAM_unit|SRAM_read_data [4] $ (\SRAM_unit|SRAM_read_data [5]))))

	.dataa(\SRAM_unit|SRAM_read_data [7]),
	.datab(\SRAM_unit|SRAM_read_data [4]),
	.datac(\SRAM_unit|SRAM_read_data [5]),
	.datad(\SRAM_unit|SRAM_read_data [6]),
	.cin(gnd),
	.combout(\unit5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr5~0 .lut_mask = 16'hB680;
defparam \unit5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N18
cycloneii_lcell_comb \unit5|WideOr4~0 (
// Equation(s):
// \unit5|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [7] & (\SRAM_unit|SRAM_read_data [6] & ((\SRAM_unit|SRAM_read_data [5]) # (!\SRAM_unit|SRAM_read_data [4])))) # (!\SRAM_unit|SRAM_read_data [7] & (\SRAM_unit|SRAM_read_data [5] & 
// (!\SRAM_unit|SRAM_read_data [6] & !\SRAM_unit|SRAM_read_data [4])))

	.dataa(\SRAM_unit|SRAM_read_data [7]),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\SRAM_unit|SRAM_read_data [6]),
	.datad(\SRAM_unit|SRAM_read_data [4]),
	.cin(gnd),
	.combout(\unit5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr4~0 .lut_mask = 16'h80A4;
defparam \unit5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N20
cycloneii_lcell_comb \unit5|WideOr3~0 (
// Equation(s):
// \unit5|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [4] & (\SRAM_unit|SRAM_read_data [5] $ (((!\SRAM_unit|SRAM_read_data [6]))))) # (!\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [5] & (\SRAM_unit|SRAM_read_data [7] & 
// !\SRAM_unit|SRAM_read_data [6])) # (!\SRAM_unit|SRAM_read_data [5] & (!\SRAM_unit|SRAM_read_data [7] & \SRAM_unit|SRAM_read_data [6]))))

	.dataa(\SRAM_unit|SRAM_read_data [5]),
	.datab(\SRAM_unit|SRAM_read_data [4]),
	.datac(\SRAM_unit|SRAM_read_data [7]),
	.datad(\SRAM_unit|SRAM_read_data [6]),
	.cin(gnd),
	.combout(\unit5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr3~0 .lut_mask = 16'h8964;
defparam \unit5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N22
cycloneii_lcell_comb \unit5|WideOr2~0 (
// Equation(s):
// \unit5|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [5] & (!\SRAM_unit|SRAM_read_data [7] & (\SRAM_unit|SRAM_read_data [4]))) # (!\SRAM_unit|SRAM_read_data [5] & ((\SRAM_unit|SRAM_read_data [6] & (!\SRAM_unit|SRAM_read_data [7])) # 
// (!\SRAM_unit|SRAM_read_data [6] & ((\SRAM_unit|SRAM_read_data [4])))))

	.dataa(\SRAM_unit|SRAM_read_data [7]),
	.datab(\SRAM_unit|SRAM_read_data [4]),
	.datac(\SRAM_unit|SRAM_read_data [5]),
	.datad(\SRAM_unit|SRAM_read_data [6]),
	.cin(gnd),
	.combout(\unit5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr2~0 .lut_mask = 16'h454C;
defparam \unit5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N16
cycloneii_lcell_comb \unit5|WideOr1~0 (
// Equation(s):
// \unit5|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [4] & (\SRAM_unit|SRAM_read_data [7] $ (((\SRAM_unit|SRAM_read_data [5]) # (!\SRAM_unit|SRAM_read_data [6]))))) # (!\SRAM_unit|SRAM_read_data [4] & (!\SRAM_unit|SRAM_read_data [7] & 
// (\SRAM_unit|SRAM_read_data [5] & !\SRAM_unit|SRAM_read_data [6])))

	.dataa(\SRAM_unit|SRAM_read_data [7]),
	.datab(\SRAM_unit|SRAM_read_data [4]),
	.datac(\SRAM_unit|SRAM_read_data [5]),
	.datad(\SRAM_unit|SRAM_read_data [6]),
	.cin(gnd),
	.combout(\unit5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr1~0 .lut_mask = 16'h4854;
defparam \unit5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y16_N2
cycloneii_lcell_comb \unit5|WideOr0~0 (
// Equation(s):
// \unit5|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [7]) # (\SRAM_unit|SRAM_read_data [5] $ (\SRAM_unit|SRAM_read_data [6])))) # (!\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [5]) # 
// (\SRAM_unit|SRAM_read_data [7] $ (\SRAM_unit|SRAM_read_data [6]))))

	.dataa(\SRAM_unit|SRAM_read_data [7]),
	.datab(\SRAM_unit|SRAM_read_data [4]),
	.datac(\SRAM_unit|SRAM_read_data [5]),
	.datad(\SRAM_unit|SRAM_read_data [6]),
	.cin(gnd),
	.combout(\unit5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr0~0 .lut_mask = 16'hBDFA;
defparam \unit5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneii_lcell_comb \unit6|WideOr6~0 (
// Equation(s):
// \unit6|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [11] & (\SRAM_unit|SRAM_read_data [8] & (\SRAM_unit|SRAM_read_data [9] $ (\SRAM_unit|SRAM_read_data [10])))) # (!\SRAM_unit|SRAM_read_data [11] & (!\SRAM_unit|SRAM_read_data [9] & 
// (\SRAM_unit|SRAM_read_data [8] $ (\SRAM_unit|SRAM_read_data [10]))))

	.dataa(\SRAM_unit|SRAM_read_data [11]),
	.datab(\SRAM_unit|SRAM_read_data [8]),
	.datac(\SRAM_unit|SRAM_read_data [9]),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\unit6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr6~0 .lut_mask = 16'h0984;
defparam \unit6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneii_lcell_comb \unit6|WideOr5~0 (
// Equation(s):
// \unit6|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [11] & ((\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [9]))) # (!\SRAM_unit|SRAM_read_data [8] & (\SRAM_unit|SRAM_read_data [10])))) # (!\SRAM_unit|SRAM_read_data [11] & 
// (\SRAM_unit|SRAM_read_data [10] & (\SRAM_unit|SRAM_read_data [8] $ (\SRAM_unit|SRAM_read_data [9]))))

	.dataa(\SRAM_unit|SRAM_read_data [11]),
	.datab(\SRAM_unit|SRAM_read_data [8]),
	.datac(\SRAM_unit|SRAM_read_data [10]),
	.datad(\SRAM_unit|SRAM_read_data [9]),
	.cin(gnd),
	.combout(\unit6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr5~0 .lut_mask = 16'hB860;
defparam \unit6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneii_lcell_comb \unit6|WideOr4~0 (
// Equation(s):
// \unit6|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [11] & (\SRAM_unit|SRAM_read_data [10] & ((\SRAM_unit|SRAM_read_data [9]) # (!\SRAM_unit|SRAM_read_data [8])))) # (!\SRAM_unit|SRAM_read_data [11] & (\SRAM_unit|SRAM_read_data [9] & 
// (!\SRAM_unit|SRAM_read_data [8] & !\SRAM_unit|SRAM_read_data [10])))

	.dataa(\SRAM_unit|SRAM_read_data [11]),
	.datab(\SRAM_unit|SRAM_read_data [9]),
	.datac(\SRAM_unit|SRAM_read_data [8]),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\unit6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr4~0 .lut_mask = 16'h8A04;
defparam \unit6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneii_lcell_comb \unit6|WideOr3~0 (
// Equation(s):
// \unit6|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [8] & (\SRAM_unit|SRAM_read_data [9] $ (((!\SRAM_unit|SRAM_read_data [10]))))) # (!\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [9] & (\SRAM_unit|SRAM_read_data [11] & 
// !\SRAM_unit|SRAM_read_data [10])) # (!\SRAM_unit|SRAM_read_data [9] & (!\SRAM_unit|SRAM_read_data [11] & \SRAM_unit|SRAM_read_data [10]))))

	.dataa(\SRAM_unit|SRAM_read_data [8]),
	.datab(\SRAM_unit|SRAM_read_data [9]),
	.datac(\SRAM_unit|SRAM_read_data [11]),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\unit6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr3~0 .lut_mask = 16'h8962;
defparam \unit6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
cycloneii_lcell_comb \unit6|WideOr2~0 (
// Equation(s):
// \unit6|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [9] & (((!\SRAM_unit|SRAM_read_data [11] & \SRAM_unit|SRAM_read_data [8])))) # (!\SRAM_unit|SRAM_read_data [9] & ((\SRAM_unit|SRAM_read_data [10] & (!\SRAM_unit|SRAM_read_data [11])) # 
// (!\SRAM_unit|SRAM_read_data [10] & ((\SRAM_unit|SRAM_read_data [8])))))

	.dataa(\SRAM_unit|SRAM_read_data [10]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [8]),
	.datad(\SRAM_unit|SRAM_read_data [9]),
	.cin(gnd),
	.combout(\unit6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr2~0 .lut_mask = 16'h3072;
defparam \unit6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneii_lcell_comb \unit6|WideOr1~0 (
// Equation(s):
// \unit6|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [10] & (\SRAM_unit|SRAM_read_data [8] & (\SRAM_unit|SRAM_read_data [11] $ (\SRAM_unit|SRAM_read_data [9])))) # (!\SRAM_unit|SRAM_read_data [10] & (!\SRAM_unit|SRAM_read_data [11] & 
// ((\SRAM_unit|SRAM_read_data [8]) # (\SRAM_unit|SRAM_read_data [9]))))

	.dataa(\SRAM_unit|SRAM_read_data [10]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [8]),
	.datad(\SRAM_unit|SRAM_read_data [9]),
	.cin(gnd),
	.combout(\unit6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr1~0 .lut_mask = 16'h3190;
defparam \unit6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N4
cycloneii_lcell_comb \unit6|WideOr0~0 (
// Equation(s):
// \unit6|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [11]) # (\SRAM_unit|SRAM_read_data [10] $ (\SRAM_unit|SRAM_read_data [9])))) # (!\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [9]) # 
// (\SRAM_unit|SRAM_read_data [10] $ (\SRAM_unit|SRAM_read_data [11]))))

	.dataa(\SRAM_unit|SRAM_read_data [10]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [8]),
	.datad(\SRAM_unit|SRAM_read_data [9]),
	.cin(gnd),
	.combout(\unit6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \unit6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneii_lcell_comb \unit7|WideOr6~0 (
// Equation(s):
// \unit7|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [14] & (!\SRAM_unit|SRAM_read_data [13] & (\SRAM_unit|SRAM_read_data [15] $ (!\SRAM_unit|SRAM_read_data [12])))) # (!\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [12] & 
// (\SRAM_unit|SRAM_read_data [15] $ (!\SRAM_unit|SRAM_read_data [13]))))

	.dataa(\SRAM_unit|SRAM_read_data [14]),
	.datab(\SRAM_unit|SRAM_read_data [15]),
	.datac(\SRAM_unit|SRAM_read_data [12]),
	.datad(\SRAM_unit|SRAM_read_data [13]),
	.cin(gnd),
	.combout(\unit7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr6~0 .lut_mask = 16'h4092;
defparam \unit7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneii_lcell_comb \unit7|WideOr5~0 (
// Equation(s):
// \unit7|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [13] & ((\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [15]))) # (!\SRAM_unit|SRAM_read_data [12] & (\SRAM_unit|SRAM_read_data [14])))) # (!\SRAM_unit|SRAM_read_data [13] & 
// (\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [12] $ (\SRAM_unit|SRAM_read_data [15]))))

	.dataa(\SRAM_unit|SRAM_read_data [12]),
	.datab(\SRAM_unit|SRAM_read_data [14]),
	.datac(\SRAM_unit|SRAM_read_data [13]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr5~0 .lut_mask = 16'hE448;
defparam \unit7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneii_lcell_comb \unit7|WideOr4~0 (
// Equation(s):
// \unit7|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [15] & ((\SRAM_unit|SRAM_read_data [13]) # (!\SRAM_unit|SRAM_read_data [12])))) # (!\SRAM_unit|SRAM_read_data [14] & (!\SRAM_unit|SRAM_read_data [12] & 
// (\SRAM_unit|SRAM_read_data [13] & !\SRAM_unit|SRAM_read_data [15])))

	.dataa(\SRAM_unit|SRAM_read_data [12]),
	.datab(\SRAM_unit|SRAM_read_data [14]),
	.datac(\SRAM_unit|SRAM_read_data [13]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr4~0 .lut_mask = 16'hC410;
defparam \unit7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneii_lcell_comb \unit7|WideOr3~0 (
// Equation(s):
// \unit7|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [12] & (\SRAM_unit|SRAM_read_data [14] $ ((!\SRAM_unit|SRAM_read_data [13])))) # (!\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [14] & (!\SRAM_unit|SRAM_read_data [13] & 
// !\SRAM_unit|SRAM_read_data [15])) # (!\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [13] & \SRAM_unit|SRAM_read_data [15]))))

	.dataa(\SRAM_unit|SRAM_read_data [12]),
	.datab(\SRAM_unit|SRAM_read_data [14]),
	.datac(\SRAM_unit|SRAM_read_data [13]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr3~0 .lut_mask = 16'h9286;
defparam \unit7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneii_lcell_comb \unit7|WideOr2~0 (
// Equation(s):
// \unit7|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [13] & (\SRAM_unit|SRAM_read_data [12] & ((!\SRAM_unit|SRAM_read_data [15])))) # (!\SRAM_unit|SRAM_read_data [13] & ((\SRAM_unit|SRAM_read_data [14] & ((!\SRAM_unit|SRAM_read_data [15]))) # 
// (!\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [12]))))

	.dataa(\SRAM_unit|SRAM_read_data [12]),
	.datab(\SRAM_unit|SRAM_read_data [14]),
	.datac(\SRAM_unit|SRAM_read_data [13]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr2~0 .lut_mask = 16'h02AE;
defparam \unit7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneii_lcell_comb \unit7|WideOr1~0 (
// Equation(s):
// \unit7|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [12] & (\SRAM_unit|SRAM_read_data [15] $ (((\SRAM_unit|SRAM_read_data [13]) # (!\SRAM_unit|SRAM_read_data [14]))))) # (!\SRAM_unit|SRAM_read_data [12] & (!\SRAM_unit|SRAM_read_data [15] & 
// (!\SRAM_unit|SRAM_read_data [14] & \SRAM_unit|SRAM_read_data [13])))

	.dataa(\SRAM_unit|SRAM_read_data [12]),
	.datab(\SRAM_unit|SRAM_read_data [15]),
	.datac(\SRAM_unit|SRAM_read_data [14]),
	.datad(\SRAM_unit|SRAM_read_data [13]),
	.cin(gnd),
	.combout(\unit7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr1~0 .lut_mask = 16'h2382;
defparam \unit7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cycloneii_lcell_comb \unit7|WideOr0~0 (
// Equation(s):
// \unit7|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [15]) # (\SRAM_unit|SRAM_read_data [14] $ (\SRAM_unit|SRAM_read_data [13])))) # (!\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [13]) # 
// (\SRAM_unit|SRAM_read_data [14] $ (\SRAM_unit|SRAM_read_data [15]))))

	.dataa(\SRAM_unit|SRAM_read_data [12]),
	.datab(\SRAM_unit|SRAM_read_data [14]),
	.datac(\SRAM_unit|SRAM_read_data [13]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr0~0 .lut_mask = 16'hFB7C;
defparam \unit7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y14_N22
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[0]~4 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[0]~4_combout  = (\UART_unit|UART_RX|RX_data_in~regout  & (\UART_unit|UART_RX|Frame_error [0] & VCC)) # (!\UART_unit|UART_RX|RX_data_in~regout  & (\UART_unit|UART_RX|Frame_error [0] $ (VCC)))
// \UART_unit|UART_RX|Frame_error[0]~5  = CARRY((!\UART_unit|UART_RX|RX_data_in~regout  & \UART_unit|UART_RX|Frame_error [0]))

	.dataa(\UART_unit|UART_RX|RX_data_in~regout ),
	.datab(\UART_unit|UART_RX|Frame_error [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Frame_error[0]~4_combout ),
	.cout(\UART_unit|UART_RX|Frame_error[0]~5 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[0]~4 .lut_mask = 16'h9944;
defparam \UART_unit|UART_RX|Frame_error[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
cycloneii_lcell_comb \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout  = (!\UART_unit|UART_RX|RXC_state~9_regout ) # (!\UART_unit|UART_RX|RXC_state~8_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0 .lut_mask = 16'h0FFF;
defparam \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N28
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[1]~7 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[1]~7_combout  = ((\UART_unit|UART_RX|RXC_state~8_regout  & (\UART_unit|UART_RX|Equal2~2_combout  & \UART_unit|UART_RX|RXC_state~9_regout ))) # (!\UART_unit|UART_RX|Frame_error[1]~6_combout )

	.dataa(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datab(\UART_unit|UART_RX|Frame_error[1]~6_combout ),
	.datac(\UART_unit|UART_RX|Equal2~2_combout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Frame_error[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[1]~7 .lut_mask = 16'hB333;
defparam \UART_unit|UART_RX|Frame_error[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y14_N23
cycloneii_lcell_ff \UART_unit|UART_RX|Frame_error[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Frame_error[0]~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Frame_error[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|Frame_error [0]));

// Location: LCCOMB_X44_Y14_N24
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[1]~8 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[1]~8_combout  = (\UART_unit|UART_RX|Frame_error [1] & (!\UART_unit|UART_RX|Frame_error[0]~5 )) # (!\UART_unit|UART_RX|Frame_error [1] & ((\UART_unit|UART_RX|Frame_error[0]~5 ) # (GND)))
// \UART_unit|UART_RX|Frame_error[1]~9  = CARRY((!\UART_unit|UART_RX|Frame_error[0]~5 ) # (!\UART_unit|UART_RX|Frame_error [1]))

	.dataa(\UART_unit|UART_RX|Frame_error [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|Frame_error[0]~5 ),
	.combout(\UART_unit|UART_RX|Frame_error[1]~8_combout ),
	.cout(\UART_unit|UART_RX|Frame_error[1]~9 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[1]~8 .lut_mask = 16'h5A5F;
defparam \UART_unit|UART_RX|Frame_error[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y14_N25
cycloneii_lcell_ff \UART_unit|UART_RX|Frame_error[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Frame_error[1]~8_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Frame_error[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|Frame_error [1]));

// Location: LCCOMB_X44_Y14_N26
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[2]~10 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[2]~10_combout  = (\UART_unit|UART_RX|Frame_error [2] & (\UART_unit|UART_RX|Frame_error[1]~9  $ (GND))) # (!\UART_unit|UART_RX|Frame_error [2] & (!\UART_unit|UART_RX|Frame_error[1]~9  & VCC))
// \UART_unit|UART_RX|Frame_error[2]~11  = CARRY((\UART_unit|UART_RX|Frame_error [2] & !\UART_unit|UART_RX|Frame_error[1]~9 ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|Frame_error [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|Frame_error[1]~9 ),
	.combout(\UART_unit|UART_RX|Frame_error[2]~10_combout ),
	.cout(\UART_unit|UART_RX|Frame_error[2]~11 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[2]~10 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|Frame_error[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y14_N27
cycloneii_lcell_ff \UART_unit|UART_RX|Frame_error[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Frame_error[2]~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Frame_error[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|Frame_error [2]));

// Location: LCCOMB_X44_Y14_N28
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[3]~12 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[3]~12_combout  = \UART_unit|UART_RX|Frame_error[2]~11  $ (\UART_unit|UART_RX|Frame_error [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|Frame_error [3]),
	.cin(\UART_unit|UART_RX|Frame_error[2]~11 ),
	.combout(\UART_unit|UART_RX|Frame_error[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[3]~12 .lut_mask = 16'h0FF0;
defparam \UART_unit|UART_RX|Frame_error[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y14_N29
cycloneii_lcell_ff \UART_unit|UART_RX|Frame_error[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Frame_error[3]~12_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Frame_error[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|Frame_error [3]));

// Location: LCCOMB_X20_Y28_N16
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan1~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan1~0_combout  = (\VGA_unit|VGA_unit|H_Cont [7]) # (((\VGA_unit|VGA_unit|H_Cont [6] & \VGA_unit|VGA_unit|H_Cont [5])) # (!\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ))

	.dataa(\VGA_unit|VGA_unit|H_Cont [7]),
	.datab(\VGA_unit|VGA_unit|H_Cont [6]),
	.datac(\VGA_unit|VGA_unit|H_Cont [5]),
	.datad(\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan1~0 .lut_mask = 16'hEAFF;
defparam \VGA_unit|VGA_unit|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y28_N17
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_H_SYNC (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|LessThan1~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_H_SYNC~regout ));

// Location: LCCOMB_X20_Y29_N8
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~4 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout  = (\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout  & (((\VGA_unit|VGA_unit|V_Cont [9])) # (!\VGA_unit|VGA_unit|LessThan6~1_combout ))) # (!\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout  & 
// (((\VGA_unit|VGA_unit|oVGA_V_SYNC~regout ))))

	.dataa(\VGA_unit|VGA_unit|LessThan6~1_combout ),
	.datab(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.datac(\VGA_unit|VGA_unit|oVGA_V_SYNC~regout ),
	.datad(\VGA_unit|VGA_unit|V_Cont [9]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~4 .lut_mask = 16'hFC74;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y29_N9
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_V_SYNC (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_V_SYNC~regout ));

// Location: LCCOMB_X20_Y29_N2
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_BLANK (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_BLANK~combout  = (\VGA_unit|VGA_unit|oVGA_H_SYNC~regout  & \VGA_unit|VGA_unit|oVGA_V_SYNC~regout )

	.dataa(\VGA_unit|VGA_unit|oVGA_H_SYNC~regout ),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|oVGA_V_SYNC~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_BLANK~combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_BLANK .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|oVGA_BLANK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N22
cycloneii_lcell_comb \VGA_unit|always0~15 (
// Equation(s):
// \VGA_unit|always0~15_combout  = (!\VGA_unit|VGA_unit|Add0~1_combout  & ((\VGA_unit|VGA_unit|H_Cont [6] & (\VGA_unit|VGA_unit|H_Cont [5] & \VGA_unit|VGA_unit|H_Cont [4])) # (!\VGA_unit|VGA_unit|H_Cont [6] & (!\VGA_unit|VGA_unit|H_Cont [5] & 
// !\VGA_unit|VGA_unit|H_Cont [4]))))

	.dataa(\VGA_unit|VGA_unit|H_Cont [6]),
	.datab(\VGA_unit|VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|Add0~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~15 .lut_mask = 16'h0081;
defparam \VGA_unit|always0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N22
cycloneii_lcell_comb \VGA_unit|always0~16 (
// Equation(s):
// \VGA_unit|always0~16_combout  = (\VGA_unit|Equal0~4_combout  & (\VGA_unit|always0~15_combout  & (\VGA_unit|VGA_unit|H_Cont [1] & \VGA_unit|VGA_unit|H_Cont [0])))

	.dataa(\VGA_unit|Equal0~4_combout ),
	.datab(\VGA_unit|always0~15_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [1]),
	.datad(\VGA_unit|VGA_unit|H_Cont [0]),
	.cin(gnd),
	.combout(\VGA_unit|always0~16_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~16 .lut_mask = 16'h8000;
defparam \VGA_unit|always0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N4
cycloneii_lcell_comb \VGA_unit|always0~11 (
// Equation(s):
// \VGA_unit|always0~11_combout  = (\VGA_unit|VGA_unit|Add1~12_combout  & (\VGA_unit|VGA_unit|Add1~8_combout  & (\VGA_unit|VGA_unit|Add1~2_combout  & \VGA_unit|VGA_unit|Add1~16_combout ))) # (!\VGA_unit|VGA_unit|Add1~12_combout  & 
// (!\VGA_unit|VGA_unit|Add1~8_combout  & (!\VGA_unit|VGA_unit|Add1~2_combout  & !\VGA_unit|VGA_unit|Add1~16_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~12_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~8_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~2_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~11 .lut_mask = 16'h8001;
defparam \VGA_unit|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N2
cycloneii_lcell_comb \VGA_unit|always0~10 (
// Equation(s):
// \VGA_unit|always0~10_combout  = (\VGA_unit|VGA_unit|Add1~0_combout  & (\VGA_unit|VGA_unit|Add1~6_combout  & (\VGA_unit|VGA_unit|Add1~2_combout  & \VGA_unit|VGA_unit|Add1~4_combout ))) # (!\VGA_unit|VGA_unit|Add1~0_combout  & 
// (!\VGA_unit|VGA_unit|Add1~6_combout  & (!\VGA_unit|VGA_unit|Add1~2_combout  & !\VGA_unit|VGA_unit|Add1~4_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~0_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~6_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~2_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~10 .lut_mask = 16'h8001;
defparam \VGA_unit|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N16
cycloneii_lcell_comb \VGA_unit|always0~13 (
// Equation(s):
// \VGA_unit|always0~13_combout  = (\VGA_unit|always0~12_combout  & (!\VGA_unit|VGA_unit|Add1~18_combout  & (\VGA_unit|always0~11_combout  & \VGA_unit|always0~10_combout )))

	.dataa(\VGA_unit|always0~12_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~18_combout ),
	.datac(\VGA_unit|always0~11_combout ),
	.datad(\VGA_unit|always0~10_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~13 .lut_mask = 16'h2000;
defparam \VGA_unit|always0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N18
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add0~0 (
// Equation(s):
// \VGA_unit|VGA_unit|Add0~0_combout  = (\VGA_unit|VGA_unit|H_Cont [5]) # ((\VGA_unit|VGA_unit|H_Cont [4]) # (\VGA_unit|VGA_unit|H_Cont [6]))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add0~0 .lut_mask = 16'hFFFC;
defparam \VGA_unit|VGA_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N18
cycloneii_lcell_comb \VGA_unit|always0~14 (
// Equation(s):
// \VGA_unit|always0~14_combout  = (\VGA_unit|VGA_unit|H_Cont [7] & (\VGA_unit|VGA_unit|Add0~0_combout  & !\VGA_unit|VGA_unit|H_Cont [8])) # (!\VGA_unit|VGA_unit|H_Cont [7] & (!\VGA_unit|VGA_unit|Add0~0_combout  & \VGA_unit|VGA_unit|H_Cont [8]))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [7]),
	.datac(\VGA_unit|VGA_unit|Add0~0_combout ),
	.datad(\VGA_unit|VGA_unit|H_Cont [8]),
	.cin(gnd),
	.combout(\VGA_unit|always0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~14 .lut_mask = 16'h03C0;
defparam \VGA_unit|always0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N0
cycloneii_lcell_comb \VGA_unit|always0~17 (
// Equation(s):
// \VGA_unit|always0~17_combout  = (\VGA_unit|always0~13_combout ) # ((\VGA_unit|always0~14_combout  & ((\VGA_unit|always0~18_combout ) # (\VGA_unit|always0~16_combout ))))

	.dataa(\VGA_unit|always0~18_combout ),
	.datab(\VGA_unit|always0~16_combout ),
	.datac(\VGA_unit|always0~13_combout ),
	.datad(\VGA_unit|always0~14_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~17_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~17 .lut_mask = 16'hFEF0;
defparam \VGA_unit|always0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N2
cycloneii_lcell_comb \VGA_unit|VGA_blue~0 (
// Equation(s):
// \VGA_unit|VGA_blue~0_combout  = (\VGA_unit|VGA_SRAM_state~14_regout ) # ((!\VGA_unit|VGA_SRAM_state~17_regout  & (\VGA_unit|VGA_SRAM_state~15_regout  $ (\VGA_unit|VGA_SRAM_state~16_regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~16_regout ),
	.datad(\VGA_unit|VGA_SRAM_state~17_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~0 .lut_mask = 16'hAABE;
defparam \VGA_unit|VGA_blue~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SWITCH_I~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[0]));
// synopsys translate_off
defparam \SWITCH_I[0]~I .input_async_reset = "none";
defparam \SWITCH_I[0]~I .input_power_up = "low";
defparam \SWITCH_I[0]~I .input_register_mode = "none";
defparam \SWITCH_I[0]~I .input_sync_reset = "none";
defparam \SWITCH_I[0]~I .oe_async_reset = "none";
defparam \SWITCH_I[0]~I .oe_power_up = "low";
defparam \SWITCH_I[0]~I .oe_register_mode = "none";
defparam \SWITCH_I[0]~I .oe_sync_reset = "none";
defparam \SWITCH_I[0]~I .operation_mode = "input";
defparam \SWITCH_I[0]~I .output_async_reset = "none";
defparam \SWITCH_I[0]~I .output_power_up = "low";
defparam \SWITCH_I[0]~I .output_register_mode = "none";
defparam \SWITCH_I[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N28
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout  = (!\VGA_unit|VGA_SRAM_state~14_regout  & \VGA_unit|VGA_SRAM_state~17_regout )

	.dataa(vcc),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(vcc),
	.datad(\VGA_unit|VGA_SRAM_state~17_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0 .lut_mask = 16'h3300;
defparam \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N8
cycloneii_lcell_comb \VGA_unit|VGA_blue~2 (
// Equation(s):
// \VGA_unit|VGA_blue~2_combout  = (\VGA_unit|VGA_blue~0_combout ) # ((\SWITCH_I~combout [0] & ((\VGA_unit|VGA_blue~1_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\VGA_unit|VGA_blue~1_combout ),
	.datab(\VGA_unit|VGA_blue~0_combout ),
	.datac(\SWITCH_I~combout [0]),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~2 .lut_mask = 16'hFCEC;
defparam \VGA_unit|VGA_blue~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N28
cycloneii_lcell_comb \VGA_unit|VGA_blue~3 (
// Equation(s):
// \VGA_unit|VGA_blue~3_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_blue [0] & \VGA_unit|VGA_blue~2_combout ))

	.dataa(vcc),
	.datab(\VGA_unit|always0~17_combout ),
	.datac(\VGA_unit|VGA_blue [0]),
	.datad(\VGA_unit|VGA_blue~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~3 .lut_mask = 16'hFCCC;
defparam \VGA_unit|VGA_blue~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N29
cycloneii_lcell_ff \VGA_unit|VGA_blue[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_blue~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_blue [0]));

// Location: LCCOMB_X21_Y32_N24
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~2 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~2_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_blue [0])

	.dataa(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_blue [0]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~2 .lut_mask = 16'hAA00;
defparam \VGA_unit|VGA_unit|oVGA_R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N25
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [0]));

// Location: LCFF_X21_Y32_N3
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~2_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [1]));

// Location: LCCOMB_X21_Y29_N24
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan6~3 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan6~3_combout  = (!\VGA_unit|VGA_unit|V_Cont [8] & (!\VGA_unit|VGA_unit|V_Cont [9] & (!\VGA_unit|VGA_unit|V_Cont [7] & !\VGA_unit|VGA_unit|V_Cont [6])))

	.dataa(\VGA_unit|VGA_unit|V_Cont [8]),
	.datab(\VGA_unit|VGA_unit|V_Cont [9]),
	.datac(\VGA_unit|VGA_unit|V_Cont [7]),
	.datad(\VGA_unit|VGA_unit|V_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan6~3 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y29_N11
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[5]~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [5]));

// Location: LCCOMB_X21_Y29_N30
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan6~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan6~0_combout  = (!\VGA_unit|VGA_unit|V_Cont [3] & (!\VGA_unit|VGA_unit|V_Cont [2] & !\VGA_unit|VGA_unit|V_Cont [1]))

	.dataa(\VGA_unit|VGA_unit|V_Cont [3]),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|V_Cont [2]),
	.datad(\VGA_unit|VGA_unit|V_Cont [1]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan6~0 .lut_mask = 16'h0005;
defparam \VGA_unit|VGA_unit|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N16
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan6~2 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan6~2_combout  = ((!\VGA_unit|VGA_unit|V_Cont [4] & (!\VGA_unit|VGA_unit|V_Cont [0] & \VGA_unit|VGA_unit|LessThan6~0_combout ))) # (!\VGA_unit|VGA_unit|V_Cont [5])

	.dataa(\VGA_unit|VGA_unit|V_Cont [4]),
	.datab(\VGA_unit|VGA_unit|V_Cont [0]),
	.datac(\VGA_unit|VGA_unit|V_Cont [5]),
	.datad(\VGA_unit|VGA_unit|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan6~2 .lut_mask = 16'h1F0F;
defparam \VGA_unit|VGA_unit|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N6
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan7~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan7~0_combout  = ((\VGA_unit|VGA_unit|LessThan6~1_combout  & !\VGA_unit|VGA_unit|V_Cont [0])) # (!\VGA_unit|VGA_unit|V_Cont [9])

	.dataa(\VGA_unit|VGA_unit|LessThan6~1_combout ),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|V_Cont [0]),
	.datad(\VGA_unit|VGA_unit|V_Cont [9]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan7~0 .lut_mask = 16'h0AFF;
defparam \VGA_unit|VGA_unit|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N14
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~1 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~1_combout  = (\VGA_unit|VGA_unit|oVGA_R~0_combout  & (\VGA_unit|VGA_unit|LessThan7~0_combout  & ((!\VGA_unit|VGA_unit|LessThan6~2_combout ) # (!\VGA_unit|VGA_unit|LessThan6~3_combout ))))

	.dataa(\VGA_unit|VGA_unit|oVGA_R~0_combout ),
	.datab(\VGA_unit|VGA_unit|LessThan6~3_combout ),
	.datac(\VGA_unit|VGA_unit|LessThan6~2_combout ),
	.datad(\VGA_unit|VGA_unit|LessThan7~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~1 .lut_mask = 16'h2A00;
defparam \VGA_unit|VGA_unit|oVGA_R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N0
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~3 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~3_combout  = (\VGA_unit|VGA_red [2] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(\VGA_unit|VGA_red [2]),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~3 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|oVGA_R~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N1
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [2]));

// Location: LCCOMB_X23_Y28_N10
cycloneii_lcell_comb \VGA_unit|VGA_sram_data~0 (
// Equation(s):
// \VGA_unit|VGA_sram_data~0_combout  = (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_SRAM_state~17_regout ) # ((!\VGA_unit|VGA_SRAM_state~15_regout  & \VGA_unit|VGA_SRAM_state~16_regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~16_regout ),
	.datad(\VGA_unit|VGA_SRAM_state~17_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data~0 .lut_mask = 16'h5510;
defparam \VGA_unit|VGA_sram_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y26_N3
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [1]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][1]~regout ));

// Location: LCFF_X24_Y26_N11
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [9]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][9]~regout ));

// Location: LCCOMB_X25_Y26_N2
cycloneii_lcell_comb \VGA_unit|VGA_red~2 (
// Equation(s):
// \VGA_unit|VGA_red~2_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][9]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[1][1]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][9]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[1][1]~regout ),
	.datad(\VGA_unit|VGA_sram_data[2][9]~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~2 .lut_mask = 16'hFD20;
defparam \VGA_unit|VGA_red~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N26
cycloneii_lcell_comb \VGA_unit|VGA_red~3 (
// Equation(s):
// \VGA_unit|VGA_red~3_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_red~2_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.datab(\VGA_unit|always0~17_combout ),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.datad(\VGA_unit|VGA_red~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~3 .lut_mask = 16'hFECC;
defparam \VGA_unit|VGA_red~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N22
cycloneii_lcell_comb \VGA_unit|VGA_blue[7]~4 (
// Equation(s):
// \VGA_unit|VGA_blue[7]~4_combout  = (\VGA_unit|always0~17_combout ) # (!\VGA_unit|VGA_blue~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|always0~17_combout ),
	.datad(\VGA_unit|VGA_blue~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue[7]~4 .lut_mask = 16'hF0FF;
defparam \VGA_unit|VGA_blue[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N27
cycloneii_lcell_ff \VGA_unit|VGA_red[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_red~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_red [3]));

// Location: LCCOMB_X23_Y29_N18
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~4 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~4_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_red [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_red [3]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~4 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_R~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N19
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [3]));

// Location: LCCOMB_X23_Y28_N30
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout  = (\VGA_unit|VGA_SRAM_state~15_regout  & (\VGA_unit|VGA_SRAM_state~16_regout  & !\VGA_unit|VGA_SRAM_state~14_regout ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~16_regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0 .lut_mask = 16'h00C0;
defparam \VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N24
cycloneii_lcell_comb \VGA_unit|VGA_red~5 (
// Equation(s):
// \VGA_unit|VGA_red~5_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_red~4_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\VGA_unit|VGA_red~4_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.datac(\VGA_unit|always0~17_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~5 .lut_mask = 16'hFAF8;
defparam \VGA_unit|VGA_red~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N25
cycloneii_lcell_ff \VGA_unit|VGA_red[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_red~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_red [4]));

// Location: LCCOMB_X24_Y28_N16
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~5 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~5_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_red [4])

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datac(\VGA_unit|VGA_red [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~5 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|oVGA_R~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N17
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [4]));

// Location: LCFF_X25_Y26_N7
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [3]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][3]~regout ));

// Location: LCCOMB_X24_Y26_N14
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[2][11]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[2][11]~feeder_combout  = \SRAM_unit|SRAM_read_data [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [11]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][11]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y26_N15
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[2][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][11]~regout ));

// Location: LCCOMB_X25_Y26_N6
cycloneii_lcell_comb \VGA_unit|VGA_red~6 (
// Equation(s):
// \VGA_unit|VGA_red~6_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][11]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[1][3]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][11]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[1][3]~regout ),
	.datad(\VGA_unit|VGA_sram_data[2][11]~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~6 .lut_mask = 16'hFD20;
defparam \VGA_unit|VGA_red~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N12
cycloneii_lcell_comb \VGA_unit|VGA_red~7 (
// Equation(s):
// \VGA_unit|VGA_red~7_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_red~6_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.datab(\VGA_unit|always0~17_combout ),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.datad(\VGA_unit|VGA_red~6_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~7 .lut_mask = 16'hFECC;
defparam \VGA_unit|VGA_red~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N13
cycloneii_lcell_ff \VGA_unit|VGA_red[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_red~7_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_red [5]));

// Location: LCCOMB_X23_Y29_N4
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~6 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~6_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_red [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_red [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~6 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_R~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N5
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [5]));

// Location: LCCOMB_X24_Y28_N2
cycloneii_lcell_comb \VGA_unit|VGA_red~9 (
// Equation(s):
// \VGA_unit|VGA_red~9_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_red~8_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\VGA_unit|VGA_red~8_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.datac(\VGA_unit|always0~17_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~9 .lut_mask = 16'hFAF8;
defparam \VGA_unit|VGA_red~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N3
cycloneii_lcell_ff \VGA_unit|VGA_red[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_red~9_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_red [6]));

// Location: LCCOMB_X24_Y28_N18
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~7 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~7_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_red [6])

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datac(vcc),
	.datad(\VGA_unit|VGA_red [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~7 .lut_mask = 16'hCC00;
defparam \VGA_unit|VGA_unit|oVGA_R~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N19
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~7_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [6]));

// Location: LCFF_X23_Y26_N31
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [5]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][5]~regout ));

// Location: LCFF_X23_Y26_N21
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [13]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][13]~regout ));

// Location: LCCOMB_X23_Y26_N20
cycloneii_lcell_comb \VGA_unit|VGA_red~10 (
// Equation(s):
// \VGA_unit|VGA_red~10_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][13]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[1][5]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][13]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[1][5]~regout ),
	.datac(\VGA_unit|VGA_sram_data[2][13]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~10 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_red~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N12
cycloneii_lcell_comb \VGA_unit|VGA_red~11 (
// Equation(s):
// \VGA_unit|VGA_red~11_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_red~10_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\VGA_unit|always0~17_combout ),
	.datab(\VGA_unit|VGA_red~10_combout ),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~11 .lut_mask = 16'hEEEA;
defparam \VGA_unit|VGA_red~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N13
cycloneii_lcell_ff \VGA_unit|VGA_red[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_red~11_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_red [7]));

// Location: LCCOMB_X24_Y28_N4
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~8 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~8_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_red [7])

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datac(vcc),
	.datad(\VGA_unit|VGA_red [7]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~8 .lut_mask = 16'hCC00;
defparam \VGA_unit|VGA_unit|oVGA_R~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N5
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~8_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [7]));

// Location: LCCOMB_X24_Y28_N30
cycloneii_lcell_comb \VGA_unit|VGA_red~13 (
// Equation(s):
// \VGA_unit|VGA_red~13_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_red~12_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\VGA_unit|VGA_red~12_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.datac(\VGA_unit|always0~17_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~13 .lut_mask = 16'hFAF8;
defparam \VGA_unit|VGA_red~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N31
cycloneii_lcell_ff \VGA_unit|VGA_red[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_red~13_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_red [8]));

// Location: LCCOMB_X24_Y28_N6
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~9 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~9_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_red [8])

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datac(vcc),
	.datad(\VGA_unit|VGA_red [8]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~9 .lut_mask = 16'hCC00;
defparam \VGA_unit|VGA_unit|oVGA_R~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N7
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~9_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [8]));

// Location: LCCOMB_X23_Y29_N30
cycloneii_lcell_comb \VGA_unit|VGA_red~15 (
// Equation(s):
// \VGA_unit|VGA_red~15_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_red~14_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ))))

	.dataa(\VGA_unit|VGA_red~14_combout ),
	.datab(\VGA_unit|always0~17_combout ),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~15 .lut_mask = 16'hEEEC;
defparam \VGA_unit|VGA_red~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N31
cycloneii_lcell_ff \VGA_unit|VGA_red[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_red~15_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_red [9]));

// Location: LCCOMB_X23_Y29_N6
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~10 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~10_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_red [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_red [9]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~10 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_R~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N7
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [9]));

// Location: LCFF_X21_Y32_N13
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~2_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [0]));

// Location: LCFF_X21_Y32_N7
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~2_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [1]));

// Location: LCCOMB_X23_Y29_N8
cycloneii_lcell_comb \VGA_unit|VGA_green~1 (
// Equation(s):
// \VGA_unit|VGA_green~1_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_green~0_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ))))

	.dataa(\VGA_unit|VGA_green~0_combout ),
	.datab(\VGA_unit|always0~17_combout ),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~1 .lut_mask = 16'hEEEC;
defparam \VGA_unit|VGA_green~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N9
cycloneii_lcell_ff \VGA_unit|VGA_green[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_green~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_green [2]));

// Location: LCCOMB_X23_Y29_N16
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G~0 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~0_combout  = (\VGA_unit|VGA_green [2] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(vcc),
	.datab(\VGA_unit|VGA_green [2]),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~0 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|oVGA_G~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N17
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [2]));

// Location: LCCOMB_X24_Y29_N16
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G~1 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~1_combout  = (\VGA_unit|VGA_green [3] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(\VGA_unit|VGA_green [3]),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~1 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|oVGA_G~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N17
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [3]));

// Location: LCCOMB_X23_Y29_N10
cycloneii_lcell_comb \VGA_unit|VGA_green~5 (
// Equation(s):
// \VGA_unit|VGA_green~5_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_green~4_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ))))

	.dataa(\VGA_unit|VGA_green~4_combout ),
	.datab(\VGA_unit|always0~17_combout ),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~5 .lut_mask = 16'hEEEC;
defparam \VGA_unit|VGA_green~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N11
cycloneii_lcell_ff \VGA_unit|VGA_green[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_green~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_green [4]));

// Location: LCCOMB_X23_Y29_N2
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G~2 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~2_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_green [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_green [4]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~2 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_G~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N3
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [4]));

// Location: LCFF_X23_Y26_N23
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [3]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][3]~regout ));

// Location: LCCOMB_X24_Y26_N30
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[0][11]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][11]~feeder_combout  = \SRAM_unit|SRAM_read_data [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [11]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][11]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N20
cycloneii_lcell_comb \VGA_unit|VGA_sram_data~1 (
// Equation(s):
// \VGA_unit|VGA_sram_data~1_combout  = (\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_SRAM_state~17_regout ) # ((!\VGA_unit|VGA_SRAM_state~15_regout  & \VGA_unit|VGA_SRAM_state~16_regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~16_regout ),
	.datad(\VGA_unit|VGA_SRAM_state~17_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data~1 .lut_mask = 16'hAA20;
defparam \VGA_unit|VGA_sram_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y26_N31
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[0][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][11]~regout ));

// Location: LCCOMB_X23_Y26_N22
cycloneii_lcell_comb \VGA_unit|VGA_green~6 (
// Equation(s):
// \VGA_unit|VGA_green~6_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[2][3]~regout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[0][11]~regout ))))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][3]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[2][3]~regout ),
	.datad(\VGA_unit|VGA_sram_data[0][11]~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~6 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_green~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N0
cycloneii_lcell_comb \VGA_unit|VGA_green~7 (
// Equation(s):
// \VGA_unit|VGA_green~7_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_green~6_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\VGA_unit|always0~17_combout ),
	.datab(\VGA_unit|VGA_green~6_combout ),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~7 .lut_mask = 16'hEEEA;
defparam \VGA_unit|VGA_green~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N1
cycloneii_lcell_ff \VGA_unit|VGA_green[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_green~7_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_green [5]));

// Location: LCCOMB_X24_Y28_N8
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G~3 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~3_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_green [5])

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datac(vcc),
	.datad(\VGA_unit|VGA_green [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~3 .lut_mask = 16'hCC00;
defparam \VGA_unit|VGA_unit|oVGA_G~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N9
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [5]));

// Location: LCFF_X23_Y26_N17
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [4]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][4]~regout ));

// Location: LCFF_X24_Y26_N25
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [12]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][12]~regout ));

// Location: LCCOMB_X23_Y26_N16
cycloneii_lcell_comb \VGA_unit|VGA_green~8 (
// Equation(s):
// \VGA_unit|VGA_green~8_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[2][4]~regout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[0][12]~regout ))))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][4]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[2][4]~regout ),
	.datad(\VGA_unit|VGA_sram_data[0][12]~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~8 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_green~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N18
cycloneii_lcell_comb \VGA_unit|VGA_green~9 (
// Equation(s):
// \VGA_unit|VGA_green~9_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_green~8_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ))))

	.dataa(\VGA_unit|always0~17_combout ),
	.datab(\VGA_unit|VGA_green~8_combout ),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~9 .lut_mask = 16'hEEEA;
defparam \VGA_unit|VGA_green~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N19
cycloneii_lcell_ff \VGA_unit|VGA_green[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_green~9_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_green [6]));

// Location: LCCOMB_X24_Y29_N2
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G~4 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~4_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_green [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_green [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~4 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_G~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N3
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [6]));

// Location: LCCOMB_X23_Y29_N28
cycloneii_lcell_comb \VGA_unit|VGA_green~11 (
// Equation(s):
// \VGA_unit|VGA_green~11_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_green~10_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ))))

	.dataa(\VGA_unit|VGA_green~10_combout ),
	.datab(\VGA_unit|always0~17_combout ),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~11 .lut_mask = 16'hEEEC;
defparam \VGA_unit|VGA_green~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N29
cycloneii_lcell_ff \VGA_unit|VGA_green[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_green~11_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_green [7]));

// Location: LCCOMB_X23_Y29_N20
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G~5 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~5_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_green [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_green [7]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~5 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_G~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N21
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [7]));

// Location: LCCOMB_X24_Y28_N26
cycloneii_lcell_comb \VGA_unit|VGA_green~13 (
// Equation(s):
// \VGA_unit|VGA_green~13_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_green~12_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\VGA_unit|VGA_green~12_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.datac(\VGA_unit|always0~17_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~13 .lut_mask = 16'hFAF8;
defparam \VGA_unit|VGA_green~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N27
cycloneii_lcell_ff \VGA_unit|VGA_green[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_green~13_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_green [8]));

// Location: LCCOMB_X24_Y28_N10
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G~6 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~6_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_green [8])

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datac(vcc),
	.datad(\VGA_unit|VGA_green [8]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~6 .lut_mask = 16'hCC00;
defparam \VGA_unit|VGA_unit|oVGA_G~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N11
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [8]));

// Location: LCFF_X24_Y26_N7
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [7]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][7]~regout ));

// Location: LCCOMB_X24_Y26_N6
cycloneii_lcell_comb \VGA_unit|VGA_green~14 (
// Equation(s):
// \VGA_unit|VGA_green~14_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][7]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[0][15]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][7]~regout ))))

	.dataa(\VGA_unit|VGA_sram_data[0][15]~regout ),
	.datab(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datac(\VGA_unit|VGA_sram_data[2][7]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~14 .lut_mask = 16'hF0B8;
defparam \VGA_unit|VGA_green~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N14
cycloneii_lcell_comb \VGA_unit|VGA_green~15 (
// Equation(s):
// \VGA_unit|VGA_green~15_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_green~14_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.datab(\VGA_unit|always0~17_combout ),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.datad(\VGA_unit|VGA_green~14_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~15 .lut_mask = 16'hFECC;
defparam \VGA_unit|VGA_green~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N15
cycloneii_lcell_ff \VGA_unit|VGA_green[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_green~15_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_green [9]));

// Location: LCCOMB_X23_Y29_N22
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G~7 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~7_combout  = (\VGA_unit|VGA_green [9] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(vcc),
	.datab(\VGA_unit|VGA_green [9]),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~7 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|oVGA_G~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N23
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G~7_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [9]));

// Location: LCFF_X21_Y32_N1
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~2_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [0]));

// Location: LCFF_X21_Y32_N19
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~2_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [1]));

// Location: LCFF_X25_Y26_N1
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [8]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][8]~regout ));

// Location: LCFF_X25_Y26_N19
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [0]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][0]~regout ));

// Location: LCCOMB_X25_Y26_N0
cycloneii_lcell_comb \VGA_unit|VGA_blue~5 (
// Equation(s):
// \VGA_unit|VGA_blue~5_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[1][8]~regout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[0][0]~regout ))))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[1][8]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[1][8]~regout ),
	.datad(\VGA_unit|VGA_sram_data[0][0]~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~5 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_blue~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N12
cycloneii_lcell_comb \VGA_unit|VGA_blue~6 (
// Equation(s):
// \VGA_unit|VGA_blue~6_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_blue~5_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.datac(\VGA_unit|always0~17_combout ),
	.datad(\VGA_unit|VGA_blue~5_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~6 .lut_mask = 16'hFEF0;
defparam \VGA_unit|VGA_blue~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N13
cycloneii_lcell_ff \VGA_unit|VGA_blue[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_blue~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_blue [2]));

// Location: LCCOMB_X24_Y29_N20
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B~0 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~0_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_blue [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_blue [2]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~0 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N21
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [2]));

// Location: LCFF_X24_Y26_N3
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [1]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][1]~regout ));

// Location: LCCOMB_X24_Y26_N2
cycloneii_lcell_comb \VGA_unit|VGA_blue~7 (
// Equation(s):
// \VGA_unit|VGA_blue~7_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[1][9]~regout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[0][1]~regout ))))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (\VGA_unit|VGA_sram_data[1][9]~regout ))

	.dataa(\VGA_unit|VGA_sram_data[1][9]~regout ),
	.datab(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datac(\VGA_unit|VGA_sram_data[0][1]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~7 .lut_mask = 16'hAAE2;
defparam \VGA_unit|VGA_blue~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N22
cycloneii_lcell_comb \VGA_unit|VGA_blue~8 (
// Equation(s):
// \VGA_unit|VGA_blue~8_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_blue~7_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ))))

	.dataa(\VGA_unit|always0~17_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.datac(\VGA_unit|VGA_blue~7_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~8 .lut_mask = 16'hFAEA;
defparam \VGA_unit|VGA_blue~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N23
cycloneii_lcell_ff \VGA_unit|VGA_blue[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_blue~8_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_blue [3]));

// Location: LCCOMB_X24_Y29_N6
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B~1 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~1_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_blue [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_blue [3]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~1 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N7
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [3]));

// Location: LCFF_X25_Y26_N23
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [2]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][2]~regout ));

// Location: LCFF_X25_Y26_N29
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [10]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][10]~regout ));

// Location: LCCOMB_X25_Y26_N22
cycloneii_lcell_comb \VGA_unit|VGA_blue~9 (
// Equation(s):
// \VGA_unit|VGA_blue~9_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[1][10]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[0][2]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[1][10]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[0][2]~regout ),
	.datad(\VGA_unit|VGA_sram_data[1][10]~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~9 .lut_mask = 16'hFD20;
defparam \VGA_unit|VGA_blue~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N0
cycloneii_lcell_comb \VGA_unit|VGA_blue~10 (
// Equation(s):
// \VGA_unit|VGA_blue~10_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_blue~9_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.datac(\VGA_unit|always0~17_combout ),
	.datad(\VGA_unit|VGA_blue~9_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~10 .lut_mask = 16'hFEF0;
defparam \VGA_unit|VGA_blue~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N1
cycloneii_lcell_ff \VGA_unit|VGA_blue[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_blue~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_blue [4]));

// Location: LCCOMB_X24_Y29_N8
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B~2 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~2_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_blue [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_blue [4]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~2 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N9
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [4]));

// Location: LCCOMB_X24_Y28_N20
cycloneii_lcell_comb \VGA_unit|VGA_blue~12 (
// Equation(s):
// \VGA_unit|VGA_blue~12_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_blue~11_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\VGA_unit|VGA_blue~11_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.datac(\VGA_unit|always0~17_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~12 .lut_mask = 16'hFAF8;
defparam \VGA_unit|VGA_blue~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N21
cycloneii_lcell_ff \VGA_unit|VGA_blue[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_blue~12_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_blue [5]));

// Location: LCCOMB_X24_Y28_N28
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B~3 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~3_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_blue [5])

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datac(\VGA_unit|VGA_blue [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~3 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|oVGA_B~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N29
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [5]));

// Location: LCCOMB_X24_Y28_N14
cycloneii_lcell_comb \VGA_unit|VGA_blue~14 (
// Equation(s):
// \VGA_unit|VGA_blue~14_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_blue~13_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\VGA_unit|VGA_blue~13_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.datac(\VGA_unit|always0~17_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~14 .lut_mask = 16'hFAF8;
defparam \VGA_unit|VGA_blue~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N15
cycloneii_lcell_ff \VGA_unit|VGA_blue[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_blue~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_blue [6]));

// Location: LCCOMB_X24_Y28_N22
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B~4 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~4_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_blue [6])

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datac(\VGA_unit|VGA_blue [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~4 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|oVGA_B~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N23
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [6]));

// Location: LCFF_X25_Y26_N17
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [13]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][13]~regout ));

// Location: LCCOMB_X25_Y26_N10
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[0][5]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][5]~feeder_combout  = \SRAM_unit|SRAM_read_data [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][5]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y26_N11
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[0][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][5]~regout ));

// Location: LCCOMB_X25_Y26_N16
cycloneii_lcell_comb \VGA_unit|VGA_blue~15 (
// Equation(s):
// \VGA_unit|VGA_blue~15_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[1][13]~regout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[0][5]~regout ))))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[1][13]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[1][13]~regout ),
	.datad(\VGA_unit|VGA_sram_data[0][5]~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~15 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_blue~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N26
cycloneii_lcell_comb \VGA_unit|VGA_blue~16 (
// Equation(s):
// \VGA_unit|VGA_blue~16_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_blue~15_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ))))

	.dataa(\VGA_unit|always0~17_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.datac(\VGA_unit|VGA_blue~15_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~16_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~16 .lut_mask = 16'hFAEA;
defparam \VGA_unit|VGA_blue~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N27
cycloneii_lcell_ff \VGA_unit|VGA_blue[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_blue~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_blue [7]));

// Location: LCCOMB_X24_Y29_N10
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B~5 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~5_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_blue [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_blue [7]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~5 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_B~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N11
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [7]));

// Location: LCFF_X25_Y26_N5
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [14]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][14]~regout ));

// Location: LCCOMB_X24_Y26_N28
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[0][6]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][6]~feeder_combout  = \SRAM_unit|SRAM_read_data [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][6]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y26_N29
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[0][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][6]~regout ));

// Location: LCCOMB_X25_Y26_N4
cycloneii_lcell_comb \VGA_unit|VGA_blue~17 (
// Equation(s):
// \VGA_unit|VGA_blue~17_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[1][14]~regout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[0][6]~regout ))))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[1][14]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[1][14]~regout ),
	.datad(\VGA_unit|VGA_sram_data[0][6]~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~17_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~17 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_blue~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N28
cycloneii_lcell_comb \VGA_unit|VGA_blue~18 (
// Equation(s):
// \VGA_unit|VGA_blue~18_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_blue~17_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.datac(\VGA_unit|always0~17_combout ),
	.datad(\VGA_unit|VGA_blue~17_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~18 .lut_mask = 16'hFEF0;
defparam \VGA_unit|VGA_blue~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N29
cycloneii_lcell_ff \VGA_unit|VGA_blue[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_blue~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_blue [8]));

// Location: LCCOMB_X24_Y29_N4
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B~6 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~6_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_blue [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_blue [8]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~6 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_B~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N5
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [8]));

// Location: LCFF_X25_Y26_N15
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [15]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][15]~regout ));

// Location: LCFF_X24_Y26_N23
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [7]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][7]~regout ));

// Location: LCCOMB_X25_Y26_N14
cycloneii_lcell_comb \VGA_unit|VGA_blue~19 (
// Equation(s):
// \VGA_unit|VGA_blue~19_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[1][15]~regout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[0][7]~regout ))))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[1][15]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[1][15]~regout ),
	.datad(\VGA_unit|VGA_sram_data[0][7]~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~19_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~19 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_blue~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N30
cycloneii_lcell_comb \VGA_unit|VGA_blue~20 (
// Equation(s):
// \VGA_unit|VGA_blue~20_combout  = (\VGA_unit|always0~17_combout ) # ((\VGA_unit|VGA_blue~19_combout  & ((\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ) # (\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ))))

	.dataa(\VGA_unit|always0~17_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2~0_combout ),
	.datac(\VGA_unit|VGA_blue~19_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~20_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~20 .lut_mask = 16'hFAEA;
defparam \VGA_unit|VGA_blue~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N31
cycloneii_lcell_ff \VGA_unit|VGA_blue[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_blue~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_blue [9]));

// Location: LCCOMB_X24_Y29_N14
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B~7 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~7_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_blue [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(\VGA_unit|VGA_blue [9]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~7 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_B~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N15
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B~7_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [9]));

// Location: LCCOMB_X33_Y18_N24
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[0]~0 (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[0]~0_combout  = (\always1~0_combout  & ((\UART_unit|SRAM_address [0]))) # (!\always1~0_combout  & (\VGA_unit|SRAM_address [0]))

	.dataa(\VGA_unit|SRAM_address [0]),
	.datab(\UART_unit|SRAM_address [0]),
	.datac(vcc),
	.datad(\always1~0_combout ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[0]~0 .lut_mask = 16'hCCAA;
defparam \SRAM_unit|SRAM_ADDRESS_O[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cycloneii_lcell_comb \M1_unit|Selector24~0 (
// Equation(s):
// \M1_unit|Selector24~0_combout  = (\M1_unit|SRAM_address[16]~3_combout  & (((\M1_unit|V_sram_address [0]) # (\M1_unit|SRAM_address[16]~4_combout )))) # (!\M1_unit|SRAM_address[16]~3_combout  & (\M1_unit|Y_sram_address [0] & 
// ((!\M1_unit|SRAM_address[16]~4_combout ))))

	.dataa(\M1_unit|Y_sram_address [0]),
	.datab(\M1_unit|V_sram_address [0]),
	.datac(\M1_unit|SRAM_address[16]~3_combout ),
	.datad(\M1_unit|SRAM_address[16]~4_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector24~0 .lut_mask = 16'hF0CA;
defparam \M1_unit|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N6
cycloneii_lcell_comb \M1_unit|Selector24~1 (
// Equation(s):
// \M1_unit|Selector24~1_combout  = (\M1_unit|SRAM_address[16]~4_combout  & ((\M1_unit|Selector24~0_combout  & ((\M1_unit|write_address [0]))) # (!\M1_unit|Selector24~0_combout  & (\M1_unit|U_sram_address [0])))) # (!\M1_unit|SRAM_address[16]~4_combout  & 
// (((\M1_unit|Selector24~0_combout ))))

	.dataa(\M1_unit|SRAM_address[16]~4_combout ),
	.datab(\M1_unit|U_sram_address [0]),
	.datac(\M1_unit|Selector24~0_combout ),
	.datad(\M1_unit|write_address [0]),
	.cin(gnd),
	.combout(\M1_unit|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector24~1 .lut_mask = 16'hF858;
defparam \M1_unit|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N7
cycloneii_lcell_ff \M1_unit|SRAM_address[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector24~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_address [0]));

// Location: LCFF_X33_Y18_N25
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[0]~0_combout ),
	.sdata(\M1_unit|SRAM_address [0]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(\Equal5~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [0]));

// Location: LCCOMB_X33_Y18_N18
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[1]~1 (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[1]~1_combout  = (\always1~0_combout  & ((\UART_unit|SRAM_address [1]))) # (!\always1~0_combout  & (\VGA_unit|SRAM_address [1]))

	.dataa(\VGA_unit|SRAM_address [1]),
	.datab(\UART_unit|SRAM_address [1]),
	.datac(vcc),
	.datad(\always1~0_combout ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[1]~1 .lut_mask = 16'hCCAA;
defparam \SRAM_unit|SRAM_ADDRESS_O[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N17
cycloneii_lcell_ff \M1_unit|write_address[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|write_address[1]~19_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal9~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|write_address [1]));

// Location: LCFF_X33_Y22_N17
cycloneii_lcell_ff \M1_unit|U_sram_address[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_sram_address[1]~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_sram_address [1]));

// Location: LCCOMB_X33_Y24_N0
cycloneii_lcell_comb \M1_unit|Selector23~0 (
// Equation(s):
// \M1_unit|Selector23~0_combout  = (\M1_unit|SRAM_address[16]~3_combout  & (((\M1_unit|SRAM_address[16]~4_combout )))) # (!\M1_unit|SRAM_address[16]~3_combout  & ((\M1_unit|SRAM_address[16]~4_combout  & ((\M1_unit|U_sram_address [1]))) # 
// (!\M1_unit|SRAM_address[16]~4_combout  & (\M1_unit|Y_sram_address [1]))))

	.dataa(\M1_unit|Y_sram_address [1]),
	.datab(\M1_unit|SRAM_address[16]~3_combout ),
	.datac(\M1_unit|SRAM_address[16]~4_combout ),
	.datad(\M1_unit|U_sram_address [1]),
	.cin(gnd),
	.combout(\M1_unit|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector23~0 .lut_mask = 16'hF2C2;
defparam \M1_unit|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneii_lcell_comb \M1_unit|Selector23~1 (
// Equation(s):
// \M1_unit|Selector23~1_combout  = (\M1_unit|SRAM_address[16]~3_combout  & ((\M1_unit|Selector23~0_combout  & ((\M1_unit|write_address [1]))) # (!\M1_unit|Selector23~0_combout  & (\M1_unit|V_sram_address [1])))) # (!\M1_unit|SRAM_address[16]~3_combout  & 
// (((\M1_unit|Selector23~0_combout ))))

	.dataa(\M1_unit|V_sram_address [1]),
	.datab(\M1_unit|write_address [1]),
	.datac(\M1_unit|SRAM_address[16]~3_combout ),
	.datad(\M1_unit|Selector23~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector23~1 .lut_mask = 16'hCFA0;
defparam \M1_unit|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N7
cycloneii_lcell_ff \M1_unit|SRAM_address[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector23~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_address [1]));

// Location: LCFF_X33_Y18_N19
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[1]~1_combout ),
	.sdata(\M1_unit|SRAM_address [1]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(\Equal5~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [1]));

// Location: LCCOMB_X33_Y18_N12
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[2]~2 (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[2]~2_combout  = (\always1~0_combout  & ((\UART_unit|SRAM_address [2]))) # (!\always1~0_combout  & (\VGA_unit|SRAM_address [2]))

	.dataa(\VGA_unit|SRAM_address [2]),
	.datab(\always1~0_combout ),
	.datac(vcc),
	.datad(\UART_unit|SRAM_address [2]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[2]~2 .lut_mask = 16'hEE22;
defparam \SRAM_unit|SRAM_ADDRESS_O[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N2
cycloneii_lcell_comb \M1_unit|Selector22~0 (
// Equation(s):
// \M1_unit|Selector22~0_combout  = (\M1_unit|SRAM_address[16]~4_combout  & (((\M1_unit|SRAM_address[16]~3_combout )))) # (!\M1_unit|SRAM_address[16]~4_combout  & ((\M1_unit|SRAM_address[16]~3_combout  & ((\M1_unit|V_sram_address [2]))) # 
// (!\M1_unit|SRAM_address[16]~3_combout  & (\M1_unit|Y_sram_address [2]))))

	.dataa(\M1_unit|SRAM_address[16]~4_combout ),
	.datab(\M1_unit|Y_sram_address [2]),
	.datac(\M1_unit|SRAM_address[16]~3_combout ),
	.datad(\M1_unit|V_sram_address [2]),
	.cin(gnd),
	.combout(\M1_unit|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector22~0 .lut_mask = 16'hF4A4;
defparam \M1_unit|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cycloneii_lcell_comb \M1_unit|Selector22~1 (
// Equation(s):
// \M1_unit|Selector22~1_combout  = (\M1_unit|SRAM_address[16]~4_combout  & ((\M1_unit|Selector22~0_combout  & ((\M1_unit|write_address [2]))) # (!\M1_unit|Selector22~0_combout  & (\M1_unit|U_sram_address [2])))) # (!\M1_unit|SRAM_address[16]~4_combout  & 
// (((\M1_unit|Selector22~0_combout ))))

	.dataa(\M1_unit|SRAM_address[16]~4_combout ),
	.datab(\M1_unit|U_sram_address [2]),
	.datac(\M1_unit|Selector22~0_combout ),
	.datad(\M1_unit|write_address [2]),
	.cin(gnd),
	.combout(\M1_unit|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector22~1 .lut_mask = 16'hF858;
defparam \M1_unit|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N1
cycloneii_lcell_ff \M1_unit|SRAM_address[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector22~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_address [2]));

// Location: LCFF_X33_Y18_N13
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[2]~2_combout ),
	.sdata(\M1_unit|SRAM_address [2]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(\Equal5~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [2]));

// Location: LCCOMB_X33_Y18_N22
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[3]~3 (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[3]~3_combout  = (\always1~0_combout  & (\UART_unit|SRAM_address [3])) # (!\always1~0_combout  & ((\VGA_unit|SRAM_address [3])))

	.dataa(\UART_unit|SRAM_address [3]),
	.datab(\VGA_unit|SRAM_address [3]),
	.datac(vcc),
	.datad(\always1~0_combout ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[3]~3 .lut_mask = 16'hAACC;
defparam \SRAM_unit|SRAM_ADDRESS_O[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N21
cycloneii_lcell_ff \M1_unit|write_address[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|write_address[3]~23_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|Equal9~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|write_address [3]));

// Location: LCFF_X33_Y22_N21
cycloneii_lcell_ff \M1_unit|U_sram_address[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|U_sram_address[3]~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr16~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|U_sram_address [3]));

// Location: LCFF_X33_Y24_N21
cycloneii_lcell_ff \M1_unit|Y_sram_address[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Y_sram_address[3]~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|Y_sram_address [3]));

// Location: LCCOMB_X33_Y24_N12
cycloneii_lcell_comb \M1_unit|Selector21~0 (
// Equation(s):
// \M1_unit|Selector21~0_combout  = (\M1_unit|SRAM_address[16]~4_combout  & ((\M1_unit|U_sram_address [3]) # ((\M1_unit|SRAM_address[16]~3_combout )))) # (!\M1_unit|SRAM_address[16]~4_combout  & (((!\M1_unit|SRAM_address[16]~3_combout  & 
// \M1_unit|Y_sram_address [3]))))

	.dataa(\M1_unit|SRAM_address[16]~4_combout ),
	.datab(\M1_unit|U_sram_address [3]),
	.datac(\M1_unit|SRAM_address[16]~3_combout ),
	.datad(\M1_unit|Y_sram_address [3]),
	.cin(gnd),
	.combout(\M1_unit|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector21~0 .lut_mask = 16'hADA8;
defparam \M1_unit|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneii_lcell_comb \M1_unit|Selector21~1 (
// Equation(s):
// \M1_unit|Selector21~1_combout  = (\M1_unit|SRAM_address[16]~3_combout  & ((\M1_unit|Selector21~0_combout  & ((\M1_unit|write_address [3]))) # (!\M1_unit|Selector21~0_combout  & (\M1_unit|V_sram_address [3])))) # (!\M1_unit|SRAM_address[16]~3_combout  & 
// (((\M1_unit|Selector21~0_combout ))))

	.dataa(\M1_unit|V_sram_address [3]),
	.datab(\M1_unit|write_address [3]),
	.datac(\M1_unit|SRAM_address[16]~3_combout ),
	.datad(\M1_unit|Selector21~0_combout ),
	.cin(gnd),
	.combout(\M1_unit|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1_unit|Selector21~1 .lut_mask = 16'hCFA0;
defparam \M1_unit|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N9
cycloneii_lcell_ff \M1_unit|SRAM_address[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\M1_unit|Selector21~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M1_unit|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M1_unit|SRAM_address [3]));

// Location: LCFF_X33_Y18_N23
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[3]~3_combout ),
	.sdata(\M1_unit|SRAM_address [3]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(\Equal5~7_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [3]));

// Location: LCFF_X32_Y8_N25
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[4]~1_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [4]));

// Location: LCFF_X32_Y8_N11
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[5]~3_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [5]));

// Location: LCFF_X32_Y8_N13
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[6]~5_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [6]));

// Location: LCFF_X33_Y14_N27
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[7]~7_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [7]));

// Location: LCFF_X33_Y11_N17
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[8]~9_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [8]));

// Location: LCFF_X33_Y11_N3
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[9]~11_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [9]));

// Location: LCFF_X33_Y11_N7
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[10]~13_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [10]));

// Location: LCFF_X33_Y11_N27
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[11]~15_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [11]));

// Location: LCFF_X34_Y15_N3
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[12]~17_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [12]));

// Location: LCFF_X34_Y15_N23
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[13]~19_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [13]));

// Location: LCFF_X34_Y15_N11
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[14]~21_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [14]));

// Location: LCFF_X34_Y15_N15
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[15]~23_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [15]));

// Location: LCFF_X33_Y14_N23
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[16]~25_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [16]));

// Location: LCFF_X33_Y14_N17
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[17]~27_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [17]));

// Location: CLKCTRL_G3
cycloneii_clkctrl \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N8
cycloneii_lcell_comb \SRAM_unit|SRAM_LB_N_O~0 (
// Equation(s):
// \SRAM_unit|SRAM_LB_N_O~0_combout  = !\CLOCK_50_I~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\CLOCK_50_I~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_LB_N_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_LB_N_O~0 .lut_mask = 16'h0F0F;
defparam \SRAM_unit|SRAM_LB_N_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N9
cycloneii_lcell_ff \SRAM_unit|SRAM_LB_N_O (
	.clk(!\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_LB_N_O~0_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_LB_N_O~regout ));

// Location: LCCOMB_X36_Y18_N2
cycloneii_lcell_comb \SRAM_unit|SRAM_CE_N_O~feeder (
// Equation(s):
// \SRAM_unit|SRAM_CE_N_O~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_CE_N_O~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_CE_N_O~feeder .lut_mask = 16'hFFFF;
defparam \SRAM_unit|SRAM_CE_N_O~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N3
cycloneii_lcell_ff \SRAM_unit|SRAM_CE_N_O (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_CE_N_O~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_CE_N_O~regout ));

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PUSH_BUTTON_I[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PUSH_BUTTON_I[1]));
// synopsys translate_off
defparam \PUSH_BUTTON_I[1]~I .input_async_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .input_power_up = "low";
defparam \PUSH_BUTTON_I[1]~I .input_register_mode = "none";
defparam \PUSH_BUTTON_I[1]~I .input_sync_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .oe_async_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .oe_power_up = "low";
defparam \PUSH_BUTTON_I[1]~I .oe_register_mode = "none";
defparam \PUSH_BUTTON_I[1]~I .oe_sync_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .operation_mode = "input";
defparam \PUSH_BUTTON_I[1]~I .output_async_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .output_power_up = "low";
defparam \PUSH_BUTTON_I[1]~I .output_register_mode = "none";
defparam \PUSH_BUTTON_I[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PUSH_BUTTON_I[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PUSH_BUTTON_I[2]));
// synopsys translate_off
defparam \PUSH_BUTTON_I[2]~I .input_async_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .input_power_up = "low";
defparam \PUSH_BUTTON_I[2]~I .input_register_mode = "none";
defparam \PUSH_BUTTON_I[2]~I .input_sync_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .oe_async_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .oe_power_up = "low";
defparam \PUSH_BUTTON_I[2]~I .oe_register_mode = "none";
defparam \PUSH_BUTTON_I[2]~I .oe_sync_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .operation_mode = "input";
defparam \PUSH_BUTTON_I[2]~I .output_async_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .output_power_up = "low";
defparam \PUSH_BUTTON_I[2]~I .output_register_mode = "none";
defparam \PUSH_BUTTON_I[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PUSH_BUTTON_I[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PUSH_BUTTON_I[3]));
// synopsys translate_off
defparam \PUSH_BUTTON_I[3]~I .input_async_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .input_power_up = "low";
defparam \PUSH_BUTTON_I[3]~I .input_register_mode = "none";
defparam \PUSH_BUTTON_I[3]~I .input_sync_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .oe_async_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .oe_power_up = "low";
defparam \PUSH_BUTTON_I[3]~I .oe_register_mode = "none";
defparam \PUSH_BUTTON_I[3]~I .oe_sync_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .operation_mode = "input";
defparam \PUSH_BUTTON_I[3]~I .output_async_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .output_power_up = "low";
defparam \PUSH_BUTTON_I[3]~I .output_register_mode = "none";
defparam \PUSH_BUTTON_I[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[1]));
// synopsys translate_off
defparam \SWITCH_I[1]~I .input_async_reset = "none";
defparam \SWITCH_I[1]~I .input_power_up = "low";
defparam \SWITCH_I[1]~I .input_register_mode = "none";
defparam \SWITCH_I[1]~I .input_sync_reset = "none";
defparam \SWITCH_I[1]~I .oe_async_reset = "none";
defparam \SWITCH_I[1]~I .oe_power_up = "low";
defparam \SWITCH_I[1]~I .oe_register_mode = "none";
defparam \SWITCH_I[1]~I .oe_sync_reset = "none";
defparam \SWITCH_I[1]~I .operation_mode = "input";
defparam \SWITCH_I[1]~I .output_async_reset = "none";
defparam \SWITCH_I[1]~I .output_power_up = "low";
defparam \SWITCH_I[1]~I .output_register_mode = "none";
defparam \SWITCH_I[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[2]));
// synopsys translate_off
defparam \SWITCH_I[2]~I .input_async_reset = "none";
defparam \SWITCH_I[2]~I .input_power_up = "low";
defparam \SWITCH_I[2]~I .input_register_mode = "none";
defparam \SWITCH_I[2]~I .input_sync_reset = "none";
defparam \SWITCH_I[2]~I .oe_async_reset = "none";
defparam \SWITCH_I[2]~I .oe_power_up = "low";
defparam \SWITCH_I[2]~I .oe_register_mode = "none";
defparam \SWITCH_I[2]~I .oe_sync_reset = "none";
defparam \SWITCH_I[2]~I .operation_mode = "input";
defparam \SWITCH_I[2]~I .output_async_reset = "none";
defparam \SWITCH_I[2]~I .output_power_up = "low";
defparam \SWITCH_I[2]~I .output_register_mode = "none";
defparam \SWITCH_I[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[3]));
// synopsys translate_off
defparam \SWITCH_I[3]~I .input_async_reset = "none";
defparam \SWITCH_I[3]~I .input_power_up = "low";
defparam \SWITCH_I[3]~I .input_register_mode = "none";
defparam \SWITCH_I[3]~I .input_sync_reset = "none";
defparam \SWITCH_I[3]~I .oe_async_reset = "none";
defparam \SWITCH_I[3]~I .oe_power_up = "low";
defparam \SWITCH_I[3]~I .oe_register_mode = "none";
defparam \SWITCH_I[3]~I .oe_sync_reset = "none";
defparam \SWITCH_I[3]~I .operation_mode = "input";
defparam \SWITCH_I[3]~I .output_async_reset = "none";
defparam \SWITCH_I[3]~I .output_power_up = "low";
defparam \SWITCH_I[3]~I .output_register_mode = "none";
defparam \SWITCH_I[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[4]));
// synopsys translate_off
defparam \SWITCH_I[4]~I .input_async_reset = "none";
defparam \SWITCH_I[4]~I .input_power_up = "low";
defparam \SWITCH_I[4]~I .input_register_mode = "none";
defparam \SWITCH_I[4]~I .input_sync_reset = "none";
defparam \SWITCH_I[4]~I .oe_async_reset = "none";
defparam \SWITCH_I[4]~I .oe_power_up = "low";
defparam \SWITCH_I[4]~I .oe_register_mode = "none";
defparam \SWITCH_I[4]~I .oe_sync_reset = "none";
defparam \SWITCH_I[4]~I .operation_mode = "input";
defparam \SWITCH_I[4]~I .output_async_reset = "none";
defparam \SWITCH_I[4]~I .output_power_up = "low";
defparam \SWITCH_I[4]~I .output_register_mode = "none";
defparam \SWITCH_I[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[5]));
// synopsys translate_off
defparam \SWITCH_I[5]~I .input_async_reset = "none";
defparam \SWITCH_I[5]~I .input_power_up = "low";
defparam \SWITCH_I[5]~I .input_register_mode = "none";
defparam \SWITCH_I[5]~I .input_sync_reset = "none";
defparam \SWITCH_I[5]~I .oe_async_reset = "none";
defparam \SWITCH_I[5]~I .oe_power_up = "low";
defparam \SWITCH_I[5]~I .oe_register_mode = "none";
defparam \SWITCH_I[5]~I .oe_sync_reset = "none";
defparam \SWITCH_I[5]~I .operation_mode = "input";
defparam \SWITCH_I[5]~I .output_async_reset = "none";
defparam \SWITCH_I[5]~I .output_power_up = "low";
defparam \SWITCH_I[5]~I .output_register_mode = "none";
defparam \SWITCH_I[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[6]));
// synopsys translate_off
defparam \SWITCH_I[6]~I .input_async_reset = "none";
defparam \SWITCH_I[6]~I .input_power_up = "low";
defparam \SWITCH_I[6]~I .input_register_mode = "none";
defparam \SWITCH_I[6]~I .input_sync_reset = "none";
defparam \SWITCH_I[6]~I .oe_async_reset = "none";
defparam \SWITCH_I[6]~I .oe_power_up = "low";
defparam \SWITCH_I[6]~I .oe_register_mode = "none";
defparam \SWITCH_I[6]~I .oe_sync_reset = "none";
defparam \SWITCH_I[6]~I .operation_mode = "input";
defparam \SWITCH_I[6]~I .output_async_reset = "none";
defparam \SWITCH_I[6]~I .output_power_up = "low";
defparam \SWITCH_I[6]~I .output_register_mode = "none";
defparam \SWITCH_I[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[7]));
// synopsys translate_off
defparam \SWITCH_I[7]~I .input_async_reset = "none";
defparam \SWITCH_I[7]~I .input_power_up = "low";
defparam \SWITCH_I[7]~I .input_register_mode = "none";
defparam \SWITCH_I[7]~I .input_sync_reset = "none";
defparam \SWITCH_I[7]~I .oe_async_reset = "none";
defparam \SWITCH_I[7]~I .oe_power_up = "low";
defparam \SWITCH_I[7]~I .oe_register_mode = "none";
defparam \SWITCH_I[7]~I .oe_sync_reset = "none";
defparam \SWITCH_I[7]~I .operation_mode = "input";
defparam \SWITCH_I[7]~I .output_async_reset = "none";
defparam \SWITCH_I[7]~I .output_power_up = "low";
defparam \SWITCH_I[7]~I .output_register_mode = "none";
defparam \SWITCH_I[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[8]));
// synopsys translate_off
defparam \SWITCH_I[8]~I .input_async_reset = "none";
defparam \SWITCH_I[8]~I .input_power_up = "low";
defparam \SWITCH_I[8]~I .input_register_mode = "none";
defparam \SWITCH_I[8]~I .input_sync_reset = "none";
defparam \SWITCH_I[8]~I .oe_async_reset = "none";
defparam \SWITCH_I[8]~I .oe_power_up = "low";
defparam \SWITCH_I[8]~I .oe_register_mode = "none";
defparam \SWITCH_I[8]~I .oe_sync_reset = "none";
defparam \SWITCH_I[8]~I .operation_mode = "input";
defparam \SWITCH_I[8]~I .output_async_reset = "none";
defparam \SWITCH_I[8]~I .output_power_up = "low";
defparam \SWITCH_I[8]~I .output_register_mode = "none";
defparam \SWITCH_I[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[9]));
// synopsys translate_off
defparam \SWITCH_I[9]~I .input_async_reset = "none";
defparam \SWITCH_I[9]~I .input_power_up = "low";
defparam \SWITCH_I[9]~I .input_register_mode = "none";
defparam \SWITCH_I[9]~I .input_sync_reset = "none";
defparam \SWITCH_I[9]~I .oe_async_reset = "none";
defparam \SWITCH_I[9]~I .oe_power_up = "low";
defparam \SWITCH_I[9]~I .oe_register_mode = "none";
defparam \SWITCH_I[9]~I .oe_sync_reset = "none";
defparam \SWITCH_I[9]~I .operation_mode = "input";
defparam \SWITCH_I[9]~I .output_async_reset = "none";
defparam \SWITCH_I[9]~I .output_power_up = "low";
defparam \SWITCH_I[9]~I .output_register_mode = "none";
defparam \SWITCH_I[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[10]));
// synopsys translate_off
defparam \SWITCH_I[10]~I .input_async_reset = "none";
defparam \SWITCH_I[10]~I .input_power_up = "low";
defparam \SWITCH_I[10]~I .input_register_mode = "none";
defparam \SWITCH_I[10]~I .input_sync_reset = "none";
defparam \SWITCH_I[10]~I .oe_async_reset = "none";
defparam \SWITCH_I[10]~I .oe_power_up = "low";
defparam \SWITCH_I[10]~I .oe_register_mode = "none";
defparam \SWITCH_I[10]~I .oe_sync_reset = "none";
defparam \SWITCH_I[10]~I .operation_mode = "input";
defparam \SWITCH_I[10]~I .output_async_reset = "none";
defparam \SWITCH_I[10]~I .output_power_up = "low";
defparam \SWITCH_I[10]~I .output_register_mode = "none";
defparam \SWITCH_I[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[11]));
// synopsys translate_off
defparam \SWITCH_I[11]~I .input_async_reset = "none";
defparam \SWITCH_I[11]~I .input_power_up = "low";
defparam \SWITCH_I[11]~I .input_register_mode = "none";
defparam \SWITCH_I[11]~I .input_sync_reset = "none";
defparam \SWITCH_I[11]~I .oe_async_reset = "none";
defparam \SWITCH_I[11]~I .oe_power_up = "low";
defparam \SWITCH_I[11]~I .oe_register_mode = "none";
defparam \SWITCH_I[11]~I .oe_sync_reset = "none";
defparam \SWITCH_I[11]~I .operation_mode = "input";
defparam \SWITCH_I[11]~I .output_async_reset = "none";
defparam \SWITCH_I[11]~I .output_power_up = "low";
defparam \SWITCH_I[11]~I .output_register_mode = "none";
defparam \SWITCH_I[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[12]));
// synopsys translate_off
defparam \SWITCH_I[12]~I .input_async_reset = "none";
defparam \SWITCH_I[12]~I .input_power_up = "low";
defparam \SWITCH_I[12]~I .input_register_mode = "none";
defparam \SWITCH_I[12]~I .input_sync_reset = "none";
defparam \SWITCH_I[12]~I .oe_async_reset = "none";
defparam \SWITCH_I[12]~I .oe_power_up = "low";
defparam \SWITCH_I[12]~I .oe_register_mode = "none";
defparam \SWITCH_I[12]~I .oe_sync_reset = "none";
defparam \SWITCH_I[12]~I .operation_mode = "input";
defparam \SWITCH_I[12]~I .output_async_reset = "none";
defparam \SWITCH_I[12]~I .output_power_up = "low";
defparam \SWITCH_I[12]~I .output_register_mode = "none";
defparam \SWITCH_I[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[13]));
// synopsys translate_off
defparam \SWITCH_I[13]~I .input_async_reset = "none";
defparam \SWITCH_I[13]~I .input_power_up = "low";
defparam \SWITCH_I[13]~I .input_register_mode = "none";
defparam \SWITCH_I[13]~I .input_sync_reset = "none";
defparam \SWITCH_I[13]~I .oe_async_reset = "none";
defparam \SWITCH_I[13]~I .oe_power_up = "low";
defparam \SWITCH_I[13]~I .oe_register_mode = "none";
defparam \SWITCH_I[13]~I .oe_sync_reset = "none";
defparam \SWITCH_I[13]~I .operation_mode = "input";
defparam \SWITCH_I[13]~I .output_async_reset = "none";
defparam \SWITCH_I[13]~I .output_power_up = "low";
defparam \SWITCH_I[13]~I .output_register_mode = "none";
defparam \SWITCH_I[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[14]));
// synopsys translate_off
defparam \SWITCH_I[14]~I .input_async_reset = "none";
defparam \SWITCH_I[14]~I .input_power_up = "low";
defparam \SWITCH_I[14]~I .input_register_mode = "none";
defparam \SWITCH_I[14]~I .input_sync_reset = "none";
defparam \SWITCH_I[14]~I .oe_async_reset = "none";
defparam \SWITCH_I[14]~I .oe_power_up = "low";
defparam \SWITCH_I[14]~I .oe_register_mode = "none";
defparam \SWITCH_I[14]~I .oe_sync_reset = "none";
defparam \SWITCH_I[14]~I .operation_mode = "input";
defparam \SWITCH_I[14]~I .output_async_reset = "none";
defparam \SWITCH_I[14]~I .output_power_up = "low";
defparam \SWITCH_I[14]~I .output_register_mode = "none";
defparam \SWITCH_I[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[15]));
// synopsys translate_off
defparam \SWITCH_I[15]~I .input_async_reset = "none";
defparam \SWITCH_I[15]~I .input_power_up = "low";
defparam \SWITCH_I[15]~I .input_register_mode = "none";
defparam \SWITCH_I[15]~I .input_sync_reset = "none";
defparam \SWITCH_I[15]~I .oe_async_reset = "none";
defparam \SWITCH_I[15]~I .oe_power_up = "low";
defparam \SWITCH_I[15]~I .oe_register_mode = "none";
defparam \SWITCH_I[15]~I .oe_sync_reset = "none";
defparam \SWITCH_I[15]~I .operation_mode = "input";
defparam \SWITCH_I[15]~I .output_async_reset = "none";
defparam \SWITCH_I[15]~I .output_power_up = "low";
defparam \SWITCH_I[15]~I .output_register_mode = "none";
defparam \SWITCH_I[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[16]));
// synopsys translate_off
defparam \SWITCH_I[16]~I .input_async_reset = "none";
defparam \SWITCH_I[16]~I .input_power_up = "low";
defparam \SWITCH_I[16]~I .input_register_mode = "none";
defparam \SWITCH_I[16]~I .input_sync_reset = "none";
defparam \SWITCH_I[16]~I .oe_async_reset = "none";
defparam \SWITCH_I[16]~I .oe_power_up = "low";
defparam \SWITCH_I[16]~I .oe_register_mode = "none";
defparam \SWITCH_I[16]~I .oe_sync_reset = "none";
defparam \SWITCH_I[16]~I .operation_mode = "input";
defparam \SWITCH_I[16]~I .output_async_reset = "none";
defparam \SWITCH_I[16]~I .output_power_up = "low";
defparam \SWITCH_I[16]~I .output_register_mode = "none";
defparam \SWITCH_I[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][0]~I (
	.datain(\unit0|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][1]~I (
	.datain(\unit0|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][2]~I (
	.datain(\unit0|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][3]~I (
	.datain(\unit0|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][4]~I (
	.datain(\unit0|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][5]~I (
	.datain(\unit0|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][6]~I (
	.datain(!\unit0|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][0]~I (
	.datain(\unit1|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][1]~I (
	.datain(\unit1|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][2]~I (
	.datain(\unit1|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][3]~I (
	.datain(\unit1|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][4]~I (
	.datain(\unit1|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][5]~I (
	.datain(\unit1|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][6]~I (
	.datain(!\unit1|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][0]~I (
	.datain(\unit2|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][1]~I (
	.datain(\unit2|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][2]~I (
	.datain(\unit2|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][3]~I (
	.datain(\unit2|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][4]~I (
	.datain(\unit2|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][5]~I (
	.datain(\unit2|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][6]~I (
	.datain(!\unit2|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][0]~I (
	.datain(\unit3|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][2]~I (
	.datain(\unit3|Decoder0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][3]~I (
	.datain(\unit3|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][4]~I (
	.datain(\SRAM_address[16]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][5]~I (
	.datain(\unit3|Decoder0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][6]~I (
	.datain(!\SRAM_address[17]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][0]~I (
	.datain(\unit4|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][1]~I (
	.datain(\unit4|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][2]~I (
	.datain(\unit4|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][3]~I (
	.datain(\unit4|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][4]~I (
	.datain(\unit4|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][5]~I (
	.datain(\unit4|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][6]~I (
	.datain(!\unit4|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][0]~I (
	.datain(\unit5|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][1]~I (
	.datain(\unit5|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][2]~I (
	.datain(\unit5|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][3]~I (
	.datain(\unit5|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][4]~I (
	.datain(\unit5|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][5]~I (
	.datain(\unit5|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][6]~I (
	.datain(!\unit5|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][0]~I (
	.datain(\unit6|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][1]~I (
	.datain(\unit6|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][2]~I (
	.datain(\unit6|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][3]~I (
	.datain(\unit6|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][4]~I (
	.datain(\unit6|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][5]~I (
	.datain(\unit6|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][6]~I (
	.datain(!\unit6|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][0]~I (
	.datain(\unit7|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][1]~I (
	.datain(\unit7|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][2]~I (
	.datain(\unit7|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][3]~I (
	.datain(\unit7|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][4]~I (
	.datain(\unit7|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][5]~I (
	.datain(\unit7|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][6]~I (
	.datain(!\unit7|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[0]~I (
	.datain(top_state[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[0]));
// synopsys translate_off
defparam \LED_GREEN_O[0]~I .input_async_reset = "none";
defparam \LED_GREEN_O[0]~I .input_power_up = "low";
defparam \LED_GREEN_O[0]~I .input_register_mode = "none";
defparam \LED_GREEN_O[0]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[0]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[0]~I .oe_power_up = "low";
defparam \LED_GREEN_O[0]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[0]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[0]~I .operation_mode = "output";
defparam \LED_GREEN_O[0]~I .output_async_reset = "none";
defparam \LED_GREEN_O[0]~I .output_power_up = "low";
defparam \LED_GREEN_O[0]~I .output_register_mode = "none";
defparam \LED_GREEN_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[1]~I (
	.datain(top_state[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[1]));
// synopsys translate_off
defparam \LED_GREEN_O[1]~I .input_async_reset = "none";
defparam \LED_GREEN_O[1]~I .input_power_up = "low";
defparam \LED_GREEN_O[1]~I .input_register_mode = "none";
defparam \LED_GREEN_O[1]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[1]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[1]~I .oe_power_up = "low";
defparam \LED_GREEN_O[1]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[1]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[1]~I .operation_mode = "output";
defparam \LED_GREEN_O[1]~I .output_async_reset = "none";
defparam \LED_GREEN_O[1]~I .output_power_up = "low";
defparam \LED_GREEN_O[1]~I .output_register_mode = "none";
defparam \LED_GREEN_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[2]~I (
	.datain(\UART_unit|UART_RX|Frame_error [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[2]));
// synopsys translate_off
defparam \LED_GREEN_O[2]~I .input_async_reset = "none";
defparam \LED_GREEN_O[2]~I .input_power_up = "low";
defparam \LED_GREEN_O[2]~I .input_register_mode = "none";
defparam \LED_GREEN_O[2]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[2]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[2]~I .oe_power_up = "low";
defparam \LED_GREEN_O[2]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[2]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[2]~I .operation_mode = "output";
defparam \LED_GREEN_O[2]~I .output_async_reset = "none";
defparam \LED_GREEN_O[2]~I .output_power_up = "low";
defparam \LED_GREEN_O[2]~I .output_register_mode = "none";
defparam \LED_GREEN_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[3]~I (
	.datain(\UART_unit|UART_RX|Frame_error [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[3]));
// synopsys translate_off
defparam \LED_GREEN_O[3]~I .input_async_reset = "none";
defparam \LED_GREEN_O[3]~I .input_power_up = "low";
defparam \LED_GREEN_O[3]~I .input_register_mode = "none";
defparam \LED_GREEN_O[3]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[3]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[3]~I .oe_power_up = "low";
defparam \LED_GREEN_O[3]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[3]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[3]~I .operation_mode = "output";
defparam \LED_GREEN_O[3]~I .output_async_reset = "none";
defparam \LED_GREEN_O[3]~I .output_power_up = "low";
defparam \LED_GREEN_O[3]~I .output_register_mode = "none";
defparam \LED_GREEN_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[4]~I (
	.datain(\UART_unit|UART_RX|Frame_error [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[4]));
// synopsys translate_off
defparam \LED_GREEN_O[4]~I .input_async_reset = "none";
defparam \LED_GREEN_O[4]~I .input_power_up = "low";
defparam \LED_GREEN_O[4]~I .input_register_mode = "none";
defparam \LED_GREEN_O[4]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[4]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[4]~I .oe_power_up = "low";
defparam \LED_GREEN_O[4]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[4]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[4]~I .operation_mode = "output";
defparam \LED_GREEN_O[4]~I .output_async_reset = "none";
defparam \LED_GREEN_O[4]~I .output_power_up = "low";
defparam \LED_GREEN_O[4]~I .output_register_mode = "none";
defparam \LED_GREEN_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[5]~I (
	.datain(\UART_unit|UART_RX|Frame_error [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[5]));
// synopsys translate_off
defparam \LED_GREEN_O[5]~I .input_async_reset = "none";
defparam \LED_GREEN_O[5]~I .input_power_up = "low";
defparam \LED_GREEN_O[5]~I .input_register_mode = "none";
defparam \LED_GREEN_O[5]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[5]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[5]~I .oe_power_up = "low";
defparam \LED_GREEN_O[5]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[5]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[5]~I .operation_mode = "output";
defparam \LED_GREEN_O[5]~I .output_async_reset = "none";
defparam \LED_GREEN_O[5]~I .output_power_up = "low";
defparam \LED_GREEN_O[5]~I .output_register_mode = "none";
defparam \LED_GREEN_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[6]~I (
	.datain(!\SRAM_we_n~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[6]));
// synopsys translate_off
defparam \LED_GREEN_O[6]~I .input_async_reset = "none";
defparam \LED_GREEN_O[6]~I .input_power_up = "low";
defparam \LED_GREEN_O[6]~I .input_register_mode = "none";
defparam \LED_GREEN_O[6]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[6]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[6]~I .oe_power_up = "low";
defparam \LED_GREEN_O[6]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[6]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[6]~I .operation_mode = "output";
defparam \LED_GREEN_O[6]~I .output_async_reset = "none";
defparam \LED_GREEN_O[6]~I .output_power_up = "low";
defparam \LED_GREEN_O[6]~I .output_register_mode = "none";
defparam \LED_GREEN_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[7]));
// synopsys translate_off
defparam \LED_GREEN_O[7]~I .input_async_reset = "none";
defparam \LED_GREEN_O[7]~I .input_power_up = "low";
defparam \LED_GREEN_O[7]~I .input_register_mode = "none";
defparam \LED_GREEN_O[7]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[7]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[7]~I .oe_power_up = "low";
defparam \LED_GREEN_O[7]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[7]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[7]~I .operation_mode = "output";
defparam \LED_GREEN_O[7]~I .output_async_reset = "none";
defparam \LED_GREEN_O[7]~I .output_power_up = "low";
defparam \LED_GREEN_O[7]~I .output_register_mode = "none";
defparam \LED_GREEN_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[8]~I (
	.datain(!\resetn~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[8]));
// synopsys translate_off
defparam \LED_GREEN_O[8]~I .input_async_reset = "none";
defparam \LED_GREEN_O[8]~I .input_power_up = "low";
defparam \LED_GREEN_O[8]~I .input_register_mode = "none";
defparam \LED_GREEN_O[8]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[8]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[8]~I .oe_power_up = "low";
defparam \LED_GREEN_O[8]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[8]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[8]~I .operation_mode = "output";
defparam \LED_GREEN_O[8]~I .output_async_reset = "none";
defparam \LED_GREEN_O[8]~I .output_power_up = "low";
defparam \LED_GREEN_O[8]~I .output_register_mode = "none";
defparam \LED_GREEN_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_CLOCK_O~I (
	.datain(\CLOCK_50_I~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLOCK_O));
// synopsys translate_off
defparam \VGA_CLOCK_O~I .input_async_reset = "none";
defparam \VGA_CLOCK_O~I .input_power_up = "low";
defparam \VGA_CLOCK_O~I .input_register_mode = "none";
defparam \VGA_CLOCK_O~I .input_sync_reset = "none";
defparam \VGA_CLOCK_O~I .oe_async_reset = "none";
defparam \VGA_CLOCK_O~I .oe_power_up = "low";
defparam \VGA_CLOCK_O~I .oe_register_mode = "none";
defparam \VGA_CLOCK_O~I .oe_sync_reset = "none";
defparam \VGA_CLOCK_O~I .operation_mode = "output";
defparam \VGA_CLOCK_O~I .output_async_reset = "none";
defparam \VGA_CLOCK_O~I .output_power_up = "low";
defparam \VGA_CLOCK_O~I .output_register_mode = "none";
defparam \VGA_CLOCK_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HSYNC_O~I (
	.datain(\VGA_unit|VGA_unit|oVGA_H_SYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HSYNC_O));
// synopsys translate_off
defparam \VGA_HSYNC_O~I .input_async_reset = "none";
defparam \VGA_HSYNC_O~I .input_power_up = "low";
defparam \VGA_HSYNC_O~I .input_register_mode = "none";
defparam \VGA_HSYNC_O~I .input_sync_reset = "none";
defparam \VGA_HSYNC_O~I .oe_async_reset = "none";
defparam \VGA_HSYNC_O~I .oe_power_up = "low";
defparam \VGA_HSYNC_O~I .oe_register_mode = "none";
defparam \VGA_HSYNC_O~I .oe_sync_reset = "none";
defparam \VGA_HSYNC_O~I .operation_mode = "output";
defparam \VGA_HSYNC_O~I .output_async_reset = "none";
defparam \VGA_HSYNC_O~I .output_power_up = "low";
defparam \VGA_HSYNC_O~I .output_register_mode = "none";
defparam \VGA_HSYNC_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VSYNC_O~I (
	.datain(\VGA_unit|VGA_unit|oVGA_V_SYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VSYNC_O));
// synopsys translate_off
defparam \VGA_VSYNC_O~I .input_async_reset = "none";
defparam \VGA_VSYNC_O~I .input_power_up = "low";
defparam \VGA_VSYNC_O~I .input_register_mode = "none";
defparam \VGA_VSYNC_O~I .input_sync_reset = "none";
defparam \VGA_VSYNC_O~I .oe_async_reset = "none";
defparam \VGA_VSYNC_O~I .oe_power_up = "low";
defparam \VGA_VSYNC_O~I .oe_register_mode = "none";
defparam \VGA_VSYNC_O~I .oe_sync_reset = "none";
defparam \VGA_VSYNC_O~I .operation_mode = "output";
defparam \VGA_VSYNC_O~I .output_async_reset = "none";
defparam \VGA_VSYNC_O~I .output_power_up = "low";
defparam \VGA_VSYNC_O~I .output_register_mode = "none";
defparam \VGA_VSYNC_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLANK_O~I (
	.datain(\VGA_unit|VGA_unit|oVGA_BLANK~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK_O));
// synopsys translate_off
defparam \VGA_BLANK_O~I .input_async_reset = "none";
defparam \VGA_BLANK_O~I .input_power_up = "low";
defparam \VGA_BLANK_O~I .input_register_mode = "none";
defparam \VGA_BLANK_O~I .input_sync_reset = "none";
defparam \VGA_BLANK_O~I .oe_async_reset = "none";
defparam \VGA_BLANK_O~I .oe_power_up = "low";
defparam \VGA_BLANK_O~I .oe_register_mode = "none";
defparam \VGA_BLANK_O~I .oe_sync_reset = "none";
defparam \VGA_BLANK_O~I .operation_mode = "output";
defparam \VGA_BLANK_O~I .output_async_reset = "none";
defparam \VGA_BLANK_O~I .output_power_up = "low";
defparam \VGA_BLANK_O~I .output_register_mode = "none";
defparam \VGA_BLANK_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_SYNC_O~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC_O));
// synopsys translate_off
defparam \VGA_SYNC_O~I .input_async_reset = "none";
defparam \VGA_SYNC_O~I .input_power_up = "low";
defparam \VGA_SYNC_O~I .input_register_mode = "none";
defparam \VGA_SYNC_O~I .input_sync_reset = "none";
defparam \VGA_SYNC_O~I .oe_async_reset = "none";
defparam \VGA_SYNC_O~I .oe_power_up = "low";
defparam \VGA_SYNC_O~I .oe_register_mode = "none";
defparam \VGA_SYNC_O~I .oe_sync_reset = "none";
defparam \VGA_SYNC_O~I .operation_mode = "output";
defparam \VGA_SYNC_O~I .output_async_reset = "none";
defparam \VGA_SYNC_O~I .output_power_up = "low";
defparam \VGA_SYNC_O~I .output_register_mode = "none";
defparam \VGA_SYNC_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[0]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[0]));
// synopsys translate_off
defparam \VGA_RED_O[0]~I .input_async_reset = "none";
defparam \VGA_RED_O[0]~I .input_power_up = "low";
defparam \VGA_RED_O[0]~I .input_register_mode = "none";
defparam \VGA_RED_O[0]~I .input_sync_reset = "none";
defparam \VGA_RED_O[0]~I .oe_async_reset = "none";
defparam \VGA_RED_O[0]~I .oe_power_up = "low";
defparam \VGA_RED_O[0]~I .oe_register_mode = "none";
defparam \VGA_RED_O[0]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[0]~I .operation_mode = "output";
defparam \VGA_RED_O[0]~I .output_async_reset = "none";
defparam \VGA_RED_O[0]~I .output_power_up = "low";
defparam \VGA_RED_O[0]~I .output_register_mode = "none";
defparam \VGA_RED_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[1]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[1]));
// synopsys translate_off
defparam \VGA_RED_O[1]~I .input_async_reset = "none";
defparam \VGA_RED_O[1]~I .input_power_up = "low";
defparam \VGA_RED_O[1]~I .input_register_mode = "none";
defparam \VGA_RED_O[1]~I .input_sync_reset = "none";
defparam \VGA_RED_O[1]~I .oe_async_reset = "none";
defparam \VGA_RED_O[1]~I .oe_power_up = "low";
defparam \VGA_RED_O[1]~I .oe_register_mode = "none";
defparam \VGA_RED_O[1]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[1]~I .operation_mode = "output";
defparam \VGA_RED_O[1]~I .output_async_reset = "none";
defparam \VGA_RED_O[1]~I .output_power_up = "low";
defparam \VGA_RED_O[1]~I .output_register_mode = "none";
defparam \VGA_RED_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[2]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[2]));
// synopsys translate_off
defparam \VGA_RED_O[2]~I .input_async_reset = "none";
defparam \VGA_RED_O[2]~I .input_power_up = "low";
defparam \VGA_RED_O[2]~I .input_register_mode = "none";
defparam \VGA_RED_O[2]~I .input_sync_reset = "none";
defparam \VGA_RED_O[2]~I .oe_async_reset = "none";
defparam \VGA_RED_O[2]~I .oe_power_up = "low";
defparam \VGA_RED_O[2]~I .oe_register_mode = "none";
defparam \VGA_RED_O[2]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[2]~I .operation_mode = "output";
defparam \VGA_RED_O[2]~I .output_async_reset = "none";
defparam \VGA_RED_O[2]~I .output_power_up = "low";
defparam \VGA_RED_O[2]~I .output_register_mode = "none";
defparam \VGA_RED_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[3]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[3]));
// synopsys translate_off
defparam \VGA_RED_O[3]~I .input_async_reset = "none";
defparam \VGA_RED_O[3]~I .input_power_up = "low";
defparam \VGA_RED_O[3]~I .input_register_mode = "none";
defparam \VGA_RED_O[3]~I .input_sync_reset = "none";
defparam \VGA_RED_O[3]~I .oe_async_reset = "none";
defparam \VGA_RED_O[3]~I .oe_power_up = "low";
defparam \VGA_RED_O[3]~I .oe_register_mode = "none";
defparam \VGA_RED_O[3]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[3]~I .operation_mode = "output";
defparam \VGA_RED_O[3]~I .output_async_reset = "none";
defparam \VGA_RED_O[3]~I .output_power_up = "low";
defparam \VGA_RED_O[3]~I .output_register_mode = "none";
defparam \VGA_RED_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[4]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[4]));
// synopsys translate_off
defparam \VGA_RED_O[4]~I .input_async_reset = "none";
defparam \VGA_RED_O[4]~I .input_power_up = "low";
defparam \VGA_RED_O[4]~I .input_register_mode = "none";
defparam \VGA_RED_O[4]~I .input_sync_reset = "none";
defparam \VGA_RED_O[4]~I .oe_async_reset = "none";
defparam \VGA_RED_O[4]~I .oe_power_up = "low";
defparam \VGA_RED_O[4]~I .oe_register_mode = "none";
defparam \VGA_RED_O[4]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[4]~I .operation_mode = "output";
defparam \VGA_RED_O[4]~I .output_async_reset = "none";
defparam \VGA_RED_O[4]~I .output_power_up = "low";
defparam \VGA_RED_O[4]~I .output_register_mode = "none";
defparam \VGA_RED_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[5]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[5]));
// synopsys translate_off
defparam \VGA_RED_O[5]~I .input_async_reset = "none";
defparam \VGA_RED_O[5]~I .input_power_up = "low";
defparam \VGA_RED_O[5]~I .input_register_mode = "none";
defparam \VGA_RED_O[5]~I .input_sync_reset = "none";
defparam \VGA_RED_O[5]~I .oe_async_reset = "none";
defparam \VGA_RED_O[5]~I .oe_power_up = "low";
defparam \VGA_RED_O[5]~I .oe_register_mode = "none";
defparam \VGA_RED_O[5]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[5]~I .operation_mode = "output";
defparam \VGA_RED_O[5]~I .output_async_reset = "none";
defparam \VGA_RED_O[5]~I .output_power_up = "low";
defparam \VGA_RED_O[5]~I .output_register_mode = "none";
defparam \VGA_RED_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[6]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[6]));
// synopsys translate_off
defparam \VGA_RED_O[6]~I .input_async_reset = "none";
defparam \VGA_RED_O[6]~I .input_power_up = "low";
defparam \VGA_RED_O[6]~I .input_register_mode = "none";
defparam \VGA_RED_O[6]~I .input_sync_reset = "none";
defparam \VGA_RED_O[6]~I .oe_async_reset = "none";
defparam \VGA_RED_O[6]~I .oe_power_up = "low";
defparam \VGA_RED_O[6]~I .oe_register_mode = "none";
defparam \VGA_RED_O[6]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[6]~I .operation_mode = "output";
defparam \VGA_RED_O[6]~I .output_async_reset = "none";
defparam \VGA_RED_O[6]~I .output_power_up = "low";
defparam \VGA_RED_O[6]~I .output_register_mode = "none";
defparam \VGA_RED_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[7]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[7]));
// synopsys translate_off
defparam \VGA_RED_O[7]~I .input_async_reset = "none";
defparam \VGA_RED_O[7]~I .input_power_up = "low";
defparam \VGA_RED_O[7]~I .input_register_mode = "none";
defparam \VGA_RED_O[7]~I .input_sync_reset = "none";
defparam \VGA_RED_O[7]~I .oe_async_reset = "none";
defparam \VGA_RED_O[7]~I .oe_power_up = "low";
defparam \VGA_RED_O[7]~I .oe_register_mode = "none";
defparam \VGA_RED_O[7]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[7]~I .operation_mode = "output";
defparam \VGA_RED_O[7]~I .output_async_reset = "none";
defparam \VGA_RED_O[7]~I .output_power_up = "low";
defparam \VGA_RED_O[7]~I .output_register_mode = "none";
defparam \VGA_RED_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[8]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[8]));
// synopsys translate_off
defparam \VGA_RED_O[8]~I .input_async_reset = "none";
defparam \VGA_RED_O[8]~I .input_power_up = "low";
defparam \VGA_RED_O[8]~I .input_register_mode = "none";
defparam \VGA_RED_O[8]~I .input_sync_reset = "none";
defparam \VGA_RED_O[8]~I .oe_async_reset = "none";
defparam \VGA_RED_O[8]~I .oe_power_up = "low";
defparam \VGA_RED_O[8]~I .oe_register_mode = "none";
defparam \VGA_RED_O[8]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[8]~I .operation_mode = "output";
defparam \VGA_RED_O[8]~I .output_async_reset = "none";
defparam \VGA_RED_O[8]~I .output_power_up = "low";
defparam \VGA_RED_O[8]~I .output_register_mode = "none";
defparam \VGA_RED_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[9]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[9]));
// synopsys translate_off
defparam \VGA_RED_O[9]~I .input_async_reset = "none";
defparam \VGA_RED_O[9]~I .input_power_up = "low";
defparam \VGA_RED_O[9]~I .input_register_mode = "none";
defparam \VGA_RED_O[9]~I .input_sync_reset = "none";
defparam \VGA_RED_O[9]~I .oe_async_reset = "none";
defparam \VGA_RED_O[9]~I .oe_power_up = "low";
defparam \VGA_RED_O[9]~I .oe_register_mode = "none";
defparam \VGA_RED_O[9]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[9]~I .operation_mode = "output";
defparam \VGA_RED_O[9]~I .output_async_reset = "none";
defparam \VGA_RED_O[9]~I .output_power_up = "low";
defparam \VGA_RED_O[9]~I .output_register_mode = "none";
defparam \VGA_RED_O[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[0]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[0]));
// synopsys translate_off
defparam \VGA_GREEN_O[0]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[0]~I .input_power_up = "low";
defparam \VGA_GREEN_O[0]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[0]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[0]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[0]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[0]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[0]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[0]~I .operation_mode = "output";
defparam \VGA_GREEN_O[0]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[0]~I .output_power_up = "low";
defparam \VGA_GREEN_O[0]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[1]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[1]));
// synopsys translate_off
defparam \VGA_GREEN_O[1]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[1]~I .input_power_up = "low";
defparam \VGA_GREEN_O[1]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[1]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[1]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[1]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[1]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[1]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[1]~I .operation_mode = "output";
defparam \VGA_GREEN_O[1]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[1]~I .output_power_up = "low";
defparam \VGA_GREEN_O[1]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[2]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[2]));
// synopsys translate_off
defparam \VGA_GREEN_O[2]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[2]~I .input_power_up = "low";
defparam \VGA_GREEN_O[2]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[2]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[2]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[2]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[2]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[2]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[2]~I .operation_mode = "output";
defparam \VGA_GREEN_O[2]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[2]~I .output_power_up = "low";
defparam \VGA_GREEN_O[2]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[3]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[3]));
// synopsys translate_off
defparam \VGA_GREEN_O[3]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[3]~I .input_power_up = "low";
defparam \VGA_GREEN_O[3]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[3]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[3]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[3]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[3]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[3]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[3]~I .operation_mode = "output";
defparam \VGA_GREEN_O[3]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[3]~I .output_power_up = "low";
defparam \VGA_GREEN_O[3]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[4]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[4]));
// synopsys translate_off
defparam \VGA_GREEN_O[4]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[4]~I .input_power_up = "low";
defparam \VGA_GREEN_O[4]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[4]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[4]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[4]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[4]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[4]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[4]~I .operation_mode = "output";
defparam \VGA_GREEN_O[4]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[4]~I .output_power_up = "low";
defparam \VGA_GREEN_O[4]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[5]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[5]));
// synopsys translate_off
defparam \VGA_GREEN_O[5]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[5]~I .input_power_up = "low";
defparam \VGA_GREEN_O[5]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[5]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[5]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[5]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[5]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[5]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[5]~I .operation_mode = "output";
defparam \VGA_GREEN_O[5]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[5]~I .output_power_up = "low";
defparam \VGA_GREEN_O[5]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[6]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[6]));
// synopsys translate_off
defparam \VGA_GREEN_O[6]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[6]~I .input_power_up = "low";
defparam \VGA_GREEN_O[6]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[6]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[6]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[6]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[6]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[6]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[6]~I .operation_mode = "output";
defparam \VGA_GREEN_O[6]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[6]~I .output_power_up = "low";
defparam \VGA_GREEN_O[6]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[7]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[7]));
// synopsys translate_off
defparam \VGA_GREEN_O[7]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[7]~I .input_power_up = "low";
defparam \VGA_GREEN_O[7]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[7]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[7]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[7]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[7]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[7]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[7]~I .operation_mode = "output";
defparam \VGA_GREEN_O[7]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[7]~I .output_power_up = "low";
defparam \VGA_GREEN_O[7]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[8]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[8]));
// synopsys translate_off
defparam \VGA_GREEN_O[8]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[8]~I .input_power_up = "low";
defparam \VGA_GREEN_O[8]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[8]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[8]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[8]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[8]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[8]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[8]~I .operation_mode = "output";
defparam \VGA_GREEN_O[8]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[8]~I .output_power_up = "low";
defparam \VGA_GREEN_O[8]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[9]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[9]));
// synopsys translate_off
defparam \VGA_GREEN_O[9]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[9]~I .input_power_up = "low";
defparam \VGA_GREEN_O[9]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[9]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[9]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[9]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[9]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[9]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[9]~I .operation_mode = "output";
defparam \VGA_GREEN_O[9]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[9]~I .output_power_up = "low";
defparam \VGA_GREEN_O[9]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[0]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[0]));
// synopsys translate_off
defparam \VGA_BLUE_O[0]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[0]~I .input_power_up = "low";
defparam \VGA_BLUE_O[0]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[0]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[0]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[0]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[0]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[0]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[0]~I .operation_mode = "output";
defparam \VGA_BLUE_O[0]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[0]~I .output_power_up = "low";
defparam \VGA_BLUE_O[0]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[1]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[1]));
// synopsys translate_off
defparam \VGA_BLUE_O[1]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[1]~I .input_power_up = "low";
defparam \VGA_BLUE_O[1]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[1]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[1]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[1]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[1]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[1]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[1]~I .operation_mode = "output";
defparam \VGA_BLUE_O[1]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[1]~I .output_power_up = "low";
defparam \VGA_BLUE_O[1]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[2]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[2]));
// synopsys translate_off
defparam \VGA_BLUE_O[2]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[2]~I .input_power_up = "low";
defparam \VGA_BLUE_O[2]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[2]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[2]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[2]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[2]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[2]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[2]~I .operation_mode = "output";
defparam \VGA_BLUE_O[2]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[2]~I .output_power_up = "low";
defparam \VGA_BLUE_O[2]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[3]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[3]));
// synopsys translate_off
defparam \VGA_BLUE_O[3]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[3]~I .input_power_up = "low";
defparam \VGA_BLUE_O[3]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[3]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[3]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[3]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[3]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[3]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[3]~I .operation_mode = "output";
defparam \VGA_BLUE_O[3]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[3]~I .output_power_up = "low";
defparam \VGA_BLUE_O[3]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[4]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[4]));
// synopsys translate_off
defparam \VGA_BLUE_O[4]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[4]~I .input_power_up = "low";
defparam \VGA_BLUE_O[4]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[4]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[4]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[4]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[4]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[4]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[4]~I .operation_mode = "output";
defparam \VGA_BLUE_O[4]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[4]~I .output_power_up = "low";
defparam \VGA_BLUE_O[4]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[5]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[5]));
// synopsys translate_off
defparam \VGA_BLUE_O[5]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[5]~I .input_power_up = "low";
defparam \VGA_BLUE_O[5]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[5]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[5]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[5]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[5]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[5]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[5]~I .operation_mode = "output";
defparam \VGA_BLUE_O[5]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[5]~I .output_power_up = "low";
defparam \VGA_BLUE_O[5]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[6]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[6]));
// synopsys translate_off
defparam \VGA_BLUE_O[6]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[6]~I .input_power_up = "low";
defparam \VGA_BLUE_O[6]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[6]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[6]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[6]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[6]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[6]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[6]~I .operation_mode = "output";
defparam \VGA_BLUE_O[6]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[6]~I .output_power_up = "low";
defparam \VGA_BLUE_O[6]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[7]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[7]));
// synopsys translate_off
defparam \VGA_BLUE_O[7]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[7]~I .input_power_up = "low";
defparam \VGA_BLUE_O[7]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[7]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[7]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[7]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[7]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[7]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[7]~I .operation_mode = "output";
defparam \VGA_BLUE_O[7]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[7]~I .output_power_up = "low";
defparam \VGA_BLUE_O[7]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[8]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[8]));
// synopsys translate_off
defparam \VGA_BLUE_O[8]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[8]~I .input_power_up = "low";
defparam \VGA_BLUE_O[8]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[8]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[8]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[8]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[8]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[8]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[8]~I .operation_mode = "output";
defparam \VGA_BLUE_O[8]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[8]~I .output_power_up = "low";
defparam \VGA_BLUE_O[8]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[9]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[9]));
// synopsys translate_off
defparam \VGA_BLUE_O[9]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[9]~I .input_power_up = "low";
defparam \VGA_BLUE_O[9]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[9]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[9]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[9]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[9]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[9]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[9]~I .operation_mode = "output";
defparam \VGA_BLUE_O[9]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[9]~I .output_power_up = "low";
defparam \VGA_BLUE_O[9]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[0]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[0]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[0]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[0]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[0]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[0]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[0]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[0]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[0]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[1]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[1]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[1]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[1]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[1]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[1]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[1]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[1]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[1]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[2]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[2]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[2]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[2]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[2]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[2]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[2]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[2]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[2]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[3]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[3]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[3]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[3]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[3]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[3]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[3]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[3]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[3]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[4]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[4]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[4]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[4]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[4]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[4]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[4]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[4]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[4]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[5]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[5]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[5]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[5]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[5]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[5]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[5]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[5]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[5]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[6]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[6]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[6]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[6]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[6]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[6]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[6]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[6]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[6]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[7]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[7]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[7]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[7]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[7]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[7]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[7]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[7]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[7]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[8]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[8]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[8]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[8]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[8]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[8]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[8]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[8]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[8]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[9]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[9]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[9]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[9]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[9]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[9]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[9]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[9]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[9]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[10]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[10]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[10]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[10]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[10]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[10]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[10]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[10]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[10]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[11]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[11]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[11]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[11]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[11]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[11]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[11]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[11]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[11]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[12]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[12]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[12]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[12]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[12]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[12]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[12]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[12]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[12]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[13]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[13]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[13]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[13]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[13]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[13]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[13]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[13]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[13]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[14]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[14]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[14]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[14]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[14]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[14]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[14]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[14]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[14]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[15]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[15]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[15]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[15]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[15]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[15]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[15]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[15]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[15]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[16]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[16]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[16]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[16]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[16]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[16]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[16]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[16]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[16]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[17]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[17]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[17]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[17]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[17]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[17]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[17]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[17]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[17]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_UB_N_O~I (
	.datain(\SRAM_unit|SRAM_LB_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_UB_N_O));
// synopsys translate_off
defparam \SRAM_UB_N_O~I .input_async_reset = "none";
defparam \SRAM_UB_N_O~I .input_power_up = "low";
defparam \SRAM_UB_N_O~I .input_register_mode = "none";
defparam \SRAM_UB_N_O~I .input_sync_reset = "none";
defparam \SRAM_UB_N_O~I .oe_async_reset = "none";
defparam \SRAM_UB_N_O~I .oe_power_up = "low";
defparam \SRAM_UB_N_O~I .oe_register_mode = "none";
defparam \SRAM_UB_N_O~I .oe_sync_reset = "none";
defparam \SRAM_UB_N_O~I .operation_mode = "output";
defparam \SRAM_UB_N_O~I .output_async_reset = "none";
defparam \SRAM_UB_N_O~I .output_power_up = "low";
defparam \SRAM_UB_N_O~I .output_register_mode = "none";
defparam \SRAM_UB_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_LB_N_O~I (
	.datain(\SRAM_unit|SRAM_LB_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_LB_N_O));
// synopsys translate_off
defparam \SRAM_LB_N_O~I .input_async_reset = "none";
defparam \SRAM_LB_N_O~I .input_power_up = "low";
defparam \SRAM_LB_N_O~I .input_register_mode = "none";
defparam \SRAM_LB_N_O~I .input_sync_reset = "none";
defparam \SRAM_LB_N_O~I .oe_async_reset = "none";
defparam \SRAM_LB_N_O~I .oe_power_up = "low";
defparam \SRAM_LB_N_O~I .oe_register_mode = "none";
defparam \SRAM_LB_N_O~I .oe_sync_reset = "none";
defparam \SRAM_LB_N_O~I .operation_mode = "output";
defparam \SRAM_LB_N_O~I .output_async_reset = "none";
defparam \SRAM_LB_N_O~I .output_power_up = "low";
defparam \SRAM_LB_N_O~I .output_register_mode = "none";
defparam \SRAM_LB_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_WE_N_O~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_WE_N_O));
// synopsys translate_off
defparam \SRAM_WE_N_O~I .input_async_reset = "none";
defparam \SRAM_WE_N_O~I .input_power_up = "low";
defparam \SRAM_WE_N_O~I .input_register_mode = "none";
defparam \SRAM_WE_N_O~I .input_sync_reset = "none";
defparam \SRAM_WE_N_O~I .oe_async_reset = "none";
defparam \SRAM_WE_N_O~I .oe_power_up = "low";
defparam \SRAM_WE_N_O~I .oe_register_mode = "none";
defparam \SRAM_WE_N_O~I .oe_sync_reset = "none";
defparam \SRAM_WE_N_O~I .operation_mode = "output";
defparam \SRAM_WE_N_O~I .output_async_reset = "none";
defparam \SRAM_WE_N_O~I .output_power_up = "low";
defparam \SRAM_WE_N_O~I .output_register_mode = "none";
defparam \SRAM_WE_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_CE_N_O~I (
	.datain(!\SRAM_unit|SRAM_CE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_CE_N_O));
// synopsys translate_off
defparam \SRAM_CE_N_O~I .input_async_reset = "none";
defparam \SRAM_CE_N_O~I .input_power_up = "low";
defparam \SRAM_CE_N_O~I .input_register_mode = "none";
defparam \SRAM_CE_N_O~I .input_sync_reset = "none";
defparam \SRAM_CE_N_O~I .oe_async_reset = "none";
defparam \SRAM_CE_N_O~I .oe_power_up = "low";
defparam \SRAM_CE_N_O~I .oe_register_mode = "none";
defparam \SRAM_CE_N_O~I .oe_sync_reset = "none";
defparam \SRAM_CE_N_O~I .operation_mode = "output";
defparam \SRAM_CE_N_O~I .output_async_reset = "none";
defparam \SRAM_CE_N_O~I .output_power_up = "low";
defparam \SRAM_CE_N_O~I .output_register_mode = "none";
defparam \SRAM_CE_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_OE_N_O~I (
	.datain(!\SRAM_unit|SRAM_CE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_OE_N_O));
// synopsys translate_off
defparam \SRAM_OE_N_O~I .input_async_reset = "none";
defparam \SRAM_OE_N_O~I .input_power_up = "low";
defparam \SRAM_OE_N_O~I .input_register_mode = "none";
defparam \SRAM_OE_N_O~I .input_sync_reset = "none";
defparam \SRAM_OE_N_O~I .oe_async_reset = "none";
defparam \SRAM_OE_N_O~I .oe_power_up = "low";
defparam \SRAM_OE_N_O~I .oe_register_mode = "none";
defparam \SRAM_OE_N_O~I .oe_sync_reset = "none";
defparam \SRAM_OE_N_O~I .operation_mode = "output";
defparam \SRAM_OE_N_O~I .output_async_reset = "none";
defparam \SRAM_OE_N_O~I .output_power_up = "low";
defparam \SRAM_OE_N_O~I .output_register_mode = "none";
defparam \SRAM_OE_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \UART_TX_O~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_TX_O));
// synopsys translate_off
defparam \UART_TX_O~I .input_async_reset = "none";
defparam \UART_TX_O~I .input_power_up = "low";
defparam \UART_TX_O~I .input_register_mode = "none";
defparam \UART_TX_O~I .input_sync_reset = "none";
defparam \UART_TX_O~I .oe_async_reset = "none";
defparam \UART_TX_O~I .oe_power_up = "low";
defparam \UART_TX_O~I .oe_register_mode = "none";
defparam \UART_TX_O~I .oe_sync_reset = "none";
defparam \UART_TX_O~I .operation_mode = "output";
defparam \UART_TX_O~I .output_async_reset = "none";
defparam \UART_TX_O~I .output_power_up = "low";
defparam \UART_TX_O~I .output_register_mode = "none";
defparam \UART_TX_O~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
