// Seed: 4035473024
module module_0 (
    input tri1 id_0,
    input tri  id_1,
    input tri  id_2
);
  wire  id_4;
  uwire id_5;
  tri   id_6;
  always @(id_4 or posedge id_4) id_5 = 1;
  assign id_6 = 1;
  wire id_7;
  wire id_8;
  wire id_9, id_10;
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0
    , id_6,
    input tri id_1,
    input wire id_2,
    input wand id_3,
    output tri0 id_4
);
  wire  id_7;
  uwire id_8 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3
  );
  assign id_8 = {1{1'b0}};
  tri id_9 = 1;
endmodule
