<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:46:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 16384 has been inferred" BundleName="A" VarName="A_DRAM" LoopLoc="top.cpp:46:22" LoopName="VITIS_LOOP_46_2" ParentFunc="top_kernel(ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64], ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64])" Length="16384" Direction="read" AccessID="A_DRAM1seq" OrigID="for.body9.load.16" OrigAccess-DebugLoc="top.cpp:50:13" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:92:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 16384 has been inferred" BundleName="C" VarName="C_DRAM" LoopLoc="top.cpp:92:22" LoopName="VITIS_LOOP_92_9" ParentFunc="top_kernel(ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64], ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64])" Length="16384" Direction="write" AccessID="C_DRAM2seq" OrigID="if.then109.store.48" OrigAccess-DebugLoc="top.cpp:109:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="top.cpp:48:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="A" VarName="A_DRAM" LoopLoc="top.cpp:48:26" LoopName="VITIS_LOOP_48_3" ParentFunc="top_kernel(ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64], ap_fixed&lt;24, 10, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [64])" OrigID="A_DRAM1seq" OrigAccess-DebugLoc="top.cpp:46:22" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:46:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_46_2' has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="A" LoopLoc="top.cpp:46:22" LoopName="VITIS_LOOP_46_2" Length="16384" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:92:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 16384 and bit width 32 has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="C" Length="16384" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

