// Seed: 4216285305
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    module_0,
    id_10
);
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11, id_12;
  timeunit 1ps;
  wire id_13;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  output reg id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_18,
      id_3,
      id_8,
      id_3,
      id_6,
      id_11,
      id_6,
      id_18
  );
  input wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  assign id_7 = -1;
  wire id_19;
  always @(id_16)
    if (1) begin : LABEL_0
      fork
        id_20(-1);
        id_21;
      join
      if (-1) id_2[-1'b0] <= -1;
    end
  logic id_22 = -1;
  always @(id_22) begin : LABEL_1
    #1;
    wait (id_9);
    id_14 = -1;
  end
  wire id_23;
  wire id_24;
  wire id_25;
endmodule
