Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Mon Nov  2 19:30:58 2020
| Host         : Caydens-Razer-Blade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.945        0.000                      0                  158        0.261        0.000                      0                  158        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.945        0.000                      0                  158        0.261        0.000                      0                  158        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myalu/out0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.946ns (21.921%)  route 3.369ns (78.079%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.612     5.196    valuestorer/conditionerA/CLK
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.124     6.462 f  valuestorer/conditionerA/M_last_q_i_4/O
                         net (fo=1, routed)           0.416     6.879    valuestorer/conditionerA/M_last_q_i_4_n_0
    SLICE_X58Y69         LUT5 (Prop_lut5_I4_O)        0.124     7.003 f  valuestorer/conditionerA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.793    valuestorer/conditionerA/M_last_q_i_2_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.917 r  valuestorer/conditionerA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.343    valuestorer/conditionerA/M_detectorA_in
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.118     8.461 r  valuestorer/conditionerA/M_flipA_q[15]_i_1/O
                         net (fo=17, routed)          1.051     9.512    myalu/E[0]
    DSP48_X1Y24          DSP48E1                                      r  myalu/out0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.528    14.933    myalu/CLK
    DSP48_X1Y24          DSP48E1                                      r  myalu/out0/CLK
                         clock pessimism              0.258    15.191    
                         clock uncertainty           -0.035    15.155    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.699    14.456    myalu/out0
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/M_flipA_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.946ns (21.362%)  route 3.482ns (78.638%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.612     5.196    valuestorer/conditionerA/CLK
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.124     6.462 f  valuestorer/conditionerA/M_last_q_i_4/O
                         net (fo=1, routed)           0.416     6.879    valuestorer/conditionerA/M_last_q_i_4_n_0
    SLICE_X58Y69         LUT5 (Prop_lut5_I4_O)        0.124     7.003 f  valuestorer/conditionerA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.793    valuestorer/conditionerA/M_last_q_i_2_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.917 r  valuestorer/conditionerA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.343    valuestorer/conditionerA/M_detectorA_in
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.118     8.461 r  valuestorer/conditionerA/M_flipA_q[15]_i_1/O
                         net (fo=17, routed)          1.164     9.624    valuestorer/E[0]
    SLICE_X59Y60         FDRE                                         r  valuestorer/M_flipA_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.506    14.910    valuestorer/CLK
    SLICE_X59Y60         FDRE                                         r  valuestorer/M_flipA_q_reg[0]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X59Y60         FDRE (Setup_fdre_C_CE)      -0.407    14.740    valuestorer/M_flipA_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/M_flipA_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.946ns (21.362%)  route 3.482ns (78.638%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.612     5.196    valuestorer/conditionerA/CLK
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.124     6.462 f  valuestorer/conditionerA/M_last_q_i_4/O
                         net (fo=1, routed)           0.416     6.879    valuestorer/conditionerA/M_last_q_i_4_n_0
    SLICE_X58Y69         LUT5 (Prop_lut5_I4_O)        0.124     7.003 f  valuestorer/conditionerA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.793    valuestorer/conditionerA/M_last_q_i_2_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.917 r  valuestorer/conditionerA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.343    valuestorer/conditionerA/M_detectorA_in
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.118     8.461 r  valuestorer/conditionerA/M_flipA_q[15]_i_1/O
                         net (fo=17, routed)          1.164     9.624    valuestorer/E[0]
    SLICE_X59Y60         FDRE                                         r  valuestorer/M_flipA_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.506    14.910    valuestorer/CLK
    SLICE_X59Y60         FDRE                                         r  valuestorer/M_flipA_q_reg[11]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X59Y60         FDRE (Setup_fdre_C_CE)      -0.407    14.740    valuestorer/M_flipA_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/M_flipA_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.946ns (21.362%)  route 3.482ns (78.638%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.612     5.196    valuestorer/conditionerA/CLK
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.124     6.462 f  valuestorer/conditionerA/M_last_q_i_4/O
                         net (fo=1, routed)           0.416     6.879    valuestorer/conditionerA/M_last_q_i_4_n_0
    SLICE_X58Y69         LUT5 (Prop_lut5_I4_O)        0.124     7.003 f  valuestorer/conditionerA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.793    valuestorer/conditionerA/M_last_q_i_2_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.917 r  valuestorer/conditionerA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.343    valuestorer/conditionerA/M_detectorA_in
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.118     8.461 r  valuestorer/conditionerA/M_flipA_q[15]_i_1/O
                         net (fo=17, routed)          1.164     9.624    valuestorer/E[0]
    SLICE_X59Y60         FDRE                                         r  valuestorer/M_flipA_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.506    14.910    valuestorer/CLK
    SLICE_X59Y60         FDRE                                         r  valuestorer/M_flipA_q_reg[5]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X59Y60         FDRE (Setup_fdre_C_CE)      -0.407    14.740    valuestorer/M_flipA_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/M_flipA_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.946ns (21.401%)  route 3.474ns (78.599%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.612     5.196    valuestorer/conditionerA/CLK
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.124     6.462 f  valuestorer/conditionerA/M_last_q_i_4/O
                         net (fo=1, routed)           0.416     6.879    valuestorer/conditionerA/M_last_q_i_4_n_0
    SLICE_X58Y69         LUT5 (Prop_lut5_I4_O)        0.124     7.003 f  valuestorer/conditionerA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.793    valuestorer/conditionerA/M_last_q_i_2_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.917 r  valuestorer/conditionerA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.343    valuestorer/conditionerA/M_detectorA_in
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.118     8.461 r  valuestorer/conditionerA/M_flipA_q[15]_i_1/O
                         net (fo=17, routed)          1.156     9.616    valuestorer/E[0]
    SLICE_X58Y58         FDRE                                         r  valuestorer/M_flipA_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.507    14.911    valuestorer/CLK
    SLICE_X58Y58         FDRE                                         r  valuestorer/M_flipA_q_reg[14]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y58         FDRE (Setup_fdre_C_CE)      -0.407    14.741    valuestorer/M_flipA_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/M_flipA_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.946ns (21.401%)  route 3.474ns (78.599%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.612     5.196    valuestorer/conditionerA/CLK
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.124     6.462 f  valuestorer/conditionerA/M_last_q_i_4/O
                         net (fo=1, routed)           0.416     6.879    valuestorer/conditionerA/M_last_q_i_4_n_0
    SLICE_X58Y69         LUT5 (Prop_lut5_I4_O)        0.124     7.003 f  valuestorer/conditionerA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.793    valuestorer/conditionerA/M_last_q_i_2_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.917 r  valuestorer/conditionerA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.343    valuestorer/conditionerA/M_detectorA_in
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.118     8.461 r  valuestorer/conditionerA/M_flipA_q[15]_i_1/O
                         net (fo=17, routed)          1.156     9.616    valuestorer/E[0]
    SLICE_X58Y58         FDRE                                         r  valuestorer/M_flipA_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.507    14.911    valuestorer/CLK
    SLICE_X58Y58         FDRE                                         r  valuestorer/M_flipA_q_reg[15]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y58         FDRE (Setup_fdre_C_CE)      -0.407    14.741    valuestorer/M_flipA_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/M_flipA_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.946ns (21.764%)  route 3.401ns (78.236%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.612     5.196    valuestorer/conditionerA/CLK
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.124     6.462 f  valuestorer/conditionerA/M_last_q_i_4/O
                         net (fo=1, routed)           0.416     6.879    valuestorer/conditionerA/M_last_q_i_4_n_0
    SLICE_X58Y69         LUT5 (Prop_lut5_I4_O)        0.124     7.003 f  valuestorer/conditionerA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.793    valuestorer/conditionerA/M_last_q_i_2_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.917 r  valuestorer/conditionerA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.343    valuestorer/conditionerA/M_detectorA_in
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.118     8.461 r  valuestorer/conditionerA/M_flipA_q[15]_i_1/O
                         net (fo=17, routed)          1.082     9.543    valuestorer/E[0]
    SLICE_X64Y62         FDRE                                         r  valuestorer/M_flipA_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.505    14.909    valuestorer/CLK
    SLICE_X64Y62         FDRE                                         r  valuestorer/M_flipA_q_reg[9]/C
                         clock pessimism              0.258    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X64Y62         FDRE (Setup_fdre_C_CE)      -0.371    14.761    valuestorer/M_flipA_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerA/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.952ns (20.986%)  route 3.584ns (79.014%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.612     5.196    valuestorer/conditionerA/CLK
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.124     6.462 r  valuestorer/conditionerA/M_last_q_i_4/O
                         net (fo=1, routed)           0.416     6.879    valuestorer/conditionerA/M_last_q_i_4_n_0
    SLICE_X58Y69         LUT5 (Prop_lut5_I4_O)        0.124     7.003 r  valuestorer/conditionerA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.793    valuestorer/conditionerA/M_last_q_i_2_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.917 f  valuestorer/conditionerA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.343    valuestorer/conditionerA/M_detectorA_in
    SLICE_X58Y67         LUT1 (Prop_lut1_I0_O)        0.124     8.467 r  valuestorer/conditionerA/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          1.266     9.732    valuestorer/conditionerA/sel
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.497    14.901    valuestorer/conditionerA/CLK
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[16]/C
                         clock pessimism              0.295    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X59Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.956    valuestorer/conditionerA/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerA/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.952ns (20.986%)  route 3.584ns (79.014%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.612     5.196    valuestorer/conditionerA/CLK
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.124     6.462 r  valuestorer/conditionerA/M_last_q_i_4/O
                         net (fo=1, routed)           0.416     6.879    valuestorer/conditionerA/M_last_q_i_4_n_0
    SLICE_X58Y69         LUT5 (Prop_lut5_I4_O)        0.124     7.003 r  valuestorer/conditionerA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.793    valuestorer/conditionerA/M_last_q_i_2_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.917 f  valuestorer/conditionerA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.343    valuestorer/conditionerA/M_detectorA_in
    SLICE_X58Y67         LUT1 (Prop_lut1_I0_O)        0.124     8.467 r  valuestorer/conditionerA/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          1.266     9.732    valuestorer/conditionerA/sel
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.497    14.901    valuestorer/conditionerA/CLK
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[17]/C
                         clock pessimism              0.295    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X59Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.956    valuestorer/conditionerA/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerA/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.952ns (20.986%)  route 3.584ns (79.014%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.612     5.196    valuestorer/conditionerA/CLK
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.124     6.462 r  valuestorer/conditionerA/M_last_q_i_4/O
                         net (fo=1, routed)           0.416     6.879    valuestorer/conditionerA/M_last_q_i_4_n_0
    SLICE_X58Y69         LUT5 (Prop_lut5_I4_O)        0.124     7.003 r  valuestorer/conditionerA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.793    valuestorer/conditionerA/M_last_q_i_2_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.917 f  valuestorer/conditionerA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.343    valuestorer/conditionerA/M_detectorA_in
    SLICE_X58Y67         LUT1 (Prop_lut1_I0_O)        0.124     8.467 r  valuestorer/conditionerA/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          1.266     9.732    valuestorer/conditionerA/sel
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.497    14.901    valuestorer/conditionerA/CLK
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[18]/C
                         clock pessimism              0.295    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X59Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.956    valuestorer/conditionerA/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  5.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerA/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.587     1.531    valuestorer/conditionerA/CLK
    SLICE_X59Y66         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  valuestorer/conditionerA/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.789    valuestorer/conditionerA/M_ctr_q_reg[3]
    SLICE_X59Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  valuestorer/conditionerA/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.897    valuestorer/conditionerA/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X59Y66         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.855     2.044    valuestorer/conditionerA/CLK
    SLICE_X59Y66         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[3]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.105     1.636    valuestorer/conditionerA/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerA/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.585     1.529    valuestorer/conditionerA/CLK
    SLICE_X59Y68         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  valuestorer/conditionerA/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.789    valuestorer/conditionerA/M_ctr_q_reg[11]
    SLICE_X59Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  valuestorer/conditionerA/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    valuestorer/conditionerA/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X59Y68         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.853     2.042    valuestorer/conditionerA/CLK
    SLICE_X59Y68         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X59Y68         FDRE (Hold_fdre_C_D)         0.105     1.634    valuestorer/conditionerA/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerA/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.584     1.528    valuestorer/conditionerA/CLK
    SLICE_X59Y69         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  valuestorer/conditionerA/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.788    valuestorer/conditionerA/M_ctr_q_reg[15]
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.896 r  valuestorer/conditionerA/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    valuestorer/conditionerA/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X59Y69         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.851     2.041    valuestorer/conditionerA/CLK
    SLICE_X59Y69         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.105     1.633    valuestorer/conditionerA/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerA/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.583     1.527    valuestorer/conditionerA/CLK
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  valuestorer/conditionerA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.787    valuestorer/conditionerA/M_ctr_q_reg[19]
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  valuestorer/conditionerA/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    valuestorer/conditionerA/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.850     2.040    valuestorer/conditionerA/CLK
    SLICE_X59Y70         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[19]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X59Y70         FDRE (Hold_fdre_C_D)         0.105     1.632    valuestorer/conditionerA/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerA/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.586     1.530    valuestorer/conditionerA/CLK
    SLICE_X59Y67         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  valuestorer/conditionerA/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.790    valuestorer/conditionerA/M_ctr_q_reg[7]
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.898 r  valuestorer/conditionerA/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    valuestorer/conditionerA/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X59Y67         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.854     2.043    valuestorer/conditionerA/CLK
    SLICE_X59Y67         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[7]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X59Y67         FDRE (Hold_fdre_C_D)         0.105     1.635    valuestorer/conditionerA/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 valuestorer/conditionerA/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerA/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.584     1.528    valuestorer/conditionerA/CLK
    SLICE_X59Y69         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  valuestorer/conditionerA/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.114     1.783    valuestorer/conditionerA/M_ctr_q_reg[12]
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  valuestorer/conditionerA/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    valuestorer/conditionerA/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X59Y69         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.851     2.041    valuestorer/conditionerA/CLK
    SLICE_X59Y69         FDRE                                         r  valuestorer/conditionerA/M_ctr_q_reg[12]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.105     1.633    valuestorer/conditionerA/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 valuestorer/conditionerB/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerB/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.559     1.503    valuestorer/conditionerB/CLK
    SLICE_X56Y68         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  valuestorer/conditionerB/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.125     1.792    valuestorer/conditionerB/M_ctr_q_reg[18]
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  valuestorer/conditionerB/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.902    valuestorer/conditionerB/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X56Y68         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.825     2.015    valuestorer/conditionerB/CLK
    SLICE_X56Y68         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[18]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X56Y68         FDRE (Hold_fdre_C_D)         0.134     1.637    valuestorer/conditionerB/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 valuestorer/conditionerB/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerB/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.561     1.505    valuestorer/conditionerB/CLK
    SLICE_X56Y66         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  valuestorer/conditionerB/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.794    valuestorer/conditionerB/M_ctr_q_reg[10]
    SLICE_X56Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  valuestorer/conditionerB/M_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.904    valuestorer/conditionerB/M_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X56Y66         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.827     2.017    valuestorer/conditionerB/CLK
    SLICE_X56Y66         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[10]/C
                         clock pessimism             -0.513     1.505    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.134     1.639    valuestorer/conditionerB/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 valuestorer/conditionerB/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerB/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.560     1.504    valuestorer/conditionerB/CLK
    SLICE_X56Y67         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  valuestorer/conditionerB/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.793    valuestorer/conditionerB/M_ctr_q_reg[14]
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  valuestorer/conditionerB/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.903    valuestorer/conditionerB/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X56Y67         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.826     2.016    valuestorer/conditionerB/CLK
    SLICE_X56Y67         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[14]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X56Y67         FDRE (Hold_fdre_C_D)         0.134     1.638    valuestorer/conditionerB/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 valuestorer/conditionerB/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valuestorer/conditionerB/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.562     1.506    valuestorer/conditionerB/CLK
    SLICE_X56Y64         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  valuestorer/conditionerB/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.126     1.796    valuestorer/conditionerB/M_ctr_q_reg[2]
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  valuestorer/conditionerB/M_ctr_q_reg[0]_i_3__0/O[2]
                         net (fo=1, routed)           0.000     1.906    valuestorer/conditionerB/M_ctr_q_reg[0]_i_3__0_n_5
    SLICE_X56Y64         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.829     2.019    valuestorer/conditionerB/CLK
    SLICE_X56Y64         FDRE                                         r  valuestorer/conditionerB/M_ctr_q_reg[2]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X56Y64         FDRE (Hold_fdre_C_D)         0.134     1.640    valuestorer/conditionerB/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y60   valuestorer/M_flipA_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63   valuestorer/M_flipA_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y60   valuestorer/M_flipA_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63   valuestorer/M_flipA_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63   valuestorer/M_flipA_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y58   valuestorer/M_flipA_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y58   valuestorer/M_flipA_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y61   valuestorer/M_flipA_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y61   valuestorer/M_flipA_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y64   valuestorer/conditionerB/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y64   valuestorer/conditionerB/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y64   valuestorer/conditionerB/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y64   valuestorer/conditionerB/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y65   valuestorer/conditionerB/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y65   valuestorer/conditionerB/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y65   valuestorer/conditionerB/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y65   valuestorer/conditionerB/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y65   valuestorer/detectorB/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   valuestorer/M_flipA_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y58   valuestorer/M_flipA_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y58   valuestorer/M_flipA_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   valuestorer/conditionerA/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   valuestorer/conditionerA/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y69   valuestorer/conditionerA/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y69   valuestorer/conditionerA/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y69   valuestorer/conditionerA/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y69   valuestorer/conditionerA/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70   valuestorer/conditionerA/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70   valuestorer/conditionerA/M_ctr_q_reg[17]/C



