
# 2-Bit Comparator using VSDSquadron Mini

## Overview
The program is based on the RISC-V architecture and uses open-source tools to teach people about VLSI chip design and RISC-V. The instructor for this internship is Kunal Ghosh Sir.

**Name:** Mrudu Bhashini CR  
**College:** SRMIST Ramapuram  
**Email ID:** mrudhuramraj@gmail.com  
**GitHub Profile:**  https://github.com/mrudu06

This project involves the implementation of a 2-bit digital comparator using VSDSquadron Mini, a RISC-V based SoC development kit...

## Task 1: Install all the essential tools

### 1. Install Ubuntu 20.04 LTS on Oracle Virtual Machine Box  
![Ubuntu Installed](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%201/RISCV%20simulation%20.png.png)  
![Sum Output](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%201/sum1ton.png.png)

## Task 3: Compile C code

### Output Screenshot  
![Printnum](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%202/Printnum.png.png)

### Objdump Screenshots  
**-O1 output:**  
![O1 objdump](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%202/RISCV%20-O1%20objdump.png.png)

**-Ofast output:**  
![Ofast objdump](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%202/RISCV%20%20-Ofast%20objdump.png.png)

## Task 5: Functional Simulation - Instruction Comparison Table

### GTKWave Output  
![Waveform 1](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%204/Screenshot%202025-06-17%20205435.png)  
![Waveform 2](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%204/Screenshot%202025-06-17%20205628.png)  
![Waveform 3](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%204/Screenshot%202025-06-17%20205929.png)  
![Waveform 4](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%204/Screenshot%202025-06-17%20210015.png)  
![Waveform 5](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%204/Screenshot%202025-06-17%20210023.png)  
![Waveform 6](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%204/Screenshot%202025-06-17%20210053.png)  
![Waveform 7](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%204/Screenshot%202025-06-17%20210041.png)  
![Waveform 8](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%204/Screenshot%202025-06-17%20210108.png)  
![Waveform 9](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%204/Screenshot%202025-06-17%20210123.png)  
![Waveform 10](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%204/Screenshot%202025-06-17%20210140.png)  
![Waveform 11](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%204/Screenshot%202025-06-17%20210152.png)  
![Waveform 12](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%204/Screenshot%202025-06-17%20210321.png)  
![Waveform 13](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%204/Screenshot%202025-06-17%20210330.png)

## Task 6: Final Implementation - 2-Bit Comparator

### Circuit Diagram  
![Circuit Diagram](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%205/Screenshot%202025-07-20%20095803.png)

### Working Video  
[![Watch Video](https://raw.githubusercontent.com/mrudu06/vsd-riscv/main/Task%205/Screenshot%202025-07-20%20095803.png)](https://github.com/mrudu06/vsd-riscv/blob/main/Task%205/WhatsApp%20Video%202025-07-19%20at%2021-VEED.mp4)
