(name [entity architecture])

(trigger
    (tab entarch))

(only-in source.vhdl)

(snippet [entity %{1="%{TM_FILENAME/(.*?)(\..+)/$1/}"} is
  port (
	%{0="clock"}
  ) ;
end entity ; -- %{1="%{TM_FILENAME/(.*?)(\..+)/$1/}"}

architecture %{2="arch"} of %{1="%{TM_FILENAME/(.*?)(\..+)/$1/}"} is



begin



end architecture ; -- %{2="arch"}])