 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : ClkRstRipAdder4
Version: F-2011.09-SP4
Date   : Tue Mar  8 12:36:18 2016
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[3] (in)                                0.01       0.59 f
  FA3/A (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.60       1.38 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.38 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.38 r
  FA3/HA2/U2/Q (AND2X1)                    0.41       1.79 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.79 r
  FA3/U1/Q (OR2X1)                         0.21       2.00 r
  FA3/Cout (FullAdder_0)                   0.00       2.00 r
  COUT (out)                               0.07       2.07 r
  data arrival time                                   2.07

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.19


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[3] (in)                                0.01       0.59 f
  FA3/A (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.60       1.38 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.38 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.38 r
  FA3/HA2/U3/Q (XNOR2X1)                   0.61       1.99 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.99 r
  FA3/S (FullAdder_0)                      0.00       1.99 r
  SUM[3] (out)                             0.07       2.06 r
  data arrival time                                   2.06

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.06
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.18


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[3] (in)                                0.01       0.59 r
  FA3/A (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.35 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.35 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.35 f
  FA3/HA2/U2/Q (AND2X1)                    0.40       1.75 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.75 f
  FA3/U1/Q (OR2X1)                         0.24       1.99 f
  FA3/Cout (FullAdder_0)                   0.00       1.99 f
  COUT (out)                               0.07       2.06 f
  data arrival time                                   2.06

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.06
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.18


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[3] (in)                                0.01       0.59 f
  FA3/B (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U2/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.36 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.36 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.36 r
  FA3/HA2/U2/Q (AND2X1)                    0.41       1.77 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.77 r
  FA3/U1/Q (OR2X1)                         0.21       1.98 r
  FA3/Cout (FullAdder_0)                   0.00       1.98 r
  COUT (out)                               0.07       2.05 r
  data arrival time                                   2.05

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[3] (in)                                0.01       0.59 f
  FA3/B (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U2/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.36 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.36 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.36 r
  FA3/HA2/U3/Q (XNOR2X1)                   0.61       1.97 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.97 r
  FA3/S (FullAdder_0)                      0.00       1.97 r
  SUM[3] (out)                             0.07       2.05 r
  data arrival time                                   2.05

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[3] (in)                                0.01       0.59 r
  FA3/A (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.35 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.35 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.35 f
  FA3/HA2/U3/Q (XNOR2X1)                   0.61       1.97 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.97 r
  FA3/S (FullAdder_0)                      0.00       1.97 r
  SUM[3] (out)                             0.07       2.04 r
  data arrival time                                   2.04

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[3] (in)                                0.01       0.59 r
  FA3/B (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U2/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.56       1.33 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.33 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.33 f
  FA3/HA2/U2/Q (AND2X1)                    0.40       1.73 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.73 f
  FA3/U1/Q (OR2X1)                         0.24       1.97 f
  FA3/Cout (FullAdder_0)                   0.00       1.97 f
  COUT (out)                               0.07       2.04 f
  data arrival time                                   2.04

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[3] (in)                                0.01       0.59 f
  FA3/A (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.60       1.38 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.38 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.38 r
  FA3/HA2/U3/Q (XNOR2X1)                   0.59       1.96 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.96 f
  FA3/S (FullAdder_0)                      0.00       1.96 f
  SUM[3] (out)                             0.07       2.04 f
  data arrival time                                   2.04

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.16


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[3] (in)                                0.01       0.59 f
  FA3/B (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U2/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.36 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.36 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.36 r
  FA3/HA2/U3/Q (XNOR2X1)                   0.59       1.95 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.95 f
  FA3/S (FullAdder_0)                      0.00       1.95 f
  SUM[3] (out)                             0.07       2.02 f
  data arrival time                                   2.02

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[3] (in)                                0.01       0.59 r
  FA3/B (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U2/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.56       1.33 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.33 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.33 f
  FA3/HA2/U3/Q (XNOR2X1)                   0.61       1.94 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.94 r
  FA3/S (FullAdder_0)                      0.00       1.94 r
  SUM[3] (out)                             0.07       2.02 r
  data arrival time                                   2.02

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[3] (in)                                0.01       0.59 r
  FA3/A (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.35 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.35 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.35 f
  FA3/HA2/U3/Q (XNOR2X1)                   0.59       1.94 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.94 f
  FA3/S (FullAdder_0)                      0.00       1.94 f
  SUM[3] (out)                             0.07       2.01 f
  data arrival time                                   2.01

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[0] (in)                                0.01       0.59 f
  FA0/A (FullAdder_3)                      0.00       0.59 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.59 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.78 f
  FA0/HA1/U1/Q (XOR2X1)                    0.59       1.37 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.37 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.37 r
  FA0/HA2/U1/Q (XOR2X1)                    0.57       1.94 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.94 f
  FA0/S (FullAdder_3)                      0.00       1.94 f
  SUM[0] (out)                             0.07       2.01 f
  data arrival time                                   2.01

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[1] (in)                                0.01       0.59 f
  FA1/A (FullAdder_2)                      0.00       0.59 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.59 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.78 f
  FA1/HA1/U1/Q (XOR2X1)                    0.59       1.37 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.37 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.37 r
  FA1/HA2/U1/Q (XOR2X1)                    0.57       1.94 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.94 f
  FA1/S (FullAdder_2)                      0.00       1.94 f
  SUM[1] (out)                             0.07       2.01 f
  data arrival time                                   2.01

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[2] (in)                                0.01       0.59 f
  FA2/A (FullAdder_1)                      0.00       0.59 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.59 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.78 f
  FA2/HA1/U1/Q (XOR2X1)                    0.59       1.37 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.37 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.37 r
  FA2/HA2/U1/Q (XOR2X1)                    0.57       1.94 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.94 f
  FA2/S (FullAdder_1)                      0.00       1.94 f
  SUM[2] (out)                             0.07       2.01 f
  data arrival time                                   2.01

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[0] (in)                                0.01       0.59 r
  FA0/A (FullAdder_3)                      0.00       0.59 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.59 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.77 r
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.34 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.34 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.34 f
  FA0/HA2/U1/Q (XOR2X1)                    0.59       1.93 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.93 r
  FA0/S (FullAdder_3)                      0.00       1.93 r
  SUM[0] (out)                             0.07       2.01 r
  data arrival time                                   2.01

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[1] (in)                                0.01       0.59 r
  FA1/A (FullAdder_2)                      0.00       0.59 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.59 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.77 r
  FA1/HA1/U1/Q (XOR2X1)                    0.57       1.34 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.34 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.34 f
  FA1/HA2/U1/Q (XOR2X1)                    0.59       1.93 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.93 r
  FA1/S (FullAdder_2)                      0.00       1.93 r
  SUM[1] (out)                             0.07       2.01 r
  data arrival time                                   2.01

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[2] (in)                                0.01       0.59 r
  FA2/A (FullAdder_1)                      0.00       0.59 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.59 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.77 r
  FA2/HA1/U1/Q (XOR2X1)                    0.57       1.34 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.34 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.34 f
  FA2/HA2/U1/Q (XOR2X1)                    0.59       1.93 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.93 r
  FA2/S (FullAdder_1)                      0.00       1.93 r
  SUM[2] (out)                             0.07       2.01 r
  data arrival time                                   2.01

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[0] (in)                                0.01       0.59 f
  FA0/B (FullAdder_3)                      0.00       0.59 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.59 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA0/HA1/U1/Q (XOR2X1)                    0.58       1.36 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.36 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.36 r
  FA0/HA2/U1/Q (XOR2X1)                    0.57       1.93 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.93 f
  FA0/S (FullAdder_3)                      0.00       1.93 f
  SUM[0] (out)                             0.07       2.00 f
  data arrival time                                   2.00

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[1] (in)                                0.01       0.59 f
  FA1/B (FullAdder_2)                      0.00       0.59 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.59 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA1/HA1/U1/Q (XOR2X1)                    0.58       1.36 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.36 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.36 r
  FA1/HA2/U1/Q (XOR2X1)                    0.57       1.93 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.93 f
  FA1/S (FullAdder_2)                      0.00       1.93 f
  SUM[1] (out)                             0.07       2.00 f
  data arrival time                                   2.00

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[2] (in)                                0.01       0.59 f
  FA2/B (FullAdder_1)                      0.00       0.59 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.59 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA2/HA1/U1/Q (XOR2X1)                    0.58       1.36 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.36 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.36 r
  FA2/HA2/U1/Q (XOR2X1)                    0.57       1.93 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.93 f
  FA2/S (FullAdder_1)                      0.00       1.93 f
  SUM[2] (out)                             0.07       2.00 f
  data arrival time                                   2.00

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[3] (in)                                0.01       0.59 f
  FA3/A (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.29 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.29 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.29 f
  FA3/HA2/U2/Q (AND2X1)                    0.40       1.68 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.68 f
  FA3/U1/Q (OR2X1)                         0.24       1.92 f
  FA3/Cout (FullAdder_0)                   0.00       1.92 f
  COUT (out)                               0.07       1.99 f
  data arrival time                                   1.99

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[0] (in)                                0.01       0.59 r
  FA0/B (FullAdder_3)                      0.00       0.59 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.59 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA0/HA1/U1/Q (XOR2X1)                    0.56       1.33 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.33 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.33 f
  FA0/HA2/U1/Q (XOR2X1)                    0.59       1.92 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.92 r
  FA0/S (FullAdder_3)                      0.00       1.92 r
  SUM[0] (out)                             0.07       1.99 r
  data arrival time                                   1.99

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[1] (in)                                0.01       0.59 r
  FA1/B (FullAdder_2)                      0.00       0.59 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.59 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA1/HA1/U1/Q (XOR2X1)                    0.56       1.33 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.33 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.33 f
  FA1/HA2/U1/Q (XOR2X1)                    0.59       1.92 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.92 r
  FA1/S (FullAdder_2)                      0.00       1.92 r
  SUM[1] (out)                             0.07       1.99 r
  data arrival time                                   1.99

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[2] (in)                                0.01       0.59 r
  FA2/B (FullAdder_1)                      0.00       0.59 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.59 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA2/HA1/U1/Q (XOR2X1)                    0.56       1.33 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.33 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.33 f
  FA2/HA2/U1/Q (XOR2X1)                    0.59       1.92 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.92 r
  FA2/S (FullAdder_1)                      0.00       1.92 r
  SUM[2] (out)                             0.07       1.99 r
  data arrival time                                   1.99

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[3] (in)                                0.01       0.59 r
  FA3/B (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U2/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.56       1.33 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.33 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.33 f
  FA3/HA2/U3/Q (XNOR2X1)                   0.59       1.92 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.92 f
  FA3/S (FullAdder_0)                      0.00       1.92 f
  SUM[3] (out)                             0.07       1.99 f
  data arrival time                                   1.99

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[3] (in)                                0.01       0.59 r
  FA3/A (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.28 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.28 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.28 f
  FA3/HA2/U2/Q (AND2X1)                    0.40       1.68 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.68 f
  FA3/U1/Q (OR2X1)                         0.24       1.91 f
  FA3/Cout (FullAdder_0)                   0.00       1.91 f
  COUT (out)                               0.07       1.99 f
  data arrival time                                   1.99

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[3] (in)                                0.01       0.59 f
  FA3/B (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U2/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.50       1.28 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.28 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.28 f
  FA3/HA2/U2/Q (AND2X1)                    0.40       1.67 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.67 f
  FA3/U1/Q (OR2X1)                         0.24       1.91 f
  FA3/Cout (FullAdder_0)                   0.00       1.91 f
  COUT (out)                               0.07       1.98 f
  data arrival time                                   1.98

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[3] (in)                                0.01       0.59 r
  FA3/B (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U2/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.50       1.27 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.27 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.27 f
  FA3/HA2/U2/Q (AND2X1)                    0.40       1.67 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.67 f
  FA3/U1/Q (OR2X1)                         0.24       1.90 f
  FA3/Cout (FullAdder_0)                   0.00       1.90 f
  COUT (out)                               0.07       1.98 f
  data arrival time                                   1.98

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[3] (in)                                0.01       0.59 f
  FA3/A (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.29 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.29 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.29 f
  FA3/HA2/U3/Q (XNOR2X1)                   0.61       1.90 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.90 r
  FA3/S (FullAdder_0)                      0.00       1.90 r
  SUM[3] (out)                             0.07       1.97 r
  data arrival time                                   1.97

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[3] (in)                                0.01       0.59 r
  FA3/A (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.28 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.28 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.28 f
  FA3/HA2/U3/Q (XNOR2X1)                   0.61       1.89 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.89 r
  FA3/S (FullAdder_0)                      0.00       1.89 r
  SUM[3] (out)                             0.07       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[3] (in)                                0.01       0.59 f
  FA3/B (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U2/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.50       1.28 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.28 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.28 f
  FA3/HA2/U3/Q (XNOR2X1)                   0.61       1.89 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.89 r
  FA3/S (FullAdder_0)                      0.00       1.89 r
  SUM[3] (out)                             0.07       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[3] (in)                                0.01       0.59 r
  FA3/B (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U2/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.50       1.27 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.27 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.27 f
  FA3/HA2/U3/Q (XNOR2X1)                   0.61       1.88 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.88 r
  FA3/S (FullAdder_0)                      0.00       1.88 r
  SUM[3] (out)                             0.07       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.07


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[3] (in)                                0.01       0.59 f
  FA3/A (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.48       1.26 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.26 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.26 r
  FA3/HA2/U2/Q (AND2X1)                    0.41       1.67 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.67 r
  FA3/U1/Q (OR2X1)                         0.21       1.88 r
  FA3/Cout (FullAdder_0)                   0.00       1.88 r
  COUT (out)                               0.07       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.07


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[3] (in)                                0.01       0.59 f
  FA3/A (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.48       1.26 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.26 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.26 r
  FA3/HA2/U3/Q (XNOR2X1)                   0.61       1.87 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.87 r
  FA3/S (FullAdder_0)                      0.00       1.87 r
  SUM[3] (out)                             0.07       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.07


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[3] (in)                                0.01       0.59 r
  FA3/A (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.48       1.25 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.25 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.25 r
  FA3/HA2/U2/Q (AND2X1)                    0.41       1.67 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.67 r
  FA3/U1/Q (OR2X1)                         0.21       1.87 r
  FA3/Cout (FullAdder_0)                   0.00       1.87 r
  COUT (out)                               0.07       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.07


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[3] (in)                                0.01       0.59 f
  FA3/A (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.29 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.29 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.29 f
  FA3/HA2/U3/Q (XNOR2X1)                   0.59       1.87 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.87 f
  FA3/S (FullAdder_0)                      0.00       1.87 f
  SUM[3] (out)                             0.07       1.94 f
  data arrival time                                   1.94

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[3] (in)                                0.01       0.59 r
  FA3/A (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.48       1.25 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.25 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.25 r
  FA3/HA2/U3/Q (XNOR2X1)                   0.61       1.87 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.87 r
  FA3/S (FullAdder_0)                      0.00       1.87 r
  SUM[3] (out)                             0.07       1.94 r
  data arrival time                                   1.94

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[0] (in)                                0.01       0.59 f
  FA0/A (FullAdder_3)                      0.00       0.59 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.59 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.78 f
  FA0/HA1/U1/Q (XOR2X1)                    0.59       1.37 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.37 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.37 r
  FA0/HA2/U1/Q (XOR2X1)                    0.50       1.87 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.87 f
  FA0/S (FullAdder_3)                      0.00       1.87 f
  SUM[0] (out)                             0.07       1.94 f
  data arrival time                                   1.94

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[1] (in)                                0.01       0.59 f
  FA1/A (FullAdder_2)                      0.00       0.59 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.59 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.78 f
  FA1/HA1/U1/Q (XOR2X1)                    0.59       1.37 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.37 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.37 r
  FA1/HA2/U1/Q (XOR2X1)                    0.50       1.87 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.87 f
  FA1/S (FullAdder_2)                      0.00       1.87 f
  SUM[1] (out)                             0.07       1.94 f
  data arrival time                                   1.94

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[2] (in)                                0.01       0.59 f
  FA2/A (FullAdder_1)                      0.00       0.59 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.59 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.78 f
  FA2/HA1/U1/Q (XOR2X1)                    0.59       1.37 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.37 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.37 r
  FA2/HA2/U1/Q (XOR2X1)                    0.50       1.87 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.87 f
  FA2/S (FullAdder_1)                      0.00       1.87 f
  SUM[2] (out)                             0.07       1.94 f
  data arrival time                                   1.94

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[3] (in)                                0.01       0.59 r
  FA3/A (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.35 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.35 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.35 f
  FA3/HA2/U3/Q (XNOR2X1)                   0.51       1.87 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.87 f
  FA3/S (FullAdder_0)                      0.00       1.87 f
  SUM[3] (out)                             0.07       1.94 f
  data arrival time                                   1.94

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[3] (in)                                0.01       0.59 r
  FA3/A (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.28 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.28 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.28 f
  FA3/HA2/U3/Q (XNOR2X1)                   0.59       1.87 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.87 f
  FA3/S (FullAdder_0)                      0.00       1.87 f
  SUM[3] (out)                             0.07       1.94 f
  data arrival time                                   1.94

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[0] (in)                                0.01       0.59 f
  FA0/A (FullAdder_3)                      0.00       0.59 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.59 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.78 f
  FA0/HA1/U1/Q (XOR2X1)                    0.50       1.28 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.28 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.28 f
  FA0/HA2/U1/Q (XOR2X1)                    0.59       1.86 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.86 r
  FA0/S (FullAdder_3)                      0.00       1.86 r
  SUM[0] (out)                             0.07       1.94 r
  data arrival time                                   1.94

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[1] (in)                                0.01       0.59 f
  FA1/A (FullAdder_2)                      0.00       0.59 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.59 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.78 f
  FA1/HA1/U1/Q (XOR2X1)                    0.50       1.28 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.28 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.28 f
  FA1/HA2/U1/Q (XOR2X1)                    0.59       1.86 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.86 r
  FA1/S (FullAdder_2)                      0.00       1.86 r
  SUM[1] (out)                             0.07       1.94 r
  data arrival time                                   1.94

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[2] (in)                                0.01       0.59 f
  FA2/A (FullAdder_1)                      0.00       0.59 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.59 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.78 f
  FA2/HA1/U1/Q (XOR2X1)                    0.50       1.28 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.28 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.28 f
  FA2/HA2/U1/Q (XOR2X1)                    0.59       1.86 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.86 r
  FA2/S (FullAdder_1)                      0.00       1.86 r
  SUM[2] (out)                             0.07       1.94 r
  data arrival time                                   1.94

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[0] (in)                                0.01       0.59 f
  FA0/B (FullAdder_3)                      0.00       0.59 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.59 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA0/HA1/U1/Q (XOR2X1)                    0.49       1.27 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.27 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.27 f
  FA0/HA2/U1/Q (XOR2X1)                    0.59       1.86 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.86 r
  FA0/S (FullAdder_3)                      0.00       1.86 r
  SUM[0] (out)                             0.07       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[1] (in)                                0.01       0.59 f
  FA1/B (FullAdder_2)                      0.00       0.59 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.59 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA1/HA1/U1/Q (XOR2X1)                    0.49       1.27 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.27 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.27 f
  FA1/HA2/U1/Q (XOR2X1)                    0.59       1.86 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.86 r
  FA1/S (FullAdder_2)                      0.00       1.86 r
  SUM[1] (out)                             0.07       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[2] (in)                                0.01       0.59 f
  FA2/B (FullAdder_1)                      0.00       0.59 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.59 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA2/HA1/U1/Q (XOR2X1)                    0.49       1.27 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.27 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.27 f
  FA2/HA2/U1/Q (XOR2X1)                    0.59       1.86 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.86 r
  FA2/S (FullAdder_1)                      0.00       1.86 r
  SUM[2] (out)                             0.07       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[3] (in)                                0.01       0.59 f
  FA3/A (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.60       1.38 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.38 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.38 r
  FA3/HA2/U3/Q (XNOR2X1)                   0.49       1.86 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.86 r
  FA3/S (FullAdder_0)                      0.00       1.86 r
  SUM[3] (out)                             0.07       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[3] (in)                                0.01       0.59 f
  FA3/B (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U2/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.50       1.28 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.28 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.28 f
  FA3/HA2/U3/Q (XNOR2X1)                   0.59       1.86 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.86 f
  FA3/S (FullAdder_0)                      0.00       1.86 f
  SUM[3] (out)                             0.07       1.93 f
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[0] (in)                                0.01       0.59 f
  FA0/B (FullAdder_3)                      0.00       0.59 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.59 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA0/HA1/U1/Q (XOR2X1)                    0.58       1.36 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.36 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.36 r
  FA0/HA2/U1/Q (XOR2X1)                    0.50       1.86 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.86 f
  FA0/S (FullAdder_3)                      0.00       1.86 f
  SUM[0] (out)                             0.07       1.93 f
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[1] (in)                                0.01       0.59 f
  FA1/B (FullAdder_2)                      0.00       0.59 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.59 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA1/HA1/U1/Q (XOR2X1)                    0.58       1.36 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.36 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.36 r
  FA1/HA2/U1/Q (XOR2X1)                    0.50       1.86 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.86 f
  FA1/S (FullAdder_2)                      0.00       1.86 f
  SUM[1] (out)                             0.07       1.93 f
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[2] (in)                                0.01       0.59 f
  FA2/B (FullAdder_1)                      0.00       0.59 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.59 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA2/HA1/U1/Q (XOR2X1)                    0.58       1.36 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.36 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.36 r
  FA2/HA2/U1/Q (XOR2X1)                    0.50       1.86 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.86 f
  FA2/S (FullAdder_1)                      0.00       1.86 f
  SUM[2] (out)                             0.07       1.93 f
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[0] (in)                                0.01       0.59 r
  FA0/A (FullAdder_3)                      0.00       0.59 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.59 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.77 r
  FA0/HA1/U1/Q (XOR2X1)                    0.50       1.27 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.27 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.27 f
  FA0/HA2/U1/Q (XOR2X1)                    0.59       1.86 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.86 r
  FA0/S (FullAdder_3)                      0.00       1.86 r
  SUM[0] (out)                             0.07       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[1] (in)                                0.01       0.59 r
  FA1/A (FullAdder_2)                      0.00       0.59 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.59 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.77 r
  FA1/HA1/U1/Q (XOR2X1)                    0.50       1.27 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.27 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.27 f
  FA1/HA2/U1/Q (XOR2X1)                    0.59       1.86 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.86 r
  FA1/S (FullAdder_2)                      0.00       1.86 r
  SUM[1] (out)                             0.07       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[2] (in)                                0.01       0.59 r
  FA2/A (FullAdder_1)                      0.00       0.59 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.59 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.77 r
  FA2/HA1/U1/Q (XOR2X1)                    0.50       1.27 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.27 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.27 f
  FA2/HA2/U1/Q (XOR2X1)                    0.59       1.86 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.86 r
  FA2/S (FullAdder_1)                      0.00       1.86 r
  SUM[2] (out)                             0.07       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[3] (in)                                0.01       0.59 f
  FA3/B (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U2/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.46       1.24 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.24 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.24 r
  FA3/HA2/U2/Q (AND2X1)                    0.41       1.65 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.65 r
  FA3/U1/Q (OR2X1)                         0.21       1.86 r
  FA3/Cout (FullAdder_0)                   0.00       1.86 r
  COUT (out)                               0.07       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[0] (in)                                0.01       0.59 r
  FA0/B (FullAdder_3)                      0.00       0.59 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.59 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA0/HA1/U1/Q (XOR2X1)                    0.50       1.27 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.27 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.27 f
  FA0/HA2/U1/Q (XOR2X1)                    0.59       1.86 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.86 r
  FA0/S (FullAdder_3)                      0.00       1.86 r
  SUM[0] (out)                             0.07       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[1] (in)                                0.01       0.59 r
  FA1/B (FullAdder_2)                      0.00       0.59 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.59 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA1/HA1/U1/Q (XOR2X1)                    0.50       1.27 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.27 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.27 f
  FA1/HA2/U1/Q (XOR2X1)                    0.59       1.86 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.86 r
  FA1/S (FullAdder_2)                      0.00       1.86 r
  SUM[1] (out)                             0.07       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[2] (in)                                0.01       0.59 r
  FA2/B (FullAdder_1)                      0.00       0.59 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.59 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA2/HA1/U1/Q (XOR2X1)                    0.50       1.27 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.27 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.27 f
  FA2/HA2/U1/Q (XOR2X1)                    0.59       1.86 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.86 r
  FA2/S (FullAdder_1)                      0.00       1.86 r
  SUM[2] (out)                             0.07       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[3] (in)                                0.01       0.59 r
  FA3/B (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U2/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.50       1.27 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.27 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.27 f
  FA3/HA2/U3/Q (XNOR2X1)                   0.59       1.86 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.86 f
  FA3/S (FullAdder_0)                      0.00       1.86 f
  SUM[3] (out)                             0.07       1.93 f
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[3] (in)                                0.01       0.59 f
  FA3/B (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U2/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.46       1.24 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.24 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.24 r
  FA3/HA2/U3/Q (XNOR2X1)                   0.61       1.85 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.85 r
  FA3/S (FullAdder_0)                      0.00       1.85 r
  SUM[3] (out)                             0.07       1.92 r
  data arrival time                                   1.92

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.04


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[3] (in)                                0.01       0.59 r
  FA3/B (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U2/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.46       1.23 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.23 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.23 r
  FA3/HA2/U2/Q (AND2X1)                    0.41       1.64 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.64 r
  FA3/U1/Q (OR2X1)                         0.21       1.85 r
  FA3/Cout (FullAdder_0)                   0.00       1.85 r
  COUT (out)                               0.07       1.92 r
  data arrival time                                   1.92

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.04


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[3] (in)                                0.01       0.59 r
  FA3/B (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U2/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.46       1.23 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.23 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.23 r
  FA3/HA2/U3/Q (XNOR2X1)                   0.61       1.85 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.85 r
  FA3/S (FullAdder_0)                      0.00       1.85 r
  SUM[3] (out)                             0.07       1.92 r
  data arrival time                                   1.92

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.04


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[3] (in)                                0.01       0.59 f
  FA3/A (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.48       1.26 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.26 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.26 r
  FA3/HA2/U3/Q (XNOR2X1)                   0.59       1.85 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.85 f
  FA3/S (FullAdder_0)                      0.00       1.85 f
  SUM[3] (out)                             0.07       1.92 f
  data arrival time                                   1.92

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.04


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[0] (in)                                0.01       0.59 r
  FA0/A (FullAdder_3)                      0.00       0.59 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.59 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.77 r
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.34 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.34 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.34 f
  FA0/HA2/U1/Q (XOR2X1)                    0.50       1.84 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.84 f
  FA0/S (FullAdder_3)                      0.00       1.84 f
  SUM[0] (out)                             0.07       1.92 f
  data arrival time                                   1.92

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.04


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[1] (in)                                0.01       0.59 r
  FA1/A (FullAdder_2)                      0.00       0.59 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.59 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.77 r
  FA1/HA1/U1/Q (XOR2X1)                    0.57       1.34 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.34 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.34 f
  FA1/HA2/U1/Q (XOR2X1)                    0.50       1.84 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.84 f
  FA1/S (FullAdder_2)                      0.00       1.84 f
  SUM[1] (out)                             0.07       1.92 f
  data arrival time                                   1.92

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.04


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[2] (in)                                0.01       0.59 r
  FA2/A (FullAdder_1)                      0.00       0.59 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.59 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.77 r
  FA2/HA1/U1/Q (XOR2X1)                    0.57       1.34 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.34 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.34 f
  FA2/HA2/U1/Q (XOR2X1)                    0.50       1.84 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.84 f
  FA2/S (FullAdder_1)                      0.00       1.84 f
  SUM[2] (out)                             0.07       1.92 f
  data arrival time                                   1.92

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.04


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[3] (in)                                0.01       0.59 f
  FA3/B (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U2/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.36 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.36 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.36 r
  FA3/HA2/U3/Q (XNOR2X1)                   0.49       1.84 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.84 r
  FA3/S (FullAdder_0)                      0.00       1.84 r
  SUM[3] (out)                             0.07       1.92 r
  data arrival time                                   1.92

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.04


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[3] (in)                                0.01       0.59 r
  FA3/B (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U2/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.56       1.33 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.33 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.33 f
  FA3/HA2/U3/Q (XNOR2X1)                   0.51       1.84 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.84 f
  FA3/S (FullAdder_0)                      0.00       1.84 f
  SUM[3] (out)                             0.07       1.92 f
  data arrival time                                   1.92

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.04


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[3] (in)                                0.01       0.59 r
  FA3/A (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.48       1.25 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.25 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.25 r
  FA3/HA2/U3/Q (XNOR2X1)                   0.59       1.84 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.84 f
  FA3/S (FullAdder_0)                      0.00       1.84 f
  SUM[3] (out)                             0.07       1.91 f
  data arrival time                                   1.91

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.03


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[0] (in)                                0.01       0.59 f
  FA0/A (FullAdder_3)                      0.00       0.59 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.59 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.78 f
  FA0/HA1/U1/Q (XOR2X1)                    0.59       1.37 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.37 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.37 r
  FA0/HA2/U1/Q (XOR2X1)                    0.47       1.84 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.84 r
  FA0/S (FullAdder_3)                      0.00       1.84 r
  SUM[0] (out)                             0.07       1.91 r
  data arrival time                                   1.91

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.03


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[1] (in)                                0.01       0.59 f
  FA1/A (FullAdder_2)                      0.00       0.59 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.59 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.78 f
  FA1/HA1/U1/Q (XOR2X1)                    0.59       1.37 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.37 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.37 r
  FA1/HA2/U1/Q (XOR2X1)                    0.47       1.84 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.84 r
  FA1/S (FullAdder_2)                      0.00       1.84 r
  SUM[1] (out)                             0.07       1.91 r
  data arrival time                                   1.91

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.03


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[2] (in)                                0.01       0.59 f
  FA2/A (FullAdder_1)                      0.00       0.59 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.59 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.78 f
  FA2/HA1/U1/Q (XOR2X1)                    0.59       1.37 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.37 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.37 r
  FA2/HA2/U1/Q (XOR2X1)                    0.47       1.84 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.84 r
  FA2/S (FullAdder_1)                      0.00       1.84 r
  SUM[2] (out)                             0.07       1.91 r
  data arrival time                                   1.91

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.03


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[0] (in)                                0.01       0.59 r
  FA0/B (FullAdder_3)                      0.00       0.59 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.59 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA0/HA1/U1/Q (XOR2X1)                    0.56       1.33 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.33 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.33 f
  FA0/HA2/U1/Q (XOR2X1)                    0.50       1.83 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.83 f
  FA0/S (FullAdder_3)                      0.00       1.83 f
  SUM[0] (out)                             0.07       1.90 f
  data arrival time                                   1.90

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[1] (in)                                0.01       0.59 r
  FA1/B (FullAdder_2)                      0.00       0.59 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.59 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA1/HA1/U1/Q (XOR2X1)                    0.56       1.33 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.33 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.33 f
  FA1/HA2/U1/Q (XOR2X1)                    0.50       1.83 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.83 f
  FA1/S (FullAdder_2)                      0.00       1.83 f
  SUM[1] (out)                             0.07       1.90 f
  data arrival time                                   1.90

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[2] (in)                                0.01       0.59 r
  FA2/B (FullAdder_1)                      0.00       0.59 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.59 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA2/HA1/U1/Q (XOR2X1)                    0.56       1.33 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.33 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.33 f
  FA2/HA2/U1/Q (XOR2X1)                    0.50       1.83 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.83 f
  FA2/S (FullAdder_1)                      0.00       1.83 f
  SUM[2] (out)                             0.07       1.90 f
  data arrival time                                   1.90

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[0] (in)                                0.01       0.59 f
  FA0/B (FullAdder_3)                      0.00       0.59 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.59 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA0/HA1/U1/Q (XOR2X1)                    0.58       1.36 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.36 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.36 r
  FA0/HA2/U1/Q (XOR2X1)                    0.47       1.83 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.83 r
  FA0/S (FullAdder_3)                      0.00       1.83 r
  SUM[0] (out)                             0.07       1.90 r
  data arrival time                                   1.90

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[1] (in)                                0.01       0.59 f
  FA1/B (FullAdder_2)                      0.00       0.59 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.59 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA1/HA1/U1/Q (XOR2X1)                    0.58       1.36 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.36 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.36 r
  FA1/HA2/U1/Q (XOR2X1)                    0.47       1.83 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.83 r
  FA1/S (FullAdder_2)                      0.00       1.83 r
  SUM[1] (out)                             0.07       1.90 r
  data arrival time                                   1.90

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[2] (in)                                0.01       0.59 f
  FA2/B (FullAdder_1)                      0.00       0.59 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.59 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA2/HA1/U1/Q (XOR2X1)                    0.58       1.36 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.36 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.36 r
  FA2/HA2/U1/Q (XOR2X1)                    0.47       1.83 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.83 r
  FA2/S (FullAdder_1)                      0.00       1.83 r
  SUM[2] (out)                             0.07       1.90 r
  data arrival time                                   1.90

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[3] (in)                                0.01       0.59 f
  FA3/B (FullAdder_0)                      0.00       0.59 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 f
  FA3/HA1/U2/Z (NBUFFX2)                   0.19       0.78 f
  FA3/HA1/U1/Q (XOR2X1)                    0.46       1.24 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.24 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.24 r
  FA3/HA2/U3/Q (XNOR2X1)                   0.59       1.83 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.83 f
  FA3/S (FullAdder_0)                      0.00       1.83 f
  SUM[3] (out)                             0.07       1.90 f
  data arrival time                                   1.90

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[3] (in)                                0.01       0.59 r
  FA3/B (FullAdder_0)                      0.00       0.59 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.59 r
  FA3/HA1/U2/Z (NBUFFX2)                   0.18       0.77 r
  FA3/HA1/U1/Q (XOR2X1)                    0.46       1.23 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.23 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.23 r
  FA3/HA2/U3/Q (XNOR2X1)                   0.59       1.82 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.82 f
  FA3/S (FullAdder_0)                      0.00       1.82 f
  SUM[3] (out)                             0.07       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[0] (in)                                0.01       0.59 f
  FA0/A (FullAdder_3)                      0.00       0.59 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.59 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.78 f
  FA0/HA1/U1/Q (XOR2X1)                    0.47       1.25 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.25 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.25 r
  FA0/HA2/U1/Q (XOR2X1)                    0.57       1.82 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.82 f
  FA0/S (FullAdder_3)                      0.00       1.82 f
  SUM[0] (out)                             0.07       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[1] (in)                                0.01       0.59 f
  FA1/A (FullAdder_2)                      0.00       0.59 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.59 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.78 f
  FA1/HA1/U1/Q (XOR2X1)                    0.47       1.25 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.25 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.25 r
  FA1/HA2/U1/Q (XOR2X1)                    0.57       1.82 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.82 f
  FA1/S (FullAdder_2)                      0.00       1.82 f
  SUM[1] (out)                             0.07       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  A[2] (in)                                0.01       0.59 f
  FA2/A (FullAdder_1)                      0.00       0.59 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.59 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.78 f
  FA2/HA1/U1/Q (XOR2X1)                    0.47       1.25 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.25 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.25 r
  FA2/HA2/U1/Q (XOR2X1)                    0.57       1.82 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.82 f
  FA2/S (FullAdder_1)                      0.00       1.82 f
  SUM[2] (out)                             0.07       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[0] (in)                                0.01       0.59 r
  FA0/A (FullAdder_3)                      0.00       0.59 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.59 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.77 r
  FA0/HA1/U1/Q (XOR2X1)                    0.47       1.24 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.24 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.24 r
  FA0/HA2/U1/Q (XOR2X1)                    0.57       1.82 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.82 f
  FA0/S (FullAdder_3)                      0.00       1.82 f
  SUM[0] (out)                             0.07       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[1] (in)                                0.01       0.59 r
  FA1/A (FullAdder_2)                      0.00       0.59 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.59 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.77 r
  FA1/HA1/U1/Q (XOR2X1)                    0.47       1.24 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.24 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.24 r
  FA1/HA2/U1/Q (XOR2X1)                    0.57       1.82 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.82 f
  FA1/S (FullAdder_2)                      0.00       1.82 f
  SUM[1] (out)                             0.07       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[2] (in)                                0.01       0.59 r
  FA2/A (FullAdder_1)                      0.00       0.59 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.59 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.77 r
  FA2/HA1/U1/Q (XOR2X1)                    0.47       1.24 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.24 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.24 r
  FA2/HA2/U1/Q (XOR2X1)                    0.57       1.82 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.82 f
  FA2/S (FullAdder_1)                      0.00       1.82 f
  SUM[2] (out)                             0.07       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[0] (in)                                0.01       0.59 r
  FA0/A (FullAdder_3)                      0.00       0.59 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.59 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.77 r
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.34 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.34 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.34 f
  FA0/HA2/U1/Q (XOR2X1)                    0.47       1.81 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.81 r
  FA0/S (FullAdder_3)                      0.00       1.81 r
  SUM[0] (out)                             0.07       1.89 r
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[1] (in)                                0.01       0.59 r
  FA1/A (FullAdder_2)                      0.00       0.59 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.59 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.77 r
  FA1/HA1/U1/Q (XOR2X1)                    0.57       1.34 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.34 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.34 f
  FA1/HA2/U1/Q (XOR2X1)                    0.47       1.81 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.81 r
  FA1/S (FullAdder_2)                      0.00       1.81 r
  SUM[1] (out)                             0.07       1.89 r
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  A[2] (in)                                0.01       0.59 r
  FA2/A (FullAdder_1)                      0.00       0.59 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.59 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.77 r
  FA2/HA1/U1/Q (XOR2X1)                    0.57       1.34 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.34 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.34 f
  FA2/HA2/U1/Q (XOR2X1)                    0.47       1.81 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.81 r
  FA2/S (FullAdder_1)                      0.00       1.81 r
  SUM[2] (out)                             0.07       1.89 r
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[0] (in)                                0.01       0.59 f
  FA0/B (FullAdder_3)                      0.00       0.59 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.59 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA0/HA1/U1/Q (XOR2X1)                    0.46       1.24 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.24 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.24 r
  FA0/HA2/U1/Q (XOR2X1)                    0.57       1.81 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.81 f
  FA0/S (FullAdder_3)                      0.00       1.81 f
  SUM[0] (out)                             0.07       1.88 f
  data arrival time                                   1.88

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[1] (in)                                0.01       0.59 f
  FA1/B (FullAdder_2)                      0.00       0.59 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.59 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA1/HA1/U1/Q (XOR2X1)                    0.46       1.24 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.24 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.24 r
  FA1/HA2/U1/Q (XOR2X1)                    0.57       1.81 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.81 f
  FA1/S (FullAdder_2)                      0.00       1.81 f
  SUM[1] (out)                             0.07       1.88 f
  data arrival time                                   1.88

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 f
  B[2] (in)                                0.01       0.59 f
  FA2/B (FullAdder_1)                      0.00       0.59 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.59 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.78 f
  FA2/HA1/U1/Q (XOR2X1)                    0.46       1.24 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.24 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.24 r
  FA2/HA2/U1/Q (XOR2X1)                    0.57       1.81 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.81 f
  FA2/S (FullAdder_1)                      0.00       1.81 f
  SUM[2] (out)                             0.07       1.88 f
  data arrival time                                   1.88

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[0] (in)                                0.01       0.59 r
  FA0/B (FullAdder_3)                      0.00       0.59 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.59 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA0/HA1/U1/Q (XOR2X1)                    0.46       1.23 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.23 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.23 r
  FA0/HA2/U1/Q (XOR2X1)                    0.57       1.80 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.80 f
  FA0/S (FullAdder_3)                      0.00       1.80 f
  SUM[0] (out)                             0.07       1.87 f
  data arrival time                                   1.87

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[1] (in)                                0.01       0.59 r
  FA1/B (FullAdder_2)                      0.00       0.59 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.59 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA1/HA1/U1/Q (XOR2X1)                    0.46       1.23 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.23 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.23 r
  FA1/HA2/U1/Q (XOR2X1)                    0.57       1.80 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.80 f
  FA1/S (FullAdder_2)                      0.00       1.80 f
  SUM[1] (out)                             0.07       1.87 f
  data arrival time                                   1.87

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[2] (in)                                0.01       0.59 r
  FA2/B (FullAdder_1)                      0.00       0.59 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.59 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA2/HA1/U1/Q (XOR2X1)                    0.46       1.23 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.23 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.23 r
  FA2/HA2/U1/Q (XOR2X1)                    0.57       1.80 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.80 f
  FA2/S (FullAdder_1)                      0.00       1.80 f
  SUM[2] (out)                             0.07       1.87 f
  data arrival time                                   1.87

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[0] (in)                                0.01       0.59 r
  FA0/B (FullAdder_3)                      0.00       0.59 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.59 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA0/HA1/U1/Q (XOR2X1)                    0.56       1.33 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.33 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.33 f
  FA0/HA2/U1/Q (XOR2X1)                    0.47       1.80 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.80 r
  FA0/S (FullAdder_3)                      0.00       1.80 r
  SUM[0] (out)                             0.07       1.87 r
  data arrival time                                   1.87

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[1] (in)                                0.01       0.59 r
  FA1/B (FullAdder_2)                      0.00       0.59 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.59 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA1/HA1/U1/Q (XOR2X1)                    0.56       1.33 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.33 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.33 f
  FA1/HA2/U1/Q (XOR2X1)                    0.47       1.80 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.80 r
  FA1/S (FullAdder_2)                      0.00       1.80 r
  SUM[1] (out)                             0.07       1.87 r
  data arrival time                                   1.87

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.20       0.58 r
  B[2] (in)                                0.01       0.59 r
  FA2/B (FullAdder_1)                      0.00       0.59 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.59 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.77 r
  FA2/HA1/U1/Q (XOR2X1)                    0.56       1.33 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.33 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.33 f
  FA2/HA2/U1/Q (XOR2X1)                    0.47       1.80 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.80 r
  FA2/S (FullAdder_1)                      0.00       1.80 r
  SUM[2] (out)                             0.07       1.87 r
  data arrival time                                   1.87

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.20       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
