module test_sign();
reg [15:0] imm;
wire [31:0] sign_imm

initial begin
imm <= 16'b0000000000001101;
#25 imm <= 16'b1111111111111101;
end

endmodule