VAR
rd_clk: BV(1);

INIT
rd_clk = 0_1;

TRANS
(rd_clk = 0_1) <-> (next(rd_clk) = 1_1);
