<dec f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='120' type='SmallVector&lt;std::pair&lt;MachineOperand *, int64_t&gt;, 3&gt; llvm::R600InstrInfo::getSrcs(llvm::MachineInstr &amp; MI) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='114'>/// \returns a pair for each src of an ALU instructions.
  /// The first member of a pair is the register id.
  /// If register is ALU_CONST, second member is SEL.
  /// If register is ALU_LITERAL, second member is IMM.
  /// Otherwise, second member value is undefined.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp' l='367' u='c' c='_ZNK12_GLOBAL__N_124R600ControlFlowFinalizer10getLiteralERN4llvm12MachineInstrERSt6vectorIPNS1_14MachineOperandESaIS6_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600EmitClauseMarkers.cpp' l='138' u='c' c='_ZNK12_GLOBAL__N_121R600EmitClauseMarkers20SubstituteKCacheBankERN4llvm12MachineInstrERSt6vectorISt4pairIjjESaIS6_EEb'/>
<def f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='278' ll='339' type='SmallVector&lt;std::pair&lt;MachineOperand *, int64_t&gt;, 3&gt; llvm::R600InstrInfo::getSrcs(llvm::MachineInstr &amp; MI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='349' u='c' c='_ZNK4llvm13R600InstrInfo11ExtractSrcsERNS_12MachineInstrERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='618' u='c' c='_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EE'/>
