// Seed: 1825708266
module module_0 ();
  always @(negedge id_1 < 1 + 1'b0 | 1 == 1) begin
    id_1 <= "" == 1;
  end
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4[1] = 1'b0;
  id_5(
      .id_0(1'b0), .id_1(0), .id_2(1'b0), .id_3(1), .id_4(id_3 < 1'b0)
  ); module_0();
endmodule
