// Seed: 4215209493
module module_0 (
    input wand id_0,
    output wire id_1,
    input supply0 id_2,
    output tri0 id_3,
    input uwire id_4,
    input tri id_5,
    output supply1 id_6,
    output tri0 id_7,
    input supply0 id_8
);
  wire id_10, id_11;
  assign id_7 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input uwire id_2,
    input supply0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    output tri id_7,
    input supply0 id_8,
    input tri id_9,
    input tri id_10,
    input wor id_11,
    input uwire id_12,
    input wor id_13,
    input uwire id_14,
    input uwire id_15,
    output tri id_16,
    input supply1 id_17,
    output supply0 id_18,
    output tri0 id_19,
    output wor id_20,
    input wor id_21,
    input supply0 id_22,
    output wand id_23,
    input wand id_24,
    input tri0 id_25,
    input tri0 id_26,
    output wand id_27,
    output tri1 id_28,
    input tri1 id_29,
    input wor id_30,
    input wand id_31,
    output supply0 id_32,
    input wor id_33,
    output wor id_34,
    output wire id_35,
    input tri1 id_36,
    input tri1 id_37,
    input tri id_38,
    output tri0 id_39,
    input wor id_40,
    output tri id_41,
    output tri1 id_42
);
  assign id_35 = 1;
  module_0(
      id_40, id_42, id_12, id_27, id_36, id_15, id_27, id_18, id_25
  );
endmodule
