(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h42):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire3;
  input wire signed [(4'h9):(1'h0)] wire2;
  input wire signed [(2'h2):(1'h0)] wire1;
  input wire [(3'h6):(1'h0)] wire0;
  wire signed [(2'h2):(1'h0)] wire14;
  wire signed [(2'h2):(1'h0)] wire13;
  wire signed [(3'h4):(1'h0)] wire12;
  wire signed [(4'h8):(1'h0)] wire11;
  wire [(4'h9):(1'h0)] wire7;
  wire [(2'h2):(1'h0)] wire6;
  wire signed [(2'h2):(1'h0)] wire5;
  wire signed [(3'h5):(1'h0)] wire4;
  reg [(4'hb):(1'h0)] reg10 = (1'h0);
  reg [(4'hb):(1'h0)] reg9 = (1'h0);
  reg [(4'h9):(1'h0)] reg8 = (1'h0);
  assign y = {wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg10,
                 reg9,
                 reg8,
                 (1'h0)};
  assign wire4 = (wire2 ?
                     (wire2[(2'h3):(1'h1)] ^~ $unsigned(((8'ha9) != wire2))) : ((wire2 ?
                             (wire2 * wire1) : (wire3 ? wire3 : wire1)) ?
                         (^wire1) : ($signed(wire1) > (&wire2))));
  assign wire5 = (wire2 ?
                     (~&(8'ha9)) : $signed((wire1[(1'h1):(1'h1)] ?
                         (wire0 ? wire0 : wire1) : (wire0 ? wire0 : wire4))));
  assign wire6 = wire1[(2'h2):(1'h1)];
  assign wire7 = $signed({({wire2} ? (^~wire2) : $unsigned(wire0))});
  always
    @(posedge clk) begin
      reg8 <= wire6;
      reg9 <= (wire6 ?
          ($unsigned($signed(wire6)) & ($unsigned(wire2) ^ (|(8'h9c)))) : ((reg8 | wire5) << (&((8'ha5) & wire5))));
      reg10 <= (reg9[(2'h2):(1'h1)] ?
          (($unsigned(wire4) >>> $signed(reg8)) <= wire5[(1'h1):(1'h0)]) : $unsigned(wire6));
    end
  assign wire11 = (+({{wire4}} ? wire3[(3'h5):(1'h0)] : reg9[(3'h7):(2'h3)]));
  assign wire12 = wire3;
  assign wire13 = wire5[(2'h2):(1'h0)];
  assign wire14 = $unsigned(reg10[(3'h7):(1'h1)]);
endmodule