Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Sat Apr 12 02:02:07 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.314        0.000                      0                 1918        0.087        0.000                      0                 1918        4.500        0.000                       0                   745  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.314        0.000                      0                 1918        0.087        0.000                      0                 1918        4.500        0.000                       0                   745  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_reg_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 2.638ns (41.466%)  route 3.724ns (58.534%))
  Logic Levels:           10  (CARRY4=8 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.620     5.204    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_datapath/game_cu/D_game_fsm_q_reg[0]/Q
                         net (fo=106, routed)         1.461     7.121    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.146     7.267 r  game_datapath/game_cu/D_a_dff_q[1]_i_1/O
                         net (fo=3, routed)           0.799     8.066    game_datapath/game_cu/D_stage_q_reg[3][1]
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711     8.777 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.777    game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.891    game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.005    game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.119 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.233 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.233    game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.347 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.347    game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.461 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.461    game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.774 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.664    10.438    game_datapath/game_cu/game_alu/p_1_in
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.328    10.766 r  game_datapath/game_cu/D_motor_direction_reg_q[31]_i_2/O
                         net (fo=4, routed)           0.800    11.566    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[31]
    SLICE_X61Y66         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.501    14.905    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[31]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)       -0.262    14.880    game_datapath/game_regfiles/D_temp_reg_q_reg[31]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -11.566    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.348ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 2.542ns (40.232%)  route 3.776ns (59.768%))
  Logic Levels:           9  (CARRY4=7 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.620     5.204    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_datapath/game_cu/D_game_fsm_q_reg[0]/Q
                         net (fo=106, routed)         1.461     7.121    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.146     7.267 r  game_datapath/game_cu/D_a_dff_q[1]_i_1/O
                         net (fo=3, routed)           0.799     8.066    game_datapath/game_cu/D_stage_q_reg[3][1]
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711     8.777 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.777    game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.891    game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.005    game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.119 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.233 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.233    game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.347 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.347    game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.681 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.854    10.535    game_datapath/game_cu/game_alu/data0[25]
    SLICE_X60Y63         LUT5 (Prop_lut5_I0_O)        0.325    10.860 r  game_datapath/game_cu/D_motor_direction_reg_q[25]_i_1/O
                         net (fo=4, routed)           0.663    11.522    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[25]
    SLICE_X58Y66         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.501    14.905    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[25]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X58Y66         FDRE (Setup_fdre_C_D)       -0.271    14.871    game_datapath/game_regfiles/D_data_reg_q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -11.522    
  -------------------------------------------------------------------
                         slack                                  3.348    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 2.638ns (41.499%)  route 3.719ns (58.501%))
  Logic Levels:           10  (CARRY4=8 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.620     5.204    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_datapath/game_cu/D_game_fsm_q_reg[0]/Q
                         net (fo=106, routed)         1.461     7.121    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.146     7.267 r  game_datapath/game_cu/D_a_dff_q[1]_i_1/O
                         net (fo=3, routed)           0.799     8.066    game_datapath/game_cu/D_stage_q_reg[3][1]
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711     8.777 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.777    game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.891    game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.005    game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.119 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.233 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.233    game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.347 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.347    game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.461 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.461    game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.774 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.664    10.438    game_datapath/game_cu/game_alu/p_1_in
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.328    10.766 r  game_datapath/game_cu/D_motor_direction_reg_q[31]_i_2/O
                         net (fo=4, routed)           0.795    11.561    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[31]
    SLICE_X60Y64         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.503    14.907    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[31]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X60Y64         FDRE (Setup_fdre_C_D)       -0.232    14.912    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[31]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_reg_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 2.542ns (40.315%)  route 3.763ns (59.685%))
  Logic Levels:           9  (CARRY4=7 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.620     5.204    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_datapath/game_cu/D_game_fsm_q_reg[0]/Q
                         net (fo=106, routed)         1.461     7.121    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.146     7.267 r  game_datapath/game_cu/D_a_dff_q[1]_i_1/O
                         net (fo=3, routed)           0.799     8.066    game_datapath/game_cu/D_stage_q_reg[3][1]
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711     8.777 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.777    game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.891    game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.005    game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.119 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.233 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.233    game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.347 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.347    game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.681 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.854    10.535    game_datapath/game_cu/game_alu/data0[25]
    SLICE_X60Y63         LUT5 (Prop_lut5_I0_O)        0.325    10.860 r  game_datapath/game_cu/D_motor_direction_reg_q[25]_i_1/O
                         net (fo=4, routed)           0.650    11.509    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[25]
    SLICE_X61Y66         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.501    14.905    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[25]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)       -0.271    14.871    game_datapath/game_regfiles/D_temp_reg_q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -11.509    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 2.542ns (40.301%)  route 3.765ns (59.699%))
  Logic Levels:           9  (CARRY4=7 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.620     5.204    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_datapath/game_cu/D_game_fsm_q_reg[0]/Q
                         net (fo=106, routed)         1.461     7.121    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.146     7.267 r  game_datapath/game_cu/D_a_dff_q[1]_i_1/O
                         net (fo=3, routed)           0.799     8.066    game_datapath/game_cu/D_stage_q_reg[3][1]
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711     8.777 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.777    game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.891    game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.005    game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.119 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.233 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.233    game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.347 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.347    game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.681 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.854    10.535    game_datapath/game_cu/game_alu/data0[25]
    SLICE_X60Y63         LUT5 (Prop_lut5_I0_O)        0.325    10.860 r  game_datapath/game_cu/D_motor_direction_reg_q[25]_i_1/O
                         net (fo=4, routed)           0.652    11.511    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[25]
    SLICE_X60Y67         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.500    14.904    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[25]/C
                         clock pessimism              0.272    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X60Y67         FDRE (Setup_fdre_C_D)       -0.235    14.906    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -11.511    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 2.542ns (40.599%)  route 3.719ns (59.401%))
  Logic Levels:           9  (CARRY4=7 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.620     5.204    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_datapath/game_cu/D_game_fsm_q_reg[0]/Q
                         net (fo=106, routed)         1.461     7.121    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.146     7.267 r  game_datapath/game_cu/D_a_dff_q[1]_i_1/O
                         net (fo=3, routed)           0.799     8.066    game_datapath/game_cu/D_stage_q_reg[3][1]
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711     8.777 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.777    game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.891    game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.005    game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.119 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.233 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.233    game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.347 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.347    game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.681 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.854    10.535    game_datapath/game_cu/game_alu/data0[25]
    SLICE_X60Y63         LUT5 (Prop_lut5_I0_O)        0.325    10.860 r  game_datapath/game_cu/D_motor_direction_reg_q[25]_i_1/O
                         net (fo=4, routed)           0.606    11.465    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[25]
    SLICE_X60Y63         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.503    14.907    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[25]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)       -0.249    14.895    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 2.662ns (43.628%)  route 3.440ns (56.372%))
  Logic Levels:           10  (CARRY4=8 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.620     5.204    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_datapath/game_cu/D_game_fsm_q_reg[0]/Q
                         net (fo=106, routed)         1.461     7.121    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.146     7.267 r  game_datapath/game_cu/D_a_dff_q[1]_i_1/O
                         net (fo=3, routed)           0.799     8.066    game_datapath/game_cu/D_stage_q_reg[3][1]
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711     8.777 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.777    game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.891    game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.005    game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.119 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.233 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.233    game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.347 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.347    game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.461 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.461    game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.795 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.803    10.598    game_datapath/game_cu/game_alu/data0[29]
    SLICE_X59Y64         LUT5 (Prop_lut5_I0_O)        0.331    10.929 r  game_datapath/game_cu/D_motor_direction_reg_q[29]_i_1/O
                         net (fo=4, routed)           0.377    11.306    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[29]
    SLICE_X62Y64         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.504    14.908    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[29]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X62Y64         FDRE (Setup_fdre_C_D)       -0.245    14.886    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 2.662ns (43.628%)  route 3.440ns (56.372%))
  Logic Levels:           10  (CARRY4=8 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.620     5.204    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_datapath/game_cu/D_game_fsm_q_reg[0]/Q
                         net (fo=106, routed)         1.461     7.121    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.146     7.267 r  game_datapath/game_cu/D_a_dff_q[1]_i_1/O
                         net (fo=3, routed)           0.799     8.066    game_datapath/game_cu/D_stage_q_reg[3][1]
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711     8.777 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.777    game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.891    game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.005    game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.119 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.233 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.233    game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.347 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.347    game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.461 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.461    game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.795 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.803    10.598    game_datapath/game_cu/game_alu/data0[29]
    SLICE_X59Y64         LUT5 (Prop_lut5_I0_O)        0.331    10.929 r  game_datapath/game_cu/D_motor_direction_reg_q[29]_i_1/O
                         net (fo=4, routed)           0.377    11.306    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[29]
    SLICE_X63Y64         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.504    14.908    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[29]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X63Y64         FDRE (Setup_fdre_C_D)       -0.245    14.886    game_datapath/game_regfiles/D_temp_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 2.662ns (43.766%)  route 3.420ns (56.234%))
  Logic Levels:           10  (CARRY4=8 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.620     5.204    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_datapath/game_cu/D_game_fsm_q_reg[0]/Q
                         net (fo=106, routed)         1.461     7.121    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.146     7.267 r  game_datapath/game_cu/D_a_dff_q[1]_i_1/O
                         net (fo=3, routed)           0.799     8.066    game_datapath/game_cu/D_stage_q_reg[3][1]
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711     8.777 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.777    game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.891    game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.005    game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.119 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.233 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.233    game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.347 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.347    game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.461 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.461    game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.795 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.803    10.598    game_datapath/game_cu/game_alu/data0[29]
    SLICE_X59Y64         LUT5 (Prop_lut5_I0_O)        0.331    10.929 r  game_datapath/game_cu/D_motor_direction_reg_q[29]_i_1/O
                         net (fo=4, routed)           0.358    11.286    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[29]
    SLICE_X60Y64         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.503    14.907    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[29]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X60Y64         FDRE (Setup_fdre_C_D)       -0.247    14.897    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 2.638ns (43.590%)  route 3.414ns (56.410%))
  Logic Levels:           10  (CARRY4=8 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.620     5.204    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_datapath/game_cu/D_game_fsm_q_reg[0]/Q
                         net (fo=106, routed)         1.461     7.121    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.146     7.267 r  game_datapath/game_cu/D_a_dff_q[1]_i_1/O
                         net (fo=3, routed)           0.799     8.066    game_datapath/game_cu/D_stage_q_reg[3][1]
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711     8.777 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.777    game_datapath/game_cu/D_motor_direction_reg_q_reg[3]_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.891    game_datapath/game_cu/D_motor_direction_reg_q_reg[7]_i_2_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.005 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.005    game_datapath/game_cu/D_motor_direction_reg_q_reg[11]_i_2_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.119 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.119    game_datapath/game_cu/D_motor_direction_reg_q_reg[15]_i_2_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.233 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.233    game_datapath/game_cu/D_motor_direction_reg_q_reg[19]_i_2_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.347 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.347    game_datapath/game_cu/D_motor_direction_reg_q_reg[23]_i_2_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.461 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.461    game_datapath/game_cu/D_motor_direction_reg_q_reg[27]_i_2_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.774 r  game_datapath/game_cu/D_motor_direction_reg_q_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.664    10.438    game_datapath/game_cu/game_alu/p_1_in
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.328    10.766 r  game_datapath/game_cu/D_motor_direction_reg_q[31]_i_2/O
                         net (fo=4, routed)           0.490    11.256    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_1[31]
    SLICE_X58Y66         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.501    14.905    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[31]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X58Y66         FDRE (Setup_fdre_C_D)       -0.265    14.877    game_datapath/game_regfiles/D_data_reg_q_reg[31]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                  3.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 game_datapath/slow_clk/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/slow_clk/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.569     1.513    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  game_datapath/slow_clk/D_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.791    game_datapath/slow_clk/D_ctr_q_reg_n_0_[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.947 r  game_datapath/slow_clk/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    game_datapath/slow_clk/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.001 r  game_datapath/slow_clk/D_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    game_datapath/slow_clk/D_ctr_q_reg[12]_i_1_n_7
    SLICE_X56Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.835     2.025    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    game_datapath/slow_clk/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 game_datapath/slow_clk/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/slow_clk/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.569     1.513    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  game_datapath/slow_clk/D_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.791    game_datapath/slow_clk/D_ctr_q_reg_n_0_[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.947 r  game_datapath/slow_clk/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    game_datapath/slow_clk/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.014 r  game_datapath/slow_clk/D_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.014    game_datapath/slow_clk/D_ctr_q_reg[12]_i_1_n_5
    SLICE_X56Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.835     2.025    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    game_datapath/slow_clk/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/D_seed_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/rng_1/D_seed_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.569     1.513    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  game_datapath/rng_1/D_seed_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.774    game_datapath/rng_1/D_seed_q_reg[31]_0[3]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  game_datapath/rng_1/D_seed_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    game_datapath/rng_1/D_seed_q_reg[0]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.989 r  game_datapath/rng_1/D_seed_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.989    game_datapath/rng_1/D_seed_q_reg[4]_i_1_n_7
    SLICE_X57Y50         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.835     2.025    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[4]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    game_datapath/rng_1/D_seed_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_data_dff_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.590     1.534    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  game_datapath/game_regfiles/D_data_reg_q_reg[17]/Q
                         net (fo=1, routed)           0.054     1.729    debugger/D_data_dff_q_reg[31]_0[17]
    SLICE_X64Y62         FDRE                                         r  debugger/D_data_dff_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.859     2.049    debugger/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  debugger/D_data_dff_q_reg[17]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.076     1.623    debugger/D_data_dff_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/D_seed_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/rng_1/D_seed_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.569     1.513    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  game_datapath/rng_1/D_seed_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.774    game_datapath/rng_1/D_seed_q_reg[31]_0[3]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  game_datapath/rng_1/D_seed_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    game_datapath/rng_1/D_seed_q_reg[0]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.000 r  game_datapath/rng_1/D_seed_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.000    game_datapath/rng_1/D_seed_q_reg[4]_i_1_n_5
    SLICE_X57Y50         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.835     2.025    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[6]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    game_datapath/rng_1/D_seed_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/D_seed_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/rng_2000/pn_gen/D_w_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.893%)  route 0.292ns (61.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.569     1.513    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  game_datapath/rng_1/D_seed_q_reg[3]/Q
                         net (fo=2, routed)           0.292     1.946    game_datapath/rng_2000/pn_gen/D_w_q_reg[31]_0[3]
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.991 r  game_datapath/rng_2000/pn_gen/D_w_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.991    game_datapath/rng_2000/pn_gen/D_w_d[3]
    SLICE_X55Y51         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.835     2.025    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[3]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.092     1.872    game_datapath/rng_2000/pn_gen/D_w_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 game_datapath/slow_clk/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/slow_clk/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.569     1.513    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  game_datapath/slow_clk/D_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.791    game_datapath/slow_clk/D_ctr_q_reg_n_0_[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.947 r  game_datapath/slow_clk/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    game_datapath/slow_clk/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.037 r  game_datapath/slow_clk/D_ctr_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.037    game_datapath/slow_clk/D_ctr_q_reg[12]_i_1_n_6
    SLICE_X56Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.835     2.025    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    game_datapath/slow_clk/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 game_datapath/slow_clk/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/slow_clk/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.569     1.513    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  game_datapath/slow_clk/D_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.791    game_datapath/slow_clk/D_ctr_q_reg_n_0_[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.947 r  game_datapath/slow_clk/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    game_datapath/slow_clk/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.039 r  game_datapath/slow_clk/D_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.039    game_datapath/slow_clk/D_ctr_q_reg[12]_i_1_n_4
    SLICE_X56Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.835     2.025    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    game_datapath/slow_clk/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 game_datapath/slow_clk/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/slow_clk/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.569     1.513    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  game_datapath/slow_clk/D_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.791    game_datapath/slow_clk/D_ctr_q_reg_n_0_[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.947 r  game_datapath/slow_clk/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    game_datapath/slow_clk/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.988 r  game_datapath/slow_clk/D_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.988    game_datapath/slow_clk/D_ctr_q_reg[12]_i_1_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.041 r  game_datapath/slow_clk/D_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.041    game_datapath/slow_clk/D_ctr_q_reg[16]_i_1_n_7
    SLICE_X56Y51         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.835     2.025    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.134     1.914    game_datapath/slow_clk/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/D_seed_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/rng_2000/pn_gen/D_w_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.057%)  route 0.330ns (63.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.569     1.513    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  game_datapath/rng_1/D_seed_q_reg[1]/Q
                         net (fo=2, routed)           0.330     1.984    game_datapath/rng_2000/pn_gen/D_w_q_reg[31]_0[1]
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     2.029 r  game_datapath/rng_2000/pn_gen/D_w_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.029    game_datapath/rng_2000/pn_gen/D_w_d[1]
    SLICE_X56Y54         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.834     2.024    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X56Y54         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[1]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X56Y54         FDRE (Hold_fdre_C_D)         0.120     1.899    game_datapath/rng_2000/pn_gen/D_w_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y56   debugger/D_a_count_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y56   debugger/D_a_count_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y57   debugger/D_a_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y57   debugger/D_a_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y57   debugger/D_a_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y57   debugger/D_a_dff_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y57   debugger/D_alufn_count_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y57   debugger/D_alufn_count_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y58   debugger/D_alufn_count_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y56   debugger/D_a_count_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y56   debugger/D_a_count_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y56   debugger/D_a_count_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y56   debugger/D_a_count_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   debugger/D_a_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   debugger/D_a_dff_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   debugger/D_a_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   debugger/D_a_dff_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   debugger/D_a_dff_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   debugger/D_a_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y56   debugger/D_a_count_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y56   debugger/D_a_count_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y56   debugger/D_a_count_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y56   debugger/D_a_count_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   debugger/D_a_dff_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   debugger/D_a_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   debugger/D_a_dff_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   debugger/D_a_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   debugger/D_a_dff_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   debugger/D_a_dff_q_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.015ns  (logic 5.546ns (55.371%)  route 4.470ns (44.629%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.625     5.209    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  motor/pwm/ctr/D_ctr_q_reg[6]/Q
                         net (fo=5, routed)           1.138     6.803    motor/pwm/ctr/M_ctr_value[3]
    SLICE_X65Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.927 r  motor/pwm/ctr/pulse0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.927    motor/pwm/ctr_n_3
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.477 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.477    motor/pwm/pulse0_carry_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           1.265     9.013    motor/pwm/M_pwm_pulse
    SLICE_X65Y62         LUT2 (Prop_lut2_I0_O)        0.401     9.414 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.067    11.481    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.744    15.224 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000    15.224    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.774ns  (logic 5.315ns (54.378%)  route 4.459ns (45.622%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.625     5.209    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  motor/pwm/ctr/D_ctr_q_reg[6]/Q
                         net (fo=5, routed)           1.138     6.803    motor/pwm/ctr/M_ctr_value[3]
    SLICE_X65Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.927 r  motor/pwm/ctr/pulse0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.927    motor/pwm/ctr_n_3
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.477 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.477    motor/pwm/pulse0_carry_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           1.265     9.013    motor/pwm/M_pwm_pulse
    SLICE_X65Y62         LUT2 (Prop_lut2_I0_O)        0.373     9.386 r  motor/pwm/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.056    11.442    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.541    14.983 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    14.983    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.704ns  (logic 4.002ns (51.947%)  route 3.702ns (48.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.557     5.141    tx/clk_IBUF_BUFG
    SLICE_X51Y59         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           3.702     9.299    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546    12.845 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.845    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.451ns (63.600%)  route 0.830ns (36.400%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.589     1.533    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=3, routed)           0.334     2.031    motor/pwm/motorIN2[0]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.045     2.076 r  motor/pwm/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.496     2.572    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.814 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.814    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.512ns (64.708%)  route 0.825ns (35.292%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.589     1.533    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=3, routed)           0.334     2.031    motor/pwm/motorIN2[0]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.044     2.075 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.491     2.566    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         1.304     3.870 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000     3.870    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.388ns (50.634%)  route 1.353ns (49.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.563     1.507    tx/clk_IBUF_BUFG
    SLICE_X51Y59         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           1.353     3.001    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     4.248 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.248    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.674ns  (logic 1.634ns (24.480%)  route 5.040ns (75.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.410     5.920    reset_cond/rst_n_IBUF
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.044 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.630     6.674    reset_cond/M_reset_cond_in
    SLICE_X60Y55         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.582ns  (logic 1.634ns (24.821%)  route 4.949ns (75.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.410     5.920    reset_cond/rst_n_IBUF
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.044 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     6.582    reset_cond/M_reset_cond_in
    SLICE_X60Y53         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y53         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.582ns  (logic 1.634ns (24.821%)  route 4.949ns (75.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.410     5.920    reset_cond/rst_n_IBUF
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.044 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     6.582    reset_cond/M_reset_cond_in
    SLICE_X60Y53         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y53         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.582ns  (logic 1.634ns (24.821%)  route 4.949ns (75.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.410     5.920    reset_cond/rst_n_IBUF
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.044 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     6.582    reset_cond/M_reset_cond_in
    SLICE_X60Y53         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y53         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.324ns  (logic 1.495ns (34.581%)  route 2.829ns (65.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           2.829     4.324    rx/usb_rx_IBUF
    SLICE_X50Y62         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.438     4.842    rx/clk_IBUF_BUFG
    SLICE_X50Y62         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_627666672[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.314ns  (logic 1.492ns (45.029%)  route 1.822ns (54.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.822     3.314    forLoop_idx_0_627666672[1].p0_button_cond/sync/D[0]
    SLICE_X57Y70         FDRE                                         r  forLoop_idx_0_627666672[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.432     4.836    forLoop_idx_0_627666672[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  forLoop_idx_0_627666672[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_627666672[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.022ns  (logic 1.489ns (49.275%)  route 1.533ns (50.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.533     3.022    forLoop_idx_0_627666672[0].p0_button_cond/sync/D[0]
    SLICE_X65Y70         FDRE                                         r  forLoop_idx_0_627666672[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.498     4.902    forLoop_idx_0_627666672[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  forLoop_idx_0_627666672[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1394947674[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.876ns  (logic 1.486ns (51.676%)  route 1.390ns (48.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.390     2.876    forLoop_idx_0_1394947674[1].p1_button_cond/sync/D[0]
    SLICE_X57Y70         FDRE                                         r  forLoop_idx_0_1394947674[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.432     4.836    forLoop_idx_0_1394947674[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  forLoop_idx_0_1394947674[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1394947674[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.697ns  (logic 1.486ns (55.084%)  route 1.211ns (44.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.211     2.697    forLoop_idx_0_1394947674[0].p1_button_cond/sync/D[0]
    SLICE_X56Y70         FDRE                                         r  forLoop_idx_0_1394947674[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.432     4.836    forLoop_idx_0_1394947674[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  forLoop_idx_0_1394947674[0].p1_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1394947674[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.253ns (32.491%)  route 0.526ns (67.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.526     0.780    forLoop_idx_0_1394947674[0].p1_button_cond/sync/D[0]
    SLICE_X56Y70         FDRE                                         r  forLoop_idx_0_1394947674[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.823     2.013    forLoop_idx_0_1394947674[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  forLoop_idx_0_1394947674[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1394947674[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.254ns (30.392%)  route 0.582ns (69.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.582     0.836    forLoop_idx_0_1394947674[1].p1_button_cond/sync/D[0]
    SLICE_X57Y70         FDRE                                         r  forLoop_idx_0_1394947674[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.823     2.013    forLoop_idx_0_1394947674[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  forLoop_idx_0_1394947674[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_627666672[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.257ns (28.537%)  route 0.643ns (71.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.643     0.899    forLoop_idx_0_627666672[0].p0_button_cond/sync/D[0]
    SLICE_X65Y70         FDRE                                         r  forLoop_idx_0_627666672[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.852     2.042    forLoop_idx_0_627666672[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  forLoop_idx_0_627666672[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_627666672[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.260ns (24.118%)  route 0.818ns (75.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.818     1.077    forLoop_idx_0_627666672[1].p0_button_cond/sync/D[0]
    SLICE_X57Y70         FDRE                                         r  forLoop_idx_0_627666672[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.823     2.013    forLoop_idx_0_627666672[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  forLoop_idx_0_627666672[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.263ns (17.205%)  route 1.266ns (82.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.266     1.529    rx/usb_rx_IBUF
    SLICE_X50Y62         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.830     2.020    rx/clk_IBUF_BUFG
    SLICE_X50Y62         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.541ns  (logic 0.322ns (12.688%)  route 2.219ns (87.312%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.035     2.312    reset_cond/rst_n_IBUF
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.357 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.541    reset_cond/M_reset_cond_in
    SLICE_X60Y53         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y53         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.541ns  (logic 0.322ns (12.688%)  route 2.219ns (87.312%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.035     2.312    reset_cond/rst_n_IBUF
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.357 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.541    reset_cond/M_reset_cond_in
    SLICE_X60Y53         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y53         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.541ns  (logic 0.322ns (12.688%)  route 2.219ns (87.312%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.035     2.312    reset_cond/rst_n_IBUF
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.357 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.541    reset_cond/M_reset_cond_in
    SLICE_X60Y53         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y53         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.590ns  (logic 0.322ns (12.449%)  route 2.267ns (87.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.035     2.312    reset_cond/rst_n_IBUF
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.357 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.232     2.590    reset_cond/M_reset_cond_in
    SLICE_X60Y55         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C





