library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity Contador_6 is 
	port(
		clk : in std_logic;
		sig_ctrl : in std_logic_vector(1 downto 0) : "11";
		reset : std_logic;
		unid : in std_logic_vector(3 downto 0);
		
		sig_bin_dec : out std_logic_vector(2 downto 0));
end Contador_6;

	signal J0,J1,J2,Q0,Q1,Q2,K0,K1,K2 : std_logic;
	signal clk_temp : std_logic;
	signal v : std_logic;
	component JK
		port(
			J,K,clk : in std_logic;
		
			Q : out std_logic := '0');
	end component;
	
	begin
	
	