var _pci_express40_8h =
[
    [ "PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CAPABILITIES", "union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__16__0___c_a_p_a_b_i_l_i_t_i_e_s.html", "union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__16__0___c_a_p_a_b_i_l_i_t_i_e_s" ],
    [ "PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CONTROL", "union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__16__0___c_o_n_t_r_o_l.html", "union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__16__0___c_o_n_t_r_o_l" ],
    [ "PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_STATUS", "union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__16__0___s_t_a_t_u_s.html", "union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__16__0___s_t_a_t_u_s" ],
    [ "PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_LANE_EQUALIZATION_CONTROL", "union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__16__0___l_a_n_e___e_q_u_a_l_i_z_a_t_i_o_n___c_o_n_t_r_o_l.html", "union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__16__0___l_a_n_e___e_q_u_a_l_i_z_a_t_i_o_n___c_o_n_t_r_o_l" ],
    [ "PCI_EXPRESS_EXTENDED_CAPABILITIES_PHYSICAL_LAYER_16_0", "struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___p_h_y_s_i_c_a_l___l_a_y_e_r__16__0.html", "struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___p_h_y_s_i_c_a_l___l_a_y_e_r__16__0" ],
    [ "PCI_EXPRESS_DESIGNATED_VENDOR_SPECIFIC_HEADER_1", "union_p_c_i___e_x_p_r_e_s_s___d_e_s_i_g_n_a_t_e_d___v_e_n_d_o_r___s_p_e_c_i_f_i_c___h_e_a_d_e_r__1.html", "union_p_c_i___e_x_p_r_e_s_s___d_e_s_i_g_n_a_t_e_d___v_e_n_d_o_r___s_p_e_c_i_f_i_c___h_e_a_d_e_r__1" ],
    [ "PCI_EXPRESS_DESIGNATED_VENDOR_SPECIFIC_HEADER_2", "union_p_c_i___e_x_p_r_e_s_s___d_e_s_i_g_n_a_t_e_d___v_e_n_d_o_r___s_p_e_c_i_f_i_c___h_e_a_d_e_r__2.html", "union_p_c_i___e_x_p_r_e_s_s___d_e_s_i_g_n_a_t_e_d___v_e_n_d_o_r___s_p_e_c_i_f_i_c___h_e_a_d_e_r__2" ],
    [ "PCI_EXPRESS_EXTENDED_CAPABILITIES_DESIGNATED_VENDOR_SPECIFIC", "struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___d_e_s_i_g_n_a_t_e_d___v_e_n_d_o_r___s_p_e_c_i_f_i_c.html", "struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___d_e_s_i_g_n_a_t_e_d___v_e_n_d_o_r___s_p_e_c_i_f_i_c" ],
    [ "PCI_EXPRESS_EXTENDED_CAPABILITY_PHYSICAL_LAYER_16_0_ID", "_pci_express40_8h.html#aebd2285b7c633590ac6c8c541bf9cd63", null ],
    [ "PCI_EXPRESS_EXTENDED_CAPABILITY_PHYSICAL_LAYER_16_0_VER1", "_pci_express40_8h.html#acb3f23f5cd43d202f2d22a84e26bad39", null ],
    [ "PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CAPABILITIES_OFFSET", "_pci_express40_8h.html#a25815e301be6b0b168eb3d63e73d48c4", null ],
    [ "PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CONTROL_OFFSET", "_pci_express40_8h.html#a604560eb9ea570f466e107ab02255445", null ],
    [ "PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_FIRST_RETIMER_DATA_PARITY_STATUS_OFFSET", "_pci_express40_8h.html#a5eefbe2a6d6f9297fa7b62bc5f8027cd", null ],
    [ "PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_LANE_EQUALIZATION_CONTROL_OFFSET", "_pci_express40_8h.html#adcee5f5130687d96fff01027a7335c4f", null ],
    [ "PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_LOCAL_DATA_PARITY_STATUS_OFFSET", "_pci_express40_8h.html#a15324ef328e8bed1305e068c2562db3e", null ],
    [ "PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_SECOND_RETIMER_DATA_PARITY_STATUS_OFFSET", "_pci_express40_8h.html#acc60895a7dcdd2c31f26c6ce1b9f7af4", null ],
    [ "PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_STATUS_OFFSET", "_pci_express40_8h.html#adf4ae1196f91d8c68e389a8d92c0879e", null ]
];