
*** Running vivado
    with args -log top_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_tb.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_tb.tcl -notrace
Command: synth_design -top top_tb -part xc7z020clg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.512 ; gain = 92.996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_tb' [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter_tb.v:22]
INFO: [Synth 8-6157] synthesizing module 'top' [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.runs/synth_1/.Xil/Vivado-25436-AS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.runs/synth_1/.Xil/Vivado-25436-AS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'counter_FPGA' [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter_FPGA.v:2]
INFO: [Synth 8-6155] done synthesizing module 'counter_FPGA' (2#1) [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter_FPGA.v:2]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/clock_divider.v:23]
	Parameter N bound to: 80 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (3#1) [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_tb' (5#1) [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter_tb.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.527 ; gain = 173.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.527 ; gain = 173.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 489.527 ; gain = 173.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U_TOP/U_PLL'
Finished Parsing XDC File [d:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U_TOP/U_PLL'
Parsing XDC File [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/constrs_1/new/const.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/constrs_1/new/const.xdc:2]
WARNING: [Vivado 12-661] port or pin 'clk' not found. [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/constrs_1/new/const.xdc:3]
WARNING: [Vivado 12-661] port or pin 'U_pll/clk_out1' not found. [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/constrs_1/new/const.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/constrs_1/new/const.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/constrs_1/new/const.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/constrs_1/new/const.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'count[0]'. [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/constrs_1/new/const.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'count[1]'. [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/constrs_1/new/const.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'count[2]'. [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/constrs_1/new/const.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'count[*]'. [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/constrs_1/new/const.xdc:16]
Finished Parsing XDC File [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/constrs_1/new/const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/constrs_1/new/const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_tb_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_tb_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_tb_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 812.602 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 812.602 ; gain = 496.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 812.602 ; gain = 496.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U_TOP/U_PLL. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 812.602 ; gain = 496.086
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 812.602 ; gain = 496.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_FPGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element U_TOP/U_count/count_reg was removed.  [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter_FPGA.v:11]
WARNING: [Synth 8-6014] Unused sequential element U_TOP/U_clk_divider/clk_out_reg was removed.  [D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/clock_divider.v:33]
WARNING: [Synth 8-3332] Sequential element (U_TOP/U_clk_divider/counter_reg[5]) is unused and will be removed from module top_tb.
WARNING: [Synth 8-3332] Sequential element (U_TOP/U_clk_divider/counter_reg[4]) is unused and will be removed from module top_tb.
WARNING: [Synth 8-3332] Sequential element (U_TOP/U_clk_divider/counter_reg[3]) is unused and will be removed from module top_tb.
WARNING: [Synth 8-3332] Sequential element (U_TOP/U_clk_divider/counter_reg[2]) is unused and will be removed from module top_tb.
WARNING: [Synth 8-3332] Sequential element (U_TOP/U_clk_divider/counter_reg[1]) is unused and will be removed from module top_tb.
WARNING: [Synth 8-3332] Sequential element (U_TOP/U_clk_divider/counter_reg[0]) is unused and will be removed from module top_tb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 812.602 ; gain = 496.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U_TOP/U_PLL/clk_out1' to pin 'U_TOP/U_PLL/bbstub_clk_out1/O'
WARNING: [Synth 8-3321] Hierarchical source pin 'U_TOP/U_PLL/clk_in1' does not fanout to anything for constraint at line 2 of d:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc. [d:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:2]
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 844.566 ; gain = 528.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 844.566 ; gain = 528.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 844.566 ; gain = 528.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 845.691 ; gain = 529.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 845.691 ; gain = 529.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'top_tb' to reference 'top' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 845.691 ; gain = 529.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 845.691 ; gain = 529.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 845.691 ; gain = 529.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 845.691 ; gain = 529.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     2|
|2     |  U_TOP  |top    |     2|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 845.691 ; gain = 529.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 845.730 ; gain = 206.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 845.730 ; gain = 529.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 872.672 ; gain = 566.273
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.runs/synth_1/top_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_tb_utilization_synth.rpt -pb top_tb_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.061 . Memory (MB): peak = 872.672 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 22 01:38:36 2025...
