# sigARCH_Labs
labs to get members familier with Verilog and Vivado
