;redcode
;assert 1
	SPL 0, <792
	CMP -217, <-138
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 121, 100
	SUB 121, 100
	SUB 121, 100
	ADD 0, 690
	SUB 0, 690
	JMP 402, 10
	SLT 0, 690
	SPL 12, #10
	SPL 12, #10
	JMZ 12, #10
	SUB 121, 100
	SUB -0, 0
	MOV 0, 690
	SUB <8, @0
	SUB 878, 70
	JMN -7, @-20
	JMN -7, @-20
	SUB -1, <-0
	SUB #12, @0
	SLT -7, <-20
	SLT -7, <-20
	SUB @127, 108
	SUB @127, 108
	SUB #-0, -6
	SUB <8, @0
	SUB #-0, -6
	JMN -7, @-20
	JMN -7, @-20
	MOV 900, 550
	ADD 270, 62
	SUB @127, 108
	SUB 12, @10
	SPL 0, <792
	SPL 0, <792
	SPL @12, #200
	SPL 0, <792
	SPL 0, <792
	DAT <300, #90
	ADD 270, 60
	SUB 121, 100
	SLT #-30, 9
	SPL 0, <792
	SPL 0, <792
	CMP -217, <-138
	MOV -1, <-20
