read_verilog ../outdir/nv_full/vmod/nvdla/bdma/NV_NVDLA_BDMA_cq.v
read_verilog ../outdir/nv_full/vmod/nvdla/bdma/NV_NVDLA_BDMA_csb.v
read_verilog ../outdir/nv_full/vmod/nvdla/bdma/NV_NVDLA_BDMA_gate.v
read_verilog ../outdir/nv_full/vmod/nvdla/bdma/NV_NVDLA_BDMA_load.v
read_verilog ../outdir/nv_full/vmod/nvdla/bdma/NV_NVDLA_BDMA_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/bdma/NV_NVDLA_BDMA_store.v
read_verilog ../outdir/nv_full/vmod/nvdla/bdma/NV_NVDLA_bdma.v
read_verilog ../outdir/nv_full/vmod/nvdla/cacc/NV_NVDLA_CACC_CALC_fp_48b.v
read_verilog ../outdir/nv_full/vmod/nvdla/cacc/NV_NVDLA_CACC_CALC_int16.v
read_verilog ../outdir/nv_full/vmod/nvdla/cacc/NV_NVDLA_CACC_CALC_int8.v
read_verilog ../outdir/nv_full/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_buffer.v
read_verilog ../outdir/nv_full/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_ctrl.v
read_verilog ../outdir/nv_full/vmod/nvdla/cacc/NV_NVDLA_CACC_calculator.v
read_verilog ../outdir/nv_full/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_buffer.v
read_verilog ../outdir/nv_full/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v
read_verilog ../outdir/nv_full/vmod/nvdla/cacc/NV_NVDLA_CACC_dual_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/cacc/NV_NVDLA_CACC_regfile.v
read_verilog ../outdir/nv_full/vmod/nvdla/cacc/NV_NVDLA_CACC_single_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/cacc/NV_NVDLA_CACC_slcg.v
read_verilog ../outdir/nv_full/vmod/nvdla/cacc/NV_NVDLA_cacc.v
read_verilog ../outdir/nv_full/vmod/nvdla/car/NV_NVDLA_core_reset.v
read_verilog ../outdir/nv_full/vmod/nvdla/car/NV_NVDLA_reset.v
read_verilog ../outdir/nv_full/vmod/nvdla/car/NV_NVDLA_sync3d.v
read_verilog ../outdir/nv_full/vmod/nvdla/car/NV_NVDLA_sync3d_c.v
read_verilog ../outdir/nv_full/vmod/nvdla/car/NV_NVDLA_sync3d_s.v
read_verilog ../outdir/nv_full/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_DC_fifo.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_fifo.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_WG_fifo.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_fifo.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_sp_arb.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_wgs_fifo.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_wrr_arb.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_dma_mux.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_dual_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_img.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_regfile.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_shared_buffer.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_single_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_slcg.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_status.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_wg.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdma/NV_NVDLA_cdma.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_ctrl.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_MUL_unit.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_bufferin.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_intp.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_lut.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_mul.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_nan.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_syncfifo.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_dual.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_single.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_REG_dual.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_REG_single.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_dp.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_rdma.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_slcg.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/NV_NVDLA_cdp.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/fp_format_cvt.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/fp_sum_block.v
read_verilog ../outdir/nv_full/vmod/nvdla/cdp/int_sum_block.v
read_verilog ../outdir/nv_full/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_MAC_exp.v
read_verilog ../outdir/nv_full/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_MAC_mul.v
read_verilog ../outdir/nv_full/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_MAC_nan.v
read_verilog ../outdir/nv_full/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_active.v
read_verilog ../outdir/nv_full/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_cfg.v
read_verilog ../outdir/nv_full/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_mac.v
read_verilog ../outdir/nv_full/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_in.v
read_verilog ../outdir/nv_full/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_out.v
read_verilog ../outdir/nv_full/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_slcg.v
read_verilog ../outdir/nv_full/vmod/nvdla/cmac/NV_NVDLA_CMAC_REG_dual.v
read_verilog ../outdir/nv_full/vmod/nvdla/cmac/NV_NVDLA_CMAC_REG_single.v
read_verilog ../outdir/nv_full/vmod/nvdla/cmac/NV_NVDLA_CMAC_core.v
read_verilog ../outdir/nv_full/vmod/nvdla/cmac/NV_NVDLA_CMAC_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/cmac/NV_NVDLA_cmac.v
read_verilog ../outdir/nv_full/vmod/nvdla/csc/NV_NVDLA_CSC_SG_dat_fifo.v
read_verilog ../outdir/nv_full/vmod/nvdla/csc/NV_NVDLA_CSC_SG_wt_fifo.v
read_verilog ../outdir/nv_full/vmod/nvdla/csc/NV_NVDLA_CSC_WL_dec.v
read_verilog ../outdir/nv_full/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v
read_verilog ../outdir/nv_full/vmod/nvdla/csc/NV_NVDLA_CSC_dual_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/csc/NV_NVDLA_CSC_pra_cell.v
read_verilog ../outdir/nv_full/vmod/nvdla/csc/NV_NVDLA_CSC_regfile.v
read_verilog ../outdir/nv_full/vmod/nvdla/csc/NV_NVDLA_CSC_sg.v
read_verilog ../outdir/nv_full/vmod/nvdla/csc/NV_NVDLA_CSC_single_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/csc/NV_NVDLA_CSC_slcg.v
read_verilog ../outdir/nv_full/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v
read_verilog ../outdir/nv_full/vmod/nvdla/csc/NV_NVDLA_csc.v
read_verilog ../outdir/nv_full/vmod/nvdla/glb/NV_NVDLA_GLB_CSB_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v
read_verilog ../outdir/nv_full/vmod/nvdla/glb/NV_NVDLA_GLB_fc.v
read_verilog ../outdir/nv_full/vmod/nvdla/glb/NV_NVDLA_GLB_ic.v
read_verilog ../outdir/nv_full/vmod/nvdla/glb/NV_NVDLA_glb.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_CVIF_CSB_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_CVIF_READ_IG_arb.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_CVIF_READ_IG_bpt.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_CVIF_READ_IG_cvt.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_CVIF_READ_IG_spt.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_CVIF_READ_cq.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_CVIF_READ_eg.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_CVIF_READ_ig.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_CVIF_WRITE_IG_arb.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_CVIF_WRITE_IG_bpt.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_CVIF_WRITE_IG_cvt.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_CVIF_WRITE_IG_spt.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_CVIF_WRITE_cq.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_CVIF_WRITE_eg.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_CVIF_WRITE_ig.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_CVIF_csb.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_CVIF_read.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_CVIF_write.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_MCIF_CSB_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_spt.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_cq.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_spt.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_MCIF_read.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_MCIF_write.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_cvif.v
read_verilog ../outdir/nv_full/vmod/nvdla/nocif/NV_NVDLA_mcif.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_preproc.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_unit1d.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_REG_dual.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_REG_single.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_cq.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_eg.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_REG_dual.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_REG_single.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_core.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_nan.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_rdma.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_slcg.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_PDP_wdma.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/NV_NVDLA_pdp.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/cal1d_fp16_pool_sum.v
read_verilog ../outdir/nv_full/vmod/nvdla/pdp/fp16_4add.v
read_verilog ../outdir/nv_full/vmod/nvdla/retiming/NV_NVDLA_RT_cacc2glb.v
read_verilog ../outdir/nv_full/vmod/nvdla/retiming/NV_NVDLA_RT_cmac_a2cacc.v
read_verilog ../outdir/nv_full/vmod/nvdla/retiming/NV_NVDLA_RT_cmac_b2cacc.v
read_verilog ../outdir/nv_full/vmod/nvdla/retiming/NV_NVDLA_RT_csb2cacc.v
read_verilog ../outdir/nv_full/vmod/nvdla/retiming/NV_NVDLA_RT_csb2cmac.v
read_verilog ../outdir/nv_full/vmod/nvdla/retiming/NV_NVDLA_RT_csc2cmac_a.v
read_verilog ../outdir/nv_full/vmod/nvdla/retiming/NV_NVDLA_RT_csc2cmac_b.v
read_verilog ../outdir/nv_full/vmod/nvdla/rubik/NV_NVDLA_RUBIK_dma.v
read_verilog ../outdir/nv_full/vmod/nvdla/rubik/NV_NVDLA_RUBIK_dr2drc.v
read_verilog ../outdir/nv_full/vmod/nvdla/rubik/NV_NVDLA_RUBIK_dual_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/rubik/NV_NVDLA_RUBIK_fifo.v
read_verilog ../outdir/nv_full/vmod/nvdla/rubik/NV_NVDLA_RUBIK_intr.v
read_verilog ../outdir/nv_full/vmod/nvdla/rubik/NV_NVDLA_RUBIK_regfile.v
read_verilog ../outdir/nv_full/vmod/nvdla/rubik/NV_NVDLA_RUBIK_rf_core.v
read_verilog ../outdir/nv_full/vmod/nvdla/rubik/NV_NVDLA_RUBIK_rf_ctrl.v
read_verilog ../outdir/nv_full/vmod/nvdla/rubik/NV_NVDLA_RUBIK_rf_rcmd.v
read_verilog ../outdir/nv_full/vmod/nvdla/rubik/NV_NVDLA_RUBIK_rf_wcmd.v
read_verilog ../outdir/nv_full/vmod/nvdla/rubik/NV_NVDLA_RUBIK_seq_gen.v
read_verilog ../outdir/nv_full/vmod/nvdla/rubik/NV_NVDLA_RUBIK_single_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/rubik/NV_NVDLA_RUBIK_slcg.v
read_verilog ../outdir/nv_full/vmod/nvdla/rubik/NV_NVDLA_RUBIK_wr_req.v
read_verilog ../outdir/nv_full/vmod/nvdla/rubik/NV_NVDLA_RUBIK_wrdma_cmd.v
read_verilog ../outdir/nv_full/vmod/nvdla/rubik/NV_NVDLA_RUBIK_wrdma_data.v
read_verilog ../outdir/nv_full/vmod/nvdla/rubik/NV_NVDLA_rubik.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_BRDMA_EG_ro.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_BRDMA_cq.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_BRDMA_eg.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_BRDMA_gate.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_BRDMA_ig.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_Y_core.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_Y_cvt.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_Y_dmapack.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_Y_dppack.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_Y_dpunpack.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_Y_idx.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_Y_inp.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_Y_lut.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_c.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_gate.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_x.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_y.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_ERDMA_EG_ro.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_ERDMA_cq.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_ERDMA_eg.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_ERDMA_gate.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_ERDMA_ig.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_cmd.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_din.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_dout.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_cq.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_eg.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_gate.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_ig.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_NRDMA_EG_ro.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_NRDMA_cq.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_NRDMA_eg.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_NRDMA_gate.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_NRDMA_ig.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_single.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_REG_dual.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_REG_single.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_in.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_out.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_cmd.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_dat.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_dmaif.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_gate.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_brdma.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_cmux.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_erdma.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_mrdma.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_nrdma.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_reg.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_SDP_wdma.v
read_verilog ../outdir/nv_full/vmod/nvdla/sdp/NV_NVDLA_sdp.v
read_verilog ../outdir/nv_full/vmod/nvdla/top/NV_NVDLA_partition_a.v
read_verilog ../outdir/nv_full/vmod/nvdla/top/NV_NVDLA_partition_c.v
read_verilog ../outdir/nv_full/vmod/nvdla/top/NV_NVDLA_partition_m.v
read_verilog ../outdir/nv_full/vmod/nvdla/top/NV_NVDLA_partition_o.v
read_verilog ../outdir/nv_full/vmod/nvdla/top/NV_NVDLA_partition_p.v
read_verilog ../outdir/nv_full/vmod/nvdla/top/NV_nvdla.v
read_verilog ../outdir/nv_full/vmod/nvdla/csb_master/NV_NVDLA_csb_master.v
read_verilog ../outdir/nv_full/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v
read_verilog ../outdir/nv_full/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v
# read_verilog ../outdir/nv_full/vmod/vlibs/RANDFUNC.vlib
read_verilog ../outdir/nv_full/vmod/vlibs/nv_assert_no_x.vlib
read_verilog ../outdir/nv_full/vmod/include/simulate_x_tick.vh


# -sourcelibdir /home/oshears/Documents/copia/code/nvdla/hw/verif/../outdir/nv_full/vmod/vlibs 
# -include /home/oshears/Documents/copia/code/nvdla/hw/verif/../outdir/nv_full/vmod/include 
# -include /home/oshears/Documents/copia/code/nvdla/hw/verif/../outdir/nv_full/vmod/vlibs 
# -include_dirs {../outdir/nv_full/vmod/vlibs/ ../outdir/nv_full/vmod/vlibs}
read_verilog [glob ../outdir/nv_full/vmod/include/*.vh]
read_verilog [glob ../outdir/nv_full/vmod/vlibs/*.v]

read_verilog [glob ../outdir/nv_full/vmod/rams/synth/*.v]
read_verilog [glob ../outdir/nv_full/vmod/rams/model/*.v]


read_xdc nvdla_constraints.xdc
# synth_design -top NV_nvdla -part xczu7ev-ffvc1156-2-e -verilog_define DESIGNWARE_NOEXIST=1 -verilog_define VIVADO=1 -verilog_define NV_FPGA_SYSTEM=1 -verilog_define NVTOOLS_SYNC2D_GENERIC_CELL=1 -verilog_define NO_PERFMON_HISTOGRAM=1 -verilog_define PRAND_OFF=1
# synth_design -top NV_nvdla -part xczu7ev-ffvc1156-2-e -verilog_define DESIGNWARE_NOEXIST=1 -verilog_define NV_FPGA_SYSTEM=1 -constrset constrs_1 -include_dirs {../outdir/nv_full/vmod/include/ ../outdir/nv_full/vmod/vlibs/}


# nv_full: 2hrs, 46mins
# 
# update part? xc7vx485tffg1157-1 (ZCU104)
synth_design -top NV_nvdla \
-part xczu7ev-ffvc1156-2-e \
-verilog_define DISABLE_TESTPOINTS=1 \
-verilog_define NV_SYNTHESIS=1 \
-verilog_define RAM_INTERFACE=1 \
-verilog_define DISABLE_TESTPOINTS=1 \
-verilog_define SYNTHESIS=1 \
-verilog_define FPGA=1 \
-verilog_define DESIGNWARE_NOEXIST=1 \
-verilog_define VLIB_BYPASS_POWER_CG=1 \
-verilog_define NV_FPGA_FIFOGEN=1 \
-verilog_define FIFOGEN_MASTER_CLK_GATING_DISABLED=1 \
-verilog_define RAM_DISABLE_POWER_GATING_FPGA=1 \
-constrset constrs_1
# -verilog_define NV_FPGA_SYSTEM=1 \
# -verilog_define VIVADO=1 \
# -verilog_define NO_PERFMON_HISTOGRAM=1 \
# -verilog_define PRAND_OFF=1 \
# -verilog_define NVTOOLS_SYNC2D_GENERIC_CELL=1 \
# -include_dirs {../outdir/nv_full/vmod/include/ ../outdir/nv_full/vmod/vlibs/}


# synth_design -top NV_nvdla -part xczu7ev-ffvc1156-2-e -verilog_define DESIGNWARE_NOEXIST=1 -verilog_define NV_FPGA_SYSTEM=1 -verilog_define VIVADO=1 -verilog_define NVTOOLS_SYNC2D_GENERIC_CELL=1 -verilog_define NO_PERFMON_HISTOGRAM=1 -verilog_define PRAND_OFF=1 -constrset constrs_1

write_verilog NV_nvdla.v
write_edf NV_nvdla.edf