<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="procesador6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ControlUnit_Tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux_DW_Tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PSR_Tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="SEU30.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="WM_Tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WindowsManager.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="WindowsManager.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="WindowsManager.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="WindowsManager.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="muxAlu_Tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="muxPCSource.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="muxPCSource.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="muxPCSource.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="muxPC_Tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="muxRFDest.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="muxRFDest.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="muxRFDest.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="muxRFDest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="pros6.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="pros6.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="pros6.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="pros6.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pros6.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="pros6.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="pros6.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="pros6.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pros6TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pros6TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="pros6TB_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pros6TB_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pros6_Tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pros6_Tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="pros6_Tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pros6_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pros6_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pros6_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1463459318" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1463459318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463460975" xil_pn:in_ck="-2052744753780333246" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1463460975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ControlUnit_Tb.vhd"/>
      <outfile xil_pn:name="DatMemory.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="MUX1.VHD"/>
      <outfile xil_pn:name="MUX2.VHD"/>
      <outfile xil_pn:name="MUX3.VHD"/>
      <outfile xil_pn:name="MUX4.vhd"/>
      <outfile xil_pn:name="Mux_DW_Tb.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PSRM.VHD"/>
      <outfile xil_pn:name="PSR_Tb.vhd"/>
      <outfile xil_pn:name="RF.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="SEU30.vhd"/>
      <outfile xil_pn:name="SEU_22.vhd"/>
      <outfile xil_pn:name="Sumador.vhd"/>
      <outfile xil_pn:name="UC.vhd"/>
      <outfile xil_pn:name="WM_Tb.vhd"/>
      <outfile xil_pn:name="muxAlu_Tb.vhd"/>
      <outfile xil_pn:name="muxPC_Tb.vhd"/>
      <outfile xil_pn:name="nPC.vhd"/>
      <outfile xil_pn:name="pros6.vhd"/>
      <outfile xil_pn:name="pros6_Tb.vhd"/>
      <outfile xil_pn:name="psr.VHD"/>
      <outfile xil_pn:name="windows_manager.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1463459318" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7307199798711990075" xil_pn:start_ts="1463459318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463459318" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="9202122399126431267" xil_pn:start_ts="1463459318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463459318" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-997237464051093917" xil_pn:start_ts="1463459318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463460975" xil_pn:in_ck="-2052744753780333246" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1463460975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ControlUnit_Tb.vhd"/>
      <outfile xil_pn:name="DatMemory.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="MUX1.VHD"/>
      <outfile xil_pn:name="MUX2.VHD"/>
      <outfile xil_pn:name="MUX3.VHD"/>
      <outfile xil_pn:name="MUX4.vhd"/>
      <outfile xil_pn:name="Mux_DW_Tb.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PSRM.VHD"/>
      <outfile xil_pn:name="PSR_Tb.vhd"/>
      <outfile xil_pn:name="RF.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="SEU30.vhd"/>
      <outfile xil_pn:name="SEU_22.vhd"/>
      <outfile xil_pn:name="Sumador.vhd"/>
      <outfile xil_pn:name="UC.vhd"/>
      <outfile xil_pn:name="WM_Tb.vhd"/>
      <outfile xil_pn:name="muxAlu_Tb.vhd"/>
      <outfile xil_pn:name="muxPC_Tb.vhd"/>
      <outfile xil_pn:name="nPC.vhd"/>
      <outfile xil_pn:name="pros6.vhd"/>
      <outfile xil_pn:name="pros6_Tb.vhd"/>
      <outfile xil_pn:name="psr.VHD"/>
      <outfile xil_pn:name="windows_manager.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1463460981" xil_pn:in_ck="-2052744753780333246" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3280285033206467782" xil_pn:start_ts="1463460975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="pros6_Tb_beh.prj"/>
      <outfile xil_pn:name="pros6_Tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1463460982" xil_pn:in_ck="-2543172349775591267" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5186705868230706329" xil_pn:start_ts="1463460981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="pros6_Tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1463454556" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1463454556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463454556" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3078467663183635611" xil_pn:start_ts="1463454556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463454556" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-997237464051093917" xil_pn:start_ts="1463454556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463454556" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1463454556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463454556" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4331902650190420349" xil_pn:start_ts="1463454556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463454556" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1463454556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463454556" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="9131318296499607213" xil_pn:start_ts="1463454556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463460954" xil_pn:in_ck="1226817238029913422" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="4528126775057679978" xil_pn:start_ts="1463460943">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="pros6.lso"/>
      <outfile xil_pn:name="pros6.ngc"/>
      <outfile xil_pn:name="pros6.ngr"/>
      <outfile xil_pn:name="pros6.prj"/>
      <outfile xil_pn:name="pros6.syr"/>
      <outfile xil_pn:name="pros6.xst"/>
      <outfile xil_pn:name="pros6TB_beh.prj"/>
      <outfile xil_pn:name="pros6TB_stx_beh.prj"/>
      <outfile xil_pn:name="pros6_Tb_beh.prj"/>
      <outfile xil_pn:name="pros6_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
