# 0 "arch/arm64/boot/dts/mediatek/mt2712-evb.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/mediatek/mt2712-evb.dts"







/dts-v1/;
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 10 "arch/arm64/boot/dts/mediatek/mt2712-evb.dts" 2
# 1 "arch/arm64/boot/dts/mediatek/mt2712e.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/mt2712-clk.h" 1
# 9 "arch/arm64/boot/dts/mediatek/mt2712e.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "arch/arm64/boot/dts/mediatek/mt2712e.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 11 "arch/arm64/boot/dts/mediatek/mt2712e.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/memory/mt2712-larb-port.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/memory/mt2712-larb-port.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/memory/mtk-memory-port.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/memory/mt2712-larb-port.h" 2
# 12 "arch/arm64/boot/dts/mediatek/mt2712e.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy.h" 1
# 13 "arch/arm64/boot/dts/mediatek/mt2712e.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/mt2712-power.h" 1
# 14 "arch/arm64/boot/dts/mediatek/mt2712e.dtsi" 2
# 1 "arch/arm64/boot/dts/mediatek/mt2712-pinfunc.h" 1
# 10 "arch/arm64/boot/dts/mediatek/mt2712-pinfunc.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt65xx.h" 1
# 11 "arch/arm64/boot/dts/mediatek/mt2712-pinfunc.h" 2
# 15 "arch/arm64/boot/dts/mediatek/mt2712e.dtsi" 2

/ {
 compatible = "mediatek,mt2712";
 interrupt-parent = <&sysirq>;
 #address-cells = <2>;
 #size-cells = <2>;

 cluster0_opp: opp-table-0 {
  compatible = "operating-points-v2";
  opp-shared;
  opp00 {
   opp-hz = /bits/ 64 <598000000>;
   opp-microvolt = <1000000>;
  };
  opp01 {
   opp-hz = /bits/ 64 <702000000>;
   opp-microvolt = <1000000>;
  };
  opp02 {
   opp-hz = /bits/ 64 <793000000>;
   opp-microvolt = <1000000>;
  };
 };

 cluster1_opp: opp-table-1 {
  compatible = "operating-points-v2";
  opp-shared;
  opp00 {
   opp-hz = /bits/ 64 <598000000>;
   opp-microvolt = <1000000>;
  };
  opp01 {
   opp-hz = /bits/ 64 <702000000>;
   opp-microvolt = <1000000>;
  };
  opp02 {
   opp-hz = /bits/ 64 <793000000>;
   opp-microvolt = <1000000>;
  };
  opp03 {
   opp-hz = /bits/ 64 <897000000>;
   opp-microvolt = <1000000>;
  };
  opp04 {
   opp-hz = /bits/ 64 <1001000000>;
   opp-microvolt = <1000000>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };
    core1 {
     cpu = <&cpu1>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&cpu2>;
    };
   };
  };

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x000>;
   clocks = <&mcucfg 0>,
    <&topckgen 37>;
   clock-names = "cpu", "intermediate";
   proc-supply = <&cpus_fixed_vproc0>;
   operating-points-v2 = <&cluster0_opp>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x001>;
   enable-method = "psci";
   clocks = <&mcucfg 0>,
    <&topckgen 37>;
   clock-names = "cpu", "intermediate";
   proc-supply = <&cpus_fixed_vproc0>;
   operating-points-v2 = <&cluster0_opp>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
  };

  cpu2: cpu@200 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x200>;
   enable-method = "psci";
   clocks = <&mcucfg 1>,
    <&topckgen 39>;
   clock-names = "cpu", "intermediate";
   proc-supply = <&cpus_fixed_vproc1>;
   operating-points-v2 = <&cluster1_opp>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
  };

  idle-states {
   entry-method = "psci";

   CPU_SLEEP_0: cpu-sleep-0 {
    compatible = "arm,idle-state";
    local-timer-stop;
    entry-latency-us = <100>;
    exit-latency-us = <80>;
    min-residency-us = <2000>;
    arm,psci-suspend-param = <0x0010000>;
   };

   CLUSTER_SLEEP_0: cluster-sleep-0 {
    compatible = "arm,idle-state";
    local-timer-stop;
    entry-latency-us = <350>;
    exit-latency-us = <80>;
    min-residency-us = <3000>;
    arm,psci-suspend-param = <0x1010000>;
   };
  };
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 baud_clk: dummy26m {
  compatible = "fixed-clock";
  clock-frequency = <26000000>;
  #clock-cells = <0>;
 };

 sys_clk: dummyclk {
  compatible = "fixed-clock";
  clock-frequency = <26000000>;
  #clock-cells = <0>;
 };

 clk26m: oscillator-26m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <26000000>;
  clock-output-names = "clk26m";
 };

 clk32k: oscillator-32k {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "clk32k";
 };

 clkfpc: oscillator-50m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <50000000>;
  clock-output-names = "clkfpc";
 };

 clkaud_ext_i_0: oscillator-aud0 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <6500000>;
  clock-output-names = "clkaud_ext_i_0";
 };

 clkaud_ext_i_1: oscillator-aud1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <196608000>;
  clock-output-names = "clkaud_ext_i_1";
 };

 clkaud_ext_i_2: oscillator-aud2 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <180633600>;
  clock-output-names = "clkaud_ext_i_2";
 };

 clki2si0_mck_i: oscillator-i2s0 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <30000000>;
  clock-output-names = "clki2si0_mck_i";
 };

 clki2si1_mck_i: oscillator-i2s1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <30000000>;
  clock-output-names = "clki2si1_mck_i";
 };

 clki2si2_mck_i: oscillator-i2s2 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <30000000>;
  clock-output-names = "clki2si2_mck_i";
 };

 clktdmin_mclk_i: oscillator-mclk {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <30000000>;
  clock-output-names = "clktdmin_mclk_i";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13
         (((0x13) << 8) | 8)>,
        <1 14
         (((0x13) << 8) | 8)>,
        <1 11
         (((0x13) << 8) | 8)>,
        <1 10
         (((0x13) << 8) | 8)>;
 };

 topckgen: syscon@10000000 {
  compatible = "mediatek,mt2712-topckgen", "syscon";
  reg = <0 0x10000000 0 0x1000>;
  #clock-cells = <1>;
 };

 infracfg: syscon@10001000 {
  compatible = "mediatek,mt2712-infracfg", "syscon";
  reg = <0 0x10001000 0 0x1000>;
  #clock-cells = <1>;
 };

 pericfg: syscon@10003000 {
  compatible = "mediatek,mt2712-pericfg", "syscon";
  reg = <0 0x10003000 0 0x1000>;
  #clock-cells = <1>;
 };

 syscfg_pctl_a: syscfg_pctl_a@10005000 {
  compatible = "mediatek,mt2712-pctl-a-syscfg", "syscon";
  reg = <0 0x10005000 0 0x1000>;
 };

 pio: pinctrl@1000b000 {
  compatible = "mediatek,mt2712-pinctrl";
  reg = <0 0x1000b000 0 0x1000>;
  mediatek,pctl-regmap = <&syscfg_pctl_a>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  interrupts = <0 153 4>;
 };

 scpsys: power-controller@10006000 {
  compatible = "mediatek,mt2712-scpsys", "syscon";
  #power-domain-cells = <1>;
  reg = <0 0x10006000 0 0x1000>;
  clocks = <&topckgen 101>,
    <&topckgen 105>,
    <&topckgen 104>,
    <&topckgen 156>,
    <&topckgen 141>,
    <&topckgen 103>;
  clock-names = "mm", "mfg", "venc",
   "jpgdec", "audio", "vdec";
  infracfg = <&infracfg>;
 };

 uart5: serial@1000f000 {
  compatible = "mediatek,mt2712-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x1000f000 0 0x400>;
  interrupts = <0 127 8>;
  clocks = <&baud_clk>, <&sys_clk>;
  clock-names = "baud", "bus";
  dmas = <&apdma 10
   &apdma 11>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 rtc: rtc@10011000 {
  compatible = "mediatek,mt2712-rtc";
  reg = <0 0x10011000 0 0x1000>;
  interrupts = <0 239 8>;
 };

 spis1: spi@10013000 {
  compatible = "mediatek,mt2712-spi-slave";
  reg = <0 0x10013000 0 0x100>;
  interrupts = <0 283 8>;
  clocks = <&infracfg 5>;
  clock-names = "spi";
  assigned-clocks = <&topckgen 157>;
  assigned-clock-parents = <&topckgen 26>;
  status = "disabled";
 };

 iommu0: iommu@10205000 {
  compatible = "mediatek,mt2712-m4u";
  reg = <0 0x10205000 0 0x1000>;
  interrupts = <0 147 8>;
  clocks = <&infracfg 2>;
  clock-names = "bclk";
  mediatek,infracfg = <&infracfg>;
  mediatek,larbs = <&larb0>, <&larb1>, <&larb2>,
     <&larb3>, <&larb6>;
  #iommu-cells = <1>;
 };

 apmixedsys: syscon@10209000 {
  compatible = "mediatek,mt2712-apmixedsys", "syscon";
  reg = <0 0x10209000 0 0x1000>;
  #clock-cells = <1>;
 };

 iommu1: iommu@1020a000 {
  compatible = "mediatek,mt2712-m4u";
  reg = <0 0x1020a000 0 0x1000>;
  interrupts = <0 145 8>;
  clocks = <&infracfg 2>;
  clock-names = "bclk";
  mediatek,infracfg = <&infracfg>;
  mediatek,larbs = <&larb4>, <&larb5>, <&larb7>;
  #iommu-cells = <1>;
 };

 mcucfg: syscon@10220000 {
  compatible = "mediatek,mt2712-mcucfg", "syscon";
  reg = <0 0x10220000 0 0x1000>;
  #clock-cells = <1>;
 };

 sysirq: interrupt-controller@10220a80 {
  compatible = "mediatek,mt2712-sysirq",
        "mediatek,mt6577-sysirq";
  interrupt-controller;
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
  reg = <0 0x10220a80 0 0x40>;
 };

 gic: interrupt-controller@10510000 {
  compatible = "arm,gic-400";
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
  interrupt-controller;
  reg = <0 0x10510000 0 0x10000>,
        <0 0x10520000 0 0x20000>,
        <0 0x10540000 0 0x20000>,
        <0 0x10560000 0 0x20000>;
  interrupts = <1 9
    (((0x13) << 8) | 4)>;
 };

 apdma: dma-controller@11000400 {
  compatible = "mediatek,mt2712-uart-dma",
        "mediatek,mt6577-uart-dma";
  reg = <0 0x11000400 0 0x80>,
        <0 0x11000480 0 0x80>,
        <0 0x11000500 0 0x80>,
        <0 0x11000580 0 0x80>,
        <0 0x11000600 0 0x80>,
        <0 0x11000680 0 0x80>,
        <0 0x11000700 0 0x80>,
        <0 0x11000780 0 0x80>,
        <0 0x11000800 0 0x80>,
        <0 0x11000880 0 0x80>,
        <0 0x11000900 0 0x80>,
        <0 0x11000980 0 0x80>;
  interrupts = <0 103 8>,
        <0 104 8>,
        <0 105 8>,
        <0 106 8>,
        <0 107 8>,
        <0 108 8>,
        <0 109 8>,
        <0 110 8>,
        <0 111 8>,
        <0 112 8>,
        <0 113 8>,
        <0 114 8>;
  dma-requests = <12>;
  clocks = <&pericfg 11>;
  clock-names = "apdma";
  #dma-cells = <1>;
 };

 auxadc: adc@11001000 {
  compatible = "mediatek,mt2712-auxadc";
  reg = <0 0x11001000 0 0x1000>;
  clocks = <&pericfg 25>;
  clock-names = "main";
  #io-channel-cells = <1>;
  status = "disabled";
 };

 uart0: serial@11002000 {
  compatible = "mediatek,mt2712-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x11002000 0 0x400>;
  interrupts = <0 91 8>;
  clocks = <&baud_clk>, <&sys_clk>;
  clock-names = "baud", "bus";
  dmas = <&apdma 0
   &apdma 1>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 uart1: serial@11003000 {
  compatible = "mediatek,mt2712-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x11003000 0 0x400>;
  interrupts = <0 92 8>;
  clocks = <&baud_clk>, <&sys_clk>;
  clock-names = "baud", "bus";
  dmas = <&apdma 2
   &apdma 3>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 uart2: serial@11004000 {
  compatible = "mediatek,mt2712-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x11004000 0 0x400>;
  interrupts = <0 93 8>;
  clocks = <&baud_clk>, <&sys_clk>;
  clock-names = "baud", "bus";
  dmas = <&apdma 4
   &apdma 5>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 uart3: serial@11005000 {
  compatible = "mediatek,mt2712-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x11005000 0 0x400>;
  interrupts = <0 94 8>;
  clocks = <&baud_clk>, <&sys_clk>;
  clock-names = "baud", "bus";
  dmas = <&apdma 6
   &apdma 7>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 pwm: pwm@11006000 {
  compatible = "mediatek,mt2712-pwm";
  reg = <0 0x11006000 0 0x1000>;
  #pwm-cells = <2>;
  interrupts = <0 77 8>;
  clocks = <&topckgen 102>,
    <&pericfg 10>,
    <&pericfg 2>,
    <&pericfg 3>,
    <&pericfg 4>,
    <&pericfg 5>,
    <&pericfg 6>,
    <&pericfg 7>,
    <&pericfg 8>,
    <&pericfg 9>;
  clock-names = "top",
         "main",
         "pwm1",
         "pwm2",
         "pwm3",
         "pwm4",
         "pwm5",
         "pwm6",
         "pwm7",
         "pwm8";
  status = "disabled";
 };

 i2c0: i2c@11007000 {
  compatible = "mediatek,mt2712-i2c";
  reg = <0 0x11007000 0 0x90>,
        <0 0x11000180 0 0x80>;
  interrupts = <0 84 8>;
  clock-div = <4>;
  clocks = <&pericfg 20>,
    <&pericfg 11>;
  clock-names = "main",
         "dma";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c1: i2c@11008000 {
  compatible = "mediatek,mt2712-i2c";
  reg = <0 0x11008000 0 0x90>,
        <0 0x11000200 0 0x80>;
  interrupts = <0 85 8>;
  clock-div = <4>;
  clocks = <&pericfg 21>,
    <&pericfg 11>;
  clock-names = "main",
         "dma";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c2: i2c@11009000 {
  compatible = "mediatek,mt2712-i2c";
  reg = <0 0x11009000 0 0x90>,
        <0 0x11000280 0 0x80>;
  interrupts = <0 86 8>;
  clock-div = <4>;
  clocks = <&pericfg 22>,
    <&pericfg 11>;
  clock-names = "main",
         "dma";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 spi0: spi@1100a000 {
  compatible = "mediatek,mt2712-spi";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0 0x1100a000 0 0x100>;
  interrupts = <0 118 8>;
  clocks = <&topckgen 31>,
    <&topckgen 108>,
    <&pericfg 26>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
  status = "disabled";
 };

 nandc: nand-controller@1100e000 {
  compatible = "mediatek,mt2712-nfc";
  reg = <0 0x1100e000 0 0x1000>;
  interrupts = <0 96 8>;
  clocks = <&topckgen 189>, <&pericfg 0>;
  clock-names = "nfi_clk", "pad_clk";
  ecc-engine = <&bch>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 bch: ecc@1100f000 {
  compatible = "mediatek,mt2712-ecc";
  reg = <0 0x1100f000 0 0x1000>;
  interrupts = <0 95 8>;
  clocks = <&topckgen 191>;
  clock-names = "nfiecc_clk";
  status = "disabled";
 };

 i2c3: i2c@11010000 {
  compatible = "mediatek,mt2712-i2c";
  reg = <0 0x11010000 0 0x90>,
        <0 0x11000300 0 0x80>;
  interrupts = <0 87 8>;
  clock-div = <4>;
  clocks = <&pericfg 23>,
    <&pericfg 11>;
  clock-names = "main",
         "dma";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c4: i2c@11011000 {
  compatible = "mediatek,mt2712-i2c";
  reg = <0 0x11011000 0 0x90>,
        <0 0x11000380 0 0x80>;
  interrupts = <0 88 8>;
  clock-div = <4>;
  clocks = <&pericfg 24>,
    <&pericfg 11>;
  clock-names = "main",
         "dma";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c5: i2c@11013000 {
  compatible = "mediatek,mt2712-i2c";
  reg = <0 0x11013000 0 0x90>,
        <0 0x11000100 0 0x80>;
  interrupts = <0 90 8>;
  clock-div = <4>;
  clocks = <&pericfg 28>,
    <&pericfg 11>;
  clock-names = "main",
         "dma";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 spi2: spi@11015000 {
  compatible = "mediatek,mt2712-spi";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0 0x11015000 0 0x100>;
  interrupts = <0 284 8>;
  clocks = <&topckgen 31>,
    <&topckgen 108>,
    <&pericfg 29>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
  status = "disabled";
 };

 spi3: spi@11016000 {
  compatible = "mediatek,mt2712-spi";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0 0x11016000 0 0x100>;
  interrupts = <0 285 8>;
  clocks = <&topckgen 31>,
    <&topckgen 108>,
    <&pericfg 30>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
  status = "disabled";
 };

 spi4: spi@10012000 {
  compatible = "mediatek,mt2712-spi";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0 0x10012000 0 0x100>;
  interrupts = <0 286 8>;
  clocks = <&topckgen 31>,
    <&topckgen 108>,
    <&infracfg 4>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
  status = "disabled";
 };

 spi5: spi@11018000 {
  compatible = "mediatek,mt2712-spi";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0 0x11018000 0 0x100>;
  interrupts = <0 287 8>;
  clocks = <&topckgen 31>,
    <&topckgen 108>,
    <&pericfg 31>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
  status = "disabled";
 };

 uart4: serial@11019000 {
  compatible = "mediatek,mt2712-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x11019000 0 0x400>;
  interrupts = <0 126 8>;
  clocks = <&baud_clk>, <&sys_clk>;
  clock-names = "baud", "bus";
  dmas = <&apdma 8
   &apdma 9>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 stmmac_axi_setup: stmmac-axi-config {
  snps,wr_osr_lmt = <0x7>;
  snps,rd_osr_lmt = <0x7>;
  snps,blen = <0 0 0 0 16 8 4>;
 };

 mtl_rx_setup: rx-queues-config {
  snps,rx-queues-to-use = <1>;
  snps,rx-sched-sp;
  queue0 {
   snps,dcb-algorithm;
   snps,map-to-dma-channel = <0x0>;
   snps,priority = <0x0>;
  };
 };

 mtl_tx_setup: tx-queues-config {
  snps,tx-queues-to-use = <3>;
  snps,tx-sched-wrr;
  queue0 {
   snps,weight = <0x10>;
   snps,dcb-algorithm;
   snps,priority = <0x0>;
  };
  queue1 {
   snps,weight = <0x11>;
   snps,dcb-algorithm;
   snps,priority = <0x1>;
  };
  queue2 {
   snps,weight = <0x12>;
   snps,dcb-algorithm;
   snps,priority = <0x2>;
  };
 };

 eth: ethernet@1101c000 {
  compatible = "mediatek,mt2712-gmac", "snps,dwmac-4.20a";
  reg = <0 0x1101c000 0 0x1300>;
  interrupts = <0 237 8>;
  interrupt-names = "macirq";
  mac-address = [00 55 7b b5 7d f7];
  clock-names = "axi",
         "apb",
         "mac_main",
         "ptp_ref",
         "rmii_internal";
  clocks = <&pericfg 34>,
    <&pericfg 37>,
    <&topckgen 154>,
    <&topckgen 155>,
    <&topckgen 158>;
  assigned-clocks = <&topckgen 154>,
      <&topckgen 155>,
      <&topckgen 158>;
  assigned-clock-parents = <&topckgen 61>,
      <&topckgen 186>,
      <&topckgen 62>;
  power-domains = <&scpsys 4>;
  mediatek,pericfg = <&pericfg>;
  snps,axi-config = <&stmmac_axi_setup>;
  snps,mtl-rx-config = <&mtl_rx_setup>;
  snps,mtl-tx-config = <&mtl_tx_setup>;
  snps,txpbl = <1>;
  snps,rxpbl = <1>;
  snps,clk-csr = <0>;
  status = "disabled";
 };

 mmc0: mmc@11230000 {
  compatible = "mediatek,mt2712-mmc";
  reg = <0 0x11230000 0 0x1000>;
  interrupts = <0 79 8>;
  clocks = <&pericfg 12>,
    <&pericfg 42>,
    <&pericfg 38>,
    <&pericfg 44>;
  clock-names = "source", "hclk", "source_cg", "bus_clk";
  status = "disabled";
 };

 mmc1: mmc@11240000 {
  compatible = "mediatek,mt2712-mmc";
  reg = <0 0x11240000 0 0x1000>;
  interrupts = <0 80 8>;
  clocks = <&pericfg 13>,
    <&topckgen 99>,
    <&pericfg 39>;
  clock-names = "source", "hclk", "source_cg";
  status = "disabled";
 };

 mmc2: mmc@11250000 {
  compatible = "mediatek,mt2712-mmc";
  reg = <0 0x11250000 0 0x1000>;
  interrupts = <0 81 8>;
  clocks = <&pericfg 14>,
    <&topckgen 99>,
    <&pericfg 40>;
  clock-names = "source", "hclk", "source_cg";
  status = "disabled";
 };

 ssusb: usb@11271000 {
  compatible = "mediatek,mt2712-mtu3", "mediatek,mtu3";
  reg = <0 0x11271000 0 0x3000>,
        <0 0x11280700 0 0x0100>;
  reg-names = "mac", "ippc";
  interrupts = <0 122 8>;
  phys = <&u2port0 3>,
         <&u2port1 3>;
  power-domains = <&scpsys 5>;
  clocks = <&topckgen 110>;
  clock-names = "sys_ck";
  mediatek,syscon-wakeup = <&pericfg 0x510 2>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  status = "disabled";

  usb_host0: usb@11270000 {
   compatible = "mediatek,mt2712-xhci",
         "mediatek,mtk-xhci";
   reg = <0 0x11270000 0 0x1000>;
   reg-names = "mac";
   interrupts = <0 123 8>;
   power-domains = <&scpsys 5>;
   clocks = <&topckgen 110>, <&clk26m>;
   clock-names = "sys_ck", "ref_ck";
   status = "disabled";
  };
 };

 u3phy0: t-phy@11290000 {
  compatible = "mediatek,mt2712-tphy",
        "mediatek,generic-tphy-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0x11290000 0x9000>;
  status = "okay";

  u2port0: usb-phy@0 {
   reg = <0x0 0x700>;
   clocks = <&clk26m>;
   clock-names = "ref";
   #phy-cells = <1>;
   status = "okay";
  };

  u2port1: usb-phy@8000 {
   reg = <0x8000 0x700>;
   clocks = <&clk26m>;
   clock-names = "ref";
   #phy-cells = <1>;
   status = "okay";
  };

  u3port0: usb-phy@8700 {
   reg = <0x8700 0x900>;
   clocks = <&clk26m>;
   clock-names = "ref";
   #phy-cells = <1>;
   status = "okay";
  };
 };

 ssusb1: usb@112c1000 {
  compatible = "mediatek,mt2712-mtu3", "mediatek,mtu3";
  reg = <0 0x112c1000 0 0x3000>,
        <0 0x112d0700 0 0x0100>;
  reg-names = "mac", "ippc";
  interrupts = <0 248 8>;
  phys = <&u2port2 3>,
         <&u2port3 3>,
         <&u3port1 4>;
  power-domains = <&scpsys 6>;
  clocks = <&topckgen 110>;
  clock-names = "sys_ck";
  mediatek,syscon-wakeup = <&pericfg 0x514 2>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  status = "disabled";

  usb_host1: usb@112c0000 {
   compatible = "mediatek,mt2712-xhci",
         "mediatek,mtk-xhci";
   reg = <0 0x112c0000 0 0x1000>;
   reg-names = "mac";
   interrupts = <0 249 8>;
   power-domains = <&scpsys 6>;
   clocks = <&topckgen 110>, <&clk26m>;
   clock-names = "sys_ck", "ref_ck";
   status = "disabled";
  };
 };

 u3phy1: t-phy@112e0000 {
  compatible = "mediatek,mt2712-tphy",
        "mediatek,generic-tphy-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0x112e0000 0x9000>;
  status = "okay";

  u2port2: usb-phy@0 {
   reg = <0x0 0x700>;
   clocks = <&clk26m>;
   clock-names = "ref";
   #phy-cells = <1>;
   status = "okay";
  };

  u2port3: usb-phy@8000 {
   reg = <0x8000 0x700>;
   clocks = <&clk26m>;
   clock-names = "ref";
   #phy-cells = <1>;
   status = "okay";
  };

  u3port1: usb-phy@8700 {
   reg = <0x8700 0x900>;
   clocks = <&clk26m>;
   clock-names = "ref";
   #phy-cells = <1>;
   status = "okay";
  };
 };

 pcie1: pcie@112ff000 {
  compatible = "mediatek,mt2712-pcie";
  device_type = "pci";
  reg = <0 0x112ff000 0 0x1000>;
  reg-names = "port1";
  linux,pci-domain = <1>;
  #address-cells = <3>;
  #size-cells = <2>;
  interrupts = <0 117 4>;
  interrupt-names = "pcie_irq";
  clocks = <&topckgen 132>,
    <&pericfg 36>;
  clock-names = "sys_ck1", "ahb_ck1";
  phys = <&u3port1 2>;
  phy-names = "pcie-phy1";
  bus-range = <0x00 0xff>;
  ranges = <0x82000000 0 0x11400000 0x0 0x11400000 0 0x300000>;
  status = "disabled";

  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 7>;
  interrupt-map = <0 0 0 1 &pcie_intc1 0>,
    <0 0 0 2 &pcie_intc1 1>,
    <0 0 0 3 &pcie_intc1 2>,
    <0 0 0 4 &pcie_intc1 3>;
  pcie_intc1: interrupt-controller {
   interrupt-controller;
   #address-cells = <0>;
   #interrupt-cells = <1>;
  };
 };

 pcie0: pcie@11700000 {
  compatible = "mediatek,mt2712-pcie";
  device_type = "pci";
  reg = <0 0x11700000 0 0x1000>;
  reg-names = "port0";
  linux,pci-domain = <0>;
  #address-cells = <3>;
  #size-cells = <2>;
  interrupts = <0 115 4>;
  interrupt-names = "pcie_irq";
  clocks = <&topckgen 131>,
    <&pericfg 35>;
  clock-names = "sys_ck0", "ahb_ck0";
  phys = <&u3port0 2>;
  phy-names = "pcie-phy0";
  bus-range = <0x00 0xff>;
  ranges = <0x82000000 0 0x20000000 0x0 0x20000000 0 0x10000000>;
  status = "disabled";

  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 7>;
  interrupt-map = <0 0 0 1 &pcie_intc0 0>,
    <0 0 0 2 &pcie_intc0 1>,
    <0 0 0 3 &pcie_intc0 2>,
    <0 0 0 4 &pcie_intc0 3>;
  pcie_intc0: interrupt-controller {
   interrupt-controller;
   #address-cells = <0>;
   #interrupt-cells = <1>;
  };
 };

 mfgcfg: syscon@13000000 {
  compatible = "mediatek,mt2712-mfgcfg", "syscon";
  reg = <0 0x13000000 0 0x1000>;
  #clock-cells = <1>;
 };

 mmsys: syscon@14000000 {
  compatible = "mediatek,mt2712-mmsys", "syscon";
  reg = <0 0x14000000 0 0x1000>;
  #clock-cells = <1>;
 };

 larb0: larb@14021000 {
  compatible = "mediatek,mt2712-smi-larb";
  reg = <0 0x14021000 0 0x1000>;
  mediatek,smi = <&smi_common0>;
  mediatek,larb-id = <0>;
  power-domains = <&scpsys 0>;
  clocks = <&mmsys 1>,
    <&mmsys 1>;
  clock-names = "apb", "smi";
 };

 smi_common0: smi@14022000 {
  compatible = "mediatek,mt2712-smi-common";
  reg = <0 0x14022000 0 0x1000>;
  power-domains = <&scpsys 0>;
  clocks = <&mmsys 0>,
    <&mmsys 0>;
  clock-names = "apb", "smi";
 };

 larb4: larb@14027000 {
  compatible = "mediatek,mt2712-smi-larb";
  reg = <0 0x14027000 0 0x1000>;
  mediatek,smi = <&smi_common1>;
  mediatek,larb-id = <4>;
  power-domains = <&scpsys 0>;
  clocks = <&mmsys 44>,
    <&mmsys 44>;
  clock-names = "apb", "smi";
 };

 larb5: larb@14030000 {
  compatible = "mediatek,mt2712-smi-larb";
  reg = <0 0x14030000 0 0x1000>;
  mediatek,smi = <&smi_common1>;
  mediatek,larb-id = <5>;
  power-domains = <&scpsys 0>;
  clocks = <&mmsys 46>,
    <&mmsys 46>;
  clock-names = "apb", "smi";
 };

 smi_common1: smi@14031000 {
  compatible = "mediatek,mt2712-smi-common";
  reg = <0 0x14031000 0 0x1000>;
  power-domains = <&scpsys 0>;
  clocks = <&mmsys 45>,
    <&mmsys 45>;
  clock-names = "apb", "smi";
 };

 larb7: larb@14032000 {
  compatible = "mediatek,mt2712-smi-larb";
  reg = <0 0x14032000 0 0x1000>;
  mediatek,smi = <&smi_common1>;
  mediatek,larb-id = <7>;
  power-domains = <&scpsys 0>;
  clocks = <&mmsys 56>,
    <&mmsys 56>;
  clock-names = "apb", "smi";
 };

 imgsys: syscon@15000000 {
  compatible = "mediatek,mt2712-imgsys", "syscon";
  reg = <0 0x15000000 0 0x1000>;
  #clock-cells = <1>;
 };

 larb2: larb@15001000 {
  compatible = "mediatek,mt2712-smi-larb";
  reg = <0 0x15001000 0 0x1000>;
  mediatek,smi = <&smi_common0>;
  mediatek,larb-id = <2>;
  power-domains = <&scpsys 3>;
  clocks = <&imgsys 0>,
    <&imgsys 0>;
  clock-names = "apb", "smi";
 };

 bdpsys: syscon@15010000 {
  compatible = "mediatek,mt2712-bdpsys", "syscon";
  reg = <0 0x15010000 0 0x1000>;
  #clock-cells = <1>;
 };

 vdecsys: syscon@16000000 {
  compatible = "mediatek,mt2712-vdecsys", "syscon";
  reg = <0 0x16000000 0 0x1000>;
  #clock-cells = <1>;
 };

 larb1: larb@16010000 {
  compatible = "mediatek,mt2712-smi-larb";
  reg = <0 0x16010000 0 0x1000>;
  mediatek,smi = <&smi_common0>;
  mediatek,larb-id = <1>;
  power-domains = <&scpsys 1>;
  clocks = <&vdecsys 0>,
    <&vdecsys 1>;
  clock-names = "apb", "smi";
 };

 vencsys: syscon@18000000 {
  compatible = "mediatek,mt2712-vencsys", "syscon";
  reg = <0 0x18000000 0 0x1000>;
  #clock-cells = <1>;
 };

 larb3: larb@18001000 {
  compatible = "mediatek,mt2712-smi-larb";
  reg = <0 0x18001000 0 0x1000>;
  mediatek,smi = <&smi_common0>;
  mediatek,larb-id = <3>;
  power-domains = <&scpsys 2>;
  clocks = <&vencsys 0>,
    <&vencsys 1>;
  clock-names = "apb", "smi";
 };

 larb6: larb@18002000 {
  compatible = "mediatek,mt2712-smi-larb";
  reg = <0 0x18002000 0 0x1000>;
  mediatek,smi = <&smi_common0>;
  mediatek,larb-id = <6>;
  power-domains = <&scpsys 2>;
  clocks = <&vencsys 0>,
    <&vencsys 1>;
  clock-names = "apb", "smi";
 };

 jpgdecsys: syscon@19000000 {
  compatible = "mediatek,mt2712-jpgdecsys", "syscon";
  reg = <0 0x19000000 0 0x1000>;
  #clock-cells = <1>;
 };
};
# 11 "arch/arm64/boot/dts/mediatek/mt2712-evb.dts" 2

/ {
 model = "MediaTek MT2712 evaluation board";
 compatible = "mediatek,mt2712-evb", "mediatek,mt2712";

 aliases {
  serial0 = &uart0;
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0 0x40000000 0 0x80000000>;
 };

 chosen {
  stdout-path = "serial0:921600n8";
 };

 cpus_fixed_vproc0: regulator-vproc-buck0 {
  compatible = "regulator-fixed";
  regulator-name = "vproc_buck0";
  regulator-min-microvolt = <1000000>;
  regulator-max-microvolt = <1000000>;
 };

 cpus_fixed_vproc1: regulator-vproc-buck1 {
  compatible = "regulator-fixed";
  regulator-name = "vproc_buck1";
  regulator-min-microvolt = <1000000>;
  regulator-max-microvolt = <1000000>;
 };

 extcon_usb: extcon_iddig {
  compatible = "linux,extcon-usb-gpio";
  id-gpio = <&pio 12 0>;
 };

 extcon_usb1: extcon_iddig1 {
  compatible = "linux,extcon-usb-gpio";
  id-gpio = <&pio 14 0>;
 };

 usb_p0_vbus: regulator-usb-p0-vbus {
  compatible = "regulator-fixed";
  regulator-name = "p0_vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&pio 13 0>;
  enable-active-high;
 };

 usb_p1_vbus: regulator-usb-p1-vbus {
  compatible = "regulator-fixed";
  regulator-name = "p1_vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&pio 15 0>;
  enable-active-high;
 };

 usb_p2_vbus: regulator-usb-p2-vbus {
  compatible = "regulator-fixed";
  regulator-name = "p2_vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&pio 16 0>;
  enable-active-high;
 };

 usb_p3_vbus: regulator-usb-p3-vbus {
  compatible = "regulator-fixed";
  regulator-name = "p3_vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&pio 17 0>;
  enable-active-high;
  regulator-always-on;
 };

};

&auxadc {
 status = "okay";
};

&cpu0 {
 proc-supply = <&cpus_fixed_vproc0>;
};

&cpu1 {
 proc-supply = <&cpus_fixed_vproc0>;
};

&cpu2 {
 proc-supply = <&cpus_fixed_vproc1>;
};

&eth {
 phy-mode = "rgmii-rxid";
 phy-handle = <&ethernet_phy0>;
 mediatek,tx-delay-ps = <1530>;
 snps,reset-gpio = <&pio 87 1>;
 snps,reset-delays-us = <0 10000 10000>;
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&eth_default>;
 pinctrl-1 = <&eth_sleep>;
 status = "okay";

 mdio {
  compatible = "snps,dwmac-mdio";
  #address-cells = <1>;
  #size-cells = <0>;
  ethernet_phy0: ethernet-phy@5 {
   compatible = "ethernet-phy-id0243.0d90";
   reg = <0x5>;
  };
 };
};

&pio {
 eth_default: eth_default {
  tx_pins {
   pinmux = <(((71) << 8) | 1)>,
     <(((72) << 8) | 1)>,
     <(((73) << 8) | 1)>,
     <(((74) << 8) | 1)>,
     <(((75) << 8) | 1)>,
     <(((76) << 8) | 1)>;
   drive-strength = <8>;
  };
  rx_pins {
   pinmux = <(((78) << 8) | 1)>,
     <(((79) << 8) | 1)>,
     <(((80) << 8) | 1)>,
     <(((81) << 8) | 1)>,
     <(((82) << 8) | 1)>,
     <(((84) << 8) | 1)>;
   input-enable;
  };
  mdio_pins {
   pinmux = <(((85) << 8) | 1)>,
     <(((86) << 8) | 1)>;
   drive-strength = <8>;
   input-enable;
  };
 };

 eth_sleep: eth_sleep {
  tx_pins {
   pinmux = <(((71) << 8) | 0)>,
     <(((72) << 8) | 0)>,
     <(((73) << 8) | 0)>,
     <(((74) << 8) | 0)>,
     <(((75) << 8) | 0)>,
     <(((76) << 8) | 0)>;
  };
  rx_pins {
   pinmux = <(((78) << 8) | 0)>,
     <(((79) << 8) | 0)>,
     <(((80) << 8) | 0)>,
     <(((81) << 8) | 0)>,
     <(((82) << 8) | 0)>,
     <(((84) << 8) | 0)>;
   input-disable;
  };
  mdio_pins {
   pinmux = <(((85) << 8) | 0)>,
     <(((86) << 8) | 0)>;
   input-disable;
   bias-disable;
  };
 };

 usb0_id_pins_float: usb0_iddig {
  pins_iddig {
   pinmux = <(((12) << 8) | 1)>;
   bias-pull-up;
  };
 };

 usb1_id_pins_float: usb1_iddig {
  pins_iddig {
   pinmux = <(((14) << 8) | 1)>;
   bias-pull-up;
  };
 };
};

&ssusb {
 vbus-supply = <&usb_p0_vbus>;
 extcon = <&extcon_usb>;
 dr_mode = "otg";
 wakeup-source;
 mediatek,u3p-dis-msk = <0x1>;


 pinctrl-names = "default";
 pinctrl-0 = <&usb0_id_pins_float>;
 status = "okay";
};

&ssusb1 {
 vbus-supply = <&usb_p1_vbus>;
 extcon = <&extcon_usb1>;
 dr_mode = "otg";

 enable-manual-drd;
 wakeup-source;

 pinctrl-names = "default";
 pinctrl-0 = <&usb1_id_pins_float>;
 status = "okay";
};

&uart0 {
 status = "okay";
};

&usb_host0 {
 vbus-supply = <&usb_p2_vbus>;
 status = "okay";
};

&usb_host1 {
 status = "okay";
};
