// Seed: 342832875
module module_0 (
    input  wire id_0,
    input  tri0 id_1,
    output wor  id_2,
    output wire id_3
);
  wire id_5 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output wor id_2,
    output wire id_3,
    input tri0 id_4,
    input wire id_5,
    output wor id_6,
    input wire id_7,
    input tri0 id_8,
    input uwire id_9,
    output supply1 id_10,
    input tri id_11,
    input tri0 id_12,
    input tri id_13,
    output wor id_14,
    input tri0 id_15,
    input tri0 id_16,
    output tri0 id_17,
    input tri1 id_18
);
  assign id_3 = 1'b0;
  module_0(
      id_4, id_18, id_6, id_17
  );
  wire id_20;
endmodule
