{"vcs1":{"timestamp_begin":1735304925.255747869, "rt":1.75, "ut":0.66, "st":0.28}}
{"vcselab":{"timestamp_begin":1735304927.092233981, "rt":1.06, "ut":0.27, "st":0.19}}
{"link":{"timestamp_begin":1735304928.231658391, "rt":0.36, "ut":0.16, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735304924.448890716}
{"VCS_COMP_START_TIME": 1735304924.448890716}
{"VCS_COMP_END_TIME": 1735304930.479803305}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331628}}
{"stitch_vcselab": {"peak_mem": 223364}}
