# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 469 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_address0 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_ce0 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 470 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_address0 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_ce0 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 471 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_address0 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_ce0 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 472 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_address0 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_ce0 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 473 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_address0 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_ce0 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 474 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_address0 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_ce0 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 475 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_address0 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_ce0 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 476 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_address0 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_ce0 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 477 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_address0 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_ce0 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 478 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_address0 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_ce0 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 479 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 480 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 481 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 482 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 483 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 484 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 485 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 486 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 487 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 488 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 489 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 490 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 491 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 492 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 493 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 494 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 495 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 496 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 497 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 498 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 499 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 500 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_address0 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_ce0 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 467 \
    name gmem2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem2 \
    op interface \
    ports { m_axi_gmem2_AWVALID { O 1 bit } m_axi_gmem2_AWREADY { I 1 bit } m_axi_gmem2_AWADDR { O 64 vector } m_axi_gmem2_AWID { O 1 vector } m_axi_gmem2_AWLEN { O 32 vector } m_axi_gmem2_AWSIZE { O 3 vector } m_axi_gmem2_AWBURST { O 2 vector } m_axi_gmem2_AWLOCK { O 2 vector } m_axi_gmem2_AWCACHE { O 4 vector } m_axi_gmem2_AWPROT { O 3 vector } m_axi_gmem2_AWQOS { O 4 vector } m_axi_gmem2_AWREGION { O 4 vector } m_axi_gmem2_AWUSER { O 1 vector } m_axi_gmem2_WVALID { O 1 bit } m_axi_gmem2_WREADY { I 1 bit } m_axi_gmem2_WDATA { O 512 vector } m_axi_gmem2_WSTRB { O 64 vector } m_axi_gmem2_WLAST { O 1 bit } m_axi_gmem2_WID { O 1 vector } m_axi_gmem2_WUSER { O 1 vector } m_axi_gmem2_ARVALID { O 1 bit } m_axi_gmem2_ARREADY { I 1 bit } m_axi_gmem2_ARADDR { O 64 vector } m_axi_gmem2_ARID { O 1 vector } m_axi_gmem2_ARLEN { O 32 vector } m_axi_gmem2_ARSIZE { O 3 vector } m_axi_gmem2_ARBURST { O 2 vector } m_axi_gmem2_ARLOCK { O 2 vector } m_axi_gmem2_ARCACHE { O 4 vector } m_axi_gmem2_ARPROT { O 3 vector } m_axi_gmem2_ARQOS { O 4 vector } m_axi_gmem2_ARREGION { O 4 vector } m_axi_gmem2_ARUSER { O 1 vector } m_axi_gmem2_RVALID { I 1 bit } m_axi_gmem2_RREADY { O 1 bit } m_axi_gmem2_RDATA { I 512 vector } m_axi_gmem2_RLAST { I 1 bit } m_axi_gmem2_RID { I 1 vector } m_axi_gmem2_RFIFONUM { I 9 vector } m_axi_gmem2_RUSER { I 1 vector } m_axi_gmem2_RRESP { I 2 vector } m_axi_gmem2_BVALID { I 1 bit } m_axi_gmem2_BREADY { O 1 bit } m_axi_gmem2_BRESP { I 2 vector } m_axi_gmem2_BID { I 1 vector } m_axi_gmem2_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 468 \
    name sext_ln332_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln332_2 \
    op interface \
    ports { sext_ln332_2 { I 58 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName activation_accelerator_flow_control_loop_pipe_sequential_init_U
set CompName activation_accelerator_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix activation_accelerator_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


