# 2014 MICRO

- 47th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2014, Cambridge, United Kingdom, December 13-17, 2014. IEEE2014, ISBN 978-1-4799-6998-2

## Session 1A: Stacked DRAM

- [Chia-Chen Chou](http://dblp2.uni-trier.de/pers/hd/c/Chou:Chia=Chen), [Aamer Jaleel](http://dblp2.uni-trier.de/pers/hd/j/Jaleel:Aamer), [Moinuddin K. Qureshi](http://dblp2.uni-trier.de/pers/hd/q/Qureshi:Moinuddin_K=):
  **CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache**. 1-12

- [Jaewoong Sim](http://dblp2.uni-trier.de/pers/hd/s/Sim:Jaewoong), [Alaa R. Alameldeen](http://dblp2.uni-trier.de/pers/hd/a/Alameldeen:Alaa_R=), [Zeshan Chishti](http://dblp2.uni-trier.de/pers/hd/c/Chishti:Zeshan), [Chris Wilkerson](http://dblp2.uni-trier.de/pers/hd/w/Wilkerson:Chris), [Hyesoon Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Hyesoon):
  Transparent Hardware Management of Stacked DRAM as Part of Memory. 13-24

- [Djordje Jevdjic](http://dblp2.uni-trier.de/pers/hd/j/Jevdjic:Djordje), [Gabriel H. Loh](http://dblp2.uni-trier.de/pers/hd/l/Loh:Gabriel_H=), [Cansu Kaynak](http://dblp2.uni-trier.de/pers/hd/k/Kaynak:Cansu), [Babak Falsafi](http://dblp2.uni-trier.de/pers/hd/f/Falsafi:Babak):
  **Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache**. 25-37

- [Nagendra Dwarakanath Gulur](http://dblp2.uni-trier.de/pers/hd/g/Gulur:Nagendra_Dwarakanath), [Mahesh Mehendale](http://dblp2.uni-trier.de/pers/hd/m/Mehendale:Mahesh), [R. Manikantan](http://dblp2.uni-trier.de/pers/hd/m/Manikantan:R=), [R. Govindarajan](http://dblp2.uni-trier.de/pers/hd/g/Govindarajan:R=):
  **Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth**. 38-50

- [Prashant J. Nair](http://dblp2.uni-trier.de/pers/hd/n/Nair:Prashant_J=), [David A. Roberts](http://dblp2.uni-trier.de/pers/hd/r/Roberts:David_A=), [Moinuddin K. Qureshi](http://dblp2.uni-trier.de/pers/hd/q/Qureshi:Moinuddin_K=):
  Citadel: Efficiently Protecting Stacked Memory from Large Granularity Failures. 51-62

## Session 1B: GPGPU and Data Parallel Architectures

- [HyoukJoong Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:HyoukJoong), [Kevin J. Brown](http://dblp2.uni-trier.de/pers/hd/b/Brown:Kevin_J=), [Arvind K. Sujeeth](http://dblp2.uni-trier.de/pers/hd/s/Sujeeth:Arvind_K=), [Tiark Rompf](http://dblp2.uni-trier.de/pers/hd/r/Rompf:Tiark), [Kunle Olukotun](http://dblp2.uni-trier.de/pers/hd/o/Olukotun:Kunle):
  Locality-Aware Mapping of Nested Parallel Patterns on GPUs. 63-74

- [Ji Yun Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Ji_Yun), [Christopher Batten](http://dblp2.uni-trier.de/pers/hd/b/Batten:Christopher):
  Accelerating Irregular Algorithms on GPGPUs Using Fine-Grain Hardware Worklists. 75-87

- [Guoyang Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Guoyang), [Bo Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Bo), [Dong Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Dong), [Xipeng Shen](http://dblp2.uni-trier.de/pers/hd/s/Shen:Xipeng):
  PORPLE: An Extensible Optimizer for Portable Data Placement on GPU. 88-100

- [Yunsup Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Yunsup), [Vinod Grover](http://dblp2.uni-trier.de/pers/hd/g/Grover:Vinod), [Ronny Krashinsky](http://dblp2.uni-trier.de/pers/hd/k/Krashinsky:Ronny), [Mark Stephenson](http://dblp2.uni-trier.de/pers/hd/s/Stephenson:Mark), [Stephen W. Keckler](http://dblp2.uni-trier.de/pers/hd/k/Keckler:Stephen_W=), [Krste Asanovic](http://dblp2.uni-trier.de/pers/hd/a/Asanovic:Krste):
  Exploring the Design Space of SPMD Divergence Management on Data-Parallel Architectures. 101-113

- [Onur Kayiran](http://dblp2.uni-trier.de/pers/hd/k/Kayiran:Onur), [Nachiappan Chidambaram Nachiappan](http://dblp2.uni-trier.de/pers/hd/n/Nachiappan:Nachiappan_Chidambaram), [Adwait Jog](http://dblp2.uni-trier.de/pers/hd/j/Jog:Adwait), [Rachata Ausavarungnirun](http://dblp2.uni-trier.de/pers/hd/a/Ausavarungnirun:Rachata), [Mahmut T. Kandemir](http://dblp2.uni-trier.de/pers/hd/k/Kandemir:Mahmut_T=), [Gabriel H. Loh](http://dblp2.uni-trier.de/pers/hd/l/Loh:Gabriel_H=), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Chita R. Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Chita_R=):
  Managing GPU Concurrency in Heterogeneous Architectures. 114-126

## Session 2A: Memory Systems, Scheduling, and Optimization

- [Joshua San Miguel](http://dblp2.uni-trier.de/pers/hd/m/Miguel:Joshua_San), [Mario Badr](http://dblp2.uni-trier.de/pers/hd/b/Badr:Mario), [Natalie D. Enright Jerger](http://dblp2.uni-trier.de/pers/hd/j/Jerger:Natalie_D=_Enright):
  Load Value Approximation. 127-139

- [Jeffrey R. Diamond](http://dblp2.uni-trier.de/pers/hd/d/Diamond:Jeffrey_R=), [Donald S. Fussell](http://dblp2.uni-trier.de/pers/hd/f/Fussell:Donald_S=), [Stephen W. Keckler](http://dblp2.uni-trier.de/pers/hd/k/Keckler:Stephen_W=):
  Arbitrary Modulus Indexing. 140-152

- [Jishen Zhao](http://dblp2.uni-trier.de/pers/hd/z/Zhao:Jishen), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Yuan Xie](http://dblp2.uni-trier.de/pers/hd/x/Xie_0001:Yuan):
  **FIRM: Fair and High-Performance Memory Control for Persistent Memory Systems**. 153-165

- [Praveen Yedlapalli](http://dblp2.uni-trier.de/pers/hd/y/Yedlapalli:Praveen), [Nachiappan Chidambaram Nachiappan](http://dblp2.uni-trier.de/pers/hd/n/Nachiappan:Nachiappan_Chidambaram), [Niranjan Soundararajan](http://dblp2.uni-trier.de/pers/hd/s/Soundararajan:Niranjan), [Anand Sivasubramaniam](http://dblp2.uni-trier.de/pers/hd/s/Sivasubramaniam:Anand), [Mahmut T. Kandemir](http://dblp2.uni-trier.de/pers/hd/k/Kandemir:Mahmut_T=), [Chita R. Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Chita_R=):
  Short-Circuiting Memory Traffic in Handheld Platforms. 166-177

- [Jayneel Gandhi](http://dblp2.uni-trier.de/pers/hd/g/Gandhi:Jayneel), [Arkaprava Basu](http://dblp2.uni-trier.de/pers/hd/b/Basu:Arkaprava), [Mark D. Hill](http://dblp2.uni-trier.de/pers/hd/h/Hill:Mark_D=), [Michael M. Swift](http://dblp2.uni-trier.de/pers/hd/s/Swift:Michael_M=):
  **Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks**. 178-189

## Session 2B: Security

- [Dmitry Evtyushkin](http://dblp2.uni-trier.de/pers/hd/e/Evtyushkin:Dmitry), [Jesse Elwell](http://dblp2.uni-trier.de/pers/hd/e/Elwell:Jesse), [Meltem Ozsoy](http://dblp2.uni-trier.de/pers/hd/o/Ozsoy:Meltem), [Dmitry V. Ponomarev](http://dblp2.uni-trier.de/pers/hd/p/Ponomarev:Dmitry_V=), [Nael B. Abu-Ghazaleh](http://dblp2.uni-trier.de/pers/hd/a/Abu=Ghazaleh:Nael_B=), [Ryan Riley](http://dblp2.uni-trier.de/pers/hd/r/Riley:Ryan):
  Iso-X: A Flexible Architecture for Hardware-Managed Isolated Execution. 190-202

- [Fangfei Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu:Fangfei), [Ruby B. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Ruby_B=):
  **Random Fill Cache Architecture**. 203-215

- [Jie Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen_0020:Jie), [Guru Venkataramani](http://dblp2.uni-trier.de/pers/hd/v/Venkataramani:Guru):
  CC-Hunter: Uncovering Covert Timing Channels on Shared Processor Hardware. 216-228

- [Erdem Aktas](http://dblp2.uni-trier.de/pers/hd/a/Aktas:Erdem), [Furat Afram](http://dblp2.uni-trier.de/pers/hd/a/Afram:Furat), [Kanad Ghose](http://dblp2.uni-trier.de/pers/hd/g/Ghose:Kanad):
  Continuous, Low Overhead, Run-Time Validation of Program Executions. 229-241

- [Robert Callan](http://dblp2.uni-trier.de/pers/hd/c/Callan:Robert), [Alenka G. Zajic](http://dblp2.uni-trier.de/pers/hd/z/Zajic:Alenka_G=), [Milos Prvulovic](http://dblp2.uni-trier.de/pers/hd/p/Prvulovic:Milos):
  A Practical Methodology for Measuring the Side-Channel Signal Available to the Attacker for Instruction-Level Events. 242-254

## Session 3A: Methodology, Modeling, and Tools

- [Jaewon Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Jaewon), [Hanhwi Jang](http://dblp2.uni-trier.de/pers/hd/j/Jang:Hanhwi), [Jangwoo Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Jangwoo):
  RpStacks: Fast and Accurate Processor Design Space Exploration Using Representative Stall-Event Stacks. 255-267

- [Jen-Cheng Huang](http://dblp2.uni-trier.de/pers/hd/h/Huang:Jen=Cheng), [Joo Hwan Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Joo_Hwan), [Hyesoon Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Hyesoon), [Hsien-Hsin S. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Hsien=Hsin_S=):
  GPUMech: GPU Performance Modeling Technique Based on Interval Analysis. 268-279

- [Derek Lockhart](http://dblp2.uni-trier.de/pers/hd/l/Lockhart:Derek), [Gary Zibrat](http://dblp2.uni-trier.de/pers/hd/z/Zibrat:Gary), [Christopher Batten](http://dblp2.uni-trier.de/pers/hd/b/Batten:Christopher):
  PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research. 280-292

## Session 3B: Reliability and Fault Tolerance

- [Mark Wilkening](http://dblp2.uni-trier.de/pers/hd/w/Wilkening:Mark), [Vilas Sridharan](http://dblp2.uni-trier.de/pers/hd/s/Sridharan:Vilas), [Si Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Si), [Fritz Previlon](http://dblp2.uni-trier.de/pers/hd/p/Previlon:Fritz), [Sudhanva Gurumurthi](http://dblp2.uni-trier.de/pers/hd/g/Gurumurthi:Sudhanva), [David R. Kaeli](http://dblp2.uni-trier.de/pers/hd/k/Kaeli:David_R=):
  Calculating Architectural Vulnerability Factors for Spatial Multi-Bit Transient Faults. 293-305

- [Anys Bacha](http://dblp2.uni-trier.de/pers/hd/b/Bacha:Anys), [Radu Teodorescu](http://dblp2.uni-trier.de/pers/hd/t/Teodorescu:Radu):
  Using ECC Feedback to Guide Voltage Speculation in Low-Voltage Processors. 306-318

- [Daya Shanker Khudia](http://dblp2.uni-trier.de/pers/hd/k/Khudia:Daya_Shanker), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=):
  Harnessing Soft Computations for Low-Budget Fault Tolerance. 319-330

## Session 4A: TLB and Cache Optimization

- [Somayeh Sardashti](http://dblp2.uni-trier.de/pers/hd/s/Sardashti:Somayeh), [André Seznec](http://dblp2.uni-trier.de/pers/hd/s/Seznec:Andr=eacute=), [David A. Wood](http://dblp2.uni-trier.de/pers/hd/w/Wood:David_A=):
  **Skewed Compressed Caches**. 331-342

- [Xuhao Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Xuhao), [Li-Wen Chang](http://dblp2.uni-trier.de/pers/hd/c/Chang:Li=Wen), [Christopher I. Rodrigues](http://dblp2.uni-trier.de/pers/hd/r/Rodrigues:Christopher_I=), [Jie Lv](http://dblp2.uni-trier.de/pers/hd/l/Lv:Jie), [Zhiying Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Zhiying), [Wen-mei W. Hwu](http://dblp2.uni-trier.de/pers/hd/h/Hwu:Wen=mei_W=):
  **Adaptive Cache Management for Energy-Efficient GPU Computing**. 343-355

- [Ruisheng Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Ruisheng), [Lizhong Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Lizhong):
  **Futility Scaling: High-Associativity Cache Partitioning**. 356-367

## Session 4B: Managing Voltage and Time

- [Ramon Bertran](http://dblp2.uni-trier.de/pers/hd/b/Bertran:Ramon), [Alper Buyuktosunoglu](http://dblp2.uni-trier.de/pers/hd/b/Buyuktosunoglu:Alper), [Pradip Bose](http://dblp2.uni-trier.de/pers/hd/b/Bose:Pradip), [Timothy J. Slegel](http://dblp2.uni-trier.de/pers/hd/s/Slegel:Timothy_J=), [Gerard Salem](http://dblp2.uni-trier.de/pers/hd/s/Salem:Gerard), [Sean M. Carey](http://dblp2.uni-trier.de/pers/hd/c/Carey:Sean_M=), [Richard F. Rizzolo](http://dblp2.uni-trier.de/pers/hd/r/Rizzolo:Richard_F=), [Thomas Strach](http://dblp2.uni-trier.de/pers/hd/s/Strach:Thomas):
  Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities. 368-380

- [Waclaw Godycki](http://dblp2.uni-trier.de/pers/hd/g/Godycki:Waclaw), [Christopher Torng](http://dblp2.uni-trier.de/pers/hd/t/Torng:Christopher), [Ivan Bukreyev](http://dblp2.uni-trier.de/pers/hd/b/Bukreyev:Ivan), [Alyssa B. Apsel](http://dblp2.uni-trier.de/pers/hd/a/Apsel:Alyssa_B=), [Christopher Batten](http://dblp2.uni-trier.de/pers/hd/b/Batten:Christopher):
  Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable Power Distribution Networks. 381-393

- [Jeongseob Ahn](http://dblp2.uni-trier.de/pers/hd/a/Ahn:Jeongseob), [Chang Hyun Park](http://dblp2.uni-trier.de/pers/hd/p/Park:Chang_Hyun), [Jaehyuk Huh](http://dblp2.uni-trier.de/pers/hd/h/Huh:Jaehyuk):
  Micro-Sliced Virtual Processors to Hide the Effect of Discontinuous CPU Availability for Consolidated Systems. 394-405

## Session 5A: Energy-Efficient Computation

- [Yunqi Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Yunqi), [Michael A. Laurenzano](http://dblp2.uni-trier.de/pers/hd/l/Laurenzano:Michael_A=), [Jason Mars](http://dblp2.uni-trier.de/pers/hd/m/Mars:Jason), [Lingjia Tang](http://dblp2.uni-trier.de/pers/hd/t/Tang:Lingjia):
  SMiTe: Precise QoS Prediction on Real-System SMT Processors to Improve Utilization in Warehouse Scale Computers. 406-418

- [Ryota Shioya](http://dblp2.uni-trier.de/pers/hd/s/Shioya:Ryota), [Masahiro Goshima](http://dblp2.uni-trier.de/pers/hd/g/Goshima:Masahiro), [Hideki Ando](http://dblp2.uni-trier.de/pers/hd/a/Ando:Hideki):
  A Front-End Execution Architecture for High Energy Efficiency. 419-431

- [Michael McKeown](http://dblp2.uni-trier.de/pers/hd/m/McKeown:Michael), [Jonathan Balkind](http://dblp2.uni-trier.de/pers/hd/b/Balkind:Jonathan), [David Wentzlaff](http://dblp2.uni-trier.de/pers/hd/w/Wentzlaff:David):
  Execution Drafting: Energy Efficiency through Computation Deduplication. 432-444

- [Bo Su](http://dblp2.uni-trier.de/pers/hd/s/Su:Bo), [Junli Gu](http://dblp2.uni-trier.de/pers/hd/g/Gu:Junli), [Li Shen](http://dblp2.uni-trier.de/pers/hd/s/Shen:Li), [Wei Huang](http://dblp2.uni-trier.de/pers/hd/h/Huang:Wei), [Joseph L. Greathouse](http://dblp2.uni-trier.de/pers/hd/g/Greathouse:Joseph_L=), [Zhiying Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Zhiying):
  PPEP: Online Performance, Power, and Energy Prediction Framework and DVFS Space Exploration. 445-457

## Session 5B: Interconnects

- [Natalie D. Enright Jerger](http://dblp2.uni-trier.de/pers/hd/j/Jerger:Natalie_D=_Enright), [Ajaykumar Kannan](http://dblp2.uni-trier.de/pers/hd/k/Kannan:Ajaykumar), [Zimo Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Zimo), [Gabriel H. Loh](http://dblp2.uni-trier.de/pers/hd/l/Loh:Gabriel_H=):
  NoC Architectures for Silicon Interposer Systems: Why Pay for more Wires when you Can Get them (from your interposer) for Free? 458-470

- [Supreet Jeloka](http://dblp2.uni-trier.de/pers/hd/j/Jeloka:Supreet), [Reetuparna Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Reetuparna), [Ronald G. Dreslinski](http://dblp2.uni-trier.de/pers/hd/d/Dreslinski:Ronald_G=), [Trevor N. Mudge](http://dblp2.uni-trier.de/pers/hd/m/Mudge:Trevor_N=), [David Blaauw](http://dblp2.uni-trier.de/pers/hd/b/Blaauw:David):
  Hi-Rise: A High-Radix Switch for 3D Integration with Single-Cycle Arbitration. 471-483

- [Gwangsun Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Gwangsun), [Minseok Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Minseok), [Jiyun Jeong](http://dblp2.uni-trier.de/pers/hd/j/Jeong:Jiyun), [John Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:John):
  Multi-GPU System Design with Memory Networks. 484-495

- [Haofan Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang:Haofan), [Jyoti Tripathi](http://dblp2.uni-trier.de/pers/hd/t/Tripathi:Jyoti), [Natalie D. Enright Jerger](http://dblp2.uni-trier.de/pers/hd/j/Jerger:Natalie_D=_Enright), [Dan Gibson](http://dblp2.uni-trier.de/pers/hd/g/Gibson:Dan):
  Dodec: Random-Link, Low-Radix On-Chip Networks. 496-508

## Session 6A: Branch Prediction and Prefetching

- [Jorge Albericio](http://dblp2.uni-trier.de/pers/hd/a/Albericio:Jorge), [Joshua San Miguel](http://dblp2.uni-trier.de/pers/hd/m/Miguel:Joshua_San), [Natalie D. Enright Jerger](http://dblp2.uni-trier.de/pers/hd/j/Jerger:Natalie_D=_Enright), [Andreas Moshovos](http://dblp2.uni-trier.de/pers/hd/m/Moshovos:Andreas):
  Wormhole: Wisely Predicting Multidimensional Branches. 509-520

- [Dibakar Gope](http://dblp2.uni-trier.de/pers/hd/g/Gope:Dibakar), [Mikko H. Lipasti](http://dblp2.uni-trier.de/pers/hd/l/Lipasti:Mikko_H=):
  Bias-Free Branch Predictor. 521-532

- [Adi Fuchs](http://dblp2.uni-trier.de/pers/hd/f/Fuchs:Adi), [Shie Mannor](http://dblp2.uni-trier.de/pers/hd/m/Mannor:Shie), [Uri C. Weiser](http://dblp2.uni-trier.de/pers/hd/w/Weiser:Uri_C=), [Yoav Etsion](http://dblp2.uni-trier.de/pers/hd/e/Etsion:Yoav):
  Loop-Aware Memory Prefetching Using Code Block Working Sets. 533-544

- [Stavros Volos](http://dblp2.uni-trier.de/pers/hd/v/Volos:Stavros), [Javier Picorel](http://dblp2.uni-trier.de/pers/hd/p/Picorel:Javier), [Babak Falsafi](http://dblp2.uni-trier.de/pers/hd/f/Falsafi:Babak), [Boris Grot](http://dblp2.uni-trier.de/pers/hd/g/Grot:Boris):
  **BuMP: Bulk Memory Access Prediction and Streaming**. 545-557

## Session 6B: Compilation and Code Generation

- [Michael A. Laurenzano](http://dblp2.uni-trier.de/pers/hd/l/Laurenzano:Michael_A=), [Yunqi Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Yunqi), [Lingjia Tang](http://dblp2.uni-trier.de/pers/hd/t/Tang:Lingjia), [Jason Mars](http://dblp2.uni-trier.de/pers/hd/m/Mars:Jason):
  Protean Code: Achieving Near-Free Online Code Transformations for Warehouse Scale Computers. 558-570

- [Wei Ding](http://dblp2.uni-trier.de/pers/hd/d/Ding:Wei), [Diana Guttman](http://dblp2.uni-trier.de/pers/hd/g/Guttman:Diana), [Mahmut T. Kandemir](http://dblp2.uni-trier.de/pers/hd/k/Kandemir:Mahmut_T=):
  Compiler Support for Optimizing Memory Bank-Level Parallelism. 571-582

- [Shreesha Srinath](http://dblp2.uni-trier.de/pers/hd/s/Srinath:Shreesha), [Berkin Ilbeyi](http://dblp2.uni-trier.de/pers/hd/i/Ilbeyi:Berkin), [Mingxing Tan](http://dblp2.uni-trier.de/pers/hd/t/Tan:Mingxing), [Gai Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu:Gai), [Zhiru Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Zhiru), [Christopher Batten](http://dblp2.uni-trier.de/pers/hd/b/Batten:Christopher):
  Architectural Specialization for Inter-Iteration Loop Dependence Patterns. 583-595

- [Qing Yi](http://dblp2.uni-trier.de/pers/hd/y/Yi:Qing), [Qian Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Qian), [Huimin Cui](http://dblp2.uni-trier.de/pers/hd/c/Cui:Huimin):
  Specializing Compiler Optimizations through Programmable Composition for Dense Matrix Computations. 596-608

## Session 7: Best Paper Nominees

- [Yunji Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Yunji), [Tao Luo](http://dblp2.uni-trier.de/pers/hd/l/Luo:Tao), [Shaoli Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu:Shaoli), [Shijin Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Shijin), [Liqiang He](http://dblp2.uni-trier.de/pers/hd/h/He:Liqiang), [Jia Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Jia), [Ling Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Ling), [Tianshi Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Tianshi), [Zhiwei Xu](http://dblp2.uni-trier.de/pers/hd/x/Xu:Zhiwei), [Ninghui Sun](http://dblp2.uni-trier.de/pers/hd/s/Sun:Ninghui), [Olivier Temam](http://dblp2.uni-trier.de/pers/hd/t/Temam:Olivier):
  **DaDianNao: A Machine-Learning Supercomputer**. 609-622

- [David Kadjo](http://dblp2.uni-trier.de/pers/hd/k/Kadjo:David), [Jinchun Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Jinchun), [Prabal Sharma](http://dblp2.uni-trier.de/pers/hd/s/Sharma:Prabal), [Reena Panda](http://dblp2.uni-trier.de/pers/hd/p/Panda:Reena), [Paul Gratz](http://dblp2.uni-trier.de/pers/hd/g/Gratz:Paul), [Daniel A. Jiménez](http://dblp2.uni-trier.de/pers/hd/j/Jim=eacute=nez:Daniel_A=):
  B-Fetch: Branch Prediction Directed Prefetching for Chip-Multiprocessors. 623-634

- [Daniel Lustig](http://dblp2.uni-trier.de/pers/hd/l/Lustig:Daniel), [Michael Pellauer](http://dblp2.uni-trier.de/pers/hd/p/Pellauer:Michael), [Margaret Martonosi](http://dblp2.uni-trier.de/pers/hd/m/Martonosi:Margaret):
  Pipe Check: Specifying and Verifying Microarchitectural Enforcement of Memory Consistency Models. 635-646

- [Ankit Sethia](http://dblp2.uni-trier.de/pers/hd/s/Sethia:Ankit), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=):
  Equalizer: Dynamic Tuning of GPU Resources for Efficient Execution. 647-658

- [Linhai Song](http://dblp2.uni-trier.de/pers/hd/s/Song:Linhai), [Min Feng](http://dblp2.uni-trier.de/pers/hd/f/Feng:Min), [Nishkam Ravi](http://dblp2.uni-trier.de/pers/hd/r/Ravi:Nishkam), [Yi Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang:Yi), [Srimat T. Chakradhar](http://dblp2.uni-trier.de/pers/hd/c/Chakradhar:Srimat_T=):
  COMP: Compiler Optimizations for Manycore Processors. 659-671