// Seed: 37921809
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wand id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  assign id_6 = "" + -1 - id_2 == id_2;
  wire id_7;
endmodule
module module_1 #(
    parameter id_8 = 32'd95
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(
        .id_6 (id_7[(-1)+:_id_8]),
        .id_9 (id_10 * 'b0),
        .id_11(id_12)
    ),
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39
);
  input wire id_32;
  output wire id_31;
  output wire id_30;
  output wire id_29;
  inout wire id_28;
  output wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  module_0 modCall_1 (
      id_36,
      id_19,
      id_22,
      id_35,
      id_20,
      id_2
  );
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output uwire id_9;
  input wire _id_8;
  input logic [7:0] id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_9 = 1;
endmodule
