/**
 ******************************************************************************
 * @file           : rcc.c
 * @author         : Omar_Alhossiny
 * @brief          : RCC driver implementation
 ******************************************************************************
**/

#include <MCAL/RCC/rcc.h>

/**
 * /brief     RCC initialize
 * /Details   Initialize System clock
 * /param[in] config pointer to system clock configuration
 * /return    HAL_OK       ->   System clock successfully Initialized
 *            HAL_NOT_OK   ->   System clock Initialization failed
 */
Std_Return_t RCC_SysClock_Init(RCC_CFGR* config)
{
	Std_Return_t RET = HAL_OK;
	if(NULL == config)
	{
		RET = HAL_NOT_OK;
	}
	else
	{
		MODIFY_REG(RCC->CFGR,RCC_ADC_PRESCALER_MASK,config->ADCPRE);
		MODIFY_REG(RCC->CFGR,RCC_AHB_PRESCALER_MASK,config->HPRE);
		MODIFY_REG(RCC->CFGR,RCC_MICROCONTROLLER_CLOCK_OUT_MASK,config->MCO);
		MODIFY_REG(RCC->CFGR,RCC_PLL_MUL_MASK,config->PLLMUL);
		MODIFY_REG(RCC->CFGR,RCC_APB_LOW_SPEED_PRESCALER_APB1_MASK,config->PPRE1);
		MODIFY_REG(RCC->CFGR,RCC_APB_HIGH_SPEED_PRESCALER_APB2_MASK,config->PPRE2);
		if(config->PLLXTPRE == RCC_HSE_NOT_DIVIDED)
		{
			RCC_HSE_CLOCK_NOT_DIVIDED();
		}
		else if(config->PLLXTPRE == RCC_HSE_DIVIDED_BY2)
		{
			RCC_HSE_CLOCK_DIVIDED_BY2();
		}
		else
		{
			RET = HAL_NOT_OK;
		}

		if(config->PLLSRC == RCC_PLL_SOURCE_HSI)
		{
			RCC_PLL_ENTRY_SOURCE_HSI();
			while(RCC_PLL_READ_READY_FLAG() == RCC_PLL_READY_FLAG_CLEAR)
			{

			}
		}
		else if(config->PLLSRC == RCC_PLL_SOURCE_HSE)
		{
			RCC_PLL_ENTRY_SOURCE_HSE();
		}
		else
		{
			RET = HAL_NOT_OK;
		}

		if(config->SW == RCC_SYSTEM_CLOCK_SWITCH_HSI)
		{
			RCC_HSI_CLOCK_ENABLE();
			while(RCC_HSI_READ_READY_FLAG() == RCC_HSI_READY_FLAG_CLEAR)
			{

			}
		}
		else if(config->SW == RCC_SYSTEM_CLOCK_SWITCH_HSE)
		{
			RCC_HSE_CLOCK_ENABLE();
			while(RCC_HSE_READ_READY_FLAG() == RCC_HSE_READY_FLAG_CLEAR)
			{

			}
		}
		else if(config->SW == RCC_SYSTEM_CLOCK_SWITCH_PLL)
		{
			RCC_PLL_CLOCK_ENABLE();
		}
		else
		{
			RET = HAL_NOT_OK;
		}
		MODIFY_REG(RCC->CFGR,RCC_SYSTEM_CLOCK_SWITCH_MASK,config->SW);
	}
	return RET;
}

