

================================================================
== Vitis HLS Report for 'compute_attention_coefficients_sum'
================================================================
* Date:           Mon Dec 20 19:03:31 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.754 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1466|     1466|  5.864 us|  5.864 us|  1466|  1466|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3  |     1464|     1464|        22|          1|          1|  1444|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sum_V = alloca i32 1"   --->   Operation 25 'alloca' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 26 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1"   --->   Operation 27 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%nh = alloca i32 1"   --->   Operation 29 'alloca' 'nh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %attention_coefficients_sum_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_scores_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln109 = store i11 0, i11 %indvar_flatten14" [GAT_compute.cpp:109]   --->   Operation 34 'store' 'store_ln109' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln109 = store i3 0, i3 %nh" [GAT_compute.cpp:109]   --->   Operation 35 'store' 'store_ln109' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln109 = store i10 0, i10 %indvar_flatten" [GAT_compute.cpp:109]   --->   Operation 36 'store' 'store_ln109' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln109 = store i5 0, i5 %n1" [GAT_compute.cpp:109]   --->   Operation 37 'store' 'store_ln109' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln109 = store i5 0, i5 %n2" [GAT_compute.cpp:109]   --->   Operation 38 'store' 'store_ln109' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.41ns)   --->   "%store_ln109 = store i28 0, i28 %sum_V" [GAT_compute.cpp:109]   --->   Operation 39 'store' 'store_ln109' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln109 = br void" [GAT_compute.cpp:109]   --->   Operation 40 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i11 %indvar_flatten14" [GAT_compute.cpp:109]   --->   Operation 41 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.61ns)   --->   "%icmp_ln109 = icmp_eq  i11 %indvar_flatten14_load, i11 1444" [GAT_compute.cpp:109]   --->   Operation 42 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.73ns)   --->   "%add_ln109_1 = add i11 %indvar_flatten14_load, i11 1" [GAT_compute.cpp:109]   --->   Operation 43 'add' 'add_ln109_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %.split4, void" [GAT_compute.cpp:109]   --->   Operation 44 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i10 %indvar_flatten" [GAT_compute.cpp:110]   --->   Operation 45 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%nh_load = load i3 %nh" [GAT_compute.cpp:109]   --->   Operation 46 'load' 'nh_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.57ns)   --->   "%add_ln109 = add i3 %nh_load, i3 1" [GAT_compute.cpp:109]   --->   Operation 47 'add' 'add_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.60ns)   --->   "%icmp_ln110 = icmp_eq  i10 %indvar_flatten_load_1, i10 361" [GAT_compute.cpp:110]   --->   Operation 48 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.27ns)   --->   "%select_ln109_1 = select i1 %icmp_ln110, i3 %add_ln109, i3 %nh_load" [GAT_compute.cpp:109]   --->   Operation 49 'select' 'select_ln109_1' <Predicate = (!icmp_ln109)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i3 %select_ln109_1" [GAT_compute.cpp:117]   --->   Operation 50 'zext' 'zext_ln117' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 51 [3/3] (0.99ns) (grouped into DSP with root node add_ln117)   --->   "%mul_ln117 = mul i10 %zext_ln117, i10 100" [GAT_compute.cpp:117]   --->   Operation 51 'mul' 'mul_ln117' <Predicate = (!icmp_ln109)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [GAT_compute.cpp:110]   --->   Operation 52 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.72ns)   --->   "%add_ln110_1 = add i10 %indvar_flatten_load, i10 1" [GAT_compute.cpp:110]   --->   Operation 53 'add' 'add_ln110_1' <Predicate = (!icmp_ln109)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.30ns)   --->   "%select_ln110_3 = select i1 %icmp_ln110, i10 1, i10 %add_ln110_1" [GAT_compute.cpp:110]   --->   Operation 54 'select' 'select_ln110_3' <Predicate = (!icmp_ln109)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln109 = store i11 %add_ln109_1, i11 %indvar_flatten14" [GAT_compute.cpp:109]   --->   Operation 55 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln109 = store i3 %select_ln109_1, i3 %nh" [GAT_compute.cpp:109]   --->   Operation 56 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln110 = store i10 %select_ln110_3, i10 %indvar_flatten" [GAT_compute.cpp:110]   --->   Operation 57 'store' 'store_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.50>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%n2_load = load i5 %n2" [GAT_compute.cpp:112]   --->   Operation 58 'load' 'n2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%n1_load = load i5 %n1" [GAT_compute.cpp:109]   --->   Operation 59 'load' 'n1_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.27ns)   --->   "%select_ln109 = select i1 %icmp_ln110, i5 0, i5 %n1_load" [GAT_compute.cpp:109]   --->   Operation 60 'select' 'select_ln109' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [2/3] (0.99ns) (grouped into DSP with root node add_ln117)   --->   "%mul_ln117 = mul i10 %zext_ln117, i10 100" [GAT_compute.cpp:117]   --->   Operation 61 'mul' 'mul_ln117' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln109)   --->   "%xor_ln109 = xor i1 %icmp_ln110, i1 1" [GAT_compute.cpp:109]   --->   Operation 62 'xor' 'xor_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.63ns)   --->   "%icmp_ln112 = icmp_eq  i5 %n2_load, i5 19" [GAT_compute.cpp:112]   --->   Operation 63 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln109 = and i1 %icmp_ln112, i1 %xor_ln109" [GAT_compute.cpp:109]   --->   Operation 64 'and' 'and_ln109' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.70ns)   --->   "%add_ln110 = add i5 %select_ln109, i5 1" [GAT_compute.cpp:110]   --->   Operation 65 'add' 'add_ln110' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.12ns)   --->   "%or_ln110 = or i1 %and_ln109, i1 %icmp_ln110" [GAT_compute.cpp:110]   --->   Operation 66 'or' 'or_ln110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.27ns)   --->   "%select_ln110 = select i1 %or_ln110, i5 0, i5 %n2_load" [GAT_compute.cpp:110]   --->   Operation 67 'select' 'select_ln110' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.27ns)   --->   "%select_ln110_2 = select i1 %and_ln109, i5 %add_ln110, i5 %select_ln109" [GAT_compute.cpp:110]   --->   Operation 68 'select' 'select_ln110_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i5 %select_ln110_2" [GAT_compute.cpp:117]   --->   Operation 69 'zext' 'zext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [3/3] (0.99ns) (grouped into DSP with root node add_ln114)   --->   "%mul_ln114 = mul i12 %zext_ln117_1, i12 100" [GAT_compute.cpp:114]   --->   Operation 70 'mul' 'mul_ln114' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (0.70ns)   --->   "%add_ln112 = add i5 %select_ln110, i5 1" [GAT_compute.cpp:112]   --->   Operation 71 'add' 'add_ln112' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.63ns)   --->   "%icmp_ln112_1 = icmp_eq  i5 %add_ln112, i5 19" [GAT_compute.cpp:112]   --->   Operation 72 'icmp' 'icmp_ln112_1' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112_1, void %ifFalse, void %ifTrue" [GAT_compute.cpp:112]   --->   Operation 73 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln110 = store i5 %select_ln110_2, i5 %n1" [GAT_compute.cpp:110]   --->   Operation 74 'store' 'store_ln110' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln112 = store i5 %add_ln112, i5 %n2" [GAT_compute.cpp:112]   --->   Operation 75 'store' 'store_ln112' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 77 [1/3] (0.00ns) (grouped into DSP with root node add_ln117)   --->   "%mul_ln117 = mul i10 %zext_ln117, i10 100" [GAT_compute.cpp:117]   --->   Operation 77 'mul' 'mul_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i5 %select_ln110_2" [GAT_compute.cpp:117]   --->   Operation 78 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln117 = add i10 %mul_ln117, i10 %zext_ln117_2" [GAT_compute.cpp:117]   --->   Operation 79 'add' 'add_ln117' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [2/3] (0.99ns) (grouped into DSP with root node add_ln114)   --->   "%mul_ln114 = mul i12 %zext_ln117_1, i12 100" [GAT_compute.cpp:114]   --->   Operation 80 'mul' 'mul_ln114' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 81 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln117 = add i10 %mul_ln117, i10 %zext_ln117_2" [GAT_compute.cpp:117]   --->   Operation 81 'add' 'add_ln117' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln117_3 = zext i10 %add_ln117" [GAT_compute.cpp:117]   --->   Operation 82 'zext' 'zext_ln117_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i10 %add_ln117" [GAT_compute.cpp:120]   --->   Operation 83 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [3/3] (0.99ns) (grouped into DSP with root node add_ln117_1)   --->   "%mul_ln120 = mul i16 %zext_ln120, i16 100" [GAT_compute.cpp:120]   --->   Operation 84 'mul' 'mul_ln120' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%attention_coefficients_sum_V_addr = getelementptr i28 %attention_coefficients_sum_V, i64 0, i64 %zext_ln117_3" [GAT_compute.cpp:120]   --->   Operation 85 'getelementptr' 'attention_coefficients_sum_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/3] (0.00ns) (grouped into DSP with root node add_ln114)   --->   "%mul_ln114 = mul i12 %zext_ln117_1, i12 100" [GAT_compute.cpp:114]   --->   Operation 86 'mul' 'mul_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln117_4 = zext i5 %select_ln110" [GAT_compute.cpp:117]   --->   Operation 87 'zext' 'zext_ln117_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln114 = add i12 %mul_ln114, i12 %zext_ln117_4" [GAT_compute.cpp:114]   --->   Operation 88 'add' 'add_ln114' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.89>
ST_5 : Operation 89 [2/3] (0.99ns) (grouped into DSP with root node add_ln117_1)   --->   "%mul_ln120 = mul i16 %zext_ln120, i16 100" [GAT_compute.cpp:120]   --->   Operation 89 'mul' 'mul_ln120' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln114 = add i12 %mul_ln114, i12 %zext_ln117_4" [GAT_compute.cpp:114]   --->   Operation 90 'add' 'add_ln114' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i12 %add_ln114" [GAT_compute.cpp:114]   --->   Operation 91 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%connectivity_mask_final_addr = getelementptr i32 %connectivity_mask_final, i64 0, i64 %zext_ln114" [GAT_compute.cpp:114]   --->   Operation 92 'getelementptr' 'connectivity_mask_final_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [2/2] (1.24ns)   --->   "%connectivity_mask_final_load = load i14 %connectivity_mask_final_addr" [GAT_compute.cpp:114]   --->   Operation 93 'load' 'connectivity_mask_final_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 2.10>
ST_6 : Operation 94 [1/3] (0.00ns) (grouped into DSP with root node add_ln117_1)   --->   "%mul_ln120 = mul i16 %zext_ln120, i16 100" [GAT_compute.cpp:120]   --->   Operation 94 'mul' 'mul_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln117_5 = zext i5 %select_ln110" [GAT_compute.cpp:117]   --->   Operation 95 'zext' 'zext_ln117_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln117_1 = add i16 %mul_ln120, i16 %zext_ln117_5" [GAT_compute.cpp:117]   --->   Operation 96 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 97 [1/2] (1.24ns)   --->   "%connectivity_mask_final_load = load i14 %connectivity_mask_final_addr" [GAT_compute.cpp:114]   --->   Operation 97 'load' 'connectivity_mask_final_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 98 [1/1] (0.85ns)   --->   "%icmp_ln114 = icmp_eq  i32 %connectivity_mask_final_load, i32 2147483648" [GAT_compute.cpp:114]   --->   Operation 98 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit20" [GAT_compute.cpp:114]   --->   Operation 99 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.89>
ST_7 : Operation 100 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln117_1 = add i16 %mul_ln120, i16 %zext_ln117_5" [GAT_compute.cpp:117]   --->   Operation 100 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln117_6 = zext i16 %add_ln117_1" [GAT_compute.cpp:117]   --->   Operation 101 'zext' 'zext_ln117_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%all_scores_V_addr = getelementptr i28 %all_scores_V, i64 0, i64 %zext_ln117_6" [GAT_compute.cpp:117]   --->   Operation 102 'getelementptr' 'all_scores_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [2/2] (1.24ns)   --->   "%x_V = load i16 %all_scores_V_addr" [GAT_compute.cpp:117]   --->   Operation 103 'load' 'x_V' <Predicate = (!icmp_ln114)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 40000> <RAM>
ST_7 : Operation 104 [1/1] (1.24ns)   --->   "%store_ln115 = store i28 0, i16 %all_scores_V_addr" [GAT_compute.cpp:115]   --->   Operation 104 'store' 'store_ln115' <Predicate = (icmp_ln114)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 40000> <RAM>

State 8 <SV = 7> <Delay = 2.12>
ST_8 : Operation 105 [1/2] (1.24ns)   --->   "%x_V = load i16 %all_scores_V_addr" [GAT_compute.cpp:117]   --->   Operation 105 'load' 'x_V' <Predicate = (!icmp_ln114)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 40000> <RAM>
ST_8 : Operation 106 [13/13] (0.87ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 106 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.75>
ST_9 : Operation 107 [12/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 107 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.75>
ST_10 : Operation 108 [11/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 108 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.75>
ST_11 : Operation 109 [10/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 109 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.75>
ST_12 : Operation 110 [9/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 110 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.75>
ST_13 : Operation 111 [8/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 111 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.75>
ST_14 : Operation 112 [7/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 112 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.75>
ST_15 : Operation 113 [6/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 113 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.75>
ST_16 : Operation 114 [5/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 114 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.75>
ST_17 : Operation 115 [4/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 115 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 2.75>
ST_18 : Operation 116 [3/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 116 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 2.75>
ST_19 : Operation 117 [2/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 117 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.15>
ST_20 : Operation 118 [1/13] (2.15ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 118 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.60>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%sum_V_load = load i28 %sum_V" [GAT_compute.cpp:110]   --->   Operation 119 'load' 'sum_V_load' <Predicate = (!or_ln110)> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3_str"   --->   Operation 120 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1444, i64 1444, i64 1444"   --->   Operation 121 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_110_2_VITIS_LOOP_112_3_str"   --->   Operation 122 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (0.32ns)   --->   "%select_ln110_1 = select i1 %or_ln110, i28 0, i28 %sum_V_load" [GAT_compute.cpp:110]   --->   Operation 123 'select' 'select_ln110_1' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [GAT_compute.cpp:111]   --->   Operation 124 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [GAT_compute.cpp:111]   --->   Operation 125 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.85ns)   --->   "%sum_V_1 = add i28 %op2_V, i28 %select_ln110_1"   --->   Operation 126 'add' 'sum_V_1' <Predicate = (!icmp_ln114)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 127 [1/1] (0.41ns)   --->   "%store_ln712 = store i28 %sum_V_1, i28 %sum_V"   --->   Operation 127 'store' 'store_ln712' <Predicate = (!icmp_ln114)> <Delay = 0.41>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifBlock"   --->   Operation 128 'br' 'br_ln0' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_21 : Operation 129 [1/1] (0.41ns)   --->   "%store_ln116 = store i28 %select_ln110_1, i28 %sum_V" [GAT_compute.cpp:116]   --->   Operation 129 'store' 'store_ln116' <Predicate = (icmp_ln114)> <Delay = 0.41>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln116 = br void %ifBlock" [GAT_compute.cpp:116]   --->   Operation 130 'br' 'br_ln116' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln123 = ret" [GAT_compute.cpp:123]   --->   Operation 134 'ret' 'ret_ln123' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 1.19>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%sum_V_load_1 = load i28 %sum_V" [GAT_compute.cpp:120]   --->   Operation 131 'load' 'sum_V_load_1' <Predicate = (icmp_ln112_1)> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (1.19ns)   --->   "%store_ln120 = store i28 %sum_V_load_1, i9 %attention_coefficients_sum_V_addr" [GAT_compute.cpp:120]   --->   Operation 132 'store' 'store_ln120' <Predicate = (icmp_ln112_1)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 133 'br' 'br_ln0' <Predicate = (icmp_ln112_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.88ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [12]  (0 ns)
	'load' operation ('indvar_flatten_load_1', GAT_compute.cpp:110) on local variable 'indvar_flatten' [34]  (0 ns)
	'icmp' operation ('icmp_ln110', GAT_compute.cpp:110) [39]  (0.605 ns)
	'select' operation ('select_ln109_1', GAT_compute.cpp:109) [41]  (0.278 ns)
	'mul' operation of DSP[55] ('mul_ln117', GAT_compute.cpp:117) [43]  (0.996 ns)

 <State 2>: 2.5ns
The critical path consists of the following:
	'load' operation ('n2_load', GAT_compute.cpp:112) on local variable 'n2' [32]  (0 ns)
	'icmp' operation ('icmp_ln112', GAT_compute.cpp:112) [45]  (0.637 ns)
	'and' operation ('and_ln109', GAT_compute.cpp:109) [46]  (0.122 ns)
	'or' operation ('or_ln110', GAT_compute.cpp:110) [49]  (0.122 ns)
	'select' operation ('select_ln110', GAT_compute.cpp:110) [50]  (0.278 ns)
	'add' operation ('add_ln112', GAT_compute.cpp:112) [85]  (0.707 ns)
	'icmp' operation ('icmp_ln112_1', GAT_compute.cpp:112) [86]  (0.637 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[66] ('mul_ln114', GAT_compute.cpp:114) [60]  (0.996 ns)

 <State 4>: 1.64ns
The critical path consists of the following:
	'add' operation of DSP[55] ('add_ln117', GAT_compute.cpp:117) [55]  (0.645 ns)
	'mul' operation of DSP[63] ('mul_ln120', GAT_compute.cpp:120) [58]  (0.996 ns)

 <State 5>: 1.89ns
The critical path consists of the following:
	'add' operation of DSP[66] ('add_ln114', GAT_compute.cpp:114) [66]  (0.645 ns)
	'getelementptr' operation ('connectivity_mask_final_addr', GAT_compute.cpp:114) [68]  (0 ns)
	'load' operation ('connectivity_mask_final_load', GAT_compute.cpp:114) on array 'connectivity_mask_final' [71]  (1.25 ns)

 <State 6>: 2.11ns
The critical path consists of the following:
	'load' operation ('connectivity_mask_final_load', GAT_compute.cpp:114) on array 'connectivity_mask_final' [71]  (1.25 ns)
	'icmp' operation ('icmp_ln114', GAT_compute.cpp:114) [72]  (0.859 ns)

 <State 7>: 1.89ns
The critical path consists of the following:
	'add' operation of DSP[63] ('add_ln117_1', GAT_compute.cpp:117) [63]  (0.645 ns)
	'getelementptr' operation ('all_scores_V_addr', GAT_compute.cpp:117) [65]  (0 ns)
	'store' operation ('store_ln115', GAT_compute.cpp:115) of constant 0 on array 'all_scores_V' [81]  (1.25 ns)

 <State 8>: 2.13ns
The critical path consists of the following:
	'load' operation ('x.V', GAT_compute.cpp:117) on array 'all_scores_V' [75]  (1.25 ns)
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [76]  (0.878 ns)

 <State 9>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [76]  (2.75 ns)

 <State 10>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [76]  (2.75 ns)

 <State 11>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [76]  (2.75 ns)

 <State 12>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [76]  (2.75 ns)

 <State 13>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [76]  (2.75 ns)

 <State 14>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [76]  (2.75 ns)

 <State 15>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [76]  (2.75 ns)

 <State 16>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [76]  (2.75 ns)

 <State 17>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [76]  (2.75 ns)

 <State 18>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [76]  (2.75 ns)

 <State 19>: 2.75ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [76]  (2.75 ns)

 <State 20>: 2.16ns
The critical path consists of the following:
	'call' operation ('op2_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [76]  (2.16 ns)

 <State 21>: 1.6ns
The critical path consists of the following:
	'load' operation ('sum_V_load', GAT_compute.cpp:110) on local variable 'sum.V' [31]  (0 ns)
	'select' operation ('select_ln110_1', GAT_compute.cpp:110) [51]  (0.324 ns)
	'add' operation ('sum.V') [77]  (0.856 ns)
	'store' operation ('store_ln712') of variable 'sum.V' on local variable 'sum.V' [78]  (0.42 ns)

 <State 22>: 1.2ns
The critical path consists of the following:
	'load' operation ('sum_V_load_1', GAT_compute.cpp:120) on local variable 'sum.V' [89]  (0 ns)
	'store' operation ('store_ln120', GAT_compute.cpp:120) of variable 'sum_V_load_1', GAT_compute.cpp:120 on array 'attention_coefficients_sum_V' [90]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
