// Seed: 3985931212
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_8;
  logic id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output id_14;
  input id_13;
  inout id_12;
  inout id_11;
  inout id_10;
  output id_9;
  output id_8;
  output id_7;
  input id_6;
  inout id_5;
  output id_4;
  inout id_3;
  output id_2;
  inout id_1;
  assign id_2 = id_3;
  logic id_14 = 1 < id_1;
  logic id_15, id_16, id_17;
  type_0 id_18 (.id_0(id_13)), id_19;
  logic id_20;
  logic id_21;
endmodule
