{D:/VLSI Design/verilog_practice/9_Shift_Register/Shift_regeister.v} {1 {vlog -work work -stats=none {D:/VLSI Design/verilog_practice/9_Shift_Register/Shift_regeister.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module d_ff
-- Compiling module shift_reg

Top level modules:
	d_ff
	shift_reg

} {} {}}
