`timescale 1ns / 1ps

module top #(
    parameter CNT_MAX = 21'd1_999_999,  // 100MHzï¿½ï¿½20msï¿½ï¿½ï¿½ï¿½
    parameter CNT_WIDTH = 21            // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Î»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ó¦
) (
    input  wire clk,                    // 100MHz Ê±ï¿½ï¿½
    input  wire rst_n,      
    input  wire [7:0] key,              // ï¿½ï¿½ï¿½ë¿ªï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    input  wire uart_rx,                // ï¿½ï¿½ï¿½ï¿½UART RX
    output wire uart_tx,                // ï¿½ï¿½ï¿½ï¿½UART TX
    output reg [4:0] state,             // ï¿½ï¿½Ê¾ï¿½ï¿½ï¿½ï¿½×´Ì¬
    input  uart_tx_rst_n,               // UARTï¿½ï¿½ï¿½Í¸ï¿½Î»
    input  uart_rx_rst_n,               // UARTï¿½ï¿½ï¿½Õ¸ï¿½Î»
    input  send_one,                    // ï¿½ï¿½ï¿½ï¿½ï¿½Ø´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Î·ï¿½ï¿½ï¿½
    input  send_two,                    // È·ï¿½ï¿½/ï¿½ï¿½ï¿½ï¿½/Õ¹Ê¾/ï¿½ï¿½ï¿½ã°´ï¿½ï¿½
    input  wire [1:0] mode,             // Ä£Ê½Ñ¡ï¿½ï¿½
    output reg input_error,             // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ö¾ï¿½ï¿½LEDï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    output uart_tx_work,
    output uart_rx_work,
    output work
);

// ===== ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½ï¿½ï¿½ï¿½ï¿½ =====
assign work = rst_n;
assign uart_rx_work = uart_rx_rst_n;
assign uart_tx_work = uart_tx_rst_n;

// ===== ×´Ì¬ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ =====
localparam IDLE       = 5'b00001;
localparam MATRIX_IN  = 5'b00010;
localparam MATRIX_GEN = 5'b00100;
localparam MATRIX_DIS = 5'b01000;
localparam MATRIX_OP  = 5'b10000;

// ===== UARTï¿½ï¿½ï¿½ï¿½Ä£ï¿½ï¿½Êµï¿½ï¿½ï¿½ï¿½ =====
wire [7:0] rx_data;
wire rx_done;
uart_rx #(
    .CLK_FREQ(100_000_000),
    .BAUD_RATE(115200)
) uart_rx_inst (
    .clk(clk),
    .rst_n(uart_rx_rst_n),
    .rx(uart_rx),
    .rx_data(rx_data),
    .rx_done(rx_done)
);

// ===== ï¿½ï¿½ï¿½Í´ï¿½ï¿½ï¿½ï¿½ß¼ï¿½ï¿½ï¿½send_oneï¿½ï¿½ï¿½ï¿½ï¿½Ø£ï¿½=====
reg send_one_d1, send_one_d2;
always @(posedge clk or negedge uart_tx_rst_n) begin
    if (!uart_tx_rst_n) begin
        send_one_d1 <= 1'b0;
        send_one_d2 <= 1'b0;
    end else begin 
        send_one_d1 <= send_one;
        send_one_d2 <= send_one_d1;
    end
end
wire send_flag = ~send_one_d1 & send_one_d2;

// ===== send_twoï¿½ï¿½ï¿½ï¿½ï¿½ß¼ï¿½ï¿½ï¿½20msï¿½ï¿½=====
reg [CNT_WIDTH-1:0] cnt_20ms;
reg key_flag;
reg key_sync1, key_sync2;      
always @(posedge clk or negedge uart_tx_rst_n) begin
    if (!uart_tx_rst_n) begin
        key_sync1 <= 1'b0;  
        key_sync2 <= 1'b0;
    end else begin
        key_sync1 <= send_two;
        key_sync2 <= key_sync1;  
    end
end

always @(posedge clk or negedge uart_tx_rst_n) begin
    if (!uart_tx_rst_n) begin
        cnt_20ms <= {CNT_WIDTH{1'b0}};  
    end else if (key_sync2 == 1'b0) begin  
        cnt_20ms <= {CNT_WIDTH{1'b0}};
    end else if (cnt_20ms < CNT_MAX) begin  
        cnt_20ms <= cnt_20ms + 1'b1;
    end else begin
        cnt_20ms <= cnt_20ms;  
    end
end

always @(posedge clk or negedge uart_tx_rst_n) begin
    if (!uart_tx_rst_n) begin
        key_flag <= 1'b0;
    end else if (cnt_20ms == CNT_MAX - 1'b1) begin  
        key_flag <= 1'b1;
    end else begin
        key_flag <= 1'b0;
    end
end

// ===== config_managerÄ£ï¿½ï¿½Êµï¿½ï¿½ï¿½ï¿½ =====
wire [2:0] max_per_type;
wire config_changed;
config_manager config_manager_inst (
    .clk(clk),
    .rst_n(rst_n),
    .dip_sw(key[1:0]),           // Ê¹ï¿½Ã²ï¿½ï¿½ë¿ªï¿½Øµï¿½3Î»
    .max_per_type(max_per_type),
    .config_changed(config_changed)
);

// ===== ï¿½æ´¢Ä£ï¿½é¸´Î»ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½Ã±ä»¯Ê±ï¿½ï¿½Î»ï¿½ï¿½=====
wire storage_rst_n = rst_n && !config_changed;

// ===== storageÄ£ï¿½ï¿½ï¿½Åºï¿½ï¿½ï¿½ï¿½ï¿½ =====
wire storage_wr_done;
wire [3:0] storage_wr_matrix_id;
wire [2:0] storage_q_rows;
wire [2:0] storage_q_cols;
wire [99:0] storage_q_data;
wire storage_q_valid;
wire [3:0] storage_total_matrices;
wire [124:0] storage_matrix_info_flat; 

// ===== ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä£ï¿½ï¿½ï¿½Åºï¿½ï¿½ï¿½ï¿½ï¿½ =====
wire [2:0] matrix_rows;
wire [2:0] matrix_cols;
wire [99:0] matrix_data_flat;
wire [4:0] data_index;
wire input_rows_done;
wire input_cols_done;
wire input_data_done;
wire need_restart;
wire error_latched;
wire dimension_error;
wire element_error;
wire en_matrix_in = (state == MATRIX_IN);

// ===== Genï¿½ï¿½ï¿½ï¿½Ä£ï¿½ï¿½ï¿½Åºï¿½ï¿½ï¿½ï¿½ï¿½ =====
wire gen_wr_en;
wire [2:0] gen_wr_rows;
wire [2:0] gen_wr_cols;
wire [99:0] gen_wr_data;
wire [3:0] gen_wr_matrix_id;
wire gen_wr_done;
wire gen_param_valid;
wire gen_input_complete;
wire gen_done;
wire [3:0] gen_count;
wire gen_error;
wire [2:0] gen_error_code;
wire gen_error_latched;
// ===== Operation_Process_Unitä¿¡å·å£°æ˜ =====
wire opu_error_led;
wire [3:0] opu_cnt_display;
wire opu_calc_start;
wire opu_sel_reset;
wire [2:0] opu_status_code;

// ===== functions_moduleä¿¡å·å£°æ˜ =====
wire func_opDone;
wire func_unableToOperate;
wire func_mem_read_en;
wire func_mem_write_en;
wire [5:0] func_mem_addr;
wire [3:0] func_mem_data_out;
reg [3:0] func_mem_data_in;
// ï¿½ï¿½ï¿½Ó¾ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ğ´Ê¹ï¿½ï¿?
wire matrix_in_wr_en = (state == MATRIX_IN) && input_data_done && !error_latched;

// ===== DisplayÄ£ï¿½ï¿½ï¿½Åºï¿½ï¿½ï¿½ï¿½ï¿½ =====
wire display_done;
wire [4:0] disp_state;
wire display_query_en;
wire [3:0] display_query_id;
wire display_tx_start;
wire [7:0] display_tx_data;
wire en_display = (state == MATRIX_DIS);

// ===== ï¿½ï¿½ï¿½ï¿½Õ¹ï¿½ï¿½ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ =====
// matrix_in_wr_en Õ¹ï¿½ï¿½
reg [1:0] matrix_in_wr_cnt;
reg [2:0] matrix_in_rows_latched;
reg [2:0] matrix_in_cols_latched;
reg [99:0] matrix_in_data_latched;

// gen_wr_done Õ¹ï¿½ï¿½
reg [1:0] gen_wr_cnt;
reg [2:0] gen_rows_latched;
reg [2:0] gen_cols_latched;
reg [99:0] gen_data_latched;

// storage_wr_done Õ¹ï¿½ï¿½
reg [1:0] wr_done_cnt;

// storage_q_valid Õ¹ï¿½ï¿½
reg [1:0] q_valid_cnt;
reg [2:0] q_rows_latched;
reg [2:0] q_cols_latched;
reg [99:0] q_data_latched;

// ===== Õ¹ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÅºÅ¶ï¿½ï¿½ï¿? =====
wire matrix_in_wr_en_wide = (matrix_in_wr_cnt > 0);
wire gen_wr_en_wide = (gen_wr_cnt > 0);
wire storage_wr_done_wide = (wr_done_cnt > 0);
wire storage_q_valid_wide = (q_valid_cnt > 0);

// ===== storageÄ£ï¿½ï¿½ï¿½Â·Ñ¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½Õ¹ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÅºÅ£ï¿½=====
// Ğ´ï¿½Ó¿Ú¶ï¿½Â·Ñ¡ï¿½ï¿½
wire storage_wr_en = matrix_in_wr_en_wide || gen_wr_en_wide;
wire [2:0] storage_wr_rows = matrix_in_wr_en_wide ? matrix_in_rows_latched : gen_rows_latched;
wire [2:0] storage_wr_cols = matrix_in_wr_en_wide ? matrix_in_cols_latched : gen_cols_latched;
wire [99:0] storage_wr_data = matrix_in_wr_en_wide ? matrix_in_data_latched : gen_data_latched;

// ===== Genï¿½ï¿½ï¿½ï¿½Ä£ï¿½ï¿½Ê¹ï¿½ï¿½ =====
wire en_gen = (state == MATRIX_GEN);

// ===== Genï¿½ï¿½ï¿½ï¿½Ä£ï¿½ï¿½Êµï¿½ï¿½ï¿½ï¿½ =====
gen #(
    .CLK_FREQ(100_000_000),
    .BAUD_RATE(115200),
    .SEND_END_MS(50),
    .SUPPORT_MODE(1),           // Ö§ï¿½ï¿½Ä£Ê½ï¿½ï¿½ï¿½ï¿½
    .MAX_MATRICES(12),
    .MAX_ELEMENTS(25),
    .RAND_SEED(32'h87654321)
) gen_inst (
    .clk(clk),
    .rst_n(rst_n),
    .en(en_gen),                // MATRIX_GEN×´Ì¬Ê±Ê¹ï¿½ï¿½
    .rx_done(rx_done),
    .rx_data(rx_data),
    
    // ï¿½ï¿½ï¿½ï¿½ï¿½storageï¿½Ó¿ï¿½
    .wr_en(gen_wr_en),
    .wr_rows(gen_wr_rows),
    .wr_cols(gen_wr_cols),
    .wr_data(gen_wr_data),
    .wr_matrix_id(gen_wr_matrix_id),
    .wr_done(gen_wr_done),
    
    // ×´Ì¬ï¿½ï¿½ï¿?
    .param_valid(gen_param_valid),
    .input_complete(gen_input_complete),
    .gen_done(gen_done),
    .gen_count(gen_count),
    .error(gen_error),
    .error_code(gen_error_code),
    .error_latched(gen_error_latched)
);

// ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ñ¯ï¿½Ó¿Ú¶ï¿½Â·Ñ¡ï¿½ï¿½
wire storage_query_en = display_query_en;
wire [3:0] storage_query_id = display_query_id;

// ===== storageÄ£ï¿½ï¿½Êµï¿½ï¿½ï¿½ï¿½ =====
storage #(
    .MAX_MATRICES(12)
) storage_inst (
    .clk(clk),
    .rst_n(storage_rst_n),
    .max_per_type(max_per_type),
    
    // Ğ´ï¿½Ó¿ï¿½
    .wr_en(storage_wr_en),
    .wr_rows(storage_wr_rows),
    .wr_cols(storage_wr_cols),
    .wr_data(storage_wr_data),
    .wr_done(storage_wr_done),
    .wr_matrix_id(storage_wr_matrix_id),
    
    // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ñ¯ï¿½Ó¿ï¿½
    .query_en(storage_query_en),
    .query_id(storage_query_id),
    .q_rows(storage_q_rows),
    .q_cols(storage_q_cols),
    .q_data(storage_q_data),
    .q_valid(storage_q_valid),
    
    // Í³ï¿½ï¿½ï¿½ï¿½Ï¢
    .total_matrices(storage_total_matrices),
    .matrix_info_flat(storage_matrix_info_flat)
);

// ===== ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä£ï¿½ï¿½Êµï¿½ï¿½ï¿½ï¿½ =====
matrix_in #(
    .CLK_FREQ(100_000_000),
    .BAUD_RATE(115200),
    .SEND_END_MS(50)
) matrix_in_inst (
    .clk(clk),
    .rst_n(rst_n),
    .en(en_matrix_in),
    .rx_done(rx_done),
    .rx_data(rx_data),
    .matrix_rows(matrix_rows),
    .matrix_cols(matrix_cols),
    .matrix_data_flat(matrix_data_flat),
    .data_index(data_index),
    .input_rows_done(input_rows_done),
    .input_cols_done(input_cols_done),
    .input_data_done(input_data_done),
    .dimension_error(dimension_error),
    .element_error(element_error),
    .need_restart(need_restart),
    .error_latched(error_latched)
);
// ===== UARTï¿½ï¿½ï¿½ï¿½Ä£ï¿½ï¿½ï¿½Åºï¿½ =====
wire tx_busy;
// ===== DisplayÄ£ï¿½ï¿½Êµï¿½ï¿½ï¿½ï¿½ =====
matrix_display #(
    .CLK_FREQ(100_000_000),
    .BAUD_RATE(115200),
    .MAX_MATRICES(12)  
) display_inst (
    .clk(clk),
    .rst_n(rst_n),
    
    // ï¿½ï¿½ï¿½Æ½Ó¿ï¿½
    .display_en(en_display),
   
    // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ñ¯ï¿½Ó¿ï¿½ - Ê¹ï¿½ï¿½Õ¹ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÅºÅºï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?
    .query_en(display_query_en),
    .query_id(display_query_id),
    .q_rows(q_rows_latched),
    .q_cols(q_cols_latched),
    .q_data(q_data_latched),
    .q_valid(storage_q_valid_wide),
    
    // Í³ï¿½ï¿½ï¿½ï¿½Ï¢ï¿½Ó¿ï¿½
    .total_matrices(storage_total_matrices),
    .matrix_info_flat(storage_matrix_info_flat),
    
    // UARTï¿½ï¿½ï¿½Í½Ó¿ï¿½
    .uart_tx_start(display_tx_start),
    .uart_tx_data(display_tx_data),
    .uart_tx_busy(tx_busy),
    
    // ×´Ì¬ï¿½ï¿½ï¿?
    .display_done(display_done),
    .disp_state(disp_state[3:0])  // åªè¿æ¥ä½4ä½?
);



// ===== UARTï¿½ï¿½ï¿½Í¶ï¿½Â·Ñ¡ï¿½ï¿½ï¿½ï¿½ =====
wire uart_tx_start_sel = (state == MATRIX_DIS) ? display_tx_start : send_flag;
wire [7:0] uart_tx_data_sel = (state == MATRIX_DIS) ? display_tx_data : key;

// ===== UARTï¿½ï¿½ï¿½ï¿½Ä£ï¿½ï¿½Êµï¿½ï¿½ï¿½ï¿½ =====
uart_tx #(
    .CLK_FREQ(100_000_000),
    .BAUD_RATE(115200)
) uart_tx_inst (
    .clk(clk),
    .rst_n(uart_tx_rst_n),
    .tx_start(uart_tx_start_sel),
    .tx_data(uart_tx_data_sel),
    .tx(uart_tx),
    .tx_busy(tx_busy)
);
// ===== Operation_Process_Unitæ¨¡å—å®ä¾‹åŒ? =====
Operation_Process_Unit #(
    .CLK_FREQ(100_000_000)
) opu_inst (
    .clk(clk),
    .rst_n(rst_n),
    .confirm_btn(key_flag),              // ä½¿ç”¨æ¶ˆæŠ–åçš„æŒ‰é”®æ ‡å¿—
    .op_code(mode[0]),                   // ä½¿ç”¨modeçš„æœ€ä½ä½ä½œä¸ºè¿ç®—ç ?
    .matA_row({5'b0, storage_q_rows}),   // æ‰©å±•åˆ?8ä½?
    .matA_col({5'b0, storage_q_cols}),   // æ‰©å±•åˆ?8ä½?
    .matB_row({5'b0, storage_q_rows}),   // æ‰©å±•åˆ?8ä½?
    .matB_col({5'b0, storage_q_cols}),   // æ‰©å±•åˆ?8ä½?
    .config_en(1'b0),                    // æš‚æ—¶ç¦ç”¨é…ç½®
    .config_val(4'd10),                  // é»˜è®¤10ç§?
    .error_led(opu_error_led),
    .cnt_display(opu_cnt_display),
    .calc_start(opu_calc_start),
    .sel_reset(opu_sel_reset),
    .status_code(opu_status_code)
);

// ===== functions_moduleæ¨¡å—å®ä¾‹åŒ? =====
functions_module func_inst (
    .clk(clk),
    .reset(~rst_n),                      // functions_moduleä½¿ç”¨é«˜ç”µå¹³å¤ä½?
    .funSel(key[7:6]),                  // ä½¿ç”¨modeä½œä¸ºåŠŸèƒ½é€‰æ‹©
    .funEn(opu_calc_start),              // ä½¿ç”¨OPUçš„calc_startå¯åŠ¨è®¡ç®—
    .scalar_val(key[5:2]),               // ä½¿ç”¨keyçš„ä½4ä½ä½œä¸ºæ ‡é‡å??
    .A_m({1'b0, storage_q_rows}),        // æ‰©å±•åˆ?4ä½?
    .A_n({1'b0, storage_q_cols}),        // æ‰©å±•åˆ?4ä½?
    .B_m({1'b0, storage_q_rows}),        // æ‰©å±•åˆ?4ä½?
    .B_n({1'b0, storage_q_cols}),        // æ‰©å±•åˆ?4ä½?
    .opDone(func_opDone),
    .unableToOperate(func_unableToOperate),
    .mem_read_en(func_mem_read_en),
    .mem_write_en(func_mem_write_en),
    .mem_addr(func_mem_addr),
    .mem_data_in(func_mem_data_in),
    .mem_data_out(func_mem_data_out)
);

// ===== ç®?å•çš„å†…å­˜æ•°æ®è¾“å…¥é€»è¾‘ï¼ˆéœ€è¦æ ¹æ®å®é™…å­˜å‚¨æ¨¡å—è°ƒæ•´ï¼‰=====
always @(func_mem_read_en or func_mem_addr) begin
    func_mem_data_in = 4'b0;  // é»˜è®¤å€¼ï¼Œéœ?è¦æ ¹æ®å®é™…æƒ…å†µè¿æ¥åˆ°å­˜å‚¨æ¨¡å—
end

// ===== ï¿½ï¿½ï¿½ï¿½Õ¹ï¿½ï¿½ï¿½ß¼ï¿½ =====
// 1. matrix_in_wr_en Õ¹ï¿½ï¿½
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        matrix_in_wr_cnt <= 2'b00;
        matrix_in_rows_latched <= 3'b0;
        matrix_in_cols_latched <= 3'b0;
        matrix_in_data_latched <= 100'b0;
    end else begin
        // ï¿½ï¿½ï¿½Ô­Ê? matrix_in_wr_en ï¿½ï¿½ï¿½ï¿½
        if (matrix_in_wr_en) begin
            // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
            matrix_in_rows_latched <= matrix_rows;
            matrix_in_cols_latched <= matrix_cols;
            matrix_in_data_latched <= matrix_data_flat;
            // ï¿½ï¿½ï¿½ï¿½Õ¹ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
            matrix_in_wr_cnt <= 2'b10;  // Õ¹ï¿½ï¿½2ï¿½ï¿½ï¿½ï¿½
        end else if (matrix_in_wr_cnt > 0) begin
            // ï¿½İ¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
            matrix_in_wr_cnt <= matrix_in_wr_cnt - 1'b1;
        end
    end
end

// 2. gen_wr_done Õ¹ï¿½ï¿½ï¿½ï¿½gen_integratedï¿½ï¿½wr_doneï¿½ï¿½
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        gen_wr_cnt <= 2'b00;
        gen_rows_latched <= 3'b0;
        gen_cols_latched <= 3'b0;
        gen_data_latched <= 100'b0;
    end else begin
        // ï¿½ï¿½ï¿½Ô­Ê? gen_wr_done ï¿½ï¿½ï¿½ï¿½
        if (gen_wr_done) begin
            // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
            gen_rows_latched <= gen_wr_rows;
            gen_cols_latched <= gen_wr_cols;
            gen_data_latched <= gen_wr_data;
            // ï¿½ï¿½ï¿½ï¿½Õ¹ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
            gen_wr_cnt <= 2'b10;  // Õ¹ï¿½ï¿½2ï¿½ï¿½ï¿½ï¿½
        end else if (gen_wr_cnt > 0) begin
            // ï¿½İ¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
            gen_wr_cnt <= gen_wr_cnt - 1'b1;
        end
    end
end

// 3. storage_wr_done Õ¹ï¿½ï¿½
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        wr_done_cnt <= 2'b00;
    end else begin
        // ï¿½ï¿½ï¿½Ô­Ê? storage_wr_done ï¿½ï¿½ï¿½ï¿½
        if (storage_wr_done) begin
            // ï¿½ï¿½ï¿½ï¿½Õ¹ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
            wr_done_cnt <= 2'b10;  // Õ¹ï¿½ï¿½2ï¿½ï¿½ï¿½ï¿½
        end else if (wr_done_cnt > 0) begin
            // ï¿½İ¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
            wr_done_cnt <= wr_done_cnt - 1'b1;
        end
    end
end

// 4. storage_q_valid Õ¹ï¿½ï¿½
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        q_valid_cnt <= 2'b00;
        q_rows_latched <= 3'b0;
        q_cols_latched <= 3'b0;
        q_data_latched <= 100'b0;
    end else begin
        // ï¿½ï¿½ï¿½Ô­Ê? storage_q_valid ï¿½ï¿½ï¿½ï¿½
        if (storage_q_valid) begin
            // ï¿½ï¿½ï¿½ï¿½ï¿½Ñ¯ï¿½ï¿½ï¿½
            q_rows_latched <= storage_q_rows;
            q_cols_latched <= storage_q_cols;
            q_data_latched <= storage_q_data;
            // ï¿½ï¿½ï¿½ï¿½Õ¹ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
            q_valid_cnt <= 2'b10;  // Õ¹ï¿½ï¿½2ï¿½ï¿½ï¿½ï¿½
        end else if (q_valid_cnt > 0) begin
            // ï¿½İ¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
            q_valid_cnt <= q_valid_cnt - 1'b1;
        end
    end
end

// ===== ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½matrix_inï¿½ï¿½gen_integratedï¿½ï¿½ï¿½ï¿½=====
reg [CNT_WIDTH-1:0] err_cnt;
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        input_error <= 1'b0;
        err_cnt <= {CNT_WIDTH{1'b0}};
    end else begin
        // ï¿½ï¿½ï¿½matrix_inï¿½ï¿½gen_integratedÄ£ï¿½ï¿½Ä´ï¿½ï¿½ï¿?
        // ï¿½ï¿½ï¿½Ö´ï¿½ï¿½ó²»¿ï¿½ï¿½ï¿½Í¬Ê±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Îªï¿½ï¿½ï¿½ï¿½Ä£Ê½ï¿½ï¿½Í¬Ê±ï¿½ï¿½ï¿½ï¿½
        if (error_latched || gen_error_latched) begin
            // ï¿½ï¿½âµ½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?1ï¿½ï¿½ï¿½ï¿½ï¿½Ã·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
            err_cnt <= {CNT_WIDTH{1'b0}};
            input_error <= 1'b1;
        end else begin
            // ï¿½Ş´ï¿½ï¿½ï¿½ï¿½Ó³ï¿½20msï¿½ï¿½ï¿½ï¿½ï¿½ã£¨ï¿½ï¿½ï¿½ï¿½Ã«ï¿½Ì£ï¿½
            if (err_cnt < CNT_MAX) begin
                err_cnt <= err_cnt + 1'b1;
            end else begin
                input_error <= 1'b0;
            end
        end
    end
end

// ===== ×´Ì¬ï¿½ï¿½ï¿½ß¼ï¿½ =====
reg [4:0] next_state;
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        state <= IDLE;
    end else begin
        state <= next_state;
    end
end

always @(*) begin
    next_state = state;
    case (state)
        IDLE: begin
            if (key_flag) begin
                case (mode)
                    2'b00: next_state = MATRIX_IN;
                    2'b01: next_state = MATRIX_GEN;
                    2'b10: next_state = MATRIX_DIS;
                    2'b11: next_state = MATRIX_OP;
                    default: next_state = IDLE;
                endcase
            end
        end
        
        MATRIX_IN: begin
            // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Éºï¿½ï¿½Ô¶ï¿½ï¿½Øµï¿½IDLE
            if (matrix_in_wr_en) begin
                next_state = IDLE;
            end
            // ï¿½ï¿½ï¿½ß°ï¿½ï¿½Ë³ï¿½ï¿½ï¿½ï¿½Øµï¿½IDLE
            else if (key_flag && (mode != 2'b00)) begin
                next_state = IDLE;
            end
        end
        
        MATRIX_GEN: begin
            // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Éºï¿½Øµï¿½IDLE
            if (gen_done) begin
                next_state = IDLE;
            end
            // ï¿½ï¿½ï¿½ß°ï¿½ï¿½Ë³ï¿½ï¿½ï¿½ï¿½Øµï¿½IDLE
            else if (key_flag && (mode != 2'b01)) begin
                next_state = IDLE;
            end
        end
        
        MATRIX_DIS: begin
            // Õ¹Ê¾ï¿½ï¿½Éºï¿½Øµï¿½IDLE
            if (display_done) begin
                next_state = IDLE;
            end
            // ï¿½ï¿½ï¿½ß°ï¿½ï¿½Ë³ï¿½ï¿½ï¿½ï¿½Øµï¿½IDLE
            else if (key_flag && (mode != 2'b10)) begin
                next_state = IDLE;
            end
        end
        
        MATRIX_OP: begin
            // ï¿½ï¿½ï¿½ï¿½Ä£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½ï¿½Ğ¶ï¿?
            // ï¿½ï¿½ï¿½ß°ï¿½ï¿½Ë³ï¿½ï¿½ï¿½ï¿½Øµï¿½IDLE
            if (key_flag && (mode != 2'b11)) begin
                next_state = IDLE;
            end
        end
        
        default: next_state = IDLE;
    endcase
end

endmodule
