{"Source Block": ["verilog-ethernet/rtl/axis_gmii_tx.v@102:112@HdlIdDef", "reg gmii_tx_en_reg = 1'b0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 1'b0, gmii_tx_er_next;\n\nreg s_axis_tready_reg = 1'b0, s_axis_tready_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\nassign s_axis_tready = s_axis_tready_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_gmii_tx.v@104:114", "\nreg s_axis_tready_reg = 1'b0, s_axis_tready_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\nassign s_axis_tready = s_axis_tready_reg;\n\nassign gmii_txd = gmii_txd_reg;\n"], ["verilog-ethernet/rtl/axis_gmii_tx.v@100:110", "\nreg [7:0] gmii_txd_reg = 8'd0, gmii_txd_next;\nreg gmii_tx_en_reg = 1'b0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 1'b0, gmii_tx_er_next;\n\nreg s_axis_tready_reg = 1'b0, s_axis_tready_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n"], ["verilog-ethernet/rtl/axis_gmii_tx.v@102:112", "reg gmii_tx_en_reg = 1'b0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 1'b0, gmii_tx_er_next;\n\nreg s_axis_tready_reg = 1'b0, s_axis_tready_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\nassign s_axis_tready = s_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_gmii_tx.v@105:115", "reg s_axis_tready_reg = 1'b0, s_axis_tready_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\nassign s_axis_tready = s_axis_tready_reg;\n\nassign gmii_txd = gmii_txd_reg;\nassign gmii_tx_en = gmii_tx_en_reg;\n"], ["verilog-ethernet/rtl/axis_gmii_tx.v@98:108", "\nreg [15:0] frame_ptr_reg = 16'd0, frame_ptr_next;\n\nreg [7:0] gmii_txd_reg = 8'd0, gmii_txd_next;\nreg gmii_tx_en_reg = 1'b0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 1'b0, gmii_tx_er_next;\n\nreg s_axis_tready_reg = 1'b0, s_axis_tready_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n\n"], ["verilog-ethernet/rtl/axis_gmii_tx.v@100:110", "\nreg [7:0] gmii_txd_reg = 8'd0, gmii_txd_next;\nreg gmii_tx_en_reg = 1'b0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 1'b0, gmii_tx_er_next;\n\nreg s_axis_tready_reg = 1'b0, s_axis_tready_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n"], ["verilog-ethernet/rtl/axis_gmii_tx.v@98:108", "\nreg [15:0] frame_ptr_reg = 16'd0, frame_ptr_next;\n\nreg [7:0] gmii_txd_reg = 8'd0, gmii_txd_next;\nreg gmii_tx_en_reg = 1'b0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 1'b0, gmii_tx_er_next;\n\nreg s_axis_tready_reg = 1'b0, s_axis_tready_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n\n"]], "Diff Content": {"Delete": [], "Add": [[107, "reg error_underflow_reg = 1'b0, error_underflow_next;\n"]]}}