0.7
2020.1
May 27 2020
20:09:33
D:/CPU_design/lab3/registers/registers.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/CPU_design/lab3/registers/registers.srcs/sim_1/new/regfile_tb.v,1693315184,verilog,,,,regfile_tb,,,,,,,,
D:/CPU_design/lab3/registers/registers.srcs/sources_1/new/regfile.v,1693310191,verilog,,D:/CPU_design/lab3/registers/registers.srcs/sim_1/new/regfile_tb.v,,regfile,,,,,,,,
