;redcode
;assert 1
	SPL 0, <-3
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <4, 2
	SUB <4, 2
	SUB 0, 19
	CMP -4, 30
	SUB 0, 19
	SLT -1, -0
	SPL 0, <-2
	SUB <4, -52
	SUB 0, 19
	MOV -1, <-20
	SUB 0, 19
	SUB @121, 105
	MOV -1, <-20
	MOV -1, <-20
	JMP -1, @-20
	SUB 0, 19
	SUB 2, 419
	ADD 4, 30
	SUB 0, 0
	SUB @13, 0
	SUB <4, 2
	MOV 0, 190
	ADD 210, 61
	SLT 12, @10
	JMN @0, 0
	SLT @0, @2
	SUB <4, 2
	ADD 4, 30
	SUB 0, 19
	JMN @0, 0
	ADD 4, 30
	SUB @121, 106
	JMN 210, 61
	SUB #72, @241
	SUB 0, 190
	SLT 12, @10
	SLT 721, 410
	SUB #72, @241
	SUB #72, @241
	SUB <4, 2
	SUB @121, 106
	SUB <4, 2
	SUB <4, 2
	JMP -1, @-20
	SPL 0, <-2
	SPL 0, <-2
