// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.994786,HLS_SYN_LAT=4,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=909,HLS_SYN_LUT=2663,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        instr_memory_address0,
        instr_memory_ce0,
        instr_memory_q0,
        data_memory_address0,
        data_memory_ce0,
        data_memory_we0,
        data_memory_d0,
        data_memory_q0,
        error
);

parameter    ap_ST_fsm_state1 = 56'd1;
parameter    ap_ST_fsm_state2 = 56'd2;
parameter    ap_ST_fsm_state3 = 56'd4;
parameter    ap_ST_fsm_state4 = 56'd8;
parameter    ap_ST_fsm_state5 = 56'd16;
parameter    ap_ST_fsm_state6 = 56'd32;
parameter    ap_ST_fsm_state7 = 56'd64;
parameter    ap_ST_fsm_state8 = 56'd128;
parameter    ap_ST_fsm_state9 = 56'd256;
parameter    ap_ST_fsm_state10 = 56'd512;
parameter    ap_ST_fsm_state11 = 56'd1024;
parameter    ap_ST_fsm_state12 = 56'd2048;
parameter    ap_ST_fsm_state13 = 56'd4096;
parameter    ap_ST_fsm_state14 = 56'd8192;
parameter    ap_ST_fsm_state15 = 56'd16384;
parameter    ap_ST_fsm_state16 = 56'd32768;
parameter    ap_ST_fsm_state17 = 56'd65536;
parameter    ap_ST_fsm_state18 = 56'd131072;
parameter    ap_ST_fsm_state19 = 56'd262144;
parameter    ap_ST_fsm_state20 = 56'd524288;
parameter    ap_ST_fsm_state21 = 56'd1048576;
parameter    ap_ST_fsm_state22 = 56'd2097152;
parameter    ap_ST_fsm_state23 = 56'd4194304;
parameter    ap_ST_fsm_state24 = 56'd8388608;
parameter    ap_ST_fsm_state25 = 56'd16777216;
parameter    ap_ST_fsm_state26 = 56'd33554432;
parameter    ap_ST_fsm_state27 = 56'd67108864;
parameter    ap_ST_fsm_state28 = 56'd134217728;
parameter    ap_ST_fsm_state29 = 56'd268435456;
parameter    ap_ST_fsm_state30 = 56'd536870912;
parameter    ap_ST_fsm_state31 = 56'd1073741824;
parameter    ap_ST_fsm_state32 = 56'd2147483648;
parameter    ap_ST_fsm_state33 = 56'd4294967296;
parameter    ap_ST_fsm_state34 = 56'd8589934592;
parameter    ap_ST_fsm_state35 = 56'd17179869184;
parameter    ap_ST_fsm_state36 = 56'd34359738368;
parameter    ap_ST_fsm_state37 = 56'd68719476736;
parameter    ap_ST_fsm_state38 = 56'd137438953472;
parameter    ap_ST_fsm_state39 = 56'd274877906944;
parameter    ap_ST_fsm_state40 = 56'd549755813888;
parameter    ap_ST_fsm_state41 = 56'd1099511627776;
parameter    ap_ST_fsm_state42 = 56'd2199023255552;
parameter    ap_ST_fsm_state43 = 56'd4398046511104;
parameter    ap_ST_fsm_state44 = 56'd8796093022208;
parameter    ap_ST_fsm_state45 = 56'd17592186044416;
parameter    ap_ST_fsm_state46 = 56'd35184372088832;
parameter    ap_ST_fsm_state47 = 56'd70368744177664;
parameter    ap_ST_fsm_state48 = 56'd140737488355328;
parameter    ap_ST_fsm_state49 = 56'd281474976710656;
parameter    ap_ST_fsm_state50 = 56'd562949953421312;
parameter    ap_ST_fsm_state51 = 56'd1125899906842624;
parameter    ap_ST_fsm_state52 = 56'd2251799813685248;
parameter    ap_ST_fsm_state53 = 56'd4503599627370496;
parameter    ap_ST_fsm_state54 = 56'd9007199254740992;
parameter    ap_ST_fsm_state55 = 56'd18014398509481984;
parameter    ap_ST_fsm_state56 = 56'd36028797018963968;

input   ap_clk;
input   ap_rst;
output  [15:0] instr_memory_address0;
output   instr_memory_ce0;
input  [31:0] instr_memory_q0;
output  [15:0] data_memory_address0;
output   data_memory_ce0;
output   data_memory_we0;
output  [31:0] data_memory_d0;
input  [31:0] data_memory_q0;
output  [0:0] error;

reg instr_memory_ce0;
reg[15:0] data_memory_address0;
reg data_memory_ce0;
reg data_memory_we0;
reg[31:0] data_memory_d0;

reg   [31:0] p_pc;
reg   [0:0] p_error;
reg   [4:0] xreg_address0;
reg    xreg_ce0;
reg    xreg_we0;
reg   [31:0] xreg_d0;
wire   [31:0] xreg_q0;
reg   [4:0] xreg_address1;
reg    xreg_ce1;
reg    xreg_we1;
reg   [31:0] xreg_d1;
wire   [31:0] xreg_q1;
reg   [31:0] reg_1427;
(* fsm_encoding = "none" *) reg   [55:0] ap_CS_fsm;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state32;
reg   [2:0] funct3_reg_2814;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state37;
reg   [31:0] p_pc_load_reg_2797;
wire    ap_CS_fsm_state1;
wire   [6:0] op_code_fu_1451_p1;
reg   [6:0] op_code_reg_2810;
wire    ap_CS_fsm_state2;
wire   [2:0] funct3_fu_1455_p4;
wire   [4:0] rs1_fu_1485_p4;
reg   [4:0] rs1_reg_2821;
wire   [4:0] rs2_fu_1495_p4;
reg   [4:0] rs2_reg_2826;
reg   [4:0] rd_reg_2837;
wire  signed [31:0] sext_ln42_fu_1565_p1;
reg  signed [31:0] sext_ln42_reg_2877;
wire  signed [11:0] imm_I_fu_1569_p4;
reg  signed [11:0] imm_I_reg_2882;
wire  signed [31:0] sext_ln43_fu_1579_p1;
reg  signed [31:0] sext_ln43_reg_2888;
wire  signed [28:0] sext_ln43_1_fu_1583_p1;
reg  signed [28:0] sext_ln43_1_reg_2899;
reg   [4:0] imm_I2_reg_2904;
wire  signed [31:0] sext_ln45_fu_1639_p1;
reg  signed [31:0] sext_ln45_reg_2911;
wire  signed [11:0] tmp_4_fu_1663_p3;
reg  signed [11:0] tmp_4_reg_2916;
wire   [31:0] imm_U_fu_1681_p3;
reg   [31:0] imm_U_reg_2923;
wire   [0:0] icmp_ln362_fu_1699_p2;
reg   [0:0] icmp_ln362_reg_2935;
wire   [0:0] icmp_ln236_fu_1693_p2;
wire   [6:0] funct7_fu_1465_p4;
wire   [0:0] or_ln362_fu_1920_p2;
wire    ap_CS_fsm_state5;
wire   [31:0] or_ln337_fu_1924_p2;
reg   [31:0] or_ln337_reg_3161;
wire    ap_CS_fsm_state6;
wire   [4:0] trunc_ln327_fu_1934_p1;
reg   [4:0] trunc_ln327_reg_3166;
wire   [31:0] ashr_ln327_fu_1941_p2;
reg   [31:0] ashr_ln327_reg_3171;
wire    ap_CS_fsm_state9;
wire   [4:0] trunc_ln324_fu_1951_p1;
reg   [4:0] trunc_ln324_reg_3176;
wire   [31:0] lshr_ln324_fu_1958_p2;
reg   [31:0] lshr_ln324_reg_3181;
wire    ap_CS_fsm_state12;
wire   [31:0] xor_ln315_fu_1968_p2;
reg   [31:0] xor_ln315_reg_3186;
wire    ap_CS_fsm_state14;
wire   [0:0] grp_fu_1359_p2;
reg   [0:0] icmp_ln303_reg_3191;
wire    ap_CS_fsm_state16;
wire   [0:0] grp_fu_1365_p2;
reg   [0:0] icmp_ln291_reg_3196;
wire    ap_CS_fsm_state18;
wire   [4:0] trunc_ln283_fu_1994_p1;
reg   [4:0] trunc_ln283_reg_3201;
wire   [31:0] shl_ln283_fu_2001_p2;
reg   [31:0] shl_ln283_reg_3206;
wire    ap_CS_fsm_state21;
wire   [31:0] sub_ln273_fu_2011_p2;
reg   [31:0] sub_ln273_reg_3211;
wire    ap_CS_fsm_state23;
wire   [31:0] add_ln269_fu_2021_p2;
reg   [31:0] add_ln269_reg_3216;
wire    ap_CS_fsm_state25;
wire   [31:0] and_ln345_fu_2031_p2;
reg   [31:0] and_ln345_reg_3221;
wire    ap_CS_fsm_state27;
wire   [31:0] shl_ln237_fu_2044_p2;
reg   [31:0] shl_ln237_reg_3226;
wire    ap_CS_fsm_state30;
wire   [0:0] icmp_ln220_fu_2054_p2;
reg   [0:0] icmp_ln220_reg_3231;
wire   [0:0] icmp_ln213_fu_2059_p2;
reg   [0:0] icmp_ln213_reg_3236;
wire   [31:0] ashr_ln249_fu_2123_p2;
reg   [31:0] ashr_ln249_reg_3241;
wire    ap_CS_fsm_state35;
wire   [31:0] lshr_ln246_fu_2136_p2;
reg   [31:0] lshr_ln246_reg_3246;
wire    ap_CS_fsm_state38;
wire   [1:0] trunc_ln170_1_fu_2166_p1;
reg   [1:0] trunc_ln170_1_reg_3251;
wire    ap_CS_fsm_state40;
reg   [0:0] tmp_13_reg_3257;
reg   [15:0] pos_5_reg_3262;
reg   [0:0] tmp_14_reg_3273;
wire   [1:0] trunc_ln114_1_fu_2232_p1;
reg   [1:0] trunc_ln114_1_reg_3278;
reg   [0:0] tmp_10_reg_3284;
reg   [15:0] pos_2_reg_3289;
reg   [0:0] tmp_11_reg_3306;
wire   [0:0] xor_ln171_fu_2280_p2;
reg   [0:0] xor_ln171_reg_3311;
wire    ap_CS_fsm_state41;
wire   [0:0] or_ln171_fu_2285_p2;
reg   [0:0] or_ln171_reg_3318;
wire   [2:0] select_ln177_fu_2316_p3;
reg   [2:0] select_ln177_reg_3325;
reg   [15:0] data_memory_addr_19_reg_3339;
reg   [15:0] data_memory_addr_18_reg_3349;
reg   [15:0] data_memory_addr_17_reg_3359;
reg   [15:0] data_memory_addr_16_reg_3369;
reg   [15:0] data_memory_addr_15_reg_3379;
reg   [15:0] data_memory_addr_14_reg_3389;
wire   [0:0] xor_ln115_fu_2375_p2;
reg   [0:0] xor_ln115_reg_3394;
wire   [0:0] or_ln115_fu_2380_p2;
reg   [0:0] or_ln115_reg_3403;
wire   [2:0] select_ln121_fu_2411_p3;
reg   [2:0] select_ln121_reg_3412;
reg   [0:0] icmp_ln102_reg_3481;
wire    ap_CS_fsm_state50;
reg   [0:0] icmp_ln96_reg_3485;
reg   [0:0] icmp_ln90_reg_3489;
reg   [0:0] icmp_ln84_reg_3493;
wire   [0:0] grp_fu_1411_p2;
reg   [0:0] icmp_ln78_reg_3497;
reg   [0:0] icmp_ln72_reg_3501;
wire    ap_CS_fsm_state53;
wire   [31:0] add_ln66_fu_2748_p2;
reg   [31:0] add_ln66_reg_3510;
wire    ap_CS_fsm_state54;
wire   [0:0] ap_phi_mux_p_error_flag_17_phi_fu_1071_p100;
reg   [0:0] p_error_flag_17_reg_1066;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
reg   [0:0] p_error_loc_17_reg_1214;
reg   [0:0] ap_phi_mux_p_error_loc_18_phi_fu_1337_p18;
reg   [0:0] p_error_loc_18_reg_1334;
wire    ap_CS_fsm_state55;
wire   [63:0] zext_ln33_fu_1446_p1;
wire   [63:0] zext_ln337_fu_1705_p1;
wire   [63:0] zext_ln337_1_fu_1710_p1;
wire   [63:0] zext_ln327_fu_1715_p1;
wire   [63:0] zext_ln327_1_fu_1720_p1;
wire   [63:0] zext_ln324_1_fu_1730_p1;
wire   [63:0] zext_ln324_fu_1725_p1;
wire   [63:0] zext_ln315_fu_1735_p1;
wire   [63:0] zext_ln315_1_fu_1740_p1;
wire   [63:0] zext_ln303_fu_1745_p1;
wire   [63:0] zext_ln303_1_fu_1750_p1;
wire   [63:0] zext_ln291_fu_1755_p1;
wire   [63:0] zext_ln291_1_fu_1760_p1;
wire   [63:0] zext_ln283_1_fu_1770_p1;
wire   [63:0] zext_ln283_fu_1765_p1;
wire   [63:0] zext_ln273_fu_1775_p1;
wire   [63:0] zext_ln273_1_fu_1780_p1;
wire   [63:0] zext_ln269_fu_1785_p1;
wire   [63:0] zext_ln269_1_fu_1790_p1;
wire   [63:0] zext_ln345_fu_1795_p1;
wire   [63:0] zext_ln345_1_fu_1800_p1;
wire   [63:0] zext_ln237_fu_1805_p1;
wire   [63:0] zext_ln233_fu_1810_p1;
wire   [63:0] zext_ln230_fu_1815_p1;
wire   [63:0] zext_ln227_fu_1820_p1;
wire   [63:0] zext_ln220_fu_1825_p1;
wire   [63:0] zext_ln213_fu_1830_p1;
wire   [63:0] zext_ln210_fu_1835_p1;
wire   [63:0] zext_ln249_fu_1840_p1;
wire   [63:0] zext_ln246_fu_1845_p1;
wire   [63:0] zext_ln170_fu_1850_p1;
wire   [63:0] zext_ln114_fu_1855_p1;
wire   [63:0] zext_ln102_fu_1860_p1;
wire   [63:0] zext_ln102_1_fu_1865_p1;
wire   [63:0] zext_ln96_fu_1870_p1;
wire   [63:0] zext_ln96_1_fu_1875_p1;
wire   [63:0] zext_ln90_fu_1880_p1;
wire   [63:0] zext_ln90_1_fu_1885_p1;
wire   [63:0] zext_ln84_fu_1890_p1;
wire   [63:0] zext_ln84_1_fu_1895_p1;
wire   [63:0] zext_ln78_fu_1900_p1;
wire   [63:0] zext_ln78_1_fu_1905_p1;
wire   [63:0] zext_ln72_fu_1910_p1;
wire   [63:0] zext_ln72_1_fu_1915_p1;
wire   [63:0] zext_ln337_2_fu_1930_p1;
wire   [63:0] zext_ln327_3_fu_1947_p1;
wire   [63:0] zext_ln324_3_fu_1964_p1;
wire   [63:0] zext_ln315_2_fu_1974_p1;
wire   [63:0] zext_ln304_fu_1978_p1;
wire   [63:0] zext_ln292_fu_1986_p1;
wire   [63:0] zext_ln283_3_fu_2007_p1;
wire   [63:0] zext_ln273_2_fu_2017_p1;
wire   [63:0] zext_ln269_2_fu_2027_p1;
wire   [63:0] zext_ln345_2_fu_2037_p1;
wire   [63:0] zext_ln237_2_fu_2050_p1;
wire   [63:0] zext_ln233_1_fu_2070_p1;
wire   [63:0] zext_ln230_1_fu_2080_p1;
wire   [63:0] zext_ln227_1_fu_2090_p1;
wire   [63:0] zext_ln221_fu_2094_p1;
wire   [63:0] zext_ln214_fu_2102_p1;
wire   [63:0] zext_ln210_1_fu_2116_p1;
wire   [63:0] zext_ln249_2_fu_2129_p1;
wire   [63:0] zext_ln246_2_fu_2142_p1;
wire   [63:0] zext_ln198_fu_2323_p1;
wire   [63:0] zext_ln194_fu_2327_p1;
wire   [63:0] zext_ln194_1_fu_2331_p1;
wire   [63:0] zext_ln192_fu_2335_p1;
wire   [63:0] zext_ln192_1_fu_2339_p1;
wire   [63:0] zext_ln187_fu_2343_p1;
wire   [63:0] zext_ln187_1_fu_2347_p1;
wire   [63:0] zext_ln185_fu_2351_p1;
wire   [63:0] zext_ln185_1_fu_2355_p1;
wire   [63:0] zext_ln183_fu_2359_p1;
wire   [63:0] zext_ln183_1_fu_2363_p1;
wire   [63:0] zext_ln181_fu_2367_p1;
wire   [63:0] zext_ln181_1_fu_2371_p1;
wire   [63:0] zext_ln159_fu_2418_p1;
wire   [63:0] zext_ln157_fu_2422_p1;
wire   [63:0] zext_ln152_fu_2426_p1;
wire   [63:0] zext_ln150_fu_2430_p1;
wire   [63:0] zext_ln148_fu_2434_p1;
wire   [63:0] zext_ln146_fu_2438_p1;
wire   [63:0] zext_ln142_fu_2442_p1;
wire   [63:0] zext_ln138_fu_2446_p1;
wire   [63:0] zext_ln136_fu_2450_p1;
wire   [63:0] zext_ln131_fu_2454_p1;
wire   [63:0] zext_ln129_fu_2458_p1;
wire   [63:0] zext_ln127_fu_2462_p1;
wire   [63:0] zext_ln125_fu_2466_p1;
wire   [63:0] zext_ln198_1_fu_2470_p1;
wire   [63:0] zext_ln159_2_fu_2581_p1;
wire   [63:0] zext_ln157_2_fu_2594_p1;
wire   [63:0] zext_ln152_2_fu_2603_p1;
wire   [63:0] zext_ln150_2_fu_2612_p1;
wire   [63:0] zext_ln148_2_fu_2621_p1;
wire   [63:0] zext_ln146_2_fu_2634_p1;
wire   [63:0] zext_ln142_1_fu_2638_p1;
wire   [63:0] zext_ln138_1_fu_2647_p1;
wire   [63:0] zext_ln136_1_fu_2660_p1;
wire   [63:0] zext_ln131_1_fu_2669_p1;
wire   [63:0] zext_ln129_1_fu_2678_p1;
wire   [63:0] zext_ln127_1_fu_2687_p1;
wire   [63:0] zext_ln125_1_fu_2700_p1;
wire   [63:0] zext_ln65_fu_2740_p1;
wire    ap_CS_fsm_state52;
wire   [63:0] zext_ln66_fu_2744_p1;
wire   [63:0] zext_ln60_fu_2770_p1;
wire   [63:0] zext_ln57_fu_2789_p1;
wire   [63:0] zext_ln54_fu_2793_p1;
wire   [31:0] add_ln61_fu_2774_p2;
wire   [31:0] grp_fu_1421_p2;
wire   [31:0] grp_fu_1417_p2;
wire   [31:0] zext_ln303_2_fu_1982_p1;
wire   [31:0] zext_ln291_2_fu_1990_p1;
wire   [31:0] and_ln233_fu_2064_p2;
wire   [31:0] or_ln230_fu_2074_p2;
wire   [31:0] xor_ln227_fu_2084_p2;
wire   [31:0] zext_ln220_1_fu_2098_p1;
wire   [31:0] zext_ln213_1_fu_2106_p1;
wire   [31:0] add_ln210_fu_2110_p2;
wire   [31:0] zext_ln159_1_fu_2576_p1;
wire   [31:0] zext_ln157_1_fu_2589_p1;
wire   [31:0] zext_ln152_1_fu_2598_p1;
wire   [31:0] zext_ln150_1_fu_2607_p1;
wire   [31:0] zext_ln148_1_fu_2616_p1;
wire   [31:0] zext_ln146_1_fu_2629_p1;
wire  signed [31:0] sext_ln138_fu_2642_p1;
wire  signed [31:0] sext_ln136_fu_2655_p1;
wire  signed [31:0] sext_ln131_fu_2664_p1;
wire  signed [31:0] sext_ln129_fu_2673_p1;
wire  signed [31:0] sext_ln127_fu_2682_p1;
wire  signed [31:0] sext_ln125_fu_2695_p1;
wire   [31:0] add_ln57_fu_2784_p2;
wire   [31:0] tmp_29_fu_2478_p5;
wire   [31:0] tmp_28_fu_2495_p5;
wire   [31:0] tmp_27_fu_2512_p5;
wire   [31:0] tmp_26_fu_2529_p5;
wire   [31:0] tmp_25_fu_2546_p5;
wire   [31:0] tmp_24_fu_2563_p5;
wire   [15:0] lshr_ln_fu_1436_p4;
wire   [0:0] tmp_2_fu_1543_p3;
wire   [0:0] tmp_1_fu_1535_p3;
wire   [5:0] tmp_s_fu_1525_p4;
wire   [3:0] tmp_fu_1515_p4;
wire   [12:0] imm_B_fu_1551_p6;
wire   [7:0] tmp_6_fu_1615_p4;
wire   [0:0] tmp_5_fu_1607_p3;
wire   [9:0] tmp_3_fu_1597_p4;
wire   [20:0] imm_J_fu_1625_p6;
wire   [6:0] tmp_8_fu_1653_p4;
wire   [4:0] tmp_7_fu_1643_p4;
wire   [19:0] tmp_9_fu_1671_p4;
wire   [11:0] funct12_fu_1475_p4;
wire   [31:0] zext_ln327_2_fu_1938_p1;
wire   [31:0] zext_ln324_2_fu_1955_p1;
wire   [31:0] zext_ln283_2_fu_1998_p1;
wire   [31:0] zext_ln237_1_fu_2041_p1;
wire   [31:0] zext_ln249_1_fu_2120_p1;
wire   [31:0] zext_ln246_1_fu_2133_p1;
wire   [33:0] zext_ln170_1_fu_2150_p1;
wire  signed [33:0] sext_ln170_fu_2154_p1;
wire   [33:0] add_ln170_fu_2160_p2;
wire   [28:0] trunc_ln170_fu_2146_p1;
wire  signed [28:0] sext_ln170_1_fu_2157_p1;
wire   [17:0] trunc_ln170_2_fu_2173_p1;
wire  signed [17:0] sext_ln170_2_fu_2170_p1;
wire   [28:0] pos_3_fu_2177_p2;
wire   [17:0] pos_4_fu_2183_p2;
wire   [33:0] zext_ln114_1_fu_2219_p1;
wire  signed [33:0] sext_ln114_fu_2223_p1;
wire   [33:0] add_ln114_fu_2226_p2;
wire   [28:0] trunc_ln114_fu_2215_p1;
wire   [17:0] trunc_ln114_2_fu_2239_p1;
wire  signed [17:0] sext_ln114_1_fu_2236_p1;
wire   [28:0] pos_fu_2243_p2;
wire   [17:0] pos_1_fu_2248_p2;
wire   [1:0] sub_ln177_fu_2290_p2;
wire   [2:0] p_and_t3_fu_2295_p3;
wire   [2:0] sub_ln177_1_fu_2303_p2;
wire   [2:0] tmp_15_fu_2309_p3;
wire   [1:0] sub_ln121_fu_2385_p2;
wire   [2:0] p_and_t_fu_2390_p3;
wire   [2:0] sub_ln121_1_fu_2398_p2;
wire   [2:0] tmp_12_fu_2404_p3;
wire   [15:0] trunc_ln194_fu_2474_p1;
wire   [15:0] trunc_ln192_fu_2491_p1;
wire   [7:0] trunc_ln187_fu_2508_p1;
wire   [7:0] trunc_ln185_fu_2525_p1;
wire   [7:0] trunc_ln183_fu_2542_p1;
wire   [7:0] trunc_ln181_fu_2559_p1;
wire   [15:0] grp_fu_1371_p4;
wire   [15:0] trunc_ln157_fu_2585_p1;
wire   [7:0] grp_fu_1381_p4;
wire   [7:0] grp_fu_1391_p4;
wire   [7:0] grp_fu_1401_p4;
wire   [7:0] trunc_ln146_fu_2625_p1;
wire   [15:0] trunc_ln136_fu_2651_p1;
wire   [7:0] trunc_ln125_fu_2691_p1;
reg   [55:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
reg    ap_condition_1013;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 p_pc = 32'd0;
#0 p_error = 1'd0;
#0 ap_CS_fsm = 56'd1;
end

processor_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xreg_address0),
    .ce0(xreg_ce0),
    .we0(xreg_we0),
    .d0(xreg_d0),
    .q0(xreg_q0),
    .address1(xreg_address1),
    .ce1(xreg_ce1),
    .we1(xreg_we1),
    .d1(xreg_d1),
    .q1(xreg_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_pc <= 32'd0;
    end else begin
        if ((((icmp_ln72_reg_3501 == 1'd1) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd0)) | ((icmp_ln78_reg_3497 == 1'd0) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd1)) | ((icmp_ln84_reg_3493 == 1'd1) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd4)) | ((icmp_ln90_reg_3489 == 1'd0) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd5)) | ((icmp_ln96_reg_3485 == 1'd1) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd6)) | ((icmp_ln102_reg_3481 == 1'd0) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd7)))) begin
            p_pc <= grp_fu_1417_p2;
        end else if (((1'b1 == ap_CS_fsm_state55) & ((((((((((icmp_ln96_reg_3485 == 1'd0) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd6)) | ((icmp_ln102_reg_3481 == 1'd1) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd7))) | ((icmp_ln90_reg_3489 == 1'd1) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd5))) | ((icmp_ln84_reg_3493 == 1'd0) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd4))) | ((op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd3))) | ((op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd2))) | (~(funct3_reg_2814 == 3'd5) & ~(funct3_reg_2814 == 3'd1) & ~(funct3_reg_2814 == 3'd4) & ~(funct3_reg_2814 == 3'd6) & ~(funct3_reg_2814 == 3'd7) & (icmp_ln72_reg_3501 == 1'd0) & (op_code_reg_2810 == 7'd99))) | ((icmp_ln78_reg_3497 == 1'd1) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd1))) | (~(op_code_reg_2810 == 7'd99) & ~(op_code_reg_2810 == 7'd111) & ~(op_code_reg_2810 == 7'd103))))) begin
            p_pc <= grp_fu_1421_p2;
        end else if (((1'b1 == ap_CS_fsm_state55) & (op_code_reg_2810 == 7'd103))) begin
            p_pc <= add_ln66_reg_3510;
        end else if (((1'b1 == ap_CS_fsm_state56) & (op_code_reg_2810 == 7'd111))) begin
            p_pc <= add_ln61_fu_2774_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state47))) begin
        p_error_flag_17_reg_1066 <= xor_ln115_reg_3394;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42))) begin
        p_error_flag_17_reg_1066 <= xor_ln171_reg_3311;
    end else if (((~(funct3_reg_2814 == 3'd5) & ~(funct3_reg_2814 == 3'd1) & ~(funct3_reg_2814 == 3'd2) & ~(funct3_reg_2814 == 3'd0) & ~(funct3_reg_2814 == 3'd4) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3)) | (~(funct3_reg_2814 == 3'd1) & ~(funct3_reg_2814 == 3'd2) & ~(funct3_reg_2814 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35)) | (~(funct7_fu_1465_p4 == 7'd0) & ~(funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd0) & (op_code_fu_1451_p1 == 7'd51)) | (~(funct7_fu_1465_p4 == 7'd0) & ~(funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd19)) | (~(funct7_fu_1465_p4 == 7'd0) & ~(funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd7) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 
    == 3'd1) & (op_code_fu_1451_p1 == 7'd19)) | ((icmp_ln236_fu_1693_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd1) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd2) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd3) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd4) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd6) & (op_code_fu_1451_p1 == 7'd51)) | (~(op_code_fu_1451_p1 == 7'd103) & ~(op_code_fu_1451_p1 == 7'd111) & ~(op_code_fu_1451_p1 == 7'd23) & ~(op_code_fu_1451_p1 == 7'd55) & ~(op_code_fu_1451_p1 == 7'd99) & ~(op_code_fu_1451_p1 == 7'd3) & ~(op_code_fu_1451_p1 == 7'd35) & ~(op_code_fu_1451_p1 == 7'd19) & ~(op_code_fu_1451_p1 == 7'd51) & ~(op_code_fu_1451_p1 == 7'd115) & (1'b1 == ap_CS_fsm_state2)) 
    | ((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1455_p4 == 3'd2) & (op_code_fu_1451_p1 == 7'd99)) | ((funct3_fu_1455_p4 == 3'd3) & (op_code_fu_1451_p1 == 7'd99)))))) begin
        p_error_flag_17_reg_1066 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state28) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd2)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd3)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd0)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd4)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd6)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd7)) | ((icmp_ln72_reg_3501 == 1'd0) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd0)) | ((icmp_ln78_reg_3497 == 1'd1) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd1)) | ((icmp_ln84_reg_3493 == 1'd0) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd4)) | ((icmp_ln90_reg_3489 
    == 1'd1) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd5)) | ((icmp_ln96_reg_3485 == 1'd0) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd6)) | ((icmp_ln102_reg_3481 == 1'd1) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd7)) | ((1'b1 == ap_CS_fsm_state56) & (op_code_reg_2810 == 7'd55)) | ((1'b1 == ap_CS_fsm_state56) & (op_code_reg_2810 == 7'd23)))) begin
        p_error_flag_17_reg_1066 <= 1'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        p_error_flag_17_reg_1066 <= icmp_ln362_reg_2935;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state47))) begin
        p_error_loc_17_reg_1214 <= or_ln115_reg_3403;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42))) begin
        p_error_loc_17_reg_1214 <= or_ln171_reg_3318;
    end else if (((~(funct3_reg_2814 == 3'd5) & ~(funct3_reg_2814 == 3'd1) & ~(funct3_reg_2814 == 3'd2) & ~(funct3_reg_2814 == 3'd0) & ~(funct3_reg_2814 == 3'd4) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3)) | (~(funct3_reg_2814 == 3'd1) & ~(funct3_reg_2814 == 3'd2) & ~(funct3_reg_2814 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35)) | (~(funct7_fu_1465_p4 == 7'd0) & ~(funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd0) & (op_code_fu_1451_p1 == 7'd51)) | (~(funct7_fu_1465_p4 == 7'd0) & ~(funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd19)) | (~(funct7_fu_1465_p4 == 7'd0) & ~(funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd7) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 
    == 3'd1) & (op_code_fu_1451_p1 == 7'd19)) | ((icmp_ln236_fu_1693_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd1) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd2) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd3) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd4) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd6) & (op_code_fu_1451_p1 == 7'd51)) | (~(op_code_fu_1451_p1 == 7'd103) & ~(op_code_fu_1451_p1 == 7'd111) & ~(op_code_fu_1451_p1 == 7'd23) & ~(op_code_fu_1451_p1 == 7'd55) & ~(op_code_fu_1451_p1 == 7'd99) & ~(op_code_fu_1451_p1 == 7'd3) & ~(op_code_fu_1451_p1 == 7'd35) & ~(op_code_fu_1451_p1 == 7'd19) & ~(op_code_fu_1451_p1 == 7'd51) & ~(op_code_fu_1451_p1 == 7'd115) & (1'b1 == ap_CS_fsm_state2)) 
    | ((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1455_p4 == 3'd2) & (op_code_fu_1451_p1 == 7'd99)) | ((funct3_fu_1455_p4 == 3'd3) & (op_code_fu_1451_p1 == 7'd99)))))) begin
        p_error_loc_17_reg_1214 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state28) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd2)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd3)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd0)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd4)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd6)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd7)) | ((icmp_ln72_reg_3501 == 1'd0) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd0)) | ((icmp_ln78_reg_3497 == 1'd1) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd1)) | ((icmp_ln84_reg_3493 == 1'd0) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd4)) | ((icmp_ln90_reg_3489 
    == 1'd1) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd5)) | ((icmp_ln96_reg_3485 == 1'd0) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd6)) | ((icmp_ln102_reg_3481 == 1'd1) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd7)) | ((1'b1 == ap_CS_fsm_state56) & (op_code_reg_2810 == 7'd55)) | ((1'b1 == ap_CS_fsm_state56) & (op_code_reg_2810 == 7'd23)))) begin
        p_error_loc_17_reg_1214 <= p_error;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        p_error_loc_17_reg_1214 <= or_ln362_fu_1920_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state55) & ((((((((((icmp_ln96_reg_3485 == 1'd0) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd6)) | ((icmp_ln102_reg_3481 == 1'd1) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd7))) | ((icmp_ln90_reg_3489 == 1'd1) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd5))) | ((icmp_ln84_reg_3493 == 1'd0) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd4))) | ((op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd3))) | ((op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd2))) | (~(funct3_reg_2814 == 3'd5) & ~(funct3_reg_2814 == 3'd1) & ~(funct3_reg_2814 == 3'd4) & ~(funct3_reg_2814 == 3'd6) & ~(funct3_reg_2814 == 3'd7) & (icmp_ln72_reg_3501 == 1'd0) & (op_code_reg_2810 == 7'd99))) | ((icmp_ln78_reg_3497 == 1'd1) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd1))) | (~(op_code_reg_2810 == 7'd99) & ~(op_code_reg_2810 == 7'd111) & ~(op_code_reg_2810 == 7'd103))))) begin
        p_error_loc_18_reg_1334 <= p_error_loc_17_reg_1214;
    end else if ((((icmp_ln72_reg_3501 == 1'd1) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd0)) | ((icmp_ln78_reg_3497 == 1'd0) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd1)) | ((icmp_ln84_reg_3493 == 1'd1) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd4)) | ((icmp_ln90_reg_3489 == 1'd0) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd5)) | ((icmp_ln96_reg_3485 == 1'd1) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd6)) | ((icmp_ln102_reg_3481 == 1'd0) & (1'b1 == ap_CS_fsm_state51) & (funct3_reg_2814 == 3'd7)) | ((1'b1 == ap_CS_fsm_state55) & (op_code_reg_2810 == 7'd103)) | ((1'b1 == ap_CS_fsm_state56) & (op_code_reg_2810 == 7'd111)))) begin
        p_error_loc_18_reg_1334 <= p_error;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state32) & (funct3_reg_2814 == 3'd0)) | ((1'b1 == ap_CS_fsm_state32) & (funct3_reg_2814 == 3'd4)) | ((1'b1 == ap_CS_fsm_state32) & (funct3_reg_2814 == 3'd6)) | ((1'b1 == ap_CS_fsm_state32) & (funct3_reg_2814 == 3'd7)))) begin
        reg_1427 <= xreg_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        reg_1427 <= xreg_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln269_reg_3216 <= add_ln269_fu_2021_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        add_ln66_reg_3510 <= add_ln66_fu_2748_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        and_ln345_reg_3221 <= and_ln345_fu_2031_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        ashr_ln249_reg_3241 <= ashr_ln249_fu_2123_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ashr_ln327_reg_3171 <= ashr_ln327_fu_1941_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln177_fu_2316_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0))) begin
        data_memory_addr_14_reg_3389 <= zext_ln181_1_fu_2371_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln177_fu_2316_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0))) begin
        data_memory_addr_15_reg_3379 <= zext_ln183_1_fu_2363_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln177_fu_2316_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0))) begin
        data_memory_addr_16_reg_3369 <= zext_ln185_1_fu_2355_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln177_fu_2316_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0))) begin
        data_memory_addr_17_reg_3359 <= zext_ln187_1_fu_2347_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln177_fu_2316_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd1))) begin
        data_memory_addr_18_reg_3349 <= zext_ln192_1_fu_2339_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln177_fu_2316_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd1))) begin
        data_memory_addr_19_reg_3339 <= zext_ln194_1_fu_2331_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct3_reg_2814 <= {{instr_memory_q0[14:12]}};
        imm_I2_reg_2904 <= {{instr_memory_q0[24:20]}};
        imm_I_reg_2882 <= {{instr_memory_q0[31:20]}};
        imm_U_reg_2923[31 : 12] <= imm_U_fu_1681_p3[31 : 12];
        op_code_reg_2810 <= op_code_fu_1451_p1;
        rd_reg_2837 <= {{instr_memory_q0[11:7]}};
        rs1_reg_2821 <= {{instr_memory_q0[19:15]}};
        rs2_reg_2826 <= {{instr_memory_q0[24:20]}};
        sext_ln42_reg_2877[31 : 1] <= sext_ln42_fu_1565_p1[31 : 1];
        sext_ln43_1_reg_2899 <= sext_ln43_1_fu_1583_p1;
        sext_ln43_reg_2888 <= sext_ln43_fu_1579_p1;
        sext_ln45_reg_2911[31 : 1] <= sext_ln45_fu_1639_p1[31 : 1];
        tmp_4_reg_2916 <= tmp_4_fu_1663_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (funct3_reg_2814 == 3'd7))) begin
        icmp_ln102_reg_3481 <= grp_fu_1359_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state32) & (funct3_reg_2814 == 3'd2))) begin
        icmp_ln213_reg_3236 <= icmp_ln213_fu_2059_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state32) & (funct3_reg_2814 == 3'd3))) begin
        icmp_ln220_reg_3231 <= icmp_ln220_fu_2054_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        icmp_ln291_reg_3196 <= grp_fu_1365_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        icmp_ln303_reg_3191 <= grp_fu_1359_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1451_p1 == 7'd115))) begin
        icmp_ln362_reg_2935 <= icmp_ln362_fu_1699_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (funct3_reg_2814 == 3'd0))) begin
        icmp_ln72_reg_3501 <= grp_fu_1411_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (funct3_reg_2814 == 3'd1))) begin
        icmp_ln78_reg_3497 <= grp_fu_1411_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (funct3_reg_2814 == 3'd4))) begin
        icmp_ln84_reg_3493 <= grp_fu_1365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (funct3_reg_2814 == 3'd5))) begin
        icmp_ln90_reg_3489 <= grp_fu_1365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (funct3_reg_2814 == 3'd6))) begin
        icmp_ln96_reg_3485 <= grp_fu_1359_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        lshr_ln246_reg_3246 <= lshr_ln246_fu_2136_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        lshr_ln324_reg_3181 <= lshr_ln324_fu_1958_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3))) begin
        or_ln115_reg_3403 <= or_ln115_fu_2380_p2;
        select_ln121_reg_3412 <= select_ln121_fu_2411_p3;
        xor_ln115_reg_3394 <= xor_ln115_fu_2375_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35))) begin
        or_ln171_reg_3318 <= or_ln171_fu_2285_p2;
        select_ln177_reg_3325 <= select_ln177_fu_2316_p3;
        xor_ln171_reg_3311 <= xor_ln171_fu_2280_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        or_ln337_reg_3161 <= or_ln337_fu_1924_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state55) & ((((((((((ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 == 1'd1) & (icmp_ln96_reg_3485 == 1'd0) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd6)) | ((ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 == 1'd1) & (icmp_ln102_reg_3481 == 1'd1) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd7))) | ((ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 == 1'd1) & (icmp_ln90_reg_3489 == 1'd1) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd5))) | ((ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 == 1'd1) & (icmp_ln84_reg_3493 == 1'd0) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd4))) | ((ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 == 1'd1) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd3))) | ((ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 == 1'd1) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd2))) | (~(funct3_reg_2814 == 3'd5) & ~(funct3_reg_2814 == 3'd1) & ~(funct3_reg_2814 == 3'd4) & ~(funct3_reg_2814 == 3'd6) & ~(funct3_reg_2814 == 3'd7) & (ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 
    == 1'd1) & (icmp_ln72_reg_3501 == 1'd0) & (op_code_reg_2810 == 7'd99))) | ((ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 == 1'd1) & (icmp_ln78_reg_3497 == 1'd1) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd1))) | (~(op_code_reg_2810 == 7'd99) & ~(op_code_reg_2810 == 7'd111) & ~(op_code_reg_2810 == 7'd103) & (ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 == 1'd1))))) begin
        p_error <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        p_pc_load_reg_2797 <= p_pc;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (op_code_reg_2810 == 7'd3))) begin
        pos_2_reg_3289 <= {{pos_1_fu_2248_p2[17:2]}};
        tmp_10_reg_3284 <= pos_fu_2243_p2[32'd28];
        tmp_11_reg_3306 <= add_ln114_fu_2226_p2[32'd33];
        trunc_ln114_1_reg_3278 <= trunc_ln114_1_fu_2232_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (op_code_reg_2810 == 7'd35))) begin
        pos_5_reg_3262 <= {{pos_4_fu_2183_p2[17:2]}};
        tmp_13_reg_3257 <= pos_3_fu_2177_p2[32'd28];
        tmp_14_reg_3273 <= add_ln170_fu_2160_p2[32'd33];
        trunc_ln170_1_reg_3251 <= trunc_ln170_1_fu_2166_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        shl_ln237_reg_3226 <= shl_ln237_fu_2044_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        shl_ln283_reg_3206 <= shl_ln283_fu_2001_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sub_ln273_reg_3211 <= sub_ln273_fu_2011_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        trunc_ln283_reg_3201 <= trunc_ln283_fu_1994_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        trunc_ln324_reg_3176 <= trunc_ln324_fu_1951_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        trunc_ln327_reg_3166 <= trunc_ln327_fu_1934_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        xor_ln315_reg_3186 <= xor_ln315_fu_1968_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        if ((1'b1 == ap_condition_1013)) begin
            ap_phi_mux_p_error_loc_18_phi_fu_1337_p18 = p_error_loc_17_reg_1214;
        end else if ((op_code_reg_2810 == 7'd103)) begin
            ap_phi_mux_p_error_loc_18_phi_fu_1337_p18 = p_error;
        end else begin
            ap_phi_mux_p_error_loc_18_phi_fu_1337_p18 = p_error_loc_18_reg_1334;
        end
    end else begin
        ap_phi_mux_p_error_loc_18_phi_fu_1337_p18 = p_error_loc_18_reg_1334;
    end
end

always @ (*) begin
    if (((select_ln177_reg_3325 == 3'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        data_memory_address0 = data_memory_addr_14_reg_3389;
    end else if (((select_ln177_reg_3325 == 3'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        data_memory_address0 = data_memory_addr_15_reg_3379;
    end else if (((select_ln177_reg_3325 == 3'd2) & (1'b1 == ap_CS_fsm_state44))) begin
        data_memory_address0 = data_memory_addr_16_reg_3369;
    end else if (((select_ln177_reg_3325 == 3'd3) & (1'b1 == ap_CS_fsm_state44))) begin
        data_memory_address0 = data_memory_addr_17_reg_3359;
    end else if (((select_ln177_reg_3325 == 3'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        data_memory_address0 = data_memory_addr_18_reg_3349;
    end else if (((select_ln177_reg_3325 == 3'd2) & (1'b1 == ap_CS_fsm_state43))) begin
        data_memory_address0 = data_memory_addr_19_reg_3339;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        data_memory_address0 = zext_ln198_1_fu_2470_p1;
    end else if (((select_ln121_fu_2411_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd0))) begin
        data_memory_address0 = zext_ln125_fu_2466_p1;
    end else if (((select_ln121_fu_2411_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd0))) begin
        data_memory_address0 = zext_ln127_fu_2462_p1;
    end else if (((select_ln121_fu_2411_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd0))) begin
        data_memory_address0 = zext_ln129_fu_2458_p1;
    end else if (((select_ln121_fu_2411_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd0))) begin
        data_memory_address0 = zext_ln131_fu_2454_p1;
    end else if (((select_ln121_fu_2411_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd1))) begin
        data_memory_address0 = zext_ln136_fu_2450_p1;
    end else if (((select_ln121_fu_2411_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd1))) begin
        data_memory_address0 = zext_ln138_fu_2446_p1;
    end else if (((1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd2))) begin
        data_memory_address0 = zext_ln142_fu_2442_p1;
    end else if (((select_ln121_fu_2411_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd4))) begin
        data_memory_address0 = zext_ln146_fu_2438_p1;
    end else if (((select_ln121_fu_2411_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd4))) begin
        data_memory_address0 = zext_ln148_fu_2434_p1;
    end else if (((select_ln121_fu_2411_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd4))) begin
        data_memory_address0 = zext_ln150_fu_2430_p1;
    end else if (((select_ln121_fu_2411_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd4))) begin
        data_memory_address0 = zext_ln152_fu_2426_p1;
    end else if (((select_ln121_fu_2411_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd5))) begin
        data_memory_address0 = zext_ln157_fu_2422_p1;
    end else if (((select_ln121_fu_2411_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd5))) begin
        data_memory_address0 = zext_ln159_fu_2418_p1;
    end else if (((select_ln177_fu_2316_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0))) begin
        data_memory_address0 = zext_ln181_1_fu_2371_p1;
    end else if (((select_ln177_fu_2316_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0))) begin
        data_memory_address0 = zext_ln183_1_fu_2363_p1;
    end else if (((select_ln177_fu_2316_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0))) begin
        data_memory_address0 = zext_ln185_1_fu_2355_p1;
    end else if (((select_ln177_fu_2316_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0))) begin
        data_memory_address0 = zext_ln187_1_fu_2347_p1;
    end else if (((select_ln177_fu_2316_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd1))) begin
        data_memory_address0 = zext_ln192_1_fu_2339_p1;
    end else if (((select_ln177_fu_2316_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd1))) begin
        data_memory_address0 = zext_ln194_1_fu_2331_p1;
    end else begin
        data_memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | ((select_ln121_fu_2411_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd0)) | ((select_ln121_fu_2411_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd4)) | ((select_ln121_fu_2411_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd0)) | ((select_ln121_fu_2411_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd4)) | ((select_ln121_fu_2411_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd5)) | ((select_ln121_fu_2411_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd1)) | ((select_ln121_fu_2411_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd0)) | ((select_ln121_fu_2411_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd4)) 
    | ((select_ln121_fu_2411_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd5)) | ((select_ln121_fu_2411_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd1)) | ((select_ln121_fu_2411_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd0)) | ((select_ln121_fu_2411_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd4)) | ((select_ln177_fu_2316_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0)) | ((select_ln177_fu_2316_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0)) | ((select_ln177_fu_2316_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd1)) | ((select_ln177_fu_2316_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0)) | ((select_ln177_fu_2316_p3 
    == 3'd2) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd1)) | ((select_ln177_fu_2316_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0)) | ((1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd2)) | ((select_ln177_reg_3325 == 3'd1) & (1'b1 == ap_CS_fsm_state44)) | ((select_ln177_reg_3325 == 3'd3) & (1'b1 == ap_CS_fsm_state44)) | ((select_ln177_reg_3325 == 3'd0) & (1'b1 == ap_CS_fsm_state44)) | ((select_ln177_reg_3325 == 3'd0) & (1'b1 == ap_CS_fsm_state43)) | ((select_ln177_reg_3325 == 3'd2) & (1'b1 == ap_CS_fsm_state44)) | ((select_ln177_reg_3325 == 3'd2) & (1'b1 == ap_CS_fsm_state43)))) begin
        data_memory_ce0 = 1'b1;
    end else begin
        data_memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln177_reg_3325 == 3'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        data_memory_d0 = tmp_24_fu_2563_p5;
    end else if (((select_ln177_reg_3325 == 3'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        data_memory_d0 = tmp_25_fu_2546_p5;
    end else if (((select_ln177_reg_3325 == 3'd2) & (1'b1 == ap_CS_fsm_state44))) begin
        data_memory_d0 = tmp_26_fu_2529_p5;
    end else if (((select_ln177_reg_3325 == 3'd3) & (1'b1 == ap_CS_fsm_state44))) begin
        data_memory_d0 = tmp_27_fu_2512_p5;
    end else if (((select_ln177_reg_3325 == 3'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        data_memory_d0 = tmp_28_fu_2495_p5;
    end else if (((select_ln177_reg_3325 == 3'd2) & (1'b1 == ap_CS_fsm_state43))) begin
        data_memory_d0 = tmp_29_fu_2478_p5;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        data_memory_d0 = xreg_q0;
    end else begin
        data_memory_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | ((select_ln177_reg_3325 == 3'd1) & (1'b1 == ap_CS_fsm_state44)) | ((select_ln177_reg_3325 == 3'd3) & (1'b1 == ap_CS_fsm_state44)) | ((select_ln177_reg_3325 == 3'd0) & (1'b1 == ap_CS_fsm_state44)) | ((select_ln177_reg_3325 == 3'd0) & (1'b1 == ap_CS_fsm_state43)) | ((select_ln177_reg_3325 == 3'd2) & (1'b1 == ap_CS_fsm_state44)) | ((select_ln177_reg_3325 == 3'd2) & (1'b1 == ap_CS_fsm_state43)))) begin
        data_memory_we0 = 1'b1;
    end else begin
        data_memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        instr_memory_ce0 = 1'b1;
    end else begin
        instr_memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) & (op_code_reg_2810 == 7'd55))) begin
        xreg_address0 = zext_ln54_fu_2793_p1;
    end else if (((1'b1 == ap_CS_fsm_state56) & (op_code_reg_2810 == 7'd23))) begin
        xreg_address0 = zext_ln57_fu_2789_p1;
    end else if (((1'b1 == ap_CS_fsm_state56) & (op_code_reg_2810 == 7'd111))) begin
        xreg_address0 = zext_ln60_fu_2770_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        xreg_address0 = zext_ln66_fu_2744_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        xreg_address0 = zext_ln65_fu_2740_p1;
    end else if (((select_ln121_reg_3412 == 3'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        xreg_address0 = zext_ln136_1_fu_2660_p1;
    end else if (((select_ln121_reg_3412 == 3'd2) & (1'b1 == ap_CS_fsm_state48))) begin
        xreg_address0 = zext_ln138_1_fu_2647_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        xreg_address0 = zext_ln142_1_fu_2638_p1;
    end else if (((select_ln177_fu_2316_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0))) begin
        xreg_address0 = zext_ln181_fu_2367_p1;
    end else if (((select_ln177_fu_2316_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0))) begin
        xreg_address0 = zext_ln183_fu_2359_p1;
    end else if (((select_ln177_fu_2316_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0))) begin
        xreg_address0 = zext_ln185_fu_2351_p1;
    end else if (((select_ln177_fu_2316_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0))) begin
        xreg_address0 = zext_ln187_fu_2343_p1;
    end else if (((select_ln177_fu_2316_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd1))) begin
        xreg_address0 = zext_ln192_fu_2335_p1;
    end else if (((select_ln177_fu_2316_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd1))) begin
        xreg_address0 = zext_ln194_fu_2327_p1;
    end else if (((1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd2))) begin
        xreg_address0 = zext_ln198_fu_2323_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        xreg_address0 = zext_ln246_2_fu_2142_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        xreg_address0 = zext_ln249_2_fu_2129_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd0) & (op_code_fu_1451_p1 == 7'd99))) begin
        xreg_address0 = zext_ln72_1_fu_1915_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd1) & (op_code_fu_1451_p1 == 7'd99))) begin
        xreg_address0 = zext_ln78_1_fu_1905_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd4) & (op_code_fu_1451_p1 == 7'd99))) begin
        xreg_address0 = zext_ln84_1_fu_1895_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd99))) begin
        xreg_address0 = zext_ln90_1_fu_1885_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd6) & (op_code_fu_1451_p1 == 7'd99))) begin
        xreg_address0 = zext_ln96_1_fu_1875_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd7) & (op_code_fu_1451_p1 == 7'd99))) begin
        xreg_address0 = zext_ln102_1_fu_1865_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1451_p1 == 7'd3))) begin
        xreg_address0 = zext_ln114_fu_1855_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1451_p1 == 7'd35))) begin
        xreg_address0 = zext_ln170_fu_1850_p1;
    end else if (((funct7_fu_1465_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd19))) begin
        xreg_address0 = zext_ln246_fu_1845_p1;
    end else if (((funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd19))) begin
        xreg_address0 = zext_ln249_fu_1840_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd0) & (op_code_fu_1451_p1 == 7'd19))) begin
        xreg_address0 = zext_ln210_fu_1835_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd2) & (op_code_fu_1451_p1 == 7'd19))) begin
        xreg_address0 = zext_ln213_fu_1830_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd3) & (op_code_fu_1451_p1 == 7'd19))) begin
        xreg_address0 = zext_ln220_fu_1825_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd4) & (op_code_fu_1451_p1 == 7'd19))) begin
        xreg_address0 = zext_ln227_fu_1820_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd6) & (op_code_fu_1451_p1 == 7'd19))) begin
        xreg_address0 = zext_ln230_fu_1815_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd7) & (op_code_fu_1451_p1 == 7'd19))) begin
        xreg_address0 = zext_ln233_fu_1810_p1;
    end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd1) & (op_code_fu_1451_p1 == 7'd19))) begin
        xreg_address0 = zext_ln237_fu_1805_p1;
    end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd7) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address0 = zext_ln345_1_fu_1800_p1;
    end else if (((funct7_fu_1465_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd0) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address0 = zext_ln269_1_fu_1790_p1;
    end else if (((funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd0) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address0 = zext_ln273_1_fu_1780_p1;
    end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd1) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address0 = zext_ln283_fu_1765_p1;
    end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd2) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address0 = zext_ln291_1_fu_1760_p1;
    end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd3) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address0 = zext_ln303_1_fu_1750_p1;
    end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd4) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address0 = zext_ln315_1_fu_1740_p1;
    end else if (((funct7_fu_1465_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address0 = zext_ln324_fu_1725_p1;
    end else if (((funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address0 = zext_ln327_1_fu_1720_p1;
    end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd6) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address0 = zext_ln337_1_fu_1710_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_address0 = 5'd0;
    end else begin
        xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln121_reg_3412 == 3'd0) & (1'b1 == ap_CS_fsm_state49))) begin
        xreg_address1 = zext_ln125_1_fu_2700_p1;
    end else if (((select_ln121_reg_3412 == 3'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        xreg_address1 = zext_ln127_1_fu_2687_p1;
    end else if (((select_ln121_reg_3412 == 3'd2) & (1'b1 == ap_CS_fsm_state49))) begin
        xreg_address1 = zext_ln129_1_fu_2678_p1;
    end else if (((select_ln121_reg_3412 == 3'd3) & (1'b1 == ap_CS_fsm_state49))) begin
        xreg_address1 = zext_ln131_1_fu_2669_p1;
    end else if (((select_ln121_reg_3412 == 3'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        xreg_address1 = zext_ln146_2_fu_2634_p1;
    end else if (((select_ln121_reg_3412 == 3'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        xreg_address1 = zext_ln148_2_fu_2621_p1;
    end else if (((select_ln121_reg_3412 == 3'd2) & (1'b1 == ap_CS_fsm_state46))) begin
        xreg_address1 = zext_ln150_2_fu_2612_p1;
    end else if (((select_ln121_reg_3412 == 3'd3) & (1'b1 == ap_CS_fsm_state46))) begin
        xreg_address1 = zext_ln152_2_fu_2603_p1;
    end else if (((select_ln121_reg_3412 == 3'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        xreg_address1 = zext_ln157_2_fu_2594_p1;
    end else if (((select_ln121_reg_3412 == 3'd2) & (1'b1 == ap_CS_fsm_state45))) begin
        xreg_address1 = zext_ln159_2_fu_2581_p1;
    end else if (((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd0))) begin
        xreg_address1 = zext_ln210_1_fu_2116_p1;
    end else if (((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd2))) begin
        xreg_address1 = zext_ln214_fu_2102_p1;
    end else if (((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd3))) begin
        xreg_address1 = zext_ln221_fu_2094_p1;
    end else if (((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd4))) begin
        xreg_address1 = zext_ln227_1_fu_2090_p1;
    end else if (((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd6))) begin
        xreg_address1 = zext_ln230_1_fu_2080_p1;
    end else if (((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd7))) begin
        xreg_address1 = zext_ln233_1_fu_2070_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        xreg_address1 = zext_ln237_2_fu_2050_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        xreg_address1 = zext_ln345_2_fu_2037_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        xreg_address1 = zext_ln269_2_fu_2027_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        xreg_address1 = zext_ln273_2_fu_2017_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        xreg_address1 = zext_ln283_3_fu_2007_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        xreg_address1 = zext_ln292_fu_1986_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        xreg_address1 = zext_ln304_fu_1978_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xreg_address1 = zext_ln315_2_fu_1974_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        xreg_address1 = zext_ln324_3_fu_1964_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        xreg_address1 = zext_ln327_3_fu_1947_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        xreg_address1 = zext_ln337_2_fu_1930_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd0) & (op_code_fu_1451_p1 == 7'd99))) begin
        xreg_address1 = zext_ln72_fu_1910_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd1) & (op_code_fu_1451_p1 == 7'd99))) begin
        xreg_address1 = zext_ln78_fu_1900_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd4) & (op_code_fu_1451_p1 == 7'd99))) begin
        xreg_address1 = zext_ln84_fu_1890_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd99))) begin
        xreg_address1 = zext_ln90_fu_1880_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd6) & (op_code_fu_1451_p1 == 7'd99))) begin
        xreg_address1 = zext_ln96_fu_1870_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd7) & (op_code_fu_1451_p1 == 7'd99))) begin
        xreg_address1 = zext_ln102_fu_1860_p1;
    end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd7) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address1 = zext_ln345_fu_1795_p1;
    end else if (((funct7_fu_1465_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd0) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address1 = zext_ln269_fu_1785_p1;
    end else if (((funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd0) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address1 = zext_ln273_fu_1775_p1;
    end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd1) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address1 = zext_ln283_1_fu_1770_p1;
    end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd2) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address1 = zext_ln291_fu_1755_p1;
    end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd3) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address1 = zext_ln303_fu_1745_p1;
    end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd4) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address1 = zext_ln315_fu_1735_p1;
    end else if (((funct7_fu_1465_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address1 = zext_ln324_1_fu_1730_p1;
    end else if (((funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address1 = zext_ln327_fu_1715_p1;
    end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd6) & (op_code_fu_1451_p1 == 7'd51))) begin
        xreg_address1 = zext_ln337_fu_1705_p1;
    end else begin
        xreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state52) | ((1'b1 == ap_CS_fsm_state56) & (op_code_reg_2810 == 7'd111)) | ((1'b1 == ap_CS_fsm_state56) & (op_code_reg_2810 == 7'd55)) | ((1'b1 == ap_CS_fsm_state56) & (op_code_reg_2810 == 7'd23)) | ((select_ln177_fu_2316_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0)) | ((select_ln177_fu_2316_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0)) | ((select_ln177_fu_2316_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd1)) | ((select_ln177_fu_2316_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0)) | ((select_ln177_fu_2316_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd1)) | ((select_ln177_fu_2316_p3 == 
    3'd2) & (1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0)) | ((1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd2)) | ((funct7_fu_1465_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd0) & (op_code_fu_1451_p1 == 7'd51)) | ((funct7_fu_1465_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd19)) | ((funct7_fu_1465_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd51)) | ((funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd0) & (op_code_fu_1451_p1 == 7'd51)) | ((funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd19)) | ((funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd7) & (op_code_fu_1451_p1 
    == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd1) & (op_code_fu_1451_p1 == 7'd19)) | ((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd1) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd2) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd3) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd4) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd6) & (op_code_fu_1451_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1451_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1451_p1 == 7'd35)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd7) & (op_code_fu_1451_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 
    == 3'd7) & (op_code_fu_1451_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd0) & (op_code_fu_1451_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd0) & (op_code_fu_1451_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd1) & (op_code_fu_1451_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd2) & (op_code_fu_1451_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd3) & (op_code_fu_1451_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd4) & (op_code_fu_1451_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd4) & (op_code_fu_1451_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd6) & (op_code_fu_1451_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd6) & (op_code_fu_1451_p1 == 7'd19)) | ((select_ln121_reg_3412 == 3'd0) & (1'b1 == ap_CS_fsm_state48)) 
    | ((select_ln121_reg_3412 == 3'd2) & (1'b1 == ap_CS_fsm_state48)))) begin
        xreg_ce0 = 1'b1;
    end else begin
        xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state28) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd2)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd3)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd0)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd4)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd6)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd7)) | ((funct7_fu_1465_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd0) & (op_code_fu_1451_p1 == 7'd51)) | ((funct7_fu_1465_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd51)) | ((funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd0) 
    & (op_code_fu_1451_p1 == 7'd51)) | ((funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd7) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd1) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd2) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd3) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd4) & (op_code_fu_1451_p1 == 7'd51)) | ((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd6) & (op_code_fu_1451_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd7) & (op_code_fu_1451_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) 
    & (funct3_fu_1455_p4 == 3'd0) & (op_code_fu_1451_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd1) & (op_code_fu_1451_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd4) & (op_code_fu_1451_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd6) & (op_code_fu_1451_p1 == 7'd99)) | ((select_ln121_reg_3412 == 3'd1) & (1'b1 == ap_CS_fsm_state49)) | ((select_ln121_reg_3412 == 3'd1) & (1'b1 == ap_CS_fsm_state46)) | ((select_ln121_reg_3412 == 3'd3) & (1'b1 == ap_CS_fsm_state49)) | ((select_ln121_reg_3412 == 3'd3) & (1'b1 == ap_CS_fsm_state46)) | ((select_ln121_reg_3412 == 3'd0) & (1'b1 == ap_CS_fsm_state49)) | ((select_ln121_reg_3412 == 3'd0) & (1'b1 == ap_CS_fsm_state46)) | ((select_ln121_reg_3412 == 3'd0) & (1'b1 == ap_CS_fsm_state45)) | ((select_ln121_reg_3412 == 3'd2) & (1'b1 == ap_CS_fsm_state49)) | ((select_ln121_reg_3412 == 3'd2) & (1'b1 == ap_CS_fsm_state46)) 
    | ((select_ln121_reg_3412 == 3'd2) & (1'b1 == ap_CS_fsm_state45)))) begin
        xreg_ce1 = 1'b1;
    end else begin
        xreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) & (op_code_reg_2810 == 7'd55))) begin
        xreg_d0 = imm_U_reg_2923;
    end else if (((1'b1 == ap_CS_fsm_state56) & (op_code_reg_2810 == 7'd23))) begin
        xreg_d0 = add_ln57_fu_2784_p2;
    end else if (((1'b1 == ap_CS_fsm_state52) | ((1'b1 == ap_CS_fsm_state56) & (op_code_reg_2810 == 7'd111)))) begin
        xreg_d0 = grp_fu_1421_p2;
    end else if (((select_ln121_reg_3412 == 3'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        xreg_d0 = sext_ln136_fu_2655_p1;
    end else if (((select_ln121_reg_3412 == 3'd2) & (1'b1 == ap_CS_fsm_state48))) begin
        xreg_d0 = sext_ln138_fu_2642_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        xreg_d0 = data_memory_q0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        xreg_d0 = lshr_ln246_reg_3246;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        xreg_d0 = ashr_ln249_reg_3241;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_d0 = 32'd0;
    end else begin
        xreg_d0 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln121_reg_3412 == 3'd0) & (1'b1 == ap_CS_fsm_state49))) begin
        xreg_d1 = sext_ln125_fu_2695_p1;
    end else if (((select_ln121_reg_3412 == 3'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        xreg_d1 = sext_ln127_fu_2682_p1;
    end else if (((select_ln121_reg_3412 == 3'd2) & (1'b1 == ap_CS_fsm_state49))) begin
        xreg_d1 = sext_ln129_fu_2673_p1;
    end else if (((select_ln121_reg_3412 == 3'd3) & (1'b1 == ap_CS_fsm_state49))) begin
        xreg_d1 = sext_ln131_fu_2664_p1;
    end else if (((select_ln121_reg_3412 == 3'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        xreg_d1 = zext_ln146_1_fu_2629_p1;
    end else if (((select_ln121_reg_3412 == 3'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        xreg_d1 = zext_ln148_1_fu_2616_p1;
    end else if (((select_ln121_reg_3412 == 3'd2) & (1'b1 == ap_CS_fsm_state46))) begin
        xreg_d1 = zext_ln150_1_fu_2607_p1;
    end else if (((select_ln121_reg_3412 == 3'd3) & (1'b1 == ap_CS_fsm_state46))) begin
        xreg_d1 = zext_ln152_1_fu_2598_p1;
    end else if (((select_ln121_reg_3412 == 3'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        xreg_d1 = zext_ln157_1_fu_2589_p1;
    end else if (((select_ln121_reg_3412 == 3'd2) & (1'b1 == ap_CS_fsm_state45))) begin
        xreg_d1 = zext_ln159_1_fu_2576_p1;
    end else if (((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd0))) begin
        xreg_d1 = add_ln210_fu_2110_p2;
    end else if (((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd2))) begin
        xreg_d1 = zext_ln213_1_fu_2106_p1;
    end else if (((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd3))) begin
        xreg_d1 = zext_ln220_1_fu_2098_p1;
    end else if (((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd4))) begin
        xreg_d1 = xor_ln227_fu_2084_p2;
    end else if (((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd6))) begin
        xreg_d1 = or_ln230_fu_2074_p2;
    end else if (((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd7))) begin
        xreg_d1 = and_ln233_fu_2064_p2;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        xreg_d1 = shl_ln237_reg_3226;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        xreg_d1 = and_ln345_reg_3221;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        xreg_d1 = add_ln269_reg_3216;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        xreg_d1 = sub_ln273_reg_3211;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        xreg_d1 = shl_ln283_reg_3206;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        xreg_d1 = zext_ln291_2_fu_1990_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        xreg_d1 = zext_ln303_2_fu_1982_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xreg_d1 = xor_ln315_reg_3186;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        xreg_d1 = lshr_ln324_reg_3181;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        xreg_d1 = ashr_ln327_reg_3171;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        xreg_d1 = or_ln337_reg_3161;
    end else begin
        xreg_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state52) | ((1'b1 == ap_CS_fsm_state56) & (op_code_reg_2810 == 7'd111)) | ((1'b1 == ap_CS_fsm_state56) & (op_code_reg_2810 == 7'd55)) | ((1'b1 == ap_CS_fsm_state56) & (op_code_reg_2810 == 7'd23)) | ((select_ln121_reg_3412 == 3'd0) & (1'b1 == ap_CS_fsm_state48)) | ((select_ln121_reg_3412 == 3'd2) & (1'b1 == ap_CS_fsm_state48)))) begin
        xreg_we0 = 1'b1;
    end else begin
        xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state28) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd2)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd3)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd0)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd4)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd6)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2814 == 3'd7)) | ((select_ln121_reg_3412 == 3'd1) & (1'b1 == ap_CS_fsm_state49)) | ((select_ln121_reg_3412 == 3'd1) & (1'b1 == ap_CS_fsm_state46)) | ((select_ln121_reg_3412 == 3'd3) & (1'b1 == ap_CS_fsm_state49)) | ((select_ln121_reg_3412 == 3'd3) & (1'b1 == ap_CS_fsm_state46)) | ((select_ln121_reg_3412 == 3'd0) & (1'b1 == ap_CS_fsm_state49)) | ((select_ln121_reg_3412 
    == 3'd0) & (1'b1 == ap_CS_fsm_state46)) | ((select_ln121_reg_3412 == 3'd0) & (1'b1 == ap_CS_fsm_state45)) | ((select_ln121_reg_3412 == 3'd2) & (1'b1 == ap_CS_fsm_state49)) | ((select_ln121_reg_3412 == 3'd2) & (1'b1 == ap_CS_fsm_state46)) | ((select_ln121_reg_3412 == 3'd2) & (1'b1 == ap_CS_fsm_state45)))) begin
        xreg_we1 = 1'b1;
    end else begin
        xreg_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if ((~(funct3_fu_1455_p4 == 3'd2) & ~(funct3_fu_1455_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (op_code_fu_1451_p1 == 7'd99))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else if (((funct7_fu_1465_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else if (((funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd1) & (op_code_fu_1451_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else if ((~(funct3_fu_1455_p4 == 3'd1) & ~(funct3_fu_1455_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state2) & (op_code_fu_1451_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd7) & (op_code_fu_1451_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if (((funct7_fu_1465_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd0) & (op_code_fu_1451_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if (((funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd0) & (op_code_fu_1451_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd1) & (op_code_fu_1451_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd2) & (op_code_fu_1451_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd3) & (op_code_fu_1451_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd4) & (op_code_fu_1451_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((funct7_fu_1465_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((funct7_fu_1465_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((icmp_ln236_fu_1693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1455_p4 == 3'd6) & (op_code_fu_1451_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((op_code_fu_1451_p1 == 7'd55) | ((op_code_fu_1451_p1 == 7'd111) | (op_code_fu_1451_p1 == 7'd23))))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((((((((((((~(op_code_fu_1451_p1 == 7'd103) & ~(op_code_fu_1451_p1 == 7'd111) & ~(op_code_fu_1451_p1 == 7'd23) & ~(op_code_fu_1451_p1 == 7'd55) & ~(op_code_fu_1451_p1 == 7'd3) & ~(op_code_fu_1451_p1 == 7'd35) & ~(op_code_fu_1451_p1 == 7'd19) & ~(funct3_fu_1455_p4 == 3'd0) & (icmp_ln236_fu_1693_p2 == 1'd0) & (funct3_fu_1455_p4 == 3'd2) & (op_code_fu_1451_p1 == 7'd51)) | (~(op_code_fu_1451_p1 == 7'd103) & ~(op_code_fu_1451_p1 == 7'd111) & ~(op_code_fu_1451_p1 == 7'd23) & ~(op_code_fu_1451_p1 == 7'd55) & ~(op_code_fu_1451_p1 == 7'd3) & ~(op_code_fu_1451_p1 == 7'd35) & ~(op_code_fu_1451_p1 == 7'd19) & ~(funct3_fu_1455_p4 == 3'd0) & (icmp_ln236_fu_1693_p2 == 1'd0) & (funct3_fu_1455_p4 == 3'd3) & (op_code_fu_1451_p1 == 7'd51))) | (~(op_code_fu_1451_p1 == 7'd103) & ~(op_code_fu_1451_p1 == 7'd111) & ~(op_code_fu_1451_p1 == 7'd23) & ~(op_code_fu_1451_p1 == 7'd55) & ~(op_code_fu_1451_p1 == 7'd99) & ~(op_code_fu_1451_p1 == 7'd3) & ~(op_code_fu_1451_p1 == 7'd35) & ~(funct3_fu_1455_p4 == 3'd1) 
    & ~(funct3_fu_1455_p4 == 3'd2) & ~(funct3_fu_1455_p4 == 3'd3) & ~(funct3_fu_1455_p4 == 3'd4) & ~(funct7_fu_1465_p4 == 7'd0) & ~(funct7_fu_1465_p4 == 7'd32) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd51))) | (~(op_code_fu_1451_p1 == 7'd103) & ~(op_code_fu_1451_p1 == 7'd111) & ~(op_code_fu_1451_p1 == 7'd23) & ~(op_code_fu_1451_p1 == 7'd55) & ~(op_code_fu_1451_p1 == 7'd99) & ~(op_code_fu_1451_p1 == 7'd3) & ~(op_code_fu_1451_p1 == 7'd35) & ~(funct3_fu_1455_p4 == 3'd0) & (icmp_ln236_fu_1693_p2 == 1'd0) & (funct3_fu_1455_p4 == 3'd1) & (op_code_fu_1451_p1 == 7'd51))) | (~(op_code_fu_1451_p1 == 7'd103) & ~(op_code_fu_1451_p1 == 7'd111) & ~(op_code_fu_1451_p1 == 7'd23) & ~(op_code_fu_1451_p1 == 7'd55) & ~(op_code_fu_1451_p1 == 7'd99) & ~(op_code_fu_1451_p1 == 7'd3) & ~(op_code_fu_1451_p1 == 7'd35) & ~(op_code_fu_1451_p1 == 7'd19) & ~(op_code_fu_1451_p1 == 7'd51) & ~(op_code_fu_1451_p1 == 7'd115))) | (~(op_code_fu_1451_p1 == 7'd103) & ~(op_code_fu_1451_p1 == 7'd111) & ~(op_code_fu_1451_p1 == 7'd23) & ~(op_code_fu_1451_p1 
    == 7'd55) & ~(op_code_fu_1451_p1 == 7'd99) & ~(op_code_fu_1451_p1 == 7'd3) & ~(op_code_fu_1451_p1 == 7'd35) & ~(op_code_fu_1451_p1 == 7'd19) & ~(funct3_fu_1455_p4 == 3'd0) & ~(funct3_fu_1455_p4 == 3'd5) & (icmp_ln236_fu_1693_p2 == 1'd0) & (op_code_fu_1451_p1 == 7'd51))) | (~(op_code_fu_1451_p1 == 7'd103) & ~(op_code_fu_1451_p1 == 7'd111) & ~(op_code_fu_1451_p1 == 7'd23) & ~(op_code_fu_1451_p1 == 7'd55) & ~(op_code_fu_1451_p1 == 7'd99) & ~(op_code_fu_1451_p1 == 7'd3) & ~(op_code_fu_1451_p1 == 7'd35) & ~(op_code_fu_1451_p1 == 7'd19) & ~(funct3_fu_1455_p4 == 3'd0) & (icmp_ln236_fu_1693_p2 == 1'd0) & (funct3_fu_1455_p4 == 3'd4) & (op_code_fu_1451_p1 == 7'd51))) | (~(op_code_fu_1451_p1 == 7'd103) & ~(op_code_fu_1451_p1 == 7'd111) & ~(op_code_fu_1451_p1 == 7'd23) & ~(op_code_fu_1451_p1 == 7'd55) & ~(op_code_fu_1451_p1 == 7'd99) & ~(op_code_fu_1451_p1 == 7'd3) & ~(op_code_fu_1451_p1 == 7'd35) & ~(op_code_fu_1451_p1 == 7'd19) & ~(funct7_fu_1465_p4 == 7'd0) & ~(funct7_fu_1465_p4 == 7'd32) & (funct3_fu_1455_p4 == 3'd0) 
    & (op_code_fu_1451_p1 == 7'd51))) | (~(op_code_fu_1451_p1 == 7'd103) & ~(op_code_fu_1451_p1 == 7'd111) & ~(op_code_fu_1451_p1 == 7'd23) & ~(op_code_fu_1451_p1 == 7'd55) & ~(op_code_fu_1451_p1 == 7'd99) & ~(op_code_fu_1451_p1 == 7'd3) & ~(op_code_fu_1451_p1 == 7'd35) & ~(funct3_fu_1455_p4 == 3'd1) & ~(funct7_fu_1465_p4 == 7'd0) & ~(funct7_fu_1465_p4 == 7'd32) & (funct3_fu_1455_p4 == 3'd5) & (op_code_fu_1451_p1 == 7'd19))) | (~(op_code_fu_1451_p1 == 7'd103) & ~(op_code_fu_1451_p1 == 7'd111) & ~(op_code_fu_1451_p1 == 7'd23) & ~(op_code_fu_1451_p1 == 7'd55) & ~(op_code_fu_1451_p1 == 7'd99) & ~(op_code_fu_1451_p1 == 7'd3) & ~(op_code_fu_1451_p1 == 7'd35) & (icmp_ln236_fu_1693_p2 == 1'd0) & (funct3_fu_1455_p4 == 3'd1) & (op_code_fu_1451_p1 == 7'd19))) | (~(op_code_fu_1451_p1 == 7'd103) & ~(op_code_fu_1451_p1 == 7'd111) & ~(op_code_fu_1451_p1 == 7'd23) & ~(op_code_fu_1451_p1 == 7'd55) & (funct3_fu_1455_p4 == 3'd3) & (op_code_fu_1451_p1 == 7'd99))) | (~(op_code_fu_1451_p1 == 7'd103) & ~(op_code_fu_1451_p1 == 7'd111) & 
    ~(op_code_fu_1451_p1 == 7'd23) & ~(op_code_fu_1451_p1 == 7'd55) & (funct3_fu_1455_p4 == 3'd2) & (op_code_fu_1451_p1 == 7'd99))))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1451_p1 == 7'd103))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((op_code_fu_1451_p1 == 7'd3) | (op_code_fu_1451_p1 == 7'd35)))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else if (((1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else if (((1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd4))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else if (((1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd5))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else if (((1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd3) & (funct3_reg_2814 == 3'd2))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else if (((1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else if (((1'b1 == ap_CS_fsm_state41) & (op_code_reg_2810 == 7'd35) & (funct3_reg_2814 == 3'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else if (((1'b1 == ap_CS_fsm_state41) & ((~(funct3_reg_2814 == 3'd5) & ~(funct3_reg_2814 == 3'd1) & ~(funct3_reg_2814 == 3'd2) & ~(funct3_reg_2814 == 3'd0) & ~(funct3_reg_2814 == 3'd4) & (op_code_reg_2810 == 7'd3)) | (~(funct3_reg_2814 == 3'd1) & ~(op_code_reg_2810 == 7'd3) & ~(funct3_reg_2814 == 3'd2) & ~(funct3_reg_2814 == 3'd0) & (op_code_reg_2810 == 7'd35))))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln114_fu_2226_p2 = ($signed(zext_ln114_1_fu_2219_p1) + $signed(sext_ln114_fu_2223_p1));

assign add_ln170_fu_2160_p2 = ($signed(zext_ln170_1_fu_2150_p1) + $signed(sext_ln170_fu_2154_p1));

assign add_ln210_fu_2110_p2 = ($signed(reg_1427) + $signed(sext_ln43_reg_2888));

assign add_ln269_fu_2021_p2 = (xreg_q0 + xreg_q1);

assign add_ln57_fu_2784_p2 = (p_pc_load_reg_2797 + imm_U_reg_2923);

assign add_ln61_fu_2774_p2 = ($signed(p_pc_load_reg_2797) + $signed(sext_ln45_reg_2911));

assign add_ln66_fu_2748_p2 = ($signed(xreg_q0) + $signed(sext_ln43_reg_2888));

assign and_ln233_fu_2064_p2 = (sext_ln43_reg_2888 & reg_1427);

assign and_ln345_fu_2031_p2 = (xreg_q1 & xreg_q0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_1013 = ((((((((((icmp_ln96_reg_3485 == 1'd0) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd6)) | ((icmp_ln102_reg_3481 == 1'd1) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd7))) | ((icmp_ln90_reg_3489 == 1'd1) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd5))) | ((icmp_ln84_reg_3493 == 1'd0) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd4))) | ((op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd3))) | ((op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd2))) | (~(funct3_reg_2814 == 3'd5) & ~(funct3_reg_2814 == 3'd1) & ~(funct3_reg_2814 == 3'd4) & ~(funct3_reg_2814 == 3'd6) & ~(funct3_reg_2814 == 3'd7) & (icmp_ln72_reg_3501 == 1'd0) & (op_code_reg_2810 == 7'd99))) | ((icmp_ln78_reg_3497 == 1'd1) & (op_code_reg_2810 == 7'd99) & (funct3_reg_2814 == 3'd1))) | (~(op_code_reg_2810 == 7'd99) & ~(op_code_reg_2810 == 7'd111) & ~(op_code_reg_2810 == 7'd103)));
end

assign ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 = p_error_flag_17_reg_1066;

assign ashr_ln249_fu_2123_p2 = $signed(reg_1427) >>> zext_ln249_1_fu_2120_p1;

assign ashr_ln327_fu_1941_p2 = $signed(reg_1427) >>> zext_ln327_2_fu_1938_p1;

assign error = ap_phi_mux_p_error_loc_18_phi_fu_1337_p18;

assign funct12_fu_1475_p4 = {{instr_memory_q0[31:20]}};

assign funct3_fu_1455_p4 = {{instr_memory_q0[14:12]}};

assign funct7_fu_1465_p4 = {{instr_memory_q0[31:25]}};

assign grp_fu_1359_p2 = ((xreg_q1 < xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_1365_p2 = (($signed(xreg_q1) < $signed(xreg_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1371_p4 = {{data_memory_q0[31:16]}};

assign grp_fu_1381_p4 = {{data_memory_q0[31:24]}};

assign grp_fu_1391_p4 = {{data_memory_q0[23:16]}};

assign grp_fu_1401_p4 = {{data_memory_q0[15:8]}};

assign grp_fu_1411_p2 = ((xreg_q1 == xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_1417_p2 = ($signed(p_pc_load_reg_2797) + $signed(sext_ln42_reg_2877));

assign grp_fu_1421_p2 = (p_pc_load_reg_2797 + 32'd4);

assign icmp_ln213_fu_2059_p2 = (($signed(xreg_q0) < $signed(sext_ln43_reg_2888)) ? 1'b1 : 1'b0);

assign icmp_ln220_fu_2054_p2 = ((xreg_q0 < sext_ln43_reg_2888) ? 1'b1 : 1'b0);

assign icmp_ln236_fu_1693_p2 = ((funct7_fu_1465_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln362_fu_1699_p2 = ((funct12_fu_1475_p4 != 12'd0) ? 1'b1 : 1'b0);

assign imm_B_fu_1551_p6 = {{{{{tmp_2_fu_1543_p3}, {tmp_1_fu_1535_p3}}, {tmp_s_fu_1525_p4}}, {tmp_fu_1515_p4}}, {1'd0}};

assign imm_I_fu_1569_p4 = {{instr_memory_q0[31:20]}};

assign imm_J_fu_1625_p6 = {{{{{tmp_2_fu_1543_p3}, {tmp_6_fu_1615_p4}}, {tmp_5_fu_1607_p3}}, {tmp_3_fu_1597_p4}}, {1'd0}};

assign imm_U_fu_1681_p3 = {{tmp_9_fu_1671_p4}, {12'd0}};

assign instr_memory_address0 = zext_ln33_fu_1446_p1;

assign lshr_ln246_fu_2136_p2 = reg_1427 >> zext_ln246_1_fu_2133_p1;

assign lshr_ln324_fu_1958_p2 = reg_1427 >> zext_ln324_2_fu_1955_p1;

assign lshr_ln_fu_1436_p4 = {{p_pc[17:2]}};

assign op_code_fu_1451_p1 = instr_memory_q0[6:0];

assign or_ln115_fu_2380_p2 = (xor_ln115_fu_2375_p2 | p_error);

assign or_ln171_fu_2285_p2 = (xor_ln171_fu_2280_p2 | p_error);

assign or_ln230_fu_2074_p2 = (sext_ln43_reg_2888 | reg_1427);

assign or_ln337_fu_1924_p2 = (xreg_q1 | xreg_q0);

assign or_ln362_fu_1920_p2 = (p_error | icmp_ln362_reg_2935);

assign p_and_t3_fu_2295_p3 = {{1'd0}, {sub_ln177_fu_2290_p2}};

assign p_and_t_fu_2390_p3 = {{1'd0}, {sub_ln121_fu_2385_p2}};

assign pos_1_fu_2248_p2 = ($signed(trunc_ln114_2_fu_2239_p1) + $signed(sext_ln114_1_fu_2236_p1));

assign pos_3_fu_2177_p2 = ($signed(trunc_ln170_fu_2146_p1) + $signed(sext_ln170_1_fu_2157_p1));

assign pos_4_fu_2183_p2 = ($signed(trunc_ln170_2_fu_2173_p1) + $signed(sext_ln170_2_fu_2170_p1));

assign pos_fu_2243_p2 = ($signed(trunc_ln114_fu_2215_p1) + $signed(sext_ln43_1_reg_2899));

assign rs1_fu_1485_p4 = {{instr_memory_q0[19:15]}};

assign rs2_fu_1495_p4 = {{instr_memory_q0[24:20]}};

assign select_ln121_fu_2411_p3 = ((tmp_11_reg_3306[0:0] == 1'b1) ? sub_ln121_1_fu_2398_p2 : tmp_12_fu_2404_p3);

assign select_ln177_fu_2316_p3 = ((tmp_14_reg_3273[0:0] == 1'b1) ? sub_ln177_1_fu_2303_p2 : tmp_15_fu_2309_p3);

assign sext_ln114_1_fu_2236_p1 = imm_I_reg_2882;

assign sext_ln114_fu_2223_p1 = imm_I_reg_2882;

assign sext_ln125_fu_2695_p1 = $signed(trunc_ln125_fu_2691_p1);

assign sext_ln127_fu_2682_p1 = $signed(grp_fu_1401_p4);

assign sext_ln129_fu_2673_p1 = $signed(grp_fu_1391_p4);

assign sext_ln131_fu_2664_p1 = $signed(grp_fu_1381_p4);

assign sext_ln136_fu_2655_p1 = $signed(trunc_ln136_fu_2651_p1);

assign sext_ln138_fu_2642_p1 = $signed(grp_fu_1371_p4);

assign sext_ln170_1_fu_2157_p1 = tmp_4_reg_2916;

assign sext_ln170_2_fu_2170_p1 = tmp_4_reg_2916;

assign sext_ln170_fu_2154_p1 = tmp_4_reg_2916;

assign sext_ln42_fu_1565_p1 = $signed(imm_B_fu_1551_p6);

assign sext_ln43_1_fu_1583_p1 = imm_I_fu_1569_p4;

assign sext_ln43_fu_1579_p1 = imm_I_fu_1569_p4;

assign sext_ln45_fu_1639_p1 = $signed(imm_J_fu_1625_p6);

assign shl_ln237_fu_2044_p2 = reg_1427 << zext_ln237_1_fu_2041_p1;

assign shl_ln283_fu_2001_p2 = reg_1427 << zext_ln283_2_fu_1998_p1;

assign sub_ln121_1_fu_2398_p2 = (3'd0 - p_and_t_fu_2390_p3);

assign sub_ln121_fu_2385_p2 = (2'd0 - trunc_ln114_1_reg_3278);

assign sub_ln177_1_fu_2303_p2 = (3'd0 - p_and_t3_fu_2295_p3);

assign sub_ln177_fu_2290_p2 = (2'd0 - trunc_ln170_1_reg_3251);

assign sub_ln273_fu_2011_p2 = (xreg_q1 - xreg_q0);

assign tmp_12_fu_2404_p3 = {{1'd0}, {trunc_ln114_1_reg_3278}};

assign tmp_15_fu_2309_p3 = {{1'd0}, {trunc_ln170_1_reg_3251}};

assign tmp_1_fu_1535_p3 = instr_memory_q0[32'd7];

assign tmp_24_fu_2563_p5 = {{data_memory_q0[31:8]}, {trunc_ln181_fu_2559_p1}};

assign tmp_25_fu_2546_p5 = {{data_memory_q0[31:16]}, {trunc_ln183_fu_2542_p1}, {data_memory_q0[7:0]}};

assign tmp_26_fu_2529_p5 = {{data_memory_q0[31:24]}, {trunc_ln185_fu_2525_p1}, {data_memory_q0[15:0]}};

assign tmp_27_fu_2512_p5 = {{trunc_ln187_fu_2508_p1}, {data_memory_q0[23:0]}};

assign tmp_28_fu_2495_p5 = {{data_memory_q0[31:16]}, {trunc_ln192_fu_2491_p1}};

assign tmp_29_fu_2478_p5 = {{trunc_ln194_fu_2474_p1}, {data_memory_q0[15:0]}};

assign tmp_2_fu_1543_p3 = instr_memory_q0[32'd31];

assign tmp_3_fu_1597_p4 = {{instr_memory_q0[30:21]}};

assign tmp_4_fu_1663_p3 = {{tmp_8_fu_1653_p4}, {tmp_7_fu_1643_p4}};

assign tmp_5_fu_1607_p3 = instr_memory_q0[32'd20];

assign tmp_6_fu_1615_p4 = {{instr_memory_q0[19:12]}};

assign tmp_7_fu_1643_p4 = {{instr_memory_q0[11:7]}};

assign tmp_8_fu_1653_p4 = {{instr_memory_q0[31:25]}};

assign tmp_9_fu_1671_p4 = {{instr_memory_q0[31:12]}};

assign tmp_fu_1515_p4 = {{instr_memory_q0[11:8]}};

assign tmp_s_fu_1525_p4 = {{instr_memory_q0[30:25]}};

assign trunc_ln114_1_fu_2232_p1 = add_ln114_fu_2226_p2[1:0];

assign trunc_ln114_2_fu_2239_p1 = xreg_q0[17:0];

assign trunc_ln114_fu_2215_p1 = xreg_q0[28:0];

assign trunc_ln125_fu_2691_p1 = data_memory_q0[7:0];

assign trunc_ln136_fu_2651_p1 = data_memory_q0[15:0];

assign trunc_ln146_fu_2625_p1 = data_memory_q0[7:0];

assign trunc_ln157_fu_2585_p1 = data_memory_q0[15:0];

assign trunc_ln170_1_fu_2166_p1 = add_ln170_fu_2160_p2[1:0];

assign trunc_ln170_2_fu_2173_p1 = xreg_q0[17:0];

assign trunc_ln170_fu_2146_p1 = xreg_q0[28:0];

assign trunc_ln181_fu_2559_p1 = xreg_q0[7:0];

assign trunc_ln183_fu_2542_p1 = xreg_q0[7:0];

assign trunc_ln185_fu_2525_p1 = xreg_q0[7:0];

assign trunc_ln187_fu_2508_p1 = xreg_q0[7:0];

assign trunc_ln192_fu_2491_p1 = xreg_q0[15:0];

assign trunc_ln194_fu_2474_p1 = xreg_q0[15:0];

assign trunc_ln283_fu_1994_p1 = xreg_q1[4:0];

assign trunc_ln324_fu_1951_p1 = xreg_q1[4:0];

assign trunc_ln327_fu_1934_p1 = xreg_q0[4:0];

assign xor_ln115_fu_2375_p2 = (tmp_10_reg_3284 ^ 1'd1);

assign xor_ln171_fu_2280_p2 = (tmp_13_reg_3257 ^ 1'd1);

assign xor_ln227_fu_2084_p2 = (sext_ln43_reg_2888 ^ reg_1427);

assign xor_ln315_fu_1968_p2 = (xreg_q1 ^ xreg_q0);

assign zext_ln102_1_fu_1865_p1 = rs2_fu_1495_p4;

assign zext_ln102_fu_1860_p1 = rs1_fu_1485_p4;

assign zext_ln114_1_fu_2219_p1 = xreg_q0;

assign zext_ln114_fu_1855_p1 = rs1_fu_1485_p4;

assign zext_ln125_1_fu_2700_p1 = rd_reg_2837;

assign zext_ln125_fu_2466_p1 = pos_2_reg_3289;

assign zext_ln127_1_fu_2687_p1 = rd_reg_2837;

assign zext_ln127_fu_2462_p1 = pos_2_reg_3289;

assign zext_ln129_1_fu_2678_p1 = rd_reg_2837;

assign zext_ln129_fu_2458_p1 = pos_2_reg_3289;

assign zext_ln131_1_fu_2669_p1 = rd_reg_2837;

assign zext_ln131_fu_2454_p1 = pos_2_reg_3289;

assign zext_ln136_1_fu_2660_p1 = rd_reg_2837;

assign zext_ln136_fu_2450_p1 = pos_2_reg_3289;

assign zext_ln138_1_fu_2647_p1 = rd_reg_2837;

assign zext_ln138_fu_2446_p1 = pos_2_reg_3289;

assign zext_ln142_1_fu_2638_p1 = rd_reg_2837;

assign zext_ln142_fu_2442_p1 = pos_2_reg_3289;

assign zext_ln146_1_fu_2629_p1 = trunc_ln146_fu_2625_p1;

assign zext_ln146_2_fu_2634_p1 = rd_reg_2837;

assign zext_ln146_fu_2438_p1 = pos_2_reg_3289;

assign zext_ln148_1_fu_2616_p1 = grp_fu_1401_p4;

assign zext_ln148_2_fu_2621_p1 = rd_reg_2837;

assign zext_ln148_fu_2434_p1 = pos_2_reg_3289;

assign zext_ln150_1_fu_2607_p1 = grp_fu_1391_p4;

assign zext_ln150_2_fu_2612_p1 = rd_reg_2837;

assign zext_ln150_fu_2430_p1 = pos_2_reg_3289;

assign zext_ln152_1_fu_2598_p1 = grp_fu_1381_p4;

assign zext_ln152_2_fu_2603_p1 = rd_reg_2837;

assign zext_ln152_fu_2426_p1 = pos_2_reg_3289;

assign zext_ln157_1_fu_2589_p1 = trunc_ln157_fu_2585_p1;

assign zext_ln157_2_fu_2594_p1 = rd_reg_2837;

assign zext_ln157_fu_2422_p1 = pos_2_reg_3289;

assign zext_ln159_1_fu_2576_p1 = grp_fu_1371_p4;

assign zext_ln159_2_fu_2581_p1 = rd_reg_2837;

assign zext_ln159_fu_2418_p1 = pos_2_reg_3289;

assign zext_ln170_1_fu_2150_p1 = xreg_q0;

assign zext_ln170_fu_1850_p1 = rs1_fu_1485_p4;

assign zext_ln181_1_fu_2371_p1 = pos_5_reg_3262;

assign zext_ln181_fu_2367_p1 = rs2_reg_2826;

assign zext_ln183_1_fu_2363_p1 = pos_5_reg_3262;

assign zext_ln183_fu_2359_p1 = rs2_reg_2826;

assign zext_ln185_1_fu_2355_p1 = pos_5_reg_3262;

assign zext_ln185_fu_2351_p1 = rs2_reg_2826;

assign zext_ln187_1_fu_2347_p1 = pos_5_reg_3262;

assign zext_ln187_fu_2343_p1 = rs2_reg_2826;

assign zext_ln192_1_fu_2339_p1 = pos_5_reg_3262;

assign zext_ln192_fu_2335_p1 = rs2_reg_2826;

assign zext_ln194_1_fu_2331_p1 = pos_5_reg_3262;

assign zext_ln194_fu_2327_p1 = rs2_reg_2826;

assign zext_ln198_1_fu_2470_p1 = pos_5_reg_3262;

assign zext_ln198_fu_2323_p1 = rs2_reg_2826;

assign zext_ln210_1_fu_2116_p1 = rd_reg_2837;

assign zext_ln210_fu_1835_p1 = rs1_fu_1485_p4;

assign zext_ln213_1_fu_2106_p1 = icmp_ln213_reg_3236;

assign zext_ln213_fu_1830_p1 = rs1_fu_1485_p4;

assign zext_ln214_fu_2102_p1 = rd_reg_2837;

assign zext_ln220_1_fu_2098_p1 = icmp_ln220_reg_3231;

assign zext_ln220_fu_1825_p1 = rs1_fu_1485_p4;

assign zext_ln221_fu_2094_p1 = rd_reg_2837;

assign zext_ln227_1_fu_2090_p1 = rd_reg_2837;

assign zext_ln227_fu_1820_p1 = rs1_fu_1485_p4;

assign zext_ln230_1_fu_2080_p1 = rd_reg_2837;

assign zext_ln230_fu_1815_p1 = rs1_fu_1485_p4;

assign zext_ln233_1_fu_2070_p1 = rd_reg_2837;

assign zext_ln233_fu_1810_p1 = rs1_fu_1485_p4;

assign zext_ln237_1_fu_2041_p1 = imm_I2_reg_2904;

assign zext_ln237_2_fu_2050_p1 = rd_reg_2837;

assign zext_ln237_fu_1805_p1 = rs1_fu_1485_p4;

assign zext_ln246_1_fu_2133_p1 = imm_I2_reg_2904;

assign zext_ln246_2_fu_2142_p1 = rd_reg_2837;

assign zext_ln246_fu_1845_p1 = rs1_fu_1485_p4;

assign zext_ln249_1_fu_2120_p1 = imm_I2_reg_2904;

assign zext_ln249_2_fu_2129_p1 = rd_reg_2837;

assign zext_ln249_fu_1840_p1 = rs1_fu_1485_p4;

assign zext_ln269_1_fu_1790_p1 = rs2_fu_1495_p4;

assign zext_ln269_2_fu_2027_p1 = rd_reg_2837;

assign zext_ln269_fu_1785_p1 = rs1_fu_1485_p4;

assign zext_ln273_1_fu_1780_p1 = rs2_fu_1495_p4;

assign zext_ln273_2_fu_2017_p1 = rd_reg_2837;

assign zext_ln273_fu_1775_p1 = rs1_fu_1485_p4;

assign zext_ln283_1_fu_1770_p1 = rs2_fu_1495_p4;

assign zext_ln283_2_fu_1998_p1 = trunc_ln283_reg_3201;

assign zext_ln283_3_fu_2007_p1 = rd_reg_2837;

assign zext_ln283_fu_1765_p1 = rs1_fu_1485_p4;

assign zext_ln291_1_fu_1760_p1 = rs2_fu_1495_p4;

assign zext_ln291_2_fu_1990_p1 = icmp_ln291_reg_3196;

assign zext_ln291_fu_1755_p1 = rs1_fu_1485_p4;

assign zext_ln292_fu_1986_p1 = rd_reg_2837;

assign zext_ln303_1_fu_1750_p1 = rs2_fu_1495_p4;

assign zext_ln303_2_fu_1982_p1 = icmp_ln303_reg_3191;

assign zext_ln303_fu_1745_p1 = rs1_fu_1485_p4;

assign zext_ln304_fu_1978_p1 = rd_reg_2837;

assign zext_ln315_1_fu_1740_p1 = rs2_fu_1495_p4;

assign zext_ln315_2_fu_1974_p1 = rd_reg_2837;

assign zext_ln315_fu_1735_p1 = rs1_fu_1485_p4;

assign zext_ln324_1_fu_1730_p1 = rs2_fu_1495_p4;

assign zext_ln324_2_fu_1955_p1 = trunc_ln324_reg_3176;

assign zext_ln324_3_fu_1964_p1 = rd_reg_2837;

assign zext_ln324_fu_1725_p1 = rs1_fu_1485_p4;

assign zext_ln327_1_fu_1720_p1 = rs2_fu_1495_p4;

assign zext_ln327_2_fu_1938_p1 = trunc_ln327_reg_3166;

assign zext_ln327_3_fu_1947_p1 = rd_reg_2837;

assign zext_ln327_fu_1715_p1 = rs1_fu_1485_p4;

assign zext_ln337_1_fu_1710_p1 = rs2_fu_1495_p4;

assign zext_ln337_2_fu_1930_p1 = rd_reg_2837;

assign zext_ln337_fu_1705_p1 = rs1_fu_1485_p4;

assign zext_ln33_fu_1446_p1 = lshr_ln_fu_1436_p4;

assign zext_ln345_1_fu_1800_p1 = rs2_fu_1495_p4;

assign zext_ln345_2_fu_2037_p1 = rd_reg_2837;

assign zext_ln345_fu_1795_p1 = rs1_fu_1485_p4;

assign zext_ln54_fu_2793_p1 = rd_reg_2837;

assign zext_ln57_fu_2789_p1 = rd_reg_2837;

assign zext_ln60_fu_2770_p1 = rd_reg_2837;

assign zext_ln65_fu_2740_p1 = rd_reg_2837;

assign zext_ln66_fu_2744_p1 = rs1_reg_2821;

assign zext_ln72_1_fu_1915_p1 = rs2_fu_1495_p4;

assign zext_ln72_fu_1910_p1 = rs1_fu_1485_p4;

assign zext_ln78_1_fu_1905_p1 = rs2_fu_1495_p4;

assign zext_ln78_fu_1900_p1 = rs1_fu_1485_p4;

assign zext_ln84_1_fu_1895_p1 = rs2_fu_1495_p4;

assign zext_ln84_fu_1890_p1 = rs1_fu_1485_p4;

assign zext_ln90_1_fu_1885_p1 = rs2_fu_1495_p4;

assign zext_ln90_fu_1880_p1 = rs1_fu_1485_p4;

assign zext_ln96_1_fu_1875_p1 = rs2_fu_1495_p4;

assign zext_ln96_fu_1870_p1 = rs1_fu_1485_p4;

always @ (posedge ap_clk) begin
    sext_ln42_reg_2877[0] <= 1'b0;
    sext_ln45_reg_2911[0] <= 1'b0;
    imm_U_reg_2923[11:0] <= 12'b000000000000;
end

endmodule //processor
