// Seed: 3126732066
module module_0;
  wire id_1;
  reg
      id_2 = 1'b0,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16 = id_9,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27 = id_11,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32 = 1,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40;
  assign id_23 = id_5;
  wire id_41;
  always
    if (id_34) id_22 <= id_35;
    else
      fork
      join : SymbolIdentifier
  assign id_9 = 1'b0 == ~1;
  id_42(
      .id_0(id_27), .id_1(id_11)
  );
  supply1 id_43 = 1'b0;
  generate
    wire id_44;
  endgenerate
  wire id_45;
  wire id_46;
  wire id_47;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1
);
  assign id_3 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_16 = 0;
endmodule
