============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  03:05:03 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-52 ps) Setup Check with Pin out/q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) in2/q_reg[1]/CK
          Clock: (R) clock
       Endpoint: (F) out/q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     143                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=     -52                  

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  in2/q_reg[1]/CK         -       -     R     (arrival)       56    -     0     0       0    (-,-) 
  in2/q_reg[1]/Q          -       CK->Q R     DFFRHQX4LVT      4 13.0    22    47      47    (-,-) 
  fopt1243/Y              -       A->Y  F     INVX3LVT         2  5.0    12    10      57    (-,-) 
  sub_103_37_g541__6161/Y -       B->Y  R     NAND2X4LVT       2  5.0    13     9      65    (-,-) 
  sub_103_37_g472__2883/Y -       B0->Y F     OAI21X4LVT       2  6.9    22    17      82    (-,-) 
  sub_103_37_g462__7098/Y -       A->Y  R     NAND2X8LVT       1  4.8    10     9      91    (-,-) 
  sub_103_37_g460__5122/Y -       B->Y  F     NAND2X6LVT       2  5.1    13    10     101    (-,-) 
  sub_103_37_g455__6783/Y -       A1->Y R     AOI21X4LVT       1  6.1    22    16     117    (-,-) 
  fopt1/Y                 -       A->Y  F     CLKINVX8LVT      8 15.8    14    11     128    (-,-) 
  sub_103_37_g444__1666/Y -       A1->Y R     AOI21X2LVT       1  2.3    19    14     142    (-,-) 
  sub_103_37_g434__6131/Y -       B->Y  F     XNOR2X2LVT       1  3.7    14    27     169    (-,-) 
  g1126__8428/Y           -       B->Y  R     NAND2BX4LVT      1  3.8    10     8     177    (-,-) 
  g1041__8428/Y           -       C->Y  F     NAND4X4LVT       1  2.0    27    18     195    (-,-) 
  out/q_reg[15]/D         <<<     -     F     DFFRHQX1LVT      1    -     -     0     195    (-,-) 
#--------------------------------------------------------------------------------------------------

