# system info pll on 2018.09.21.11:11:24
system_info:
name,value
DEVICE,1SG280HU2F50E2VG
DEVICE_FAMILY,Stratix 10
GENERATION_ID,0
#
#
# Files generated for pll on 2018.09.21.11:11:24
files:
filepath,kind,attributes,module,is_top
sim/pll.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,pll,true
altera_xcvr_fpll_s10_htile_181/sim/altera_std_synchronizer_nocut.v,VERILOG,,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
altera_xcvr_fpll_s10_htile_181/sim/s10_avmm_h.sv,SYSTEM_VERILOG,,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
altera_xcvr_fpll_s10_htile_181/sim/altera_xcvr_native_s10_functions_h.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=altera_xcvr_native_s10_functions_h,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
altera_xcvr_fpll_s10_htile_181/sim/alt_xcvr_native_anlg_reset_seq.sv,SYSTEM_VERILOG,,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
altera_xcvr_fpll_s10_htile_181/sim/alt_xcvr_pll_rcfg_arb.sv,SYSTEM_VERILOG,,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
altera_xcvr_fpll_s10_htile_181/sim/alt_xcvr_pll_embedded_debug.sv,SYSTEM_VERILOG,,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
altera_xcvr_fpll_s10_htile_181/sim/alt_xcvr_pll_avmm_csr.sv,SYSTEM_VERILOG,,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
altera_xcvr_fpll_s10_htile_181/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
altera_xcvr_fpll_s10_htile_181/sim/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
altera_xcvr_fpll_s10_htile_181/sim/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
altera_xcvr_fpll_s10_htile_181/sim/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
altera_xcvr_fpll_s10_htile_181/sim/plain_files.txt,OTHER,,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
altera_xcvr_fpll_s10_htile_181/sim/mentor_files.txt,OTHER,,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
altera_xcvr_fpll_s10_htile_181/sim/cadence_files.txt,OTHER,,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
altera_xcvr_fpll_s10_htile_181/sim/synopsys_files.txt,OTHER,,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
altera_xcvr_fpll_s10_htile_181/sim/aldec_files.txt,OTHER,,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
altera_xcvr_fpll_s10_htile_181/sim/docs/pll_altera_xcvr_fpll_s10_htile_181_3xznj3i_parameters.csv,OTHER,,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
altera_xcvr_fpll_s10_htile_181/sim/pll_altera_xcvr_fpll_s10_htile_181_3xznj3i.sv,SYSTEM_VERILOG,,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
altera_xcvr_fpll_s10_htile_181/sim/alt_xcvr_pll_rcfg_opt_logic_3xznj3i.sv,SYSTEM_VERILOG,,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
pll.xcvr_fpll_s10_htile_0,pll_altera_xcvr_fpll_s10_htile_181_3xznj3i
