#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Dec 20 10:12:40 2024
# Process ID: 8312
# Current directory: C:/Users/12554/Desktop/test7/DAQ_Z30
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19884 C:\Users\12554\Desktop\test7\DAQ_Z30\DAQ_Z30.xpr
# Log file: C:/Users/12554/Desktop/test7/DAQ_Z30/vivado.log
# Journal file: C:/Users/12554/Desktop/test7/DAQ_Z30\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/12554/Desktop/test7/myip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx2017.4/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1107.160 ; gain = 324.762
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 20
[Fri Dec 20 10:16:01 2024] Launched synth_1...
Run output will be captured here: C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.runs/synth_1/runme.log
open_bd_design {C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:user:MJ_OBUFGDS:1.0 - MJ_OBUFGDS_0
Adding cell -- xilinx.com:user:MJ_IBUFG_DS:1.0 - MJ_IBUFG_DS_0
Adding cell -- xilinx.com:user:ADS4249_Decode:1.0 - ADS4249_Decode_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_1
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_1Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_2
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_2Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_3
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_3Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:user:MJ_inputclk_ds_gbuf:1.0 - MJ_inputclk_ds_gbuf_0
Adding cell -- xilinx.com:user:mj_not:1.0 - mj_not_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:vio:3.0 - vio_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_2
Adding cell -- xilinx.com:user:CNTtest:1.0 - CNTtest_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M_1
Adding cell -- xilinx.com:user:count_ip:1.0 - count_ip_0
Adding cell -- xilinx.com:user:MaxdataTrans_ip:1.0 - MaxdataTrans_ip_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /MJ_IBUFG_DS_0/out1(undef) and /clk_wiz_0/clk_in1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MJ_IBUFG_DS_0/out1(undef) and /clk_wiz_2/clk_in1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clkin_10MHz_P(clk) and /MJ_IBUFG_DS_0/in_P(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clkin_10MHz_N(clk) and /MJ_IBUFG_DS_0/in_N(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Data_FIFO_Rst(rst) and /fifo_generator_2/srst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Data_FIFO_Rst(rst) and /fifo_generator_3/srst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Data_FIFO_Rst(rst) and /fifo_generator_1/srst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Data_FIFO_Rst(rst) and /fifo_generator_0/srst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Data_FIFO_Rst(rst) and /ila_0/probe6(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /mj_not_0/out1(undef) and /clk_wiz_1/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_2/clk_out2(clk) and /MJ_inputclk_ds_gbuf_0/delay_clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MJ_inputclk_ds_gbuf_0/clkout_gbuf(undef) and /clk_wiz_1/clk_in1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /ADS4249_Decode_0/clkinp(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_2/clk_out1(clk) and /MJ_OBUFGDS_0/sig_in(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/12554/Desktop/test7/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1215.164 ; gain = 88.512
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 20 10:20:23 2024...
