{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 24 21:33:23 2018 " "Info: Processing started: Thu May 24 21:33:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ea05 -c ea05 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ea05 -c ea05" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regkz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regkz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regkz-RTL " "Info: Found design unit 1: Regkz-RTL" {  } { { "Regkz.vhd" "" { Text "C:/altera/91sp2/quartus/ea05/Regkz.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Regkz " "Info: Found entity 1: Regkz" {  } { { "Regkz.vhd" "" { Text "C:/altera/91sp2/quartus/ea05/Regkz.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderkz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adderkz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderKZ-RTL " "Info: Found design unit 1: AdderKZ-RTL" {  } { { "AdderKZ.vhd" "" { Text "C:/altera/91sp2/quartus/ea05/AdderKZ.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AdderKZ " "Info: Found entity 1: AdderKZ" {  } { { "AdderKZ.vhd" "" { Text "C:/altera/91sp2/quartus/ea05/AdderKZ.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrllogic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ctrllogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlLogic-RTL " "Info: Found design unit 1: CtrlLogic-RTL" {  } { { "CtrlLogic.vhd" "" { Text "C:/altera/91sp2/quartus/ea05/CtrlLogic.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CtrlLogic " "Info: Found entity 1: CtrlLogic" {  } { { "CtrlLogic.vhd" "" { Text "C:/altera/91sp2/quartus/ea05/CtrlLogic.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-RTL " "Info: Found design unit 1: Multiplier-RTL" {  } { { "Multiplier.vhd" "" { Text "C:/altera/91sp2/quartus/ea05/Multiplier.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Info: Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "C:/altera/91sp2/quartus/ea05/Multiplier.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplier " "Info: Elaborating entity \"Multiplier\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SO_A Multiplier.vhd(38) " "Warning (10036): Verilog HDL or VHDL warning at Multiplier.vhd(38): object \"SO_A\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "C:/altera/91sp2/quartus/ea05/Multiplier.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SO_B Multiplier.vhd(38) " "Warning (10036): Verilog HDL or VHDL warning at Multiplier.vhd(38): object \"SO_B\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "C:/altera/91sp2/quartus/ea05/Multiplier.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SO_L Multiplier.vhd(39) " "Warning (10036): Verilog HDL or VHDL warning at Multiplier.vhd(39): object \"SO_L\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "C:/altera/91sp2/quartus/ea05/Multiplier.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C Multiplier.vhd(41) " "Warning (10036): Verilog HDL or VHDL warning at Multiplier.vhd(41): object \"C\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "C:/altera/91sp2/quartus/ea05/Multiplier.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg.vhd 2 1 " "Warning: Using design file reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-RTL " "Info: Found design unit 1: Reg-RTL" {  } { { "reg.vhd" "" { Text "C:/altera/91sp2/quartus/ea05/reg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "reg.vhd" "" { Text "C:/altera/91sp2/quartus/ea05/reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:uA " "Info: Elaborating entity \"Reg\" for hierarchy \"Reg:uA\"" {  } { { "Multiplier.vhd" "uA" { Text "C:/altera/91sp2/quartus/ea05/Multiplier.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderKZ AdderKZ:uAdder " "Info: Elaborating entity \"AdderKZ\" for hierarchy \"AdderKZ:uAdder\"" {  } { { "Multiplier.vhd" "uAdder" { Text "C:/altera/91sp2/quartus/ea05/Multiplier.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:uC " "Info: Elaborating entity \"Reg\" for hierarchy \"Reg:uC\"" {  } { { "Multiplier.vhd" "uC" { Text "C:/altera/91sp2/quartus/ea05/Multiplier.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "reg.vhd(22) " "Warning (10445): VHDL Subtype or Type Declaration warning at reg.vhd(22): subtype or type has null range" {  } { { "reg.vhd" "" { Text "C:/altera/91sp2/quartus/ea05/reg.vhd" 22 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlLogic CtrlLogic:uCTRL " "Info: Elaborating entity \"CtrlLogic\" for hierarchy \"CtrlLogic:uCTRL\"" {  } { { "Multiplier.vhd" "uCTRL" { Text "C:/altera/91sp2/quartus/ea05/Multiplier.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Info: Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Info: Implemented 42 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 24 21:33:25 2018 " "Info: Processing ended: Thu May 24 21:33:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
