.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Debounce_Clock */
.set Debounce_Clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Debounce_Clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Debounce_Clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Debounce_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Debounce_Clock__INDEX, 0x00
.set Debounce_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Debounce_Clock__PM_ACT_MSK, 0x01
.set Debounce_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Debounce_Clock__PM_STBY_MSK, 0x01

/* EZI2C_I2C_Prim */
.set EZI2C_I2C_Prim__ADR, CYREG_I2C_ADR
.set EZI2C_I2C_Prim__CFG, CYREG_I2C_CFG
.set EZI2C_I2C_Prim__CLK_DIV, CYREG_I2C_CLK_DIV
.set EZI2C_I2C_Prim__CSR, CYREG_I2C_CSR
.set EZI2C_I2C_Prim__D, CYREG_I2C_D
.set EZI2C_I2C_Prim__MCSR, CYREG_I2C_MCSR
.set EZI2C_I2C_Prim__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set EZI2C_I2C_Prim__PM_ACT_MSK, 0x04
.set EZI2C_I2C_Prim__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set EZI2C_I2C_Prim__PM_STBY_MSK, 0x04
.set EZI2C_I2C_Prim__XCFG, CYREG_I2C_XCFG

/* LCD_LCDPort */
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* EZI2C_isr */
.set EZI2C_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set EZI2C_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set EZI2C_isr__INTC_MASK, 0x01
.set EZI2C_isr__INTC_NUMBER, 0
.set EZI2C_isr__INTC_PRIOR_NUM, 7
.set EZI2C_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set EZI2C_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set EZI2C_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SCL_EZI2C */
.set SCL_EZI2C__0__MASK, 0x01
.set SCL_EZI2C__0__PC, CYREG_PRT12_PC0
.set SCL_EZI2C__0__PORT, 12
.set SCL_EZI2C__0__SHIFT, 0
.set SCL_EZI2C__AG, CYREG_PRT12_AG
.set SCL_EZI2C__BIE, CYREG_PRT12_BIE
.set SCL_EZI2C__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_EZI2C__BYP, CYREG_PRT12_BYP
.set SCL_EZI2C__DM0, CYREG_PRT12_DM0
.set SCL_EZI2C__DM1, CYREG_PRT12_DM1
.set SCL_EZI2C__DM2, CYREG_PRT12_DM2
.set SCL_EZI2C__DR, CYREG_PRT12_DR
.set SCL_EZI2C__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_EZI2C__MASK, 0x01
.set SCL_EZI2C__PORT, 12
.set SCL_EZI2C__PRT, CYREG_PRT12_PRT
.set SCL_EZI2C__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_EZI2C__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_EZI2C__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_EZI2C__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_EZI2C__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_EZI2C__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_EZI2C__PS, CYREG_PRT12_PS
.set SCL_EZI2C__SHIFT, 0
.set SCL_EZI2C__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_EZI2C__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_EZI2C__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_EZI2C__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_EZI2C__SLW, CYREG_PRT12_SLW

/* SDA_EZI2C */
.set SDA_EZI2C__0__MASK, 0x02
.set SDA_EZI2C__0__PC, CYREG_PRT12_PC1
.set SDA_EZI2C__0__PORT, 12
.set SDA_EZI2C__0__SHIFT, 1
.set SDA_EZI2C__AG, CYREG_PRT12_AG
.set SDA_EZI2C__BIE, CYREG_PRT12_BIE
.set SDA_EZI2C__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_EZI2C__BYP, CYREG_PRT12_BYP
.set SDA_EZI2C__DM0, CYREG_PRT12_DM0
.set SDA_EZI2C__DM1, CYREG_PRT12_DM1
.set SDA_EZI2C__DM2, CYREG_PRT12_DM2
.set SDA_EZI2C__DR, CYREG_PRT12_DR
.set SDA_EZI2C__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_EZI2C__MASK, 0x02
.set SDA_EZI2C__PORT, 12
.set SDA_EZI2C__PRT, CYREG_PRT12_PRT
.set SDA_EZI2C__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_EZI2C__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_EZI2C__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_EZI2C__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_EZI2C__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_EZI2C__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_EZI2C__PS, CYREG_PRT12_PS
.set SDA_EZI2C__SHIFT, 1
.set SDA_EZI2C__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_EZI2C__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_EZI2C__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_EZI2C__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_EZI2C__SLW, CYREG_PRT12_SLW

/* Pin_12_4 */
.set Pin_12_4__0__MASK, 0x10
.set Pin_12_4__0__PC, CYREG_PRT12_PC4
.set Pin_12_4__0__PORT, 12
.set Pin_12_4__0__SHIFT, 4
.set Pin_12_4__AG, CYREG_PRT12_AG
.set Pin_12_4__BIE, CYREG_PRT12_BIE
.set Pin_12_4__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_12_4__BYP, CYREG_PRT12_BYP
.set Pin_12_4__DM0, CYREG_PRT12_DM0
.set Pin_12_4__DM1, CYREG_PRT12_DM1
.set Pin_12_4__DM2, CYREG_PRT12_DM2
.set Pin_12_4__DR, CYREG_PRT12_DR
.set Pin_12_4__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_12_4__MASK, 0x10
.set Pin_12_4__PORT, 12
.set Pin_12_4__PRT, CYREG_PRT12_PRT
.set Pin_12_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_12_4__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_12_4__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_12_4__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_12_4__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_12_4__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_12_4__PS, CYREG_PRT12_PS
.set Pin_12_4__SHIFT, 4
.set Pin_12_4__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_12_4__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_12_4__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_12_4__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_12_4__SLW, CYREG_PRT12_SLW

/* Pin_12_7 */
.set Pin_12_7__0__MASK, 0x80
.set Pin_12_7__0__PC, CYREG_PRT12_PC7
.set Pin_12_7__0__PORT, 12
.set Pin_12_7__0__SHIFT, 7
.set Pin_12_7__AG, CYREG_PRT12_AG
.set Pin_12_7__BIE, CYREG_PRT12_BIE
.set Pin_12_7__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_12_7__BYP, CYREG_PRT12_BYP
.set Pin_12_7__DM0, CYREG_PRT12_DM0
.set Pin_12_7__DM1, CYREG_PRT12_DM1
.set Pin_12_7__DM2, CYREG_PRT12_DM2
.set Pin_12_7__DR, CYREG_PRT12_DR
.set Pin_12_7__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_12_7__MASK, 0x80
.set Pin_12_7__PORT, 12
.set Pin_12_7__PRT, CYREG_PRT12_PRT
.set Pin_12_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_12_7__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_12_7__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_12_7__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_12_7__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_12_7__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_12_7__PS, CYREG_PRT12_PS
.set Pin_12_7__SHIFT, 7
.set Pin_12_7__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_12_7__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_12_7__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_12_7__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_12_7__SLW, CYREG_PRT12_SLW

/* LED3 */
.set LED3__0__MASK, 0x04
.set LED3__0__PC, CYREG_PRT6_PC2
.set LED3__0__PORT, 6
.set LED3__0__SHIFT, 2
.set LED3__AG, CYREG_PRT6_AG
.set LED3__AMUX, CYREG_PRT6_AMUX
.set LED3__BIE, CYREG_PRT6_BIE
.set LED3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set LED3__BYP, CYREG_PRT6_BYP
.set LED3__CTL, CYREG_PRT6_CTL
.set LED3__DM0, CYREG_PRT6_DM0
.set LED3__DM1, CYREG_PRT6_DM1
.set LED3__DM2, CYREG_PRT6_DM2
.set LED3__DR, CYREG_PRT6_DR
.set LED3__INP_DIS, CYREG_PRT6_INP_DIS
.set LED3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set LED3__LCD_EN, CYREG_PRT6_LCD_EN
.set LED3__MASK, 0x04
.set LED3__PORT, 6
.set LED3__PRT, CYREG_PRT6_PRT
.set LED3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set LED3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set LED3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set LED3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set LED3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set LED3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set LED3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set LED3__PS, CYREG_PRT6_PS
.set LED3__SHIFT, 2
.set LED3__SLW, CYREG_PRT6_SLW

/* LED4 */
.set LED4__0__MASK, 0x08
.set LED4__0__PC, CYREG_PRT6_PC3
.set LED4__0__PORT, 6
.set LED4__0__SHIFT, 3
.set LED4__AG, CYREG_PRT6_AG
.set LED4__AMUX, CYREG_PRT6_AMUX
.set LED4__BIE, CYREG_PRT6_BIE
.set LED4__BIT_MASK, CYREG_PRT6_BIT_MASK
.set LED4__BYP, CYREG_PRT6_BYP
.set LED4__CTL, CYREG_PRT6_CTL
.set LED4__DM0, CYREG_PRT6_DM0
.set LED4__DM1, CYREG_PRT6_DM1
.set LED4__DM2, CYREG_PRT6_DM2
.set LED4__DR, CYREG_PRT6_DR
.set LED4__INP_DIS, CYREG_PRT6_INP_DIS
.set LED4__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set LED4__LCD_EN, CYREG_PRT6_LCD_EN
.set LED4__MASK, 0x08
.set LED4__PORT, 6
.set LED4__PRT, CYREG_PRT6_PRT
.set LED4__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set LED4__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set LED4__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set LED4__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set LED4__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set LED4__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set LED4__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set LED4__PS, CYREG_PRT6_PS
.set LED4__SHIFT, 3
.set LED4__SLW, CYREG_PRT6_SLW

/* SW2 */
.set SW2__0__MASK, 0x02
.set SW2__0__PC, CYREG_PRT6_PC1
.set SW2__0__PORT, 6
.set SW2__0__SHIFT, 1
.set SW2__AG, CYREG_PRT6_AG
.set SW2__AMUX, CYREG_PRT6_AMUX
.set SW2__BIE, CYREG_PRT6_BIE
.set SW2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SW2__BYP, CYREG_PRT6_BYP
.set SW2__CTL, CYREG_PRT6_CTL
.set SW2__DM0, CYREG_PRT6_DM0
.set SW2__DM1, CYREG_PRT6_DM1
.set SW2__DM2, CYREG_PRT6_DM2
.set SW2__DR, CYREG_PRT6_DR
.set SW2__INP_DIS, CYREG_PRT6_INP_DIS
.set SW2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SW2__LCD_EN, CYREG_PRT6_LCD_EN
.set SW2__MASK, 0x02
.set SW2__PORT, 6
.set SW2__PRT, CYREG_PRT6_PRT
.set SW2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SW2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SW2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SW2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SW2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SW2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SW2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SW2__PS, CYREG_PRT6_PS
.set SW2__SHIFT, 1
.set SW2__SLW, CYREG_PRT6_SLW

/* SW3 */
.set SW3__0__MASK, 0x20
.set SW3__0__PC, CYREG_PRT15_PC5
.set SW3__0__PORT, 15
.set SW3__0__SHIFT, 5
.set SW3__AG, CYREG_PRT15_AG
.set SW3__AMUX, CYREG_PRT15_AMUX
.set SW3__BIE, CYREG_PRT15_BIE
.set SW3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SW3__BYP, CYREG_PRT15_BYP
.set SW3__CTL, CYREG_PRT15_CTL
.set SW3__DM0, CYREG_PRT15_DM0
.set SW3__DM1, CYREG_PRT15_DM1
.set SW3__DM2, CYREG_PRT15_DM2
.set SW3__DR, CYREG_PRT15_DR
.set SW3__INP_DIS, CYREG_PRT15_INP_DIS
.set SW3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SW3__LCD_EN, CYREG_PRT15_LCD_EN
.set SW3__MASK, 0x20
.set SW3__PORT, 15
.set SW3__PRT, CYREG_PRT15_PRT
.set SW3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SW3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SW3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SW3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SW3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SW3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SW3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SW3__PS, CYREG_PRT15_PS
.set SW3__SHIFT, 5
.set SW3__SLW, CYREG_PRT15_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_MEMBER_5A, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PANTHER, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PANTHER
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x0E13C069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PANTHER_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DATA_CACHE_ENABLED, 0
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x01
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DBG_DBE
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
