

================================================================
== Vivado HLS Report for 'generic_asin_float_s'
================================================================
* Date:           Thu May 23 00:37:07 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        met_testf2
* Solution:       solution_parti
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.289|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   65|   65|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+
        |                                 |                      |  Latency  |  Interval | Pipeline |
        |             Instance            |        Module        | min | max | min | max |   Type   |
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+
        |grp_doublecordic_apfixed_fu_135  |doublecordic_apfixed  |   52|   52|    2|    2| function |
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|      73|    1742|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|      0|   13678|   33233|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      66|
|Register         |        0|      -|    2332|     320|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      0|   16083|   35361|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|       1|       8|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-------+-------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +---------------------------------+----------------------+---------+-------+-------+-------+
    |MET_hw_fpext_32nsMgi_U66         |MET_hw_fpext_32nsMgi  |        0|      0|    100|    138|
    |MET_hw_uitofp_32nLf8_U65         |MET_hw_uitofp_32nLf8  |        0|      0|    229|    365|
    |grp_doublecordic_apfixed_fu_135  |doublecordic_apfixed  |        2|      0|  13349|  32730|
    +---------------------------------+----------------------+---------+-------+-------+-------+
    |Total                            |                      |        2|      0|  13678|  33233|
    +---------------------------------+----------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+----+-----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+----+-----+------------+------------+
    |exp_V_fu_262_p2                        |     +    |      0|   0|   19|          11|          12|
    |p_Repl2_25_trunc_fu_666_p2             |     +    |      0|   0|   15|           8|           8|
    |tmp_52_fu_309_p2                       |     +    |      0|   0|   19|           7|          12|
    |tmp_81_fu_604_p2                       |     +    |      0|   0|   15|           6|           6|
    |F2_fu_297_p2                           |     -    |      0|   0|   19|          11|          12|
    |man_V_1_fu_279_p2                      |     -    |      0|   0|   61|           1|          54|
    |msb_idx_fu_541_p2                      |     -    |      0|   0|   39|           6|          32|
    |tmp_63_fu_493_p2                       |     -    |      0|   0|   62|           1|          55|
    |tmp_65_fu_592_p2                       |     -    |      0|   0|   39|           5|          32|
    |ap_block_pp0_stage0_11001              |    and   |      0|   0|    2|           1|           1|
    |ap_predicate_op133_call_state4_state3  |    and   |      0|   0|    2|           1|           1|
    |sel_tmp1_fu_413_p2                     |    and   |      0|   0|    2|           1|           1|
    |sel_tmp3_fu_381_p2                     |    and   |      0|   0|    2|           1|           1|
    |sel_tmp5_fu_430_p2                     |    and   |      0|   0|    2|           1|           1|
    |sel_tmp8_fu_396_p2                     |    and   |      0|   0|    2|           1|           1|
    |sel_tmp_fu_407_p2                      |    and   |      0|   0|    2|           1|           1|
    |tmp_58_fu_350_p2                       |   ashr   |      0|   0|  162|          54|          54|
    |tmp_64_fu_529_p3                       |   cttz   |      0|  73|   71|          64|           0|
    |icmp_fu_576_p2                         |   icmp   |      0|   0|   18|          26|           1|
    |tmp_44_fu_203_p2                       |   icmp   |      0|   0|   11|           8|           7|
    |tmp_45_fu_209_p2                       |   icmp   |      0|   0|   11|           8|           7|
    |tmp_46_fu_253_p2                       |   icmp   |      0|   0|   18|          23|           1|
    |tmp_50_fu_292_p2                       |   icmp   |      0|   0|   29|          63|           1|
    |tmp_51_fu_303_p2                       |   icmp   |      0|   0|   13|          12|           6|
    |tmp_53_fu_323_p2                       |   icmp   |      0|   0|   13|          12|           1|
    |tmp_55_fu_341_p2                       |   icmp   |      0|   0|   13|          12|           6|
    |tmp_56_fu_329_p2                       |   icmp   |      0|   0|   13|          12|           6|
    |tmp_62_fu_488_p2                       |   icmp   |      0|   0|   29|          55|           1|
    |tmp_66_fu_650_p2                       |   icmp   |      0|   0|   11|           8|           8|
    |tmp_fu_191_p2                          |   icmp   |      0|   0|   11|           8|           2|
    |tmp_s_fu_197_p2                        |   icmp   |      0|   0|   11|           8|           1|
    |tmp_83_fu_613_p2                       |   lshr   |      0|   0|  164|          55|          55|
    |or_cond1_fu_460_p2                     |    or    |      0|   0|    2|           1|           1|
    |or_cond2_fu_474_p2                     |    or    |      0|   0|    2|           1|           1|
    |or_cond_fu_443_p2                      |    or    |      0|   0|    2|           1|           1|
    |sel_tmp22_demorgan_fu_419_p2           |    or    |      0|   0|    2|           1|           1|
    |sel_tmp7_demorgan_fu_386_p2            |    or    |      0|   0|    2|           1|           1|
    |ap_return                              |  select  |      0|   0|   32|           1|          32|
    |d_assign_fu_143_p0                     |  select  |      0|   0|   32|           1|          32|
    |man_V_2_fu_285_p3                      |  select  |      0|   0|   54|           1|          54|
    |msb_idx_1_fu_558_p3                    |  select  |      0|   0|   31|           1|           1|
    |newSel1_fu_449_p3                      |  select  |      0|   0|   54|           1|          54|
    |newSel2_fu_466_p3                      |  select  |      0|   0|   55|           1|          55|
    |newSel_fu_435_p3                       |  select  |      0|   0|   55|           1|          55|
    |p_Val2_114_fu_505_p3                   |  select  |      0|   0|   55|           1|          55|
    |p_s_fu_643_p3                          |  select  |      0|   0|   31|           1|          30|
    |sh_amt_fu_315_p3                       |  select  |      0|   0|   12|           1|          12|
    |t_V_fu_480_p3                          |  select  |      0|   0|   55|           1|          55|
    |tmp27_cast_cast_fu_658_p3              |  select  |      0|   0|    7|           1|           7|
    |tmp32_V_3_fu_622_p3                    |  select  |      0|   0|   32|           1|          32|
    |tmp_264_cast_fu_359_p3                 |  select  |      0|   0|    2|           1|           2|
    |tmp32_V_1_fu_598_p2                    |    shl   |      0|   0|   85|          32|          32|
    |tmp_61_fu_370_p2                       |    shl   |      0|   0|  164|          55|          55|
    |ap_enable_pp0                          |    xor   |      0|   0|    2|           1|           2|
    |inabs_neg_fu_172_p2                    |    xor   |      0|   0|   33|          32|          33|
    |out_neg_fu_699_p2                      |    xor   |      0|   0|   33|          32|          33|
    |sel_tmp2_fu_376_p2                     |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp4_fu_424_p2                     |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp7_fu_390_p2                     |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp9_fu_401_p2                     |    xor   |      0|   0|    2|           1|           2|
    +---------------------------------------+----------+-------+----+-----+------------+------------+
    |Total                                  |          |      0|  73| 1742|         666|        1031|
    +---------------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter0              |   9|          2|    1|          2|
    |ap_phi_mux_out_5_phi_fu_115_p14      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_out_5_reg_110   |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter28_out_5_reg_110  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter32_out_5_reg_110  |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  66|         14|  130|        293|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_out_5_reg_110            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_out_5_reg_110            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_out_5_reg_110            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_out_5_reg_110           |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_out_5_reg_110            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_out_5_reg_110            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_out_5_reg_110            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_out_5_reg_110            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_out_5_reg_110            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_out_5_reg_110            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_out_5_reg_110            |  32|   0|   32|          0|
    |exp_tmp_V_reg_757                             |  11|   0|   11|          0|
    |grp_doublecordic_apfixed_fu_135_ap_start_reg  |   1|   0|    1|          0|
    |icmp_reg_856                                  |   1|   0|    1|          0|
    |is_neg_reg_830                                |   1|   0|    1|          0|
    |isneg_reg_751                                 |   1|   0|    1|          0|
    |man_V_2_reg_772                               |  54|   0|   54|          0|
    |msb_idx_1_reg_851                             |  31|   0|   31|          0|
    |msb_idx_reg_846                               |  32|   0|   32|          0|
    |num_zeros_reg_841                             |  32|   0|   32|          0|
    |p_Result_7_reg_876                            |   8|   0|    8|          0|
    |p_Result_s_reg_716                            |   1|   0|    1|          0|
    |p_Val2_114_reg_835                            |  55|   0|   55|          0|
    |sh_amt_reg_791                                |  12|   0|   12|          0|
    |t_V_reg_808                                   |  55|   0|   55|          0|
    |tmp32_V_3_reg_866                             |  32|   0|   32|          0|
    |tmp32_V_6_reg_871                             |  32|   0|   32|          0|
    |tmp_44_reg_734                                |   1|   0|    1|          0|
    |tmp_45_reg_738                                |   1|   0|    1|          0|
    |tmp_46_reg_767                                |   1|   0|    1|          0|
    |tmp_50_reg_779                                |   1|   0|    1|          0|
    |tmp_51_reg_785                                |   1|   0|    1|          0|
    |tmp_53_reg_797                                |   1|   0|    1|          0|
    |tmp_56_reg_803                                |   1|   0|    1|          0|
    |tmp_62_reg_821                                |   1|   0|    1|          0|
    |tmp_63_reg_825                                |  55|   0|   55|          0|
    |tmp_68_reg_742                                |   1|   0|    1|          0|
    |tmp_70_reg_746                                |  63|   0|   63|          0|
    |tmp_73_reg_762                                |  52|   0|   52|          0|
    |tmp_80_reg_861                                |   6|   0|    6|          0|
    |tmp_reg_726                                   |   1|   0|    1|          0|
    |tmp_s_reg_730                                 |   1|   0|    1|          0|
    |z_V_reg_813                                   |  55|   0|   55|          0|
    |is_neg_reg_830                                |  64|  32|    1|          0|
    |msb_idx_reg_846                               |  64|  32|   32|          0|
    |p_Result_s_reg_716                            |  64|  32|    1|          0|
    |tmp_44_reg_734                                |  64|  32|    1|          0|
    |tmp_45_reg_738                                |  64|  32|    1|          0|
    |tmp_46_reg_767                                |  64|  32|    1|          0|
    |tmp_62_reg_821                                |  64|  32|    1|          0|
    |tmp_68_reg_742                                |  64|  32|    1|          0|
    |tmp_reg_726                                   |  64|  32|    1|          0|
    |tmp_s_reg_730                                 |  64|  32|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |2332| 320| 1733|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | generic_asin<float> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | generic_asin<float> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | generic_asin<float> | return value |
|ap_done    | out |    1| ap_ctrl_hs | generic_asin<float> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | generic_asin<float> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | generic_asin<float> | return value |
|ap_return  | out |   32| ap_ctrl_hs | generic_asin<float> | return value |
|in_r       |  in |   32|   ap_none  |         in_r        |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

