// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VTestHarness__Syms.h"


void VTestHarness::traceInitThis__443(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+50551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+50552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_deq_bits_status_mxr", false,-1);
        vcdp->declBit(c+13554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_0_ready", false,-1);
        vcdp->declBit(c+13555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_0_valid", false,-1);
        vcdp->declBus(c+49742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_0_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+49743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_0_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+49744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_0_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+49745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_0_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+49746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_0_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+49747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_0_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+49751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_0_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_0_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+50555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_0_bits_status_debug", false,-1);
        vcdp->declBit(c+50556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_0_bits_status_mxr", false,-1);
        vcdp->declBit(c+13553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_1_ready", false,-1);
        vcdp->declBit(c+50538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_1_valid", false,-1);
        vcdp->declBus(c+50539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_1_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+50540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_1_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+50541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_1_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+50542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_1_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+50543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_1_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+50544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_1_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+50548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_1_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_1_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+50551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_1_bits_status_debug", false,-1);
        vcdp->declBit(c+50552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_1_bits_status_mxr", false,-1);
        vcdp->declBit(c+13556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_2_ready", false,-1);
        vcdp->declBit(c+50557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_2_valid", false,-1);
        vcdp->declBus(c+13557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_2_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+13558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_2_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+13559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_2_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+13560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_2_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+13561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_2_bits_tl_a_data", false,-1, 127,0);
        vcdp->declQuad(c+13565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_2_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+50558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_2_bits_status_debug", false,-1);
        vcdp->declBit(c+50559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_in_2_bits_status_mxr", false,-1);
        vcdp->declBit(c+13554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_out_ready", false,-1);
        vcdp->declBit(c+13567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_out_valid", false,-1);
        vcdp->declBus(c+13568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_out_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+13569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_out_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+13570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_out_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+13571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_out_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+13572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_out_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+13573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_out_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+13577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_out_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+13578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_out_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+13580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_out_bits_status_debug", false,-1);
        vcdp->declBit(c+13581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb_io_out_bits_status_mxr", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_reset", false,-1);
        vcdp->declBit(c+13554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_enq_ready", false,-1);
        vcdp->declBit(c+13567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_enq_valid", false,-1);
        vcdp->declBus(c+13568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_enq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+13569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_enq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+13570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_enq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+13571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_enq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+13572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_enq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+13573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_enq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+13577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_enq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+13578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_enq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+13580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+13581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+13582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_deq_ready", false,-1);
        vcdp->declBit(c+50560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_deq_valid", false,-1);
        vcdp->declBus(c+50526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_deq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+50527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_deq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+50528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_deq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+50529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_deq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+50530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_deq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+50531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_deq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+50535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_deq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_deq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+49536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+49537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q_io_deq_bits_status_mxr", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_reset", false,-1);
        vcdp->declBit(c+13582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_enq_ready", false,-1);
        vcdp->declBit(c+13583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_enq_valid", false,-1);
        vcdp->declBus(c+50526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_enq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+50527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_enq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+50528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_enq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+50529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_enq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+50530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_enq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+50531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_enq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+50535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_enq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_enq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+49536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+49537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+13584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_deq_ready", false,-1);
        vcdp->declBit(c+50561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_deq_valid", false,-1);
        vcdp->declBus(c+49742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_deq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+49743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_deq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+49744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_deq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+49745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_deq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+49746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_deq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+49747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_deq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+49751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_deq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_deq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+50555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+50556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q_io_deq_bits_status_mxr", false,-1);
        vcdp->declBus(c+50562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer state", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__444(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+50563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer req_vaddr", false,-1, 39,0);
        vcdp->declBus(c+50565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer req_len", false,-1, 6,0);
        vcdp->declBus(c+50566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer req_block", false,-1, 7,0);
        vcdp->declBit(c+50558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer req_status_debug", false,-1);
        vcdp->declBit(c+50559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer req_status_mxr", false,-1);
        vcdp->declArray(c+50567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer data_blocks_0", false,-1, 127,0);
        vcdp->declArray(c+50571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer data_blocks_1", false,-1, 127,0);
        vcdp->declArray(c+50575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer data_blocks_2", false,-1, 127,0);
        vcdp->declArray(c+50579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer data_blocks_3", false,-1, 127,0);
        vcdp->declArray(c+50583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer data_single_block", false,-1, 511,0);
        vcdp->declArray(c+50599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer data", false,-1, 511,0);
        vcdp->declBus(c+50615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer bytesSent", false,-1, 6,0);
        vcdp->declBus(c+13585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer bytesLeft", false,-1, 6,0);
        vcdp->declBus(c+50616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer xactBusy", false,-1, 15,0);
        vcdp->declBus(c+13586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer xactOnehot", false,-1, 15,0);
        vcdp->declBus(c+13587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer xactId_hi", false,-1, 7,0);
        vcdp->declBus(c+13588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer xactId_lo", false,-1, 7,0);
        vcdp->declBus(c+13589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer xactId_hi_1", false,-1, 3,0);
        vcdp->declBus(c+13590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer xactId_lo_1", false,-1, 3,0);
        vcdp->declBus(c+13591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer xactId_hi_2", false,-1, 1,0);
        vcdp->declBus(c+13592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer xactId_lo_2", false,-1, 1,0);
        vcdp->declBus(c+13593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer xactId", false,-1, 3,0);
        vcdp->declBit(c+13556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer untranslated_a_ready", false,-1);
        vcdp->declBit(c+50557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer untranslated_a_valid", false,-1);
        vcdp->declBit(c+13594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer xactBusy_fire", false,-1);
        vcdp->declBus(c+13595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer xactBusy_add", false,-1, 15,0);
        vcdp->declBit(c+49752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tl_d_ready", false,-1);
        vcdp->declBus(c+13596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer xactBusy_remove", false,-1, 15,0);
        vcdp->declQuad(c+50617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_vaddr_aligned_to_size", false,-1, 38,0);
        vcdp->declBus(c+50619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_vaddr_offset", false,-1, 3,0);
        vcdp->declBit(c+13597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_0", false,-1);
        vcdp->declBit(c+13598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_1", false,-1);
        vcdp->declBit(c+13599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_2", false,-1);
        vcdp->declBit(c+13600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_3", false,-1);
        vcdp->declBit(c+13601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_4", false,-1);
        vcdp->declBit(c+13602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_5", false,-1);
        vcdp->declBit(c+13603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_6", false,-1);
        vcdp->declBit(c+13604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_7", false,-1);
        vcdp->declBit(c+13605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_8", false,-1);
        vcdp->declBit(c+13606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_9", false,-1);
        vcdp->declBit(c+13607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_10", false,-1);
        vcdp->declBit(c+13608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_11", false,-1);
        vcdp->declBit(c+13609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_12", false,-1);
        vcdp->declBit(c+13610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_13", false,-1);
        vcdp->declBit(c+13611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_14", false,-1);
        vcdp->declBit(c+13612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_15", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_16", false,-1);
        vcdp->declBus(c+13613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_bytes_written", false,-1, 6,0);
        vcdp->declBus(c+50619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_left_shift", false,-1, 3,0);
        vcdp->declBus(c+13614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_right_shift", false,-1, 7,0);
        vcdp->declBit(c+13615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_too_late", false,-1);
        vcdp->declBus(c+13616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_right_shift_1", false,-1, 7,0);
        vcdp->declBit(c+13617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_too_late_1", false,-1);
        vcdp->declBus(c+13618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_right_shift_2", false,-1, 7,0);
        vcdp->declBit(c+13619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_too_late_2", false,-1);
        vcdp->declBus(c+13620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_right_shift_3", false,-1, 7,0);
        vcdp->declBit(c+13621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_too_late_3", false,-1);
        vcdp->declQuad(c+50620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_vaddr_aligned_to_size_1", false,-1, 38,0);
        vcdp->declBus(c+50622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_vaddr_offset_1", false,-1, 4,0);
        vcdp->declBit(c+13622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_0_1", false,-1);
        vcdp->declBit(c+13623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_1_1", false,-1);
        vcdp->declBit(c+13624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_2_1", false,-1);
        vcdp->declBit(c+13625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_3_1", false,-1);
        vcdp->declBit(c+13626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_4_1", false,-1);
        vcdp->declBit(c+13627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_5_1", false,-1);
        vcdp->declBit(c+13628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_6_1", false,-1);
        vcdp->declBit(c+13629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_7_1", false,-1);
        vcdp->declBit(c+13630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_8_1", false,-1);
        vcdp->declBit(c+13631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_9_1", false,-1);
        vcdp->declBit(c+13632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_10_1", false,-1);
        vcdp->declBit(c+13633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_11_1", false,-1);
        vcdp->declBit(c+13634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_12_1", false,-1);
        vcdp->declBit(c+13635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_13_1", false,-1);
        vcdp->declBit(c+13636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_14_1", false,-1);
        vcdp->declBit(c+13637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_15_1", false,-1);
        vcdp->declBit(c+13638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_16_1", false,-1);
        vcdp->declBit(c+13639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_17_1", false,-1);
        vcdp->declBit(c+13640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_18_1", false,-1);
        vcdp->declBit(c+13641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_19_1", false,-1);
        vcdp->declBit(c+13642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_20_1", false,-1);
        vcdp->declBit(c+13643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_21_1", false,-1);
        vcdp->declBit(c+13644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_22_1", false,-1);
        vcdp->declBit(c+13645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_23_1", false,-1);
        vcdp->declBit(c+13646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_24_1", false,-1);
        vcdp->declBit(c+13647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_25_1", false,-1);
        vcdp->declBit(c+13648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_26_1", false,-1);
        vcdp->declBit(c+13649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_27_1", false,-1);
        vcdp->declBit(c+13650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_28_1", false,-1);
        vcdp->declBit(c+13651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_29_1", false,-1);
        vcdp->declBit(c+13652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_30_1", false,-1);
        vcdp->declBit(c+13653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_31_1", false,-1);
        vcdp->declBus(c+13654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_bytes_written_1", false,-1, 6,0);
        vcdp->declBus(c+50623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_left_shift_4", false,-1, 4,0);
        vcdp->declBus(c+13655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_right_shift_4", false,-1, 7,0);
        vcdp->declBit(c+50624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_too_early_4", false,-1);
        vcdp->declBit(c+13656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_too_late_4", false,-1);
        vcdp->declBus(c+50625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_left_shift_5", false,-1, 4,0);
        vcdp->declBus(c+13657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_right_shift_5", false,-1, 7,0);
        vcdp->declBit(c+13658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_too_late_5", false,-1);
        vcdp->declBus(c+13659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_right_shift_6", false,-1, 7,0);
        vcdp->declBit(c+13660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_too_late_6", false,-1);
    }
}

void VTestHarness::traceInitThis__445(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+13661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_right_shift_7", false,-1, 7,0);
        vcdp->declBit(c+13662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_too_late_7", false,-1);
        vcdp->declQuad(c+50626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_vaddr_aligned_to_size_2", false,-1, 38,0);
        vcdp->declBus(c+50628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_vaddr_offset_2", false,-1, 5,0);
        vcdp->declBit(c+13663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_0_2", false,-1);
        vcdp->declBit(c+13664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_1_2", false,-1);
        vcdp->declBit(c+13665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_2_2", false,-1);
        vcdp->declBit(c+13666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_3_2", false,-1);
        vcdp->declBit(c+13667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_4_2", false,-1);
        vcdp->declBit(c+13668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_5_2", false,-1);
        vcdp->declBit(c+13669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_6_2", false,-1);
        vcdp->declBit(c+13670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_7_2", false,-1);
        vcdp->declBit(c+13671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_8_2", false,-1);
        vcdp->declBit(c+13672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_9_2", false,-1);
        vcdp->declBit(c+13673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_10_2", false,-1);
        vcdp->declBit(c+13674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_11_2", false,-1);
        vcdp->declBit(c+13675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_12_2", false,-1);
        vcdp->declBit(c+13676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_13_2", false,-1);
        vcdp->declBit(c+13677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_14_2", false,-1);
        vcdp->declBit(c+13678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_15_2", false,-1);
        vcdp->declBit(c+13679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_16_2", false,-1);
        vcdp->declBit(c+13680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_17_2", false,-1);
        vcdp->declBit(c+13681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_18_2", false,-1);
        vcdp->declBit(c+13682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_19_2", false,-1);
        vcdp->declBit(c+13683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_20_2", false,-1);
        vcdp->declBit(c+13684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_21_2", false,-1);
        vcdp->declBit(c+13685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_22_2", false,-1);
        vcdp->declBit(c+13686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_23_2", false,-1);
        vcdp->declBit(c+13687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_24_2", false,-1);
        vcdp->declBit(c+13688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_25_2", false,-1);
        vcdp->declBit(c+13689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_26_2", false,-1);
        vcdp->declBit(c+13690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_27_2", false,-1);
        vcdp->declBit(c+13691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_28_2", false,-1);
        vcdp->declBit(c+13692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_29_2", false,-1);
        vcdp->declBit(c+13693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_30_2", false,-1);
        vcdp->declBit(c+13694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_31_2", false,-1);
        vcdp->declBit(c+13695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_32_2", false,-1);
        vcdp->declBit(c+13696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_33_2", false,-1);
        vcdp->declBit(c+13697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_34_2", false,-1);
        vcdp->declBit(c+13698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_35_2", false,-1);
        vcdp->declBit(c+13699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_36_2", false,-1);
        vcdp->declBit(c+13700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_37_2", false,-1);
        vcdp->declBit(c+13701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_38_2", false,-1);
        vcdp->declBit(c+13702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_39_2", false,-1);
        vcdp->declBit(c+13703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_40_2", false,-1);
        vcdp->declBit(c+13704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_41_2", false,-1);
        vcdp->declBit(c+13705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_42_2", false,-1);
        vcdp->declBit(c+13706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_43_2", false,-1);
        vcdp->declBit(c+13707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_44_2", false,-1);
        vcdp->declBit(c+13708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_45_2", false,-1);
        vcdp->declBit(c+13709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_46_2", false,-1);
        vcdp->declBit(c+13710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_47_2", false,-1);
        vcdp->declBit(c+13711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_48_2", false,-1);
        vcdp->declBit(c+13712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_49_2", false,-1);
        vcdp->declBit(c+13713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_50_2", false,-1);
        vcdp->declBit(c+13714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_51_2", false,-1);
        vcdp->declBit(c+13715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_52_2", false,-1);
        vcdp->declBit(c+13716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_53_2", false,-1);
        vcdp->declBit(c+13717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_54_2", false,-1);
        vcdp->declBit(c+13718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_55_2", false,-1);
        vcdp->declBit(c+13719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_56_2", false,-1);
        vcdp->declBit(c+13720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_57_2", false,-1);
        vcdp->declBit(c+13721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_58_2", false,-1);
        vcdp->declBit(c+13722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_59_2", false,-1);
        vcdp->declBit(c+13723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_60_2", false,-1);
        vcdp->declBit(c+13724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_61_2", false,-1);
        vcdp->declBit(c+13725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_62_2", false,-1);
        vcdp->declBit(c+13726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_mask_63_2", false,-1);
        vcdp->declBus(c+13727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_bytes_written_2", false,-1, 6,0);
        vcdp->declBus(c+50629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_left_shift_8", false,-1, 5,0);
        vcdp->declBus(c+13728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_right_shift_8", false,-1, 7,0);
        vcdp->declBit(c+50630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_too_early_8", false,-1);
        vcdp->declBit(c+13729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_too_late_8", false,-1);
        vcdp->declBus(c+50631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_left_shift_9", false,-1, 5,0);
        vcdp->declBus(c+13730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_right_shift_9", false,-1, 7,0);
        vcdp->declBit(c+50632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_too_early_9", false,-1);
        vcdp->declBit(c+13731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_too_late_9", false,-1);
        vcdp->declBus(c+50633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_left_shift_10", false,-1, 5,0);
        vcdp->declBus(c+13732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_right_shift_10", false,-1, 7,0);
        vcdp->declBit(c+50634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_too_early_10", false,-1);
        vcdp->declBit(c+13733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_too_late_10", false,-1);
        vcdp->declBus(c+50635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_left_shift_11", false,-1, 5,0);
        vcdp->declBus(c+13734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_right_shift_11", false,-1, 7,0);
        vcdp->declBit(c+13735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_too_late_11", false,-1);
        vcdp->declBus(c+13654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_bytes_written", false,-1, 6,0);
        vcdp->declBus(c+13613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_bytes_written", false,-1, 6,0);
        vcdp->declBus(c+70311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_size", false,-1, 6,0);
        vcdp->declBus(c+70312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_size", false,-1, 6,0);
        vcdp->declBus(c+70313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_lg_size", false,-1, 2,0);
        vcdp->declBus(c+69921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_lg_size", false,-1, 2,0);
        vcdp->declBit(c+13622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_0_0", false,-1);
        vcdp->declBit(c+13597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_0_0", false,-1);
        vcdp->declBit(c+13623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_0_1", false,-1);
        vcdp->declBit(c+13598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_0_1", false,-1);
        vcdp->declBit(c+13624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_0_2", false,-1);
        vcdp->declBit(c+13599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_0_2", false,-1);
        vcdp->declBit(c+13625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_0_3", false,-1);
        vcdp->declBit(c+13600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_0_3", false,-1);
        vcdp->declBit(c+13626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_0_4", false,-1);
        vcdp->declBit(c+13601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_0_4", false,-1);
        vcdp->declBit(c+13627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_0_5", false,-1);
    }
}

void VTestHarness::traceInitThis__446(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+13602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_0_5", false,-1);
        vcdp->declBit(c+13628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_0_6", false,-1);
        vcdp->declBit(c+13603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_0_6", false,-1);
        vcdp->declBit(c+13629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_0_7", false,-1);
        vcdp->declBit(c+13604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_0_7", false,-1);
        vcdp->declBit(c+13630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_0_8", false,-1);
        vcdp->declBit(c+13605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_0_8", false,-1);
        vcdp->declBit(c+13631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_0_9", false,-1);
        vcdp->declBit(c+13606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_0_9", false,-1);
        vcdp->declBit(c+13632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_0_10", false,-1);
        vcdp->declBit(c+13607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_0_10", false,-1);
        vcdp->declBit(c+13633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_0_11", false,-1);
        vcdp->declBit(c+13608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_0_11", false,-1);
        vcdp->declBit(c+13634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_0_12", false,-1);
        vcdp->declBit(c+13609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_0_12", false,-1);
        vcdp->declBit(c+13635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_0_13", false,-1);
        vcdp->declBit(c+13610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_0_13", false,-1);
        vcdp->declBit(c+13636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_0_14", false,-1);
        vcdp->declBit(c+13611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_0_14", false,-1);
        vcdp->declBit(c+13637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_0_15", false,-1);
        vcdp->declBit(c+13612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_0_15", false,-1);
        vcdp->declBit(c+13638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_1_0", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_1_0", false,-1);
        vcdp->declBit(c+13639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_1_1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_1_1", false,-1);
        vcdp->declBit(c+13640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_1_2", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_1_2", false,-1);
        vcdp->declBit(c+13641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_1_3", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_1_3", false,-1);
        vcdp->declBit(c+13642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_1_4", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_1_4", false,-1);
        vcdp->declBit(c+13643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_1_5", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_1_5", false,-1);
        vcdp->declBit(c+13644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_1_6", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_1_6", false,-1);
        vcdp->declBit(c+13645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_1_7", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_1_7", false,-1);
        vcdp->declBit(c+13646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_1_8", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_1_8", false,-1);
        vcdp->declBit(c+13647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_1_9", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_1_9", false,-1);
        vcdp->declBit(c+13648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_1_10", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_1_10", false,-1);
        vcdp->declBit(c+13649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_1_11", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_1_11", false,-1);
        vcdp->declBit(c+13650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_1_12", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_1_12", false,-1);
        vcdp->declBit(c+13651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_1_13", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_1_13", false,-1);
        vcdp->declBit(c+13652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_1_14", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_1_14", false,-1);
        vcdp->declBit(c+13653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_1_15", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_1_15", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_2_0", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_2_0", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_2_1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_2_1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_2_2", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_2_2", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_2_3", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_2_3", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_2_4", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_2_4", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_2_5", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_2_5", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_2_6", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_2_6", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_2_7", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_2_7", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_2_8", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_2_8", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_2_9", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_2_9", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_2_10", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_2_10", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_2_11", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_2_11", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_2_12", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_2_12", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_2_13", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_2_13", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_2_14", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_2_14", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_2_15", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_2_15", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_3_0", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_3_0", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_3_1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_3_1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_3_2", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_3_2", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_3_3", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_3_3", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_3_4", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_3_4", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_3_5", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_3_5", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_3_6", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_3_6", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_3_7", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_3_7", false,-1);
    }
}

void VTestHarness::traceInitThis__447(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_3_8", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_3_8", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_3_9", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_3_9", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_3_10", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_3_10", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_3_11", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_3_11", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_3_12", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_3_12", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_3_13", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_3_13", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_3_14", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_3_14", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_mask_3_15", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_mask_3_15", false,-1);
        vcdp->declQuad(c+50620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_vaddr", false,-1, 38,0);
        vcdp->declQuad(c+50617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_vaddr", false,-1, 38,0);
        vcdp->declBit(c+13736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_is_full", false,-1);
        vcdp->declBit(c+13737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_is_full", false,-1);
        vcdp->declBus(c+13738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_bytes_written_per_beat_0", false,-1, 4,0);
        vcdp->declBus(c+13739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_bytes_written_per_beat_0", false,-1, 4,0);
        vcdp->declBus(c+13740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_bytes_written_per_beat_1", false,-1, 4,0);
        vcdp->declBus(c+13741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_bytes_written_per_beat_1", false,-1, 4,0);
        vcdp->declBus(c+13742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_bytes_written_per_beat_2", false,-1, 4,0);
        vcdp->declBus(c+13743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_bytes_written_per_beat_2", false,-1, 4,0);
        vcdp->declBus(c+13744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_1_bytes_written_per_beat_3", false,-1, 4,0);
        vcdp->declBus(c+13745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_0_bytes_written_per_beat_3", false,-1, 4,0);
        vcdp->declBus(c+13727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_bytes_written", false,-1, 6,0);
        vcdp->declBus(c+70314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_size", false,-1, 6,0);
        vcdp->declBus(c+13746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_size", false,-1, 6,0);
        vcdp->declBus(c+69917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_lg_size", false,-1, 2,0);
        vcdp->declBus(c+13747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_lg_size", false,-1, 2,0);
        vcdp->declBit(c+13663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_0_0", false,-1);
        vcdp->declBit(c+13748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_0_0", false,-1);
        vcdp->declBit(c+13664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_0_1", false,-1);
        vcdp->declBit(c+13749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_0_1", false,-1);
        vcdp->declBit(c+13665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_0_2", false,-1);
        vcdp->declBit(c+13750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_0_2", false,-1);
        vcdp->declBit(c+13666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_0_3", false,-1);
        vcdp->declBit(c+13751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_0_3", false,-1);
        vcdp->declBit(c+13667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_0_4", false,-1);
        vcdp->declBit(c+13752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_0_4", false,-1);
        vcdp->declBit(c+13668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_0_5", false,-1);
        vcdp->declBit(c+13753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_0_5", false,-1);
        vcdp->declBit(c+13669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_0_6", false,-1);
        vcdp->declBit(c+13754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_0_6", false,-1);
        vcdp->declBit(c+13670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_0_7", false,-1);
        vcdp->declBit(c+13755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_0_7", false,-1);
        vcdp->declBit(c+13671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_0_8", false,-1);
        vcdp->declBit(c+13756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_0_8", false,-1);
        vcdp->declBit(c+13672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_0_9", false,-1);
        vcdp->declBit(c+13757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_0_9", false,-1);
        vcdp->declBit(c+13673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_0_10", false,-1);
        vcdp->declBit(c+13758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_0_10", false,-1);
        vcdp->declBit(c+13674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_0_11", false,-1);
        vcdp->declBit(c+13759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_0_11", false,-1);
        vcdp->declBit(c+13675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_0_12", false,-1);
        vcdp->declBit(c+13760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_0_12", false,-1);
        vcdp->declBit(c+13676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_0_13", false,-1);
        vcdp->declBit(c+13761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_0_13", false,-1);
        vcdp->declBit(c+13677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_0_14", false,-1);
        vcdp->declBit(c+13762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_0_14", false,-1);
        vcdp->declBit(c+13678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_0_15", false,-1);
        vcdp->declBit(c+13763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_0_15", false,-1);
        vcdp->declBit(c+13679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_1_0", false,-1);
        vcdp->declBit(c+13764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_1_0", false,-1);
        vcdp->declBit(c+13680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_1_1", false,-1);
        vcdp->declBit(c+13765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_1_1", false,-1);
        vcdp->declBit(c+13681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_1_2", false,-1);
        vcdp->declBit(c+13766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_1_2", false,-1);
        vcdp->declBit(c+13682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_1_3", false,-1);
        vcdp->declBit(c+13767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_1_3", false,-1);
        vcdp->declBit(c+13683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_1_4", false,-1);
        vcdp->declBit(c+13768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_1_4", false,-1);
        vcdp->declBit(c+13684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_1_5", false,-1);
        vcdp->declBit(c+13769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_1_5", false,-1);
        vcdp->declBit(c+13685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_1_6", false,-1);
        vcdp->declBit(c+13770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_1_6", false,-1);
        vcdp->declBit(c+13686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_1_7", false,-1);
        vcdp->declBit(c+13771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_1_7", false,-1);
        vcdp->declBit(c+13687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_1_8", false,-1);
        vcdp->declBit(c+13772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_1_8", false,-1);
        vcdp->declBit(c+13688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_1_9", false,-1);
        vcdp->declBit(c+13773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_1_9", false,-1);
        vcdp->declBit(c+13689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_1_10", false,-1);
        vcdp->declBit(c+13774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_1_10", false,-1);
        vcdp->declBit(c+13690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_1_11", false,-1);
        vcdp->declBit(c+13775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_1_11", false,-1);
        vcdp->declBit(c+13691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_1_12", false,-1);
        vcdp->declBit(c+13776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_1_12", false,-1);
        vcdp->declBit(c+13692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_1_13", false,-1);
        vcdp->declBit(c+13777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_1_13", false,-1);
        vcdp->declBit(c+13693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_1_14", false,-1);
        vcdp->declBit(c+13778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_1_14", false,-1);
        vcdp->declBit(c+13694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_1_15", false,-1);
        vcdp->declBit(c+13779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_1_15", false,-1);
        vcdp->declBit(c+13695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_2_0", false,-1);
        vcdp->declBit(c+13780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_2_0", false,-1);
        vcdp->declBit(c+13696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_2_1", false,-1);
        vcdp->declBit(c+13781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_2_1", false,-1);
    }
}

void VTestHarness::traceInitThis__448(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+13697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_2_2", false,-1);
        vcdp->declBit(c+13782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_2_2", false,-1);
        vcdp->declBit(c+13698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_2_3", false,-1);
        vcdp->declBit(c+13783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_2_3", false,-1);
        vcdp->declBit(c+13699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_2_4", false,-1);
        vcdp->declBit(c+13784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_2_4", false,-1);
        vcdp->declBit(c+13700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_2_5", false,-1);
        vcdp->declBit(c+13785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_2_5", false,-1);
        vcdp->declBit(c+13701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_2_6", false,-1);
        vcdp->declBit(c+13786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_2_6", false,-1);
        vcdp->declBit(c+13702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_2_7", false,-1);
        vcdp->declBit(c+13787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_2_7", false,-1);
        vcdp->declBit(c+13703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_2_8", false,-1);
        vcdp->declBit(c+13788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_2_8", false,-1);
        vcdp->declBit(c+13704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_2_9", false,-1);
        vcdp->declBit(c+13789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_2_9", false,-1);
        vcdp->declBit(c+13705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_2_10", false,-1);
        vcdp->declBit(c+13790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_2_10", false,-1);
        vcdp->declBit(c+13706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_2_11", false,-1);
        vcdp->declBit(c+13791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_2_11", false,-1);
        vcdp->declBit(c+13707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_2_12", false,-1);
        vcdp->declBit(c+13792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_2_12", false,-1);
        vcdp->declBit(c+13708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_2_13", false,-1);
        vcdp->declBit(c+13793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_2_13", false,-1);
        vcdp->declBit(c+13709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_2_14", false,-1);
        vcdp->declBit(c+13794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_2_14", false,-1);
        vcdp->declBit(c+13710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_2_15", false,-1);
        vcdp->declBit(c+13795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_2_15", false,-1);
        vcdp->declBit(c+13711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_3_0", false,-1);
        vcdp->declBit(c+13796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_3_0", false,-1);
        vcdp->declBit(c+13712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_3_1", false,-1);
        vcdp->declBit(c+13797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_3_1", false,-1);
        vcdp->declBit(c+13713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_3_2", false,-1);
        vcdp->declBit(c+13798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_3_2", false,-1);
        vcdp->declBit(c+13714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_3_3", false,-1);
        vcdp->declBit(c+13799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_3_3", false,-1);
        vcdp->declBit(c+13715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_3_4", false,-1);
        vcdp->declBit(c+13800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_3_4", false,-1);
        vcdp->declBit(c+13716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_3_5", false,-1);
        vcdp->declBit(c+13801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_3_5", false,-1);
        vcdp->declBit(c+13717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_3_6", false,-1);
        vcdp->declBit(c+13802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_3_6", false,-1);
        vcdp->declBit(c+13718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_3_7", false,-1);
        vcdp->declBit(c+13803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_3_7", false,-1);
        vcdp->declBit(c+13719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_3_8", false,-1);
        vcdp->declBit(c+13804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_3_8", false,-1);
        vcdp->declBit(c+13720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_3_9", false,-1);
        vcdp->declBit(c+13805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_3_9", false,-1);
        vcdp->declBit(c+13721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_3_10", false,-1);
        vcdp->declBit(c+13806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_3_10", false,-1);
        vcdp->declBit(c+13722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_3_11", false,-1);
        vcdp->declBit(c+13807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_3_11", false,-1);
        vcdp->declBit(c+13723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_3_12", false,-1);
        vcdp->declBit(c+13808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_3_12", false,-1);
        vcdp->declBit(c+13724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_3_13", false,-1);
        vcdp->declBit(c+13809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_3_13", false,-1);
        vcdp->declBit(c+13725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_3_14", false,-1);
        vcdp->declBit(c+13810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_3_14", false,-1);
        vcdp->declBit(c+13726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_mask_3_15", false,-1);
        vcdp->declBit(c+13811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_mask_3_15", false,-1);
        vcdp->declQuad(c+50626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_vaddr", false,-1, 38,0);
        vcdp->declQuad(c+13812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_vaddr", false,-1, 38,0);
        vcdp->declBit(c+13814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_is_full", false,-1);
        vcdp->declBit(c+13815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_is_full", false,-1);
        vcdp->declBus(c+13816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_bytes_written", false,-1, 6,0);
        vcdp->declBus(c+13817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_bytes_written_per_beat_0", false,-1, 4,0);
        vcdp->declBus(c+13818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_bytes_written_per_beat_0", false,-1, 4,0);
        vcdp->declBus(c+13819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_bytes_written_per_beat_1", false,-1, 4,0);
        vcdp->declBus(c+13820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_bytes_written_per_beat_1", false,-1, 4,0);
        vcdp->declBus(c+13821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_bytes_written_per_beat_2", false,-1, 4,0);
        vcdp->declBus(c+13822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_bytes_written_per_beat_2", false,-1, 4,0);
        vcdp->declBus(c+13823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packets_2_bytes_written_per_beat_3", false,-1, 4,0);
        vcdp->declBus(c+13824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer best_write_packet_bytes_written_per_beat_3", false,-1, 4,0);
        vcdp->declBus(c+50636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_size", false,-1, 6,0);
        vcdp->declBus(c+50637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_lg_size", false,-1, 2,0);
        vcdp->declBit(c+50638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_0_0", false,-1);
        vcdp->declBit(c+50639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_0_1", false,-1);
        vcdp->declBit(c+50640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_0_2", false,-1);
        vcdp->declBit(c+50641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_0_3", false,-1);
        vcdp->declBit(c+50642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_0_4", false,-1);
        vcdp->declBit(c+50643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_0_5", false,-1);
        vcdp->declBit(c+50644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_0_6", false,-1);
        vcdp->declBit(c+50645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_0_7", false,-1);
        vcdp->declBit(c+50646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_0_8", false,-1);
        vcdp->declBit(c+50647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_0_9", false,-1);
        vcdp->declBit(c+50648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_0_10", false,-1);
        vcdp->declBit(c+50649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_0_11", false,-1);
        vcdp->declBit(c+50650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_0_12", false,-1);
        vcdp->declBit(c+50651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_0_13", false,-1);
        vcdp->declBit(c+50652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_0_14", false,-1);
        vcdp->declBit(c+50653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_0_15", false,-1);
        vcdp->declBit(c+50654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_1_0", false,-1);
        vcdp->declBit(c+50655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_1_1", false,-1);
        vcdp->declBit(c+50656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_1_2", false,-1);
        vcdp->declBit(c+50657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_1_3", false,-1);
        vcdp->declBit(c+50658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_1_4", false,-1);
        vcdp->declBit(c+50659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_1_5", false,-1);
        vcdp->declBit(c+50660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_1_6", false,-1);
        vcdp->declBit(c+50661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_1_7", false,-1);
        vcdp->declBit(c+50662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_1_8", false,-1);
        vcdp->declBit(c+50663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_1_9", false,-1);
    }
}

void VTestHarness::traceInitThis__449(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+50664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_1_10", false,-1);
        vcdp->declBit(c+50665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_1_11", false,-1);
        vcdp->declBit(c+50666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_1_12", false,-1);
        vcdp->declBit(c+50667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_1_13", false,-1);
        vcdp->declBit(c+50668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_1_14", false,-1);
        vcdp->declBit(c+50669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_1_15", false,-1);
        vcdp->declBit(c+50670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_2_0", false,-1);
        vcdp->declBit(c+50671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_2_1", false,-1);
        vcdp->declBit(c+50672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_2_2", false,-1);
        vcdp->declBit(c+50673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_2_3", false,-1);
        vcdp->declBit(c+50674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_2_4", false,-1);
        vcdp->declBit(c+50675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_2_5", false,-1);
        vcdp->declBit(c+50676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_2_6", false,-1);
        vcdp->declBit(c+50677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_2_7", false,-1);
        vcdp->declBit(c+50678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_2_8", false,-1);
        vcdp->declBit(c+50679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_2_9", false,-1);
        vcdp->declBit(c+50680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_2_10", false,-1);
        vcdp->declBit(c+50681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_2_11", false,-1);
        vcdp->declBit(c+50682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_2_12", false,-1);
        vcdp->declBit(c+50683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_2_13", false,-1);
        vcdp->declBit(c+50684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_2_14", false,-1);
        vcdp->declBit(c+50685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_2_15", false,-1);
        vcdp->declBit(c+50686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_3_0", false,-1);
        vcdp->declBit(c+50687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_3_1", false,-1);
        vcdp->declBit(c+50688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_3_2", false,-1);
        vcdp->declBit(c+50689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_3_3", false,-1);
        vcdp->declBit(c+50690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_3_4", false,-1);
        vcdp->declBit(c+50691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_3_5", false,-1);
        vcdp->declBit(c+50692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_3_6", false,-1);
        vcdp->declBit(c+50693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_3_7", false,-1);
        vcdp->declBit(c+50694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_3_8", false,-1);
        vcdp->declBit(c+50695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_3_9", false,-1);
        vcdp->declBit(c+50696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_3_10", false,-1);
        vcdp->declBit(c+50697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_3_11", false,-1);
        vcdp->declBit(c+50698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_3_12", false,-1);
        vcdp->declBit(c+50699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_3_13", false,-1);
        vcdp->declBit(c+50700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_3_14", false,-1);
        vcdp->declBit(c+50701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_mask_3_15", false,-1);
        vcdp->declQuad(c+50702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_vaddr", false,-1, 38,0);
        vcdp->declBit(c+50704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_is_full", false,-1);
        vcdp->declBus(c+50705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_bytes_written", false,-1, 6,0);
        vcdp->declBus(c+50706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_bytes_written_per_beat_0", false,-1, 4,0);
        vcdp->declBus(c+50707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_bytes_written_per_beat_1", false,-1, 4,0);
        vcdp->declBus(c+50708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_bytes_written_per_beat_2", false,-1, 4,0);
        vcdp->declBus(c+50709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_packet_buf_bytes_written_per_beat_3", false,-1, 4,0);
        vcdp->declBus(c+13825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_beats", false,-1, 6,0);
        vcdp->declBus(c+50710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer beatsLeft", false,-1, 5,0);
        vcdp->declBus(c+13826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer beatsSent", false,-1, 6,0);
        vcdp->declBus(c+13827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer write_shift", false,-1, 3,0);
        vcdp->declBus(c+50711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putFull_buf", false,-1, 3,0);
        vcdp->declBus(c+13828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putFull_a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+13829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putFull_a_mask_sizeOH", false,-1, 3,0);
        vcdp->declBit(c+13830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putFull_a_mask_acc_1", false,-1);
        vcdp->declBit(c+13831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putFull_a_mask_size", false,-1);
        vcdp->declBit(c+13832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putFull_a_mask_acc", false,-1);
        vcdp->declBit(c+13833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putFull_a_mask_size_1", false,-1);
        vcdp->declBit(c+13834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putFull_a_mask_acc_2", false,-1);
        vcdp->declBit(c+13835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putFull_a_mask_size_2", false,-1);
        vcdp->declBit(c+13836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putFull_a_mask_acc_6", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putFull_a_mask_size_3", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putFull_a_mask_acc_14", false,-1);
        vcdp->declBus(c+13837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putFull_a_mask_lo", false,-1, 7,0);
        vcdp->declBus(c+13838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putFull_mask", false,-1, 15,0);
        vcdp->declBus(c+50712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putPartial_buf", false,-1, 3,0);
        vcdp->declBus(c+13839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putPartial_lo", false,-1, 7,0);
        vcdp->declBus(c+13840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putPartial_mask", false,-1, 15,0);
        vcdp->declArray(c+13841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putFull_data", false,-1, 127,0);
        vcdp->declArray(c+13845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer putPartial_data", false,-1, 127,0);
        vcdp->declBit(c+13849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer retry_a_valid", false,-1);
        vcdp->declBit(c+13554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer retry_a_ready", false,-1);
        vcdp->declBit(c+13850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tl_a_valid", false,-1);
        vcdp->declBit(c+50713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer bundleOut_0_a_bits_address_REG", false,-1);
        vcdp->declBus(c+50714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer bundleOut_0_a_bits_address_buf", false,-1, 31,0);
        vcdp->declQuad(c+13851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer next_vaddr", false,-1, 39,0);
        vcdp->declBus(c+13853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v1_0", false,-1, 7,0);
        vcdp->declBus(c+13854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v1_1", false,-1, 7,0);
        vcdp->declBus(c+13855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v1_2", false,-1, 7,0);
        vcdp->declBus(c+13856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v1_3", false,-1, 7,0);
        vcdp->declBus(c+13857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v1_4", false,-1, 7,0);
        vcdp->declBus(c+13858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v1_5", false,-1, 7,0);
        vcdp->declBus(c+13859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v1_6", false,-1, 7,0);
        vcdp->declBus(c+13860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v1_7", false,-1, 7,0);
        vcdp->declBus(c+13861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v1_8", false,-1, 7,0);
        vcdp->declBus(c+13862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v1_9", false,-1, 7,0);
        vcdp->declBus(c+13863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v1_10", false,-1, 7,0);
        vcdp->declBus(c+13864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v1_11", false,-1, 7,0);
        vcdp->declBus(c+13865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v1_12", false,-1, 7,0);
        vcdp->declBus(c+13866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v1_13", false,-1, 7,0);
        vcdp->declBus(c+13867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v1_14", false,-1, 7,0);
        vcdp->declBus(c+13868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v1_15", false,-1, 7,0);
        vcdp->declBus(c+50715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v2_0", false,-1, 7,0);
        vcdp->declBus(c+50716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v2_1", false,-1, 7,0);
        vcdp->declBus(c+50717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v2_2", false,-1, 7,0);
        vcdp->declBus(c+50718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v2_3", false,-1, 7,0);
        vcdp->declBus(c+50719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v2_4", false,-1, 7,0);
        vcdp->declBus(c+50720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v2_5", false,-1, 7,0);
        vcdp->declBus(c+50721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v2_6", false,-1, 7,0);
        vcdp->declBus(c+50722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v2_7", false,-1, 7,0);
        vcdp->declBus(c+50723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v2_8", false,-1, 7,0);
        vcdp->declBus(c+50724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v2_9", false,-1, 7,0);
        vcdp->declBus(c+50725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v2_10", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__450(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+50726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v2_11", false,-1, 7,0);
        vcdp->declBus(c+50727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v2_12", false,-1, 7,0);
        vcdp->declBus(c+50728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v2_13", false,-1, 7,0);
        vcdp->declBus(c+50729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v2_14", false,-1, 7,0);
        vcdp->declBus(c+50730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_v2_15", false,-1, 7,0);
        vcdp->declQuad(c+13869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_lo_lo_lo", false,-1, 63,0);
        vcdp->declArray(c+13871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_lo_lo", false,-1, 127,0);
        vcdp->declQuad(c+50731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_lo_hi_lo", false,-1, 63,0);
        vcdp->declArray(c+13875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_lo", false,-1, 255,0);
        vcdp->declQuad(c+50733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_hi_lo_lo", false,-1, 63,0);
        vcdp->declArray(c+50735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_hi_lo", false,-1, 127,0);
        vcdp->declQuad(c+50739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_hi_hi_lo", false,-1, 63,0);
        vcdp->declArray(c+50741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled_hi", false,-1, 255,0);
        vcdp->declArray(c+13883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer pooled", false,-1, 511,0);
        vcdp->declBus(c+49546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer total_bytes_sent", false,-1, 31,0);
        vcdp->declBus(c+49548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer total_latency", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a reset", false,-1);
        vcdp->declBit(c+50525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_enq_ready", false,-1);
        vcdp->declBit(c+13552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_enq_valid", false,-1);
        vcdp->declBus(c+50526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_enq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+50527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_enq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+50528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_enq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+50529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_enq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+50530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_enq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+50531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_enq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+50535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_enq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_enq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+49536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+49537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+13553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_deq_ready", false,-1);
        vcdp->declBit(c+50538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_deq_valid", false,-1);
        vcdp->declBus(c+50539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_deq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+50540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_deq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+50541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_deq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+50542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_deq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+50543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_deq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+50544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_deq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+50548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_deq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_deq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+50551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+50552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a io_deq_bits_status_mxr", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50749+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+50539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+50526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+13899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50750+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+50540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+50527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_param_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_param_MPORT_mask", false,-1);
        vcdp->declBit(c+13899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50751+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+50541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+50528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_size_MPORT_mask", false,-1);
        vcdp->declBit(c+13899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50752+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_source", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+50542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+50529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_source_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_source_MPORT_mask", false,-1);
        vcdp->declBit(c+13899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50753+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_mask", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_mask_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+50543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_mask_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+50530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_mask_MPORT_data", false,-1, 15,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+13899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declArray(c+50754+i*4,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+50544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+50531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_data_MPORT_data", false,-1, 127,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_data_MPORT_mask", false,-1);
        vcdp->declBit(c+13899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+50758+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+50548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+50535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+13899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_tl_a_corrupt_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declQuad(c+50759+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_vaddr", true,(i+0), 38,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_vaddr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_vaddr_io_deq_bits_MPORT_addr", false,-1);
    }
}

void VTestHarness::traceInitThis__451(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+50549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_vaddr_io_deq_bits_MPORT_data", false,-1, 38,0);
        vcdp->declQuad(c+50536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_vaddr_MPORT_data", false,-1, 38,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_vaddr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_vaddr_MPORT_mask", false,-1);
        vcdp->declBit(c+13899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_vaddr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+50761+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_status_debug", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_status_debug_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_status_debug_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+50551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_status_debug_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_status_debug_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_status_debug_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_status_debug_MPORT_mask", false,-1);
        vcdp->declBit(c+13899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_status_debug_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+50762+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_status_mxr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_status_mxr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_status_mxr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+50552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_status_mxr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_status_mxr_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_status_mxr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_status_mxr_MPORT_mask", false,-1);
        vcdp->declBit(c+13899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a ram_status_mxr_MPORT_en", false,-1);
        vcdp->declBit(c+50538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a maybe_full", false,-1);
        vcdp->declBit(c+50525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a empty", false,-1);
        vcdp->declBit(c+13900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a do_enq", false,-1);
        vcdp->declBit(c+13901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a do_deq", false,-1);
        vcdp->declBit(c+13554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_0_ready", false,-1);
        vcdp->declBit(c+13555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_0_valid", false,-1);
        vcdp->declBus(c+49742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_0_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+49743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_0_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+49744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_0_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+49745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_0_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+49746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_0_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+49747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_0_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+49751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_0_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_0_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+50555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_0_bits_status_debug", false,-1);
        vcdp->declBit(c+50556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_0_bits_status_mxr", false,-1);
        vcdp->declBit(c+13553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_1_ready", false,-1);
        vcdp->declBit(c+50538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_1_valid", false,-1);
        vcdp->declBus(c+50539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_1_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+50540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_1_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+50541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_1_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+50542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_1_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+50543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_1_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+50544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_1_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+50548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_1_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_1_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+50551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_1_bits_status_debug", false,-1);
        vcdp->declBit(c+50552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_1_bits_status_mxr", false,-1);
        vcdp->declBit(c+13556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_2_ready", false,-1);
        vcdp->declBit(c+50557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_2_valid", false,-1);
        vcdp->declBus(c+13557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_2_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+13558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_2_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+13559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_2_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+13560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_2_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+13561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_2_bits_tl_a_data", false,-1, 127,0);
        vcdp->declQuad(c+13565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_2_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+50558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_2_bits_status_debug", false,-1);
        vcdp->declBit(c+50559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_in_2_bits_status_mxr", false,-1);
        vcdp->declBit(c+13554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_out_ready", false,-1);
        vcdp->declBit(c+13567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_out_valid", false,-1);
        vcdp->declBus(c+13568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_out_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+13569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_out_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+13570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_out_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+13571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_out_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+13572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_out_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+13573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_out_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+13577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_out_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+13578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_out_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+13580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_out_bits_status_debug", false,-1);
        vcdp->declBit(c+13581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb io_out_bits_status_mxr", false,-1);
        vcdp->declBit(c+13902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb grant_1", false,-1);
        vcdp->declBit(c+13903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_arb grant_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q reset", false,-1);
        vcdp->declBit(c+13554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_enq_ready", false,-1);
        vcdp->declBit(c+13567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_enq_valid", false,-1);
        vcdp->declBus(c+13568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_enq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+13569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_enq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+13570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_enq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+13571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_enq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+13572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_enq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+13573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_enq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+13577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_enq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+13578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_enq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+13580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+13581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+13582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_deq_ready", false,-1);
        vcdp->declBit(c+50560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_deq_valid", false,-1);
        vcdp->declBus(c+50526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_deq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+50527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_deq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+50528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_deq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+50529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_deq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+50530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_deq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+50531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_deq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+50535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_deq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_deq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+49536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+49537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q io_deq_bits_status_mxr", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50763+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_opcode_io_deq_bits_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__452(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+50526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+13568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+13904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50764+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+50527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+13569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_param_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_param_MPORT_mask", false,-1);
        vcdp->declBit(c+13904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50765+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+50528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+13570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_size_MPORT_mask", false,-1);
        vcdp->declBit(c+13904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50766+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_source", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+50529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+13571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_source_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_source_MPORT_mask", false,-1);
        vcdp->declBit(c+13904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50767+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_mask", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_mask_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+50530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_mask_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+13572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_mask_MPORT_data", false,-1, 15,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+13904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declArray(c+50768+i*4,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+50531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+13573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_data_MPORT_data", false,-1, 127,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_data_MPORT_mask", false,-1);
        vcdp->declBit(c+13904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+50772+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+50535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+13577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+13904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_tl_a_corrupt_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declQuad(c+50773+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_vaddr", true,(i+0), 38,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_vaddr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_vaddr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+50536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_vaddr_io_deq_bits_MPORT_data", false,-1, 38,0);
        vcdp->declQuad(c+13578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_vaddr_MPORT_data", false,-1, 38,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_vaddr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_vaddr_MPORT_mask", false,-1);
        vcdp->declBit(c+13904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_vaddr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+50775+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_status_debug", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_status_debug_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_status_debug_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_status_debug_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+13580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_status_debug_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_status_debug_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_status_debug_MPORT_mask", false,-1);
        vcdp->declBit(c+13904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_status_debug_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+50776+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_status_mxr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_status_mxr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_status_mxr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_status_mxr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+13581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_status_mxr_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_status_mxr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_status_mxr_MPORT_mask", false,-1);
        vcdp->declBit(c+13904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q ram_status_mxr_MPORT_en", false,-1);
        vcdp->declBit(c+50560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q maybe_full", false,-1);
        vcdp->declBit(c+50777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q empty", false,-1);
        vcdp->declBit(c+13905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q do_enq", false,-1);
        vcdp->declBit(c+13906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer tlb_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q reset", false,-1);
        vcdp->declBit(c+13582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_enq_ready", false,-1);
        vcdp->declBit(c+13583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_enq_valid", false,-1);
        vcdp->declBus(c+50526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_enq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+50527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_enq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+50528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_enq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+50529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_enq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+50530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_enq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+50531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_enq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+50535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_enq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_enq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+49536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+49537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+13584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_deq_ready", false,-1);
        vcdp->declBit(c+50561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_deq_valid", false,-1);
        vcdp->declBus(c+49742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_deq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+49743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_deq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+49744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_deq_bits_tl_a_size", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__453(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+49745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_deq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+49746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_deq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+49747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_deq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+49751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_deq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_deq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+50555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+50556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q io_deq_bits_status_mxr", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50778+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+50526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+13907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50779+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+50527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_param_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_param_MPORT_mask", false,-1);
        vcdp->declBit(c+13907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50780+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+50528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_size_MPORT_mask", false,-1);
        vcdp->declBit(c+13907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50781+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_source", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+50529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_source_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_source_MPORT_mask", false,-1);
        vcdp->declBit(c+13907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50782+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_mask", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_mask_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_mask_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+50530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_mask_MPORT_data", false,-1, 15,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+13907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declArray(c+50783+i*4,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+49747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+50531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_data_MPORT_data", false,-1, 127,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_data_MPORT_mask", false,-1);
        vcdp->declBit(c+13907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+50787+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+50535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+13907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_tl_a_corrupt_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declQuad(c+50788+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_vaddr", true,(i+0), 38,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_vaddr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_vaddr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+50553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_vaddr_io_deq_bits_MPORT_data", false,-1, 38,0);
        vcdp->declQuad(c+50536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_vaddr_MPORT_data", false,-1, 38,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_vaddr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_vaddr_MPORT_mask", false,-1);
        vcdp->declBit(c+13907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_vaddr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+50790+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_status_debug", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_status_debug_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_status_debug_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+50555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_status_debug_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_status_debug_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_status_debug_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_status_debug_MPORT_mask", false,-1);
        vcdp->declBit(c+13907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_status_debug_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+50791+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_status_mxr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_status_mxr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_status_mxr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+50556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_status_mxr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_status_mxr_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_status_mxr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_status_mxr_MPORT_mask", false,-1);
        vcdp->declBit(c+13907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q ram_status_mxr_MPORT_en", false,-1);
        vcdp->declBit(c+50561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q maybe_full", false,-1);
        vcdp->declBit(c+50792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q empty", false,-1);
        vcdp->declBit(c+13908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q do_enq", false,-1);
        vcdp->declBit(c+13909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer translate_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer reset", false,-1);
        vcdp->declBit(c+12325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_in_a_ready", false,-1);
        vcdp->declBit(c+12326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_in_a_valid", false,-1);
        vcdp->declBus(c+49706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+49707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+49708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+49709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_in_a_bits_mask", false,-1, 15,0);
    }
}

void VTestHarness::traceInitThis__454(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declArray(c+49711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_in_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_in_d_ready", false,-1);
        vcdp->declBit(c+12328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_in_d_valid", false,-1);
        vcdp->declBus(c+12329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_in_d_bits_source", false,-1, 3,0);
        vcdp->declArray(c+49716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_in_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_a_ready", false,-1);
        vcdp->declBit(c+12301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_a_valid", false,-1);
        vcdp->declBus(c+12302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_d_ready", false,-1);
        vcdp->declBit(c+12308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_d_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_d_bits_denied", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_reset", false,-1);
        vcdp->declBit(c+12325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+12326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+49706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+49707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+49708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+49709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+49715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+12328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+12329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+50793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+50794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+50795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+50796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_reset", false,-1);
        vcdp->declBit(c+12325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_enq_ready", false,-1);
        vcdp->declBit(c+12326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_enq_valid", false,-1);
        vcdp->declBus(c+49706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+49707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+49708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+49709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_enq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_enq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+12300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_deq_ready", false,-1);
        vcdp->declBit(c+12301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_deq_valid", false,-1);
        vcdp->declBus(c+12302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_deq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_deq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_reset", false,-1);
        vcdp->declBit(c+12307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_enq_ready", false,-1);
        vcdp->declBit(c+12308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_enq_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_enq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_enq_bits_denied", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+12327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_deq_ready", false,-1);
        vcdp->declBit(c+12328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_deq_valid", false,-1);
        vcdp->declBus(c+12329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+50793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+50794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_deq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+50795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_deq_bits_denied", false,-1);
        vcdp->declArray(c+49716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+50796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor reset", false,-1);
        vcdp->declBit(c+12325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+12326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+49706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+49707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+49708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+49709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor io_in_a_bits_address", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__455(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+49710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+49715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+12328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+12329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+50793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+50794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+50795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+50796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+50797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor is_aligned_mask", false,-1, 11,0);
        vcdp->declBit(c+13910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor is_aligned", false,-1);
        vcdp->declBus(c+50798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+50799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_sizeOH", false,-1, 3,0);
        vcdp->declBit(c+50800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_size", false,-1);
        vcdp->declBit(c+13911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_bit", false,-1);
        vcdp->declBit(c+13912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_nbit", false,-1);
        vcdp->declBit(c+13913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc", false,-1);
        vcdp->declBit(c+13914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_1", false,-1);
        vcdp->declBit(c+50801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_size_1", false,-1);
        vcdp->declBit(c+13915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_bit_1", false,-1);
        vcdp->declBit(c+13916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+13917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_2", false,-1);
        vcdp->declBit(c+13918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_2", false,-1);
        vcdp->declBit(c+13919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_3", false,-1);
        vcdp->declBit(c+13920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_3", false,-1);
        vcdp->declBit(c+13921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_4", false,-1);
        vcdp->declBit(c+13922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_4", false,-1);
        vcdp->declBit(c+13923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_5", false,-1);
        vcdp->declBit(c+13924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_5", false,-1);
        vcdp->declBit(c+50802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_size_2", false,-1);
        vcdp->declBit(c+13925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_bit_2", false,-1);
        vcdp->declBit(c+13926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+13927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_6", false,-1);
        vcdp->declBit(c+13928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_6", false,-1);
        vcdp->declBit(c+13929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_7", false,-1);
        vcdp->declBit(c+13930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_7", false,-1);
        vcdp->declBit(c+13931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_8", false,-1);
        vcdp->declBit(c+13932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_8", false,-1);
        vcdp->declBit(c+13933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_9", false,-1);
        vcdp->declBit(c+13934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_9", false,-1);
        vcdp->declBit(c+13935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_10", false,-1);
        vcdp->declBit(c+13936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_10", false,-1);
        vcdp->declBit(c+13937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_11", false,-1);
        vcdp->declBit(c+13938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_11", false,-1);
        vcdp->declBit(c+13939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_12", false,-1);
        vcdp->declBit(c+13940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_12", false,-1);
        vcdp->declBit(c+13941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_13", false,-1);
        vcdp->declBit(c+13942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_13", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_size_3", false,-1);
        vcdp->declBit(c+13943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_bit_3", false,-1);
        vcdp->declBit(c+13944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_nbit_3", false,-1);
        vcdp->declBit(c+13945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_14", false,-1);
        vcdp->declBit(c+13946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_14", false,-1);
        vcdp->declBit(c+13947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_15", false,-1);
        vcdp->declBit(c+13948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_15", false,-1);
        vcdp->declBit(c+13949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_16", false,-1);
        vcdp->declBit(c+13950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_16", false,-1);
        vcdp->declBit(c+13951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_17", false,-1);
        vcdp->declBit(c+13952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_17", false,-1);
        vcdp->declBit(c+13953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_18", false,-1);
        vcdp->declBit(c+13954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_18", false,-1);
        vcdp->declBit(c+13955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_19", false,-1);
        vcdp->declBit(c+13956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_19", false,-1);
        vcdp->declBit(c+13957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_20", false,-1);
        vcdp->declBit(c+13958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_20", false,-1);
        vcdp->declBit(c+13959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_21", false,-1);
        vcdp->declBit(c+13960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_21", false,-1);
        vcdp->declBit(c+13961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_22", false,-1);
        vcdp->declBit(c+13962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_22", false,-1);
        vcdp->declBit(c+13963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_23", false,-1);
        vcdp->declBit(c+13964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_23", false,-1);
        vcdp->declBit(c+13965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_24", false,-1);
        vcdp->declBit(c+13966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_24", false,-1);
        vcdp->declBit(c+13967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_25", false,-1);
        vcdp->declBit(c+13968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_25", false,-1);
        vcdp->declBit(c+13969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_26", false,-1);
        vcdp->declBit(c+13970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_26", false,-1);
        vcdp->declBit(c+13971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_27", false,-1);
        vcdp->declBit(c+13972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_27", false,-1);
        vcdp->declBit(c+13973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_28", false,-1);
        vcdp->declBit(c+13974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_28", false,-1);
        vcdp->declBit(c+13975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_eq_29", false,-1);
        vcdp->declBit(c+13976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_acc_29", false,-1);
        vcdp->declBus(c+13977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask_lo", false,-1, 7,0);
        vcdp->declBus(c+13978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor mask", false,-1, 15,0);
        vcdp->declBus(c+50803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor a_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+50804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+50805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor a_first_counter", false,-1, 7,0);
        vcdp->declBus(c+50806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor a_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+50807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor a_first", false,-1);
        vcdp->declBus(c+50808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+50809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor param", false,-1, 2,0);
        vcdp->declBus(c+50810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor size", false,-1, 3,0);
        vcdp->declBus(c+50811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor source", false,-1, 3,0);
        vcdp->declBus(c+50812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor address", false,-1, 31,0);
        vcdp->declBus(c+13468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor d_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+13469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor d_first_beats1_opdata", false,-1);
    }
}

void VTestHarness::traceInitThis__456(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+50813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor d_first_counter", false,-1, 7,0);
        vcdp->declBus(c+50814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor d_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+50815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor d_first", false,-1);
        vcdp->declBus(c+50816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+50817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+50818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor size_1", false,-1, 3,0);
        vcdp->declBus(c+50819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor source_1", false,-1, 3,0);
        vcdp->declBus(c+50820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor sink", false,-1, 3,0);
        vcdp->declBit(c+50821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor denied", false,-1);
        vcdp->declBus(c+50822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor inflight", false,-1, 15,0);
        vcdp->declQuad(c+50823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor inflight_opcodes", false,-1, 63,0);
        vcdp->declArray(c+50825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor inflight_sizes", false,-1, 127,0);
        vcdp->declBus(c+50829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor a_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+50830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor a_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+50831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor a_first_1", false,-1);
        vcdp->declBus(c+50832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor d_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+50833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor d_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+50834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor d_first_1", false,-1);
        vcdp->declBus(c+13979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor a_set_wo_ready", false,-1, 15,0);
        vcdp->declBus(c+13980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+13981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor a_sizes_set_interm", false,-1, 4,0);
        vcdp->declBus(c+13982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor a_set", false,-1, 15,0);
        vcdp->declBus(c+13983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor d_clr_wo_ready", false,-1, 15,0);
        vcdp->declBus(c+13984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor d_clr", false,-1, 15,0);
        vcdp->declBit(c+13985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+13986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+13987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor a_size_lookup", false,-1, 7,0);
        vcdp->declQuad(c+13988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor a_opcodes_set", false,-1, 63,0);
        vcdp->declQuad(c+13990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor d_opcodes_clr", false,-1, 63,0);
        vcdp->declArray(c+13992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor a_sizes_set", false,-1, 127,0);
        vcdp->declArray(c+13996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor d_sizes_clr", false,-1, 127,0);
        vcdp->declBus(c+50835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+50836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor inflight_1", false,-1, 15,0);
        vcdp->declArray(c+50837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor inflight_sizes_1", false,-1, 127,0);
        vcdp->declBus(c+50841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor d_first_counter_2", false,-1, 7,0);
        vcdp->declBus(c+50842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor d_first_counter1_2", false,-1, 7,0);
        vcdp->declBit(c+50843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor d_first_2", false,-1);
        vcdp->declBus(c+14000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor d_clr_1", false,-1, 15,0);
        vcdp->declBus(c+14001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor c_size_lookup", false,-1, 7,0);
        vcdp->declArray(c+14002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor d_sizes_clr_1", false,-1, 127,0);
        vcdp->declBus(c+50844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q reset", false,-1);
        vcdp->declBit(c+12325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_enq_ready", false,-1);
        vcdp->declBit(c+12326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_enq_valid", false,-1);
        vcdp->declBus(c+49706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+49707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+49708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+49709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_enq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_enq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+12300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_deq_ready", false,-1);
        vcdp->declBit(c+12301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_deq_valid", false,-1);
        vcdp->declBus(c+12302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_deq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_deq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50845+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+49706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+50848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+14006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50849+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+49707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_param_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+50848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+14006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50851+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+49708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+50848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+14006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50853+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_source", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__457(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+49709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_source_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+50848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+14006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50855+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_address", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_address_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_address_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+50848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_address_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_address_MPORT_mask", false,-1);
        vcdp->declBit(c+14006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50857+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_mask", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+49710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_mask_MPORT_data", false,-1, 15,0);
        vcdp->declBit(c+50848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+14006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declArray(c+50859+i*4,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+49701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+49711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_data_MPORT_data", false,-1, 127,0);
        vcdp->declBit(c+50848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+14006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+50867+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+50848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+14006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+50848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q value", false,-1);
        vcdp->declBit(c+50847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q value_1", false,-1);
        vcdp->declBit(c+50869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q maybe_full", false,-1);
        vcdp->declBit(c+14007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q ptr_match", false,-1);
        vcdp->declBit(c+14008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q empty", false,-1);
        vcdp->declBit(c+14009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q full", false,-1);
        vcdp->declBit(c+14010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q do_enq", false,-1);
        vcdp->declBit(c+14011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleOut_0_a_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q reset", false,-1);
        vcdp->declBit(c+12307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_enq_ready", false,-1);
        vcdp->declBit(c+12308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_enq_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_enq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_enq_bits_denied", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+12327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_deq_ready", false,-1);
        vcdp->declBit(c+12328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_deq_valid", false,-1);
        vcdp->declBus(c+12329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+50793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+50794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_deq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+50795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_deq_bits_denied", false,-1);
        vcdp->declArray(c+49716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+50796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50870+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+50873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+14012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50874+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_param", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+50793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_param_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+50873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+14012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50876+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+50873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+14012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50878+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_source", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+12292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_source_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+50873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+14012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50880+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_sink", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_addr", false,-1);
    }
}

void VTestHarness::traceInitThis__458(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+50794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_sink_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+50873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_sink_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_sink_MPORT_mask", false,-1);
        vcdp->declBit(c+14012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+50882+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_denied", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+50795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_denied_MPORT_data", false,-1);
        vcdp->declBit(c+50873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_denied_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_denied_MPORT_mask", false,-1);
        vcdp->declBit(c+14012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declArray(c+50884+i*4,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+49716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_data_MPORT_data", false,-1, 127,0);
        vcdp->declBit(c+50873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+14012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+50892+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+50796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+50873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+14012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+50873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q value", false,-1);
        vcdp->declBit(c+50872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q value_1", false,-1);
        vcdp->declBit(c+50894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q maybe_full", false,-1);
        vcdp->declBit(c+14013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q ptr_match", false,-1);
        vcdp->declBit(c+14014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q empty", false,-1);
        vcdp->declBit(c+14015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q full", false,-1);
        vcdp->declBit(c+14016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q do_enq", false,-1);
        vcdp->declBit(c+14017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer bundleIn_0_d_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 reset", false,-1);
        vcdp->declBit(c+12420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_in_a_ready", false,-1);
        vcdp->declBit(c+12421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_in_a_valid", false,-1);
        vcdp->declBus(c+49742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+49743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+49744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+49745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_in_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_in_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+49752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_in_d_ready", false,-1);
        vcdp->declBit(c+12423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_in_d_valid", false,-1);
        vcdp->declBus(c+12424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+12280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_a_ready", false,-1);
        vcdp->declBit(c+12281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_a_valid", false,-1);
        vcdp->declBus(c+12282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_d_ready", false,-1);
        vcdp->declBit(c+12288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_d_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_d_bits_denied", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_reset", false,-1);
        vcdp->declBit(c+12420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+12421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+49742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+49743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+49744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+49745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+49751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+49752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+12423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+14018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+50895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+50896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+50897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+50898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_reset", false,-1);
        vcdp->declBit(c+12420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_enq_ready", false,-1);
        vcdp->declBit(c+12421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_enq_valid", false,-1);
        vcdp->declBus(c+49742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+49743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+49744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+49745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_enq_bits_source", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__459(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+12422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_enq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_enq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+12280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_deq_ready", false,-1);
        vcdp->declBit(c+12281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_deq_valid", false,-1);
        vcdp->declBus(c+12282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_deq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_deq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_reset", false,-1);
        vcdp->declBit(c+12287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_enq_ready", false,-1);
        vcdp->declBit(c+12288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_enq_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_enq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_enq_bits_denied", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+49752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_deq_ready", false,-1);
        vcdp->declBit(c+12423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_deq_valid", false,-1);
        vcdp->declBus(c+14018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+50895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+50896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_deq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+50897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_deq_bits_denied", false,-1);
        vcdp->declArray(c+50899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+50898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor reset", false,-1);
        vcdp->declBit(c+12420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+12421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+49742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+49743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+49744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+49745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+49751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+49752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+12423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+14018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+50895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+50896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+50897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+50898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+50903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor is_aligned_mask", false,-1, 11,0);
        vcdp->declBit(c+14019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor is_aligned", false,-1);
        vcdp->declBus(c+50904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+50905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_sizeOH", false,-1, 3,0);
        vcdp->declBit(c+50906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_size", false,-1);
        vcdp->declBit(c+14020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_bit", false,-1);
        vcdp->declBit(c+14021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_nbit", false,-1);
        vcdp->declBit(c+14022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc", false,-1);
        vcdp->declBit(c+14023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_1", false,-1);
        vcdp->declBit(c+50907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_size_1", false,-1);
        vcdp->declBit(c+14024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_bit_1", false,-1);
        vcdp->declBit(c+14025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+14026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_2", false,-1);
        vcdp->declBit(c+14027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_2", false,-1);
        vcdp->declBit(c+14028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_3", false,-1);
        vcdp->declBit(c+14029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_3", false,-1);
        vcdp->declBit(c+14030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_4", false,-1);
        vcdp->declBit(c+14031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_4", false,-1);
        vcdp->declBit(c+14032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_5", false,-1);
        vcdp->declBit(c+14033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_5", false,-1);
        vcdp->declBit(c+50908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_size_2", false,-1);
        vcdp->declBit(c+14034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_bit_2", false,-1);
        vcdp->declBit(c+14035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+14036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_6", false,-1);
        vcdp->declBit(c+14037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_6", false,-1);
        vcdp->declBit(c+14038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_7", false,-1);
        vcdp->declBit(c+14039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_7", false,-1);
        vcdp->declBit(c+14040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_8", false,-1);
        vcdp->declBit(c+14041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_8", false,-1);
        vcdp->declBit(c+14042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_9", false,-1);
        vcdp->declBit(c+14043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_9", false,-1);
        vcdp->declBit(c+14044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_10", false,-1);
        vcdp->declBit(c+14045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_10", false,-1);
        vcdp->declBit(c+14046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_11", false,-1);
        vcdp->declBit(c+14047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_11", false,-1);
        vcdp->declBit(c+14048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_12", false,-1);
        vcdp->declBit(c+14049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_12", false,-1);
        vcdp->declBit(c+14050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_13", false,-1);
        vcdp->declBit(c+14051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_13", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_size_3", false,-1);
        vcdp->declBit(c+14052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_bit_3", false,-1);
        vcdp->declBit(c+14053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_nbit_3", false,-1);
        vcdp->declBit(c+14054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_14", false,-1);
    }
}

void VTestHarness::traceInitThis__460(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+14055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_14", false,-1);
        vcdp->declBit(c+14056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_15", false,-1);
        vcdp->declBit(c+14057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_15", false,-1);
        vcdp->declBit(c+14058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_16", false,-1);
        vcdp->declBit(c+14059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_16", false,-1);
        vcdp->declBit(c+14060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_17", false,-1);
        vcdp->declBit(c+14061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_17", false,-1);
        vcdp->declBit(c+14062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_18", false,-1);
        vcdp->declBit(c+14063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_18", false,-1);
        vcdp->declBit(c+14064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_19", false,-1);
        vcdp->declBit(c+14065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_19", false,-1);
        vcdp->declBit(c+14066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_20", false,-1);
        vcdp->declBit(c+14067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_20", false,-1);
        vcdp->declBit(c+14068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_21", false,-1);
        vcdp->declBit(c+14069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_21", false,-1);
        vcdp->declBit(c+14070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_22", false,-1);
        vcdp->declBit(c+14071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_22", false,-1);
        vcdp->declBit(c+14072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_23", false,-1);
        vcdp->declBit(c+14073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_23", false,-1);
        vcdp->declBit(c+14074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_24", false,-1);
        vcdp->declBit(c+14075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_24", false,-1);
        vcdp->declBit(c+14076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_25", false,-1);
        vcdp->declBit(c+14077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_25", false,-1);
        vcdp->declBit(c+14078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_26", false,-1);
        vcdp->declBit(c+14079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_26", false,-1);
        vcdp->declBit(c+14080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_27", false,-1);
        vcdp->declBit(c+14081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_27", false,-1);
        vcdp->declBit(c+14082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_28", false,-1);
        vcdp->declBit(c+14083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_28", false,-1);
        vcdp->declBit(c+14084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_eq_29", false,-1);
        vcdp->declBit(c+14085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_acc_29", false,-1);
        vcdp->declBus(c+14086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask_lo", false,-1, 7,0);
        vcdp->declBus(c+14087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor mask", false,-1, 15,0);
        vcdp->declBus(c+50909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor a_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+50910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+50911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor a_first_counter", false,-1, 7,0);
        vcdp->declBus(c+50912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor a_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+50913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor a_first", false,-1);
        vcdp->declBus(c+50914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+50915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor param", false,-1, 2,0);
        vcdp->declBus(c+50916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor size", false,-1, 3,0);
        vcdp->declBus(c+50917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor source", false,-1, 3,0);
        vcdp->declBus(c+50918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor address", false,-1, 31,0);
        vcdp->declBus(c+14088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor d_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+14089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+50919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor d_first_counter", false,-1, 7,0);
        vcdp->declBus(c+50920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor d_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+50921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor d_first", false,-1);
        vcdp->declBus(c+50922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+50923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+50924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor size_1", false,-1, 3,0);
        vcdp->declBus(c+50925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor source_1", false,-1, 3,0);
        vcdp->declBus(c+50926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor sink", false,-1, 3,0);
        vcdp->declBit(c+50927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor denied", false,-1);
        vcdp->declBus(c+50928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor inflight", false,-1, 15,0);
        vcdp->declQuad(c+50929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor inflight_opcodes", false,-1, 63,0);
        vcdp->declArray(c+50931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor inflight_sizes", false,-1, 127,0);
        vcdp->declBus(c+50935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor a_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+50936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor a_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+50937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor a_first_1", false,-1);
        vcdp->declBus(c+50938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor d_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+50939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor d_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+50940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor d_first_1", false,-1);
        vcdp->declBus(c+14090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor a_set_wo_ready", false,-1, 15,0);
        vcdp->declBus(c+14091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+14092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor a_sizes_set_interm", false,-1, 4,0);
        vcdp->declBus(c+14093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor a_set", false,-1, 15,0);
        vcdp->declBus(c+14094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor d_clr_wo_ready", false,-1, 15,0);
        vcdp->declBus(c+14095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor d_clr", false,-1, 15,0);
        vcdp->declBit(c+14096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+14097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+14098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor a_size_lookup", false,-1, 7,0);
        vcdp->declQuad(c+14099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor a_opcodes_set", false,-1, 63,0);
        vcdp->declQuad(c+14101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor d_opcodes_clr", false,-1, 63,0);
        vcdp->declArray(c+14103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor a_sizes_set", false,-1, 127,0);
        vcdp->declArray(c+14107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor d_sizes_clr", false,-1, 127,0);
        vcdp->declBus(c+50941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+50942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor inflight_1", false,-1, 15,0);
        vcdp->declArray(c+50943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor inflight_sizes_1", false,-1, 127,0);
        vcdp->declBus(c+50947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor d_first_counter_2", false,-1, 7,0);
        vcdp->declBus(c+50948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor d_first_counter1_2", false,-1, 7,0);
        vcdp->declBit(c+50949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor d_first_2", false,-1);
        vcdp->declBus(c+14111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor d_clr_1", false,-1, 15,0);
        vcdp->declBus(c+14112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor c_size_lookup", false,-1, 7,0);
        vcdp->declArray(c+14113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor d_sizes_clr_1", false,-1, 127,0);
        vcdp->declBus(c+50950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q reset", false,-1);
        vcdp->declBit(c+12420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_enq_ready", false,-1);
        vcdp->declBit(c+12421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_enq_valid", false,-1);
        vcdp->declBus(c+49742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_enq_bits_opcode", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__461(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+49743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+49744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+49745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_enq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_enq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+12280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_deq_ready", false,-1);
        vcdp->declBit(c+12281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_deq_valid", false,-1);
        vcdp->declBus(c+12282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_deq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_deq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50951+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+49742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+50954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+14117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50955+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+49743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_param_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+50954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+14117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50957+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+49744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+50954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+14117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50959+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_source", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+49745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_source_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+50954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+14117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50961+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_address", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_address_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_address_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+50954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_address_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_address_MPORT_mask", false,-1);
        vcdp->declBit(c+14117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50963+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_mask", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+49746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_mask_MPORT_data", false,-1, 15,0);
        vcdp->declBit(c+50954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+14117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declArray(c+50965+i*4,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+49695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+49747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_data_MPORT_data", false,-1, 127,0);
        vcdp->declBit(c+50954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+14117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+50973+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+50954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+14117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+50954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q value", false,-1);
        vcdp->declBit(c+50953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q value_1", false,-1);
        vcdp->declBit(c+50975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q maybe_full", false,-1);
        vcdp->declBit(c+14118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q ptr_match", false,-1);
        vcdp->declBit(c+14119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q empty", false,-1);
        vcdp->declBit(c+14120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q full", false,-1);
        vcdp->declBit(c+14121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q do_enq", false,-1);
        vcdp->declBit(c+14122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleOut_0_a_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q reset", false,-1);
        vcdp->declBit(c+12287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_enq_ready", false,-1);
        vcdp->declBit(c+12288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_enq_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_enq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_enq_bits_denied", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_enq_bits_corrupt", false,-1);
    }
}

void VTestHarness::traceInitThis__462(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_deq_ready", false,-1);
        vcdp->declBit(c+12423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_deq_valid", false,-1);
        vcdp->declBus(c+14018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+50895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+50896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_deq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+50897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_deq_bits_denied", false,-1);
        vcdp->declArray(c+50899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+50898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50976+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+14018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+50979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+14123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50980+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_param", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+50895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_param_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+50979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+14123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50982+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+50979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+14123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50984+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_source", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+12292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_source_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+50979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+14123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+50986+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_sink", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+50896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_sink_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+50979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_sink_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_sink_MPORT_mask", false,-1);
        vcdp->declBit(c+14123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+50988+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_denied", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+50897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_denied_MPORT_data", false,-1);
        vcdp->declBit(c+50979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_denied_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_denied_MPORT_mask", false,-1);
        vcdp->declBit(c+14123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declArray(c+50990+i*4,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+50899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_data_MPORT_data", false,-1, 127,0);
        vcdp->declBit(c+50979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+14123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+50998+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+50978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+50898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+50979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+14123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+50979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q value", false,-1);
        vcdp->declBit(c+50978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q value_1", false,-1);
        vcdp->declBit(c+51000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q maybe_full", false,-1);
        vcdp->declBit(c+14124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q ptr_match", false,-1);
        vcdp->declBit(c+14125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q empty", false,-1);
        vcdp->declBit(c+14126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q full", false,-1);
        vcdp->declBit(c+14127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q do_enq", false,-1);
        vcdp->declBit(c+14128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1 bundleIn_0_d_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 reset", false,-1);
        vcdp->declBit(c+12309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_a_ready", false,-1);
        vcdp->declBit(c+12310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_a_valid", false,-1);
        vcdp->declBus(c+12311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+12315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+12316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+12317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_d_ready", false,-1);
        vcdp->declBit(c+12323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_d_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_d_bits_sink", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__463(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_d_bits_denied", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_a_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_a_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_d_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_d_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_d_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_reset", false,-1);
        vcdp->declBit(c+12309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+12310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+12311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_io_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+12315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+12316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+12321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+12323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_io_in_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_reset", false,-1);
        vcdp->declBit(c+12309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_enq_ready", false,-1);
        vcdp->declBit(c+12310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_enq_valid", false,-1);
        vcdp->declBus(c+12311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_enq_bits_source", false,-1, 4,0);
        vcdp->declBus(c+12315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_enq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+12316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_enq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+12317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_deq_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_deq_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_deq_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_deq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_deq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_reset", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_enq_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_enq_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_enq_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_enq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_enq_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+12322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_deq_ready", false,-1);
        vcdp->declBit(c+12323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_deq_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_deq_bits_source", false,-1, 4,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_deq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_deq_bits_denied", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor reset", false,-1);
        vcdp->declBit(c+12309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+12310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+12311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor io_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+12315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+12316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+12321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+12323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor io_in_d_bits_opcode", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__464(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor io_in_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBit(c+14129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor source_ok", false,-1);
        vcdp->declBus(c+14130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor is_aligned_mask", false,-1, 11,0);
        vcdp->declBit(c+14131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor is_aligned", false,-1);
        vcdp->declBus(c+14132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+14133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_sizeOH", false,-1, 3,0);
        vcdp->declBit(c+14134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_size", false,-1);
        vcdp->declBit(c+14135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_bit", false,-1);
        vcdp->declBit(c+14136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_nbit", false,-1);
        vcdp->declBit(c+14137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc", false,-1);
        vcdp->declBit(c+14138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_1", false,-1);
        vcdp->declBit(c+14139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_size_1", false,-1);
        vcdp->declBit(c+14140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_bit_1", false,-1);
        vcdp->declBit(c+14141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+14142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_2", false,-1);
        vcdp->declBit(c+14143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_2", false,-1);
        vcdp->declBit(c+14144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_3", false,-1);
        vcdp->declBit(c+14145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_3", false,-1);
        vcdp->declBit(c+14146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_4", false,-1);
        vcdp->declBit(c+14147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_4", false,-1);
        vcdp->declBit(c+14148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_5", false,-1);
        vcdp->declBit(c+14149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_5", false,-1);
        vcdp->declBit(c+14150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_size_2", false,-1);
        vcdp->declBit(c+14151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_bit_2", false,-1);
        vcdp->declBit(c+14152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+14153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_6", false,-1);
        vcdp->declBit(c+14154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_6", false,-1);
        vcdp->declBit(c+14155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_7", false,-1);
        vcdp->declBit(c+14156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_7", false,-1);
        vcdp->declBit(c+14157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_8", false,-1);
        vcdp->declBit(c+14158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_8", false,-1);
        vcdp->declBit(c+14159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_9", false,-1);
        vcdp->declBit(c+14160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_9", false,-1);
        vcdp->declBit(c+14161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_10", false,-1);
        vcdp->declBit(c+14162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_10", false,-1);
        vcdp->declBit(c+14163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_11", false,-1);
        vcdp->declBit(c+14164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_11", false,-1);
        vcdp->declBit(c+14165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_12", false,-1);
        vcdp->declBit(c+14166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_12", false,-1);
        vcdp->declBit(c+14167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_13", false,-1);
        vcdp->declBit(c+14168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_13", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_size_3", false,-1);
        vcdp->declBit(c+14169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_bit_3", false,-1);
        vcdp->declBit(c+14170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_nbit_3", false,-1);
        vcdp->declBit(c+14171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_14", false,-1);
        vcdp->declBit(c+14172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_14", false,-1);
        vcdp->declBit(c+14173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_15", false,-1);
        vcdp->declBit(c+14174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_15", false,-1);
        vcdp->declBit(c+14175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_16", false,-1);
        vcdp->declBit(c+14176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_16", false,-1);
        vcdp->declBit(c+14177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_17", false,-1);
        vcdp->declBit(c+14178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_17", false,-1);
        vcdp->declBit(c+14179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_18", false,-1);
        vcdp->declBit(c+14180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_18", false,-1);
        vcdp->declBit(c+14181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_19", false,-1);
        vcdp->declBit(c+14182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_19", false,-1);
        vcdp->declBit(c+14183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_20", false,-1);
        vcdp->declBit(c+14184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_20", false,-1);
        vcdp->declBit(c+14185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_21", false,-1);
        vcdp->declBit(c+14186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_21", false,-1);
        vcdp->declBit(c+14187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_22", false,-1);
        vcdp->declBit(c+14188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_22", false,-1);
        vcdp->declBit(c+14189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_23", false,-1);
        vcdp->declBit(c+14190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_23", false,-1);
        vcdp->declBit(c+14191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_24", false,-1);
        vcdp->declBit(c+14192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_24", false,-1);
        vcdp->declBit(c+14193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_25", false,-1);
        vcdp->declBit(c+14194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_25", false,-1);
        vcdp->declBit(c+14195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_26", false,-1);
        vcdp->declBit(c+14196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_26", false,-1);
        vcdp->declBit(c+14197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_27", false,-1);
        vcdp->declBit(c+14198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_27", false,-1);
        vcdp->declBit(c+14199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_28", false,-1);
        vcdp->declBit(c+14200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_28", false,-1);
        vcdp->declBit(c+14201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_eq_29", false,-1);
        vcdp->declBit(c+14202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_acc_29", false,-1);
        vcdp->declBus(c+14203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask_lo", false,-1, 7,0);
        vcdp->declBus(c+14204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor mask", false,-1, 15,0);
        vcdp->declBit(c+14205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor source_ok_1", false,-1);
        vcdp->declBus(c+14206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor a_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+14207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+51001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor a_first_counter", false,-1, 7,0);
        vcdp->declBus(c+51002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor a_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+51003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor a_first", false,-1);
        vcdp->declBus(c+51004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+51005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor param", false,-1, 2,0);
        vcdp->declBus(c+51006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor size", false,-1, 3,0);
        vcdp->declBus(c+51007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor source", false,-1, 4,0);
        vcdp->declBus(c+51008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor address", false,-1, 31,0);
        vcdp->declBus(c+13270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor d_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+13271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+51009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor d_first_counter", false,-1, 7,0);
        vcdp->declBus(c+51010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor d_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+51011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor d_first", false,-1);
    }
}

void VTestHarness::traceInitThis__465(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+51012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+51013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+51014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor size_1", false,-1, 3,0);
        vcdp->declBus(c+51015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor source_1", false,-1, 4,0);
        vcdp->declBus(c+51016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor sink", false,-1, 3,0);
        vcdp->declBit(c+51017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor denied", false,-1);
        vcdp->declBus(c+51018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor inflight", false,-1, 31,0);
        vcdp->declArray(c+51019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor inflight_opcodes", false,-1, 127,0);
        vcdp->declArray(c+51023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor inflight_sizes", false,-1, 255,0);
        vcdp->declBus(c+51031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor a_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+51032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor a_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+51033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor a_first_1", false,-1);
        vcdp->declBus(c+51034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor d_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+51035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor d_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+51036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor d_first_1", false,-1);
        vcdp->declBus(c+14208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor a_set_wo_ready", false,-1, 31,0);
        vcdp->declBus(c+14209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+14210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor a_sizes_set_interm", false,-1, 4,0);
        vcdp->declBus(c+14211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor a_set", false,-1, 31,0);
        vcdp->declBus(c+14212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor d_clr_wo_ready", false,-1, 31,0);
        vcdp->declBus(c+14213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor d_clr", false,-1, 31,0);
        vcdp->declBit(c+14214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+14215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+14216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor a_size_lookup", false,-1, 7,0);
        vcdp->declArray(c+14217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor a_opcodes_set", false,-1, 127,0);
        vcdp->declArray(c+14221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor d_opcodes_clr", false,-1, 127,0);
        vcdp->declArray(c+14225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor a_sizes_set", false,-1, 255,0);
        vcdp->declArray(c+14233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor d_sizes_clr", false,-1, 255,0);
        vcdp->declBus(c+51037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+51038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor inflight_1", false,-1, 31,0);
        vcdp->declArray(c+51039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor inflight_sizes_1", false,-1, 255,0);
        vcdp->declBus(c+51047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor d_first_counter_2", false,-1, 7,0);
        vcdp->declBus(c+51048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor d_first_counter1_2", false,-1, 7,0);
        vcdp->declBit(c+51049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor d_first_2", false,-1);
        vcdp->declBus(c+14241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor d_clr_1", false,-1, 31,0);
        vcdp->declBus(c+14242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor c_size_lookup", false,-1, 7,0);
        vcdp->declArray(c+14243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor d_sizes_clr_1", false,-1, 255,0);
        vcdp->declBus(c+51050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q reset", false,-1);
        vcdp->declBit(c+12309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_enq_ready", false,-1);
        vcdp->declBit(c+12310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_enq_valid", false,-1);
        vcdp->declBus(c+12311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_enq_bits_source", false,-1, 4,0);
        vcdp->declBus(c+12315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_enq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+12316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_enq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+12317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_deq_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_deq_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_deq_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_deq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_deq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51051+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+12311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+51054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+14251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51055+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+12312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_param_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+51054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+14251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51057+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+12313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+51054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+14251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51059+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+12314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+51054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_source_MPORT_mask", false,-1);
    }
}

void VTestHarness::traceInitThis__466(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+14251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51061+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_address", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_address_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+12315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_address_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+51054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_address_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_address_MPORT_mask", false,-1);
        vcdp->declBit(c+14251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51063+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_mask", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+12316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_mask_MPORT_data", false,-1, 15,0);
        vcdp->declBit(c+51054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+14251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declArray(c+51065+i*4,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+12317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_data_MPORT_data", false,-1, 127,0);
        vcdp->declBit(c+51054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+14251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+51073+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+51054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+14251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+51054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q value", false,-1);
        vcdp->declBit(c+51053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q value_1", false,-1);
        vcdp->declBit(c+51075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q maybe_full", false,-1);
        vcdp->declBit(c+14252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q ptr_match", false,-1);
        vcdp->declBit(c+14253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q empty", false,-1);
        vcdp->declBit(c+14254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q full", false,-1);
        vcdp->declBit(c+14255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q do_enq", false,-1);
        vcdp->declBit(c+14256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleOut_0_a_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q reset", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_enq_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_enq_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_enq_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_enq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_enq_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+12322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_deq_ready", false,-1);
        vcdp->declBit(c+12323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_deq_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_deq_bits_source", false,-1, 4,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_deq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_deq_bits_denied", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51076+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+51079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+14257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51080+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_param", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_param_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+51079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+14257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51082+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+51079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+14257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51084+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+51079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+14257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51086+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_sink", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_sink_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+51079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_sink_MPORT_addr", false,-1);
    }
}

void VTestHarness::traceInitThis__467(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_sink_MPORT_mask", false,-1);
        vcdp->declBit(c+14257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+51088+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_denied", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_denied_MPORT_data", false,-1);
        vcdp->declBit(c+51079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_denied_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_denied_MPORT_mask", false,-1);
        vcdp->declBit(c+14257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declArray(c+51090+i*4,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_data_MPORT_data", false,-1, 127,0);
        vcdp->declBit(c+51079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+14257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+51098+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+51079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+14257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+51079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q value", false,-1);
        vcdp->declBit(c+51078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q value_1", false,-1);
        vcdp->declBit(c+51100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q maybe_full", false,-1);
        vcdp->declBit(c+14258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q ptr_match", false,-1);
        vcdp->declBit(c+14259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q empty", false,-1);
        vcdp->declBit(c+14260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q full", false,-1);
        vcdp->declBit(c+14261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q do_enq", false,-1);
        vcdp->declBit(c+14262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2 bundleIn_0_d_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q reset", false,-1);
        vcdp->declBit(c+11969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_enq_ready", false,-1);
        vcdp->declBit(c+11970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_enq_valid", false,-1);
        vcdp->declQuad(c+11971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_enq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+11973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_enq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+11974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_enq_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+11975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_enq_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBit(c+11976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_enq_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+11977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_enq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_enq_bits_acc_act", false,-1, 2,0);
        vcdp->declBus(c+49469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_enq_bits_acc_scale", false,-1, 31,0);
        vcdp->declBus(c+11978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_enq_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_enq_bits_block", false,-1, 7,0);
        vcdp->declBus(c+11979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_enq_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+49472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+49473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_enq_bits_pool_en", false,-1);
        vcdp->declBit(c+11980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_enq_bits_store_en", false,-1);
        vcdp->declBit(c+12446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_ready", false,-1);
        vcdp->declBit(c+12447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_valid", false,-1);
        vcdp->declQuad(c+49760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+12448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+12449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+12450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBus(c+49762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_laddr_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+12451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+12452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+12453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_acc_act", false,-1, 2,0);
        vcdp->declBus(c+12454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_acc_scale", false,-1, 31,0);
        vcdp->declBus(c+12455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_acc_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+12456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_acc_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+12457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_acc_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+12458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_acc_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+49763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_block", false,-1, 7,0);
        vcdp->declBus(c+11982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+49766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_status_mxr", false,-1);
        vcdp->declBit(c+49767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_pool_en", false,-1);
        vcdp->declBit(c+49768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q io_deq_bits_store_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+51101+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_vaddr", true,(i+0), 39,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_vaddr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_vaddr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+49760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_vaddr_io_deq_bits_MPORT_data", false,-1, 39,0);
        vcdp->declQuad(c+11971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_vaddr_MPORT_data", false,-1, 39,0);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_vaddr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_vaddr_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_vaddr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+51107+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_is_acc_addr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_is_acc_addr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_is_acc_addr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_is_acc_addr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+11973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_is_acc_addr_MPORT_data", false,-1);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_is_acc_addr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_is_acc_addr_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_is_acc_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+51109+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_accumulate", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_accumulate_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_accumulate_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_accumulate_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+11974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_accumulate_MPORT_data", false,-1);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_accumulate_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_accumulate_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_accumulate_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+51111+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_read_full_acc_row", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_read_full_acc_row_io_deq_bits_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__468(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_read_full_acc_row_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_read_full_acc_row_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+11975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_read_full_acc_row_MPORT_data", false,-1);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_read_full_acc_row_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_read_full_acc_row_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_read_full_acc_row_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51113+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_norm_cmd", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_norm_cmd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_norm_cmd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_norm_cmd_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_norm_cmd_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_norm_cmd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_norm_cmd_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_norm_cmd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+51115+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_garbage_bit", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_garbage_bit_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_garbage_bit_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+12451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_garbage_bit_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+11976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_garbage_bit_MPORT_data", false,-1);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_garbage_bit_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_garbage_bit_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_garbage_bit_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51117+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_data", true,(i+0), 13,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_data_io_deq_bits_MPORT_data", false,-1, 13,0);
        vcdp->declBus(c+11977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_data_MPORT_data", false,-1, 13,0);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_data_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_laddr_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51119+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_act", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_act_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_act_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_act_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+49468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_act_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_act_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_act_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_act_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51121+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_scale", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_scale_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_scale_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_scale_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+49469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_scale_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_scale_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_scale_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_scale_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51123+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_igelu_qb", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_igelu_qb_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_igelu_qb_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_igelu_qb_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_igelu_qb_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_igelu_qb_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_igelu_qb_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_igelu_qb_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51125+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_igelu_qc", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_igelu_qc_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_igelu_qc_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_igelu_qc_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_igelu_qc_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_igelu_qc_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_igelu_qc_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_igelu_qc_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51127+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_iexp_qln2", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_iexp_qln2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_iexp_qln2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_iexp_qln2_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_iexp_qln2_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_iexp_qln2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_iexp_qln2_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_iexp_qln2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51129+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_iexp_qln2_inv", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_iexp_qln2_inv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_iexp_qln2_inv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+12458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_iexp_qln2_inv_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_iexp_qln2_inv_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_iexp_qln2_inv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_iexp_qln2_inv_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_acc_iexp_qln2_inv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51131+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_len", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_len_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_len_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_len_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+11978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_len_MPORT_data", false,-1, 15,0);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_len_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_len_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51133+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_block", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_block_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_block_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_block_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+49470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_block_MPORT_data", false,-1, 7,0);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_block_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_block_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_block_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+51135+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_cmd_id", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_cmd_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_cmd_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+11982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_cmd_id_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+11979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_cmd_id_MPORT_data", false,-1, 7,0);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_cmd_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_cmd_id_MPORT_mask", false,-1);
    }
}

void VTestHarness::traceInitThis__469(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_cmd_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+51137+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_status_debug", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_status_debug_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_status_debug_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_status_debug_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_status_debug_MPORT_data", false,-1);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_status_debug_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_status_debug_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_status_debug_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+51139+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_status_mxr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_status_mxr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_status_mxr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_status_mxr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_status_mxr_MPORT_data", false,-1);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_status_mxr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_status_mxr_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_status_mxr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+51141+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_pool_en", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_pool_en_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_pool_en_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_pool_en_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_pool_en_MPORT_data", false,-1);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_pool_en_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_pool_en_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_pool_en_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+51143+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_store_en", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_store_en_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_store_en_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_store_en_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+11980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_store_en_MPORT_data", false,-1);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_store_en_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_store_en_MPORT_mask", false,-1);
        vcdp->declBit(c+14263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ram_store_en_MPORT_en", false,-1);
        vcdp->declBit(c+51106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q value", false,-1);
        vcdp->declBit(c+51105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q value_1", false,-1);
        vcdp->declBit(c+51145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q maybe_full", false,-1);
        vcdp->declBit(c+14264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q ptr_match", false,-1);
        vcdp->declBit(c+14265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q empty", false,-1);
        vcdp->declBit(c+14266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q full", false,-1);
        vcdp->declBit(c+14267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q do_enq", false,-1);
        vcdp->declBit(c+14268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q reset", false,-1);
        vcdp->declBit(c+12459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_enq_ready", false,-1);
        vcdp->declBit(c+12460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_enq_valid", false,-1);
        vcdp->declQuad(c+49760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_enq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+12448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_enq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+12449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_enq_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+12450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_enq_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBus(c+49762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_enq_bits_laddr_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+12451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_enq_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+12452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_enq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_enq_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_enq_bits_block", false,-1, 7,0);
        vcdp->declBit(c+49765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+49766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+49767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_enq_bits_pool_en", false,-1);
        vcdp->declBit(c+49768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_enq_bits_store_en", false,-1);
        vcdp->declBit(c+12461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_deq_ready", false,-1);
        vcdp->declBit(c+12462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_deq_valid", false,-1);
        vcdp->declQuad(c+49769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_deq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+12463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_deq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+12464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_deq_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+12465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_deq_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBus(c+12466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_deq_bits_laddr_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+12467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_deq_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+12468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_deq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_deq_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_deq_bits_block", false,-1, 7,0);
        vcdp->declBit(c+49773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+49774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_deq_bits_status_mxr", false,-1);
        vcdp->declBit(c+49775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_deq_bits_pool_en", false,-1);
        vcdp->declBit(c+49776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q io_deq_bits_store_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declQuad(c+51146+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_vaddr", true,(i+0), 39,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_vaddr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_vaddr_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declQuad(c+49769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_vaddr_io_deq_bits_MPORT_data", false,-1, 39,0);
        vcdp->declQuad(c+49760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_vaddr_MPORT_data", false,-1, 39,0);
        vcdp->declBus(c+51159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_vaddr_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_vaddr_MPORT_mask", false,-1);
        vcdp->declBit(c+14269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_vaddr_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBit(c+51160+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_is_acc_addr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_is_acc_addr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_is_acc_addr_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+12463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_is_acc_addr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_is_acc_addr_MPORT_data", false,-1);
        vcdp->declBus(c+51159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_is_acc_addr_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_is_acc_addr_MPORT_mask", false,-1);
        vcdp->declBit(c+14269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_is_acc_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBit(c+51166+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_accumulate", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_accumulate_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_accumulate_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+12464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_accumulate_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_accumulate_MPORT_data", false,-1);
        vcdp->declBus(c+51159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_accumulate_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_accumulate_MPORT_mask", false,-1);
        vcdp->declBit(c+14269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_accumulate_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBit(c+51172+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_read_full_acc_row", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_read_full_acc_row_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_read_full_acc_row_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+12465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_read_full_acc_row_io_deq_bits_MPORT_data", false,-1);
    }
}

void VTestHarness::traceInitThis__470(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_read_full_acc_row_MPORT_data", false,-1);
        vcdp->declBus(c+51159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_read_full_acc_row_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_read_full_acc_row_MPORT_mask", false,-1);
        vcdp->declBit(c+14269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_read_full_acc_row_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBus(c+51178+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_norm_cmd", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_norm_cmd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_norm_cmd_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+12466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_norm_cmd_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+49762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_norm_cmd_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+51159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_norm_cmd_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_norm_cmd_MPORT_mask", false,-1);
        vcdp->declBit(c+14269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_norm_cmd_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBit(c+51184+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_garbage_bit", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_garbage_bit_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_garbage_bit_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+12467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_garbage_bit_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_garbage_bit_MPORT_data", false,-1);
        vcdp->declBus(c+51159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_garbage_bit_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_garbage_bit_MPORT_mask", false,-1);
        vcdp->declBit(c+14269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_garbage_bit_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBus(c+51190+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_data", true,(i+0), 13,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+12468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_data_io_deq_bits_MPORT_data", false,-1, 13,0);
        vcdp->declBus(c+12452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_data_MPORT_data", false,-1, 13,0);
        vcdp->declBus(c+51159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_data_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_data_MPORT_mask", false,-1);
        vcdp->declBit(c+14269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_laddr_data_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBus(c+51196+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_len", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_len_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_len_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+49771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_len_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+49763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_len_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+51159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_len_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_len_MPORT_mask", false,-1);
        vcdp->declBit(c+14269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBus(c+51202+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_block", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_block_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_block_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+49772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_block_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+49764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_block_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+51159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_block_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_block_MPORT_mask", false,-1);
        vcdp->declBit(c+14269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_block_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBit(c+51208+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_status_debug", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_status_debug_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_status_debug_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_status_debug_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_status_debug_MPORT_data", false,-1);
        vcdp->declBus(c+51159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_status_debug_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_status_debug_MPORT_mask", false,-1);
        vcdp->declBit(c+14269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_status_debug_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBit(c+51214+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_status_mxr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_status_mxr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_status_mxr_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_status_mxr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_status_mxr_MPORT_data", false,-1);
        vcdp->declBus(c+51159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_status_mxr_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_status_mxr_MPORT_mask", false,-1);
        vcdp->declBit(c+14269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_status_mxr_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBit(c+51220+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_pool_en", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_pool_en_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_pool_en_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_pool_en_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_pool_en_MPORT_data", false,-1);
        vcdp->declBus(c+51159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_pool_en_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_pool_en_MPORT_mask", false,-1);
        vcdp->declBit(c+14269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_pool_en_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBit(c+51226+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_store_en", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_store_en_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_store_en_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_store_en_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_store_en_MPORT_data", false,-1);
        vcdp->declBus(c+51159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_store_en_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_store_en_MPORT_mask", false,-1);
        vcdp->declBit(c+14269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ram_store_en_MPORT_en", false,-1);
        vcdp->declBus(c+51159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q enq_ptr_value", false,-1, 2,0);
        vcdp->declBus(c+51158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q deq_ptr_value", false,-1, 2,0);
        vcdp->declBit(c+51232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q maybe_full", false,-1);
        vcdp->declBit(c+14270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q ptr_match", false,-1);
        vcdp->declBit(c+14271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q empty", false,-1);
        vcdp->declBit(c+14272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q full", false,-1);
        vcdp->declBit(c+14273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q do_enq", false,-1);
        vcdp->declBit(c+14274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q do_deq", false,-1);
        vcdp->declBit(c+51233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q wrap", false,-1);
        vcdp->declBit(c+51234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q wrap_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q reset", false,-1);
        vcdp->declBit(c+12469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_enq_ready", false,-1);
        vcdp->declBit(c+12470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_enq_valid", false,-1);
        vcdp->declQuad(c+49769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_enq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+12463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_enq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+12464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_enq_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+12465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_enq_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBus(c+12466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_enq_bits_laddr_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+12467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_enq_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+12468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_enq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_enq_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_enq_bits_block", false,-1, 7,0);
        vcdp->declBit(c+49773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+49774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_enq_bits_status_mxr", false,-1);
    }
}

void VTestHarness::traceInitThis__471(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_enq_bits_pool_en", false,-1);
        vcdp->declBit(c+49776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_enq_bits_store_en", false,-1);
        vcdp->declBit(c+12471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_deq_ready", false,-1);
        vcdp->declBit(c+12472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_deq_valid", false,-1);
        vcdp->declQuad(c+49777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_deq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+12473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_deq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+12474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_deq_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+12475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_deq_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBus(c+49779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_deq_bits_laddr_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+12476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_deq_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+12477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_deq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_deq_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_deq_bits_block", false,-1, 7,0);
        vcdp->declBit(c+49782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+49783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_deq_bits_status_mxr", false,-1);
        vcdp->declBit(c+49784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_deq_bits_pool_en", false,-1);
        vcdp->declBit(c+49785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q io_deq_bits_store_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declQuad(c+51235+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_vaddr", true,(i+0), 39,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_vaddr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_vaddr_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declQuad(c+49777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_vaddr_io_deq_bits_MPORT_data", false,-1, 39,0);
        vcdp->declQuad(c+49769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_vaddr_MPORT_data", false,-1, 39,0);
        vcdp->declBus(c+51248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_vaddr_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_vaddr_MPORT_mask", false,-1);
        vcdp->declBit(c+14275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_vaddr_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBit(c+51249+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_is_acc_addr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_is_acc_addr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_is_acc_addr_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+12473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_is_acc_addr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_is_acc_addr_MPORT_data", false,-1);
        vcdp->declBus(c+51248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_is_acc_addr_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_is_acc_addr_MPORT_mask", false,-1);
        vcdp->declBit(c+14275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_is_acc_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBit(c+51255+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_accumulate", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_accumulate_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_accumulate_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+12474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_accumulate_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_accumulate_MPORT_data", false,-1);
        vcdp->declBus(c+51248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_accumulate_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_accumulate_MPORT_mask", false,-1);
        vcdp->declBit(c+14275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_accumulate_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBit(c+51261+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_read_full_acc_row", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_read_full_acc_row_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_read_full_acc_row_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+12475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_read_full_acc_row_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_read_full_acc_row_MPORT_data", false,-1);
        vcdp->declBus(c+51248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_read_full_acc_row_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_read_full_acc_row_MPORT_mask", false,-1);
        vcdp->declBit(c+14275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_read_full_acc_row_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBus(c+51267+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_norm_cmd", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_norm_cmd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_norm_cmd_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+49779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_norm_cmd_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+12466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_norm_cmd_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+51248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_norm_cmd_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_norm_cmd_MPORT_mask", false,-1);
        vcdp->declBit(c+14275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_norm_cmd_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBit(c+51273+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_garbage_bit", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_garbage_bit_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_garbage_bit_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+12476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_garbage_bit_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_garbage_bit_MPORT_data", false,-1);
        vcdp->declBus(c+51248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_garbage_bit_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_garbage_bit_MPORT_mask", false,-1);
        vcdp->declBit(c+14275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_garbage_bit_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBus(c+51279+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_data", true,(i+0), 13,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+12477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_data_io_deq_bits_MPORT_data", false,-1, 13,0);
        vcdp->declBus(c+12468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_data_MPORT_data", false,-1, 13,0);
        vcdp->declBus(c+51248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_data_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_data_MPORT_mask", false,-1);
        vcdp->declBit(c+14275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_laddr_data_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBus(c+51285+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_len", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_len_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_len_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+49780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_len_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+49771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_len_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+51248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_len_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_len_MPORT_mask", false,-1);
        vcdp->declBit(c+14275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBus(c+51291+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_block", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_block_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_block_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+49781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_block_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+49772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_block_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+51248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_block_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_block_MPORT_mask", false,-1);
        vcdp->declBit(c+14275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_block_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBit(c+51297+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_status_debug", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_status_debug_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_status_debug_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_status_debug_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_status_debug_MPORT_data", false,-1);
        vcdp->declBus(c+51248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_status_debug_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_status_debug_MPORT_mask", false,-1);
        vcdp->declBit(c+14275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_status_debug_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBit(c+51303+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_status_mxr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_status_mxr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_status_mxr_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_status_mxr_io_deq_bits_MPORT_data", false,-1);
    }
}

void VTestHarness::traceInitThis__472(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_status_mxr_MPORT_data", false,-1);
        vcdp->declBus(c+51248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_status_mxr_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_status_mxr_MPORT_mask", false,-1);
        vcdp->declBit(c+14275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_status_mxr_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBit(c+51309+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_pool_en", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_pool_en_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_pool_en_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_pool_en_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_pool_en_MPORT_data", false,-1);
        vcdp->declBus(c+51248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_pool_en_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_pool_en_MPORT_mask", false,-1);
        vcdp->declBit(c+14275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_pool_en_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBit(c+51315+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_store_en", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_store_en_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_store_en_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_store_en_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_store_en_MPORT_data", false,-1);
        vcdp->declBus(c+51248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_store_en_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_store_en_MPORT_mask", false,-1);
        vcdp->declBit(c+14275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ram_store_en_MPORT_en", false,-1);
        vcdp->declBus(c+51248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q enq_ptr_value", false,-1, 2,0);
        vcdp->declBus(c+51247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q deq_ptr_value", false,-1, 2,0);
        vcdp->declBit(c+51321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q maybe_full", false,-1);
        vcdp->declBit(c+14276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q ptr_match", false,-1);
        vcdp->declBit(c+14277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q empty", false,-1);
        vcdp->declBit(c+14278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q full", false,-1);
        vcdp->declBit(c+14279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q do_enq", false,-1);
        vcdp->declBit(c+14280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q do_deq", false,-1);
        vcdp->declBit(c+51322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q wrap", false,-1);
        vcdp->declBit(c+51323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q wrap_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q reset", false,-1);
        vcdp->declBit(c+12478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_enq_ready", false,-1);
        vcdp->declBit(c+12479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_enq_valid", false,-1);
        vcdp->declQuad(c+49777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_enq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+12473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_enq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+12474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_enq_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+12475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_enq_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBit(c+12476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_enq_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+12477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_enq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_enq_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_enq_bits_block", false,-1, 7,0);
        vcdp->declBit(c+49782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+49783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+49784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_enq_bits_pool_en", false,-1);
        vcdp->declBit(c+49785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_enq_bits_store_en", false,-1);
        vcdp->declBit(c+12480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_deq_ready", false,-1);
        vcdp->declBit(c+12481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_deq_valid", false,-1);
        vcdp->declQuad(c+49753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_deq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+12482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_deq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+49786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_deq_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+12483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_deq_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBit(c+49787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_deq_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+12484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_deq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+12485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_deq_bits_len", false,-1, 15,0);
        vcdp->declBus(c+12445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_deq_bits_block", false,-1, 7,0);
        vcdp->declBit(c+49755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+49756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_deq_bits_status_mxr", false,-1);
        vcdp->declBit(c+49757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_deq_bits_pool_en", false,-1);
        vcdp->declBit(c+49758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q io_deq_bits_store_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declQuad(c+51324+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_vaddr", true,(i+0), 39,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_vaddr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_vaddr_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declQuad(c+49753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_vaddr_io_deq_bits_MPORT_data", false,-1, 39,0);
        vcdp->declQuad(c+49777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_vaddr_MPORT_data", false,-1, 39,0);
        vcdp->declBus(c+51335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_vaddr_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_vaddr_MPORT_mask", false,-1);
        vcdp->declBit(c+14281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_vaddr_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+51336+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_is_acc_addr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_is_acc_addr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_is_acc_addr_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+12482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_is_acc_addr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_is_acc_addr_MPORT_data", false,-1);
        vcdp->declBus(c+51335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_is_acc_addr_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_is_acc_addr_MPORT_mask", false,-1);
        vcdp->declBit(c+14281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_is_acc_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+51341+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_accumulate", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_accumulate_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_accumulate_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_accumulate_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_accumulate_MPORT_data", false,-1);
        vcdp->declBus(c+51335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_accumulate_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_accumulate_MPORT_mask", false,-1);
        vcdp->declBit(c+14281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_accumulate_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+51346+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_read_full_acc_row", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_read_full_acc_row_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_read_full_acc_row_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+12483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_read_full_acc_row_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_read_full_acc_row_MPORT_data", false,-1);
        vcdp->declBus(c+51335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_read_full_acc_row_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_read_full_acc_row_MPORT_mask", false,-1);
        vcdp->declBit(c+14281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_read_full_acc_row_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+51351+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_garbage_bit", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_garbage_bit_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_garbage_bit_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_garbage_bit_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+12476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_garbage_bit_MPORT_data", false,-1);
        vcdp->declBus(c+51335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_garbage_bit_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_garbage_bit_MPORT_mask", false,-1);
        vcdp->declBit(c+14281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_garbage_bit_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+51356+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_data", true,(i+0), 13,0);}}
    }
}

void VTestHarness::traceInitThis__473(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+12484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_data_io_deq_bits_MPORT_data", false,-1, 13,0);
        vcdp->declBus(c+12477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_data_MPORT_data", false,-1, 13,0);
        vcdp->declBus(c+51335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_data_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_data_MPORT_mask", false,-1);
        vcdp->declBit(c+14281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_laddr_data_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+51361+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_len", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_len_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_len_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+12485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_len_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+49780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_len_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+51335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_len_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_len_MPORT_mask", false,-1);
        vcdp->declBit(c+14281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+51366+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_block", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_block_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_block_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+12445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_block_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+49781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_block_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+51335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_block_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_block_MPORT_mask", false,-1);
        vcdp->declBit(c+14281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_block_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+51371+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_status_debug", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_status_debug_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_status_debug_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_status_debug_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_status_debug_MPORT_data", false,-1);
        vcdp->declBus(c+51335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_status_debug_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_status_debug_MPORT_mask", false,-1);
        vcdp->declBit(c+14281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_status_debug_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+51376+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_status_mxr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_status_mxr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_status_mxr_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_status_mxr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_status_mxr_MPORT_data", false,-1);
        vcdp->declBus(c+51335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_status_mxr_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_status_mxr_MPORT_mask", false,-1);
        vcdp->declBit(c+14281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_status_mxr_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+51381+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_pool_en", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_pool_en_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_pool_en_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_pool_en_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_pool_en_MPORT_data", false,-1);
        vcdp->declBus(c+51335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_pool_en_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_pool_en_MPORT_mask", false,-1);
        vcdp->declBit(c+14281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_pool_en_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+51386+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_store_en", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_store_en_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_store_en_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_store_en_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_store_en_MPORT_data", false,-1);
        vcdp->declBus(c+51335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_store_en_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_store_en_MPORT_mask", false,-1);
        vcdp->declBit(c+14281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ram_store_en_MPORT_en", false,-1);
        vcdp->declBus(c+51335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q enq_ptr_value", false,-1, 2,0);
        vcdp->declBus(c+51334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q deq_ptr_value", false,-1, 2,0);
        vcdp->declBit(c+51391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q maybe_full", false,-1);
        vcdp->declBit(c+14282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q ptr_match", false,-1);
        vcdp->declBit(c+14283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q empty", false,-1);
        vcdp->declBit(c+14284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q full", false,-1);
        vcdp->declBit(c+14285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q do_enq", false,-1);
        vcdp->declBit(c+14286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q do_deq", false,-1);
        vcdp->declBit(c+51392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q wrap", false,-1);
        vcdp->declBit(c+51393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q wrap_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q reset", false,-1);
        vcdp->declBit(c+12486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_enq_ready", false,-1);
        vcdp->declBit(c+12487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_enq_valid", false,-1);
        vcdp->declQuad(c+11953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_enq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+11955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_enq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+11956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_enq_bits_laddr_accumulate", false,-1);
        vcdp->declBus(c+11957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_enq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+11958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_enq_bits_cols", false,-1, 15,0);
        vcdp->declBus(c+11959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_enq_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+11960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_enq_bits_scale", false,-1, 31,0);
        vcdp->declBit(c+11961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_enq_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+11963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_enq_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+11964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_enq_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+11965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_enq_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+49467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+12332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_deq_ready", false,-1);
        vcdp->declBit(c+12333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_deq_valid", false,-1);
        vcdp->declQuad(c+49720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_deq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+12335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_deq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+49722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_deq_bits_laddr_accumulate", false,-1);
        vcdp->declBus(c+12488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_deq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_deq_bits_cols", false,-1, 15,0);
        vcdp->declBus(c+49728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_deq_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+49724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_deq_bits_scale", false,-1, 31,0);
        vcdp->declBit(c+49723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_deq_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+49730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_deq_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+49729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_deq_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+49731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_deq_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+49726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q io_deq_bits_status_mxr", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declQuad(c+51394+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_vaddr", true,(i+0), 39,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_vaddr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_vaddr_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declQuad(c+49720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_vaddr_io_deq_bits_MPORT_data", false,-1, 39,0);
    }
}

void VTestHarness::traceInitThis__474(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+11953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_vaddr_MPORT_data", false,-1, 39,0);
        vcdp->declBus(c+51405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_vaddr_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_vaddr_MPORT_mask", false,-1);
        vcdp->declBit(c+14287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_vaddr_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+51406+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_is_acc_addr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_is_acc_addr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_is_acc_addr_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+12335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_is_acc_addr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+11955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_is_acc_addr_MPORT_data", false,-1);
        vcdp->declBus(c+51405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_is_acc_addr_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_is_acc_addr_MPORT_mask", false,-1);
        vcdp->declBit(c+14287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_is_acc_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+51411+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_accumulate", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_accumulate_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_accumulate_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_accumulate_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+11956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_accumulate_MPORT_data", false,-1);
        vcdp->declBus(c+51405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_accumulate_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_accumulate_MPORT_mask", false,-1);
        vcdp->declBit(c+14287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_accumulate_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+51416+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_data", true,(i+0), 13,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+12488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_data_io_deq_bits_MPORT_data", false,-1, 13,0);
        vcdp->declBus(c+11957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_data_MPORT_data", false,-1, 13,0);
        vcdp->declBus(c+51405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_data_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_data_MPORT_mask", false,-1);
        vcdp->declBit(c+14287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_laddr_data_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+51421+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_cols", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_cols_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_cols_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+49727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_cols_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+11958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_cols_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+51405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_cols_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_cols_MPORT_mask", false,-1);
        vcdp->declBit(c+14287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_cols_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+51426+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_repeats", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_repeats_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_repeats_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+49728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_repeats_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+11959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_repeats_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+51405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_repeats_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_repeats_MPORT_mask", false,-1);
        vcdp->declBit(c+14287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_repeats_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+51431+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_scale", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_scale_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_scale_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+49724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_scale_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+11960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_scale_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+51405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_scale_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_scale_MPORT_mask", false,-1);
        vcdp->declBit(c+14287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_scale_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+51436+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_has_acc_bitwidth", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_has_acc_bitwidth_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_has_acc_bitwidth_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_has_acc_bitwidth_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+11961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_has_acc_bitwidth_MPORT_data", false,-1);
        vcdp->declBus(c+51405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_has_acc_bitwidth_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_has_acc_bitwidth_MPORT_mask", false,-1);
        vcdp->declBit(c+14287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_has_acc_bitwidth_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+51441+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_block_stride", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_block_stride_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_block_stride_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+49730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_block_stride_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+11963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_block_stride_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+51405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_block_stride_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_block_stride_MPORT_mask", false,-1);
        vcdp->declBit(c+14287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_block_stride_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+51446+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_pixel_repeats", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_pixel_repeats_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_pixel_repeats_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+49729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_pixel_repeats_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+11964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_pixel_repeats_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+51405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_pixel_repeats_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_pixel_repeats_MPORT_mask", false,-1);
        vcdp->declBit(c+14287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_pixel_repeats_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBus(c+51451+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_cmd_id", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_cmd_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_cmd_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+49731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_cmd_id_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+11965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_cmd_id_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+51405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_cmd_id_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_cmd_id_MPORT_mask", false,-1);
        vcdp->declBit(c+14287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_cmd_id_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+51456+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_status_debug", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_status_debug_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_status_debug_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_status_debug_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_status_debug_MPORT_data", false,-1);
        vcdp->declBus(c+51405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_status_debug_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_status_debug_MPORT_mask", false,-1);
        vcdp->declBit(c+14287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_status_debug_MPORT_en", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+51461+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_status_mxr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_status_mxr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+51404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_status_mxr_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+49726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_status_mxr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_status_mxr_MPORT_data", false,-1);
        vcdp->declBus(c+51405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_status_mxr_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_status_mxr_MPORT_mask", false,-1);
        vcdp->declBit(c+14287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ram_status_mxr_MPORT_en", false,-1);
        vcdp->declBus(c+51405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q enq_ptr_value", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__475(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+51404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q deq_ptr_value", false,-1, 2,0);
        vcdp->declBit(c+51466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q maybe_full", false,-1);
        vcdp->declBit(c+14288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q ptr_match", false,-1);
        vcdp->declBit(c+14289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q empty", false,-1);
        vcdp->declBit(c+14290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q full", false,-1);
        vcdp->declBit(c+14291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q do_enq", false,-1);
        vcdp->declBit(c+14292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q do_deq", false,-1);
        vcdp->declBit(c+51467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q wrap", false,-1);
        vcdp->declBit(c+51468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q wrap_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer reset", false,-1);
        vcdp->declBit(c+12489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_req_ready", false,-1);
        vcdp->declBit(c+12490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_req_valid", false,-1);
        vcdp->declBit(c+11955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_req_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+11956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_req_bits_laddr_accumulate", false,-1);
        vcdp->declBus(c+11957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_req_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+11958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_req_bits_tag_cols", false,-1, 15,0);
        vcdp->declBus(c+11964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_req_bits_tag_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+11965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_req_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBus(c+12491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_req_bits_cols", false,-1, 6,0);
        vcdp->declBus(c+11963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_req_bits_block_stride", false,-1, 15,0);
        vcdp->declBit(c+12492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_ready", false,-1);
        vcdp->declBit(c+49788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_valid", false,-1);
        vcdp->declBus(c+49789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_tag_cols", false,-1, 15,0);
        vcdp->declBus(c+49790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_tag_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+49791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+49793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_laddr_accumulate", false,-1);
        vcdp->declBus(c+49794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_laddr_data", false,-1, 13,0);
        vcdp->declBit(c+49795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_mask_0", false,-1);
        vcdp->declBit(c+49796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_mask_1", false,-1);
        vcdp->declBit(c+49797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_mask_2", false,-1);
        vcdp->declBit(c+49798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_mask_3", false,-1);
        vcdp->declBit(c+49799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_mask_4", false,-1);
        vcdp->declBit(c+49800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_mask_5", false,-1);
        vcdp->declBit(c+49801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_mask_6", false,-1);
        vcdp->declBit(c+49802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_mask_7", false,-1);
        vcdp->declBit(c+49803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_mask_8", false,-1);
        vcdp->declBit(c+49804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_mask_9", false,-1);
        vcdp->declBit(c+49805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_mask_10", false,-1);
        vcdp->declBit(c+49806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_mask_11", false,-1);
        vcdp->declBit(c+49807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_mask_12", false,-1);
        vcdp->declBit(c+49808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_mask_13", false,-1);
        vcdp->declBit(c+49809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_mask_14", false,-1);
        vcdp->declBit(c+49810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_mask_15", false,-1);
        vcdp->declBit(c+49811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer io_resp_bits_last", false,-1);
        vcdp->declBit(c+49788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer req_valid", false,-1);
        vcdp->declBit(c+49792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer req_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+49793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer req_bits_laddr_accumulate", false,-1);
        vcdp->declBus(c+51469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer req_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer req_bits_tag_cols", false,-1, 15,0);
        vcdp->declBus(c+49790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer req_bits_tag_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+49791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer req_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBus(c+51470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer req_bits_cols", false,-1, 6,0);
        vcdp->declBus(c+51471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer req_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+51472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer col_counter", false,-1, 5,0);
        vcdp->declBus(c+51473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer next_col_counter_max", false,-1, 6,0);
        vcdp->declBus(c+14293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer next_col_counter", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater reset", false,-1);
        vcdp->declBit(c+12492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_ready", false,-1);
        vcdp->declBit(c+49788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_valid", false,-1);
        vcdp->declBit(c+49795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_mask_0", false,-1);
        vcdp->declBit(c+49796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_mask_1", false,-1);
        vcdp->declBit(c+49797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_mask_2", false,-1);
        vcdp->declBit(c+49798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_mask_3", false,-1);
        vcdp->declBit(c+49799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_mask_4", false,-1);
        vcdp->declBit(c+49800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_mask_5", false,-1);
        vcdp->declBit(c+49801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_mask_6", false,-1);
        vcdp->declBit(c+49802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_mask_7", false,-1);
        vcdp->declBit(c+49803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_mask_8", false,-1);
        vcdp->declBit(c+49804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_mask_9", false,-1);
        vcdp->declBit(c+49805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_mask_10", false,-1);
        vcdp->declBit(c+49806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_mask_11", false,-1);
        vcdp->declBit(c+49807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_mask_12", false,-1);
        vcdp->declBit(c+49808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_mask_13", false,-1);
        vcdp->declBit(c+49809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_mask_14", false,-1);
        vcdp->declBit(c+49810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_mask_15", false,-1);
        vcdp->declBit(c+49792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+49793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_laddr_accumulate", false,-1);
        vcdp->declBus(c+49794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_len", false,-1, 4,0);
        vcdp->declBus(c+49790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBit(c+49811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_last", false,-1);
        vcdp->declBus(c+49789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_tag_cols", false,-1, 15,0);
        vcdp->declBus(c+49791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_req_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+12493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_ready", false,-1);
        vcdp->declBit(c+12494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_valid", false,-1);
        vcdp->declBit(c+12495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_mask_0", false,-1);
        vcdp->declBit(c+12496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_mask_1", false,-1);
        vcdp->declBit(c+12497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_mask_2", false,-1);
        vcdp->declBit(c+12498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_mask_3", false,-1);
        vcdp->declBit(c+12499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_mask_4", false,-1);
        vcdp->declBit(c+12500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_mask_5", false,-1);
        vcdp->declBit(c+12501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_mask_6", false,-1);
        vcdp->declBit(c+12502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_mask_7", false,-1);
        vcdp->declBit(c+12503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_mask_8", false,-1);
        vcdp->declBit(c+12504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_mask_9", false,-1);
        vcdp->declBit(c+12505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_mask_10", false,-1);
        vcdp->declBit(c+12506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_mask_11", false,-1);
        vcdp->declBit(c+12507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_mask_12", false,-1);
    }
}

void VTestHarness::traceInitThis__476(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_mask_13", false,-1);
        vcdp->declBit(c+12509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_mask_14", false,-1);
        vcdp->declBit(c+12510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_mask_15", false,-1);
        vcdp->declBit(c+49813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+49814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_laddr_accumulate", false,-1);
        vcdp->declBus(c+12511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_laddr_data", false,-1, 13,0);
        vcdp->declBit(c+49815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_last", false,-1);
        vcdp->declBus(c+49816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_tag_cols", false,-1, 15,0);
        vcdp->declBus(c+49817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater io_resp_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+51474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_valid", false,-1);
        vcdp->declBit(c+51475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_mask_0", false,-1);
        vcdp->declBit(c+51476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_mask_1", false,-1);
        vcdp->declBit(c+51477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_mask_2", false,-1);
        vcdp->declBit(c+51478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_mask_3", false,-1);
        vcdp->declBit(c+51479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_mask_4", false,-1);
        vcdp->declBit(c+51480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_mask_5", false,-1);
        vcdp->declBit(c+51481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_mask_6", false,-1);
        vcdp->declBit(c+51482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_mask_7", false,-1);
        vcdp->declBit(c+51483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_mask_8", false,-1);
        vcdp->declBit(c+51484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_mask_9", false,-1);
        vcdp->declBit(c+51485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_mask_10", false,-1);
        vcdp->declBit(c+51486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_mask_11", false,-1);
        vcdp->declBit(c+51487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_mask_12", false,-1);
        vcdp->declBit(c+51488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_mask_13", false,-1);
        vcdp->declBit(c+51489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_mask_14", false,-1);
        vcdp->declBit(c+51490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_mask_15", false,-1);
        vcdp->declBit(c+49813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+49814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_laddr_accumulate", false,-1);
        vcdp->declBus(c+51491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+51492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_len", false,-1, 4,0);
        vcdp->declBus(c+51493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBit(c+51494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_last", false,-1);
        vcdp->declBus(c+49816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_tag_cols", false,-1, 15,0);
        vcdp->declBus(c+49817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater req_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBus(c+51495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater out_shift", false,-1, 3,0);
        vcdp->declBus(c+51496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater lo_1", false,-1, 7,0);
        vcdp->declBit(c+14294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater sp_addr_underflow", false,-1);
        vcdp->declBus(c+14295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater sp_addr_result_data", false,-1, 13,0);
        vcdp->declBit(c+14296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater sp_addr_underflow_1", false,-1);
        vcdp->declBus(c+14297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater sp_addr_result_1_data", false,-1, 13,0);
        vcdp->declBus(c+14298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater sp_addr_data", false,-1, 13,0);
        vcdp->declBit(c+14299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater underflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm reset", false,-1);
        vcdp->declBit(c+12512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_ready", false,-1);
        vcdp->declBit(c+12513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_valid", false,-1);
        vcdp->declBus(c+12514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_in_0", false,-1, 7,0);
        vcdp->declBus(c+12515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_in_1", false,-1, 7,0);
        vcdp->declBus(c+12516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_in_2", false,-1, 7,0);
        vcdp->declBus(c+12517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_in_3", false,-1, 7,0);
        vcdp->declBus(c+12518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_in_4", false,-1, 7,0);
        vcdp->declBus(c+12519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_in_5", false,-1, 7,0);
        vcdp->declBus(c+12520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_in_6", false,-1, 7,0);
        vcdp->declBus(c+12521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_in_7", false,-1, 7,0);
        vcdp->declBus(c+12522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_in_8", false,-1, 7,0);
        vcdp->declBus(c+12523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_in_9", false,-1, 7,0);
        vcdp->declBus(c+12524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_in_10", false,-1, 7,0);
        vcdp->declBus(c+12525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_in_11", false,-1, 7,0);
        vcdp->declBus(c+12526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_in_12", false,-1, 7,0);
        vcdp->declBus(c+12527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_in_13", false,-1, 7,0);
        vcdp->declBus(c+12528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_in_14", false,-1, 7,0);
        vcdp->declBus(c+12529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_in_15", false,-1, 7,0);
        vcdp->declBus(c+49735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+49736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_repeats", false,-1, 15,0);
        vcdp->declBit(c+12419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_last", false,-1);
        vcdp->declBus(c+12354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_addr", false,-1, 13,0);
        vcdp->declBit(c+12355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_mask_0", false,-1);
        vcdp->declBit(c+12356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_mask_1", false,-1);
        vcdp->declBit(c+12357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_mask_2", false,-1);
        vcdp->declBit(c+12358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_mask_3", false,-1);
        vcdp->declBit(c+12359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_mask_4", false,-1);
        vcdp->declBit(c+12360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_mask_5", false,-1);
        vcdp->declBit(c+12361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_mask_6", false,-1);
        vcdp->declBit(c+12362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_mask_7", false,-1);
        vcdp->declBit(c+12363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_mask_8", false,-1);
        vcdp->declBit(c+12364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_mask_9", false,-1);
        vcdp->declBit(c+12365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_mask_10", false,-1);
        vcdp->declBit(c+12366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_mask_11", false,-1);
        vcdp->declBit(c+12367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_mask_12", false,-1);
        vcdp->declBit(c+12368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_mask_13", false,-1);
        vcdp->declBit(c+12369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_mask_14", false,-1);
        vcdp->declBit(c+12370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_mask_15", false,-1);
        vcdp->declBit(c+49732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+49733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+49737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_pixel_repeats", false,-1, 15,0);
        vcdp->declBus(c+49738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_len", false,-1, 15,0);
        vcdp->declBus(c+49739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_req_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+12530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_ready", false,-1);
        vcdp->declBit(c+12531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_valid", false,-1);
        vcdp->declBus(c+49818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_out_0", false,-1, 7,0);
        vcdp->declBus(c+49819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_out_1", false,-1, 7,0);
        vcdp->declBus(c+49820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_out_2", false,-1, 7,0);
        vcdp->declBus(c+49821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_out_3", false,-1, 7,0);
        vcdp->declBus(c+49822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_out_4", false,-1, 7,0);
        vcdp->declBus(c+49823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_out_5", false,-1, 7,0);
        vcdp->declBus(c+49824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_out_6", false,-1, 7,0);
        vcdp->declBus(c+49825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_out_7", false,-1, 7,0);
        vcdp->declBus(c+49826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_out_8", false,-1, 7,0);
        vcdp->declBus(c+49827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_out_9", false,-1, 7,0);
        vcdp->declBus(c+49828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_out_10", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__477(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+49829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_out_11", false,-1, 7,0);
        vcdp->declBus(c+49830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_out_12", false,-1, 7,0);
        vcdp->declBus(c+49831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_out_13", false,-1, 7,0);
        vcdp->declBus(c+49832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_out_14", false,-1, 7,0);
        vcdp->declBus(c+49833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_out_15", false,-1, 7,0);
        vcdp->declBus(c+49834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_row", false,-1, 15,0);
        vcdp->declBit(c+49835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_last", false,-1);
        vcdp->declBus(c+12532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_addr", false,-1, 13,0);
        vcdp->declBit(c+49836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_mask_0", false,-1);
        vcdp->declBit(c+49837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_mask_1", false,-1);
        vcdp->declBit(c+49838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_mask_2", false,-1);
        vcdp->declBit(c+49839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_mask_3", false,-1);
        vcdp->declBit(c+49840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_mask_4", false,-1);
        vcdp->declBit(c+49841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_mask_5", false,-1);
        vcdp->declBit(c+49842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_mask_6", false,-1);
        vcdp->declBit(c+49843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_mask_7", false,-1);
        vcdp->declBit(c+49844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_mask_8", false,-1);
        vcdp->declBit(c+49845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_mask_9", false,-1);
        vcdp->declBit(c+49846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_mask_10", false,-1);
        vcdp->declBit(c+49847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_mask_11", false,-1);
        vcdp->declBit(c+49848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_mask_12", false,-1);
        vcdp->declBit(c+49849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_mask_13", false,-1);
        vcdp->declBit(c+49850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_mask_14", false,-1);
        vcdp->declBit(c+49851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_mask_15", false,-1);
        vcdp->declBit(c+49852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+49853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+49854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_pixel_repeats", false,-1, 15,0);
        vcdp->declBus(c+49855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_len", false,-1, 15,0);
        vcdp->declBus(c+49856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm io_resp_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_clock", false,-1);
        vcdp->declBit(c+14300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_0_ready", false,-1);
        vcdp->declBit(c+14301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_0_valid", false,-1);
        vcdp->declBus(c+51497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_0_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_0_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+69915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_0_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_1_ready", false,-1);
        vcdp->declBit(c+14303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_1_valid", false,-1);
        vcdp->declBus(c+51499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_1_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_1_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_1_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_2_ready", false,-1);
        vcdp->declBit(c+14305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_2_valid", false,-1);
        vcdp->declBus(c+51500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_2_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_2_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_2_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_3_ready", false,-1);
        vcdp->declBit(c+14307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_3_valid", false,-1);
        vcdp->declBus(c+51501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_3_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_3_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_3_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_4_ready", false,-1);
        vcdp->declBit(c+14309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_4_valid", false,-1);
        vcdp->declBus(c+51502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_4_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_4_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+69915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_4_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_5_ready", false,-1);
        vcdp->declBit(c+14311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_5_valid", false,-1);
        vcdp->declBus(c+51504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_5_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_5_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_5_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_6_ready", false,-1);
        vcdp->declBit(c+14313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_6_valid", false,-1);
        vcdp->declBus(c+51505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_6_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_6_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_6_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_7_ready", false,-1);
        vcdp->declBit(c+14315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_7_valid", false,-1);
        vcdp->declBus(c+51506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_7_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_7_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_7_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_8_ready", false,-1);
        vcdp->declBit(c+14317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_8_valid", false,-1);
        vcdp->declBus(c+51507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_8_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_8_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+69915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_8_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_9_ready", false,-1);
        vcdp->declBit(c+14319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_9_valid", false,-1);
        vcdp->declBus(c+51509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_9_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_9_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_9_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_10_ready", false,-1);
        vcdp->declBit(c+14321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_10_valid", false,-1);
        vcdp->declBus(c+51510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_10_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_10_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_10_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_11_ready", false,-1);
        vcdp->declBit(c+14323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_11_valid", false,-1);
        vcdp->declBus(c+51511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_11_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_11_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_in_11_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_out_valid", false,-1);
        vcdp->declBus(c+14325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_out_bits_data", false,-1, 7,0);
        vcdp->declBus(c+14326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_out_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+14327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_out_bits_id", false,-1, 1,0);
        vcdp->declBus(c+14328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_out_bits_index", false,-1, 3,0);
        vcdp->declBus(c+14329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_io_chosen", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_reset", false,-1);
        vcdp->declBit(c+51512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_io_in_valid", false,-1);
        vcdp->declBus(c+51513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_io_in_bits_data", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__478(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+51514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_io_in_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+51515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_io_in_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_io_in_bits_index", false,-1, 3,0);
        vcdp->declBit(c+51517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_io_out_valid", false,-1);
        vcdp->declBus(c+51518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_io_out_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_io_out_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_io_out_bits_index", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_clock", false,-1);
        vcdp->declBit(c+14330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_0_ready", false,-1);
        vcdp->declBit(c+14331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_0_valid", false,-1);
        vcdp->declBus(c+51521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_0_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_0_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_0_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_1_ready", false,-1);
        vcdp->declBit(c+14333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_1_valid", false,-1);
        vcdp->declBus(c+51522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_1_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_1_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_1_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_2_ready", false,-1);
        vcdp->declBit(c+14335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_2_valid", false,-1);
        vcdp->declBus(c+51523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_2_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_2_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_2_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_3_ready", false,-1);
        vcdp->declBit(c+14337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_3_valid", false,-1);
        vcdp->declBus(c+51524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_3_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_3_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_3_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_4_ready", false,-1);
        vcdp->declBit(c+14339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_4_valid", false,-1);
        vcdp->declBus(c+51525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_4_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_4_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_4_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_5_ready", false,-1);
        vcdp->declBit(c+14341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_5_valid", false,-1);
        vcdp->declBus(c+51526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_5_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_5_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_5_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_6_ready", false,-1);
        vcdp->declBit(c+14343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_6_valid", false,-1);
        vcdp->declBus(c+51527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_6_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_6_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_6_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_7_ready", false,-1);
        vcdp->declBit(c+14345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_7_valid", false,-1);
        vcdp->declBus(c+51528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_7_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_7_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_7_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_8_ready", false,-1);
        vcdp->declBit(c+14347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_8_valid", false,-1);
        vcdp->declBus(c+51529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_8_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_8_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_8_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_9_ready", false,-1);
        vcdp->declBit(c+14349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_9_valid", false,-1);
        vcdp->declBus(c+51530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_9_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_9_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_9_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_10_ready", false,-1);
        vcdp->declBit(c+14351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_10_valid", false,-1);
        vcdp->declBus(c+51531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_10_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_10_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_10_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_11_ready", false,-1);
        vcdp->declBit(c+14353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_11_valid", false,-1);
        vcdp->declBus(c+51532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_11_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_11_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_in_11_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_out_valid", false,-1);
        vcdp->declBus(c+14355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_out_bits_data", false,-1, 7,0);
        vcdp->declBus(c+14356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_out_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+14357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_out_bits_id", false,-1, 1,0);
        vcdp->declBus(c+14358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_out_bits_index", false,-1, 3,0);
        vcdp->declBus(c+14359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1_io_chosen", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1_reset", false,-1);
        vcdp->declBit(c+51533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1_io_in_valid", false,-1);
        vcdp->declBus(c+51534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1_io_in_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1_io_in_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+51536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1_io_in_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1_io_in_bits_index", false,-1, 3,0);
        vcdp->declBit(c+51538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1_io_out_valid", false,-1);
        vcdp->declBus(c+51539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1_io_out_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1_io_out_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1_io_out_bits_index", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_clock", false,-1);
        vcdp->declBit(c+14360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_0_ready", false,-1);
        vcdp->declBit(c+14361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_0_valid", false,-1);
        vcdp->declBus(c+51542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_0_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_0_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_0_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_1_ready", false,-1);
        vcdp->declBit(c+14363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_1_valid", false,-1);
        vcdp->declBus(c+51543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_1_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_1_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_1_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_2_ready", false,-1);
        vcdp->declBit(c+14365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_2_valid", false,-1);
        vcdp->declBus(c+51544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_2_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_2_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_2_bits_index", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__479(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+14366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_3_ready", false,-1);
        vcdp->declBit(c+14367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_3_valid", false,-1);
        vcdp->declBus(c+51545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_3_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_3_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_3_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_4_ready", false,-1);
        vcdp->declBit(c+14369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_4_valid", false,-1);
        vcdp->declBus(c+51546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_4_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_4_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_4_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_5_ready", false,-1);
        vcdp->declBit(c+14371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_5_valid", false,-1);
        vcdp->declBus(c+51547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_5_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_5_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_5_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_6_ready", false,-1);
        vcdp->declBit(c+14373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_6_valid", false,-1);
        vcdp->declBus(c+51548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_6_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_6_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_6_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_7_ready", false,-1);
        vcdp->declBit(c+14375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_7_valid", false,-1);
        vcdp->declBus(c+51549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_7_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_7_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_7_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_8_ready", false,-1);
        vcdp->declBit(c+14377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_8_valid", false,-1);
        vcdp->declBus(c+51550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_8_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_8_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_8_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_9_ready", false,-1);
        vcdp->declBit(c+14379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_9_valid", false,-1);
        vcdp->declBus(c+51551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_9_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_9_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_9_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_10_ready", false,-1);
        vcdp->declBit(c+14381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_10_valid", false,-1);
        vcdp->declBus(c+51552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_10_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_10_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_10_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_11_ready", false,-1);
        vcdp->declBit(c+14383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_11_valid", false,-1);
        vcdp->declBus(c+51553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_11_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_11_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_in_11_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_out_valid", false,-1);
        vcdp->declBus(c+14385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_out_bits_data", false,-1, 7,0);
        vcdp->declBus(c+14386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_out_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+14387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_out_bits_id", false,-1, 1,0);
        vcdp->declBus(c+14388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_out_bits_index", false,-1, 3,0);
        vcdp->declBus(c+14389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2_io_chosen", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2_reset", false,-1);
        vcdp->declBit(c+51554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2_io_in_valid", false,-1);
        vcdp->declBus(c+51555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2_io_in_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2_io_in_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+51557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2_io_in_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2_io_in_bits_index", false,-1, 3,0);
        vcdp->declBit(c+51559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2_io_out_valid", false,-1);
        vcdp->declBus(c+51560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2_io_out_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2_io_out_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2_io_out_bits_index", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_clock", false,-1);
        vcdp->declBit(c+14390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_0_ready", false,-1);
        vcdp->declBit(c+14391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_0_valid", false,-1);
        vcdp->declBus(c+51563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_0_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_0_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_0_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_1_ready", false,-1);
        vcdp->declBit(c+14393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_1_valid", false,-1);
        vcdp->declBus(c+51564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_1_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_1_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_1_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_2_ready", false,-1);
        vcdp->declBit(c+14395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_2_valid", false,-1);
        vcdp->declBus(c+51565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_2_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_2_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_2_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_3_ready", false,-1);
        vcdp->declBit(c+14397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_3_valid", false,-1);
        vcdp->declBus(c+51566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_3_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_3_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_3_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_4_ready", false,-1);
        vcdp->declBit(c+14399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_4_valid", false,-1);
        vcdp->declBus(c+51567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_4_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_4_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_4_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_5_ready", false,-1);
        vcdp->declBit(c+14401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_5_valid", false,-1);
        vcdp->declBus(c+51568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_5_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_5_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_5_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_6_ready", false,-1);
        vcdp->declBit(c+14403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_6_valid", false,-1);
        vcdp->declBus(c+51569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_6_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_6_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_6_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_7_ready", false,-1);
        vcdp->declBit(c+14405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_7_valid", false,-1);
        vcdp->declBus(c+51570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_7_bits_data", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__480(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_7_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_7_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_8_ready", false,-1);
        vcdp->declBit(c+14407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_8_valid", false,-1);
        vcdp->declBus(c+51571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_8_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_8_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_8_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_9_ready", false,-1);
        vcdp->declBit(c+14409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_9_valid", false,-1);
        vcdp->declBus(c+51572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_9_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_9_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_9_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_10_ready", false,-1);
        vcdp->declBit(c+14411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_10_valid", false,-1);
        vcdp->declBus(c+51573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_10_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_10_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_10_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_11_ready", false,-1);
        vcdp->declBit(c+14413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_11_valid", false,-1);
        vcdp->declBus(c+51574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_11_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_11_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_in_11_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_out_valid", false,-1);
        vcdp->declBus(c+14415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_out_bits_data", false,-1, 7,0);
        vcdp->declBus(c+14416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_out_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+14417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_out_bits_id", false,-1, 1,0);
        vcdp->declBus(c+14418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_out_bits_index", false,-1, 3,0);
        vcdp->declBus(c+14419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3_io_chosen", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3_reset", false,-1);
        vcdp->declBit(c+51575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3_io_in_valid", false,-1);
        vcdp->declBus(c+51576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3_io_in_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3_io_in_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+51578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3_io_in_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3_io_in_bits_index", false,-1, 3,0);
        vcdp->declBit(c+51580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3_io_out_valid", false,-1);
        vcdp->declBus(c+51581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3_io_out_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3_io_out_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3_io_out_bits_index", false,-1, 3,0);
        vcdp->declBit(c+51584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_valid", false,-1);
        vcdp->declBus(c+51585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_in_0", false,-1, 7,0);
        vcdp->declBus(c+51586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_in_1", false,-1, 7,0);
        vcdp->declBus(c+51587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_in_2", false,-1, 7,0);
        vcdp->declBus(c+51588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_in_3", false,-1, 7,0);
        vcdp->declBus(c+51589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_in_4", false,-1, 7,0);
        vcdp->declBus(c+51590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_in_5", false,-1, 7,0);
        vcdp->declBus(c+51591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_in_6", false,-1, 7,0);
        vcdp->declBus(c+51592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_in_7", false,-1, 7,0);
        vcdp->declBus(c+51593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_in_8", false,-1, 7,0);
        vcdp->declBus(c+51594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_in_9", false,-1, 7,0);
        vcdp->declBus(c+51595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_in_10", false,-1, 7,0);
        vcdp->declBus(c+51596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_in_11", false,-1, 7,0);
        vcdp->declBus(c+51597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_in_12", false,-1, 7,0);
        vcdp->declBus(c+51598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_in_13", false,-1, 7,0);
        vcdp->declBus(c+51599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_in_14", false,-1, 7,0);
        vcdp->declBus(c+51600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_in_15", false,-1, 7,0);
        vcdp->declBus(c+51601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+51602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_repeats", false,-1, 15,0);
        vcdp->declBit(c+51603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_last", false,-1);
        vcdp->declBus(c+51604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_addr", false,-1, 13,0);
        vcdp->declBit(c+51605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_mask_0", false,-1);
        vcdp->declBit(c+51606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_mask_1", false,-1);
        vcdp->declBit(c+51607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_mask_2", false,-1);
        vcdp->declBit(c+51608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_mask_3", false,-1);
        vcdp->declBit(c+51609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_mask_4", false,-1);
        vcdp->declBit(c+51610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_mask_5", false,-1);
        vcdp->declBit(c+51611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_mask_6", false,-1);
        vcdp->declBit(c+51612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_mask_7", false,-1);
        vcdp->declBit(c+51613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_mask_8", false,-1);
        vcdp->declBit(c+51614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_mask_9", false,-1);
        vcdp->declBit(c+51615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_mask_10", false,-1);
        vcdp->declBit(c+51616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_mask_11", false,-1);
        vcdp->declBit(c+51617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_mask_12", false,-1);
        vcdp->declBit(c+51618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_mask_13", false,-1);
        vcdp->declBit(c+51619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_mask_14", false,-1);
        vcdp->declBit(c+51620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_mask_15", false,-1);
        vcdp->declBit(c+51621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+51622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+51623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_pixel_repeats", false,-1, 15,0);
        vcdp->declBus(c+51624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_len", false,-1, 15,0);
        vcdp->declBus(c+51625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+51626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBus(c+51627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm tail_oh", false,-1, 2,0);
        vcdp->declBit(c+51628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_0_valid", false,-1);
        vcdp->declBit(c+51629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_1_valid", false,-1);
        vcdp->declBit(c+51630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_2_valid", false,-1);
        vcdp->declBit(c+14420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm in_fire", false,-1);
        vcdp->declBus(c+51497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_0_bits_in_0", false,-1, 7,0);
        vcdp->declBus(c+51521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_0_bits_in_1", false,-1, 7,0);
        vcdp->declBus(c+51542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_0_bits_in_2", false,-1, 7,0);
        vcdp->declBus(c+51563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_0_bits_in_3", false,-1, 7,0);
        vcdp->declBus(c+51499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_0_bits_in_4", false,-1, 7,0);
        vcdp->declBus(c+51522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_0_bits_in_5", false,-1, 7,0);
        vcdp->declBus(c+51543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_0_bits_in_6", false,-1, 7,0);
        vcdp->declBus(c+51564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_0_bits_in_7", false,-1, 7,0);
        vcdp->declBus(c+51500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_0_bits_in_8", false,-1, 7,0);
        vcdp->declBus(c+51523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_0_bits_in_9", false,-1, 7,0);
        vcdp->declBus(c+51544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_0_bits_in_10", false,-1, 7,0);
        vcdp->declBus(c+51565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_0_bits_in_11", false,-1, 7,0);
        vcdp->declBus(c+51501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_0_bits_in_12", false,-1, 7,0);
        vcdp->declBus(c+51524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_0_bits_in_13", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__481(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+51545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_0_bits_in_14", false,-1, 7,0);
        vcdp->declBus(c+51566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_0_bits_in_15", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_0_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+51502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_1_bits_in_0", false,-1, 7,0);
        vcdp->declBus(c+51525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_1_bits_in_1", false,-1, 7,0);
        vcdp->declBus(c+51546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_1_bits_in_2", false,-1, 7,0);
        vcdp->declBus(c+51567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_1_bits_in_3", false,-1, 7,0);
        vcdp->declBus(c+51504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_1_bits_in_4", false,-1, 7,0);
        vcdp->declBus(c+51526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_1_bits_in_5", false,-1, 7,0);
        vcdp->declBus(c+51547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_1_bits_in_6", false,-1, 7,0);
        vcdp->declBus(c+51568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_1_bits_in_7", false,-1, 7,0);
        vcdp->declBus(c+51505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_1_bits_in_8", false,-1, 7,0);
        vcdp->declBus(c+51527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_1_bits_in_9", false,-1, 7,0);
        vcdp->declBus(c+51548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_1_bits_in_10", false,-1, 7,0);
        vcdp->declBus(c+51569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_1_bits_in_11", false,-1, 7,0);
        vcdp->declBus(c+51506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_1_bits_in_12", false,-1, 7,0);
        vcdp->declBus(c+51528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_1_bits_in_13", false,-1, 7,0);
        vcdp->declBus(c+51549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_1_bits_in_14", false,-1, 7,0);
        vcdp->declBus(c+51570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_1_bits_in_15", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_1_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+51507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_2_bits_in_0", false,-1, 7,0);
        vcdp->declBus(c+51529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_2_bits_in_1", false,-1, 7,0);
        vcdp->declBus(c+51550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_2_bits_in_2", false,-1, 7,0);
        vcdp->declBus(c+51571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_2_bits_in_3", false,-1, 7,0);
        vcdp->declBus(c+51509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_2_bits_in_4", false,-1, 7,0);
        vcdp->declBus(c+51530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_2_bits_in_5", false,-1, 7,0);
        vcdp->declBus(c+51551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_2_bits_in_6", false,-1, 7,0);
        vcdp->declBus(c+51572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_2_bits_in_7", false,-1, 7,0);
        vcdp->declBus(c+51510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_2_bits_in_8", false,-1, 7,0);
        vcdp->declBus(c+51531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_2_bits_in_9", false,-1, 7,0);
        vcdp->declBus(c+51552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_2_bits_in_10", false,-1, 7,0);
        vcdp->declBus(c+51573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_2_bits_in_11", false,-1, 7,0);
        vcdp->declBus(c+51511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_2_bits_in_12", false,-1, 7,0);
        vcdp->declBus(c+51532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_2_bits_in_13", false,-1, 7,0);
        vcdp->declBus(c+51553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_2_bits_in_14", false,-1, 7,0);
        vcdp->declBus(c+51574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_2_bits_in_15", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm regs_2_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+51631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_out_0", false,-1, 7,0);
        vcdp->declBus(c+51632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_out_1", false,-1, 7,0);
        vcdp->declBus(c+51633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_out_2", false,-1, 7,0);
        vcdp->declBus(c+51634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_out_3", false,-1, 7,0);
        vcdp->declBus(c+51635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_out_4", false,-1, 7,0);
        vcdp->declBus(c+51636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_out_5", false,-1, 7,0);
        vcdp->declBus(c+51637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_out_6", false,-1, 7,0);
        vcdp->declBus(c+51638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_out_7", false,-1, 7,0);
        vcdp->declBus(c+51639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_out_8", false,-1, 7,0);
        vcdp->declBus(c+51640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_out_9", false,-1, 7,0);
        vcdp->declBus(c+51641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_out_10", false,-1, 7,0);
        vcdp->declBus(c+51642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_out_11", false,-1, 7,0);
        vcdp->declBus(c+51643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_out_12", false,-1, 7,0);
        vcdp->declBus(c+51644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_out_13", false,-1, 7,0);
        vcdp->declBus(c+51645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_out_14", false,-1, 7,0);
        vcdp->declBus(c+51646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_out_15", false,-1, 7,0);
        vcdp->declBus(c+51647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_row", false,-1, 15,0);
        vcdp->declBit(c+51648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_last", false,-1);
        vcdp->declBus(c+51649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_addr", false,-1, 13,0);
        vcdp->declBit(c+51650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_mask_0", false,-1);
        vcdp->declBit(c+51651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_mask_1", false,-1);
        vcdp->declBit(c+51652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_mask_2", false,-1);
        vcdp->declBit(c+51653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_mask_3", false,-1);
        vcdp->declBit(c+51654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_mask_4", false,-1);
        vcdp->declBit(c+51655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_mask_5", false,-1);
        vcdp->declBit(c+51656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_mask_6", false,-1);
        vcdp->declBit(c+51657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_mask_7", false,-1);
        vcdp->declBit(c+51658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_mask_8", false,-1);
        vcdp->declBit(c+51659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_mask_9", false,-1);
        vcdp->declBit(c+51660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_mask_10", false,-1);
        vcdp->declBit(c+51661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_mask_11", false,-1);
        vcdp->declBit(c+51662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_mask_12", false,-1);
        vcdp->declBit(c+51663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_mask_13", false,-1);
        vcdp->declBit(c+51664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_mask_14", false,-1);
        vcdp->declBit(c+51665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_mask_15", false,-1);
        vcdp->declBit(c+51666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_is_acc", false,-1);
        vcdp->declBit(c+51667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_accumulate", false,-1);
        vcdp->declBus(c+51668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_pixel_repeats", false,-1, 15,0);
        vcdp->declBus(c+51669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_len", false,-1, 15,0);
        vcdp->declBus(c+51670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+51671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_0_tag_cmd_id", false,-1, 7,0);
        vcdp->declBus(c+51672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_out_0", false,-1, 7,0);
        vcdp->declBus(c+51673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_out_1", false,-1, 7,0);
        vcdp->declBus(c+51674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_out_2", false,-1, 7,0);
        vcdp->declBus(c+51675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_out_3", false,-1, 7,0);
        vcdp->declBus(c+51676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_out_4", false,-1, 7,0);
        vcdp->declBus(c+51677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_out_5", false,-1, 7,0);
        vcdp->declBus(c+51678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_out_6", false,-1, 7,0);
        vcdp->declBus(c+51679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_out_7", false,-1, 7,0);
        vcdp->declBus(c+51680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_out_8", false,-1, 7,0);
        vcdp->declBus(c+51681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_out_9", false,-1, 7,0);
        vcdp->declBus(c+51682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_out_10", false,-1, 7,0);
        vcdp->declBus(c+51683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_out_11", false,-1, 7,0);
        vcdp->declBus(c+51684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_out_12", false,-1, 7,0);
        vcdp->declBus(c+51685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_out_13", false,-1, 7,0);
        vcdp->declBus(c+51686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_out_14", false,-1, 7,0);
        vcdp->declBus(c+51687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_out_15", false,-1, 7,0);
        vcdp->declBus(c+51688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_row", false,-1, 15,0);
        vcdp->declBit(c+51689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_last", false,-1);
        vcdp->declBus(c+51690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_addr", false,-1, 13,0);
        vcdp->declBit(c+51691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_mask_0", false,-1);
        vcdp->declBit(c+51692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_mask_1", false,-1);
        vcdp->declBit(c+51693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_mask_2", false,-1);
        vcdp->declBit(c+51694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_mask_3", false,-1);
    }
}

void VTestHarness::traceInitThis__482(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+51695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_mask_4", false,-1);
        vcdp->declBit(c+51696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_mask_5", false,-1);
        vcdp->declBit(c+51697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_mask_6", false,-1);
        vcdp->declBit(c+51698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_mask_7", false,-1);
        vcdp->declBit(c+51699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_mask_8", false,-1);
        vcdp->declBit(c+51700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_mask_9", false,-1);
        vcdp->declBit(c+51701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_mask_10", false,-1);
        vcdp->declBit(c+51702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_mask_11", false,-1);
        vcdp->declBit(c+51703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_mask_12", false,-1);
        vcdp->declBit(c+51704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_mask_13", false,-1);
        vcdp->declBit(c+51705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_mask_14", false,-1);
        vcdp->declBit(c+51706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_mask_15", false,-1);
        vcdp->declBit(c+51707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_is_acc", false,-1);
        vcdp->declBit(c+51708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_accumulate", false,-1);
        vcdp->declBus(c+51709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_pixel_repeats", false,-1, 15,0);
        vcdp->declBus(c+51710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_len", false,-1, 15,0);
        vcdp->declBus(c+51711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+51712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_1_tag_cmd_id", false,-1, 7,0);
        vcdp->declBus(c+51713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_out_0", false,-1, 7,0);
        vcdp->declBus(c+51714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_out_1", false,-1, 7,0);
        vcdp->declBus(c+51715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_out_2", false,-1, 7,0);
        vcdp->declBus(c+51716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_out_3", false,-1, 7,0);
        vcdp->declBus(c+51717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_out_4", false,-1, 7,0);
        vcdp->declBus(c+51718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_out_5", false,-1, 7,0);
        vcdp->declBus(c+51719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_out_6", false,-1, 7,0);
        vcdp->declBus(c+51720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_out_7", false,-1, 7,0);
        vcdp->declBus(c+51721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_out_8", false,-1, 7,0);
        vcdp->declBus(c+51722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_out_9", false,-1, 7,0);
        vcdp->declBus(c+51723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_out_10", false,-1, 7,0);
        vcdp->declBus(c+51724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_out_11", false,-1, 7,0);
        vcdp->declBus(c+51725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_out_12", false,-1, 7,0);
        vcdp->declBus(c+51726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_out_13", false,-1, 7,0);
        vcdp->declBus(c+51727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_out_14", false,-1, 7,0);
        vcdp->declBus(c+51728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_out_15", false,-1, 7,0);
        vcdp->declBus(c+51729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_row", false,-1, 15,0);
        vcdp->declBit(c+51730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_last", false,-1);
        vcdp->declBus(c+51731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_addr", false,-1, 13,0);
        vcdp->declBit(c+51732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_mask_0", false,-1);
        vcdp->declBit(c+51733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_mask_1", false,-1);
        vcdp->declBit(c+51734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_mask_2", false,-1);
        vcdp->declBit(c+51735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_mask_3", false,-1);
        vcdp->declBit(c+51736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_mask_4", false,-1);
        vcdp->declBit(c+51737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_mask_5", false,-1);
        vcdp->declBit(c+51738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_mask_6", false,-1);
        vcdp->declBit(c+51739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_mask_7", false,-1);
        vcdp->declBit(c+51740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_mask_8", false,-1);
        vcdp->declBit(c+51741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_mask_9", false,-1);
        vcdp->declBit(c+51742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_mask_10", false,-1);
        vcdp->declBit(c+51743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_mask_11", false,-1);
        vcdp->declBit(c+51744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_mask_12", false,-1);
        vcdp->declBit(c+51745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_mask_13", false,-1);
        vcdp->declBit(c+51746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_mask_14", false,-1);
        vcdp->declBit(c+51747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_mask_15", false,-1);
        vcdp->declBit(c+51748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_is_acc", false,-1);
        vcdp->declBit(c+51749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_accumulate", false,-1);
        vcdp->declBus(c+51750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_pixel_repeats", false,-1, 15,0);
        vcdp->declBus(c+51751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_len", false,-1, 15,0);
        vcdp->declBus(c+51752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+51753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm out_regs_2_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+51754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_0_0", false,-1);
        vcdp->declBit(c+51755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_0_1", false,-1);
        vcdp->declBit(c+51756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_0_2", false,-1);
        vcdp->declBit(c+51757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_0_3", false,-1);
        vcdp->declBit(c+51758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_0_4", false,-1);
        vcdp->declBit(c+51759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_0_5", false,-1);
        vcdp->declBit(c+51760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_0_6", false,-1);
        vcdp->declBit(c+51761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_0_7", false,-1);
        vcdp->declBit(c+51762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_0_8", false,-1);
        vcdp->declBit(c+51763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_0_9", false,-1);
        vcdp->declBit(c+51764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_0_10", false,-1);
        vcdp->declBit(c+51765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_0_11", false,-1);
        vcdp->declBit(c+51766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_0_12", false,-1);
        vcdp->declBit(c+51767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_0_13", false,-1);
        vcdp->declBit(c+51768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_0_14", false,-1);
        vcdp->declBit(c+51769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_0_15", false,-1);
        vcdp->declBit(c+51770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_1_0", false,-1);
        vcdp->declBit(c+51771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_1_1", false,-1);
        vcdp->declBit(c+51772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_1_2", false,-1);
        vcdp->declBit(c+51773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_1_3", false,-1);
        vcdp->declBit(c+51774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_1_4", false,-1);
        vcdp->declBit(c+51775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_1_5", false,-1);
        vcdp->declBit(c+51776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_1_6", false,-1);
        vcdp->declBit(c+51777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_1_7", false,-1);
        vcdp->declBit(c+51778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_1_8", false,-1);
        vcdp->declBit(c+51779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_1_9", false,-1);
        vcdp->declBit(c+51780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_1_10", false,-1);
        vcdp->declBit(c+51781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_1_11", false,-1);
        vcdp->declBit(c+51782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_1_12", false,-1);
        vcdp->declBit(c+51783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_1_13", false,-1);
        vcdp->declBit(c+51784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_1_14", false,-1);
        vcdp->declBit(c+51785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_1_15", false,-1);
        vcdp->declBit(c+51786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_2_0", false,-1);
        vcdp->declBit(c+51787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_2_1", false,-1);
        vcdp->declBit(c+51788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_2_2", false,-1);
        vcdp->declBit(c+51789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_2_3", false,-1);
        vcdp->declBit(c+51790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_2_4", false,-1);
        vcdp->declBit(c+51791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_2_5", false,-1);
        vcdp->declBit(c+51792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_2_6", false,-1);
        vcdp->declBit(c+51793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_2_7", false,-1);
        vcdp->declBit(c+51794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_2_8", false,-1);
        vcdp->declBit(c+51795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_2_9", false,-1);
    }
}

void VTestHarness::traceInitThis__483(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+51796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_2_10", false,-1);
        vcdp->declBit(c+51797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_2_11", false,-1);
        vcdp->declBit(c+51798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_2_12", false,-1);
        vcdp->declBit(c+51799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_2_13", false,-1);
        vcdp->declBit(c+51800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_2_14", false,-1);
        vcdp->declBit(c+51801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm fired_masks_2_15", false,-1);
        vcdp->declBit(c+51802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_0_0", false,-1);
        vcdp->declBit(c+51803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_0_1", false,-1);
        vcdp->declBit(c+51804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_0_2", false,-1);
        vcdp->declBit(c+51805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_0_3", false,-1);
        vcdp->declBit(c+51806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_0_4", false,-1);
        vcdp->declBit(c+51807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_0_5", false,-1);
        vcdp->declBit(c+51808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_0_6", false,-1);
        vcdp->declBit(c+51809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_0_7", false,-1);
        vcdp->declBit(c+51810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_0_8", false,-1);
        vcdp->declBit(c+51811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_0_9", false,-1);
        vcdp->declBit(c+51812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_0_10", false,-1);
        vcdp->declBit(c+51813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_0_11", false,-1);
        vcdp->declBit(c+51814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_0_12", false,-1);
        vcdp->declBit(c+51815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_0_13", false,-1);
        vcdp->declBit(c+51816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_0_14", false,-1);
        vcdp->declBit(c+51817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_0_15", false,-1);
        vcdp->declBit(c+51818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_1_0", false,-1);
        vcdp->declBit(c+51819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_1_1", false,-1);
        vcdp->declBit(c+51820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_1_2", false,-1);
        vcdp->declBit(c+51821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_1_3", false,-1);
        vcdp->declBit(c+51822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_1_4", false,-1);
        vcdp->declBit(c+51823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_1_5", false,-1);
        vcdp->declBit(c+51824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_1_6", false,-1);
        vcdp->declBit(c+51825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_1_7", false,-1);
        vcdp->declBit(c+51826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_1_8", false,-1);
        vcdp->declBit(c+51827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_1_9", false,-1);
        vcdp->declBit(c+51828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_1_10", false,-1);
        vcdp->declBit(c+51829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_1_11", false,-1);
        vcdp->declBit(c+51830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_1_12", false,-1);
        vcdp->declBit(c+51831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_1_13", false,-1);
        vcdp->declBit(c+51832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_1_14", false,-1);
        vcdp->declBit(c+51833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_1_15", false,-1);
        vcdp->declBit(c+51834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_2_0", false,-1);
        vcdp->declBit(c+51835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_2_1", false,-1);
        vcdp->declBit(c+51836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_2_2", false,-1);
        vcdp->declBit(c+51837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_2_3", false,-1);
        vcdp->declBit(c+51838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_2_4", false,-1);
        vcdp->declBit(c+51839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_2_5", false,-1);
        vcdp->declBit(c+51840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_2_6", false,-1);
        vcdp->declBit(c+51841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_2_7", false,-1);
        vcdp->declBit(c+51842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_2_8", false,-1);
        vcdp->declBit(c+51843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_2_9", false,-1);
        vcdp->declBit(c+51844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_2_10", false,-1);
        vcdp->declBit(c+51845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_2_11", false,-1);
        vcdp->declBit(c+51846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_2_12", false,-1);
        vcdp->declBit(c+51847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_2_13", false,-1);
        vcdp->declBit(c+51848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_2_14", false,-1);
        vcdp->declBit(c+51849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm completed_masks_2_15", false,-1);
        vcdp->declBus(c+51850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm head_oh", false,-1, 2,0);
        vcdp->declBit(c+51851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_0_valid", false,-1);
        vcdp->declBit(c+14300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_0_ready", false,-1);
        vcdp->declBit(c+51852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_1_valid", false,-1);
        vcdp->declBit(c+14330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_1_ready", false,-1);
        vcdp->declBit(c+51853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_2_valid", false,-1);
        vcdp->declBit(c+14360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_2_ready", false,-1);
        vcdp->declBit(c+51854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_3_valid", false,-1);
        vcdp->declBit(c+14390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_3_ready", false,-1);
        vcdp->declBit(c+51855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_4_valid", false,-1);
        vcdp->declBit(c+14302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_4_ready", false,-1);
        vcdp->declBit(c+51856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_5_valid", false,-1);
        vcdp->declBit(c+14332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_5_ready", false,-1);
        vcdp->declBit(c+51857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_6_valid", false,-1);
        vcdp->declBit(c+14362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_6_ready", false,-1);
        vcdp->declBit(c+51858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_7_valid", false,-1);
        vcdp->declBit(c+14392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_7_ready", false,-1);
        vcdp->declBit(c+51859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_8_valid", false,-1);
        vcdp->declBit(c+14304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_8_ready", false,-1);
        vcdp->declBit(c+51860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_9_valid", false,-1);
        vcdp->declBit(c+14334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_9_ready", false,-1);
        vcdp->declBit(c+51861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_10_valid", false,-1);
        vcdp->declBit(c+14364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_10_ready", false,-1);
        vcdp->declBit(c+51862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_11_valid", false,-1);
        vcdp->declBit(c+14394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_11_ready", false,-1);
        vcdp->declBit(c+51863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_12_valid", false,-1);
        vcdp->declBit(c+14306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_12_ready", false,-1);
        vcdp->declBit(c+51864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_13_valid", false,-1);
        vcdp->declBit(c+14336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_13_ready", false,-1);
        vcdp->declBit(c+51865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_14_valid", false,-1);
        vcdp->declBit(c+14366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_14_ready", false,-1);
        vcdp->declBit(c+51866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_15_valid", false,-1);
        vcdp->declBit(c+14396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_15_ready", false,-1);
        vcdp->declBit(c+51867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_16_valid", false,-1);
        vcdp->declBit(c+14308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_16_ready", false,-1);
        vcdp->declBit(c+51868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_17_valid", false,-1);
        vcdp->declBit(c+14338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_17_ready", false,-1);
        vcdp->declBit(c+51869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_18_valid", false,-1);
        vcdp->declBit(c+14368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_18_ready", false,-1);
        vcdp->declBit(c+51870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_19_valid", false,-1);
        vcdp->declBit(c+14398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_19_ready", false,-1);
        vcdp->declBit(c+51871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_20_valid", false,-1);
        vcdp->declBit(c+14310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_20_ready", false,-1);
        vcdp->declBit(c+51872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_21_valid", false,-1);
        vcdp->declBit(c+14340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_21_ready", false,-1);
        vcdp->declBit(c+51873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_22_valid", false,-1);
        vcdp->declBit(c+14370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_22_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__484(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+51874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_23_valid", false,-1);
        vcdp->declBit(c+14400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_23_ready", false,-1);
        vcdp->declBit(c+51875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_24_valid", false,-1);
        vcdp->declBit(c+14312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_24_ready", false,-1);
        vcdp->declBit(c+51876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_25_valid", false,-1);
        vcdp->declBit(c+14342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_25_ready", false,-1);
        vcdp->declBit(c+51877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_26_valid", false,-1);
        vcdp->declBit(c+14372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_26_ready", false,-1);
        vcdp->declBit(c+51878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_27_valid", false,-1);
        vcdp->declBit(c+14402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_27_ready", false,-1);
        vcdp->declBit(c+51879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_28_valid", false,-1);
        vcdp->declBit(c+14314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_28_ready", false,-1);
        vcdp->declBit(c+51880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_29_valid", false,-1);
        vcdp->declBit(c+14344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_29_ready", false,-1);
        vcdp->declBit(c+51881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_30_valid", false,-1);
        vcdp->declBit(c+14374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_30_ready", false,-1);
        vcdp->declBit(c+51882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_31_valid", false,-1);
        vcdp->declBit(c+14404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_31_ready", false,-1);
        vcdp->declBit(c+51883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_32_valid", false,-1);
        vcdp->declBit(c+14316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_32_ready", false,-1);
        vcdp->declBit(c+51884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_33_valid", false,-1);
        vcdp->declBit(c+14346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_33_ready", false,-1);
        vcdp->declBit(c+51885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_34_valid", false,-1);
        vcdp->declBit(c+14376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_34_ready", false,-1);
        vcdp->declBit(c+51886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_35_valid", false,-1);
        vcdp->declBit(c+14406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_35_ready", false,-1);
        vcdp->declBit(c+51887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_36_valid", false,-1);
        vcdp->declBit(c+14318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_36_ready", false,-1);
        vcdp->declBit(c+51888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_37_valid", false,-1);
        vcdp->declBit(c+14348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_37_ready", false,-1);
        vcdp->declBit(c+51889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_38_valid", false,-1);
        vcdp->declBit(c+14378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_38_ready", false,-1);
        vcdp->declBit(c+51890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_39_valid", false,-1);
        vcdp->declBit(c+14408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_39_ready", false,-1);
        vcdp->declBit(c+51891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_40_valid", false,-1);
        vcdp->declBit(c+14320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_40_ready", false,-1);
        vcdp->declBit(c+51892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_41_valid", false,-1);
        vcdp->declBit(c+14350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_41_ready", false,-1);
        vcdp->declBit(c+51893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_42_valid", false,-1);
        vcdp->declBit(c+14380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_42_ready", false,-1);
        vcdp->declBit(c+51894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_43_valid", false,-1);
        vcdp->declBit(c+14410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_43_ready", false,-1);
        vcdp->declBit(c+51895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_44_valid", false,-1);
        vcdp->declBit(c+14322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_44_ready", false,-1);
        vcdp->declBit(c+51896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_45_valid", false,-1);
        vcdp->declBit(c+14352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_45_ready", false,-1);
        vcdp->declBit(c+51897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_46_valid", false,-1);
        vcdp->declBit(c+14382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_46_ready", false,-1);
        vcdp->declBit(c+51898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_47_valid", false,-1);
        vcdp->declBit(c+14412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm inputs_47_ready", false,-1);
        vcdp->declBit(c+51512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_valid", false,-1);
        vcdp->declBus(c+51513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+51515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_bits_index", false,-1, 3,0);
        vcdp->declBit(c+51533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_1_valid", false,-1);
        vcdp->declBus(c+51534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_1_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_1_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+51536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_1_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_1_bits_index", false,-1, 3,0);
        vcdp->declBit(c+51554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_2_valid", false,-1);
        vcdp->declBus(c+51555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_2_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_2_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+51557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_2_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_2_bits_index", false,-1, 3,0);
        vcdp->declBit(c+51575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_3_valid", false,-1);
        vcdp->declBus(c+51576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_3_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_3_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+51578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_3_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arbOut_3_bits_index", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb clock", false,-1);
        vcdp->declBit(c+14300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_0_ready", false,-1);
        vcdp->declBit(c+14301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_0_valid", false,-1);
        vcdp->declBus(c+51497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_0_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_0_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+69915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_0_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_1_ready", false,-1);
        vcdp->declBit(c+14303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_1_valid", false,-1);
        vcdp->declBus(c+51499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_1_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_1_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_1_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_2_ready", false,-1);
        vcdp->declBit(c+14305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_2_valid", false,-1);
        vcdp->declBus(c+51500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_2_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_2_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_2_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_3_ready", false,-1);
        vcdp->declBit(c+14307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_3_valid", false,-1);
        vcdp->declBus(c+51501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_3_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_3_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_3_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_4_ready", false,-1);
        vcdp->declBit(c+14309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_4_valid", false,-1);
        vcdp->declBus(c+51502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_4_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_4_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+69915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_4_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_5_ready", false,-1);
        vcdp->declBit(c+14311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_5_valid", false,-1);
        vcdp->declBus(c+51504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_5_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_5_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_5_bits_index", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__485(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+14312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_6_ready", false,-1);
        vcdp->declBit(c+14313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_6_valid", false,-1);
        vcdp->declBus(c+51505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_6_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_6_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_6_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_7_ready", false,-1);
        vcdp->declBit(c+14315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_7_valid", false,-1);
        vcdp->declBus(c+51506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_7_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_7_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_7_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_8_ready", false,-1);
        vcdp->declBit(c+14317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_8_valid", false,-1);
        vcdp->declBus(c+51507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_8_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_8_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+69915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_8_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_9_ready", false,-1);
        vcdp->declBit(c+14319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_9_valid", false,-1);
        vcdp->declBus(c+51509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_9_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_9_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_9_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_10_ready", false,-1);
        vcdp->declBit(c+14321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_10_valid", false,-1);
        vcdp->declBus(c+51510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_10_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_10_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_10_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_11_ready", false,-1);
        vcdp->declBit(c+14323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_11_valid", false,-1);
        vcdp->declBus(c+51511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_11_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_11_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_in_11_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_out_valid", false,-1);
        vcdp->declBus(c+14325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_out_bits_data", false,-1, 7,0);
        vcdp->declBus(c+14326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_out_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+14327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_out_bits_id", false,-1, 1,0);
        vcdp->declBus(c+14328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_out_bits_index", false,-1, 3,0);
        vcdp->declBus(c+14329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb io_chosen", false,-1, 3,0);
        vcdp->declBus(c+51899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb lastGrant", false,-1, 3,0);
        vcdp->declBit(c+51900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb grantMask_1", false,-1);
        vcdp->declBit(c+51901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb grantMask_2", false,-1);
        vcdp->declBit(c+51902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb grantMask_3", false,-1);
        vcdp->declBit(c+51903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb grantMask_4", false,-1);
        vcdp->declBit(c+51904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb grantMask_5", false,-1);
        vcdp->declBit(c+51905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb grantMask_6", false,-1);
        vcdp->declBit(c+51906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb grantMask_7", false,-1);
        vcdp->declBit(c+51907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb grantMask_8", false,-1);
        vcdp->declBit(c+51908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb grantMask_9", false,-1);
        vcdp->declBit(c+51909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb grantMask_10", false,-1);
        vcdp->declBit(c+51910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb grantMask_11", false,-1);
        vcdp->declBit(c+14421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb validMask_1", false,-1);
        vcdp->declBit(c+14422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb validMask_2", false,-1);
        vcdp->declBit(c+14423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb validMask_3", false,-1);
        vcdp->declBit(c+14424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb validMask_4", false,-1);
        vcdp->declBit(c+14425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb validMask_5", false,-1);
        vcdp->declBit(c+14426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb validMask_6", false,-1);
        vcdp->declBit(c+14427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb validMask_7", false,-1);
        vcdp->declBit(c+14428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb validMask_8", false,-1);
        vcdp->declBit(c+14429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb validMask_9", false,-1);
        vcdp->declBit(c+14430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb validMask_10", false,-1);
        vcdp->declBit(c+14431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb validMask_11", false,-1);
        vcdp->declBit(c+14432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_2", false,-1);
        vcdp->declBit(c+14433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_3", false,-1);
        vcdp->declBit(c+14434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_4", false,-1);
        vcdp->declBit(c+14435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_5", false,-1);
        vcdp->declBit(c+14436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_6", false,-1);
        vcdp->declBit(c+14437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_7", false,-1);
        vcdp->declBit(c+14438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_8", false,-1);
        vcdp->declBit(c+14439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_9", false,-1);
        vcdp->declBit(c+14440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_10", false,-1);
        vcdp->declBit(c+14441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_11", false,-1);
        vcdp->declBit(c+14442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_13", false,-1);
        vcdp->declBit(c+14443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_14", false,-1);
        vcdp->declBit(c+14444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_15", false,-1);
        vcdp->declBit(c+14445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_16", false,-1);
        vcdp->declBit(c+14446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_17", false,-1);
        vcdp->declBit(c+14447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_18", false,-1);
        vcdp->declBit(c+14448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_19", false,-1);
        vcdp->declBit(c+14449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_20", false,-1);
        vcdp->declBit(c+14450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_21", false,-1);
        vcdp->declBit(c+14451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_22", false,-1);
        vcdp->declBit(c+14452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb ctrl_23", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe reset", false,-1);
        vcdp->declBit(c+51512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_in_valid", false,-1);
        vcdp->declBus(c+51513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_in_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_in_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+51515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_in_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_in_bits_index", false,-1, 3,0);
        vcdp->declBit(c+51517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_valid", false,-1);
        vcdp->declBus(c+51518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_bits_index", false,-1, 3,0);
        vcdp->declBus(c+51513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn_io_in", false,-1, 7,0);
        vcdp->declQuad(c+14453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn_io_out", false,-1, 32,0);
        vcdp->declQuad(c+14453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder_io_a", false,-1, 32,0);
        vcdp->declQuad(c+14455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder_io_b", false,-1, 32,0);
        vcdp->declQuad(c+14457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder_io_out", false,-1, 32,0);
        vcdp->declQuad(c+14457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in_io_in", false,-1, 32,0);
        vcdp->declBus(c+14459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in_io_out", false,-1, 7,0);
        vcdp->declBus(c+14460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in_io_intExceptionFlags", false,-1, 2,0);
        vcdp->declBit(c+51911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_f_rec_rawIn_sign", false,-1);
        vcdp->declBus(c+51912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_f_rec_rawIn_expIn", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__486(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+51913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_f_rec_rawIn_fractIn", false,-1, 22,0);
        vcdp->declBit(c+51914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_f_rec_rawIn_isZeroExpIn", false,-1);
        vcdp->declBit(c+51915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_f_rec_rawIn_isZeroFractIn", false,-1);
        vcdp->declBus(c+14461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_f_rec_rawIn_normDist", false,-1, 4,0);
        vcdp->declBus(c+14462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_f_rec_rawIn_subnormFract", false,-1, 22,0);
        vcdp->declBus(c+14463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_f_rec_rawIn_adjustedExp", false,-1, 8,0);
        vcdp->declBit(c+14464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_f_rec_rawIn_isZero", false,-1);
        vcdp->declBit(c+14465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_f_rec_rawIn_isSpecial", false,-1);
        vcdp->declBit(c+14466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_f_rec_rawIn__isNaN", false,-1);
        vcdp->declBus(c+14467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_f_rec_rawIn__sExp", false,-1, 9,0);
        vcdp->declBus(c+14468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_f_rec_rawIn__sig", false,-1, 24,0);
        vcdp->declBus(c+14469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_f_rec_lo", false,-1, 28,0);
        vcdp->declBus(c+14470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_f_rec_hi", false,-1, 3,0);
        vcdp->declBit(c+14471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_overflow", false,-1);
        vcdp->declBit(c+14472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_sign_out_sign", false,-1);
        vcdp->declBit(c+51916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_v", false,-1);
        vcdp->declBus(c+51917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_b_data", false,-1, 7,0);
        vcdp->declBus(c+51918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_b_id", false,-1, 1,0);
        vcdp->declBus(c+51919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_b_index", false,-1, 3,0);
        vcdp->declBit(c+51920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_outPipe_valid", false,-1);
        vcdp->declBus(c+51921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_outPipe_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_outPipe_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_outPipe_bits_index", false,-1, 3,0);
        vcdp->declBit(c+51924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_outPipe_valid_1", false,-1);
        vcdp->declBus(c+51925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_outPipe_bits_1_data", false,-1, 7,0);
        vcdp->declBus(c+51926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_outPipe_bits_1_id", false,-1, 1,0);
        vcdp->declBus(c+51927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_outPipe_bits_1_index", false,-1, 3,0);
        vcdp->declBit(c+51517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_outPipe_valid_2", false,-1);
        vcdp->declBus(c+51518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_outPipe_bits_2_data", false,-1, 7,0);
        vcdp->declBus(c+51519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_outPipe_bits_2_id", false,-1, 1,0);
        vcdp->declBus(c+51520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe io_out_outPipe_bits_2_index", false,-1, 3,0);
        vcdp->declBus(c+51513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn io_in", false,-1, 7,0);
        vcdp->declQuad(c+14453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn io_out", false,-1, 32,0);
        vcdp->declBit(c+14473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+51928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+14474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_in_sExp", false,-1, 5,0);
        vcdp->declBus(c+14475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_in_sig", false,-1, 8,0);
        vcdp->declQuad(c+14453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBit(c+51928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn intAsRawFloat_sign", false,-1);
        vcdp->declBus(c+14476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn intAsRawFloat_absIn", false,-1, 7,0);
        vcdp->declBus(c+14476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn intAsRawFloat_extAbsIn", false,-1, 7,0);
        vcdp->declBus(c+14477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn intAsRawFloat_adjustedNormDist", false,-1, 2,0);
        vcdp->declBus(c+14478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn intAsRawFloat_sig", false,-1, 7,0);
        vcdp->declBit(c+14473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+51928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+14474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_in_sExp", false,-1, 5,0);
        vcdp->declBus(c+14475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_in_sig", false,-1, 8,0);
        vcdp->declQuad(c+14453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+14479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN sAdjustedExp", false,-1, 9,0);
        vcdp->declBus(c+14480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN adjustedSig", false,-1, 26,0);
        vcdp->declBus(c+14481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+14482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBus(c+14483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN expOut", false,-1, 8,0);
        vcdp->declBus(c+14484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
        vcdp->declBus(c+14485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declQuad(c+14453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder io_a", false,-1, 32,0);
        vcdp->declQuad(c+14455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder io_b", false,-1, 32,0);
        vcdp->declQuad(c+14457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder io_out", false,-1, 32,0);
        vcdp->declQuad(c+14453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul_io_a", false,-1, 32,0);
        vcdp->declQuad(c+14455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul_io_b", false,-1, 32,0);
        vcdp->declBus(c+14486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul_io_mulAddA", false,-1, 23,0);
        vcdp->declBus(c+14487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul_io_mulAddB", false,-1, 23,0);
        vcdp->declQuad(c+14488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul_io_mulAddC", false,-1, 47,0);
        vcdp->declBit(c+14490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+14491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+14492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+14493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isZeroA", false,-1);
        vcdp->declBit(c+14494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+14495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+14496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_signProd", false,-1);
        vcdp->declBus(c+14497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+14498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_doSubMags", false,-1);
        vcdp->declBus(c+14499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+14500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+14501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBit(c+14490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+14491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+14492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+14493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+14494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+14495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+14496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+14497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+14498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+14499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+14500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+14501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+14502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_mulAddResult", false,-1, 48,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+14504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_invalidExc", false,-1);
        vcdp->declBit(c+14491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+14505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_isInf", false,-1);
        vcdp->declBit(c+14506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_isZero", false,-1);
        vcdp->declBit(c+14507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_sign", false,-1);
        vcdp->declBus(c+14508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+14509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+14504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN_io_invalidExc", false,-1);
    }
}

void VTestHarness::traceInitThis__487(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+14491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+14505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+14506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+14507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+14508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+14509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+14457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+14510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declQuad(c+14453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul io_a", false,-1, 32,0);
        vcdp->declQuad(c+14455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul io_b", false,-1, 32,0);
        vcdp->declBus(c+14486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul io_mulAddA", false,-1, 23,0);
        vcdp->declBus(c+14487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul io_mulAddB", false,-1, 23,0);
        vcdp->declQuad(c+14488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul io_mulAddC", false,-1, 47,0);
        vcdp->declBit(c+14490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+14491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+14492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+14493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isZeroA", false,-1);
        vcdp->declBit(c+14494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+14495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+14496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_signProd", false,-1);
        vcdp->declBus(c+14497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+14498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_doSubMags", false,-1);
        vcdp->declBus(c+14499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+14500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+14501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBus(c+14511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul rawA_exp", false,-1, 8,0);
        vcdp->declBit(c+14493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul rawA_isZero", false,-1);
        vcdp->declBit(c+14512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul rawA_isSpecial", false,-1);
        vcdp->declBit(c+14513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul rawA__isNaN", false,-1);
        vcdp->declBit(c+14514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul rawA__sign", false,-1);
        vcdp->declBus(c+14515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul rawA__sExp", false,-1, 9,0);
        vcdp->declBus(c+14516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul rawA__sig", false,-1, 24,0);
        vcdp->declBus(c+14517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul rawB_exp", false,-1, 8,0);
        vcdp->declBit(c+14495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul rawB_isZero", false,-1);
        vcdp->declBit(c+14518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul rawB_isSpecial", false,-1);
        vcdp->declBit(c+14519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul rawB__isNaN", false,-1);
        vcdp->declBit(c+14520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul rawB__sign", false,-1);
        vcdp->declBus(c+14521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul rawB__sExp", false,-1, 9,0);
        vcdp->declBus(c+14522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul rawB__sig", false,-1, 24,0);
        vcdp->declBus(c+70330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul rawC__sExp", false,-1, 9,0);
        vcdp->declBit(c+14523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul signProd", false,-1);
        vcdp->declBus(c+14524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul sExpAlignedProd", false,-1, 10,0);
        vcdp->declBus(c+14524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul sNatCAlignDist", false,-1, 10,0);
        vcdp->declBus(c+14525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul posNatCAlignDist", false,-1, 9,0);
        vcdp->declBit(c+14526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul isMinCAlign", false,-1);
        vcdp->declBus(c+14527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul CAlignDist", false,-1, 6,0);
        vcdp->declArray(c+14528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul mainAlignedSigC", false,-1, 77,0);
        vcdp->declArray(c+14531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul alignedSigC_hi", false,-1, 74,0);
        vcdp->declArray(c+14534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_preMul alignedSigC", false,-1, 75,0);
        vcdp->declBit(c+14490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+14491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+14492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+14493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+14494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+14495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+14496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+14497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+14498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+14499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+14500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+14501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+14502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_mulAddResult", false,-1, 48,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+14504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_invalidExc", false,-1);
        vcdp->declBit(c+14491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+14505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_isInf", false,-1);
        vcdp->declBit(c+14506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_isZero", false,-1);
        vcdp->declBit(c+14507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_sign", false,-1);
        vcdp->declBus(c+14508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+14509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul roundingMode_min", false,-1);
        vcdp->declBit(c+14537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_sign", false,-1);
        vcdp->declArray(c+14538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul sigSum", false,-1, 74,0);
        vcdp->declBus(c+14541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_sExp", false,-1, 9,0);
        vcdp->declQuad(c+14542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_absSigSum", false,-1, 49,0);
        vcdp->declBit(c+14544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_absSigSumExtra", false,-1);
        vcdp->declBus(c+14545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_mainSig", false,-1, 28,0);
        vcdp->declBit(c+14546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+14547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+14548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+14549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+14550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+14551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+14552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBus(c+14553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_shift", false,-1, 8,0);
        vcdp->declBit(c+14554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra", false,-1);
        vcdp->declBus(c+14555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_sig", false,-1, 26,0);
        vcdp->declBit(c+14556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_signSigSum", false,-1);
        vcdp->declQuad(c+14557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_absSigSum", false,-1, 50,0);
        vcdp->declBit(c+14559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_0", false,-1);
        vcdp->declBit(c+14560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_1", false,-1);
        vcdp->declBit(c+14561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_2", false,-1);
        vcdp->declBit(c+14562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_3", false,-1);
        vcdp->declBit(c+14563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_4", false,-1);
        vcdp->declBit(c+14564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_5", false,-1);
        vcdp->declBit(c+14565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_6", false,-1);
    }
}

void VTestHarness::traceInitThis__488(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+14566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_7", false,-1);
        vcdp->declBit(c+14567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_8", false,-1);
        vcdp->declBit(c+14568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_9", false,-1);
        vcdp->declBit(c+14569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_10", false,-1);
        vcdp->declBit(c+14570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_11", false,-1);
        vcdp->declBit(c+14571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_12", false,-1);
        vcdp->declBit(c+14572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_13", false,-1);
        vcdp->declBit(c+14573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_14", false,-1);
        vcdp->declBit(c+14574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_15", false,-1);
        vcdp->declBit(c+14575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_16", false,-1);
        vcdp->declBit(c+14576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_17", false,-1);
        vcdp->declBit(c+14577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_18", false,-1);
        vcdp->declBit(c+14578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_19", false,-1);
        vcdp->declBit(c+14579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_20", false,-1);
        vcdp->declBit(c+14580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_21", false,-1);
        vcdp->declBit(c+14581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_22", false,-1);
        vcdp->declBit(c+14582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_23", false,-1);
        vcdp->declBit(c+14583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_24", false,-1);
        vcdp->declBit(c+14584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_25", false,-1);
        vcdp->declBus(c+14585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo_lo", false,-1, 5,0);
        vcdp->declBus(c+14586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo", false,-1, 12,0);
        vcdp->declBus(c+14587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_hi_lo", false,-1, 5,0);
        vcdp->declBus(c+14588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum", false,-1, 25,0);
        vcdp->declBus(c+14589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_normDistReduced2", false,-1, 4,0);
        vcdp->declBus(c+14590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_nearNormDist", false,-1, 5,0);
        vcdp->declBus(c+14591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_sExp", false,-1, 9,0);
        vcdp->declBus(c+14592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_mainSig", false,-1, 28,0);
        vcdp->declBit(c+14593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+14594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+14595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+14596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+14597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+14598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+14599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBus(c+14600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_shift", false,-1, 16,0);
        vcdp->declBit(c+14601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra", false,-1);
        vcdp->declBus(c+14509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_sig", false,-1, 26,0);
        vcdp->declBit(c+14602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_completeCancellation", false,-1);
        vcdp->declBit(c+14603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_sign", false,-1);
        vcdp->declBit(c+14505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notNaN_isInfProd", false,-1);
        vcdp->declBit(c+14505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notNaN_isInfOut", false,-1);
        vcdp->declBit(c+14604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder mulAddRecFNToRaw_postMul notNaN_addZeros", false,-1);
        vcdp->declBit(c+14504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+14491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+14505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+14506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+14507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+14508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+14509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+14457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+14510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+14504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_infiniteExc", false,-1);
        vcdp->declBit(c+14491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+14505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+14506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+14507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+14508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+14509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+14457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+14510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+14504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_infiniteExc", false,-1);
        vcdp->declBit(c+14491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+14505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+14506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+14507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+14508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+14509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+14457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+14510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_even", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_min", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_max", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_odd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMagUp", false,-1);
        vcdp->declBit(c+14605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN doShiftSigDown1", false,-1);
        vcdp->declBit(c+14606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb", false,-1);
        vcdp->declBus(c+14607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs", false,-1, 7,0);
        vcdp->declBit(c+14608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_1", false,-1);
        vcdp->declBus(c+14609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_1", false,-1, 6,0);
        vcdp->declBit(c+14610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_2", false,-1);
        vcdp->declBus(c+14611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_2", false,-1, 5,0);
        vcdp->declArray(c+14612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_shift", false,-1, 64,0);
        vcdp->declBus(c+14615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask", false,-1, 26,0);
        vcdp->declBus(c+14616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN shiftedRoundMask", false,-1, 26,0);
        vcdp->declBus(c+14617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundPosMask", false,-1, 26,0);
        vcdp->declBit(c+14618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundPosBit", false,-1);
        vcdp->declBit(c+14619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN anyRoundExtra", false,-1);
        vcdp->declBit(c+14620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN anyRound", false,-1);
        vcdp->declBit(c+14618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundIncr", false,-1);
        vcdp->declBus(c+14621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundedSig", false,-1, 25,0);
        vcdp->declBus(c+14622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN sRoundedExp", false,-1, 10,0);
        vcdp->declBus(c+14623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+14624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBit(c+14625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_overflow", false,-1);
        vcdp->declBit(c+14626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_totalUnderflow", false,-1);
    }
}

void VTestHarness::traceInitThis__489(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+14627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundPosBit", false,-1);
        vcdp->declBit(c+14628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_anyRound", false,-1);
        vcdp->declBit(c+14627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundIncr", false,-1);
        vcdp->declBit(c+14629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundCarry", false,-1);
        vcdp->declBit(c+14630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_underflow", false,-1);
        vcdp->declBit(c+14631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_inexact", false,-1);
        vcdp->declBit(c+14632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN isNaNOut", false,-1);
        vcdp->declBit(c+14505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isSpecialInfOut", false,-1);
        vcdp->declBit(c+14633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN commonCase", false,-1);
        vcdp->declBit(c+14634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN overflow", false,-1);
        vcdp->declBit(c+14635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN underflow", false,-1);
        vcdp->declBit(c+14636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN inexact", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN overflow_roundMagUp", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN pegMinNonzeroMagOut", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN pegMaxFiniteMagOut", false,-1);
        vcdp->declBit(c+14637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isInfOut", false,-1);
        vcdp->declBit(c+14638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN signOut", false,-1);
        vcdp->declBus(c+14639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN expOut", false,-1, 8,0);
        vcdp->declBus(c+14640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
        vcdp->declBus(c+14641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declBus(c+14642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_lo", false,-1, 1,0);
        vcdp->declBus(c+14643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_hi", false,-1, 2,0);
        vcdp->declQuad(c+14457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in io_in", false,-1, 32,0);
        vcdp->declBus(c+14459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in io_out", false,-1, 7,0);
        vcdp->declBus(c+14460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in io_intExceptionFlags", false,-1, 2,0);
        vcdp->declBus(c+14644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in rawIn_exp", false,-1, 8,0);
        vcdp->declBit(c+14645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in rawIn_isZero", false,-1);
        vcdp->declBit(c+14646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in rawIn_isSpecial", false,-1);
        vcdp->declBit(c+14647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in rawIn__isNaN", false,-1);
        vcdp->declBit(c+14648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in rawIn__isInf", false,-1);
        vcdp->declBit(c+14472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in rawIn__sign", false,-1);
        vcdp->declBus(c+14649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in rawIn__sExp", false,-1, 9,0);
        vcdp->declBus(c+14650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in rawIn__sig", false,-1, 24,0);
        vcdp->declBit(c+14651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in magGeOne", false,-1);
        vcdp->declBus(c+14652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in posExp", false,-1, 7,0);
        vcdp->declBit(c+14653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in magJustBelowOne", false,-1);
        vcdp->declBus(c+14654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in shiftedSig", false,-1, 30,0);
        vcdp->declBus(c+14655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in alignedSig", false,-1, 9,0);
        vcdp->declBus(c+14656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in unroundedInt", false,-1, 7,0);
        vcdp->declBit(c+14657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in common_inexact", false,-1);
        vcdp->declBit(c+14658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in roundIncr_near_even", false,-1);
        vcdp->declBus(c+14659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in complUnroundedInt", false,-1, 7,0);
        vcdp->declBus(c+14660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in roundedInt", false,-1, 7,0);
        vcdp->declBit(c+14661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in magGeOne_atOverflowEdge", false,-1);
        vcdp->declBit(c+14662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in roundCarryBut2", false,-1);
        vcdp->declBit(c+14663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in common_overflow", false,-1);
        vcdp->declBit(c+14664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in invalidExc", false,-1);
        vcdp->declBit(c+14471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in overflow", false,-1);
        vcdp->declBit(c+14665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in inexact", false,-1);
        vcdp->declBit(c+14666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in excSign", false,-1);
        vcdp->declBus(c+14667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in excOut", false,-1, 7,0);
        vcdp->declBus(c+14668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe out_bits_data_rec_fn_to_in io_intExceptionFlags_hi", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 clock", false,-1);
        vcdp->declBit(c+14330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_0_ready", false,-1);
        vcdp->declBit(c+14331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_0_valid", false,-1);
        vcdp->declBus(c+51521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_0_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_0_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_0_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_1_ready", false,-1);
        vcdp->declBit(c+14333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_1_valid", false,-1);
        vcdp->declBus(c+51522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_1_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_1_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_1_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_2_ready", false,-1);
        vcdp->declBit(c+14335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_2_valid", false,-1);
        vcdp->declBus(c+51523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_2_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_2_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_2_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_3_ready", false,-1);
        vcdp->declBit(c+14337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_3_valid", false,-1);
        vcdp->declBus(c+51524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_3_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_3_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_3_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_4_ready", false,-1);
        vcdp->declBit(c+14339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_4_valid", false,-1);
        vcdp->declBus(c+51525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_4_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_4_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_4_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_5_ready", false,-1);
        vcdp->declBit(c+14341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_5_valid", false,-1);
        vcdp->declBus(c+51526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_5_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_5_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_5_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_6_ready", false,-1);
        vcdp->declBit(c+14343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_6_valid", false,-1);
        vcdp->declBus(c+51527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_6_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_6_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_6_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_7_ready", false,-1);
        vcdp->declBit(c+14345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_7_valid", false,-1);
        vcdp->declBus(c+51528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_7_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_7_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_7_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_8_ready", false,-1);
        vcdp->declBit(c+14347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_8_valid", false,-1);
        vcdp->declBus(c+51529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_8_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_8_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_8_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_9_ready", false,-1);
        vcdp->declBit(c+14349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_9_valid", false,-1);
        vcdp->declBus(c+51530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_9_bits_data", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__490(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_9_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_9_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_10_ready", false,-1);
        vcdp->declBit(c+14351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_10_valid", false,-1);
        vcdp->declBus(c+51531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_10_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_10_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_10_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_11_ready", false,-1);
        vcdp->declBit(c+14353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_11_valid", false,-1);
        vcdp->declBus(c+51532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_11_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_11_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_in_11_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_out_valid", false,-1);
        vcdp->declBus(c+14355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_out_bits_data", false,-1, 7,0);
        vcdp->declBus(c+14356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_out_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+14357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_out_bits_id", false,-1, 1,0);
        vcdp->declBus(c+14358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_out_bits_index", false,-1, 3,0);
        vcdp->declBus(c+14359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 io_chosen", false,-1, 3,0);
        vcdp->declBus(c+51929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 lastGrant", false,-1, 3,0);
        vcdp->declBit(c+51930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 grantMask_1", false,-1);
        vcdp->declBit(c+51931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 grantMask_2", false,-1);
        vcdp->declBit(c+51932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 grantMask_3", false,-1);
        vcdp->declBit(c+51933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 grantMask_4", false,-1);
        vcdp->declBit(c+51934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 grantMask_5", false,-1);
        vcdp->declBit(c+51935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 grantMask_6", false,-1);
        vcdp->declBit(c+51936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 grantMask_7", false,-1);
        vcdp->declBit(c+51937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 grantMask_8", false,-1);
        vcdp->declBit(c+51938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 grantMask_9", false,-1);
        vcdp->declBit(c+51939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 grantMask_10", false,-1);
        vcdp->declBit(c+51940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 grantMask_11", false,-1);
        vcdp->declBit(c+14669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 validMask_1", false,-1);
        vcdp->declBit(c+14670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 validMask_2", false,-1);
        vcdp->declBit(c+14671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 validMask_3", false,-1);
        vcdp->declBit(c+14672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 validMask_4", false,-1);
        vcdp->declBit(c+14673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 validMask_5", false,-1);
        vcdp->declBit(c+14674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 validMask_6", false,-1);
        vcdp->declBit(c+14675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 validMask_7", false,-1);
        vcdp->declBit(c+14676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 validMask_8", false,-1);
        vcdp->declBit(c+14677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 validMask_9", false,-1);
        vcdp->declBit(c+14678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 validMask_10", false,-1);
        vcdp->declBit(c+14679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 validMask_11", false,-1);
        vcdp->declBit(c+14680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_2", false,-1);
        vcdp->declBit(c+14681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_3", false,-1);
        vcdp->declBit(c+14682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_4", false,-1);
        vcdp->declBit(c+14683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_5", false,-1);
        vcdp->declBit(c+14684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_6", false,-1);
        vcdp->declBit(c+14685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_7", false,-1);
        vcdp->declBit(c+14686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_8", false,-1);
        vcdp->declBit(c+14687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_9", false,-1);
        vcdp->declBit(c+14688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_10", false,-1);
        vcdp->declBit(c+14689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_11", false,-1);
        vcdp->declBit(c+14690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_13", false,-1);
        vcdp->declBit(c+14691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_14", false,-1);
        vcdp->declBit(c+14692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_15", false,-1);
        vcdp->declBit(c+14693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_16", false,-1);
        vcdp->declBit(c+14694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_17", false,-1);
        vcdp->declBit(c+14695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_18", false,-1);
        vcdp->declBit(c+14696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_19", false,-1);
        vcdp->declBit(c+14697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_20", false,-1);
        vcdp->declBit(c+14698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_21", false,-1);
        vcdp->declBit(c+14699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_22", false,-1);
        vcdp->declBit(c+14700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_1 ctrl_23", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 reset", false,-1);
        vcdp->declBit(c+51533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_in_valid", false,-1);
        vcdp->declBus(c+51534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_in_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_in_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+51536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_in_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_in_bits_index", false,-1, 3,0);
        vcdp->declBit(c+51538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_valid", false,-1);
        vcdp->declBus(c+51539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_bits_index", false,-1, 3,0);
        vcdp->declBus(c+51534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn_io_in", false,-1, 7,0);
        vcdp->declQuad(c+14701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn_io_out", false,-1, 32,0);
        vcdp->declQuad(c+14701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder_io_a", false,-1, 32,0);
        vcdp->declQuad(c+14703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder_io_b", false,-1, 32,0);
        vcdp->declQuad(c+14705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder_io_out", false,-1, 32,0);
        vcdp->declQuad(c+14705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in_io_in", false,-1, 32,0);
        vcdp->declBus(c+14707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in_io_out", false,-1, 7,0);
        vcdp->declBus(c+14708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in_io_intExceptionFlags", false,-1, 2,0);
        vcdp->declBit(c+51941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_f_rec_rawIn_sign", false,-1);
        vcdp->declBus(c+51942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_f_rec_rawIn_expIn", false,-1, 7,0);
        vcdp->declBus(c+51943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_f_rec_rawIn_fractIn", false,-1, 22,0);
        vcdp->declBit(c+51944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_f_rec_rawIn_isZeroExpIn", false,-1);
        vcdp->declBit(c+51945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_f_rec_rawIn_isZeroFractIn", false,-1);
        vcdp->declBus(c+14709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_f_rec_rawIn_normDist", false,-1, 4,0);
        vcdp->declBus(c+14710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_f_rec_rawIn_subnormFract", false,-1, 22,0);
        vcdp->declBus(c+14711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_f_rec_rawIn_adjustedExp", false,-1, 8,0);
        vcdp->declBit(c+14712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_f_rec_rawIn_isZero", false,-1);
        vcdp->declBit(c+14713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_f_rec_rawIn_isSpecial", false,-1);
        vcdp->declBit(c+14714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_f_rec_rawIn__isNaN", false,-1);
        vcdp->declBus(c+14715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_f_rec_rawIn__sExp", false,-1, 9,0);
        vcdp->declBus(c+14716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_f_rec_rawIn__sig", false,-1, 24,0);
        vcdp->declBus(c+14717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_f_rec_lo", false,-1, 28,0);
        vcdp->declBus(c+14718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_f_rec_hi", false,-1, 3,0);
        vcdp->declBit(c+14719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_overflow", false,-1);
        vcdp->declBit(c+14720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_sign_out_sign", false,-1);
        vcdp->declBit(c+51946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_v", false,-1);
        vcdp->declBus(c+51947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_b_data", false,-1, 7,0);
        vcdp->declBus(c+51948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_b_id", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__491(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+51949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_b_index", false,-1, 3,0);
        vcdp->declBit(c+51950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_outPipe_valid", false,-1);
        vcdp->declBus(c+51951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_outPipe_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_outPipe_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_outPipe_bits_index", false,-1, 3,0);
        vcdp->declBit(c+51954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_outPipe_valid_1", false,-1);
        vcdp->declBus(c+51955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_outPipe_bits_1_data", false,-1, 7,0);
        vcdp->declBus(c+51956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_outPipe_bits_1_id", false,-1, 1,0);
        vcdp->declBus(c+51957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_outPipe_bits_1_index", false,-1, 3,0);
        vcdp->declBit(c+51538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_outPipe_valid_2", false,-1);
        vcdp->declBus(c+51539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_outPipe_bits_2_data", false,-1, 7,0);
        vcdp->declBus(c+51540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_outPipe_bits_2_id", false,-1, 1,0);
        vcdp->declBus(c+51541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 io_out_outPipe_bits_2_index", false,-1, 3,0);
        vcdp->declBus(c+51534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn io_in", false,-1, 7,0);
        vcdp->declQuad(c+14701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn io_out", false,-1, 32,0);
        vcdp->declBit(c+14721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+51958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+14722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_in_sExp", false,-1, 5,0);
        vcdp->declBus(c+14723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_in_sig", false,-1, 8,0);
        vcdp->declQuad(c+14701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBit(c+51958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn intAsRawFloat_sign", false,-1);
        vcdp->declBus(c+14724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn intAsRawFloat_absIn", false,-1, 7,0);
        vcdp->declBus(c+14724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn intAsRawFloat_extAbsIn", false,-1, 7,0);
        vcdp->declBus(c+14725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn intAsRawFloat_adjustedNormDist", false,-1, 2,0);
        vcdp->declBus(c+14726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn intAsRawFloat_sig", false,-1, 7,0);
        vcdp->declBit(c+14721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+51958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+14722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_in_sExp", false,-1, 5,0);
        vcdp->declBus(c+14723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_in_sig", false,-1, 8,0);
        vcdp->declQuad(c+14701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+14727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN sAdjustedExp", false,-1, 9,0);
        vcdp->declBus(c+14728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN adjustedSig", false,-1, 26,0);
        vcdp->declBus(c+14729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+14730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBus(c+14731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN expOut", false,-1, 8,0);
        vcdp->declBus(c+14732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
        vcdp->declBus(c+14733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declQuad(c+14701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder io_a", false,-1, 32,0);
        vcdp->declQuad(c+14703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder io_b", false,-1, 32,0);
        vcdp->declQuad(c+14705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder io_out", false,-1, 32,0);
        vcdp->declQuad(c+14701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_a", false,-1, 32,0);
        vcdp->declQuad(c+14703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_b", false,-1, 32,0);
        vcdp->declBus(c+14734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_mulAddA", false,-1, 23,0);
        vcdp->declBus(c+14735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_mulAddB", false,-1, 23,0);
        vcdp->declQuad(c+14736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_mulAddC", false,-1, 47,0);
        vcdp->declBit(c+14738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+14739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+14740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+14741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isZeroA", false,-1);
        vcdp->declBit(c+14742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+14743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+14744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_signProd", false,-1);
        vcdp->declBus(c+14745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+14746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_doSubMags", false,-1);
        vcdp->declBus(c+14747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+14748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+14749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBit(c+14738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+14739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+14740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+14741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+14742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+14743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+14744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+14745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+14746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+14747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+14748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+14749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+14750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_mulAddResult", false,-1, 48,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+14752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_invalidExc", false,-1);
        vcdp->declBit(c+14739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+14753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_isInf", false,-1);
        vcdp->declBit(c+14754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_isZero", false,-1);
        vcdp->declBit(c+14755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_sign", false,-1);
        vcdp->declBus(c+14756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+14757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+14752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+14739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+14753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+14754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+14755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+14756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+14757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+14705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+14758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declQuad(c+14701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul io_a", false,-1, 32,0);
        vcdp->declQuad(c+14703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul io_b", false,-1, 32,0);
        vcdp->declBus(c+14734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul io_mulAddA", false,-1, 23,0);
        vcdp->declBus(c+14735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul io_mulAddB", false,-1, 23,0);
        vcdp->declQuad(c+14736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul io_mulAddC", false,-1, 47,0);
        vcdp->declBit(c+14738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+14739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+14740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+14741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isZeroA", false,-1);
    }
}

void VTestHarness::traceInitThis__492(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+14742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+14743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+14744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_signProd", false,-1);
        vcdp->declBus(c+14745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+14746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_doSubMags", false,-1);
        vcdp->declBus(c+14747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+14748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+14749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBus(c+14759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA_exp", false,-1, 8,0);
        vcdp->declBit(c+14741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA_isZero", false,-1);
        vcdp->declBit(c+14760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA_isSpecial", false,-1);
        vcdp->declBit(c+14761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA__isNaN", false,-1);
        vcdp->declBit(c+14762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA__sign", false,-1);
        vcdp->declBus(c+14763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA__sExp", false,-1, 9,0);
        vcdp->declBus(c+14764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA__sig", false,-1, 24,0);
        vcdp->declBus(c+14765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB_exp", false,-1, 8,0);
        vcdp->declBit(c+14743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB_isZero", false,-1);
        vcdp->declBit(c+14766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB_isSpecial", false,-1);
        vcdp->declBit(c+14767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB__isNaN", false,-1);
        vcdp->declBit(c+14768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB__sign", false,-1);
        vcdp->declBus(c+14769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB__sExp", false,-1, 9,0);
        vcdp->declBus(c+14770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB__sig", false,-1, 24,0);
        vcdp->declBus(c+70330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul rawC__sExp", false,-1, 9,0);
        vcdp->declBit(c+14771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul signProd", false,-1);
        vcdp->declBus(c+14772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul sExpAlignedProd", false,-1, 10,0);
        vcdp->declBus(c+14772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul sNatCAlignDist", false,-1, 10,0);
        vcdp->declBus(c+14773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul posNatCAlignDist", false,-1, 9,0);
        vcdp->declBit(c+14774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul isMinCAlign", false,-1);
        vcdp->declBus(c+14775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul CAlignDist", false,-1, 6,0);
        vcdp->declArray(c+14776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul mainAlignedSigC", false,-1, 77,0);
        vcdp->declArray(c+14779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul alignedSigC_hi", false,-1, 74,0);
        vcdp->declArray(c+14782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_preMul alignedSigC", false,-1, 75,0);
        vcdp->declBit(c+14738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+14739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+14740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+14741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+14742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+14743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+14744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+14745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+14746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+14747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+14748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+14749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+14750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_mulAddResult", false,-1, 48,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+14752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_invalidExc", false,-1);
        vcdp->declBit(c+14739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+14753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_isInf", false,-1);
        vcdp->declBit(c+14754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_isZero", false,-1);
        vcdp->declBit(c+14755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_sign", false,-1);
        vcdp->declBus(c+14756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+14757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul roundingMode_min", false,-1);
        vcdp->declBit(c+14785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_sign", false,-1);
        vcdp->declArray(c+14786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul sigSum", false,-1, 74,0);
        vcdp->declBus(c+14789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_sExp", false,-1, 9,0);
        vcdp->declQuad(c+14790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_absSigSum", false,-1, 49,0);
        vcdp->declBit(c+14792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_absSigSumExtra", false,-1);
        vcdp->declBus(c+14793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_mainSig", false,-1, 28,0);
        vcdp->declBit(c+14794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+14795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+14796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+14797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+14798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+14799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+14800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBus(c+14801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_shift", false,-1, 8,0);
        vcdp->declBit(c+14802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra", false,-1);
        vcdp->declBus(c+14803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_sig", false,-1, 26,0);
        vcdp->declBit(c+14804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_signSigSum", false,-1);
        vcdp->declQuad(c+14805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_absSigSum", false,-1, 50,0);
        vcdp->declBit(c+14807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_0", false,-1);
        vcdp->declBit(c+14808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_1", false,-1);
        vcdp->declBit(c+14809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_2", false,-1);
        vcdp->declBit(c+14810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_3", false,-1);
        vcdp->declBit(c+14811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_4", false,-1);
        vcdp->declBit(c+14812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_5", false,-1);
        vcdp->declBit(c+14813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_6", false,-1);
        vcdp->declBit(c+14814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_7", false,-1);
        vcdp->declBit(c+14815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_8", false,-1);
        vcdp->declBit(c+14816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_9", false,-1);
        vcdp->declBit(c+14817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_10", false,-1);
        vcdp->declBit(c+14818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_11", false,-1);
        vcdp->declBit(c+14819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_12", false,-1);
        vcdp->declBit(c+14820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_13", false,-1);
        vcdp->declBit(c+14821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_14", false,-1);
        vcdp->declBit(c+14822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_15", false,-1);
        vcdp->declBit(c+14823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_16", false,-1);
        vcdp->declBit(c+14824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_17", false,-1);
        vcdp->declBit(c+14825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_18", false,-1);
        vcdp->declBit(c+14826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_19", false,-1);
        vcdp->declBit(c+14827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_20", false,-1);
        vcdp->declBit(c+14828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_21", false,-1);
        vcdp->declBit(c+14829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_22", false,-1);
        vcdp->declBit(c+14830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_23", false,-1);
        vcdp->declBit(c+14831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_24", false,-1);
    }
}

void VTestHarness::traceInitThis__493(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+14832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_25", false,-1);
        vcdp->declBus(c+14833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo_lo", false,-1, 5,0);
        vcdp->declBus(c+14834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo", false,-1, 12,0);
        vcdp->declBus(c+14835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_hi_lo", false,-1, 5,0);
        vcdp->declBus(c+14836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum", false,-1, 25,0);
        vcdp->declBus(c+14837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_normDistReduced2", false,-1, 4,0);
        vcdp->declBus(c+14838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_nearNormDist", false,-1, 5,0);
        vcdp->declBus(c+14839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_sExp", false,-1, 9,0);
        vcdp->declBus(c+14840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_mainSig", false,-1, 28,0);
        vcdp->declBit(c+14841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+14842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+14843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+14844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+14845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+14846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+14847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBus(c+14848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_shift", false,-1, 16,0);
        vcdp->declBit(c+14849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra", false,-1);
        vcdp->declBus(c+14757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_sig", false,-1, 26,0);
        vcdp->declBit(c+14850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_completeCancellation", false,-1);
        vcdp->declBit(c+14851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_sign", false,-1);
        vcdp->declBit(c+14753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notNaN_isInfProd", false,-1);
        vcdp->declBit(c+14753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notNaN_isInfOut", false,-1);
        vcdp->declBit(c+14852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder mulAddRecFNToRaw_postMul notNaN_addZeros", false,-1);
        vcdp->declBit(c+14752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+14739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+14753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+14754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+14755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+14756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+14757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+14705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+14758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+14752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_infiniteExc", false,-1);
        vcdp->declBit(c+14739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+14753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+14754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+14755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+14756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+14757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+14705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+14758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+14752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_infiniteExc", false,-1);
        vcdp->declBit(c+14739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+14753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+14754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+14755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+14756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+14757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+14705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+14758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_even", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_min", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_max", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_odd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMagUp", false,-1);
        vcdp->declBit(c+14853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN doShiftSigDown1", false,-1);
        vcdp->declBit(c+14854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb", false,-1);
        vcdp->declBus(c+14855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs", false,-1, 7,0);
        vcdp->declBit(c+14856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_1", false,-1);
        vcdp->declBus(c+14857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_1", false,-1, 6,0);
        vcdp->declBit(c+14858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_2", false,-1);
        vcdp->declBus(c+14859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_2", false,-1, 5,0);
        vcdp->declArray(c+14860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_shift", false,-1, 64,0);
        vcdp->declBus(c+14863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask", false,-1, 26,0);
        vcdp->declBus(c+14864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN shiftedRoundMask", false,-1, 26,0);
        vcdp->declBus(c+14865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundPosMask", false,-1, 26,0);
        vcdp->declBit(c+14866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundPosBit", false,-1);
        vcdp->declBit(c+14867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN anyRoundExtra", false,-1);
        vcdp->declBit(c+14868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN anyRound", false,-1);
        vcdp->declBit(c+14866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundIncr", false,-1);
        vcdp->declBus(c+14869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundedSig", false,-1, 25,0);
        vcdp->declBus(c+14870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN sRoundedExp", false,-1, 10,0);
        vcdp->declBus(c+14871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+14872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBit(c+14873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_overflow", false,-1);
        vcdp->declBit(c+14874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_totalUnderflow", false,-1);
        vcdp->declBit(c+14875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundPosBit", false,-1);
        vcdp->declBit(c+14876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_anyRound", false,-1);
        vcdp->declBit(c+14875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundIncr", false,-1);
        vcdp->declBit(c+14877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundCarry", false,-1);
        vcdp->declBit(c+14878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_underflow", false,-1);
        vcdp->declBit(c+14879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_inexact", false,-1);
        vcdp->declBit(c+14880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN isNaNOut", false,-1);
        vcdp->declBit(c+14753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isSpecialInfOut", false,-1);
        vcdp->declBit(c+14881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN commonCase", false,-1);
        vcdp->declBit(c+14882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN overflow", false,-1);
        vcdp->declBit(c+14883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN underflow", false,-1);
        vcdp->declBit(c+14884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN inexact", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN overflow_roundMagUp", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN pegMinNonzeroMagOut", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN pegMaxFiniteMagOut", false,-1);
        vcdp->declBit(c+14885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isInfOut", false,-1);
        vcdp->declBit(c+14886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN signOut", false,-1);
        vcdp->declBus(c+14887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN expOut", false,-1, 8,0);
    }
}

void VTestHarness::traceInitThis__494(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+14888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
        vcdp->declBus(c+14889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declBus(c+14890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_lo", false,-1, 1,0);
        vcdp->declBus(c+14891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_hi", false,-1, 2,0);
        vcdp->declQuad(c+14705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in io_in", false,-1, 32,0);
        vcdp->declBus(c+14707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in io_out", false,-1, 7,0);
        vcdp->declBus(c+14708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in io_intExceptionFlags", false,-1, 2,0);
        vcdp->declBus(c+14892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in rawIn_exp", false,-1, 8,0);
        vcdp->declBit(c+14893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in rawIn_isZero", false,-1);
        vcdp->declBit(c+14894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in rawIn_isSpecial", false,-1);
        vcdp->declBit(c+14895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in rawIn__isNaN", false,-1);
        vcdp->declBit(c+14896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in rawIn__isInf", false,-1);
        vcdp->declBit(c+14720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in rawIn__sign", false,-1);
        vcdp->declBus(c+14897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in rawIn__sExp", false,-1, 9,0);
        vcdp->declBus(c+14898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in rawIn__sig", false,-1, 24,0);
        vcdp->declBit(c+14899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in magGeOne", false,-1);
        vcdp->declBus(c+14900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in posExp", false,-1, 7,0);
        vcdp->declBit(c+14901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in magJustBelowOne", false,-1);
        vcdp->declBus(c+14902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in shiftedSig", false,-1, 30,0);
        vcdp->declBus(c+14903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in alignedSig", false,-1, 9,0);
        vcdp->declBus(c+14904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in unroundedInt", false,-1, 7,0);
        vcdp->declBit(c+14905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in common_inexact", false,-1);
        vcdp->declBit(c+14906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in roundIncr_near_even", false,-1);
        vcdp->declBus(c+14907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in complUnroundedInt", false,-1, 7,0);
        vcdp->declBus(c+14908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in roundedInt", false,-1, 7,0);
        vcdp->declBit(c+14909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in magGeOne_atOverflowEdge", false,-1);
        vcdp->declBit(c+14910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in roundCarryBut2", false,-1);
        vcdp->declBit(c+14911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in common_overflow", false,-1);
        vcdp->declBit(c+14912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in invalidExc", false,-1);
        vcdp->declBit(c+14719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in overflow", false,-1);
        vcdp->declBit(c+14913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in inexact", false,-1);
        vcdp->declBit(c+14914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in excSign", false,-1);
        vcdp->declBus(c+14915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in excOut", false,-1, 7,0);
        vcdp->declBus(c+14916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_1 out_bits_data_rec_fn_to_in io_intExceptionFlags_hi", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 clock", false,-1);
        vcdp->declBit(c+14360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_0_ready", false,-1);
        vcdp->declBit(c+14361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_0_valid", false,-1);
        vcdp->declBus(c+51542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_0_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_0_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_0_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_1_ready", false,-1);
        vcdp->declBit(c+14363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_1_valid", false,-1);
        vcdp->declBus(c+51543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_1_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_1_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_1_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_2_ready", false,-1);
        vcdp->declBit(c+14365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_2_valid", false,-1);
        vcdp->declBus(c+51544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_2_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_2_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_2_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_3_ready", false,-1);
        vcdp->declBit(c+14367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_3_valid", false,-1);
        vcdp->declBus(c+51545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_3_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_3_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_3_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_4_ready", false,-1);
        vcdp->declBit(c+14369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_4_valid", false,-1);
        vcdp->declBus(c+51546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_4_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_4_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_4_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_5_ready", false,-1);
        vcdp->declBit(c+14371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_5_valid", false,-1);
        vcdp->declBus(c+51547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_5_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_5_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_5_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_6_ready", false,-1);
        vcdp->declBit(c+14373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_6_valid", false,-1);
        vcdp->declBus(c+51548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_6_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_6_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_6_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_7_ready", false,-1);
        vcdp->declBit(c+14375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_7_valid", false,-1);
        vcdp->declBus(c+51549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_7_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_7_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_7_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_8_ready", false,-1);
        vcdp->declBit(c+14377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_8_valid", false,-1);
        vcdp->declBus(c+51550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_8_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_8_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_8_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_9_ready", false,-1);
        vcdp->declBit(c+14379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_9_valid", false,-1);
        vcdp->declBus(c+51551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_9_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_9_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_9_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_10_ready", false,-1);
        vcdp->declBit(c+14381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_10_valid", false,-1);
        vcdp->declBus(c+51552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_10_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_10_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_10_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_11_ready", false,-1);
        vcdp->declBit(c+14383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_11_valid", false,-1);
        vcdp->declBus(c+51553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_11_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_11_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_in_11_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_out_valid", false,-1);
        vcdp->declBus(c+14385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_out_bits_data", false,-1, 7,0);
        vcdp->declBus(c+14386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_out_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+14387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_out_bits_id", false,-1, 1,0);
        vcdp->declBus(c+14388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_out_bits_index", false,-1, 3,0);
        vcdp->declBus(c+14389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 io_chosen", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__495(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+51959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 lastGrant", false,-1, 3,0);
        vcdp->declBit(c+51960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 grantMask_1", false,-1);
        vcdp->declBit(c+51961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 grantMask_2", false,-1);
        vcdp->declBit(c+51962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 grantMask_3", false,-1);
        vcdp->declBit(c+51963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 grantMask_4", false,-1);
        vcdp->declBit(c+51964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 grantMask_5", false,-1);
        vcdp->declBit(c+51965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 grantMask_6", false,-1);
        vcdp->declBit(c+51966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 grantMask_7", false,-1);
        vcdp->declBit(c+51967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 grantMask_8", false,-1);
        vcdp->declBit(c+51968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 grantMask_9", false,-1);
        vcdp->declBit(c+51969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 grantMask_10", false,-1);
        vcdp->declBit(c+51970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 grantMask_11", false,-1);
        vcdp->declBit(c+14917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 validMask_1", false,-1);
        vcdp->declBit(c+14918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 validMask_2", false,-1);
        vcdp->declBit(c+14919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 validMask_3", false,-1);
        vcdp->declBit(c+14920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 validMask_4", false,-1);
        vcdp->declBit(c+14921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 validMask_5", false,-1);
        vcdp->declBit(c+14922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 validMask_6", false,-1);
        vcdp->declBit(c+14923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 validMask_7", false,-1);
        vcdp->declBit(c+14924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 validMask_8", false,-1);
        vcdp->declBit(c+14925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 validMask_9", false,-1);
        vcdp->declBit(c+14926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 validMask_10", false,-1);
        vcdp->declBit(c+14927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 validMask_11", false,-1);
        vcdp->declBit(c+14928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_2", false,-1);
        vcdp->declBit(c+14929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_3", false,-1);
        vcdp->declBit(c+14930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_4", false,-1);
        vcdp->declBit(c+14931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_5", false,-1);
        vcdp->declBit(c+14932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_6", false,-1);
        vcdp->declBit(c+14933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_7", false,-1);
        vcdp->declBit(c+14934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_8", false,-1);
        vcdp->declBit(c+14935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_9", false,-1);
        vcdp->declBit(c+14936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_10", false,-1);
        vcdp->declBit(c+14937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_11", false,-1);
        vcdp->declBit(c+14938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_13", false,-1);
        vcdp->declBit(c+14939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_14", false,-1);
        vcdp->declBit(c+14940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_15", false,-1);
        vcdp->declBit(c+14941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_16", false,-1);
        vcdp->declBit(c+14942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_17", false,-1);
        vcdp->declBit(c+14943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_18", false,-1);
        vcdp->declBit(c+14944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_19", false,-1);
        vcdp->declBit(c+14945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_20", false,-1);
        vcdp->declBit(c+14946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_21", false,-1);
        vcdp->declBit(c+14947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_22", false,-1);
        vcdp->declBit(c+14948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_2 ctrl_23", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 reset", false,-1);
        vcdp->declBit(c+51554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_in_valid", false,-1);
        vcdp->declBus(c+51555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_in_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_in_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+51557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_in_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_in_bits_index", false,-1, 3,0);
        vcdp->declBit(c+51559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_valid", false,-1);
        vcdp->declBus(c+51560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_bits_index", false,-1, 3,0);
        vcdp->declBus(c+51555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn_io_in", false,-1, 7,0);
        vcdp->declQuad(c+14949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn_io_out", false,-1, 32,0);
        vcdp->declQuad(c+14949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder_io_a", false,-1, 32,0);
        vcdp->declQuad(c+14951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder_io_b", false,-1, 32,0);
        vcdp->declQuad(c+14953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder_io_out", false,-1, 32,0);
        vcdp->declQuad(c+14953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in_io_in", false,-1, 32,0);
        vcdp->declBus(c+14955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in_io_out", false,-1, 7,0);
        vcdp->declBus(c+14956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in_io_intExceptionFlags", false,-1, 2,0);
        vcdp->declBit(c+51971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_f_rec_rawIn_sign", false,-1);
        vcdp->declBus(c+51972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_f_rec_rawIn_expIn", false,-1, 7,0);
        vcdp->declBus(c+51973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_f_rec_rawIn_fractIn", false,-1, 22,0);
        vcdp->declBit(c+51974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_f_rec_rawIn_isZeroExpIn", false,-1);
        vcdp->declBit(c+51975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_f_rec_rawIn_isZeroFractIn", false,-1);
        vcdp->declBus(c+14957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_f_rec_rawIn_normDist", false,-1, 4,0);
        vcdp->declBus(c+14958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_f_rec_rawIn_subnormFract", false,-1, 22,0);
        vcdp->declBus(c+14959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_f_rec_rawIn_adjustedExp", false,-1, 8,0);
        vcdp->declBit(c+14960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_f_rec_rawIn_isZero", false,-1);
        vcdp->declBit(c+14961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_f_rec_rawIn_isSpecial", false,-1);
        vcdp->declBit(c+14962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_f_rec_rawIn__isNaN", false,-1);
        vcdp->declBus(c+14963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_f_rec_rawIn__sExp", false,-1, 9,0);
        vcdp->declBus(c+14964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_f_rec_rawIn__sig", false,-1, 24,0);
        vcdp->declBus(c+14965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_f_rec_lo", false,-1, 28,0);
        vcdp->declBus(c+14966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_f_rec_hi", false,-1, 3,0);
        vcdp->declBit(c+14967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_overflow", false,-1);
        vcdp->declBit(c+14968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_sign_out_sign", false,-1);
        vcdp->declBit(c+51976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_v", false,-1);
        vcdp->declBus(c+51977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_b_data", false,-1, 7,0);
        vcdp->declBus(c+51978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_b_id", false,-1, 1,0);
        vcdp->declBus(c+51979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_b_index", false,-1, 3,0);
        vcdp->declBit(c+51980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_outPipe_valid", false,-1);
        vcdp->declBus(c+51981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_outPipe_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_outPipe_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_outPipe_bits_index", false,-1, 3,0);
        vcdp->declBit(c+51984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_outPipe_valid_1", false,-1);
        vcdp->declBus(c+51985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_outPipe_bits_1_data", false,-1, 7,0);
        vcdp->declBus(c+51986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_outPipe_bits_1_id", false,-1, 1,0);
        vcdp->declBus(c+51987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_outPipe_bits_1_index", false,-1, 3,0);
        vcdp->declBit(c+51559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_outPipe_valid_2", false,-1);
        vcdp->declBus(c+51560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_outPipe_bits_2_data", false,-1, 7,0);
        vcdp->declBus(c+51561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_outPipe_bits_2_id", false,-1, 1,0);
        vcdp->declBus(c+51562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 io_out_outPipe_bits_2_index", false,-1, 3,0);
        vcdp->declBus(c+51555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn io_in", false,-1, 7,0);
        vcdp->declQuad(c+14949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn io_out", false,-1, 32,0);
        vcdp->declBit(c+14969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+51988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+14970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_in_sExp", false,-1, 5,0);
    }
}

void VTestHarness::traceInitThis__496(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+14971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_in_sig", false,-1, 8,0);
        vcdp->declQuad(c+14949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBit(c+51988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn intAsRawFloat_sign", false,-1);
        vcdp->declBus(c+14972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn intAsRawFloat_absIn", false,-1, 7,0);
        vcdp->declBus(c+14972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn intAsRawFloat_extAbsIn", false,-1, 7,0);
        vcdp->declBus(c+14973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn intAsRawFloat_adjustedNormDist", false,-1, 2,0);
        vcdp->declBus(c+14974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn intAsRawFloat_sig", false,-1, 7,0);
        vcdp->declBit(c+14969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+51988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+14970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_in_sExp", false,-1, 5,0);
        vcdp->declBus(c+14971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_in_sig", false,-1, 8,0);
        vcdp->declQuad(c+14949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+14975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN sAdjustedExp", false,-1, 9,0);
        vcdp->declBus(c+14976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN adjustedSig", false,-1, 26,0);
        vcdp->declBus(c+14977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+14978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBus(c+14979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN expOut", false,-1, 8,0);
        vcdp->declBus(c+14980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
        vcdp->declBus(c+14981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declQuad(c+14949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder io_a", false,-1, 32,0);
        vcdp->declQuad(c+14951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder io_b", false,-1, 32,0);
        vcdp->declQuad(c+14953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder io_out", false,-1, 32,0);
        vcdp->declQuad(c+14949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_a", false,-1, 32,0);
        vcdp->declQuad(c+14951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_b", false,-1, 32,0);
        vcdp->declBus(c+14982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_mulAddA", false,-1, 23,0);
        vcdp->declBus(c+14983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_mulAddB", false,-1, 23,0);
        vcdp->declQuad(c+14984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_mulAddC", false,-1, 47,0);
        vcdp->declBit(c+14986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+14987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+14988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+14989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isZeroA", false,-1);
        vcdp->declBit(c+14990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+14991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+14992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_signProd", false,-1);
        vcdp->declBus(c+14993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+14994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_doSubMags", false,-1);
        vcdp->declBus(c+14995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+14996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+14997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBit(c+14986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+14987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+14988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+14989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+14990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+14991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+14992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+14993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+14994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+14995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+14996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+14997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+14998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_mulAddResult", false,-1, 48,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+15000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_invalidExc", false,-1);
        vcdp->declBit(c+14987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+15001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_isInf", false,-1);
        vcdp->declBit(c+15002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_isZero", false,-1);
        vcdp->declBit(c+15003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_sign", false,-1);
        vcdp->declBus(c+15004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+15005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+15000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+14987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+15001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+15002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+15003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+15004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+15005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+14953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+15006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declQuad(c+14949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul io_a", false,-1, 32,0);
        vcdp->declQuad(c+14951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul io_b", false,-1, 32,0);
        vcdp->declBus(c+14982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul io_mulAddA", false,-1, 23,0);
        vcdp->declBus(c+14983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul io_mulAddB", false,-1, 23,0);
        vcdp->declQuad(c+14984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul io_mulAddC", false,-1, 47,0);
        vcdp->declBit(c+14986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+14987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+14988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+14989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isZeroA", false,-1);
        vcdp->declBit(c+14990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+14991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+14992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_signProd", false,-1);
        vcdp->declBus(c+14993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+14994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_doSubMags", false,-1);
        vcdp->declBus(c+14995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+14996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+14997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBus(c+15007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA_exp", false,-1, 8,0);
        vcdp->declBit(c+14989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA_isZero", false,-1);
        vcdp->declBit(c+15008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA_isSpecial", false,-1);
        vcdp->declBit(c+15009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA__isNaN", false,-1);
        vcdp->declBit(c+15010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA__sign", false,-1);
        vcdp->declBus(c+15011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA__sExp", false,-1, 9,0);
        vcdp->declBus(c+15012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA__sig", false,-1, 24,0);
        vcdp->declBus(c+15013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB_exp", false,-1, 8,0);
        vcdp->declBit(c+14991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB_isZero", false,-1);
        vcdp->declBit(c+15014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB_isSpecial", false,-1);
    }
}

void VTestHarness::traceInitThis__497(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+15015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB__isNaN", false,-1);
        vcdp->declBit(c+15016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB__sign", false,-1);
        vcdp->declBus(c+15017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB__sExp", false,-1, 9,0);
        vcdp->declBus(c+15018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB__sig", false,-1, 24,0);
        vcdp->declBus(c+70330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul rawC__sExp", false,-1, 9,0);
        vcdp->declBit(c+15019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul signProd", false,-1);
        vcdp->declBus(c+15020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul sExpAlignedProd", false,-1, 10,0);
        vcdp->declBus(c+15020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul sNatCAlignDist", false,-1, 10,0);
        vcdp->declBus(c+15021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul posNatCAlignDist", false,-1, 9,0);
        vcdp->declBit(c+15022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul isMinCAlign", false,-1);
        vcdp->declBus(c+15023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul CAlignDist", false,-1, 6,0);
        vcdp->declArray(c+15024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul mainAlignedSigC", false,-1, 77,0);
        vcdp->declArray(c+15027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul alignedSigC_hi", false,-1, 74,0);
        vcdp->declArray(c+15030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_preMul alignedSigC", false,-1, 75,0);
        vcdp->declBit(c+14986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+14987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+14988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+14989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+14990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+14991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+14992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+14993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+14994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+14995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+14996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+14997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+14998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_mulAddResult", false,-1, 48,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+15000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_invalidExc", false,-1);
        vcdp->declBit(c+14987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+15001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_isInf", false,-1);
        vcdp->declBit(c+15002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_isZero", false,-1);
        vcdp->declBit(c+15003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_sign", false,-1);
        vcdp->declBus(c+15004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+15005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul roundingMode_min", false,-1);
        vcdp->declBit(c+15033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_sign", false,-1);
        vcdp->declArray(c+15034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul sigSum", false,-1, 74,0);
        vcdp->declBus(c+15037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_sExp", false,-1, 9,0);
        vcdp->declQuad(c+15038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_absSigSum", false,-1, 49,0);
        vcdp->declBit(c+15040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_absSigSumExtra", false,-1);
        vcdp->declBus(c+15041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_mainSig", false,-1, 28,0);
        vcdp->declBit(c+15042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+15043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+15044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+15045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+15046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+15047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+15048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBus(c+15049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_shift", false,-1, 8,0);
        vcdp->declBit(c+15050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra", false,-1);
        vcdp->declBus(c+15051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_sig", false,-1, 26,0);
        vcdp->declBit(c+15052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_signSigSum", false,-1);
        vcdp->declQuad(c+15053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_absSigSum", false,-1, 50,0);
        vcdp->declBit(c+15055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_0", false,-1);
        vcdp->declBit(c+15056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_1", false,-1);
        vcdp->declBit(c+15057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_2", false,-1);
        vcdp->declBit(c+15058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_3", false,-1);
        vcdp->declBit(c+15059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_4", false,-1);
        vcdp->declBit(c+15060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_5", false,-1);
        vcdp->declBit(c+15061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_6", false,-1);
        vcdp->declBit(c+15062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_7", false,-1);
        vcdp->declBit(c+15063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_8", false,-1);
        vcdp->declBit(c+15064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_9", false,-1);
        vcdp->declBit(c+15065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_10", false,-1);
        vcdp->declBit(c+15066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_11", false,-1);
        vcdp->declBit(c+15067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_12", false,-1);
        vcdp->declBit(c+15068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_13", false,-1);
        vcdp->declBit(c+15069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_14", false,-1);
        vcdp->declBit(c+15070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_15", false,-1);
        vcdp->declBit(c+15071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_16", false,-1);
        vcdp->declBit(c+15072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_17", false,-1);
        vcdp->declBit(c+15073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_18", false,-1);
        vcdp->declBit(c+15074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_19", false,-1);
        vcdp->declBit(c+15075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_20", false,-1);
        vcdp->declBit(c+15076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_21", false,-1);
        vcdp->declBit(c+15077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_22", false,-1);
        vcdp->declBit(c+15078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_23", false,-1);
        vcdp->declBit(c+15079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_24", false,-1);
        vcdp->declBit(c+15080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_25", false,-1);
        vcdp->declBus(c+15081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo_lo", false,-1, 5,0);
        vcdp->declBus(c+15082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo", false,-1, 12,0);
        vcdp->declBus(c+15083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_hi_lo", false,-1, 5,0);
        vcdp->declBus(c+15084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum", false,-1, 25,0);
        vcdp->declBus(c+15085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_normDistReduced2", false,-1, 4,0);
        vcdp->declBus(c+15086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_nearNormDist", false,-1, 5,0);
        vcdp->declBus(c+15087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_sExp", false,-1, 9,0);
        vcdp->declBus(c+15088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_mainSig", false,-1, 28,0);
        vcdp->declBit(c+15089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+15090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+15091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+15092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+15093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+15094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+15095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBus(c+15096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_shift", false,-1, 16,0);
        vcdp->declBit(c+15097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra", false,-1);
    }
}

void VTestHarness::traceInitThis__498(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+15005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_sig", false,-1, 26,0);
        vcdp->declBit(c+15098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_completeCancellation", false,-1);
        vcdp->declBit(c+15099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_sign", false,-1);
        vcdp->declBit(c+15001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notNaN_isInfProd", false,-1);
        vcdp->declBit(c+15001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notNaN_isInfOut", false,-1);
        vcdp->declBit(c+15100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder mulAddRecFNToRaw_postMul notNaN_addZeros", false,-1);
        vcdp->declBit(c+15000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+14987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+15001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+15002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+15003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+15004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+15005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+14953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+15006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+15000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_infiniteExc", false,-1);
        vcdp->declBit(c+14987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+15001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+15002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+15003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+15004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+15005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+14953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+15006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+15000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_infiniteExc", false,-1);
        vcdp->declBit(c+14987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+15001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+15002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+15003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+15004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+15005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+14953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+15006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_even", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_min", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_max", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_odd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMagUp", false,-1);
        vcdp->declBit(c+15101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN doShiftSigDown1", false,-1);
        vcdp->declBit(c+15102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb", false,-1);
        vcdp->declBus(c+15103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs", false,-1, 7,0);
        vcdp->declBit(c+15104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_1", false,-1);
        vcdp->declBus(c+15105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_1", false,-1, 6,0);
        vcdp->declBit(c+15106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_2", false,-1);
        vcdp->declBus(c+15107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_2", false,-1, 5,0);
        vcdp->declArray(c+15108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_shift", false,-1, 64,0);
        vcdp->declBus(c+15111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask", false,-1, 26,0);
        vcdp->declBus(c+15112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN shiftedRoundMask", false,-1, 26,0);
        vcdp->declBus(c+15113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundPosMask", false,-1, 26,0);
        vcdp->declBit(c+15114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundPosBit", false,-1);
        vcdp->declBit(c+15115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN anyRoundExtra", false,-1);
        vcdp->declBit(c+15116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN anyRound", false,-1);
        vcdp->declBit(c+15114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundIncr", false,-1);
        vcdp->declBus(c+15117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundedSig", false,-1, 25,0);
        vcdp->declBus(c+15118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN sRoundedExp", false,-1, 10,0);
        vcdp->declBus(c+15119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+15120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBit(c+15121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_overflow", false,-1);
        vcdp->declBit(c+15122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_totalUnderflow", false,-1);
        vcdp->declBit(c+15123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundPosBit", false,-1);
        vcdp->declBit(c+15124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_anyRound", false,-1);
        vcdp->declBit(c+15123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundIncr", false,-1);
        vcdp->declBit(c+15125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundCarry", false,-1);
        vcdp->declBit(c+15126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_underflow", false,-1);
        vcdp->declBit(c+15127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_inexact", false,-1);
        vcdp->declBit(c+15128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN isNaNOut", false,-1);
        vcdp->declBit(c+15001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isSpecialInfOut", false,-1);
        vcdp->declBit(c+15129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN commonCase", false,-1);
        vcdp->declBit(c+15130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN overflow", false,-1);
        vcdp->declBit(c+15131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN underflow", false,-1);
        vcdp->declBit(c+15132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN inexact", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN overflow_roundMagUp", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN pegMinNonzeroMagOut", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN pegMaxFiniteMagOut", false,-1);
        vcdp->declBit(c+15133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isInfOut", false,-1);
        vcdp->declBit(c+15134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN signOut", false,-1);
        vcdp->declBus(c+15135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN expOut", false,-1, 8,0);
        vcdp->declBus(c+15136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
        vcdp->declBus(c+15137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declBus(c+15138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_lo", false,-1, 1,0);
        vcdp->declBus(c+15139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_hi", false,-1, 2,0);
        vcdp->declQuad(c+14953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in io_in", false,-1, 32,0);
        vcdp->declBus(c+14955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in io_out", false,-1, 7,0);
        vcdp->declBus(c+14956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in io_intExceptionFlags", false,-1, 2,0);
        vcdp->declBus(c+15140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in rawIn_exp", false,-1, 8,0);
        vcdp->declBit(c+15141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in rawIn_isZero", false,-1);
        vcdp->declBit(c+15142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in rawIn_isSpecial", false,-1);
        vcdp->declBit(c+15143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in rawIn__isNaN", false,-1);
        vcdp->declBit(c+15144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in rawIn__isInf", false,-1);
        vcdp->declBit(c+14968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in rawIn__sign", false,-1);
        vcdp->declBus(c+15145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in rawIn__sExp", false,-1, 9,0);
        vcdp->declBus(c+15146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in rawIn__sig", false,-1, 24,0);
        vcdp->declBit(c+15147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in magGeOne", false,-1);
        vcdp->declBus(c+15148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in posExp", false,-1, 7,0);
        vcdp->declBit(c+15149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in magJustBelowOne", false,-1);
    }
}

void VTestHarness::traceInitThis__499(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+15150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in shiftedSig", false,-1, 30,0);
        vcdp->declBus(c+15151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in alignedSig", false,-1, 9,0);
        vcdp->declBus(c+15152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in unroundedInt", false,-1, 7,0);
        vcdp->declBit(c+15153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in common_inexact", false,-1);
        vcdp->declBit(c+15154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in roundIncr_near_even", false,-1);
        vcdp->declBus(c+15155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in complUnroundedInt", false,-1, 7,0);
        vcdp->declBus(c+15156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in roundedInt", false,-1, 7,0);
        vcdp->declBit(c+15157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in magGeOne_atOverflowEdge", false,-1);
        vcdp->declBit(c+15158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in roundCarryBut2", false,-1);
        vcdp->declBit(c+15159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in common_overflow", false,-1);
        vcdp->declBit(c+15160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in invalidExc", false,-1);
        vcdp->declBit(c+14967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in overflow", false,-1);
        vcdp->declBit(c+15161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in inexact", false,-1);
        vcdp->declBit(c+15162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in excSign", false,-1);
        vcdp->declBus(c+15163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in excOut", false,-1, 7,0);
        vcdp->declBus(c+15164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_2 out_bits_data_rec_fn_to_in io_intExceptionFlags_hi", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 clock", false,-1);
        vcdp->declBit(c+14390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_0_ready", false,-1);
        vcdp->declBit(c+14391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_0_valid", false,-1);
        vcdp->declBus(c+51563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_0_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_0_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_0_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_1_ready", false,-1);
        vcdp->declBit(c+14393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_1_valid", false,-1);
        vcdp->declBus(c+51564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_1_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_1_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_1_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_2_ready", false,-1);
        vcdp->declBit(c+14395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_2_valid", false,-1);
        vcdp->declBus(c+51565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_2_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_2_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_2_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_3_ready", false,-1);
        vcdp->declBit(c+14397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_3_valid", false,-1);
        vcdp->declBus(c+51566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_3_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_3_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_3_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_4_ready", false,-1);
        vcdp->declBit(c+14399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_4_valid", false,-1);
        vcdp->declBus(c+51567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_4_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_4_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_4_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_5_ready", false,-1);
        vcdp->declBit(c+14401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_5_valid", false,-1);
        vcdp->declBus(c+51568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_5_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_5_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_5_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_6_ready", false,-1);
        vcdp->declBit(c+14403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_6_valid", false,-1);
        vcdp->declBus(c+51569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_6_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_6_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_6_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_7_ready", false,-1);
        vcdp->declBit(c+14405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_7_valid", false,-1);
        vcdp->declBus(c+51570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_7_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_7_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_7_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_8_ready", false,-1);
        vcdp->declBit(c+14407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_8_valid", false,-1);
        vcdp->declBus(c+51571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_8_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_8_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_8_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_9_ready", false,-1);
        vcdp->declBit(c+14409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_9_valid", false,-1);
        vcdp->declBus(c+51572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_9_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_9_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_9_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_10_ready", false,-1);
        vcdp->declBit(c+14411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_10_valid", false,-1);
        vcdp->declBus(c+51573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_10_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_10_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_10_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_11_ready", false,-1);
        vcdp->declBit(c+14413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_11_valid", false,-1);
        vcdp->declBus(c+51574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_11_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_11_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+70329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_in_11_bits_index", false,-1, 3,0);
        vcdp->declBit(c+14414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_out_valid", false,-1);
        vcdp->declBus(c+14415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_out_bits_data", false,-1, 7,0);
        vcdp->declBus(c+14416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_out_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+14417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_out_bits_id", false,-1, 1,0);
        vcdp->declBus(c+14418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_out_bits_index", false,-1, 3,0);
        vcdp->declBus(c+14419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 io_chosen", false,-1, 3,0);
        vcdp->declBus(c+51989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 lastGrant", false,-1, 3,0);
        vcdp->declBit(c+51990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 grantMask_1", false,-1);
        vcdp->declBit(c+51991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 grantMask_2", false,-1);
        vcdp->declBit(c+51992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 grantMask_3", false,-1);
        vcdp->declBit(c+51993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 grantMask_4", false,-1);
        vcdp->declBit(c+51994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 grantMask_5", false,-1);
        vcdp->declBit(c+51995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 grantMask_6", false,-1);
        vcdp->declBit(c+51996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 grantMask_7", false,-1);
        vcdp->declBit(c+51997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 grantMask_8", false,-1);
        vcdp->declBit(c+51998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 grantMask_9", false,-1);
        vcdp->declBit(c+51999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 grantMask_10", false,-1);
        vcdp->declBit(c+52000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 grantMask_11", false,-1);
        vcdp->declBit(c+15165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 validMask_1", false,-1);
        vcdp->declBit(c+15166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 validMask_2", false,-1);
        vcdp->declBit(c+15167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 validMask_3", false,-1);
        vcdp->declBit(c+15168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 validMask_4", false,-1);
        vcdp->declBit(c+15169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 validMask_5", false,-1);
        vcdp->declBit(c+15170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 validMask_6", false,-1);
    }
}

void VTestHarness::traceInitThis__500(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+15171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 validMask_7", false,-1);
        vcdp->declBit(c+15172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 validMask_8", false,-1);
        vcdp->declBit(c+15173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 validMask_9", false,-1);
        vcdp->declBit(c+15174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 validMask_10", false,-1);
        vcdp->declBit(c+15175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 validMask_11", false,-1);
        vcdp->declBit(c+15176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_2", false,-1);
        vcdp->declBit(c+15177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_3", false,-1);
        vcdp->declBit(c+15178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_4", false,-1);
        vcdp->declBit(c+15179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_5", false,-1);
        vcdp->declBit(c+15180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_6", false,-1);
        vcdp->declBit(c+15181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_7", false,-1);
        vcdp->declBit(c+15182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_8", false,-1);
        vcdp->declBit(c+15183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_9", false,-1);
        vcdp->declBit(c+15184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_10", false,-1);
        vcdp->declBit(c+15185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_11", false,-1);
        vcdp->declBit(c+15186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_13", false,-1);
        vcdp->declBit(c+15187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_14", false,-1);
        vcdp->declBit(c+15188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_15", false,-1);
        vcdp->declBit(c+15189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_16", false,-1);
        vcdp->declBit(c+15190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_17", false,-1);
        vcdp->declBit(c+15191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_18", false,-1);
        vcdp->declBit(c+15192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_19", false,-1);
        vcdp->declBit(c+15193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_20", false,-1);
        vcdp->declBit(c+15194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_21", false,-1);
        vcdp->declBit(c+15195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_22", false,-1);
        vcdp->declBit(c+15196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm arb_3 ctrl_23", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 reset", false,-1);
        vcdp->declBit(c+51575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_in_valid", false,-1);
        vcdp->declBus(c+51576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_in_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_in_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+51578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_in_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_in_bits_index", false,-1, 3,0);
        vcdp->declBit(c+51580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_valid", false,-1);
        vcdp->declBus(c+51581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_bits_data", false,-1, 7,0);
        vcdp->declBus(c+51582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_bits_id", false,-1, 1,0);
        vcdp->declBus(c+51583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_bits_index", false,-1, 3,0);
        vcdp->declBus(c+51576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn_io_in", false,-1, 7,0);
        vcdp->declQuad(c+15197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn_io_out", false,-1, 32,0);
        vcdp->declQuad(c+15197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder_io_a", false,-1, 32,0);
        vcdp->declQuad(c+15199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder_io_b", false,-1, 32,0);
        vcdp->declQuad(c+15201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder_io_out", false,-1, 32,0);
        vcdp->declQuad(c+15201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in_io_in", false,-1, 32,0);
        vcdp->declBus(c+15203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in_io_out", false,-1, 7,0);
        vcdp->declBus(c+15204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in_io_intExceptionFlags", false,-1, 2,0);
        vcdp->declBit(c+52001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_f_rec_rawIn_sign", false,-1);
        vcdp->declBus(c+52002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_f_rec_rawIn_expIn", false,-1, 7,0);
        vcdp->declBus(c+52003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_f_rec_rawIn_fractIn", false,-1, 22,0);
        vcdp->declBit(c+52004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_f_rec_rawIn_isZeroExpIn", false,-1);
        vcdp->declBit(c+52005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_f_rec_rawIn_isZeroFractIn", false,-1);
        vcdp->declBus(c+15205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_f_rec_rawIn_normDist", false,-1, 4,0);
        vcdp->declBus(c+15206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_f_rec_rawIn_subnormFract", false,-1, 22,0);
        vcdp->declBus(c+15207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_f_rec_rawIn_adjustedExp", false,-1, 8,0);
        vcdp->declBit(c+15208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_f_rec_rawIn_isZero", false,-1);
        vcdp->declBit(c+15209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_f_rec_rawIn_isSpecial", false,-1);
        vcdp->declBit(c+15210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_f_rec_rawIn__isNaN", false,-1);
        vcdp->declBus(c+15211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_f_rec_rawIn__sExp", false,-1, 9,0);
        vcdp->declBus(c+15212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_f_rec_rawIn__sig", false,-1, 24,0);
        vcdp->declBus(c+15213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_f_rec_lo", false,-1, 28,0);
        vcdp->declBus(c+15214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_f_rec_hi", false,-1, 3,0);
        vcdp->declBit(c+15215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_overflow", false,-1);
        vcdp->declBit(c+15216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_sign_out_sign", false,-1);
        vcdp->declBit(c+52006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_v", false,-1);
        vcdp->declBus(c+52007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_b_data", false,-1, 7,0);
        vcdp->declBus(c+52008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_b_id", false,-1, 1,0);
        vcdp->declBus(c+52009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_b_index", false,-1, 3,0);
        vcdp->declBit(c+52010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_outPipe_valid", false,-1);
        vcdp->declBus(c+52011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_outPipe_bits_data", false,-1, 7,0);
        vcdp->declBus(c+52012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_outPipe_bits_id", false,-1, 1,0);
        vcdp->declBus(c+52013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_outPipe_bits_index", false,-1, 3,0);
        vcdp->declBit(c+52014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_outPipe_valid_1", false,-1);
        vcdp->declBus(c+52015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_outPipe_bits_1_data", false,-1, 7,0);
        vcdp->declBus(c+52016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_outPipe_bits_1_id", false,-1, 1,0);
        vcdp->declBus(c+52017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_outPipe_bits_1_index", false,-1, 3,0);
        vcdp->declBit(c+51580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_outPipe_valid_2", false,-1);
        vcdp->declBus(c+51581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_outPipe_bits_2_data", false,-1, 7,0);
        vcdp->declBus(c+51582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_outPipe_bits_2_id", false,-1, 1,0);
        vcdp->declBus(c+51583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 io_out_outPipe_bits_2_index", false,-1, 3,0);
        vcdp->declBus(c+51576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn io_in", false,-1, 7,0);
        vcdp->declQuad(c+15197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn io_out", false,-1, 32,0);
        vcdp->declBit(c+15217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+52018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+15218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_in_sExp", false,-1, 5,0);
        vcdp->declBus(c+15219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_in_sig", false,-1, 8,0);
        vcdp->declQuad(c+15197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBit(c+52018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn intAsRawFloat_sign", false,-1);
        vcdp->declBus(c+15220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn intAsRawFloat_absIn", false,-1, 7,0);
        vcdp->declBus(c+15220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn intAsRawFloat_extAbsIn", false,-1, 7,0);
        vcdp->declBus(c+15221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn intAsRawFloat_adjustedNormDist", false,-1, 2,0);
        vcdp->declBus(c+15222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn intAsRawFloat_sig", false,-1, 7,0);
        vcdp->declBit(c+15217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+52018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+15218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_in_sExp", false,-1, 5,0);
        vcdp->declBus(c+15219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_in_sig", false,-1, 8,0);
        vcdp->declQuad(c+15197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+15223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN sAdjustedExp", false,-1, 9,0);
        vcdp->declBus(c+15224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN adjustedSig", false,-1, 26,0);
        vcdp->declBus(c+15225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+15226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBus(c+15227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN expOut", false,-1, 8,0);
        vcdp->declBus(c+15228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
    }
}

void VTestHarness::traceInitThis__501(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+15229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_in_to_rec_fn roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declQuad(c+15197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder io_a", false,-1, 32,0);
        vcdp->declQuad(c+15199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder io_b", false,-1, 32,0);
        vcdp->declQuad(c+15201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder io_out", false,-1, 32,0);
        vcdp->declQuad(c+15197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_a", false,-1, 32,0);
        vcdp->declQuad(c+15199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_b", false,-1, 32,0);
        vcdp->declBus(c+15230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_mulAddA", false,-1, 23,0);
        vcdp->declBus(c+15231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_mulAddB", false,-1, 23,0);
        vcdp->declQuad(c+15232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_mulAddC", false,-1, 47,0);
        vcdp->declBit(c+15234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+15235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+15236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+15237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isZeroA", false,-1);
        vcdp->declBit(c+15238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+15239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+15240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_signProd", false,-1);
        vcdp->declBus(c+15241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+15242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_doSubMags", false,-1);
        vcdp->declBus(c+15243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+15244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+15245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul_io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBit(c+15234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+15235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+15236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+15237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+15238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+15239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+15240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+15241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+15242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+15243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+15244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+15245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+15246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_mulAddResult", false,-1, 48,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+15248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_invalidExc", false,-1);
        vcdp->declBit(c+15235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+15249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_isInf", false,-1);
        vcdp->declBit(c+15250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_isZero", false,-1);
        vcdp->declBit(c+15251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_sign", false,-1);
        vcdp->declBus(c+15252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+15253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul_io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+15248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+15235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+15249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+15250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+15251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+15252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+15253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+15201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+15254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declQuad(c+15197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul io_a", false,-1, 32,0);
        vcdp->declQuad(c+15199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul io_b", false,-1, 32,0);
        vcdp->declBus(c+15230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul io_mulAddA", false,-1, 23,0);
        vcdp->declBus(c+15231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul io_mulAddB", false,-1, 23,0);
        vcdp->declQuad(c+15232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul io_mulAddC", false,-1, 47,0);
        vcdp->declBit(c+15234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+15235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+15236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+15237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isZeroA", false,-1);
        vcdp->declBit(c+15238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+15239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+15240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_signProd", false,-1);
        vcdp->declBus(c+15241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+15242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_doSubMags", false,-1);
        vcdp->declBus(c+15243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+15244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+15245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBus(c+15255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA_exp", false,-1, 8,0);
        vcdp->declBit(c+15237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA_isZero", false,-1);
        vcdp->declBit(c+15256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA_isSpecial", false,-1);
        vcdp->declBit(c+15257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA__isNaN", false,-1);
        vcdp->declBit(c+15258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA__sign", false,-1);
        vcdp->declBus(c+15259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA__sExp", false,-1, 9,0);
        vcdp->declBus(c+15260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul rawA__sig", false,-1, 24,0);
        vcdp->declBus(c+15261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB_exp", false,-1, 8,0);
        vcdp->declBit(c+15239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB_isZero", false,-1);
        vcdp->declBit(c+15262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB_isSpecial", false,-1);
        vcdp->declBit(c+15263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB__isNaN", false,-1);
        vcdp->declBit(c+15264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB__sign", false,-1);
        vcdp->declBus(c+15265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB__sExp", false,-1, 9,0);
        vcdp->declBus(c+15266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul rawB__sig", false,-1, 24,0);
        vcdp->declBus(c+70330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul rawC__sExp", false,-1, 9,0);
        vcdp->declBit(c+15267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul signProd", false,-1);
        vcdp->declBus(c+15268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul sExpAlignedProd", false,-1, 10,0);
        vcdp->declBus(c+15268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul sNatCAlignDist", false,-1, 10,0);
        vcdp->declBus(c+15269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul posNatCAlignDist", false,-1, 9,0);
        vcdp->declBit(c+15270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul isMinCAlign", false,-1);
        vcdp->declBus(c+15271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul CAlignDist", false,-1, 6,0);
        vcdp->declArray(c+15272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul mainAlignedSigC", false,-1, 77,0);
        vcdp->declArray(c+15275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul alignedSigC_hi", false,-1, 74,0);
        vcdp->declArray(c+15278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_preMul alignedSigC", false,-1, 75,0);
        vcdp->declBit(c+15234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+15235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+15236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+15237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isZeroA", false,-1);
    }
}

void VTestHarness::traceInitThis__502(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+15238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+15239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+15240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+15241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+15242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+15243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+15244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+15245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+15246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_mulAddResult", false,-1, 48,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+15248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_invalidExc", false,-1);
        vcdp->declBit(c+15235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+15249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_isInf", false,-1);
        vcdp->declBit(c+15250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_isZero", false,-1);
        vcdp->declBit(c+15251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_sign", false,-1);
        vcdp->declBus(c+15252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+15253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul roundingMode_min", false,-1);
        vcdp->declBit(c+15281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_sign", false,-1);
        vcdp->declArray(c+15282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul sigSum", false,-1, 74,0);
        vcdp->declBus(c+15285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_sExp", false,-1, 9,0);
        vcdp->declQuad(c+15286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_absSigSum", false,-1, 49,0);
        vcdp->declBit(c+15288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_absSigSumExtra", false,-1);
        vcdp->declBus(c+15289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_mainSig", false,-1, 28,0);
        vcdp->declBit(c+15290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+15291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+15292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+15293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+15294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+15295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+15296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBus(c+15297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_shift", false,-1, 8,0);
        vcdp->declBit(c+15298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_reduced4SigExtra", false,-1);
        vcdp->declBus(c+15299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul CDom_sig", false,-1, 26,0);
        vcdp->declBit(c+15300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_signSigSum", false,-1);
        vcdp->declQuad(c+15301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_absSigSum", false,-1, 50,0);
        vcdp->declBit(c+15303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_0", false,-1);
        vcdp->declBit(c+15304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_1", false,-1);
        vcdp->declBit(c+15305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_2", false,-1);
        vcdp->declBit(c+15306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_3", false,-1);
        vcdp->declBit(c+15307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_4", false,-1);
        vcdp->declBit(c+15308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_5", false,-1);
        vcdp->declBit(c+15309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_6", false,-1);
        vcdp->declBit(c+15310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_7", false,-1);
        vcdp->declBit(c+15311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_8", false,-1);
        vcdp->declBit(c+15312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_9", false,-1);
        vcdp->declBit(c+15313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_10", false,-1);
        vcdp->declBit(c+15314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_11", false,-1);
        vcdp->declBit(c+15315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_12", false,-1);
        vcdp->declBit(c+15316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_13", false,-1);
        vcdp->declBit(c+15317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_14", false,-1);
        vcdp->declBit(c+15318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_15", false,-1);
        vcdp->declBit(c+15319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_16", false,-1);
        vcdp->declBit(c+15320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_17", false,-1);
        vcdp->declBit(c+15321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_18", false,-1);
        vcdp->declBit(c+15322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_19", false,-1);
        vcdp->declBit(c+15323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_20", false,-1);
        vcdp->declBit(c+15324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_21", false,-1);
        vcdp->declBit(c+15325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_22", false,-1);
        vcdp->declBit(c+15326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_23", false,-1);
        vcdp->declBit(c+15327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_24", false,-1);
        vcdp->declBit(c+15328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_25", false,-1);
        vcdp->declBus(c+15329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo_lo", false,-1, 5,0);
        vcdp->declBus(c+15330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo", false,-1, 12,0);
        vcdp->declBus(c+15331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_hi_lo", false,-1, 5,0);
        vcdp->declBus(c+15332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum", false,-1, 25,0);
        vcdp->declBus(c+15333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_normDistReduced2", false,-1, 4,0);
        vcdp->declBus(c+15334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_nearNormDist", false,-1, 5,0);
        vcdp->declBus(c+15335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_sExp", false,-1, 9,0);
        vcdp->declBus(c+15336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_mainSig", false,-1, 28,0);
        vcdp->declBit(c+15337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+15338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+15339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+15340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+15341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+15342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+15343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBus(c+15344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_shift", false,-1, 16,0);
        vcdp->declBit(c+15345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra", false,-1);
        vcdp->declBus(c+15253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_sig", false,-1, 26,0);
        vcdp->declBit(c+15346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_completeCancellation", false,-1);
        vcdp->declBit(c+15347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notCDom_sign", false,-1);
        vcdp->declBit(c+15249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notNaN_isInfProd", false,-1);
        vcdp->declBit(c+15249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notNaN_isInfOut", false,-1);
        vcdp->declBit(c+15348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder mulAddRecFNToRaw_postMul notNaN_addZeros", false,-1);
        vcdp->declBit(c+15248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+15235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+15249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+15250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+15251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+15252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+15253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+15201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+15254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+15248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_infiniteExc", false,-1);
    }
}

void VTestHarness::traceInitThis__503(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+15235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+15249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+15250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+15251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+15252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+15253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+15201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+15254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+15248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_infiniteExc", false,-1);
        vcdp->declBit(c+15235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+15249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+15250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+15251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+15252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+15253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+15201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+15254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_even", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_min", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_max", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_odd", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMagUp", false,-1);
        vcdp->declBit(c+15349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN doShiftSigDown1", false,-1);
        vcdp->declBit(c+15350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb", false,-1);
        vcdp->declBus(c+15351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs", false,-1, 7,0);
        vcdp->declBit(c+15352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_1", false,-1);
        vcdp->declBus(c+15353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_1", false,-1, 6,0);
        vcdp->declBit(c+15354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_2", false,-1);
        vcdp->declBus(c+15355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_2", false,-1, 5,0);
        vcdp->declArray(c+15356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_shift", false,-1, 64,0);
        vcdp->declBus(c+15359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundMask", false,-1, 26,0);
        vcdp->declBus(c+15360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN shiftedRoundMask", false,-1, 26,0);
        vcdp->declBus(c+15361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundPosMask", false,-1, 26,0);
        vcdp->declBit(c+15362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundPosBit", false,-1);
        vcdp->declBit(c+15363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN anyRoundExtra", false,-1);
        vcdp->declBit(c+15364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN anyRound", false,-1);
        vcdp->declBit(c+15362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundIncr", false,-1);
        vcdp->declBus(c+15365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundedSig", false,-1, 25,0);
        vcdp->declBus(c+15366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN sRoundedExp", false,-1, 10,0);
        vcdp->declBus(c+15367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+15368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBit(c+15369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_overflow", false,-1);
        vcdp->declBit(c+15370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_totalUnderflow", false,-1);
        vcdp->declBit(c+15371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundPosBit", false,-1);
        vcdp->declBit(c+15372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_anyRound", false,-1);
        vcdp->declBit(c+15371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundIncr", false,-1);
        vcdp->declBit(c+15373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN roundCarry", false,-1);
        vcdp->declBit(c+15374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_underflow", false,-1);
        vcdp->declBit(c+15375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN common_inexact", false,-1);
        vcdp->declBit(c+15376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN isNaNOut", false,-1);
        vcdp->declBit(c+15249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isSpecialInfOut", false,-1);
        vcdp->declBit(c+15377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN commonCase", false,-1);
        vcdp->declBit(c+15378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN overflow", false,-1);
        vcdp->declBit(c+15379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN underflow", false,-1);
        vcdp->declBit(c+15380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN inexact", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN overflow_roundMagUp", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN pegMinNonzeroMagOut", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN pegMaxFiniteMagOut", false,-1);
        vcdp->declBit(c+15381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isInfOut", false,-1);
        vcdp->declBit(c+15382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN signOut", false,-1);
        vcdp->declBus(c+15383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN expOut", false,-1, 8,0);
        vcdp->declBus(c+15384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
        vcdp->declBus(c+15385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declBus(c+15386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_lo", false,-1, 1,0);
        vcdp->declBus(c+15387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_muladder roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_hi", false,-1, 2,0);
        vcdp->declQuad(c+15201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in io_in", false,-1, 32,0);
        vcdp->declBus(c+15203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in io_out", false,-1, 7,0);
        vcdp->declBus(c+15204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in io_intExceptionFlags", false,-1, 2,0);
        vcdp->declBus(c+15388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in rawIn_exp", false,-1, 8,0);
        vcdp->declBit(c+15389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in rawIn_isZero", false,-1);
        vcdp->declBit(c+15390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in rawIn_isSpecial", false,-1);
        vcdp->declBit(c+15391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in rawIn__isNaN", false,-1);
        vcdp->declBit(c+15392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in rawIn__isInf", false,-1);
        vcdp->declBit(c+15216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in rawIn__sign", false,-1);
        vcdp->declBus(c+15393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in rawIn__sExp", false,-1, 9,0);
        vcdp->declBus(c+15394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in rawIn__sig", false,-1, 24,0);
        vcdp->declBit(c+15395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in magGeOne", false,-1);
        vcdp->declBus(c+15396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in posExp", false,-1, 7,0);
        vcdp->declBit(c+15397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in magJustBelowOne", false,-1);
        vcdp->declBus(c+15398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in shiftedSig", false,-1, 30,0);
        vcdp->declBus(c+15399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in alignedSig", false,-1, 9,0);
        vcdp->declBus(c+15400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in unroundedInt", false,-1, 7,0);
        vcdp->declBit(c+15401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in common_inexact", false,-1);
        vcdp->declBit(c+15402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in roundIncr_near_even", false,-1);
        vcdp->declBus(c+15403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in complUnroundedInt", false,-1, 7,0);
        vcdp->declBus(c+15404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in roundedInt", false,-1, 7,0);
        vcdp->declBit(c+15405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in magGeOne_atOverflowEdge", false,-1);
        vcdp->declBit(c+15406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in roundCarryBut2", false,-1);
        vcdp->declBit(c+15407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in common_overflow", false,-1);
        vcdp->declBit(c+15408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in invalidExc", false,-1);
        vcdp->declBit(c+15215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in overflow", false,-1);
        vcdp->declBit(c+15409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in inexact", false,-1);
        vcdp->declBit(c+15410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in excSign", false,-1);
        vcdp->declBus(c+15411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in excOut", false,-1, 7,0);
        vcdp->declBus(c+15412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm pipe_3 out_bits_data_rec_fn_to_in io_intExceptionFlags_hi", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 reset", false,-1);
    }
}

void VTestHarness::traceInitThis__504(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_ready", false,-1);
        vcdp->declBit(c+12534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_valid", false,-1);
        vcdp->declBus(c+12535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_in_0", false,-1, 31,0);
        vcdp->declBus(c+12536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_in_1", false,-1, 31,0);
        vcdp->declBus(c+12537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_in_2", false,-1, 31,0);
        vcdp->declBus(c+12538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_in_3", false,-1, 31,0);
        vcdp->declBus(c+12539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_in_4", false,-1, 31,0);
        vcdp->declBus(c+12540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_in_5", false,-1, 31,0);
        vcdp->declBus(c+12541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_in_6", false,-1, 31,0);
        vcdp->declBus(c+12542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_in_7", false,-1, 31,0);
        vcdp->declBus(c+12543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_in_8", false,-1, 31,0);
        vcdp->declBus(c+12544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_in_9", false,-1, 31,0);
        vcdp->declBus(c+12545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_in_10", false,-1, 31,0);
        vcdp->declBus(c+12546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_in_11", false,-1, 31,0);
        vcdp->declBus(c+12547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_in_12", false,-1, 31,0);
        vcdp->declBus(c+12548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_in_13", false,-1, 31,0);
        vcdp->declBus(c+12549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_in_14", false,-1, 31,0);
        vcdp->declBus(c+12550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_in_15", false,-1, 31,0);
        vcdp->declBus(c+49736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_repeats", false,-1, 15,0);
        vcdp->declBit(c+12419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_last", false,-1);
        vcdp->declBus(c+12354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_addr", false,-1, 13,0);
        vcdp->declBit(c+12355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_0", false,-1);
        vcdp->declBit(c+12356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_1", false,-1);
        vcdp->declBit(c+12357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_2", false,-1);
        vcdp->declBit(c+12358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_3", false,-1);
        vcdp->declBit(c+12359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_4", false,-1);
        vcdp->declBit(c+12360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_5", false,-1);
        vcdp->declBit(c+12361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_6", false,-1);
        vcdp->declBit(c+12362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_7", false,-1);
        vcdp->declBit(c+12363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_8", false,-1);
        vcdp->declBit(c+12364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_9", false,-1);
        vcdp->declBit(c+12365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_10", false,-1);
        vcdp->declBit(c+12366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_11", false,-1);
        vcdp->declBit(c+12367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_12", false,-1);
        vcdp->declBit(c+12368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_13", false,-1);
        vcdp->declBit(c+12369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_14", false,-1);
        vcdp->declBit(c+12370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_15", false,-1);
        vcdp->declBit(c+12371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_16", false,-1);
        vcdp->declBit(c+12372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_17", false,-1);
        vcdp->declBit(c+12373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_18", false,-1);
        vcdp->declBit(c+12374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_19", false,-1);
        vcdp->declBit(c+12375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_20", false,-1);
        vcdp->declBit(c+12376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_21", false,-1);
        vcdp->declBit(c+12377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_22", false,-1);
        vcdp->declBit(c+12378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_23", false,-1);
        vcdp->declBit(c+12379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_24", false,-1);
        vcdp->declBit(c+12380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_25", false,-1);
        vcdp->declBit(c+12381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_26", false,-1);
        vcdp->declBit(c+12382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_27", false,-1);
        vcdp->declBit(c+12383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_28", false,-1);
        vcdp->declBit(c+12384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_29", false,-1);
        vcdp->declBit(c+12385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_30", false,-1);
        vcdp->declBit(c+12386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_31", false,-1);
        vcdp->declBit(c+12387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_32", false,-1);
        vcdp->declBit(c+12388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_33", false,-1);
        vcdp->declBit(c+12389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_34", false,-1);
        vcdp->declBit(c+12390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_35", false,-1);
        vcdp->declBit(c+12391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_36", false,-1);
        vcdp->declBit(c+12392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_37", false,-1);
        vcdp->declBit(c+12393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_38", false,-1);
        vcdp->declBit(c+12394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_39", false,-1);
        vcdp->declBit(c+12395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_40", false,-1);
        vcdp->declBit(c+12396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_41", false,-1);
        vcdp->declBit(c+12397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_42", false,-1);
        vcdp->declBit(c+12398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_43", false,-1);
        vcdp->declBit(c+12399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_44", false,-1);
        vcdp->declBit(c+12400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_45", false,-1);
        vcdp->declBit(c+12401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_46", false,-1);
        vcdp->declBit(c+12402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_47", false,-1);
        vcdp->declBit(c+12403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_48", false,-1);
        vcdp->declBit(c+12404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_49", false,-1);
        vcdp->declBit(c+12405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_50", false,-1);
        vcdp->declBit(c+12406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_51", false,-1);
        vcdp->declBit(c+12407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_52", false,-1);
        vcdp->declBit(c+12408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_53", false,-1);
        vcdp->declBit(c+12409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_54", false,-1);
        vcdp->declBit(c+12410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_55", false,-1);
        vcdp->declBit(c+12411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_56", false,-1);
        vcdp->declBit(c+12412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_57", false,-1);
        vcdp->declBit(c+12413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_58", false,-1);
        vcdp->declBit(c+12414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_59", false,-1);
        vcdp->declBit(c+12415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_60", false,-1);
        vcdp->declBit(c+12416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_61", false,-1);
        vcdp->declBit(c+12417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_62", false,-1);
        vcdp->declBit(c+12418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_mask_63", false,-1);
        vcdp->declBit(c+49732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+49733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+49739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_req_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+12551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_ready", false,-1);
        vcdp->declBit(c+49858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_valid", false,-1);
        vcdp->declBus(c+49859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_out_0", false,-1, 31,0);
        vcdp->declBus(c+49860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_out_1", false,-1, 31,0);
        vcdp->declBus(c+49861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_out_2", false,-1, 31,0);
        vcdp->declBus(c+49862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_out_3", false,-1, 31,0);
        vcdp->declBus(c+49863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_out_4", false,-1, 31,0);
        vcdp->declBus(c+49864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_out_5", false,-1, 31,0);
        vcdp->declBus(c+49865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_out_6", false,-1, 31,0);
        vcdp->declBus(c+49866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_out_7", false,-1, 31,0);
        vcdp->declBus(c+49867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_out_8", false,-1, 31,0);
        vcdp->declBus(c+49868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_out_9", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__505(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+49869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_out_10", false,-1, 31,0);
        vcdp->declBus(c+49870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_out_11", false,-1, 31,0);
        vcdp->declBus(c+49871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_out_12", false,-1, 31,0);
        vcdp->declBus(c+49872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_out_13", false,-1, 31,0);
        vcdp->declBus(c+49873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_out_14", false,-1, 31,0);
        vcdp->declBus(c+49874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_out_15", false,-1, 31,0);
        vcdp->declBus(c+49875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_row", false,-1, 15,0);
        vcdp->declBit(c+12552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_last", false,-1);
        vcdp->declBus(c+49876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_addr", false,-1, 13,0);
        vcdp->declBit(c+49877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_0", false,-1);
        vcdp->declBit(c+49878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_1", false,-1);
        vcdp->declBit(c+49879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_2", false,-1);
        vcdp->declBit(c+49880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_3", false,-1);
        vcdp->declBit(c+49881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_4", false,-1);
        vcdp->declBit(c+49882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_5", false,-1);
        vcdp->declBit(c+49883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_6", false,-1);
        vcdp->declBit(c+49884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_7", false,-1);
        vcdp->declBit(c+49885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_8", false,-1);
        vcdp->declBit(c+49886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_9", false,-1);
        vcdp->declBit(c+49887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_10", false,-1);
        vcdp->declBit(c+49888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_11", false,-1);
        vcdp->declBit(c+49889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_12", false,-1);
        vcdp->declBit(c+49890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_13", false,-1);
        vcdp->declBit(c+49891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_14", false,-1);
        vcdp->declBit(c+49892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_15", false,-1);
        vcdp->declBit(c+49893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_16", false,-1);
        vcdp->declBit(c+49894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_17", false,-1);
        vcdp->declBit(c+49895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_18", false,-1);
        vcdp->declBit(c+49896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_19", false,-1);
        vcdp->declBit(c+49897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_20", false,-1);
        vcdp->declBit(c+49898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_21", false,-1);
        vcdp->declBit(c+49899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_22", false,-1);
        vcdp->declBit(c+49900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_23", false,-1);
        vcdp->declBit(c+49901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_24", false,-1);
        vcdp->declBit(c+49902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_25", false,-1);
        vcdp->declBit(c+49903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_26", false,-1);
        vcdp->declBit(c+49904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_27", false,-1);
        vcdp->declBit(c+49905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_28", false,-1);
        vcdp->declBit(c+49906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_29", false,-1);
        vcdp->declBit(c+49907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_30", false,-1);
        vcdp->declBit(c+49908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_31", false,-1);
        vcdp->declBit(c+49909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_32", false,-1);
        vcdp->declBit(c+49910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_33", false,-1);
        vcdp->declBit(c+49911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_34", false,-1);
        vcdp->declBit(c+49912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_35", false,-1);
        vcdp->declBit(c+49913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_36", false,-1);
        vcdp->declBit(c+49914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_37", false,-1);
        vcdp->declBit(c+49915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_38", false,-1);
        vcdp->declBit(c+49916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_39", false,-1);
        vcdp->declBit(c+49917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_40", false,-1);
        vcdp->declBit(c+49918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_41", false,-1);
        vcdp->declBit(c+49919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_42", false,-1);
        vcdp->declBit(c+49920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_43", false,-1);
        vcdp->declBit(c+49921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_44", false,-1);
        vcdp->declBit(c+49922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_45", false,-1);
        vcdp->declBit(c+49923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_46", false,-1);
        vcdp->declBit(c+49924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_47", false,-1);
        vcdp->declBit(c+49925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_48", false,-1);
        vcdp->declBit(c+49926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_49", false,-1);
        vcdp->declBit(c+49927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_50", false,-1);
        vcdp->declBit(c+49928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_51", false,-1);
        vcdp->declBit(c+49929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_52", false,-1);
        vcdp->declBit(c+49930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_53", false,-1);
        vcdp->declBit(c+49931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_54", false,-1);
        vcdp->declBit(c+49932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_55", false,-1);
        vcdp->declBit(c+49933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_56", false,-1);
        vcdp->declBit(c+49934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_57", false,-1);
        vcdp->declBit(c+49935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_58", false,-1);
        vcdp->declBit(c+49936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_59", false,-1);
        vcdp->declBit(c+49937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_60", false,-1);
        vcdp->declBit(c+49938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_61", false,-1);
        vcdp->declBit(c+49939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_62", false,-1);
        vcdp->declBit(c+49940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_mask_63", false,-1);
        vcdp->declBit(c+49941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+49942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+49943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 io_resp_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+12551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_ready", false,-1);
        vcdp->declBit(c+49858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_valid", false,-1);
        vcdp->declBus(c+49859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_out_0", false,-1, 31,0);
        vcdp->declBus(c+49860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_out_1", false,-1, 31,0);
        vcdp->declBus(c+49861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_out_2", false,-1, 31,0);
        vcdp->declBus(c+49862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_out_3", false,-1, 31,0);
        vcdp->declBus(c+49863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_out_4", false,-1, 31,0);
        vcdp->declBus(c+49864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_out_5", false,-1, 31,0);
        vcdp->declBus(c+49865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_out_6", false,-1, 31,0);
        vcdp->declBus(c+49866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_out_7", false,-1, 31,0);
        vcdp->declBus(c+49867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_out_8", false,-1, 31,0);
        vcdp->declBus(c+49868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_out_9", false,-1, 31,0);
        vcdp->declBus(c+49869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_out_10", false,-1, 31,0);
        vcdp->declBus(c+49870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_out_11", false,-1, 31,0);
        vcdp->declBus(c+49871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_out_12", false,-1, 31,0);
        vcdp->declBus(c+49872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_out_13", false,-1, 31,0);
        vcdp->declBus(c+49873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_out_14", false,-1, 31,0);
        vcdp->declBus(c+49874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_out_15", false,-1, 31,0);
        vcdp->declBus(c+49875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_row", false,-1, 15,0);
        vcdp->declBit(c+12552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_last", false,-1);
        vcdp->declBus(c+49876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_addr", false,-1, 13,0);
        vcdp->declBit(c+49877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_0", false,-1);
        vcdp->declBit(c+49878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_1", false,-1);
        vcdp->declBit(c+49879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_2", false,-1);
    }
}

void VTestHarness::traceInitThis__506(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_3", false,-1);
        vcdp->declBit(c+49881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_4", false,-1);
        vcdp->declBit(c+49882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_5", false,-1);
        vcdp->declBit(c+49883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_6", false,-1);
        vcdp->declBit(c+49884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_7", false,-1);
        vcdp->declBit(c+49885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_8", false,-1);
        vcdp->declBit(c+49886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_9", false,-1);
        vcdp->declBit(c+49887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_10", false,-1);
        vcdp->declBit(c+49888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_11", false,-1);
        vcdp->declBit(c+49889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_12", false,-1);
        vcdp->declBit(c+49890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_13", false,-1);
        vcdp->declBit(c+49891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_14", false,-1);
        vcdp->declBit(c+49892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_15", false,-1);
        vcdp->declBit(c+49893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_16", false,-1);
        vcdp->declBit(c+49894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_17", false,-1);
        vcdp->declBit(c+49895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_18", false,-1);
        vcdp->declBit(c+49896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_19", false,-1);
        vcdp->declBit(c+49897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_20", false,-1);
        vcdp->declBit(c+49898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_21", false,-1);
        vcdp->declBit(c+49899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_22", false,-1);
        vcdp->declBit(c+49900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_23", false,-1);
        vcdp->declBit(c+49901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_24", false,-1);
        vcdp->declBit(c+49902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_25", false,-1);
        vcdp->declBit(c+49903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_26", false,-1);
        vcdp->declBit(c+49904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_27", false,-1);
        vcdp->declBit(c+49905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_28", false,-1);
        vcdp->declBit(c+49906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_29", false,-1);
        vcdp->declBit(c+49907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_30", false,-1);
        vcdp->declBit(c+49908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_31", false,-1);
        vcdp->declBit(c+49909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_32", false,-1);
        vcdp->declBit(c+49910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_33", false,-1);
        vcdp->declBit(c+49911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_34", false,-1);
        vcdp->declBit(c+49912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_35", false,-1);
        vcdp->declBit(c+49913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_36", false,-1);
        vcdp->declBit(c+49914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_37", false,-1);
        vcdp->declBit(c+49915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_38", false,-1);
        vcdp->declBit(c+49916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_39", false,-1);
        vcdp->declBit(c+49917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_40", false,-1);
        vcdp->declBit(c+49918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_41", false,-1);
        vcdp->declBit(c+49919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_42", false,-1);
        vcdp->declBit(c+49920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_43", false,-1);
        vcdp->declBit(c+49921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_44", false,-1);
        vcdp->declBit(c+49922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_45", false,-1);
        vcdp->declBit(c+49923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_46", false,-1);
        vcdp->declBit(c+49924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_47", false,-1);
        vcdp->declBit(c+49925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_48", false,-1);
        vcdp->declBit(c+49926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_49", false,-1);
        vcdp->declBit(c+49927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_50", false,-1);
        vcdp->declBit(c+49928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_51", false,-1);
        vcdp->declBit(c+49929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_52", false,-1);
        vcdp->declBit(c+49930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_53", false,-1);
        vcdp->declBit(c+49931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_54", false,-1);
        vcdp->declBit(c+49932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_55", false,-1);
        vcdp->declBit(c+49933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_56", false,-1);
        vcdp->declBit(c+49934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_57", false,-1);
        vcdp->declBit(c+49935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_58", false,-1);
        vcdp->declBit(c+49936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_59", false,-1);
        vcdp->declBit(c+49937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_60", false,-1);
        vcdp->declBit(c+49938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_61", false,-1);
        vcdp->declBit(c+49939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_62", false,-1);
        vcdp->declBit(c+49940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_mask_63", false,-1);
        vcdp->declBit(c+49941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+49942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+49943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_in_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+12551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_ready", false,-1);
        vcdp->declBit(c+49858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_valid", false,-1);
        vcdp->declBus(c+49859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_out_0", false,-1, 31,0);
        vcdp->declBus(c+49860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_out_1", false,-1, 31,0);
        vcdp->declBus(c+49861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_out_2", false,-1, 31,0);
        vcdp->declBus(c+49862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_out_3", false,-1, 31,0);
        vcdp->declBus(c+49863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_out_4", false,-1, 31,0);
        vcdp->declBus(c+49864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_out_5", false,-1, 31,0);
        vcdp->declBus(c+49865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_out_6", false,-1, 31,0);
        vcdp->declBus(c+49866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_out_7", false,-1, 31,0);
        vcdp->declBus(c+49867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_out_8", false,-1, 31,0);
        vcdp->declBus(c+49868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_out_9", false,-1, 31,0);
        vcdp->declBus(c+49869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_out_10", false,-1, 31,0);
        vcdp->declBus(c+49870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_out_11", false,-1, 31,0);
        vcdp->declBus(c+49871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_out_12", false,-1, 31,0);
        vcdp->declBus(c+49872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_out_13", false,-1, 31,0);
        vcdp->declBus(c+49873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_out_14", false,-1, 31,0);
        vcdp->declBus(c+49874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_out_15", false,-1, 31,0);
        vcdp->declBus(c+49875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_row", false,-1, 15,0);
        vcdp->declBit(c+12552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_last", false,-1);
        vcdp->declBus(c+49876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_addr", false,-1, 13,0);
        vcdp->declBit(c+49877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_0", false,-1);
        vcdp->declBit(c+49878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_1", false,-1);
        vcdp->declBit(c+49879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_2", false,-1);
        vcdp->declBit(c+49880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_3", false,-1);
        vcdp->declBit(c+49881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_4", false,-1);
        vcdp->declBit(c+49882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_5", false,-1);
        vcdp->declBit(c+49883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_6", false,-1);
        vcdp->declBit(c+49884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_7", false,-1);
        vcdp->declBit(c+49885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_8", false,-1);
        vcdp->declBit(c+49886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_9", false,-1);
        vcdp->declBit(c+49887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_10", false,-1);
        vcdp->declBit(c+49888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_11", false,-1);
        vcdp->declBit(c+49889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_12", false,-1);
        vcdp->declBit(c+49890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_13", false,-1);
        vcdp->declBit(c+49891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_14", false,-1);
    }
}

void VTestHarness::traceInitThis__507(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_15", false,-1);
        vcdp->declBit(c+49893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_16", false,-1);
        vcdp->declBit(c+49894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_17", false,-1);
        vcdp->declBit(c+49895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_18", false,-1);
        vcdp->declBit(c+49896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_19", false,-1);
        vcdp->declBit(c+49897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_20", false,-1);
        vcdp->declBit(c+49898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_21", false,-1);
        vcdp->declBit(c+49899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_22", false,-1);
        vcdp->declBit(c+49900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_23", false,-1);
        vcdp->declBit(c+49901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_24", false,-1);
        vcdp->declBit(c+49902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_25", false,-1);
        vcdp->declBit(c+49903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_26", false,-1);
        vcdp->declBit(c+49904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_27", false,-1);
        vcdp->declBit(c+49905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_28", false,-1);
        vcdp->declBit(c+49906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_29", false,-1);
        vcdp->declBit(c+49907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_30", false,-1);
        vcdp->declBit(c+49908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_31", false,-1);
        vcdp->declBit(c+49909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_32", false,-1);
        vcdp->declBit(c+49910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_33", false,-1);
        vcdp->declBit(c+49911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_34", false,-1);
        vcdp->declBit(c+49912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_35", false,-1);
        vcdp->declBit(c+49913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_36", false,-1);
        vcdp->declBit(c+49914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_37", false,-1);
        vcdp->declBit(c+49915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_38", false,-1);
        vcdp->declBit(c+49916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_39", false,-1);
        vcdp->declBit(c+49917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_40", false,-1);
        vcdp->declBit(c+49918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_41", false,-1);
        vcdp->declBit(c+49919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_42", false,-1);
        vcdp->declBit(c+49920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_43", false,-1);
        vcdp->declBit(c+49921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_44", false,-1);
        vcdp->declBit(c+49922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_45", false,-1);
        vcdp->declBit(c+49923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_46", false,-1);
        vcdp->declBit(c+49924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_47", false,-1);
        vcdp->declBit(c+49925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_48", false,-1);
        vcdp->declBit(c+49926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_49", false,-1);
        vcdp->declBit(c+49927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_50", false,-1);
        vcdp->declBit(c+49928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_51", false,-1);
        vcdp->declBit(c+49929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_52", false,-1);
        vcdp->declBit(c+49930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_53", false,-1);
        vcdp->declBit(c+49931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_54", false,-1);
        vcdp->declBit(c+49932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_55", false,-1);
        vcdp->declBit(c+49933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_56", false,-1);
        vcdp->declBit(c+49934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_57", false,-1);
        vcdp->declBit(c+49935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_58", false,-1);
        vcdp->declBit(c+49936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_59", false,-1);
        vcdp->declBit(c+49937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_60", false,-1);
        vcdp->declBit(c+49938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_61", false,-1);
        vcdp->declBit(c+49939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_62", false,-1);
        vcdp->declBit(c+49940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_mask_63", false,-1);
        vcdp->declBit(c+49941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+49942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+49943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe_io_out_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_valid", false,-1);
        vcdp->declBus(c+49859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_in_0", false,-1, 31,0);
        vcdp->declBus(c+49860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_in_1", false,-1, 31,0);
        vcdp->declBus(c+49861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_in_2", false,-1, 31,0);
        vcdp->declBus(c+49862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_in_3", false,-1, 31,0);
        vcdp->declBus(c+49863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_in_4", false,-1, 31,0);
        vcdp->declBus(c+49864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_in_5", false,-1, 31,0);
        vcdp->declBus(c+49865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_in_6", false,-1, 31,0);
        vcdp->declBus(c+49866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_in_7", false,-1, 31,0);
        vcdp->declBus(c+49867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_in_8", false,-1, 31,0);
        vcdp->declBus(c+49868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_in_9", false,-1, 31,0);
        vcdp->declBus(c+49869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_in_10", false,-1, 31,0);
        vcdp->declBus(c+49870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_in_11", false,-1, 31,0);
        vcdp->declBus(c+49871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_in_12", false,-1, 31,0);
        vcdp->declBus(c+49872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_in_13", false,-1, 31,0);
        vcdp->declBus(c+49873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_in_14", false,-1, 31,0);
        vcdp->declBus(c+49874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_in_15", false,-1, 31,0);
        vcdp->declBus(c+49875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_repeats", false,-1, 15,0);
        vcdp->declBit(c+52019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_last", false,-1);
        vcdp->declBus(c+49876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_addr", false,-1, 13,0);
        vcdp->declBit(c+49877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_0", false,-1);
        vcdp->declBit(c+49878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_1", false,-1);
        vcdp->declBit(c+49879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_2", false,-1);
        vcdp->declBit(c+49880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_3", false,-1);
        vcdp->declBit(c+49881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_4", false,-1);
        vcdp->declBit(c+49882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_5", false,-1);
        vcdp->declBit(c+49883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_6", false,-1);
        vcdp->declBit(c+49884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_7", false,-1);
        vcdp->declBit(c+49885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_8", false,-1);
        vcdp->declBit(c+49886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_9", false,-1);
        vcdp->declBit(c+49887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_10", false,-1);
        vcdp->declBit(c+49888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_11", false,-1);
        vcdp->declBit(c+49889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_12", false,-1);
        vcdp->declBit(c+49890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_13", false,-1);
        vcdp->declBit(c+49891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_14", false,-1);
        vcdp->declBit(c+49892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_15", false,-1);
        vcdp->declBit(c+49893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_16", false,-1);
        vcdp->declBit(c+49894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_17", false,-1);
        vcdp->declBit(c+49895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_18", false,-1);
        vcdp->declBit(c+49896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_19", false,-1);
        vcdp->declBit(c+49897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_20", false,-1);
        vcdp->declBit(c+49898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_21", false,-1);
        vcdp->declBit(c+49899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_22", false,-1);
        vcdp->declBit(c+49900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_23", false,-1);
        vcdp->declBit(c+49901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_24", false,-1);
        vcdp->declBit(c+49902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_25", false,-1);
        vcdp->declBit(c+49903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_26", false,-1);
        vcdp->declBit(c+49904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_27", false,-1);
    }
}

void VTestHarness::traceInitThis__508(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_28", false,-1);
        vcdp->declBit(c+49906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_29", false,-1);
        vcdp->declBit(c+49907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_30", false,-1);
        vcdp->declBit(c+49908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_31", false,-1);
        vcdp->declBit(c+49909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_32", false,-1);
        vcdp->declBit(c+49910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_33", false,-1);
        vcdp->declBit(c+49911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_34", false,-1);
        vcdp->declBit(c+49912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_35", false,-1);
        vcdp->declBit(c+49913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_36", false,-1);
        vcdp->declBit(c+49914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_37", false,-1);
        vcdp->declBit(c+49915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_38", false,-1);
        vcdp->declBit(c+49916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_39", false,-1);
        vcdp->declBit(c+49917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_40", false,-1);
        vcdp->declBit(c+49918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_41", false,-1);
        vcdp->declBit(c+49919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_42", false,-1);
        vcdp->declBit(c+49920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_43", false,-1);
        vcdp->declBit(c+49921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_44", false,-1);
        vcdp->declBit(c+49922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_45", false,-1);
        vcdp->declBit(c+49923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_46", false,-1);
        vcdp->declBit(c+49924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_47", false,-1);
        vcdp->declBit(c+49925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_48", false,-1);
        vcdp->declBit(c+49926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_49", false,-1);
        vcdp->declBit(c+49927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_50", false,-1);
        vcdp->declBit(c+49928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_51", false,-1);
        vcdp->declBit(c+49929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_52", false,-1);
        vcdp->declBit(c+49930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_53", false,-1);
        vcdp->declBit(c+49931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_54", false,-1);
        vcdp->declBit(c+49932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_55", false,-1);
        vcdp->declBit(c+49933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_56", false,-1);
        vcdp->declBit(c+49934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_57", false,-1);
        vcdp->declBit(c+49935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_58", false,-1);
        vcdp->declBit(c+49936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_59", false,-1);
        vcdp->declBit(c+49937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_60", false,-1);
        vcdp->declBit(c+49938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_61", false,-1);
        vcdp->declBit(c+49939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_62", false,-1);
        vcdp->declBit(c+49940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_mask_63", false,-1);
        vcdp->declBit(c+49941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+49942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+49943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+15413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 in_fire", false,-1);
        vcdp->declBit(c+12551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_ready", false,-1);
        vcdp->declBit(c+49858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_valid", false,-1);
        vcdp->declBus(c+49859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_out_0", false,-1, 31,0);
        vcdp->declBus(c+49860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_out_1", false,-1, 31,0);
        vcdp->declBus(c+49861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_out_2", false,-1, 31,0);
        vcdp->declBus(c+49862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_out_3", false,-1, 31,0);
        vcdp->declBus(c+49863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_out_4", false,-1, 31,0);
        vcdp->declBus(c+49864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_out_5", false,-1, 31,0);
        vcdp->declBus(c+49865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_out_6", false,-1, 31,0);
        vcdp->declBus(c+49866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_out_7", false,-1, 31,0);
        vcdp->declBus(c+49867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_out_8", false,-1, 31,0);
        vcdp->declBus(c+49868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_out_9", false,-1, 31,0);
        vcdp->declBus(c+49869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_out_10", false,-1, 31,0);
        vcdp->declBus(c+49870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_out_11", false,-1, 31,0);
        vcdp->declBus(c+49871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_out_12", false,-1, 31,0);
        vcdp->declBus(c+49872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_out_13", false,-1, 31,0);
        vcdp->declBus(c+49873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_out_14", false,-1, 31,0);
        vcdp->declBus(c+49874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_out_15", false,-1, 31,0);
        vcdp->declBus(c+49875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_row", false,-1, 15,0);
        vcdp->declBit(c+12552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_last", false,-1);
        vcdp->declBus(c+49876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_addr", false,-1, 13,0);
        vcdp->declBit(c+49877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_0", false,-1);
        vcdp->declBit(c+49878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_1", false,-1);
        vcdp->declBit(c+49879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_2", false,-1);
        vcdp->declBit(c+49880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_3", false,-1);
        vcdp->declBit(c+49881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_4", false,-1);
        vcdp->declBit(c+49882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_5", false,-1);
        vcdp->declBit(c+49883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_6", false,-1);
        vcdp->declBit(c+49884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_7", false,-1);
        vcdp->declBit(c+49885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_8", false,-1);
        vcdp->declBit(c+49886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_9", false,-1);
        vcdp->declBit(c+49887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_10", false,-1);
        vcdp->declBit(c+49888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_11", false,-1);
        vcdp->declBit(c+49889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_12", false,-1);
        vcdp->declBit(c+49890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_13", false,-1);
        vcdp->declBit(c+49891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_14", false,-1);
        vcdp->declBit(c+49892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_15", false,-1);
        vcdp->declBit(c+49893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_16", false,-1);
        vcdp->declBit(c+49894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_17", false,-1);
        vcdp->declBit(c+49895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_18", false,-1);
        vcdp->declBit(c+49896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_19", false,-1);
        vcdp->declBit(c+49897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_20", false,-1);
        vcdp->declBit(c+49898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_21", false,-1);
        vcdp->declBit(c+49899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_22", false,-1);
        vcdp->declBit(c+49900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_23", false,-1);
        vcdp->declBit(c+49901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_24", false,-1);
        vcdp->declBit(c+49902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_25", false,-1);
        vcdp->declBit(c+49903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_26", false,-1);
        vcdp->declBit(c+49904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_27", false,-1);
        vcdp->declBit(c+49905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_28", false,-1);
        vcdp->declBit(c+49906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_29", false,-1);
        vcdp->declBit(c+49907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_30", false,-1);
        vcdp->declBit(c+49908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_31", false,-1);
        vcdp->declBit(c+49909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_32", false,-1);
        vcdp->declBit(c+49910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_33", false,-1);
        vcdp->declBit(c+49911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_34", false,-1);
        vcdp->declBit(c+49912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_35", false,-1);
        vcdp->declBit(c+49913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_36", false,-1);
        vcdp->declBit(c+49914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_37", false,-1);
        vcdp->declBit(c+49915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_38", false,-1);
    }
}

void VTestHarness::traceInitThis__509(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_39", false,-1);
        vcdp->declBit(c+49917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_40", false,-1);
        vcdp->declBit(c+49918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_41", false,-1);
        vcdp->declBit(c+49919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_42", false,-1);
        vcdp->declBit(c+49920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_43", false,-1);
        vcdp->declBit(c+49921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_44", false,-1);
        vcdp->declBit(c+49922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_45", false,-1);
        vcdp->declBit(c+49923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_46", false,-1);
        vcdp->declBit(c+49924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_47", false,-1);
        vcdp->declBit(c+49925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_48", false,-1);
        vcdp->declBit(c+49926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_49", false,-1);
        vcdp->declBit(c+49927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_50", false,-1);
        vcdp->declBit(c+49928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_51", false,-1);
        vcdp->declBit(c+49929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_52", false,-1);
        vcdp->declBit(c+49930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_53", false,-1);
        vcdp->declBit(c+49931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_54", false,-1);
        vcdp->declBit(c+49932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_55", false,-1);
        vcdp->declBit(c+49933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_56", false,-1);
        vcdp->declBit(c+49934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_57", false,-1);
        vcdp->declBit(c+49935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_58", false,-1);
        vcdp->declBit(c+49936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_59", false,-1);
        vcdp->declBit(c+49937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_60", false,-1);
        vcdp->declBit(c+49938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_61", false,-1);
        vcdp->declBit(c+49939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_62", false,-1);
        vcdp->declBit(c+49940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_mask_63", false,-1);
        vcdp->declBit(c+49941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+49942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+49943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_in_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+12551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_ready", false,-1);
        vcdp->declBit(c+49858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_valid", false,-1);
        vcdp->declBus(c+49859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_out_0", false,-1, 31,0);
        vcdp->declBus(c+49860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_out_1", false,-1, 31,0);
        vcdp->declBus(c+49861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_out_2", false,-1, 31,0);
        vcdp->declBus(c+49862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_out_3", false,-1, 31,0);
        vcdp->declBus(c+49863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_out_4", false,-1, 31,0);
        vcdp->declBus(c+49864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_out_5", false,-1, 31,0);
        vcdp->declBus(c+49865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_out_6", false,-1, 31,0);
        vcdp->declBus(c+49866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_out_7", false,-1, 31,0);
        vcdp->declBus(c+49867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_out_8", false,-1, 31,0);
        vcdp->declBus(c+49868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_out_9", false,-1, 31,0);
        vcdp->declBus(c+49869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_out_10", false,-1, 31,0);
        vcdp->declBus(c+49870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_out_11", false,-1, 31,0);
        vcdp->declBus(c+49871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_out_12", false,-1, 31,0);
        vcdp->declBus(c+49872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_out_13", false,-1, 31,0);
        vcdp->declBus(c+49873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_out_14", false,-1, 31,0);
        vcdp->declBus(c+49874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_out_15", false,-1, 31,0);
        vcdp->declBus(c+49875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_row", false,-1, 15,0);
        vcdp->declBit(c+12552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_last", false,-1);
        vcdp->declBus(c+49876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_addr", false,-1, 13,0);
        vcdp->declBit(c+49877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_0", false,-1);
        vcdp->declBit(c+49878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_1", false,-1);
        vcdp->declBit(c+49879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_2", false,-1);
        vcdp->declBit(c+49880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_3", false,-1);
        vcdp->declBit(c+49881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_4", false,-1);
        vcdp->declBit(c+49882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_5", false,-1);
        vcdp->declBit(c+49883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_6", false,-1);
        vcdp->declBit(c+49884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_7", false,-1);
        vcdp->declBit(c+49885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_8", false,-1);
        vcdp->declBit(c+49886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_9", false,-1);
        vcdp->declBit(c+49887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_10", false,-1);
        vcdp->declBit(c+49888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_11", false,-1);
        vcdp->declBit(c+49889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_12", false,-1);
        vcdp->declBit(c+49890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_13", false,-1);
        vcdp->declBit(c+49891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_14", false,-1);
        vcdp->declBit(c+49892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_15", false,-1);
        vcdp->declBit(c+49893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_16", false,-1);
        vcdp->declBit(c+49894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_17", false,-1);
        vcdp->declBit(c+49895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_18", false,-1);
        vcdp->declBit(c+49896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_19", false,-1);
        vcdp->declBit(c+49897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_20", false,-1);
        vcdp->declBit(c+49898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_21", false,-1);
        vcdp->declBit(c+49899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_22", false,-1);
        vcdp->declBit(c+49900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_23", false,-1);
        vcdp->declBit(c+49901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_24", false,-1);
        vcdp->declBit(c+49902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_25", false,-1);
        vcdp->declBit(c+49903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_26", false,-1);
        vcdp->declBit(c+49904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_27", false,-1);
        vcdp->declBit(c+49905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_28", false,-1);
        vcdp->declBit(c+49906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_29", false,-1);
        vcdp->declBit(c+49907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_30", false,-1);
        vcdp->declBit(c+49908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_31", false,-1);
        vcdp->declBit(c+49909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_32", false,-1);
        vcdp->declBit(c+49910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_33", false,-1);
        vcdp->declBit(c+49911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_34", false,-1);
        vcdp->declBit(c+49912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_35", false,-1);
        vcdp->declBit(c+49913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_36", false,-1);
        vcdp->declBit(c+49914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_37", false,-1);
        vcdp->declBit(c+49915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_38", false,-1);
        vcdp->declBit(c+49916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_39", false,-1);
        vcdp->declBit(c+49917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_40", false,-1);
        vcdp->declBit(c+49918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_41", false,-1);
        vcdp->declBit(c+49919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_42", false,-1);
        vcdp->declBit(c+49920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_43", false,-1);
        vcdp->declBit(c+49921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_44", false,-1);
        vcdp->declBit(c+49922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_45", false,-1);
        vcdp->declBit(c+49923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_46", false,-1);
        vcdp->declBit(c+49924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_47", false,-1);
        vcdp->declBit(c+49925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_48", false,-1);
        vcdp->declBit(c+49926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_49", false,-1);
        vcdp->declBit(c+49927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_50", false,-1);
    }
}

void VTestHarness::traceInitThis__510(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_51", false,-1);
        vcdp->declBit(c+49929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_52", false,-1);
        vcdp->declBit(c+49930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_53", false,-1);
        vcdp->declBit(c+49931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_54", false,-1);
        vcdp->declBit(c+49932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_55", false,-1);
        vcdp->declBit(c+49933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_56", false,-1);
        vcdp->declBit(c+49934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_57", false,-1);
        vcdp->declBit(c+49935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_58", false,-1);
        vcdp->declBit(c+49936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_59", false,-1);
        vcdp->declBit(c+49937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_60", false,-1);
        vcdp->declBit(c+49938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_61", false,-1);
        vcdp->declBit(c+49939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_62", false,-1);
        vcdp->declBit(c+49940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_mask_63", false,-1);
        vcdp->declBit(c+49941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+49942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+49943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1 pipe io_out_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater reset", false,-1);
        vcdp->declBit(c+12530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_ready", false,-1);
        vcdp->declBit(c+12531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_valid", false,-1);
        vcdp->declBus(c+49818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_in_0", false,-1, 7,0);
        vcdp->declBus(c+49819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_in_1", false,-1, 7,0);
        vcdp->declBus(c+49820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_in_2", false,-1, 7,0);
        vcdp->declBus(c+49821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_in_3", false,-1, 7,0);
        vcdp->declBus(c+49822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_in_4", false,-1, 7,0);
        vcdp->declBus(c+49823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_in_5", false,-1, 7,0);
        vcdp->declBus(c+49824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_in_6", false,-1, 7,0);
        vcdp->declBus(c+49825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_in_7", false,-1, 7,0);
        vcdp->declBus(c+49826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_in_8", false,-1, 7,0);
        vcdp->declBus(c+49827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_in_9", false,-1, 7,0);
        vcdp->declBus(c+49828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_in_10", false,-1, 7,0);
        vcdp->declBus(c+49829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_in_11", false,-1, 7,0);
        vcdp->declBus(c+49830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_in_12", false,-1, 7,0);
        vcdp->declBus(c+49831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_in_13", false,-1, 7,0);
        vcdp->declBus(c+49832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_in_14", false,-1, 7,0);
        vcdp->declBus(c+49833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_in_15", false,-1, 7,0);
        vcdp->declBit(c+49836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_mask_0", false,-1);
        vcdp->declBit(c+49837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_mask_1", false,-1);
        vcdp->declBit(c+49838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_mask_2", false,-1);
        vcdp->declBit(c+49839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_mask_3", false,-1);
        vcdp->declBit(c+49840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_mask_4", false,-1);
        vcdp->declBit(c+49841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_mask_5", false,-1);
        vcdp->declBit(c+49842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_mask_6", false,-1);
        vcdp->declBit(c+49843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_mask_7", false,-1);
        vcdp->declBit(c+49844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_mask_8", false,-1);
        vcdp->declBit(c+49845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_mask_9", false,-1);
        vcdp->declBit(c+49846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_mask_10", false,-1);
        vcdp->declBit(c+49847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_mask_11", false,-1);
        vcdp->declBit(c+49848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_mask_12", false,-1);
        vcdp->declBit(c+49849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_mask_13", false,-1);
        vcdp->declBit(c+49850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_mask_14", false,-1);
        vcdp->declBit(c+49851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_mask_15", false,-1);
        vcdp->declBit(c+12553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBus(c+12554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_len", false,-1, 4,0);
        vcdp->declBus(c+49946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBit(c+49835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_last", false,-1);
        vcdp->declBit(c+49852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+49853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+49856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_req_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+12555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_ready", false,-1);
        vcdp->declBit(c+12556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_valid", false,-1);
        vcdp->declBus(c+12557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_out_0", false,-1, 7,0);
        vcdp->declBus(c+12558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_out_1", false,-1, 7,0);
        vcdp->declBus(c+12559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_out_2", false,-1, 7,0);
        vcdp->declBus(c+12560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_out_3", false,-1, 7,0);
        vcdp->declBus(c+12561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_out_4", false,-1, 7,0);
        vcdp->declBus(c+12562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_out_5", false,-1, 7,0);
        vcdp->declBus(c+12563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_out_6", false,-1, 7,0);
        vcdp->declBus(c+12564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_out_7", false,-1, 7,0);
        vcdp->declBus(c+12565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_out_8", false,-1, 7,0);
        vcdp->declBus(c+12566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_out_9", false,-1, 7,0);
        vcdp->declBus(c+12567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_out_10", false,-1, 7,0);
        vcdp->declBus(c+12568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_out_11", false,-1, 7,0);
        vcdp->declBus(c+12569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_out_12", false,-1, 7,0);
        vcdp->declBus(c+12570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_out_13", false,-1, 7,0);
        vcdp->declBus(c+12571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_out_14", false,-1, 7,0);
        vcdp->declBus(c+12572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_out_15", false,-1, 7,0);
        vcdp->declBit(c+12573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_mask_0", false,-1);
        vcdp->declBit(c+12574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_mask_1", false,-1);
        vcdp->declBit(c+12575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_mask_2", false,-1);
        vcdp->declBit(c+12576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_mask_3", false,-1);
        vcdp->declBit(c+12577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_mask_4", false,-1);
        vcdp->declBit(c+12578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_mask_5", false,-1);
        vcdp->declBit(c+12579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_mask_6", false,-1);
        vcdp->declBit(c+12580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_mask_7", false,-1);
        vcdp->declBit(c+12581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_mask_8", false,-1);
        vcdp->declBit(c+12582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_mask_9", false,-1);
        vcdp->declBit(c+12583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_mask_10", false,-1);
        vcdp->declBit(c+12584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_mask_11", false,-1);
        vcdp->declBit(c+12585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_mask_12", false,-1);
        vcdp->declBit(c+12586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_mask_13", false,-1);
        vcdp->declBit(c+12587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_mask_14", false,-1);
        vcdp->declBit(c+12588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_mask_15", false,-1);
        vcdp->declBus(c+12589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_laddr_data", false,-1, 13,0);
        vcdp->declBit(c+12590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_last", false,-1);
        vcdp->declBit(c+49947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+49948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+49949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_tag_bytes_read", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__511(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+49950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater io_resp_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+52020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_valid", false,-1);
        vcdp->declBus(c+52021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_in_0", false,-1, 7,0);
        vcdp->declBus(c+52022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_in_1", false,-1, 7,0);
        vcdp->declBus(c+52023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_in_2", false,-1, 7,0);
        vcdp->declBus(c+52024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_in_3", false,-1, 7,0);
        vcdp->declBus(c+52025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_in_4", false,-1, 7,0);
        vcdp->declBus(c+52026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_in_5", false,-1, 7,0);
        vcdp->declBus(c+52027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_in_6", false,-1, 7,0);
        vcdp->declBus(c+52028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_in_7", false,-1, 7,0);
        vcdp->declBus(c+52029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_in_8", false,-1, 7,0);
        vcdp->declBus(c+52030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_in_9", false,-1, 7,0);
        vcdp->declBus(c+52031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_in_10", false,-1, 7,0);
        vcdp->declBus(c+52032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_in_11", false,-1, 7,0);
        vcdp->declBus(c+52033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_in_12", false,-1, 7,0);
        vcdp->declBus(c+52034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_in_13", false,-1, 7,0);
        vcdp->declBus(c+52035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_in_14", false,-1, 7,0);
        vcdp->declBus(c+52036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_in_15", false,-1, 7,0);
        vcdp->declBit(c+52037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_mask_0", false,-1);
        vcdp->declBit(c+52038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_mask_1", false,-1);
        vcdp->declBit(c+52039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_mask_2", false,-1);
        vcdp->declBit(c+52040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_mask_3", false,-1);
        vcdp->declBit(c+52041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_mask_4", false,-1);
        vcdp->declBit(c+52042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_mask_5", false,-1);
        vcdp->declBit(c+52043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_mask_6", false,-1);
        vcdp->declBit(c+52044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_mask_7", false,-1);
        vcdp->declBit(c+52045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_mask_8", false,-1);
        vcdp->declBit(c+52046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_mask_9", false,-1);
        vcdp->declBit(c+52047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_mask_10", false,-1);
        vcdp->declBit(c+52048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_mask_11", false,-1);
        vcdp->declBit(c+52049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_mask_12", false,-1);
        vcdp->declBit(c+52050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_mask_13", false,-1);
        vcdp->declBit(c+52051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_mask_14", false,-1);
        vcdp->declBit(c+52052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_mask_15", false,-1);
        vcdp->declBit(c+52053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBus(c+52054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+52055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_len", false,-1, 4,0);
        vcdp->declBus(c+52056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBit(c+52057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_last", false,-1);
        vcdp->declBit(c+49947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+49948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+49949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater req_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declQuad(c+52058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater lo", false,-1, 63,0);
        vcdp->declBus(c+15414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater out_shift", false,-1, 3,0);
        vcdp->declBus(c+52060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater lo_1", false,-1, 7,0);
        vcdp->declBit(c+15415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater sp_addr_underflow", false,-1);
        vcdp->declBus(c+15416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater sp_addr_result_data", false,-1, 13,0);
        vcdp->declBit(c+15417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater sp_addr_underflow_1", false,-1);
        vcdp->declBus(c+15418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater sp_addr_result_1_data", false,-1, 13,0);
        vcdp->declBus(c+15419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater sp_addr_data", false,-1, 13,0);
        vcdp->declBit(c+15420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater underflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 reset", false,-1);
        vcdp->declBit(c+11983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_read_req_ready", false,-1);
        vcdp->declBit(c+12591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_read_req_valid", false,-1);
        vcdp->declBus(c+12592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_read_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+12593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_read_req_bits_fromDMA", false,-1);
        vcdp->declBit(c+12594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_read_resp_ready", false,-1);
        vcdp->declBit(c+12595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_read_resp_valid", false,-1);
        vcdp->declArray(c+12596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_read_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_read_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+12601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_en", false,-1);
        vcdp->declBus(c+12602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_addr", false,-1, 11,0);
        vcdp->declBit(c+12603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_mask_0", false,-1);
        vcdp->declBit(c+12604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_mask_1", false,-1);
        vcdp->declBit(c+12605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_mask_2", false,-1);
        vcdp->declBit(c+12606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_mask_3", false,-1);
        vcdp->declBit(c+12607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_mask_4", false,-1);
        vcdp->declBit(c+12608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_mask_5", false,-1);
        vcdp->declBit(c+12609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_mask_6", false,-1);
        vcdp->declBit(c+12610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_mask_7", false,-1);
        vcdp->declBit(c+12611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_mask_8", false,-1);
        vcdp->declBit(c+12612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_mask_9", false,-1);
        vcdp->declBit(c+12613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_mask_10", false,-1);
        vcdp->declBit(c+12614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_mask_11", false,-1);
        vcdp->declBit(c+12615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_mask_12", false,-1);
        vcdp->declBit(c+12616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_mask_13", false,-1);
        vcdp->declBit(c+12617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_mask_14", false,-1);
        vcdp->declBit(c+12618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_mask_15", false,-1);
        vcdp->declArray(c+12619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 io_write_data", false,-1, 127,0);
        vcdp->declBus(c+15421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_addr", false,-1, 11,0);
        vcdp->declBit(c+15422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_clk", false,-1);
        vcdp->declBit(c+12601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wmode", false,-1);
        vcdp->declBus(c+15423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wdata_0", false,-1, 7,0);
        vcdp->declBus(c+15424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wdata_1", false,-1, 7,0);
        vcdp->declBus(c+15425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wdata_2", false,-1, 7,0);
        vcdp->declBus(c+15426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wdata_3", false,-1, 7,0);
        vcdp->declBus(c+15427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wdata_4", false,-1, 7,0);
        vcdp->declBus(c+15428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wdata_5", false,-1, 7,0);
        vcdp->declBus(c+15429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wdata_6", false,-1, 7,0);
        vcdp->declBus(c+15430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wdata_7", false,-1, 7,0);
        vcdp->declBus(c+15431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wdata_8", false,-1, 7,0);
        vcdp->declBus(c+15432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wdata_9", false,-1, 7,0);
        vcdp->declBus(c+15433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wdata_10", false,-1, 7,0);
        vcdp->declBus(c+15434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wdata_11", false,-1, 7,0);
        vcdp->declBus(c+15435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wdata_12", false,-1, 7,0);
        vcdp->declBus(c+15436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wdata_13", false,-1, 7,0);
        vcdp->declBus(c+15437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wdata_14", false,-1, 7,0);
        vcdp->declBus(c+15438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wdata_15", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__512(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+15439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_rdata_0", false,-1, 7,0);
        vcdp->declBus(c+15440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_rdata_1", false,-1, 7,0);
        vcdp->declBus(c+15441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_rdata_2", false,-1, 7,0);
        vcdp->declBus(c+15442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_rdata_3", false,-1, 7,0);
        vcdp->declBus(c+15443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_rdata_4", false,-1, 7,0);
        vcdp->declBus(c+15444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_rdata_5", false,-1, 7,0);
        vcdp->declBus(c+15445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_rdata_6", false,-1, 7,0);
        vcdp->declBus(c+15446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_rdata_7", false,-1, 7,0);
        vcdp->declBus(c+15447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_rdata_8", false,-1, 7,0);
        vcdp->declBus(c+15448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_rdata_9", false,-1, 7,0);
        vcdp->declBus(c+15449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_rdata_10", false,-1, 7,0);
        vcdp->declBus(c+15450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_rdata_11", false,-1, 7,0);
        vcdp->declBus(c+15451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_rdata_12", false,-1, 7,0);
        vcdp->declBus(c+15452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_rdata_13", false,-1, 7,0);
        vcdp->declBus(c+15453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_rdata_14", false,-1, 7,0);
        vcdp->declBus(c+15454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_rdata_15", false,-1, 7,0);
        vcdp->declBit(c+12603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wmask_0", false,-1);
        vcdp->declBit(c+12604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wmask_1", false,-1);
        vcdp->declBit(c+12605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wmask_2", false,-1);
        vcdp->declBit(c+12606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wmask_3", false,-1);
        vcdp->declBit(c+12607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wmask_4", false,-1);
        vcdp->declBit(c+12608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wmask_5", false,-1);
        vcdp->declBit(c+12609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wmask_6", false,-1);
        vcdp->declBit(c+12610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wmask_7", false,-1);
        vcdp->declBit(c+12611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wmask_8", false,-1);
        vcdp->declBit(c+12612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wmask_9", false,-1);
        vcdp->declBit(c+12613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wmask_10", false,-1);
        vcdp->declBit(c+12614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wmask_11", false,-1);
        vcdp->declBit(c+12615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wmask_12", false,-1);
        vcdp->declBit(c+12616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wmask_13", false,-1);
        vcdp->declBit(c+12617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wmask_14", false,-1);
        vcdp->declBit(c+12618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem_RW0_wmask_15", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 q_reset", false,-1);
        vcdp->declBit(c+15455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 q_io_enq_ready", false,-1);
        vcdp->declBit(c+52061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 q_io_enq_valid", false,-1);
        vcdp->declArray(c+15456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 q_io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+52062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 q_io_enq_bits_fromDMA", false,-1);
        vcdp->declBit(c+12594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 q_io_deq_ready", false,-1);
        vcdp->declBit(c+12595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 q_io_deq_valid", false,-1);
        vcdp->declArray(c+12596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 q_io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 q_io_deq_bits_fromDMA", false,-1);
        vcdp->declBit(c+52063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 q_io_count", false,-1);
        vcdp->declBit(c+15460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 ren", false,-1);
        vcdp->declQuad(c+15461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 rdata_lo", false,-1, 63,0);
        vcdp->declQuad(c+15463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 rdata_hi", false,-1, 63,0);
        vcdp->declBit(c+52061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 q_io_enq_valid_REG", false,-1);
        vcdp->declBit(c+52062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 q_io_enq_bits_fromDMA_REG", false,-1);
        vcdp->declBit(c+15465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 q_will_be_empty", false,-1);
        vcdp->declBus(c+15421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_addr", false,-1, 11,0);
        vcdp->declBit(c+15422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_clk", false,-1);
        vcdp->declBit(c+12601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wmode", false,-1);
        vcdp->declBus(c+15423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wdata_0", false,-1, 7,0);
        vcdp->declBus(c+15424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wdata_1", false,-1, 7,0);
        vcdp->declBus(c+15425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wdata_2", false,-1, 7,0);
        vcdp->declBus(c+15426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wdata_3", false,-1, 7,0);
        vcdp->declBus(c+15427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wdata_4", false,-1, 7,0);
        vcdp->declBus(c+15428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wdata_5", false,-1, 7,0);
        vcdp->declBus(c+15429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wdata_6", false,-1, 7,0);
        vcdp->declBus(c+15430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wdata_7", false,-1, 7,0);
        vcdp->declBus(c+15431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wdata_8", false,-1, 7,0);
        vcdp->declBus(c+15432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wdata_9", false,-1, 7,0);
        vcdp->declBus(c+15433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wdata_10", false,-1, 7,0);
        vcdp->declBus(c+15434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wdata_11", false,-1, 7,0);
        vcdp->declBus(c+15435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wdata_12", false,-1, 7,0);
        vcdp->declBus(c+15436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wdata_13", false,-1, 7,0);
        vcdp->declBus(c+15437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wdata_14", false,-1, 7,0);
        vcdp->declBus(c+15438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wdata_15", false,-1, 7,0);
        vcdp->declBus(c+15439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_rdata_0", false,-1, 7,0);
        vcdp->declBus(c+15440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_rdata_1", false,-1, 7,0);
        vcdp->declBus(c+15441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_rdata_2", false,-1, 7,0);
        vcdp->declBus(c+15442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_rdata_3", false,-1, 7,0);
        vcdp->declBus(c+15443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_rdata_4", false,-1, 7,0);
        vcdp->declBus(c+15444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_rdata_5", false,-1, 7,0);
        vcdp->declBus(c+15445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_rdata_6", false,-1, 7,0);
        vcdp->declBus(c+15446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_rdata_7", false,-1, 7,0);
        vcdp->declBus(c+15447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_rdata_8", false,-1, 7,0);
        vcdp->declBus(c+15448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_rdata_9", false,-1, 7,0);
        vcdp->declBus(c+15449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_rdata_10", false,-1, 7,0);
        vcdp->declBus(c+15450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_rdata_11", false,-1, 7,0);
        vcdp->declBus(c+15451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_rdata_12", false,-1, 7,0);
        vcdp->declBus(c+15452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_rdata_13", false,-1, 7,0);
        vcdp->declBus(c+15453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_rdata_14", false,-1, 7,0);
        vcdp->declBus(c+15454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_rdata_15", false,-1, 7,0);
        vcdp->declBit(c+12603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wmask_0", false,-1);
        vcdp->declBit(c+12604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wmask_1", false,-1);
        vcdp->declBit(c+12605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wmask_2", false,-1);
        vcdp->declBit(c+12606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wmask_3", false,-1);
        vcdp->declBit(c+12607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wmask_4", false,-1);
        vcdp->declBit(c+12608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wmask_5", false,-1);
        vcdp->declBit(c+12609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wmask_6", false,-1);
        vcdp->declBit(c+12610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wmask_7", false,-1);
        vcdp->declBit(c+12611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wmask_8", false,-1);
        vcdp->declBit(c+12612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wmask_9", false,-1);
        vcdp->declBit(c+12613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wmask_10", false,-1);
        vcdp->declBit(c+12614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wmask_11", false,-1);
        vcdp->declBit(c+12615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wmask_12", false,-1);
        vcdp->declBit(c+12616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wmask_13", false,-1);
        vcdp->declBit(c+12617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wmask_14", false,-1);
        vcdp->declBit(c+12618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0 mem RW0_wmask_15", false,-1);
    }
}
