strict digraph "compose( ,  )" {
	node [label="\N"];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe484656bd0>",
		fillcolor=turquoise,
		label="15:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe4846a33d0>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"15:BL" -> "16:IF"	[cond="[]",
		lineno=None];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe4846b71d0>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe4846b7390>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"13:IF" -> "15:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"14:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe484656910>",
		fillcolor=firebrick,
		label="14:NS
q <= 4'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe484656910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"13:IF" -> "14:NS"	[cond="['reset']",
		label=reset,
		lineno=13];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fe484643fd0>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"12:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"Leaf_12:AL" -> "12:AL";
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe4846b1650>",
		fillcolor=firebrick,
		label="21:NS
q <= q;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe4846b1650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:IF" -> "21:NS"	[cond="['slowena']",
		label="!(slowena)",
		lineno=16];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe4846a34d0>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"16:IF" -> "16:BL"	[cond="['slowena']",
		label=slowena,
		lineno=16];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe4846a3ed0>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe4846b1150>",
		fillcolor=firebrick,
		label="18:NS
q <= q + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe4846b1150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "18:NS"	[cond="['q']",
		label="(q != 4'b1001)",
		lineno=17];
	"18:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"21:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
	"14:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
}
