
---------- Begin Simulation Statistics ----------
final_tick                                80125618500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 376214                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694712                       # Number of bytes of host memory used
host_op_rate                                   376953                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   265.81                       # Real time elapsed on the host
host_tick_rate                              301443698                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080126                       # Number of seconds simulated
sim_ticks                                 80125618500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616951                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095590                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103648                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728196                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478294                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65354                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.602512                       # CPI: cycles per instruction
system.cpu.discardedOps                        190740                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610459                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403211                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001561                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        28066867                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.624020                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        160251237                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132184370                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        79339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        191652                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       432078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          538                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       865415                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            542                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  80125618500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              33041                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48661                       # Transaction distribution
system.membus.trans_dist::CleanEvict            30671                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79279                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79279                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         33041                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       303972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 303972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20605568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20605568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            112320                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  112320    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              112320                       # Request fanout histogram
system.membus.respLayer1.occupancy         1048036000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           607249500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  80125618500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            222591                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       447736                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           63887                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210748                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210747                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       222051                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1297371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1298753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    106479744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              106587520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           79849                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6228608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           513188                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001228                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035238                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 512562     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    622      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             513188                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1231461500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1081997495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  80125618500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  135                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               320879                       # number of demand (read+write) hits
system.l2.demand_hits::total                   321014                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 135                       # number of overall hits
system.l2.overall_hits::.cpu.data              320879                       # number of overall hits
system.l2.overall_hits::total                  321014                       # number of overall hits
system.l2.demand_misses::.cpu.inst                405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             111920                       # number of demand (read+write) misses
system.l2.demand_misses::total                 112325                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               405                       # number of overall misses
system.l2.overall_misses::.cpu.data            111920                       # number of overall misses
system.l2.overall_misses::total                112325                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35539000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  10041732000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10077271000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35539000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  10041732000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10077271000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           432799                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               433339                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          432799                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              433339                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.258596                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.259208                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.258596                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.259208                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87750.617284                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89722.408863                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89715.299355                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87750.617284                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89722.408863                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89715.299355                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48661                       # number of writebacks
system.l2.writebacks::total                     48661                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        111915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            112320                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       111915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           112320                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31489000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8922232500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8953721500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31489000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8922232500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8953721500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.258584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.259197                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.258584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.259197                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77750.617284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79723.294465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79716.181446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77750.617284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79723.294465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79716.181446                       # average overall mshr miss latency
system.l2.replacements                          79849                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       399075                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           399075                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       399075                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       399075                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           25                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            25                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            131469                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                131469                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79279                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79279                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7287053500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7287053500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        210748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.376179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.376179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91916.566808                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91916.566808                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79279                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79279                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6494263500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6494263500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.376179                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.376179                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81916.566808                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81916.566808                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35539000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35539000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.750000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.750000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87750.617284                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87750.617284                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31489000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31489000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77750.617284                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77750.617284                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        189410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            189410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        32641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2754678500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2754678500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       222051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        222051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.146998                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.146998                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84393.201801                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84393.201801                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32636                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32636                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2427969000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2427969000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.146975                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.146975                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74395.422233                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74395.422233                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  80125618500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26905.669807                       # Cycle average of tags in use
system.l2.tags.total_refs                      865303                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    112599                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.684820                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.189446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       171.945354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26710.535007                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.815141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.821096                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32750                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2629                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30104                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999451                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    977932                       # Number of tag accesses
system.l2.tags.data_accesses                   977932                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80125618500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14325120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14376960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6228608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6228608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          111915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              112320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48661                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48661                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            646984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         178783269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             179430253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       646984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           646984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       77735537                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             77735537                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       77735537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           646984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        178783269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            257165790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     97306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    223755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008652319500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5904                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5904                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              395238                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              91485                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      112320                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48661                       # Number of write requests accepted
system.mem_ctrls.readBursts                    224640                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    97322                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     75                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    16                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6108                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3876587250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1122825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8087181000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17262.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36012.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   190846                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   83483                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                224640                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                97322                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   94251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   94504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   18026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    433.536655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   272.220127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   398.996421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1348      2.84%      2.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25931     54.58%     57.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1905      4.01%     61.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1204      2.53%     63.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1070      2.25%     66.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1464      3.08%     69.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          846      1.78%     71.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          472      0.99%     72.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13271     27.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47511                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.026592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.972727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    150.559217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5891     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            9      0.15%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5904                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.476118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.452972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.897097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4554     77.13%     77.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.03%     77.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1292     21.88%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.10%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44      0.75%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5904                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14372160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6225600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14376960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6228608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       179.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        77.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    179.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     77.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80121394000                       # Total gap between requests
system.mem_ctrls.avgGap                     497707.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14320320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6225600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 646984.085370898014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 178723362.990327507257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 77697996.178338393569                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       223830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        97322                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27694500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8059486500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1808609328250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34190.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36007.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18583766.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            170274720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             90503160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           802014780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          254125260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6324645600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14966736810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18164669760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40772970090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.863093                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47049941500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2675400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30400277000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            168953820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             89801085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           801379320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          253650240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6324645600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15151966860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18008686560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40799083485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        509.188999                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  46642157750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2675400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30808060750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     80125618500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  80125618500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050327                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050327                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050327                       # number of overall hits
system.cpu.icache.overall_hits::total         8050327                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38401000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38401000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38401000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38401000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8050867                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8050867                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8050867                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8050867                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71112.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71112.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71112.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71112.962963                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37861000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37861000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37861000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37861000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70112.962963                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70112.962963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70112.962963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70112.962963                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050327                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050327                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38401000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38401000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8050867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8050867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71112.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71112.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37861000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37861000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70112.962963                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70112.962963                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  80125618500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           203.829487                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8050867                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14909.012963                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   203.829487                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.796209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.796209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102274                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102274                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  80125618500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80125618500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  80125618500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51590858                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51590858                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51591455                       # number of overall hits
system.cpu.dcache.overall_hits::total        51591455                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       463982                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         463982                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       471804                       # number of overall misses
system.cpu.dcache.overall_misses::total        471804                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16575082500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16575082500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16575082500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16575082500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52054840                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52054840                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52063259                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52063259                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008913                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008913                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009062                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009062                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35723.546388                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35723.546388                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35131.288628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35131.288628                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       399075                       # number of writebacks
system.cpu.dcache.writebacks::total            399075                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35138                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35138                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       428844                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       428844                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       432799                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       432799                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13653872500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13653872500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  14073593500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14073593500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008238                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008238                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008313                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008313                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31838.786365                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31838.786365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32517.620189                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32517.620189                       # average overall mshr miss latency
system.cpu.dcache.replacements                 431774                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40884167                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40884167                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       220581                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        220581                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5080803000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5080803000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41104748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41104748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23033.729106                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23033.729106                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2485                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2485                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       218096                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218096                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4668827000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4668827000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21407.210586                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21407.210586                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10706691                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10706691                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       243401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11494279500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11494279500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47223.633017                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47223.633017                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32653                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32653                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       210748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       210748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8985045500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8985045500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42634.072447                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42634.072447                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          597                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           597                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7822                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7822                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.929089                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.929089                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    419721000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    419721000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 106124.146650                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 106124.146650                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80125618500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.669290                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52024329                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            432798                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.204643                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.669290                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          302                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          493                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         416939478                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        416939478                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  80125618500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80125618500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
