Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: firwrapper.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "firwrapper.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "firwrapper"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : firwrapper
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\BarrydeBruin\Documents\GitHub\VLSI\L3\project\lab3\filter.v" into library work
Parsing module <filter>.
Analyzing Verilog file "C:\Users\BarrydeBruin\Documents\GitHub\VLSI\L3\project\lab3\firwrapper.v" into library work
Parsing module <firwrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <firwrapper>.

Elaborating module <filter(NR_STAGES=32,DWIDTH=16,DDWIDTH=32,CWIDTH=512)>.
WARNING:HDLCompiler:413 - "C:\Users\BarrydeBruin\Documents\GitHub\VLSI\L3\project\lab3\filter.v" Line 68: Result of 32-bit expression is truncated to fit in 5-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <firwrapper>.
    Related source file is "C:\Users\BarrydeBruin\Documents\GitHub\VLSI\L3\project\lab3\firwrapper.v".
        NR_STAGES = 32
        DWIDTH = 16
        CWIDTH = 512
        DDWIDTH = 32
    Found 1-bit register for signal <h_in<509>>.
    Found 1-bit register for signal <h_in<510>>.
    Found 1-bit register for signal <h_in<511>>.
    Found 1-bit register for signal <h_in<504>>.
    Found 1-bit register for signal <h_in<505>>.
    Found 1-bit register for signal <h_in<506>>.
    Found 1-bit register for signal <h_in<507>>.
    Found 1-bit register for signal <h_in<500>>.
    Found 1-bit register for signal <h_in<501>>.
    Found 1-bit register for signal <h_in<502>>.
    Found 1-bit register for signal <h_in<503>>.
    Found 1-bit register for signal <h_in<496>>.
    Found 1-bit register for signal <h_in<497>>.
    Found 1-bit register for signal <h_in<498>>.
    Found 1-bit register for signal <h_in<499>>.
    Found 1-bit register for signal <h_in<492>>.
    Found 1-bit register for signal <h_in<493>>.
    Found 1-bit register for signal <h_in<494>>.
    Found 1-bit register for signal <h_in<495>>.
    Found 1-bit register for signal <h_in<488>>.
    Found 1-bit register for signal <h_in<489>>.
    Found 1-bit register for signal <h_in<490>>.
    Found 1-bit register for signal <h_in<491>>.
    Found 1-bit register for signal <h_in<484>>.
    Found 1-bit register for signal <h_in<485>>.
    Found 1-bit register for signal <h_in<486>>.
    Found 1-bit register for signal <h_in<487>>.
    Found 1-bit register for signal <h_in<480>>.
    Found 1-bit register for signal <h_in<481>>.
    Found 1-bit register for signal <h_in<482>>.
    Found 1-bit register for signal <h_in<483>>.
    Found 1-bit register for signal <h_in<476>>.
    Found 1-bit register for signal <h_in<477>>.
    Found 1-bit register for signal <h_in<478>>.
    Found 1-bit register for signal <h_in<479>>.
    Found 1-bit register for signal <h_in<472>>.
    Found 1-bit register for signal <h_in<473>>.
    Found 1-bit register for signal <h_in<474>>.
    Found 1-bit register for signal <h_in<475>>.
    Found 1-bit register for signal <h_in<468>>.
    Found 1-bit register for signal <h_in<469>>.
    Found 1-bit register for signal <h_in<470>>.
    Found 1-bit register for signal <h_in<471>>.
    Found 1-bit register for signal <h_in<464>>.
    Found 1-bit register for signal <h_in<465>>.
    Found 1-bit register for signal <h_in<466>>.
    Found 1-bit register for signal <h_in<467>>.
    Found 1-bit register for signal <h_in<460>>.
    Found 1-bit register for signal <h_in<461>>.
    Found 1-bit register for signal <h_in<462>>.
    Found 1-bit register for signal <h_in<463>>.
    Found 1-bit register for signal <h_in<456>>.
    Found 1-bit register for signal <h_in<457>>.
    Found 1-bit register for signal <h_in<458>>.
    Found 1-bit register for signal <h_in<459>>.
    Found 1-bit register for signal <h_in<452>>.
    Found 1-bit register for signal <h_in<453>>.
    Found 1-bit register for signal <h_in<454>>.
    Found 1-bit register for signal <h_in<455>>.
    Found 1-bit register for signal <h_in<448>>.
    Found 1-bit register for signal <h_in<449>>.
    Found 1-bit register for signal <h_in<450>>.
    Found 1-bit register for signal <h_in<451>>.
    Found 1-bit register for signal <h_in<444>>.
    Found 1-bit register for signal <h_in<445>>.
    Found 1-bit register for signal <h_in<446>>.
    Found 1-bit register for signal <h_in<447>>.
    Found 1-bit register for signal <h_in<440>>.
    Found 1-bit register for signal <h_in<441>>.
    Found 1-bit register for signal <h_in<442>>.
    Found 1-bit register for signal <h_in<443>>.
    Found 1-bit register for signal <h_in<436>>.
    Found 1-bit register for signal <h_in<437>>.
    Found 1-bit register for signal <h_in<438>>.
    Found 1-bit register for signal <h_in<439>>.
    Found 1-bit register for signal <h_in<432>>.
    Found 1-bit register for signal <h_in<433>>.
    Found 1-bit register for signal <h_in<434>>.
    Found 1-bit register for signal <h_in<435>>.
    Found 1-bit register for signal <h_in<428>>.
    Found 1-bit register for signal <h_in<429>>.
    Found 1-bit register for signal <h_in<430>>.
    Found 1-bit register for signal <h_in<431>>.
    Found 1-bit register for signal <h_in<424>>.
    Found 1-bit register for signal <h_in<425>>.
    Found 1-bit register for signal <h_in<426>>.
    Found 1-bit register for signal <h_in<427>>.
    Found 1-bit register for signal <h_in<420>>.
    Found 1-bit register for signal <h_in<421>>.
    Found 1-bit register for signal <h_in<422>>.
    Found 1-bit register for signal <h_in<423>>.
    Found 1-bit register for signal <h_in<416>>.
    Found 1-bit register for signal <h_in<417>>.
    Found 1-bit register for signal <h_in<418>>.
    Found 1-bit register for signal <h_in<419>>.
    Found 1-bit register for signal <h_in<412>>.
    Found 1-bit register for signal <h_in<413>>.
    Found 1-bit register for signal <h_in<414>>.
    Found 1-bit register for signal <h_in<415>>.
    Found 1-bit register for signal <h_in<408>>.
    Found 1-bit register for signal <h_in<409>>.
    Found 1-bit register for signal <h_in<410>>.
    Found 1-bit register for signal <h_in<411>>.
    Found 1-bit register for signal <h_in<404>>.
    Found 1-bit register for signal <h_in<405>>.
    Found 1-bit register for signal <h_in<406>>.
    Found 1-bit register for signal <h_in<407>>.
    Found 1-bit register for signal <h_in<400>>.
    Found 1-bit register for signal <h_in<401>>.
    Found 1-bit register for signal <h_in<402>>.
    Found 1-bit register for signal <h_in<403>>.
    Found 1-bit register for signal <h_in<396>>.
    Found 1-bit register for signal <h_in<397>>.
    Found 1-bit register for signal <h_in<398>>.
    Found 1-bit register for signal <h_in<399>>.
    Found 1-bit register for signal <h_in<392>>.
    Found 1-bit register for signal <h_in<393>>.
    Found 1-bit register for signal <h_in<394>>.
    Found 1-bit register for signal <h_in<395>>.
    Found 1-bit register for signal <h_in<388>>.
    Found 1-bit register for signal <h_in<389>>.
    Found 1-bit register for signal <h_in<390>>.
    Found 1-bit register for signal <h_in<391>>.
    Found 1-bit register for signal <h_in<384>>.
    Found 1-bit register for signal <h_in<385>>.
    Found 1-bit register for signal <h_in<386>>.
    Found 1-bit register for signal <h_in<387>>.
    Found 1-bit register for signal <h_in<380>>.
    Found 1-bit register for signal <h_in<381>>.
    Found 1-bit register for signal <h_in<382>>.
    Found 1-bit register for signal <h_in<383>>.
    Found 1-bit register for signal <h_in<376>>.
    Found 1-bit register for signal <h_in<377>>.
    Found 1-bit register for signal <h_in<378>>.
    Found 1-bit register for signal <h_in<379>>.
    Found 1-bit register for signal <h_in<372>>.
    Found 1-bit register for signal <h_in<373>>.
    Found 1-bit register for signal <h_in<374>>.
    Found 1-bit register for signal <h_in<375>>.
    Found 1-bit register for signal <h_in<368>>.
    Found 1-bit register for signal <h_in<369>>.
    Found 1-bit register for signal <h_in<370>>.
    Found 1-bit register for signal <h_in<371>>.
    Found 1-bit register for signal <h_in<364>>.
    Found 1-bit register for signal <h_in<365>>.
    Found 1-bit register for signal <h_in<366>>.
    Found 1-bit register for signal <h_in<367>>.
    Found 1-bit register for signal <h_in<360>>.
    Found 1-bit register for signal <h_in<361>>.
    Found 1-bit register for signal <h_in<362>>.
    Found 1-bit register for signal <h_in<363>>.
    Found 1-bit register for signal <h_in<356>>.
    Found 1-bit register for signal <h_in<357>>.
    Found 1-bit register for signal <h_in<358>>.
    Found 1-bit register for signal <h_in<359>>.
    Found 1-bit register for signal <h_in<352>>.
    Found 1-bit register for signal <h_in<353>>.
    Found 1-bit register for signal <h_in<354>>.
    Found 1-bit register for signal <h_in<355>>.
    Found 1-bit register for signal <h_in<348>>.
    Found 1-bit register for signal <h_in<349>>.
    Found 1-bit register for signal <h_in<350>>.
    Found 1-bit register for signal <h_in<351>>.
    Found 1-bit register for signal <h_in<344>>.
    Found 1-bit register for signal <h_in<345>>.
    Found 1-bit register for signal <h_in<346>>.
    Found 1-bit register for signal <h_in<347>>.
    Found 1-bit register for signal <h_in<340>>.
    Found 1-bit register for signal <h_in<341>>.
    Found 1-bit register for signal <h_in<342>>.
    Found 1-bit register for signal <h_in<343>>.
    Found 1-bit register for signal <h_in<336>>.
    Found 1-bit register for signal <h_in<337>>.
    Found 1-bit register for signal <h_in<338>>.
    Found 1-bit register for signal <h_in<339>>.
    Found 1-bit register for signal <h_in<332>>.
    Found 1-bit register for signal <h_in<333>>.
    Found 1-bit register for signal <h_in<334>>.
    Found 1-bit register for signal <h_in<335>>.
    Found 1-bit register for signal <h_in<328>>.
    Found 1-bit register for signal <h_in<329>>.
    Found 1-bit register for signal <h_in<330>>.
    Found 1-bit register for signal <h_in<331>>.
    Found 1-bit register for signal <h_in<324>>.
    Found 1-bit register for signal <h_in<325>>.
    Found 1-bit register for signal <h_in<326>>.
    Found 1-bit register for signal <h_in<327>>.
    Found 1-bit register for signal <h_in<320>>.
    Found 1-bit register for signal <h_in<321>>.
    Found 1-bit register for signal <h_in<322>>.
    Found 1-bit register for signal <h_in<323>>.
    Found 1-bit register for signal <h_in<316>>.
    Found 1-bit register for signal <h_in<317>>.
    Found 1-bit register for signal <h_in<318>>.
    Found 1-bit register for signal <h_in<319>>.
    Found 1-bit register for signal <h_in<312>>.
    Found 1-bit register for signal <h_in<313>>.
    Found 1-bit register for signal <h_in<314>>.
    Found 1-bit register for signal <h_in<315>>.
    Found 1-bit register for signal <h_in<308>>.
    Found 1-bit register for signal <h_in<309>>.
    Found 1-bit register for signal <h_in<310>>.
    Found 1-bit register for signal <h_in<311>>.
    Found 1-bit register for signal <h_in<304>>.
    Found 1-bit register for signal <h_in<305>>.
    Found 1-bit register for signal <h_in<306>>.
    Found 1-bit register for signal <h_in<307>>.
    Found 1-bit register for signal <h_in<300>>.
    Found 1-bit register for signal <h_in<301>>.
    Found 1-bit register for signal <h_in<302>>.
    Found 1-bit register for signal <h_in<303>>.
    Found 1-bit register for signal <h_in<296>>.
    Found 1-bit register for signal <h_in<297>>.
    Found 1-bit register for signal <h_in<298>>.
    Found 1-bit register for signal <h_in<299>>.
    Found 1-bit register for signal <h_in<292>>.
    Found 1-bit register for signal <h_in<293>>.
    Found 1-bit register for signal <h_in<294>>.
    Found 1-bit register for signal <h_in<295>>.
    Found 1-bit register for signal <h_in<288>>.
    Found 1-bit register for signal <h_in<289>>.
    Found 1-bit register for signal <h_in<290>>.
    Found 1-bit register for signal <h_in<291>>.
    Found 1-bit register for signal <h_in<284>>.
    Found 1-bit register for signal <h_in<285>>.
    Found 1-bit register for signal <h_in<286>>.
    Found 1-bit register for signal <h_in<287>>.
    Found 1-bit register for signal <h_in<280>>.
    Found 1-bit register for signal <h_in<281>>.
    Found 1-bit register for signal <h_in<282>>.
    Found 1-bit register for signal <h_in<283>>.
    Found 1-bit register for signal <h_in<276>>.
    Found 1-bit register for signal <h_in<277>>.
    Found 1-bit register for signal <h_in<278>>.
    Found 1-bit register for signal <h_in<279>>.
    Found 1-bit register for signal <h_in<272>>.
    Found 1-bit register for signal <h_in<273>>.
    Found 1-bit register for signal <h_in<274>>.
    Found 1-bit register for signal <h_in<275>>.
    Found 1-bit register for signal <h_in<268>>.
    Found 1-bit register for signal <h_in<269>>.
    Found 1-bit register for signal <h_in<270>>.
    Found 1-bit register for signal <h_in<271>>.
    Found 1-bit register for signal <h_in<264>>.
    Found 1-bit register for signal <h_in<265>>.
    Found 1-bit register for signal <h_in<266>>.
    Found 1-bit register for signal <h_in<267>>.
    Found 1-bit register for signal <h_in<260>>.
    Found 1-bit register for signal <h_in<261>>.
    Found 1-bit register for signal <h_in<262>>.
    Found 1-bit register for signal <h_in<263>>.
    Found 1-bit register for signal <h_in<256>>.
    Found 1-bit register for signal <h_in<257>>.
    Found 1-bit register for signal <h_in<258>>.
    Found 1-bit register for signal <h_in<259>>.
    Found 1-bit register for signal <h_in<252>>.
    Found 1-bit register for signal <h_in<253>>.
    Found 1-bit register for signal <h_in<254>>.
    Found 1-bit register for signal <h_in<255>>.
    Found 1-bit register for signal <h_in<248>>.
    Found 1-bit register for signal <h_in<249>>.
    Found 1-bit register for signal <h_in<250>>.
    Found 1-bit register for signal <h_in<251>>.
    Found 1-bit register for signal <h_in<244>>.
    Found 1-bit register for signal <h_in<245>>.
    Found 1-bit register for signal <h_in<246>>.
    Found 1-bit register for signal <h_in<247>>.
    Found 1-bit register for signal <h_in<240>>.
    Found 1-bit register for signal <h_in<241>>.
    Found 1-bit register for signal <h_in<242>>.
    Found 1-bit register for signal <h_in<243>>.
    Found 1-bit register for signal <h_in<236>>.
    Found 1-bit register for signal <h_in<237>>.
    Found 1-bit register for signal <h_in<238>>.
    Found 1-bit register for signal <h_in<239>>.
    Found 1-bit register for signal <h_in<232>>.
    Found 1-bit register for signal <h_in<233>>.
    Found 1-bit register for signal <h_in<234>>.
    Found 1-bit register for signal <h_in<235>>.
    Found 1-bit register for signal <h_in<228>>.
    Found 1-bit register for signal <h_in<229>>.
    Found 1-bit register for signal <h_in<230>>.
    Found 1-bit register for signal <h_in<231>>.
    Found 1-bit register for signal <h_in<224>>.
    Found 1-bit register for signal <h_in<225>>.
    Found 1-bit register for signal <h_in<226>>.
    Found 1-bit register for signal <h_in<227>>.
    Found 1-bit register for signal <h_in<220>>.
    Found 1-bit register for signal <h_in<221>>.
    Found 1-bit register for signal <h_in<222>>.
    Found 1-bit register for signal <h_in<223>>.
    Found 1-bit register for signal <h_in<216>>.
    Found 1-bit register for signal <h_in<217>>.
    Found 1-bit register for signal <h_in<218>>.
    Found 1-bit register for signal <h_in<219>>.
    Found 1-bit register for signal <h_in<212>>.
    Found 1-bit register for signal <h_in<213>>.
    Found 1-bit register for signal <h_in<214>>.
    Found 1-bit register for signal <h_in<215>>.
    Found 1-bit register for signal <h_in<208>>.
    Found 1-bit register for signal <h_in<209>>.
    Found 1-bit register for signal <h_in<210>>.
    Found 1-bit register for signal <h_in<211>>.
    Found 1-bit register for signal <h_in<204>>.
    Found 1-bit register for signal <h_in<205>>.
    Found 1-bit register for signal <h_in<206>>.
    Found 1-bit register for signal <h_in<207>>.
    Found 1-bit register for signal <h_in<200>>.
    Found 1-bit register for signal <h_in<201>>.
    Found 1-bit register for signal <h_in<202>>.
    Found 1-bit register for signal <h_in<203>>.
    Found 1-bit register for signal <h_in<196>>.
    Found 1-bit register for signal <h_in<197>>.
    Found 1-bit register for signal <h_in<198>>.
    Found 1-bit register for signal <h_in<199>>.
    Found 1-bit register for signal <h_in<192>>.
    Found 1-bit register for signal <h_in<193>>.
    Found 1-bit register for signal <h_in<194>>.
    Found 1-bit register for signal <h_in<195>>.
    Found 1-bit register for signal <h_in<188>>.
    Found 1-bit register for signal <h_in<189>>.
    Found 1-bit register for signal <h_in<190>>.
    Found 1-bit register for signal <h_in<191>>.
    Found 1-bit register for signal <h_in<184>>.
    Found 1-bit register for signal <h_in<185>>.
    Found 1-bit register for signal <h_in<186>>.
    Found 1-bit register for signal <h_in<187>>.
    Found 1-bit register for signal <h_in<180>>.
    Found 1-bit register for signal <h_in<181>>.
    Found 1-bit register for signal <h_in<182>>.
    Found 1-bit register for signal <h_in<183>>.
    Found 1-bit register for signal <h_in<176>>.
    Found 1-bit register for signal <h_in<177>>.
    Found 1-bit register for signal <h_in<178>>.
    Found 1-bit register for signal <h_in<179>>.
    Found 1-bit register for signal <h_in<172>>.
    Found 1-bit register for signal <h_in<173>>.
    Found 1-bit register for signal <h_in<174>>.
    Found 1-bit register for signal <h_in<175>>.
    Found 1-bit register for signal <h_in<168>>.
    Found 1-bit register for signal <h_in<169>>.
    Found 1-bit register for signal <h_in<170>>.
    Found 1-bit register for signal <h_in<171>>.
    Found 1-bit register for signal <h_in<164>>.
    Found 1-bit register for signal <h_in<165>>.
    Found 1-bit register for signal <h_in<166>>.
    Found 1-bit register for signal <h_in<167>>.
    Found 1-bit register for signal <h_in<160>>.
    Found 1-bit register for signal <h_in<161>>.
    Found 1-bit register for signal <h_in<162>>.
    Found 1-bit register for signal <h_in<163>>.
    Found 1-bit register for signal <h_in<156>>.
    Found 1-bit register for signal <h_in<157>>.
    Found 1-bit register for signal <h_in<158>>.
    Found 1-bit register for signal <h_in<159>>.
    Found 1-bit register for signal <h_in<152>>.
    Found 1-bit register for signal <h_in<153>>.
    Found 1-bit register for signal <h_in<154>>.
    Found 1-bit register for signal <h_in<155>>.
    Found 1-bit register for signal <h_in<148>>.
    Found 1-bit register for signal <h_in<149>>.
    Found 1-bit register for signal <h_in<150>>.
    Found 1-bit register for signal <h_in<151>>.
    Found 1-bit register for signal <h_in<144>>.
    Found 1-bit register for signal <h_in<145>>.
    Found 1-bit register for signal <h_in<146>>.
    Found 1-bit register for signal <h_in<147>>.
    Found 1-bit register for signal <h_in<140>>.
    Found 1-bit register for signal <h_in<141>>.
    Found 1-bit register for signal <h_in<142>>.
    Found 1-bit register for signal <h_in<143>>.
    Found 1-bit register for signal <h_in<136>>.
    Found 1-bit register for signal <h_in<137>>.
    Found 1-bit register for signal <h_in<138>>.
    Found 1-bit register for signal <h_in<139>>.
    Found 1-bit register for signal <h_in<132>>.
    Found 1-bit register for signal <h_in<133>>.
    Found 1-bit register for signal <h_in<134>>.
    Found 1-bit register for signal <h_in<135>>.
    Found 1-bit register for signal <h_in<128>>.
    Found 1-bit register for signal <h_in<129>>.
    Found 1-bit register for signal <h_in<130>>.
    Found 1-bit register for signal <h_in<131>>.
    Found 1-bit register for signal <h_in<124>>.
    Found 1-bit register for signal <h_in<125>>.
    Found 1-bit register for signal <h_in<126>>.
    Found 1-bit register for signal <h_in<127>>.
    Found 1-bit register for signal <h_in<120>>.
    Found 1-bit register for signal <h_in<121>>.
    Found 1-bit register for signal <h_in<122>>.
    Found 1-bit register for signal <h_in<123>>.
    Found 1-bit register for signal <h_in<116>>.
    Found 1-bit register for signal <h_in<117>>.
    Found 1-bit register for signal <h_in<118>>.
    Found 1-bit register for signal <h_in<119>>.
    Found 1-bit register for signal <h_in<112>>.
    Found 1-bit register for signal <h_in<113>>.
    Found 1-bit register for signal <h_in<114>>.
    Found 1-bit register for signal <h_in<115>>.
    Found 1-bit register for signal <h_in<108>>.
    Found 1-bit register for signal <h_in<109>>.
    Found 1-bit register for signal <h_in<110>>.
    Found 1-bit register for signal <h_in<111>>.
    Found 1-bit register for signal <h_in<104>>.
    Found 1-bit register for signal <h_in<105>>.
    Found 1-bit register for signal <h_in<106>>.
    Found 1-bit register for signal <h_in<107>>.
    Found 1-bit register for signal <h_in<100>>.
    Found 1-bit register for signal <h_in<101>>.
    Found 1-bit register for signal <h_in<102>>.
    Found 1-bit register for signal <h_in<103>>.
    Found 1-bit register for signal <h_in<96>>.
    Found 1-bit register for signal <h_in<97>>.
    Found 1-bit register for signal <h_in<98>>.
    Found 1-bit register for signal <h_in<99>>.
    Found 1-bit register for signal <h_in<92>>.
    Found 1-bit register for signal <h_in<93>>.
    Found 1-bit register for signal <h_in<94>>.
    Found 1-bit register for signal <h_in<95>>.
    Found 1-bit register for signal <h_in<88>>.
    Found 1-bit register for signal <h_in<89>>.
    Found 1-bit register for signal <h_in<90>>.
    Found 1-bit register for signal <h_in<91>>.
    Found 1-bit register for signal <h_in<84>>.
    Found 1-bit register for signal <h_in<85>>.
    Found 1-bit register for signal <h_in<86>>.
    Found 1-bit register for signal <h_in<87>>.
    Found 1-bit register for signal <h_in<80>>.
    Found 1-bit register for signal <h_in<81>>.
    Found 1-bit register for signal <h_in<82>>.
    Found 1-bit register for signal <h_in<83>>.
    Found 1-bit register for signal <h_in<76>>.
    Found 1-bit register for signal <h_in<77>>.
    Found 1-bit register for signal <h_in<78>>.
    Found 1-bit register for signal <h_in<79>>.
    Found 1-bit register for signal <h_in<72>>.
    Found 1-bit register for signal <h_in<73>>.
    Found 1-bit register for signal <h_in<74>>.
    Found 1-bit register for signal <h_in<75>>.
    Found 1-bit register for signal <h_in<68>>.
    Found 1-bit register for signal <h_in<69>>.
    Found 1-bit register for signal <h_in<70>>.
    Found 1-bit register for signal <h_in<71>>.
    Found 1-bit register for signal <h_in<64>>.
    Found 1-bit register for signal <h_in<65>>.
    Found 1-bit register for signal <h_in<66>>.
    Found 1-bit register for signal <h_in<67>>.
    Found 1-bit register for signal <h_in<60>>.
    Found 1-bit register for signal <h_in<61>>.
    Found 1-bit register for signal <h_in<62>>.
    Found 1-bit register for signal <h_in<63>>.
    Found 1-bit register for signal <h_in<56>>.
    Found 1-bit register for signal <h_in<57>>.
    Found 1-bit register for signal <h_in<58>>.
    Found 1-bit register for signal <h_in<59>>.
    Found 1-bit register for signal <h_in<52>>.
    Found 1-bit register for signal <h_in<53>>.
    Found 1-bit register for signal <h_in<54>>.
    Found 1-bit register for signal <h_in<55>>.
    Found 1-bit register for signal <h_in<48>>.
    Found 1-bit register for signal <h_in<49>>.
    Found 1-bit register for signal <h_in<50>>.
    Found 1-bit register for signal <h_in<51>>.
    Found 1-bit register for signal <h_in<44>>.
    Found 1-bit register for signal <h_in<45>>.
    Found 1-bit register for signal <h_in<46>>.
    Found 1-bit register for signal <h_in<47>>.
    Found 1-bit register for signal <h_in<40>>.
    Found 1-bit register for signal <h_in<41>>.
    Found 1-bit register for signal <h_in<42>>.
    Found 1-bit register for signal <h_in<43>>.
    Found 1-bit register for signal <h_in<36>>.
    Found 1-bit register for signal <h_in<37>>.
    Found 1-bit register for signal <h_in<38>>.
    Found 1-bit register for signal <h_in<39>>.
    Found 1-bit register for signal <h_in<32>>.
    Found 1-bit register for signal <h_in<33>>.
    Found 1-bit register for signal <h_in<34>>.
    Found 1-bit register for signal <h_in<35>>.
    Found 1-bit register for signal <h_in<28>>.
    Found 1-bit register for signal <h_in<29>>.
    Found 1-bit register for signal <h_in<30>>.
    Found 1-bit register for signal <h_in<31>>.
    Found 1-bit register for signal <h_in<24>>.
    Found 1-bit register for signal <h_in<25>>.
    Found 1-bit register for signal <h_in<26>>.
    Found 1-bit register for signal <h_in<27>>.
    Found 1-bit register for signal <h_in<20>>.
    Found 1-bit register for signal <h_in<21>>.
    Found 1-bit register for signal <h_in<22>>.
    Found 1-bit register for signal <h_in<23>>.
    Found 1-bit register for signal <h_in<16>>.
    Found 1-bit register for signal <h_in<17>>.
    Found 1-bit register for signal <h_in<18>>.
    Found 1-bit register for signal <h_in<19>>.
    Found 1-bit register for signal <h_in<12>>.
    Found 1-bit register for signal <h_in<13>>.
    Found 1-bit register for signal <h_in<14>>.
    Found 1-bit register for signal <h_in<15>>.
    Found 1-bit register for signal <h_in<8>>.
    Found 1-bit register for signal <h_in<9>>.
    Found 1-bit register for signal <h_in<10>>.
    Found 1-bit register for signal <h_in<11>>.
    Found 1-bit register for signal <h_in<4>>.
    Found 1-bit register for signal <h_in<5>>.
    Found 1-bit register for signal <h_in<6>>.
    Found 1-bit register for signal <h_in<7>>.
    Found 1-bit register for signal <h_in<0>>.
    Found 1-bit register for signal <h_in<1>>.
    Found 1-bit register for signal <h_in<2>>.
    Found 1-bit register for signal <h_in<3>>.
    Found 1-bit register for signal <h_in<508>>.
    Summary:
	inferred 512 D-type flip-flop(s).
Unit <firwrapper> synthesized.

Synthesizing Unit <filter>.
    Related source file is "C:\Users\BarrydeBruin\Documents\GitHub\VLSI\L3\project\lab3\filter.v".
        NR_STAGES = 32
        DWIDTH = 16
        DDWIDTH = 32
        CWIDTH = 512
    Found 1-bit register for signal <req_in_buf>.
    Found 1-bit register for signal <req_out_buf>.
    Found 32-bit register for signal <sum>.
    Found 5-bit register for signal <cnt>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><4>>.
    Found 1-bit register for signal <mem<0><5>>.
    Found 1-bit register for signal <mem<0><6>>.
    Found 1-bit register for signal <mem<0><7>>.
    Found 1-bit register for signal <mem<0><8>>.
    Found 1-bit register for signal <mem<0><9>>.
    Found 1-bit register for signal <mem<0><10>>.
    Found 1-bit register for signal <mem<0><11>>.
    Found 1-bit register for signal <mem<0><12>>.
    Found 1-bit register for signal <mem<0><13>>.
    Found 1-bit register for signal <mem<0><14>>.
    Found 1-bit register for signal <mem<0><15>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><4>>.
    Found 1-bit register for signal <mem<1><5>>.
    Found 1-bit register for signal <mem<1><6>>.
    Found 1-bit register for signal <mem<1><7>>.
    Found 1-bit register for signal <mem<1><8>>.
    Found 1-bit register for signal <mem<1><9>>.
    Found 1-bit register for signal <mem<1><10>>.
    Found 1-bit register for signal <mem<1><11>>.
    Found 1-bit register for signal <mem<1><12>>.
    Found 1-bit register for signal <mem<1><13>>.
    Found 1-bit register for signal <mem<1><14>>.
    Found 1-bit register for signal <mem<1><15>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><4>>.
    Found 1-bit register for signal <mem<2><5>>.
    Found 1-bit register for signal <mem<2><6>>.
    Found 1-bit register for signal <mem<2><7>>.
    Found 1-bit register for signal <mem<2><8>>.
    Found 1-bit register for signal <mem<2><9>>.
    Found 1-bit register for signal <mem<2><10>>.
    Found 1-bit register for signal <mem<2><11>>.
    Found 1-bit register for signal <mem<2><12>>.
    Found 1-bit register for signal <mem<2><13>>.
    Found 1-bit register for signal <mem<2><14>>.
    Found 1-bit register for signal <mem<2><15>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><4>>.
    Found 1-bit register for signal <mem<3><5>>.
    Found 1-bit register for signal <mem<3><6>>.
    Found 1-bit register for signal <mem<3><7>>.
    Found 1-bit register for signal <mem<3><8>>.
    Found 1-bit register for signal <mem<3><9>>.
    Found 1-bit register for signal <mem<3><10>>.
    Found 1-bit register for signal <mem<3><11>>.
    Found 1-bit register for signal <mem<3><12>>.
    Found 1-bit register for signal <mem<3><13>>.
    Found 1-bit register for signal <mem<3><14>>.
    Found 1-bit register for signal <mem<3><15>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><4>>.
    Found 1-bit register for signal <mem<4><5>>.
    Found 1-bit register for signal <mem<4><6>>.
    Found 1-bit register for signal <mem<4><7>>.
    Found 1-bit register for signal <mem<4><8>>.
    Found 1-bit register for signal <mem<4><9>>.
    Found 1-bit register for signal <mem<4><10>>.
    Found 1-bit register for signal <mem<4><11>>.
    Found 1-bit register for signal <mem<4><12>>.
    Found 1-bit register for signal <mem<4><13>>.
    Found 1-bit register for signal <mem<4><14>>.
    Found 1-bit register for signal <mem<4><15>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><4>>.
    Found 1-bit register for signal <mem<5><5>>.
    Found 1-bit register for signal <mem<5><6>>.
    Found 1-bit register for signal <mem<5><7>>.
    Found 1-bit register for signal <mem<5><8>>.
    Found 1-bit register for signal <mem<5><9>>.
    Found 1-bit register for signal <mem<5><10>>.
    Found 1-bit register for signal <mem<5><11>>.
    Found 1-bit register for signal <mem<5><12>>.
    Found 1-bit register for signal <mem<5><13>>.
    Found 1-bit register for signal <mem<5><14>>.
    Found 1-bit register for signal <mem<5><15>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><4>>.
    Found 1-bit register for signal <mem<6><5>>.
    Found 1-bit register for signal <mem<6><6>>.
    Found 1-bit register for signal <mem<6><7>>.
    Found 1-bit register for signal <mem<6><8>>.
    Found 1-bit register for signal <mem<6><9>>.
    Found 1-bit register for signal <mem<6><10>>.
    Found 1-bit register for signal <mem<6><11>>.
    Found 1-bit register for signal <mem<6><12>>.
    Found 1-bit register for signal <mem<6><13>>.
    Found 1-bit register for signal <mem<6><14>>.
    Found 1-bit register for signal <mem<6><15>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><4>>.
    Found 1-bit register for signal <mem<7><5>>.
    Found 1-bit register for signal <mem<7><6>>.
    Found 1-bit register for signal <mem<7><7>>.
    Found 1-bit register for signal <mem<7><8>>.
    Found 1-bit register for signal <mem<7><9>>.
    Found 1-bit register for signal <mem<7><10>>.
    Found 1-bit register for signal <mem<7><11>>.
    Found 1-bit register for signal <mem<7><12>>.
    Found 1-bit register for signal <mem<7><13>>.
    Found 1-bit register for signal <mem<7><14>>.
    Found 1-bit register for signal <mem<7><15>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><4>>.
    Found 1-bit register for signal <mem<8><5>>.
    Found 1-bit register for signal <mem<8><6>>.
    Found 1-bit register for signal <mem<8><7>>.
    Found 1-bit register for signal <mem<8><8>>.
    Found 1-bit register for signal <mem<8><9>>.
    Found 1-bit register for signal <mem<8><10>>.
    Found 1-bit register for signal <mem<8><11>>.
    Found 1-bit register for signal <mem<8><12>>.
    Found 1-bit register for signal <mem<8><13>>.
    Found 1-bit register for signal <mem<8><14>>.
    Found 1-bit register for signal <mem<8><15>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><4>>.
    Found 1-bit register for signal <mem<9><5>>.
    Found 1-bit register for signal <mem<9><6>>.
    Found 1-bit register for signal <mem<9><7>>.
    Found 1-bit register for signal <mem<9><8>>.
    Found 1-bit register for signal <mem<9><9>>.
    Found 1-bit register for signal <mem<9><10>>.
    Found 1-bit register for signal <mem<9><11>>.
    Found 1-bit register for signal <mem<9><12>>.
    Found 1-bit register for signal <mem<9><13>>.
    Found 1-bit register for signal <mem<9><14>>.
    Found 1-bit register for signal <mem<9><15>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><4>>.
    Found 1-bit register for signal <mem<10><5>>.
    Found 1-bit register for signal <mem<10><6>>.
    Found 1-bit register for signal <mem<10><7>>.
    Found 1-bit register for signal <mem<10><8>>.
    Found 1-bit register for signal <mem<10><9>>.
    Found 1-bit register for signal <mem<10><10>>.
    Found 1-bit register for signal <mem<10><11>>.
    Found 1-bit register for signal <mem<10><12>>.
    Found 1-bit register for signal <mem<10><13>>.
    Found 1-bit register for signal <mem<10><14>>.
    Found 1-bit register for signal <mem<10><15>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><4>>.
    Found 1-bit register for signal <mem<11><5>>.
    Found 1-bit register for signal <mem<11><6>>.
    Found 1-bit register for signal <mem<11><7>>.
    Found 1-bit register for signal <mem<11><8>>.
    Found 1-bit register for signal <mem<11><9>>.
    Found 1-bit register for signal <mem<11><10>>.
    Found 1-bit register for signal <mem<11><11>>.
    Found 1-bit register for signal <mem<11><12>>.
    Found 1-bit register for signal <mem<11><13>>.
    Found 1-bit register for signal <mem<11><14>>.
    Found 1-bit register for signal <mem<11><15>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><4>>.
    Found 1-bit register for signal <mem<12><5>>.
    Found 1-bit register for signal <mem<12><6>>.
    Found 1-bit register for signal <mem<12><7>>.
    Found 1-bit register for signal <mem<12><8>>.
    Found 1-bit register for signal <mem<12><9>>.
    Found 1-bit register for signal <mem<12><10>>.
    Found 1-bit register for signal <mem<12><11>>.
    Found 1-bit register for signal <mem<12><12>>.
    Found 1-bit register for signal <mem<12><13>>.
    Found 1-bit register for signal <mem<12><14>>.
    Found 1-bit register for signal <mem<12><15>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><4>>.
    Found 1-bit register for signal <mem<13><5>>.
    Found 1-bit register for signal <mem<13><6>>.
    Found 1-bit register for signal <mem<13><7>>.
    Found 1-bit register for signal <mem<13><8>>.
    Found 1-bit register for signal <mem<13><9>>.
    Found 1-bit register for signal <mem<13><10>>.
    Found 1-bit register for signal <mem<13><11>>.
    Found 1-bit register for signal <mem<13><12>>.
    Found 1-bit register for signal <mem<13><13>>.
    Found 1-bit register for signal <mem<13><14>>.
    Found 1-bit register for signal <mem<13><15>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><4>>.
    Found 1-bit register for signal <mem<14><5>>.
    Found 1-bit register for signal <mem<14><6>>.
    Found 1-bit register for signal <mem<14><7>>.
    Found 1-bit register for signal <mem<14><8>>.
    Found 1-bit register for signal <mem<14><9>>.
    Found 1-bit register for signal <mem<14><10>>.
    Found 1-bit register for signal <mem<14><11>>.
    Found 1-bit register for signal <mem<14><12>>.
    Found 1-bit register for signal <mem<14><13>>.
    Found 1-bit register for signal <mem<14><14>>.
    Found 1-bit register for signal <mem<14><15>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><4>>.
    Found 1-bit register for signal <mem<15><5>>.
    Found 1-bit register for signal <mem<15><6>>.
    Found 1-bit register for signal <mem<15><7>>.
    Found 1-bit register for signal <mem<15><8>>.
    Found 1-bit register for signal <mem<15><9>>.
    Found 1-bit register for signal <mem<15><10>>.
    Found 1-bit register for signal <mem<15><11>>.
    Found 1-bit register for signal <mem<15><12>>.
    Found 1-bit register for signal <mem<15><13>>.
    Found 1-bit register for signal <mem<15><14>>.
    Found 1-bit register for signal <mem<15><15>>.
    Found 1-bit register for signal <mem<16><0>>.
    Found 1-bit register for signal <mem<16><1>>.
    Found 1-bit register for signal <mem<16><2>>.
    Found 1-bit register for signal <mem<16><3>>.
    Found 1-bit register for signal <mem<16><4>>.
    Found 1-bit register for signal <mem<16><5>>.
    Found 1-bit register for signal <mem<16><6>>.
    Found 1-bit register for signal <mem<16><7>>.
    Found 1-bit register for signal <mem<16><8>>.
    Found 1-bit register for signal <mem<16><9>>.
    Found 1-bit register for signal <mem<16><10>>.
    Found 1-bit register for signal <mem<16><11>>.
    Found 1-bit register for signal <mem<16><12>>.
    Found 1-bit register for signal <mem<16><13>>.
    Found 1-bit register for signal <mem<16><14>>.
    Found 1-bit register for signal <mem<16><15>>.
    Found 1-bit register for signal <mem<17><0>>.
    Found 1-bit register for signal <mem<17><1>>.
    Found 1-bit register for signal <mem<17><2>>.
    Found 1-bit register for signal <mem<17><3>>.
    Found 1-bit register for signal <mem<17><4>>.
    Found 1-bit register for signal <mem<17><5>>.
    Found 1-bit register for signal <mem<17><6>>.
    Found 1-bit register for signal <mem<17><7>>.
    Found 1-bit register for signal <mem<17><8>>.
    Found 1-bit register for signal <mem<17><9>>.
    Found 1-bit register for signal <mem<17><10>>.
    Found 1-bit register for signal <mem<17><11>>.
    Found 1-bit register for signal <mem<17><12>>.
    Found 1-bit register for signal <mem<17><13>>.
    Found 1-bit register for signal <mem<17><14>>.
    Found 1-bit register for signal <mem<17><15>>.
    Found 1-bit register for signal <mem<18><0>>.
    Found 1-bit register for signal <mem<18><1>>.
    Found 1-bit register for signal <mem<18><2>>.
    Found 1-bit register for signal <mem<18><3>>.
    Found 1-bit register for signal <mem<18><4>>.
    Found 1-bit register for signal <mem<18><5>>.
    Found 1-bit register for signal <mem<18><6>>.
    Found 1-bit register for signal <mem<18><7>>.
    Found 1-bit register for signal <mem<18><8>>.
    Found 1-bit register for signal <mem<18><9>>.
    Found 1-bit register for signal <mem<18><10>>.
    Found 1-bit register for signal <mem<18><11>>.
    Found 1-bit register for signal <mem<18><12>>.
    Found 1-bit register for signal <mem<18><13>>.
    Found 1-bit register for signal <mem<18><14>>.
    Found 1-bit register for signal <mem<18><15>>.
    Found 1-bit register for signal <mem<19><0>>.
    Found 1-bit register for signal <mem<19><1>>.
    Found 1-bit register for signal <mem<19><2>>.
    Found 1-bit register for signal <mem<19><3>>.
    Found 1-bit register for signal <mem<19><4>>.
    Found 1-bit register for signal <mem<19><5>>.
    Found 1-bit register for signal <mem<19><6>>.
    Found 1-bit register for signal <mem<19><7>>.
    Found 1-bit register for signal <mem<19><8>>.
    Found 1-bit register for signal <mem<19><9>>.
    Found 1-bit register for signal <mem<19><10>>.
    Found 1-bit register for signal <mem<19><11>>.
    Found 1-bit register for signal <mem<19><12>>.
    Found 1-bit register for signal <mem<19><13>>.
    Found 1-bit register for signal <mem<19><14>>.
    Found 1-bit register for signal <mem<19><15>>.
    Found 1-bit register for signal <mem<20><0>>.
    Found 1-bit register for signal <mem<20><1>>.
    Found 1-bit register for signal <mem<20><2>>.
    Found 1-bit register for signal <mem<20><3>>.
    Found 1-bit register for signal <mem<20><4>>.
    Found 1-bit register for signal <mem<20><5>>.
    Found 1-bit register for signal <mem<20><6>>.
    Found 1-bit register for signal <mem<20><7>>.
    Found 1-bit register for signal <mem<20><8>>.
    Found 1-bit register for signal <mem<20><9>>.
    Found 1-bit register for signal <mem<20><10>>.
    Found 1-bit register for signal <mem<20><11>>.
    Found 1-bit register for signal <mem<20><12>>.
    Found 1-bit register for signal <mem<20><13>>.
    Found 1-bit register for signal <mem<20><14>>.
    Found 1-bit register for signal <mem<20><15>>.
    Found 1-bit register for signal <mem<21><0>>.
    Found 1-bit register for signal <mem<21><1>>.
    Found 1-bit register for signal <mem<21><2>>.
    Found 1-bit register for signal <mem<21><3>>.
    Found 1-bit register for signal <mem<21><4>>.
    Found 1-bit register for signal <mem<21><5>>.
    Found 1-bit register for signal <mem<21><6>>.
    Found 1-bit register for signal <mem<21><7>>.
    Found 1-bit register for signal <mem<21><8>>.
    Found 1-bit register for signal <mem<21><9>>.
    Found 1-bit register for signal <mem<21><10>>.
    Found 1-bit register for signal <mem<21><11>>.
    Found 1-bit register for signal <mem<21><12>>.
    Found 1-bit register for signal <mem<21><13>>.
    Found 1-bit register for signal <mem<21><14>>.
    Found 1-bit register for signal <mem<21><15>>.
    Found 1-bit register for signal <mem<22><0>>.
    Found 1-bit register for signal <mem<22><1>>.
    Found 1-bit register for signal <mem<22><2>>.
    Found 1-bit register for signal <mem<22><3>>.
    Found 1-bit register for signal <mem<22><4>>.
    Found 1-bit register for signal <mem<22><5>>.
    Found 1-bit register for signal <mem<22><6>>.
    Found 1-bit register for signal <mem<22><7>>.
    Found 1-bit register for signal <mem<22><8>>.
    Found 1-bit register for signal <mem<22><9>>.
    Found 1-bit register for signal <mem<22><10>>.
    Found 1-bit register for signal <mem<22><11>>.
    Found 1-bit register for signal <mem<22><12>>.
    Found 1-bit register for signal <mem<22><13>>.
    Found 1-bit register for signal <mem<22><14>>.
    Found 1-bit register for signal <mem<22><15>>.
    Found 1-bit register for signal <mem<23><0>>.
    Found 1-bit register for signal <mem<23><1>>.
    Found 1-bit register for signal <mem<23><2>>.
    Found 1-bit register for signal <mem<23><3>>.
    Found 1-bit register for signal <mem<23><4>>.
    Found 1-bit register for signal <mem<23><5>>.
    Found 1-bit register for signal <mem<23><6>>.
    Found 1-bit register for signal <mem<23><7>>.
    Found 1-bit register for signal <mem<23><8>>.
    Found 1-bit register for signal <mem<23><9>>.
    Found 1-bit register for signal <mem<23><10>>.
    Found 1-bit register for signal <mem<23><11>>.
    Found 1-bit register for signal <mem<23><12>>.
    Found 1-bit register for signal <mem<23><13>>.
    Found 1-bit register for signal <mem<23><14>>.
    Found 1-bit register for signal <mem<23><15>>.
    Found 1-bit register for signal <mem<24><0>>.
    Found 1-bit register for signal <mem<24><1>>.
    Found 1-bit register for signal <mem<24><2>>.
    Found 1-bit register for signal <mem<24><3>>.
    Found 1-bit register for signal <mem<24><4>>.
    Found 1-bit register for signal <mem<24><5>>.
    Found 1-bit register for signal <mem<24><6>>.
    Found 1-bit register for signal <mem<24><7>>.
    Found 1-bit register for signal <mem<24><8>>.
    Found 1-bit register for signal <mem<24><9>>.
    Found 1-bit register for signal <mem<24><10>>.
    Found 1-bit register for signal <mem<24><11>>.
    Found 1-bit register for signal <mem<24><12>>.
    Found 1-bit register for signal <mem<24><13>>.
    Found 1-bit register for signal <mem<24><14>>.
    Found 1-bit register for signal <mem<24><15>>.
    Found 1-bit register for signal <mem<25><0>>.
    Found 1-bit register for signal <mem<25><1>>.
    Found 1-bit register for signal <mem<25><2>>.
    Found 1-bit register for signal <mem<25><3>>.
    Found 1-bit register for signal <mem<25><4>>.
    Found 1-bit register for signal <mem<25><5>>.
    Found 1-bit register for signal <mem<25><6>>.
    Found 1-bit register for signal <mem<25><7>>.
    Found 1-bit register for signal <mem<25><8>>.
    Found 1-bit register for signal <mem<25><9>>.
    Found 1-bit register for signal <mem<25><10>>.
    Found 1-bit register for signal <mem<25><11>>.
    Found 1-bit register for signal <mem<25><12>>.
    Found 1-bit register for signal <mem<25><13>>.
    Found 1-bit register for signal <mem<25><14>>.
    Found 1-bit register for signal <mem<25><15>>.
    Found 1-bit register for signal <mem<26><0>>.
    Found 1-bit register for signal <mem<26><1>>.
    Found 1-bit register for signal <mem<26><2>>.
    Found 1-bit register for signal <mem<26><3>>.
    Found 1-bit register for signal <mem<26><4>>.
    Found 1-bit register for signal <mem<26><5>>.
    Found 1-bit register for signal <mem<26><6>>.
    Found 1-bit register for signal <mem<26><7>>.
    Found 1-bit register for signal <mem<26><8>>.
    Found 1-bit register for signal <mem<26><9>>.
    Found 1-bit register for signal <mem<26><10>>.
    Found 1-bit register for signal <mem<26><11>>.
    Found 1-bit register for signal <mem<26><12>>.
    Found 1-bit register for signal <mem<26><13>>.
    Found 1-bit register for signal <mem<26><14>>.
    Found 1-bit register for signal <mem<26><15>>.
    Found 1-bit register for signal <mem<27><0>>.
    Found 1-bit register for signal <mem<27><1>>.
    Found 1-bit register for signal <mem<27><2>>.
    Found 1-bit register for signal <mem<27><3>>.
    Found 1-bit register for signal <mem<27><4>>.
    Found 1-bit register for signal <mem<27><5>>.
    Found 1-bit register for signal <mem<27><6>>.
    Found 1-bit register for signal <mem<27><7>>.
    Found 1-bit register for signal <mem<27><8>>.
    Found 1-bit register for signal <mem<27><9>>.
    Found 1-bit register for signal <mem<27><10>>.
    Found 1-bit register for signal <mem<27><11>>.
    Found 1-bit register for signal <mem<27><12>>.
    Found 1-bit register for signal <mem<27><13>>.
    Found 1-bit register for signal <mem<27><14>>.
    Found 1-bit register for signal <mem<27><15>>.
    Found 1-bit register for signal <mem<28><0>>.
    Found 1-bit register for signal <mem<28><1>>.
    Found 1-bit register for signal <mem<28><2>>.
    Found 1-bit register for signal <mem<28><3>>.
    Found 1-bit register for signal <mem<28><4>>.
    Found 1-bit register for signal <mem<28><5>>.
    Found 1-bit register for signal <mem<28><6>>.
    Found 1-bit register for signal <mem<28><7>>.
    Found 1-bit register for signal <mem<28><8>>.
    Found 1-bit register for signal <mem<28><9>>.
    Found 1-bit register for signal <mem<28><10>>.
    Found 1-bit register for signal <mem<28><11>>.
    Found 1-bit register for signal <mem<28><12>>.
    Found 1-bit register for signal <mem<28><13>>.
    Found 1-bit register for signal <mem<28><14>>.
    Found 1-bit register for signal <mem<28><15>>.
    Found 1-bit register for signal <mem<29><0>>.
    Found 1-bit register for signal <mem<29><1>>.
    Found 1-bit register for signal <mem<29><2>>.
    Found 1-bit register for signal <mem<29><3>>.
    Found 1-bit register for signal <mem<29><4>>.
    Found 1-bit register for signal <mem<29><5>>.
    Found 1-bit register for signal <mem<29><6>>.
    Found 1-bit register for signal <mem<29><7>>.
    Found 1-bit register for signal <mem<29><8>>.
    Found 1-bit register for signal <mem<29><9>>.
    Found 1-bit register for signal <mem<29><10>>.
    Found 1-bit register for signal <mem<29><11>>.
    Found 1-bit register for signal <mem<29><12>>.
    Found 1-bit register for signal <mem<29><13>>.
    Found 1-bit register for signal <mem<29><14>>.
    Found 1-bit register for signal <mem<29><15>>.
    Found 1-bit register for signal <mem<30><0>>.
    Found 1-bit register for signal <mem<30><1>>.
    Found 1-bit register for signal <mem<30><2>>.
    Found 1-bit register for signal <mem<30><3>>.
    Found 1-bit register for signal <mem<30><4>>.
    Found 1-bit register for signal <mem<30><5>>.
    Found 1-bit register for signal <mem<30><6>>.
    Found 1-bit register for signal <mem<30><7>>.
    Found 1-bit register for signal <mem<30><8>>.
    Found 1-bit register for signal <mem<30><9>>.
    Found 1-bit register for signal <mem<30><10>>.
    Found 1-bit register for signal <mem<30><11>>.
    Found 1-bit register for signal <mem<30><12>>.
    Found 1-bit register for signal <mem<30><13>>.
    Found 1-bit register for signal <mem<30><14>>.
    Found 1-bit register for signal <mem<30><15>>.
    Found 1-bit register for signal <mem<31><0>>.
    Found 1-bit register for signal <mem<31><1>>.
    Found 1-bit register for signal <mem<31><2>>.
    Found 1-bit register for signal <mem<31><3>>.
    Found 1-bit register for signal <mem<31><4>>.
    Found 1-bit register for signal <mem<31><5>>.
    Found 1-bit register for signal <mem<31><6>>.
    Found 1-bit register for signal <mem<31><7>>.
    Found 1-bit register for signal <mem<31><8>>.
    Found 1-bit register for signal <mem<31><9>>.
    Found 1-bit register for signal <mem<31><10>>.
    Found 1-bit register for signal <mem<31><11>>.
    Found 1-bit register for signal <mem<31><12>>.
    Found 1-bit register for signal <mem<31><13>>.
    Found 1-bit register for signal <mem<31><14>>.
    Found 1-bit register for signal <mem<31><15>>.
    Found 16-bit register for signal <data_out_buf>.
    Found 1-bit register for signal <state_busy>.
    Found 6-bit adder for signal <n0762> created at line 66.
    Found 32-bit adder for signal <sum[0]_cnt[4]_add_73_OUT> created at line 67.
    Found 5-bit subtractor for signal <GND_2_o_GND_2_o_sub_75_OUT<4:0>> created at line 68.
    Found 16x16-bit multiplier for signal <n0835> created at line 67.
    Found 16-bit 32-to-1 multiplexer for signal <cnt[4]_mem[31][0]_wide_mux_34_OUT> created at line 67.
    Found 16-bit 32-to-1 multiplexer for signal <cnt[4]_coef[31][0]_wide_mux_71_OUT> created at line 67.
    Found 6-bit comparator lessequal for signal <n0056> created at line 66
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred 568 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  35 Multiplexer(s).
Unit <filter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
# Registers                                            : 54
 1-bit register                                        : 19
 16-bit register                                       : 32
 32-bit register                                       : 1
 5-bit register                                        : 1
 512-bit register                                      : 1
# Comparators                                          : 1
 6-bit comparator lessequal                            : 1
# Multiplexers                                         : 35
 1-bit 2-to-1 multiplexer                              : 33
 16-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <filter>.
The following registers are absorbed into accumulator <sum>: 1 register on signal <sum>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
	Multiplier <Mmult_n0835> in block <filter> and accumulator <sum> in block <filter> are combined into a MAC<Mmac_n0835>.
Unit <filter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 16x16-to-32-bit MAC                                   : 1
# Adders/Subtractors                                   : 1
 6-bit adder                                           : 1
# Counters                                             : 1
 5-bit down counter                                    : 1
# Registers                                            : 1043
 Flip-Flops                                            : 1043
# Comparators                                          : 1
 6-bit comparator lessequal                            : 1
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 32
 16-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <firwrapper> ...

Optimizing unit <filter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block firwrapper, actual ratio is 6.
FlipFlop firfilter/cnt_0 has been replicated 14 time(s)
FlipFlop firfilter/cnt_1 has been replicated 14 time(s)
FlipFlop firfilter/cnt_2 has been replicated 2 time(s)
FlipFlop firfilter/cnt_3 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1080
 Flip-Flops                                            : 1080

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : firwrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 407
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 2
#      LUT3                        : 5
#      LUT4                        : 1
#      LUT5                        : 3
#      LUT6                        : 358
#      MUXF7                       : 35
#      VCC                         : 1
# FlipFlops/Latches                : 1080
#      FDE                         : 1040
#      FDR                         : 3
#      FDSE                        : 37
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 39
#      IBUF                        : 21
#      OBUF                        : 18
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1080  out of  54576     1%  
 Number of Slice LUTs:                  370  out of  27288     1%  
    Number used as Logic:               370  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1441
   Number with an unused Flip Flop:     361  out of   1441    25%  
   Number with an unused LUT:          1071  out of   1441    74%  
   Number of fully used LUT-FF pairs:     9  out of   1441     0%  
   Number of unique control sets:        35

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  40  out of    218    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     58     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1081  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.421ns (Maximum Frequency: 118.750MHz)
   Minimum input arrival time before clock: 6.562ns
   Maximum output required time after clock: 3.791ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.421ns (frequency: 118.750MHz)
  Total number of paths / destination ports: 32484 / 1666
-------------------------------------------------------------------------
Delay:               8.421ns (Levels of Logic = 3)
  Source:            firfilter/cnt_0_6 (FF)
  Destination:       firfilter/Mmac_n0835 (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: firfilter/cnt_0_6 to firfilter/Mmac_n0835
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            19   0.447   1.176  firfilter/cnt_0_6 (firfilter/cnt_0_6)
     LUT6:I4->O            1   0.203   0.827  firfilter/Mmux_cnt[4]_mem[31][0]_wide_mux_34_OUT_87 (firfilter/Mmux_cnt[4]_mem[31][0]_wide_mux_34_OUT_87)
     LUT6:I2->O            1   0.203   0.000  firfilter/Mmux_cnt[4]_mem[31][0]_wide_mux_34_OUT_32 (firfilter/Mmux_cnt[4]_mem[31][0]_wide_mux_34_OUT_32)
     MUXF7:I1->O          32   0.140   1.291  firfilter/Mmux_cnt[4]_mem[31][0]_wide_mux_34_OUT_2_f7_1 (firfilter/cnt[4]_mem[31][0]_wide_mux_34_OUT<11>)
     DSP48A1:B11               4.134          firfilter/Mmac_n0835
    ----------------------------------------
    Total                      8.421ns (5.127ns logic, 3.294ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1120 / 1101
-------------------------------------------------------------------------
Offset:              6.562ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       firfilter/data_out_buf_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to firfilter/data_out_buf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            43   1.222   1.677  rst_IBUF (rst_IBUF)
     LUT3:I0->O           31   0.205   1.642  firfilter/_n2582_inv11 (firfilter/_n2582_inv1)
     LUT6:I0->O           32   0.203   1.291  firfilter/_n2582_inv2 (firfilter/_n2582_inv)
     FDE:CE                    0.322          firfilter/mem_1528
    ----------------------------------------
    Total                      6.562ns (1.952ns logic, 4.610ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              3.791ns (Levels of Logic = 1)
  Source:            firfilter/req_out_buf (FF)
  Destination:       req_out (PAD)
  Source Clock:      clk rising

  Data Path: firfilter/req_out_buf to req_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.447   0.773  firfilter/req_out_buf (firfilter/req_out_buf)
     OBUF:I->O                 2.571          req_out_OBUF (req_out)
    ----------------------------------------
    Total                      3.791ns (3.018ns logic, 0.773ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.421|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.29 secs
 
--> 

Total memory usage is 264864 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

