VPR FPGA Placement and Routing.
Version: 8.1.0-dev+7be7cbe3d
Revision: v8.0.0-3332-g7be7cbe3d
Compiled: 2021-02-26T03:04:33
Compiler: GNU 9.3.0 on Linux-5.8.0-44-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/jiayin/App/vtr/vpr/vpr myArch.xml blink --circuit_file blink.pre-vpr.blif


Architecture file: myArch.xml
Circuit name: blink

# Loading Architecture Description
# Loading Architecture Description took 0.00 seconds (max_rss 15.7 MiB, delta_rss +1.4 MiB)
# Building complex block graph
# Building complex block graph took 0.00 seconds (max_rss 15.7 MiB, delta_rss +0.0 MiB)
Error 1: 
Type: Architecture file
File: myArch.xml
Line: 193
Message: Number of entries in matrix (5) does not match number of pin-to-pinconnections (4).
The entire flow of VPR took 0.00 seconds (max_rss 15.7 MiB)
