0.6
2016.3
Oct 10 2016
19:46:48
C:/Users/ilkay/Desktop/fpga/project_7/project_7.sim/sim_1/behav/glbl.v,1476033524,verilog,,,,glbl,,,,,,,,
C:/Users/ilkay/Desktop/fpga/project_7/project_7.srcs/sim_1/new/test.v,1670950463,verilog,,,,test,,,,,,,,
C:/Users/ilkay/Desktop/fpga/project_7/project_7.srcs/sources_1/new/main.v,1670949345,verilog,,,,main,,,,,,,,
C:/Users/ilkay/Desktop/fpga/project_7/project_7.srcs/sources_1/new/sr_latch.v,1671377306,verilog,,,,sr_latch,,,,,,,,
