INFO: [VRFC 10-2263] Analyzing Verilog file "D:/khar zadan/GUST/GUST/GUST.srcs/sim_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/khar zadan/GUST/GUST/GUST.srcs/sim_1/new/connector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module connector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/khar zadan/GUST/GUST/GUST.srcs/sim_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/khar zadan/GUST/GUST/GUST.srcs/sim_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/khar zadan/GUST/GUST/GUST.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
