\doxysection{Parametric\+Dram\+Directory\+MSI\+::Memory\+Manager Class Reference}
\label{classParametricDramDirectoryMSI_1_1MemoryManager}\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}


{\ttfamily \#include $<$memory\+\_\+manager.\+h$>$}



Inheritance diagram for Parametric\+Dram\+Directory\+MSI\+::Memory\+Manager\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=187pt]{classParametricDramDirectoryMSI_1_1MemoryManager__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for Parametric\+Dram\+Directory\+MSI\+::Memory\+Manager\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ features}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
typedef std\+::unordered\+\_\+map$<$ \textbf{ Int\+Ptr}, struct \textbf{ features} $>$ \textbf{ tlb\+\_\+features}
\end{DoxyCompactItemize}
\doxysubsection*{Public Types inherited from \textbf{ Memory\+Manager\+Base}}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ Caching\+Protocol\+\_\+t} \{ \textbf{ PARAMETRIC\+\_\+\+DRAM\+\_\+\+DIRECTORY\+\_\+\+MSI}
, \textbf{ FAST\+\_\+\+NEHALEM}
, \textbf{ NUM\+\_\+\+CACHING\+\_\+\+PROTOCOL\+\_\+\+TYPES}
 \}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ Memory\+Manager} (\textbf{ Core} $\ast$core, \textbf{ Network} $\ast$network, \textbf{ Shmem\+Perf\+Model} $\ast$shmem\+\_\+perf\+\_\+model)
\item 
\textbf{ $\sim$\+Memory\+Manager} ()
\item 
\textbf{ UInt64} \textbf{ get\+Cache\+Block\+Size} () const
\item 
\textbf{ Cache} $\ast$ \textbf{ get\+Cache} (\textbf{ Mem\+Component\+::component\+\_\+t} mem\+\_\+component)
\item 
\textbf{ Cache} $\ast$ \textbf{ get\+L1\+ICache} ()
\item 
\textbf{ Cache} $\ast$ \textbf{ get\+L1\+DCache} ()
\item 
\textbf{ Page\+Table\+Walker} $\ast$ \textbf{ get\+PTW} ()
\item 
\textbf{ Cache} $\ast$ \textbf{ get\+Last\+Level\+Cache} ()
\item 
\textbf{ TLB} $\ast$ \textbf{ get\+TLB} ()
\item 
\textbf{ TLB} $\ast$ \textbf{ get\+POTM} ()
\item 
\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache} $\ast$ \textbf{ get\+Dram\+Directory\+Cache} ()
\item 
\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr} $\ast$ \textbf{ get\+Dram\+Cntlr} ()
\item 
\textbf{ Address\+Home\+Lookup} $\ast$ \textbf{ get\+Tag\+Directory\+Home\+Lookup} ()
\item 
\textbf{ Address\+Home\+Lookup} $\ast$ \textbf{ get\+Dram\+Controller\+Home\+Lookup} ()
\item 
void \textbf{ update\+Translation\+Counters} (\textbf{ Translation\+Result} tr\+Result, \textbf{ Hit\+Where\+::where\+\_\+t} data\+Result)
\item 
\textbf{ Cache\+Cntlr} $\ast$ \textbf{ get\+Cache\+Cntlr\+At} (\textbf{ core\+\_\+id\+\_\+t} core\+\_\+id, \textbf{ Mem\+Component\+::component\+\_\+t} mem\+\_\+component)
\item 
void \textbf{ set\+Cache\+Cntlr\+At} (\textbf{ core\+\_\+id\+\_\+t} core\+\_\+id, \textbf{ Mem\+Component\+::component\+\_\+t} mem\+\_\+component, \textbf{ Cache\+Cntlr} $\ast$cache\+\_\+cntlr)
\item 
\textbf{ Nuca\+Cache} $\ast$ \textbf{ get\+Nuca\+Cache} ()
\item 
void \textbf{ measure\+Nuca\+Stats} ()
\item 
\textbf{ Hit\+Where\+::where\+\_\+t} \textbf{ core\+Initiate\+Memory\+Access} (\textbf{ Int\+Ptr} eip, \textbf{ Mem\+Component\+::component\+\_\+t} mem\+\_\+component, \textbf{ Core\+::lock\+\_\+signal\+\_\+t} lock\+\_\+signal, \textbf{ Core\+::mem\+\_\+op\+\_\+t} mem\+\_\+op\+\_\+type, \textbf{ Int\+Ptr} address, \textbf{ UInt32} offset, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ UInt32} data\+\_\+length, \textbf{ Core\+::\+Mem\+Modeled} modeled)
\item 
\textbf{ Translation\+Result} \textbf{ perform\+Address\+Translation} (\textbf{ Int\+Ptr} eip, \textbf{ Mem\+Component\+::component\+\_\+t} mem\+\_\+component, \textbf{ Core\+::lock\+\_\+signal\+\_\+t} lock\+\_\+signal, \textbf{ Core\+::mem\+\_\+op\+\_\+t} mem\+\_\+op\+\_\+type, \textbf{ Int\+Ptr} address, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ UInt32} data\+\_\+length, bool modeled, bool count)
\item 
\textbf{ Translation\+Result} \textbf{ access\+Utopia\+Subsystem} (\textbf{ Int\+Ptr} eip, \textbf{ Core\+::lock\+\_\+signal\+\_\+t} lock\+\_\+signal, \textbf{ Int\+Ptr} address, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ UInt32} data\+\_\+length, bool modeled, bool count)
\item 
\textbf{ Translation\+Result} \textbf{ access\+TLBSubsystem} (\textbf{ Int\+Ptr} eip, \textbf{ TLB} $\ast$tlb, \textbf{ Int\+Ptr} address, bool is\+Ifetch, bool modeled, bool count, \textbf{ Core\+::lock\+\_\+signal\+\_\+t} lock\+\_\+signal, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ UInt32} data\+\_\+length)
\item 
void \textbf{ handle\+Msg\+From\+Network} (\textbf{ Net\+Packet} \&packet)
\item 
void \textbf{ send\+Msg} (\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::msg\+\_\+t} msg\+\_\+type, \textbf{ Mem\+Component\+::component\+\_\+t} sender\+\_\+mem\+\_\+component, \textbf{ Mem\+Component\+::component\+\_\+t} receiver\+\_\+mem\+\_\+component, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ core\+\_\+id\+\_\+t} receiver, \textbf{ Int\+Ptr} address, \textbf{ Byte} $\ast$data\+\_\+buf=NULL, \textbf{ UInt32} data\+\_\+length=0, \textbf{ Hit\+Where\+::where\+\_\+t} where=\textbf{ Hit\+Where\+::\+UNKNOWN}, \textbf{ Shmem\+Perf} $\ast$perf=NULL, \textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t} thread\+\_\+num=\textbf{ Shmem\+Perf\+Model\+::\+NUM\+\_\+\+CORE\+\_\+\+THREADS}, \textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t} block\+\_\+type=\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t\+::\+NON\+\_\+\+PAGE\+\_\+\+TABLE})
\item 
void \textbf{ broadcast\+Msg} (\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::msg\+\_\+t} msg\+\_\+type, \textbf{ Mem\+Component\+::component\+\_\+t} sender\+\_\+mem\+\_\+component, \textbf{ Mem\+Component\+::component\+\_\+t} receiver\+\_\+mem\+\_\+component, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Int\+Ptr} address, \textbf{ Byte} $\ast$data\+\_\+buf=NULL, \textbf{ UInt32} data\+\_\+length=0, \textbf{ Shmem\+Perf} $\ast$perf=NULL, \textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t} thread\+\_\+num=\textbf{ Shmem\+Perf\+Model\+::\+NUM\+\_\+\+CORE\+\_\+\+THREADS})
\item 
\textbf{ Subsecond\+Time} \textbf{ get\+L1\+Hit\+Latency} (void)
\item 
void \textbf{ add\+L1\+Hits} (bool icache, \textbf{ Core\+::mem\+\_\+op\+\_\+t} mem\+\_\+op\+\_\+type, \textbf{ UInt64} hits)
\item 
void \textbf{ enable\+Models} ()
\item 
void \textbf{ disable\+Models} ()
\item 
\textbf{ core\+\_\+id\+\_\+t} \textbf{ get\+Shmem\+Requester} (const void $\ast$pkt\+\_\+data)
\item 
\textbf{ UInt32} \textbf{ get\+Modeled\+Length} (const void $\ast$pkt\+\_\+data)
\item 
void \textbf{ tag\+Caches\+Block\+Type} (\textbf{ Int\+Ptr} address, \textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t} btype)
\item 
\textbf{ Subsecond\+Time} \textbf{ get\+Cost} (\textbf{ Mem\+Component\+::component\+\_\+t} mem\+\_\+component, \textbf{ Cache\+Perf\+Model\+::\+Cache\+Access\+\_\+t} access\+\_\+type)
\item 
void \textbf{ incr\+Elapsed\+Time} (\textbf{ Subsecond\+Time} latency, \textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t} thread\+\_\+num=\textbf{ Shmem\+Perf\+Model\+::\+NUM\+\_\+\+CORE\+\_\+\+THREADS})
\item 
void \textbf{ incr\+Elapsed\+Time} (\textbf{ Mem\+Component\+::component\+\_\+t} mem\+\_\+component, \textbf{ Cache\+Perf\+Model\+::\+Cache\+Access\+\_\+t} access\+\_\+type, \textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t} thread\+\_\+num=\textbf{ Shmem\+Perf\+Model\+::\+NUM\+\_\+\+CORE\+\_\+\+THREADS})
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \textbf{ Memory\+Manager\+Base}}
\begin{DoxyCompactItemize}
\item 
\textbf{ Memory\+Manager\+Base} (\textbf{ Core} $\ast$core, \textbf{ Network} $\ast$network, \textbf{ Shmem\+Perf\+Model} $\ast$shmem\+\_\+perf\+\_\+model)
\item 
virtual \textbf{ $\sim$\+Memory\+Manager\+Base} ()
\item 
virtual \textbf{ Subsecond\+Time} \textbf{ core\+Initiate\+Memory\+Access\+Fast} (bool icache, \textbf{ Core\+::mem\+\_\+op\+\_\+t} mem\+\_\+op\+\_\+type, \textbf{ Int\+Ptr} address)
\item 
virtual \textbf{ UInt64} \textbf{ get\+Megapage\+Size} () const
\item 
\textbf{ Core} $\ast$ \textbf{ get\+Core} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\textbf{ Int\+Ptr} \textbf{ bitmap}
\item 
\textbf{ tlb\+\_\+features} \textbf{ m\+\_\+page\+\_\+features}
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\textbf{ Cache\+Cntlr} $\ast$ \textbf{ m\+\_\+cache\+\_\+cntlrs} [\textbf{ Mem\+Component\+::\+LAST\+\_\+\+LEVEL\+\_\+\+CACHE}+1]
\item 
\textbf{ Nuca\+Cache} $\ast$ \textbf{ m\+\_\+nuca\+\_\+cache}
\item 
\textbf{ Dram\+Cache} $\ast$ \textbf{ m\+\_\+dram\+\_\+cache}
\item 
\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr} $\ast$ \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cntlr}
\item 
\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr} $\ast$ \textbf{ m\+\_\+dram\+\_\+cntlr}
\item 
\textbf{ Address\+Home\+Lookup} $\ast$ \textbf{ m\+\_\+tag\+\_\+directory\+\_\+home\+\_\+lookup}
\item 
\textbf{ Address\+Home\+Lookup} $\ast$ \textbf{ m\+\_\+dram\+\_\+controller\+\_\+home\+\_\+lookup}
\item 
\textbf{ TLB} $\ast$ \textbf{ m\+\_\+itlb}
\item 
\textbf{ TLB} $\ast$ \textbf{ m\+\_\+dtlb}
\item 
\textbf{ TLB} $\ast$ \textbf{ m\+\_\+stlb}
\item 
\textbf{ TLB} $\ast$ \textbf{ m\+\_\+potm\+\_\+tlb}
\item 
\textbf{ RLB} $\ast$ \textbf{ m\+\_\+rlb}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+system\+\_\+page\+\_\+size}
\item 
\textbf{ Page\+Table\+Walker} $\ast$ \textbf{ ptw}
\item 
\textbf{ Modrian\+Memory\+Manager} $\ast$ \textbf{ mmm}
\item 
\textbf{ XMem\+Manager} $\ast$ \textbf{ xmem\+\_\+manager}
\item 
\textbf{ Component\+Latency} \textbf{ m\+\_\+tlb\+\_\+miss\+\_\+penalty}
\item 
bool \textbf{ m\+\_\+tlb\+\_\+miss\+\_\+parallel}
\item 
\textbf{ Component\+Latency} \textbf{ m\+\_\+tlb\+\_\+l1\+\_\+access\+\_\+penalty}
\item 
\textbf{ Component\+Latency} \textbf{ m\+\_\+tlb\+\_\+l2\+\_\+access\+\_\+penalty}
\item 
\textbf{ Component\+Latency} \textbf{ m\+\_\+tlb\+\_\+l1\+\_\+miss\+\_\+penalty}
\item 
\textbf{ Component\+Latency} \textbf{ m\+\_\+tlb\+\_\+l2\+\_\+miss\+\_\+penalty}
\item 
\textbf{ Component\+Latency} \textbf{ potm\+\_\+latency}
\item 
\textbf{ Component\+Latency} \textbf{ migration\+\_\+latency}
\item 
bool \textbf{ m\+\_\+utopia\+\_\+enabled}
\item 
bool \textbf{ m\+\_\+ulb\+\_\+enabled}
\item 
bool \textbf{ m\+\_\+utopia\+\_\+permission\+\_\+enabled}
\item 
bool \textbf{ m\+\_\+utopia\+\_\+tag\+\_\+enabled}
\item 
bool \textbf{ m\+\_\+potm\+\_\+enabled}
\item 
bool \textbf{ m\+\_\+virtualized}
\item 
bool \textbf{ m\+\_\+parallel\+\_\+walk}
\item 
\textbf{ Utopia\+Cache} $\ast$ \textbf{ utopia\+\_\+perm\+\_\+cache}
\item 
\textbf{ Utopia\+Cache} $\ast$ \textbf{ utopia\+\_\+tag\+\_\+cache}
\item 
\textbf{ ULB} $\ast$ \textbf{ ulb}
\item 
std\+::unordered\+\_\+map$<$ \textbf{ Int\+Ptr}, \textbf{ Subsecond\+Time} $>$ \textbf{ migration\+\_\+map}
\item 
\textbf{ Utopia\+Cache} $\ast$ \textbf{ shadow\+\_\+cache}
\item 
bool \textbf{ shadow\+\_\+cache\+\_\+enabled}
\item 
\textbf{ UInt32} \textbf{ shadow\+\_\+cache\+\_\+size}
\item 
\textbf{ UInt32} \textbf{ shadow\+\_\+cache\+\_\+associativity}
\item 
\textbf{ Component\+Latency} \textbf{ shadow\+\_\+cache\+\_\+hit\+\_\+latency}
\item 
\textbf{ Component\+Latency} \textbf{ shadow\+\_\+cache\+\_\+miss\+\_\+latency}
\item 
int \textbf{ current\+\_\+nuca\+\_\+stamp}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\textbf{ UInt64} \textbf{ tlb\_hit}\\
\>\textbf{ UInt64} \textbf{ utr\_hit}\\
\>\textbf{ UInt64} \textbf{ tlb\_hit\_l1}\\
\>\textbf{ UInt64} \textbf{ tlb\_hit\_l2}\\
\>\textbf{ UInt64} \textbf{ tlb\_and\_utr\_miss}\\
\>\textbf{ SubsecondTime} \textbf{ tlb\_hit\_latency}\\
\>\textbf{ SubsecondTime} \textbf{ tlb\_hit\_l1\_latency}\\
\>\textbf{ SubsecondTime} \textbf{ tlb\_hit\_l2\_latency}\\
\>\textbf{ SubsecondTime} \textbf{ utr\_hit\_latency}\\
\>\textbf{ SubsecondTime} \textbf{ tlb\_and\_utr\_miss\_latency}\\
\>\textbf{ SubsecondTime} \textbf{ total\_latency}\\
\>\textbf{ UInt64} \textbf{ llc\_miss\_l1tlb\_hit}\\
\>\textbf{ UInt64} \textbf{ llc\_miss\_l2tlb\_hit}\\
\>\textbf{ UInt64} \textbf{ llc\_miss\_l2tlb\_miss}\\
\>\textbf{ UInt64} \textbf{ llc\_hit\_l1tlb\_hit}\\
\>\textbf{ UInt64} \textbf{ llc\_hit\_l2tlb\_hit}\\
\>\textbf{ UInt64} \textbf{ llc\_hit\_l2tlb\_miss}\\
\>\textbf{ SubsecondTime} \textbf{ victima\_latency}\\
\>\textbf{ SubsecondTime} \textbf{ l1c\_hit\_tlb\_latency}\\
\>\textbf{ SubsecondTime} \textbf{ l2c\_hit\_tlb\_latency}\\
\>\textbf{ SubsecondTime} \textbf{ nucac\_hit\_tlb\_latency}\\
\>\textbf{ UInt64} \textbf{ l1c\_hit\_tlb}\\
\>\textbf{ UInt64} \textbf{ l2c\_hit\_tlb}\\
\>\textbf{ UInt64} \textbf{ nucac\_hit\_tlb}\\
\>\textbf{ SubsecondTime} \textbf{ ptw\_contention}\\
\>\textbf{ SubsecondTime} \textbf{ migrations\_affected\_latency}\\
\>\textbf{ UInt64} \textbf{ migrations\_affected\_request}\\
\} \textbf{ translation\_stats}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\textbf{ UInt64} \textbf{ metadata\_hit} [\textbf{ HitWhere::NUM\_HITWHERES}]\\
\} \textbf{ metadata\_stats}\\

\end{tabbing}\item 
\textbf{ PWC} $\ast$ \textbf{ pwc}
\item 
bool \textbf{ m\+\_\+pwc\+\_\+enabled}
\item 
\textbf{ UInt32} \textbf{ pwc\+\_\+\+L4\+\_\+assoc}
\item 
\textbf{ UInt32} \textbf{ pwc\+\_\+\+L4\+\_\+size}
\item 
\textbf{ UInt32} \textbf{ pwc\+\_\+\+L3\+\_\+assoc}
\item 
\textbf{ UInt32} \textbf{ pwc\+\_\+\+L3\+\_\+size}
\item 
\textbf{ UInt32} \textbf{ pwc\+\_\+\+L2\+\_\+assoc}
\item 
\textbf{ UInt32} \textbf{ pwc\+\_\+\+L2\+\_\+size}
\item 
bool \textbf{ tlb\+\_\+caching}
\item 
\textbf{ Component\+Latency} \textbf{ pwc\+\_\+access\+\_\+latency}
\item 
\textbf{ Component\+Latency} \textbf{ pwc\+\_\+miss\+\_\+latency}
\item 
int \textbf{ parallel\+\_\+ptw}
\item 
\textbf{ Contention\+Model} $\ast$ \textbf{ ptw\+\_\+srs}
\item 
\textbf{ core\+\_\+id\+\_\+t} \textbf{ m\+\_\+core\+\_\+id\+\_\+master}
\item 
bool \textbf{ m\+\_\+tag\+\_\+directory\+\_\+present}
\item 
bool \textbf{ m\+\_\+dram\+\_\+cntlr\+\_\+present}
\item 
bool \textbf{ hash\+\_\+dont\+\_\+cache\+\_\+enabled}
\item 
bool \textbf{ hash\+\_\+baseline\+\_\+enabled}
\item 
bool \textbf{ radix\+\_\+enabled}
\item 
bool \textbf{ xmem\+\_\+enabled}
\item 
bool \textbf{ modrian\+\_\+memory\+\_\+enabled}
\item 
bool \textbf{ ptw\+\_\+cuckoo\+\_\+enabled}
\item 
bool \textbf{ oracle\+\_\+translation\+\_\+enabled}
\item 
bool \textbf{ oracle\+\_\+protection\+\_\+enabled}
\item 
bool \textbf{ oracle\+\_\+expressive\+\_\+enabled}
\item 
bool \textbf{ m\+\_\+rlb\+\_\+enabled}
\item 
int \textbf{ scaling\+\_\+factor}
\item 
\textbf{ Component\+Latency} \textbf{ m\+\_\+tlb\+\_\+l1\+\_\+cache\+\_\+access}
\item 
\textbf{ Component\+Latency} \textbf{ m\+\_\+tlb\+\_\+l2\+\_\+cache\+\_\+access}
\item 
\textbf{ Component\+Latency} \textbf{ m\+\_\+tlb\+\_\+nuca\+\_\+cache\+\_\+access}
\item 
\textbf{ UInt64} \textbf{ nuca\+\_\+time\+\_\+series}
\item 
\textbf{ Semaphore} $\ast$ \textbf{ m\+\_\+user\+\_\+thread\+\_\+sem}
\item 
\textbf{ Semaphore} $\ast$ \textbf{ m\+\_\+network\+\_\+thread\+\_\+sem}
\item 
\textbf{ UInt32} \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}
\item 
\textbf{ Mem\+Component\+::component\+\_\+t} \textbf{ m\+\_\+last\+\_\+level\+\_\+cache}
\item 
bool \textbf{ m\+\_\+enabled}
\item 
\textbf{ Shmem\+Perf} \textbf{ m\+\_\+dummy\+\_\+shmem\+\_\+perf}
\item 
\textbf{ Cache\+Perf\+Model} $\ast$ \textbf{ m\+\_\+cache\+\_\+perf\+\_\+models} [\textbf{ Mem\+Component\+::\+LAST\+\_\+\+LEVEL\+\_\+\+CACHE}+1]
\end{DoxyCompactItemize}
\doxysubsubsection*{Static Private Attributes}
\begin{DoxyCompactItemize}
\item 
static \textbf{ Cache\+Cntlr\+Map} \textbf{ m\+\_\+all\+\_\+cache\+\_\+cntlrs}
\end{DoxyCompactItemize}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Static Public Member Functions inherited from \textbf{ Memory\+Manager\+Base}}
\begin{DoxyCompactItemize}
\item 
static \textbf{ Caching\+Protocol\+\_\+t} \textbf{ parse\+Protocol\+Type} (String \&protocol\+\_\+type)
\item 
static \textbf{ Memory\+Manager\+Base} $\ast$ \textbf{ create\+MMU} (String protocol\+\_\+type, \textbf{ Core} $\ast$core, \textbf{ Network} $\ast$network, \textbf{ Shmem\+Perf\+Model} $\ast$shmem\+\_\+perf\+\_\+model)
\end{DoxyCompactItemize}
\doxysubsection*{Protected Member Functions inherited from \textbf{ Memory\+Manager\+Base}}
\begin{DoxyCompactItemize}
\item 
\textbf{ Network} $\ast$ \textbf{ get\+Network} ()
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ get\+Shmem\+Perf\+Model} ()
\item 
std\+::vector$<$ \textbf{ core\+\_\+id\+\_\+t} $>$ \textbf{ get\+Core\+List\+With\+Memory\+Controllers} (void)
\item 
void \textbf{ print\+Core\+List\+With\+Memory\+Controllers} (std\+::vector$<$ \textbf{ core\+\_\+id\+\_\+t} $>$ \&core\+\_\+list\+\_\+with\+\_\+memory\+\_\+controllers)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 62} of file \textbf{ memory\+\_\+manager.\+h}.



\doxysubsection{Member Typedef Documentation}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!tlb\_features@{tlb\_features}}
\index{tlb\_features@{tlb\_features}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{tlb\_features}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aeb4c0c5fe00c5ec2eb6d9890736c1dea} 
std\+::unordered\+\_\+map$<$\textbf{ Int\+Ptr},struct \textbf{ features}$>$ \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::tlb\+\_\+features}}



Definition at line \textbf{ 337} of file \textbf{ memory\+\_\+manager.\+h}.



\doxysubsection{Constructor \& Destructor Documentation}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!MemoryManager@{MemoryManager}}
\index{MemoryManager@{MemoryManager}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{MemoryManager()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_abbf4b793653263ce0c7726fc7c94ef1c} 
Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::\+Memory\+Manager (\begin{DoxyParamCaption}\item[{\textbf{ Core} $\ast$}]{core}{, }\item[{\textbf{ Network} $\ast$}]{network}{, }\item[{\textbf{ Shmem\+Perf\+Model} $\ast$}]{shmem\+\_\+perf\+\_\+model}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 44} of file \textbf{ memory\+\_\+manager.\+cc}.



References \textbf{ Cache\+Perf\+Model\+::create()}, \textbf{ current\+\_\+nuca\+\_\+stamp}, \textbf{ find()}, \textbf{ Mem\+Component\+::\+FIRST\+\_\+\+LEVEL\+\_\+\+CACHE}, \textbf{ floor\+Log2()}, \textbf{ get\+Cache\+Block\+Size()}, \textbf{ Memory\+Manager\+Base\+::get\+Core()}, \textbf{ Memory\+Manager\+Base\+::get\+Core\+List\+With\+Memory\+Controllers()}, \textbf{ Core\+::get\+Dvfs\+Domain()}, \textbf{ Core\+::get\+Id()}, \textbf{ Memory\+Manager\+Base\+::get\+Network()}, \textbf{ Memory\+Manager\+Base\+::get\+Shmem\+Perf\+Model()}, \textbf{ Core\+::get\+Topology\+Info()}, \textbf{ hash\+\_\+baseline\+\_\+enabled}, \textbf{ hash\+\_\+dont\+\_\+cache\+\_\+enabled}, \textbf{ Hit\+Where\+Is\+Valid()}, \textbf{ Hit\+Where\+String()}, \textbf{ itostr()}, \textbf{ Mem\+Component\+::\+L1\+\_\+\+DCACHE}, \textbf{ Mem\+Component\+::\+L1\+\_\+\+ICACHE}, \textbf{ Mem\+Component\+::\+L2\+\_\+\+CACHE}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}, \textbf{ m\+\_\+cache\+\_\+cntlrs}, \textbf{ m\+\_\+cache\+\_\+perf\+\_\+models}, \textbf{ m\+\_\+core\+\_\+id\+\_\+master}, \textbf{ m\+\_\+dram\+\_\+cache}, \textbf{ m\+\_\+dram\+\_\+cntlr}, \textbf{ m\+\_\+dram\+\_\+cntlr\+\_\+present}, \textbf{ m\+\_\+dram\+\_\+controller\+\_\+home\+\_\+lookup}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cntlr}, \textbf{ m\+\_\+dtlb}, \textbf{ m\+\_\+itlb}, \textbf{ m\+\_\+last\+\_\+level\+\_\+cache}, \textbf{ m\+\_\+network\+\_\+thread\+\_\+sem}, \textbf{ m\+\_\+nuca\+\_\+cache}, \textbf{ m\+\_\+parallel\+\_\+walk}, \textbf{ m\+\_\+potm\+\_\+enabled}, \textbf{ m\+\_\+potm\+\_\+tlb}, \textbf{ m\+\_\+pwc\+\_\+enabled}, \textbf{ m\+\_\+rlb}, \textbf{ m\+\_\+rlb\+\_\+enabled}, \textbf{ m\+\_\+stlb}, \textbf{ m\+\_\+system\+\_\+page\+\_\+size}, \textbf{ m\+\_\+tag\+\_\+directory\+\_\+home\+\_\+lookup}, \textbf{ m\+\_\+tag\+\_\+directory\+\_\+present}, \textbf{ m\+\_\+tlb\+\_\+l1\+\_\+access\+\_\+penalty}, \textbf{ m\+\_\+tlb\+\_\+l1\+\_\+cache\+\_\+access}, \textbf{ m\+\_\+tlb\+\_\+l1\+\_\+miss\+\_\+penalty}, \textbf{ m\+\_\+tlb\+\_\+l2\+\_\+access\+\_\+penalty}, \textbf{ m\+\_\+tlb\+\_\+l2\+\_\+cache\+\_\+access}, \textbf{ m\+\_\+tlb\+\_\+l2\+\_\+miss\+\_\+penalty}, \textbf{ m\+\_\+tlb\+\_\+miss\+\_\+parallel}, \textbf{ m\+\_\+tlb\+\_\+miss\+\_\+penalty}, \textbf{ m\+\_\+tlb\+\_\+nuca\+\_\+cache\+\_\+access}, \textbf{ m\+\_\+ulb\+\_\+enabled}, \textbf{ m\+\_\+user\+\_\+thread\+\_\+sem}, \textbf{ m\+\_\+utopia\+\_\+enabled}, \textbf{ m\+\_\+utopia\+\_\+permission\+\_\+enabled}, \textbf{ m\+\_\+utopia\+\_\+tag\+\_\+enabled}, \textbf{ m\+\_\+virtualized}, \textbf{ Memory\+Manager\+Network\+Callback()}, \textbf{ metadata\+\_\+stats}, \textbf{ migration\+\_\+latency}, \textbf{ mmm}, \textbf{ modrian\+\_\+memory\+\_\+enabled}, \textbf{ nuca\+\_\+time\+\_\+series}, \textbf{ Hit\+Where\+::\+NUM\+\_\+\+HITWHERES}, \textbf{ oracle\+\_\+expressive\+\_\+enabled}, \textbf{ oracle\+\_\+protection\+\_\+enabled}, \textbf{ oracle\+\_\+translation\+\_\+enabled}, \textbf{ parallel\+\_\+ptw}, \textbf{ potm\+\_\+latency}, \textbf{ ptw}, \textbf{ ptw\+\_\+cuckoo\+\_\+enabled}, \textbf{ ptw\+\_\+srs}, \textbf{ pwc}, \textbf{ pwc\+\_\+access\+\_\+latency}, \textbf{ pwc\+\_\+\+L2\+\_\+assoc}, \textbf{ pwc\+\_\+\+L2\+\_\+size}, \textbf{ pwc\+\_\+\+L3\+\_\+assoc}, \textbf{ pwc\+\_\+\+L3\+\_\+size}, \textbf{ pwc\+\_\+\+L4\+\_\+assoc}, \textbf{ pwc\+\_\+\+L4\+\_\+size}, \textbf{ pwc\+\_\+miss\+\_\+latency}, \textbf{ radix\+\_\+enabled}, \textbf{ Network\+::register\+Callback()}, \textbf{ register\+Stats\+Metric()}, \textbf{ set\+Cache\+Cntlr\+At()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::set\+Mem\+Manager()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Modrian\+Memory\+Manager\+::set\+Memory\+Manager()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::set\+Memory\+Manager()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+XMem\+Manager\+::set\+Memory\+Manager()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::set\+Next\+Cache\+Cntlr()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Modrian\+Memory\+Manager\+::set\+Nuca\+Cache()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::set\+Nuca\+Cache()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+XMem\+Manager\+::set\+Nuca\+Cache()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::set\+POTMData\+Structure()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::set\+Prev\+Cache\+Cntlrs()}, \textbf{ Topology\+Info\+::setup()}, \textbf{ shadow\+\_\+cache}, \textbf{ shadow\+\_\+cache\+\_\+associativity}, \textbf{ shadow\+\_\+cache\+\_\+enabled}, \textbf{ shadow\+\_\+cache\+\_\+hit\+\_\+latency}, \textbf{ shadow\+\_\+cache\+\_\+miss\+\_\+latency}, \textbf{ shadow\+\_\+cache\+\_\+size}, \textbf{ SHARED\+\_\+\+MEM\+\_\+1}, \textbf{ translation\+\_\+stats}, \textbf{ ulb}, \textbf{ utopia\+\_\+perm\+\_\+cache}, \textbf{ utopia\+\_\+tag\+\_\+cache}, \textbf{ Hit\+Where\+::\+WHERE\+\_\+\+FIRST}, \textbf{ xmem\+\_\+enabled}, and \textbf{ xmem\+\_\+manager}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_abbf4b793653263ce0c7726fc7c94ef1c_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!````~MemoryManager@{$\sim$MemoryManager}}
\index{````~MemoryManager@{$\sim$MemoryManager}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{$\sim$MemoryManager()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aea2c1d7c45d1b6ecec2c1c20e1f672b3} 
Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::$\sim$\+Memory\+Manager (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 788} of file \textbf{ memory\+\_\+manager.\+cc}.



References \textbf{ Mem\+Component\+::\+FIRST\+\_\+\+LEVEL\+\_\+\+CACHE}, \textbf{ Memory\+Manager\+Base\+::get\+Network()}, \textbf{ m\+\_\+cache\+\_\+cntlrs}, \textbf{ m\+\_\+cache\+\_\+perf\+\_\+models}, \textbf{ m\+\_\+dram\+\_\+cache}, \textbf{ m\+\_\+dram\+\_\+cntlr}, \textbf{ m\+\_\+dram\+\_\+controller\+\_\+home\+\_\+lookup}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cntlr}, \textbf{ m\+\_\+dtlb}, \textbf{ m\+\_\+itlb}, \textbf{ m\+\_\+last\+\_\+level\+\_\+cache}, \textbf{ m\+\_\+network\+\_\+thread\+\_\+sem}, \textbf{ m\+\_\+nuca\+\_\+cache}, \textbf{ m\+\_\+stlb}, \textbf{ m\+\_\+tag\+\_\+directory\+\_\+home\+\_\+lookup}, \textbf{ m\+\_\+user\+\_\+thread\+\_\+sem}, \textbf{ SHARED\+\_\+\+MEM\+\_\+1}, and \textbf{ Network\+::unregister\+Callback()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_aea2c1d7c45d1b6ecec2c1c20e1f672b3_cgraph}
\end{center}
\end{figure}


\doxysubsection{Member Function Documentation}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!accessTLBSubsystem@{accessTLBSubsystem}}
\index{accessTLBSubsystem@{accessTLBSubsystem}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{accessTLBSubsystem()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ae319253e0a6a5898e0c7787daa1b12e9} 
\textbf{ Translation\+Result} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::access\+TLBSubsystem (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{eip}{, }\item[{\textbf{ TLB} $\ast$}]{tlb}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{bool}]{is\+Ifetch}{, }\item[{bool}]{modeled}{, }\item[{bool}]{count}{, }\item[{\textbf{ Core\+::lock\+\_\+signal\+\_\+t}}]{lock\+\_\+signal}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ UInt32}}]{data\+\_\+length}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 1030} of file \textbf{ memory\+\_\+manager.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ Contention\+Model\+::get\+Completion\+Time()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ Component\+Latency\+::get\+Latency()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::get\+POTMlookup\+Time()}, \textbf{ Memory\+Manager\+Base\+::get\+Shmem\+Perf\+Model()}, \textbf{ Contention\+Model\+::get\+Start\+Time()}, \textbf{ hash\+\_\+baseline\+\_\+enabled}, \textbf{ hash\+\_\+dont\+\_\+cache\+\_\+enabled}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Translation\+Result\+Struct\+::hitwhere}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::init\+\_\+walk()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::\+L1}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::\+L1\+\_\+\+CACHE}, \textbf{ Mem\+Component\+::\+L1\+\_\+\+DCACHE}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::\+L2}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::\+L2\+\_\+\+CACHE}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Translation\+Result\+Struct\+::latency}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::lookup()}, \textbf{ m\+\_\+cache\+\_\+cntlrs}, \textbf{ m\+\_\+parallel\+\_\+walk}, \textbf{ m\+\_\+potm\+\_\+enabled}, \textbf{ m\+\_\+stlb}, \textbf{ m\+\_\+tlb\+\_\+l1\+\_\+access\+\_\+penalty}, \textbf{ m\+\_\+tlb\+\_\+l1\+\_\+cache\+\_\+access}, \textbf{ m\+\_\+tlb\+\_\+l2\+\_\+access\+\_\+penalty}, \textbf{ m\+\_\+tlb\+\_\+l2\+\_\+cache\+\_\+access}, \textbf{ m\+\_\+tlb\+\_\+miss\+\_\+penalty}, \textbf{ m\+\_\+tlb\+\_\+nuca\+\_\+cache\+\_\+access}, \textbf{ m\+\_\+utopia\+\_\+enabled}, \textbf{ m\+\_\+virtualized}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::\+MISS}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::\+NUCA\+\_\+\+CACHE}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::\+POTM}, \textbf{ potm\+\_\+latency}, \textbf{ ptw}, \textbf{ ptw\+\_\+cuckoo\+\_\+enabled}, \textbf{ ptw\+\_\+srs}, \textbf{ radix\+\_\+enabled}, \textbf{ shadow\+\_\+cache}, \textbf{ shadow\+\_\+cache\+\_\+enabled}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+\_\+\+HIT\+\_\+\+CACHE\+\_\+\+L1}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+\_\+\+HIT\+\_\+\+CACHE\+\_\+\+L2}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+\_\+\+HIT\+\_\+\+CACHE\+\_\+\+NUCA}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+\_\+\+HIT\+\_\+\+L1}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+\_\+\+HIT\+\_\+\+L2}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+\_\+\+MISS}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+\_\+\+POTM\+\_\+\+HIT}, \textbf{ translation\+\_\+stats}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::\+UTR\+\_\+\+HIT}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+UTR\+\_\+\+HIT}, and \textbf{ Subsecond\+Time\+::\+Zero()}.



Referenced by \textbf{ perform\+Address\+Translation()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_ae319253e0a6a5898e0c7787daa1b12e9_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_ae319253e0a6a5898e0c7787daa1b12e9_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!accessUtopiaSubsystem@{accessUtopiaSubsystem}}
\index{accessUtopiaSubsystem@{accessUtopiaSubsystem}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{accessUtopiaSubsystem()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a630733a1e3e381877fdf3b7d5aee1903} 
\textbf{ Translation\+Result} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::access\+Utopia\+Subsystem (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{eip}{, }\item[{\textbf{ Core\+::lock\+\_\+signal\+\_\+t}}]{lock\+\_\+signal}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ UInt32}}]{data\+\_\+length}{, }\item[{bool}]{modeled}{, }\item[{bool}]{count}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 1138} of file \textbf{ memory\+\_\+manager.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+ULB\+::access\+\_\+latency}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+Cache\+::access\+\_\+latency}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+UTR\+::calculate\+\_\+permission\+\_\+address()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+UTR\+::calculate\+\_\+tag\+\_\+address()}, \textbf{ get\+Cache\+Block\+Size()}, \textbf{ Memory\+Manager\+Base\+::get\+Core()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ Component\+Latency\+::get\+Latency()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+UTR\+::get\+Page\+Size()}, \textbf{ Memory\+Manager\+Base\+::get\+Shmem\+Perf\+Model()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+::get\+Utr()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+ULB\+::\+HIT}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Translation\+Result\+Struct\+::hitwhere}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+UTR\+::in\+UTRnostats()}, \textbf{ Mem\+Component\+::\+L1\+\_\+\+DCACHE}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Translation\+Result\+Struct\+::latency}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+ULB\+::lookup()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+Cache\+::lookup()}, \textbf{ m\+\_\+cache\+\_\+cntlrs}, \textbf{ m\+\_\+nuca\+\_\+cache}, \textbf{ Nuca\+Cache\+::mark\+Translation\+Metadata()}, \textbf{ max()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+Cache\+::\+MISS}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+ULB\+::miss\+\_\+latency}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+Cache\+::miss\+\_\+latency}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+UTR\+::permission\+\_\+filter()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::process\+Mem\+Op\+From\+Core()}, \textbf{ Core\+::\+READ}, \textbf{ Shmem\+Perf\+Model\+::set\+Elapsed\+Time()}, \textbf{ t\+\_\+start}, \textbf{ total\+\_\+latency}, \textbf{ ulb}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+ULB\+\_\+\+HIT}, \textbf{ Cache\+Block\+Info\+::\+UTOPIA}, \textbf{ utopia\+\_\+perm\+\_\+cache}, \textbf{ utopia\+\_\+tag\+\_\+cache}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+UTR\+\_\+\+HIT}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+UTR\+\_\+\+MISS}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+::utrs}, and \textbf{ Subsecond\+Time\+::\+Zero()}.



Referenced by \textbf{ perform\+Address\+Translation()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_a630733a1e3e381877fdf3b7d5aee1903_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_a630733a1e3e381877fdf3b7d5aee1903_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!addL1Hits@{addL1Hits}}
\index{addL1Hits@{addL1Hits}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{addL1Hits()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aaa9dc638497603fb5a844167afc0a2ab} 
void Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::add\+L1\+Hits (\begin{DoxyParamCaption}\item[{bool}]{icache}{, }\item[{\textbf{ Core\+::mem\+\_\+op\+\_\+t}}]{mem\+\_\+op\+\_\+type}{, }\item[{\textbf{ UInt64}}]{hits}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_a544ed1c6ec1db56305a525f837d0b584}.



Definition at line \textbf{ 295} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ Mem\+Component\+::\+L1\+\_\+\+DCACHE}, \textbf{ Mem\+Component\+::\+L1\+\_\+\+ICACHE}, and \textbf{ m\+\_\+cache\+\_\+cntlrs}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!broadcastMsg@{broadcastMsg}}
\index{broadcastMsg@{broadcastMsg}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{broadcastMsg()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a6b4deb6ad351ffb947595f9ccb950b8b} 
void Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::broadcast\+Msg (\begin{DoxyParamCaption}\item[{\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::msg\+\_\+t}}]{msg\+\_\+type}{, }\item[{\textbf{ Mem\+Component\+::component\+\_\+t}}]{sender\+\_\+mem\+\_\+component}{, }\item[{\textbf{ Mem\+Component\+::component\+\_\+t}}]{receiver\+\_\+mem\+\_\+component}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{ = {\ttfamily NULL}, }\item[{\textbf{ UInt32}}]{data\+\_\+length}{ = {\ttfamily 0}, }\item[{\textbf{ Shmem\+Perf} $\ast$}]{perf}{ = {\ttfamily NULL}, }\item[{\textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t}}]{thread\+\_\+num}{ = {\ttfamily \textbf{ Shmem\+Perf\+Model\+::\+NUM\+\_\+\+CORE\+\_\+\+THREADS}}}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_a4e407d912273cfb015c458e61024105b}.



Definition at line \textbf{ 1450} of file \textbf{ memory\+\_\+manager.\+cc}.



References \textbf{ Net\+Packet\+::\+BROADCAST}, \textbf{ Memory\+Manager\+Base\+::get\+Core()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Msg\+Len()}, \textbf{ Memory\+Manager\+Base\+::get\+Network()}, \textbf{ Memory\+Manager\+Base\+::get\+Shmem\+Perf\+Model()}, \textbf{ LOG\+\_\+\+PRINT}, \textbf{ m\+\_\+core\+\_\+id\+\_\+master}, \textbf{ m\+\_\+enabled}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::make\+Msg\+Buf()}, \textbf{ MYLOG}, \textbf{ Network\+::net\+Send()}, \textbf{ Cache\+Block\+Info\+::\+NON\+\_\+\+PAGE\+\_\+\+TABLE}, \textbf{ SHARED\+\_\+\+MEM\+\_\+1}, and \textbf{ Shmem\+Perf\+::update\+Time()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_a6b4deb6ad351ffb947595f9ccb950b8b_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!coreInitiateMemoryAccess@{coreInitiateMemoryAccess}}
\index{coreInitiateMemoryAccess@{coreInitiateMemoryAccess}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{coreInitiateMemoryAccess()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a8f90314e6cbe4eaaa62e2f4b0409462b} 
\textbf{ Hit\+Where\+::where\+\_\+t} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::core\+Initiate\+Memory\+Access (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{eip}{, }\item[{\textbf{ Mem\+Component\+::component\+\_\+t}}]{mem\+\_\+component}{, }\item[{\textbf{ Core\+::lock\+\_\+signal\+\_\+t}}]{lock\+\_\+signal}{, }\item[{\textbf{ Core\+::mem\+\_\+op\+\_\+t}}]{mem\+\_\+op\+\_\+type}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ UInt32}}]{offset}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ UInt32}}]{data\+\_\+length}{, }\item[{\textbf{ Core\+::\+Mem\+Modeled}}]{modeled}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_ae7d1f4546ea3e304d6dfa39c428b8c47}.



Definition at line \textbf{ 830} of file \textbf{ memory\+\_\+manager.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ current\+\_\+nuca\+\_\+stamp}, \textbf{ get\+Cache()}, \textbf{ Memory\+Manager\+Base\+::get\+Core()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ Core\+::get\+Instruction\+Count()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+::get\+Migration\+Map()}, \textbf{ Memory\+Manager\+Base\+::get\+Shmem\+Perf\+Model()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+::get\+Utr()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Modrian\+Memory\+Manager\+::init\+\_\+walk()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+XMem\+Manager\+::init\+\_\+walk()}, \textbf{ Mem\+Component\+::\+L1\+\_\+\+DCACHE}, \textbf{ Mem\+Component\+::\+L2\+\_\+\+CACHE}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Translation\+Result\+Struct\+::latency}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ m\+\_\+cache\+\_\+cntlrs}, \textbf{ m\+\_\+last\+\_\+level\+\_\+cache}, \textbf{ m\+\_\+utopia\+\_\+enabled}, \textbf{ measure\+Nuca\+Stats()}, \textbf{ Cache\+::measure\+Stats()}, \textbf{ Core\+::\+MEM\+\_\+\+MODELED\+\_\+\+COUNT}, \textbf{ Core\+::\+MEM\+\_\+\+MODELED\+\_\+\+NONE}, \textbf{ mmm}, \textbf{ modrian\+\_\+memory\+\_\+enabled}, \textbf{ Cache\+Block\+Info\+::\+NON\+\_\+\+PAGE\+\_\+\+TABLE}, \textbf{ oracle\+\_\+expressive\+\_\+enabled}, \textbf{ oracle\+\_\+protection\+\_\+enabled}, \textbf{ oracle\+\_\+translation\+\_\+enabled}, \textbf{ perform\+Address\+Translation()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::process\+Mem\+Op\+From\+Core()}, \textbf{ shadow\+\_\+cache}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+UTR\+::track\+\_\+utilization()}, \textbf{ translation\+\_\+stats}, \textbf{ update\+Translation\+Counters()}, \textbf{ xmem\+\_\+enabled}, and \textbf{ xmem\+\_\+manager}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_a8f90314e6cbe4eaaa62e2f4b0409462b_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!disableModels@{disableModels}}
\index{disableModels@{disableModels}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{disableModels()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a3e440d638aa862e0526b8a7f37e4d00e} 
void Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::disable\+Models (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_a2249defe1e4ca2abfb2d90e3ed1d64c9}.



Definition at line \textbf{ 1514} of file \textbf{ memory\+\_\+manager.\+cc}.



References \textbf{ Dram\+Perf\+Model\+::disable()}, \textbf{ Mem\+Component\+::\+FIRST\+\_\+\+LEVEL\+\_\+\+CACHE}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::get\+Dram\+Perf\+Model()}, \textbf{ m\+\_\+cache\+\_\+cntlrs}, \textbf{ m\+\_\+cache\+\_\+perf\+\_\+models}, \textbf{ m\+\_\+dram\+\_\+cntlr}, \textbf{ m\+\_\+dram\+\_\+cntlr\+\_\+present}, \textbf{ m\+\_\+enabled}, and \textbf{ m\+\_\+last\+\_\+level\+\_\+cache}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_a3e440d638aa862e0526b8a7f37e4d00e_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!enableModels@{enableModels}}
\index{enableModels@{enableModels}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{enableModels()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a9e7699933cd9a2938380195693443bac} 
void Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::enable\+Models (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_a17c4264735a5e37ef9b2ba948da7778d}.



Definition at line \textbf{ 1499} of file \textbf{ memory\+\_\+manager.\+cc}.



References \textbf{ Dram\+Perf\+Model\+::enable()}, \textbf{ Mem\+Component\+::\+FIRST\+\_\+\+LEVEL\+\_\+\+CACHE}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr\+::get\+Dram\+Perf\+Model()}, \textbf{ m\+\_\+cache\+\_\+cntlrs}, \textbf{ m\+\_\+cache\+\_\+perf\+\_\+models}, \textbf{ m\+\_\+dram\+\_\+cntlr}, \textbf{ m\+\_\+dram\+\_\+cntlr\+\_\+present}, \textbf{ m\+\_\+enabled}, and \textbf{ m\+\_\+last\+\_\+level\+\_\+cache}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_a9e7699933cd9a2938380195693443bac_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!getCache@{getCache}}
\index{getCache@{getCache}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{getCache()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a9865627eee82f9029396d8687234793f} 
\textbf{ Cache} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Cache (\begin{DoxyParamCaption}\item[{\textbf{ Mem\+Component\+::component\+\_\+t}}]{mem\+\_\+component}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_a94d2d860dfa1dc95fa221a5f7d0aa976}.



Definition at line \textbf{ 229} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::get\+Cache()}, \textbf{ Mem\+Component\+::\+LAST\+\_\+\+LEVEL\+\_\+\+CACHE}, \textbf{ m\+\_\+cache\+\_\+cntlrs}, and \textbf{ m\+\_\+last\+\_\+level\+\_\+cache}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+Cuckoo\+::access\+Table()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::allocate()}, \textbf{ core\+Initiate\+Memory\+Access()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Modrian\+Memory\+Manager\+::\+Find\+Permissions\+Recursive()}, \textbf{ get\+L1\+DCache()}, \textbf{ get\+L1\+ICache()}, \textbf{ get\+Last\+Level\+Cache()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Modrian\+Memory\+Manager\+::init\+\_\+walk()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+XMem\+Manager\+::init\+\_\+walk()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::lookup()}, and \textbf{ tag\+Caches\+Block\+Type()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_a9865627eee82f9029396d8687234793f_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_a9865627eee82f9029396d8687234793f_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!getCacheBlockSize@{getCacheBlockSize}}
\index{getCacheBlockSize@{getCacheBlockSize}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{getCacheBlockSize()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_acda892492153c1398719923c518dee92} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Cache\+Block\+Size (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_a607db8c60a03547b52b92914b5200075}.



Definition at line \textbf{ 227} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}.



Referenced by \textbf{ access\+Utopia\+Subsystem()}, and \textbf{ Memory\+Manager()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_acda892492153c1398719923c518dee92_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!getCacheCntlrAt@{getCacheCntlrAt}}
\index{getCacheCntlrAt@{getCacheCntlrAt}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{getCacheCntlrAt()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a28fce2a5c214346f887868eb046e4d59} 
\textbf{ Cache\+Cntlr} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Cache\+Cntlr\+At (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{core\+\_\+id}{, }\item[{\textbf{ Mem\+Component\+::component\+\_\+t}}]{mem\+\_\+component}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 243} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ m\+\_\+all\+\_\+cache\+\_\+cntlrs}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::allocate()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::\+Cache\+Cntlr()}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::lookup()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_a28fce2a5c214346f887868eb046e4d59_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!getCost@{getCost}}
\index{getCost@{getCost}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{getCost()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a119ee696d3d38512640bde2b0f0a7603} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Cost (\begin{DoxyParamCaption}\item[{\textbf{ Mem\+Component\+::component\+\_\+t}}]{mem\+\_\+component}{, }\item[{\textbf{ Cache\+Perf\+Model\+::\+Cache\+Access\+\_\+t}}]{access\+\_\+type}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 1477} of file \textbf{ memory\+\_\+manager.\+cc}.



References \textbf{ Cache\+Perf\+Model\+::get\+Latency()}, \textbf{ Mem\+Component\+::\+INVALID\+\_\+\+MEM\+\_\+\+COMPONENT}, \textbf{ m\+\_\+cache\+\_\+perf\+\_\+models}, and \textbf{ Subsecond\+Time\+::\+Zero()}.



Referenced by \textbf{ incr\+Elapsed\+Time()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_a119ee696d3d38512640bde2b0f0a7603_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_a119ee696d3d38512640bde2b0f0a7603_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!getDramCntlr@{getDramCntlr}}
\index{getDramCntlr@{getDramCntlr}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{getDramCntlr()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ad0638a3b22256955b3342b2e79078962} 
\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Dram\+Cntlr (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 239} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ m\+\_\+dram\+\_\+cntlr}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!getDramControllerHomeLookup@{getDramControllerHomeLookup}}
\index{getDramControllerHomeLookup@{getDramControllerHomeLookup}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{getDramControllerHomeLookup()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ac84d2bca499fc2efab8b067dc3e8c516} 
\textbf{ Address\+Home\+Lookup} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Dram\+Controller\+Home\+Lookup (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 241} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ m\+\_\+dram\+\_\+controller\+\_\+home\+\_\+lookup}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!getDramDirectoryCache@{getDramDirectoryCache}}
\index{getDramDirectoryCache@{getDramDirectoryCache}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{getDramDirectoryCache()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a3c9d5695f244976dcd8d4dca498c3d43} 
\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Dram\+Directory\+Cache (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 238} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::get\+Dram\+Directory\+Cache()}, and \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cntlr}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_a3c9d5695f244976dcd8d4dca498c3d43_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!getL1DCache@{getL1DCache}}
\index{getL1DCache@{getL1DCache}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{getL1DCache()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_adfb1b243615bba8b1f408dd0e5d20e88} 
\textbf{ Cache} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+L1\+DCache (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 233} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ get\+Cache()}, and \textbf{ Mem\+Component\+::\+L1\+\_\+\+DCACHE}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_adfb1b243615bba8b1f408dd0e5d20e88_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!getL1HitLatency@{getL1HitLatency}}
\index{getL1HitLatency@{getL1HitLatency}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{getL1HitLatency()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ad2a675dc5976c1c7cd4cee1c9479c547} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+L1\+Hit\+Latency (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_a5b68c3176d546815089c0ccb4e4b5cf9}.



Definition at line \textbf{ 294} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ Cache\+Perf\+Model\+::\+ACCESS\+\_\+\+CACHE\+\_\+\+DATA\+\_\+\+AND\+\_\+\+TAGS}, \textbf{ Cache\+Perf\+Model\+::get\+Latency()}, \textbf{ Mem\+Component\+::\+L1\+\_\+\+ICACHE}, and \textbf{ m\+\_\+cache\+\_\+perf\+\_\+models}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_ad2a675dc5976c1c7cd4cee1c9479c547_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!getL1ICache@{getL1ICache}}
\index{getL1ICache@{getL1ICache}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{getL1ICache()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a376fb02dcdf44cd734ac298d011ce757} 
\textbf{ Cache} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+L1\+ICache (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 232} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ get\+Cache()}, and \textbf{ Mem\+Component\+::\+L1\+\_\+\+ICACHE}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_a376fb02dcdf44cd734ac298d011ce757_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!getLastLevelCache@{getLastLevelCache}}
\index{getLastLevelCache@{getLastLevelCache}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{getLastLevelCache()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ab6593d34574bb246e3e908cb560ca0a3} 
\textbf{ Cache} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Last\+Level\+Cache (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 235} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ get\+Cache()}, and \textbf{ Mem\+Component\+::\+LAST\+\_\+\+LEVEL\+\_\+\+CACHE}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_ab6593d34574bb246e3e908cb560ca0a3_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!getModeledLength@{getModeledLength}}
\index{getModeledLength@{getModeledLength}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{getModeledLength()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a439230668a56ad7079418f57b22ef2a5} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Modeled\+Length (\begin{DoxyParamCaption}\item[{const void $\ast$}]{pkt\+\_\+data}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_a70ab854e2756d9c8fa4b54045114b2db}.



Definition at line \textbf{ 307} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!getNucaCache@{getNucaCache}}
\index{getNucaCache@{getNucaCache}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{getNucaCache()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aa76bdf474c1a60a3e70fe185ab051f0e} 
\textbf{ Nuca\+Cache} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Nuca\+Cache (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_a5dffd1d9ea0cd22a86e9a916fbe3da42}.



Definition at line \textbf{ 245} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ m\+\_\+nuca\+\_\+cache}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::allocate()}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::lookup()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_aa76bdf474c1a60a3e70fe185ab051f0e_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!getPOTM@{getPOTM}}
\index{getPOTM@{getPOTM}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{getPOTM()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aab15ae73d71ac70265130646987072a0} 
\textbf{ TLB} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+POTM (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 237} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ m\+\_\+potm\+\_\+tlb}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::allocate()}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::lookup()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_aab15ae73d71ac70265130646987072a0_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!getPTW@{getPTW}}
\index{getPTW@{getPTW}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{getPTW()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a5da7e84c31bcf3c7d65ee8e31f0ad731} 
\textbf{ Page\+Table\+Walker} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+PTW (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_a6434496662d530962ec122cf90684ec9}.



Definition at line \textbf{ 234} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ ptw}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!getShmemRequester@{getShmemRequester}}
\index{getShmemRequester@{getShmemRequester}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{getShmemRequester()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_adfdb62812def7986cd0108bd1f2f0ae8} 
\textbf{ core\+\_\+id\+\_\+t} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Shmem\+Requester (\begin{DoxyParamCaption}\item[{const void $\ast$}]{pkt\+\_\+data}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_ae4a6ed6e7d0d246167d553bf4a0b670c}.



Definition at line \textbf{ 304} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!getTagDirectoryHomeLookup@{getTagDirectoryHomeLookup}}
\index{getTagDirectoryHomeLookup@{getTagDirectoryHomeLookup}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{getTagDirectoryHomeLookup()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a3c5a8c029a71bb2db0da6cdfe7ae6a00} 
\textbf{ Address\+Home\+Lookup} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Tag\+Directory\+Home\+Lookup (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 240} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ m\+\_\+tag\+\_\+directory\+\_\+home\+\_\+lookup}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!getTLB@{getTLB}}
\index{getTLB@{getTLB}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{getTLB()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aa0f4ce617fa94a6773046625ed413660} 
\textbf{ TLB} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+TLB (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_a3a28966c61febf361584aaee23f6f637}.



Definition at line \textbf{ 236} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ m\+\_\+dtlb}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!handleMsgFromNetwork@{handleMsgFromNetwork}}
\index{handleMsgFromNetwork@{handleMsgFromNetwork}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{handleMsgFromNetwork()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a9df39866582f8cf15c2fb1ce54b2eb9e} 
void Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::handle\+Msg\+From\+Network (\begin{DoxyParamCaption}\item[{\textbf{ Net\+Packet} \&}]{packet}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_a3617ea71d419d58a929504731e51fd4d}.



Definition at line \textbf{ 1327} of file \textbf{ memory\+\_\+manager.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+SIM\+\_\+\+THREAD}, \textbf{ Net\+Packet\+::data}, \textbf{ Mem\+Component\+::\+DRAM}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Address()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Data\+Buf()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Data\+Length()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Msg\+Type()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Perf()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Receiver\+Mem\+Component()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Sender\+Mem\+Component()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Shmem\+Msg()}, \textbf{ Memory\+Manager\+Base\+::get\+Shmem\+Perf\+Model()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::handle\+Msg\+From\+DRAM()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::handle\+Msg\+From\+Dram\+Directory()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr\+::handle\+Msg\+From\+L2\+Cache()}, \textbf{ Dram\+Cntlr\+Interface\+::handle\+Msg\+From\+Tag\+Directory()}, \textbf{ Mem\+Component\+::\+L2\+\_\+\+CACHE}, \textbf{ Mem\+Component\+::\+LAST\+\_\+\+LEVEL\+\_\+\+CACHE}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ LOG\+\_\+\+PRINT}, \textbf{ LOG\+\_\+\+PRINT\+\_\+\+ERROR}, \textbf{ m\+\_\+cache\+\_\+cntlrs}, \textbf{ m\+\_\+dram\+\_\+cache}, \textbf{ m\+\_\+dram\+\_\+cntlr}, \textbf{ m\+\_\+dram\+\_\+cntlr\+\_\+present}, \textbf{ m\+\_\+dram\+\_\+directory\+\_\+cntlr}, \textbf{ m\+\_\+dummy\+\_\+shmem\+\_\+perf}, \textbf{ m\+\_\+enabled}, \textbf{ m\+\_\+last\+\_\+level\+\_\+cache}, \textbf{ m\+\_\+tag\+\_\+directory\+\_\+present}, \textbf{ MYLOG}, \textbf{ Net\+Packet\+::receiver}, \textbf{ Net\+Packet\+::sender}, \textbf{ Shmem\+Perf\+Model\+::set\+Elapsed\+Time()}, \textbf{ Mem\+Component\+::\+TAG\+\_\+\+DIR}, \textbf{ Net\+Packet\+::time}, and \textbf{ Shmem\+Perf\+::update\+Packet()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classParametricDramDirectoryMSI_1_1MemoryManager_a9df39866582f8cf15c2fb1ce54b2eb9e_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!incrElapsedTime@{incrElapsedTime}}
\index{incrElapsedTime@{incrElapsedTime}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{incrElapsedTime()\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a56e22fefee6b4610d02e96c1df36dbe8} 
void Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::incr\+Elapsed\+Time (\begin{DoxyParamCaption}\item[{\textbf{ Mem\+Component\+::component\+\_\+t}}]{mem\+\_\+component}{, }\item[{\textbf{ Cache\+Perf\+Model\+::\+Cache\+Access\+\_\+t}}]{access\+\_\+type}{, }\item[{\textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t}}]{thread\+\_\+num}{ = {\ttfamily \textbf{ Shmem\+Perf\+Model\+::\+NUM\+\_\+\+CORE\+\_\+\+THREADS}}}\end{DoxyParamCaption})}



Definition at line \textbf{ 1493} of file \textbf{ memory\+\_\+manager.\+cc}.



References \textbf{ get\+Cost()}, and \textbf{ incr\+Elapsed\+Time()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_a56e22fefee6b4610d02e96c1df36dbe8_cgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!incrElapsedTime@{incrElapsedTime}}
\index{incrElapsedTime@{incrElapsedTime}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{incrElapsedTime()\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_abbc9b3252f89bc6058ea1aea52f7c4bc} 
void Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::incr\+Elapsed\+Time (\begin{DoxyParamCaption}\item[{\textbf{ Subsecond\+Time}}]{latency}{, }\item[{\textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t}}]{thread\+\_\+num}{ = {\ttfamily \textbf{ Shmem\+Perf\+Model\+::\+NUM\+\_\+\+CORE\+\_\+\+THREADS}}}\end{DoxyParamCaption})}



Definition at line \textbf{ 1486} of file \textbf{ memory\+\_\+manager.\+cc}.



References \textbf{ Memory\+Manager\+Base\+::get\+Shmem\+Perf\+Model()}, \textbf{ Shmem\+Perf\+Model\+::incr\+Elapsed\+Time()}, \textbf{ itostr()}, and \textbf{ MYLOG}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::copy\+Data\+From\+Next\+Level()}, \textbf{ incr\+Elapsed\+Time()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::increment\+QBSLookup\+Cost()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::insert\+Cache\+Block()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::process\+Flush\+Req\+From\+Dram\+Directory()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::process\+Inv\+Req\+From\+Dram\+Directory()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::process\+Mem\+Op\+From\+Core()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::process\+Shmem\+Req\+From\+Prev\+Cache()}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::process\+Wb\+Req\+From\+Dram\+Directory()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_abbc9b3252f89bc6058ea1aea52f7c4bc_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_abbc9b3252f89bc6058ea1aea52f7c4bc_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!measureNucaStats@{measureNucaStats}}
\index{measureNucaStats@{measureNucaStats}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{measureNucaStats()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aa48165962fed2744a456620c1c7be8f9} 
void Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::measure\+Nuca\+Stats (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_a6af709523c548d1ae6ada1296ce538a1}.



Definition at line \textbf{ 1529} of file \textbf{ memory\+\_\+manager.\+cc}.



References \textbf{ m\+\_\+nuca\+\_\+cache}, and \textbf{ Nuca\+Cache\+::measure\+Stats()}.



Referenced by \textbf{ core\+Initiate\+Memory\+Access()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_aa48165962fed2744a456620c1c7be8f9_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_aa48165962fed2744a456620c1c7be8f9_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!performAddressTranslation@{performAddressTranslation}}
\index{performAddressTranslation@{performAddressTranslation}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{performAddressTranslation()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ad5bff7d7ee8850bc1606cac4712d9dac} 
\textbf{ Translation\+Result} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::perform\+Address\+Translation (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{eip}{, }\item[{\textbf{ Mem\+Component\+::component\+\_\+t}}]{mem\+\_\+component}{, }\item[{\textbf{ Core\+::lock\+\_\+signal\+\_\+t}}]{lock\+\_\+signal}{, }\item[{\textbf{ Core\+::mem\+\_\+op\+\_\+t}}]{mem\+\_\+op\+\_\+type}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ UInt32}}]{data\+\_\+length}{, }\item[{bool}]{modeled}{, }\item[{bool}]{count}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 940} of file \textbf{ memory\+\_\+manager.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ access\+TLBSubsystem()}, \textbf{ access\+Utopia\+Subsystem()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ Component\+Latency\+::get\+Latency()}, \textbf{ Memory\+Manager\+Base\+::get\+Shmem\+Perf\+Model()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Translation\+Result\+Struct\+::hitwhere}, \textbf{ Mem\+Component\+::\+L1\+\_\+\+DCACHE}, \textbf{ Mem\+Component\+::\+L1\+\_\+\+ICACHE}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Translation\+Result\+Struct\+::latency}, \textbf{ m\+\_\+dtlb}, \textbf{ m\+\_\+itlb}, \textbf{ m\+\_\+rlb\+\_\+enabled}, \textbf{ m\+\_\+tlb\+\_\+l2\+\_\+access\+\_\+penalty}, \textbf{ m\+\_\+utopia\+\_\+enabled}, \textbf{ m\+\_\+virtualized}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+\_\+\+HIT\+\_\+\+L1}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+\_\+\+HIT\+\_\+\+L2}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+\_\+\+MISS}, \textbf{ translation\+\_\+stats}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+ULB\+\_\+\+HIT}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+UTR\+\_\+\+HIT}, and \textbf{ Subsecond\+Time\+::\+Zero()}.



Referenced by \textbf{ core\+Initiate\+Memory\+Access()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_ad5bff7d7ee8850bc1606cac4712d9dac_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_ad5bff7d7ee8850bc1606cac4712d9dac_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!sendMsg@{sendMsg}}
\index{sendMsg@{sendMsg}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{sendMsg()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a971d2d1c9a40d1b4de57ffedce1e5cbf} 
void Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::send\+Msg (\begin{DoxyParamCaption}\item[{\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::msg\+\_\+t}}]{msg\+\_\+type}{, }\item[{\textbf{ Mem\+Component\+::component\+\_\+t}}]{sender\+\_\+mem\+\_\+component}{, }\item[{\textbf{ Mem\+Component\+::component\+\_\+t}}]{receiver\+\_\+mem\+\_\+component}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{receiver}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{ = {\ttfamily NULL}, }\item[{\textbf{ UInt32}}]{data\+\_\+length}{ = {\ttfamily 0}, }\item[{\textbf{ Hit\+Where\+::where\+\_\+t}}]{where}{ = {\ttfamily \textbf{ Hit\+Where\+::\+UNKNOWN}}, }\item[{\textbf{ Shmem\+Perf} $\ast$}]{perf}{ = {\ttfamily NULL}, }\item[{\textbf{ Shmem\+Perf\+Model\+::\+Thread\+\_\+t}}]{thread\+\_\+num}{ = {\ttfamily \textbf{ Shmem\+Perf\+Model\+::\+NUM\+\_\+\+CORE\+\_\+\+THREADS}}, }\item[{\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t}}]{block\+\_\+type}{ = {\ttfamily \textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t\+::\+NON\+\_\+\+PAGE\+\_\+\+TABLE}}}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Implements \textbf{ Memory\+Manager\+Base} \doxyref{}{p.}{classMemoryManagerBase_ae23c93a1fd92426039c3f36eb75b0e3f}.



Definition at line \textbf{ 1423} of file \textbf{ memory\+\_\+manager.\+cc}.



References \textbf{ Memory\+Manager\+Base\+::get\+Core()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::get\+Msg\+Len()}, \textbf{ Memory\+Manager\+Base\+::get\+Network()}, \textbf{ Memory\+Manager\+Base\+::get\+Shmem\+Perf\+Model()}, \textbf{ LOG\+\_\+\+PRINT}, \textbf{ m\+\_\+core\+\_\+id\+\_\+master}, \textbf{ m\+\_\+enabled}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::make\+Msg\+Buf()}, \textbf{ MYLOG}, \textbf{ Network\+::net\+Send()}, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg\+::set\+Where()}, \textbf{ SHARED\+\_\+\+MEM\+\_\+1}, and \textbf{ Shmem\+Perf\+::update\+Time()}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::insert\+Cache\+Block()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::process\+Ex\+Req\+To\+Directory()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::process\+Flush\+Req\+From\+Dram\+Directory()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::process\+Inv\+Req\+From\+Dram\+Directory()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::process\+Sh\+Req\+To\+Directory()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::process\+Upgrade\+Req\+To\+Directory()}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::process\+Wb\+Req\+From\+Dram\+Directory()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_a971d2d1c9a40d1b4de57ffedce1e5cbf_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_a971d2d1c9a40d1b4de57ffedce1e5cbf_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!setCacheCntlrAt@{setCacheCntlrAt}}
\index{setCacheCntlrAt@{setCacheCntlrAt}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{setCacheCntlrAt()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_acf1fb15b67bac3e2d1dd2770fcbf76fe} 
void Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::set\+Cache\+Cntlr\+At (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{core\+\_\+id}{, }\item[{\textbf{ Mem\+Component\+::component\+\_\+t}}]{mem\+\_\+component}{, }\item[{\textbf{ Cache\+Cntlr} $\ast$}]{cache\+\_\+cntlr}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 244} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ m\+\_\+all\+\_\+cache\+\_\+cntlrs}.



Referenced by \textbf{ Memory\+Manager()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_acf1fb15b67bac3e2d1dd2770fcbf76fe_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!tagCachesBlockType@{tagCachesBlockType}}
\index{tagCachesBlockType@{tagCachesBlockType}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{tagCachesBlockType()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_abef11a4b69d650550aaaf06cdf5ade08} 
void Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::tag\+Caches\+Block\+Type (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Cache\+Block\+Info\+::block\+\_\+type\+\_\+t}}]{btype}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 310} of file \textbf{ memory\+\_\+manager.\+h}.



References \textbf{ get\+Cache()}, \textbf{ Mem\+Component\+::\+L1\+\_\+\+DCACHE}, \textbf{ Mem\+Component\+::\+L2\+\_\+\+CACHE}, \textbf{ m\+\_\+nuca\+\_\+cache}, \textbf{ Cache\+::mark\+Metadata()}, and \textbf{ Nuca\+Cache\+::mark\+Translation\+Metadata()}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::access\+\_\+cache()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Hash\+Dont\+Cache\+::access\+\_\+cache()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::allocate()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+Radix\+::init\+\_\+walk()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+Radix\+::\+Initialize\+Walk\+Recursive()}, and \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::lookup()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_abef11a4b69d650550aaaf06cdf5ade08_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_abef11a4b69d650550aaaf06cdf5ade08_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!updateTranslationCounters@{updateTranslationCounters}}
\index{updateTranslationCounters@{updateTranslationCounters}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{updateTranslationCounters()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aa7e34c3133d69476e444a04b20a3f835} 
void Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::update\+Translation\+Counters (\begin{DoxyParamCaption}\item[{\textbf{ Translation\+Result}}]{tr\+Result}{, }\item[{\textbf{ Hit\+Where\+::where\+\_\+t}}]{data\+Result}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 925} of file \textbf{ memory\+\_\+manager.\+cc}.



References \textbf{ Hit\+Where\+::\+DRAM\+\_\+\+LOCAL}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Translation\+Result\+Struct\+::hitwhere}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+\_\+\+HIT\+\_\+\+L1}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+\_\+\+HIT\+\_\+\+L2}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+\_\+\+MISS}, and \textbf{ translation\+\_\+stats}.



Referenced by \textbf{ core\+Initiate\+Memory\+Access()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1MemoryManager_aa7e34c3133d69476e444a04b20a3f835_icgraph}
\end{center}
\end{figure}


\doxysubsection{Member Data Documentation}
\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!bitmap@{bitmap}}
\index{bitmap@{bitmap}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{bitmap}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a535978d1585012222140ae47cfc22dc0} 
\textbf{ Int\+Ptr} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::bitmap}



Definition at line \textbf{ 302} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!current\_nuca\_stamp@{current\_nuca\_stamp}}
\index{current\_nuca\_stamp@{current\_nuca\_stamp}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{current\_nuca\_stamp}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_afafd12886677820d4ba7e8febb2084ea} 
int Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::current\+\_\+nuca\+\_\+stamp\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 117} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ core\+Initiate\+Memory\+Access()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!hash\_baseline\_enabled@{hash\_baseline\_enabled}}
\index{hash\_baseline\_enabled@{hash\_baseline\_enabled}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{hash\_baseline\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ae77580522204f1a0b4b576edf43c6714} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::hash\+\_\+baseline\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 185} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!hash\_dont\_cache\_enabled@{hash\_dont\_cache\_enabled}}
\index{hash\_dont\_cache\_enabled@{hash\_dont\_cache\_enabled}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{hash\_dont\_cache\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a4f7af1f6295888b5214971c4fc8dfdf4} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::hash\+\_\+dont\+\_\+cache\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 184} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!l1c\_hit\_tlb@{l1c\_hit\_tlb}}
\index{l1c\_hit\_tlb@{l1c\_hit\_tlb}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{l1c\_hit\_tlb}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a2954e2a7e86b85196765f5c9a5334b06} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::l1c\+\_\+hit\+\_\+tlb}



Definition at line \textbf{ 150} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!l1c\_hit\_tlb\_latency@{l1c\_hit\_tlb\_latency}}
\index{l1c\_hit\_tlb\_latency@{l1c\_hit\_tlb\_latency}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{l1c\_hit\_tlb\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a667a893c856a7128a6c296f51fd11098} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::l1c\+\_\+hit\+\_\+tlb\+\_\+latency}



Definition at line \textbf{ 146} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!l2c\_hit\_tlb@{l2c\_hit\_tlb}}
\index{l2c\_hit\_tlb@{l2c\_hit\_tlb}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{l2c\_hit\_tlb}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ab6d2627dac31db3b4e64c14aa75d0a3f} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::l2c\+\_\+hit\+\_\+tlb}



Definition at line \textbf{ 151} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!l2c\_hit\_tlb\_latency@{l2c\_hit\_tlb\_latency}}
\index{l2c\_hit\_tlb\_latency@{l2c\_hit\_tlb\_latency}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{l2c\_hit\_tlb\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a8b4969c421a1f8b13a1c62a0f126a099} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::l2c\+\_\+hit\+\_\+tlb\+\_\+latency}



Definition at line \textbf{ 147} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!llc\_hit\_l1tlb\_hit@{llc\_hit\_l1tlb\_hit}}
\index{llc\_hit\_l1tlb\_hit@{llc\_hit\_l1tlb\_hit}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{llc\_hit\_l1tlb\_hit}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aa95936564f8c08760aee80fadc432d25} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::llc\+\_\+hit\+\_\+l1tlb\+\_\+hit}



Definition at line \textbf{ 140} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!llc\_hit\_l2tlb\_hit@{llc\_hit\_l2tlb\_hit}}
\index{llc\_hit\_l2tlb\_hit@{llc\_hit\_l2tlb\_hit}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{llc\_hit\_l2tlb\_hit}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_afe32584d33344565ae4d94eb3424b2eb} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::llc\+\_\+hit\+\_\+l2tlb\+\_\+hit}



Definition at line \textbf{ 141} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!llc\_hit\_l2tlb\_miss@{llc\_hit\_l2tlb\_miss}}
\index{llc\_hit\_l2tlb\_miss@{llc\_hit\_l2tlb\_miss}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{llc\_hit\_l2tlb\_miss}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a779e41a01fcce3a8f241ed01eada6e46} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::llc\+\_\+hit\+\_\+l2tlb\+\_\+miss}



Definition at line \textbf{ 142} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!llc\_miss\_l1tlb\_hit@{llc\_miss\_l1tlb\_hit}}
\index{llc\_miss\_l1tlb\_hit@{llc\_miss\_l1tlb\_hit}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{llc\_miss\_l1tlb\_hit}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aaa5030a213a0e22a40c4773875f09db1} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::llc\+\_\+miss\+\_\+l1tlb\+\_\+hit}



Definition at line \textbf{ 136} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!llc\_miss\_l2tlb\_hit@{llc\_miss\_l2tlb\_hit}}
\index{llc\_miss\_l2tlb\_hit@{llc\_miss\_l2tlb\_hit}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{llc\_miss\_l2tlb\_hit}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_af833d666525bf9a01769c0915e61fe69} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::llc\+\_\+miss\+\_\+l2tlb\+\_\+hit}



Definition at line \textbf{ 137} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!llc\_miss\_l2tlb\_miss@{llc\_miss\_l2tlb\_miss}}
\index{llc\_miss\_l2tlb\_miss@{llc\_miss\_l2tlb\_miss}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{llc\_miss\_l2tlb\_miss}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a585db6175e11378d5157e0706d2c68e8} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::llc\+\_\+miss\+\_\+l2tlb\+\_\+miss}



Definition at line \textbf{ 138} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_all\_cache\_cntlrs@{m\_all\_cache\_cntlrs}}
\index{m\_all\_cache\_cntlrs@{m\_all\_cache\_cntlrs}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_all\_cache\_cntlrs}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a4bac5294f55e9da21a0033b7c2cbdc21} 
std\+::map$<$ \textbf{ Core\+Component\+Type}, \textbf{ Cache\+Cntlr} $\ast$ $>$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+all\+\_\+cache\+\_\+cntlrs\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [private]}}



Definition at line \textbf{ 217} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ get\+Cache\+Cntlr\+At()}, and \textbf{ set\+Cache\+Cntlr\+At()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_cache\_block\_size@{m\_cache\_block\_size}}
\index{m\_cache\_block\_size@{m\_cache\_block\_size}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_cache\_block\_size}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a6de573de83f11cfd5e3e0cb89e821c36} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+cache\+\_\+block\+\_\+size\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 207} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ get\+Cache\+Block\+Size()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_cache\_cntlrs@{m\_cache\_cntlrs}}
\index{m\_cache\_cntlrs@{m\_cache\_cntlrs}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_cache\_cntlrs}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_afb9ad4440aaa90ed612d04613baae979} 
\textbf{ Cache\+Cntlr}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+cache\+\_\+cntlrs[\textbf{ Mem\+Component\+::\+LAST\+\_\+\+LEVEL\+\_\+\+CACHE}+1]\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 65} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, \textbf{ access\+Utopia\+Subsystem()}, \textbf{ add\+L1\+Hits()}, \textbf{ core\+Initiate\+Memory\+Access()}, \textbf{ disable\+Models()}, \textbf{ enable\+Models()}, \textbf{ get\+Cache()}, \textbf{ handle\+Msg\+From\+Network()}, \textbf{ Memory\+Manager()}, and \textbf{ $\sim$\+Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_cache\_perf\_models@{m\_cache\_perf\_models}}
\index{m\_cache\_perf\_models@{m\_cache\_perf\_models}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_cache\_perf\_models}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aad354bca3494cc450a4915d20d66ebd6} 
\textbf{ Cache\+Perf\+Model}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+cache\+\_\+perf\+\_\+models[\textbf{ Mem\+Component\+::\+LAST\+\_\+\+LEVEL\+\_\+\+CACHE}+1]\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 214} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ disable\+Models()}, \textbf{ enable\+Models()}, \textbf{ get\+Cost()}, \textbf{ get\+L1\+Hit\+Latency()}, \textbf{ Memory\+Manager()}, and \textbf{ $\sim$\+Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_core\_id\_master@{m\_core\_id\_master}}
\index{m\_core\_id\_master@{m\_core\_id\_master}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_core\_id\_master}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a1db1f63bf98e3d8be7648d36315f7797} 
\textbf{ core\+\_\+id\+\_\+t} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+core\+\_\+id\+\_\+master\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 179} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ broadcast\+Msg()}, \textbf{ Memory\+Manager()}, and \textbf{ send\+Msg()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_dram\_cache@{m\_dram\_cache}}
\index{m\_dram\_cache@{m\_dram\_cache}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_dram\_cache}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a09d2274c5ae3fe7e8f98113eef97e7e4} 
\textbf{ Dram\+Cache}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+dram\+\_\+cache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 67} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ handle\+Msg\+From\+Network()}, \textbf{ Memory\+Manager()}, and \textbf{ $\sim$\+Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_dram\_cntlr@{m\_dram\_cntlr}}
\index{m\_dram\_cntlr@{m\_dram\_cntlr}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_dram\_cntlr}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a2a8e24de81113f104aa0f4a9b5846863} 
\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+dram\+\_\+cntlr\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 69} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ disable\+Models()}, \textbf{ enable\+Models()}, \textbf{ get\+Dram\+Cntlr()}, \textbf{ handle\+Msg\+From\+Network()}, \textbf{ Memory\+Manager()}, and \textbf{ $\sim$\+Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_dram\_cntlr\_present@{m\_dram\_cntlr\_present}}
\index{m\_dram\_cntlr\_present@{m\_dram\_cntlr\_present}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_dram\_cntlr\_present}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aec6c23817b8410b49a05e3dea5d55f7c} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+dram\+\_\+cntlr\+\_\+present\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 182} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ disable\+Models()}, \textbf{ enable\+Models()}, \textbf{ handle\+Msg\+From\+Network()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_dram\_controller\_home\_lookup@{m\_dram\_controller\_home\_lookup}}
\index{m\_dram\_controller\_home\_lookup@{m\_dram\_controller\_home\_lookup}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_dram\_controller\_home\_lookup}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a5fbf8dd80c0fe13c6a1f55498aacab1e} 
\textbf{ Address\+Home\+Lookup}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+dram\+\_\+controller\+\_\+home\+\_\+lookup\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 71} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ get\+Dram\+Controller\+Home\+Lookup()}, \textbf{ Memory\+Manager()}, and \textbf{ $\sim$\+Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_dram\_directory\_cntlr@{m\_dram\_directory\_cntlr}}
\index{m\_dram\_directory\_cntlr@{m\_dram\_directory\_cntlr}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_dram\_directory\_cntlr}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a8263c1e41428ad1ef00b8604bc6ed76f} 
\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+dram\+\_\+directory\+\_\+cntlr\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 68} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ get\+Dram\+Directory\+Cache()}, \textbf{ handle\+Msg\+From\+Network()}, \textbf{ Memory\+Manager()}, and \textbf{ $\sim$\+Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_dtlb@{m\_dtlb}}
\index{m\_dtlb@{m\_dtlb}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_dtlb}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a49c62b940499acbb93351c00e282c47b} 
\textbf{ TLB} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+dtlb\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 74} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ get\+TLB()}, \textbf{ Memory\+Manager()}, \textbf{ perform\+Address\+Translation()}, and \textbf{ $\sim$\+Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_dummy\_shmem\_perf@{m\_dummy\_shmem\_perf}}
\index{m\_dummy\_shmem\_perf@{m\_dummy\_shmem\_perf}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_dummy\_shmem\_perf}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ab202d9c3ad5735ddbd4ce13e1ccad5cd} 
\textbf{ Shmem\+Perf} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+dummy\+\_\+shmem\+\_\+perf\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 211} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ handle\+Msg\+From\+Network()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_enabled@{m\_enabled}}
\index{m\_enabled@{m\_enabled}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a9e554b83933b8441b1db4fafbedf7f3f} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 209} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ broadcast\+Msg()}, \textbf{ disable\+Models()}, \textbf{ enable\+Models()}, \textbf{ handle\+Msg\+From\+Network()}, and \textbf{ send\+Msg()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_itlb@{m\_itlb}}
\index{m\_itlb@{m\_itlb}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_itlb}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a87143fac4b512a9e8d69e1fb47dccc9a} 
\textbf{ TLB}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+itlb\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 74} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}, \textbf{ perform\+Address\+Translation()}, and \textbf{ $\sim$\+Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_last\_level\_cache@{m\_last\_level\_cache}}
\index{m\_last\_level\_cache@{m\_last\_level\_cache}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_last\_level\_cache}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aed2224d94d6d5fcd27af7824ba82906d} 
\textbf{ Mem\+Component\+::component\+\_\+t} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+last\+\_\+level\+\_\+cache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 208} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ core\+Initiate\+Memory\+Access()}, \textbf{ disable\+Models()}, \textbf{ enable\+Models()}, \textbf{ get\+Cache()}, \textbf{ handle\+Msg\+From\+Network()}, \textbf{ Memory\+Manager()}, and \textbf{ $\sim$\+Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_network\_thread\_sem@{m\_network\_thread\_sem}}
\index{m\_network\_thread\_sem@{m\_network\_thread\_sem}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_network\_thread\_sem}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a08fca4cfb0c731e621775e583431581a} 
\textbf{ Semaphore}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+network\+\_\+thread\+\_\+sem\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 205} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}, and \textbf{ $\sim$\+Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_nuca\_cache@{m\_nuca\_cache}}
\index{m\_nuca\_cache@{m\_nuca\_cache}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_nuca\_cache}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aa6a7db320165e692fd7b4b935ff95ef4} 
\textbf{ Nuca\+Cache}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+nuca\+\_\+cache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 66} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+Utopia\+Subsystem()}, \textbf{ get\+Nuca\+Cache()}, \textbf{ measure\+Nuca\+Stats()}, \textbf{ Memory\+Manager()}, \textbf{ tag\+Caches\+Block\+Type()}, and \textbf{ $\sim$\+Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_page\_features@{m\_page\_features}}
\index{m\_page\_features@{m\_page\_features}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_page\_features}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a37db14644bc72bfab17370d5da4daa6c} 
\textbf{ tlb\+\_\+features} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+page\+\_\+features}



Definition at line \textbf{ 339} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_parallel\_walk@{m\_parallel\_walk}}
\index{m\_parallel\_walk@{m\_parallel\_walk}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_parallel\_walk}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a2b134fa3ac5bdde7ad62018ad5585774} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+parallel\+\_\+walk\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 102} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_potm\_enabled@{m\_potm\_enabled}}
\index{m\_potm\_enabled@{m\_potm\_enabled}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_potm\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aad61b0c731e1266c0b518ad48d8af76e} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+potm\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 99} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_potm\_tlb@{m\_potm\_tlb}}
\index{m\_potm\_tlb@{m\_potm\_tlb}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_potm\_tlb}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a0e61faad2ace3fda5468d0b3ff72a6e9} 
\textbf{ TLB} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+potm\+\_\+tlb\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 74} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ get\+POTM()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_pwc\_enabled@{m\_pwc\_enabled}}
\index{m\_pwc\_enabled@{m\_pwc\_enabled}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_pwc\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a6132cd26b0ac4c9da0df2d548a86e1bb} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+pwc\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 168} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_rlb@{m\_rlb}}
\index{m\_rlb@{m\_rlb}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_rlb}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a4d4209203a26cf6c627f25ee809a6d23} 
\textbf{ RLB}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+rlb\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 76} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_rlb\_enabled@{m\_rlb\_enabled}}
\index{m\_rlb\_enabled@{m\_rlb\_enabled}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_rlb\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a4102921cbaac56362fcc460179b5ba80} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+rlb\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 193} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}, and \textbf{ perform\+Address\+Translation()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_stlb@{m\_stlb}}
\index{m\_stlb@{m\_stlb}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_stlb}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a70526672e89f0ace2dad40ada2dd99c3} 
\textbf{ TLB} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+stlb\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 74} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, \textbf{ Memory\+Manager()}, and \textbf{ $\sim$\+Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_system\_page\_size@{m\_system\_page\_size}}
\index{m\_system\_page\_size@{m\_system\_page\_size}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_system\_page\_size}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a22b49ecba7be4353b4bfa3e8e9f1bb11} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+system\+\_\+page\+\_\+size\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 79} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_tag\_directory\_home\_lookup@{m\_tag\_directory\_home\_lookup}}
\index{m\_tag\_directory\_home\_lookup@{m\_tag\_directory\_home\_lookup}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_tag\_directory\_home\_lookup}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aba8eebe32ee0b46a898ffdab32440eeb} 
\textbf{ Address\+Home\+Lookup}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+tag\+\_\+directory\+\_\+home\+\_\+lookup\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 70} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ get\+Tag\+Directory\+Home\+Lookup()}, \textbf{ Memory\+Manager()}, and \textbf{ $\sim$\+Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_tag\_directory\_present@{m\_tag\_directory\_present}}
\index{m\_tag\_directory\_present@{m\_tag\_directory\_present}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_tag\_directory\_present}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ac9d0c23f50d224e24fbb148cab4b0146} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+tag\+\_\+directory\+\_\+present\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 181} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ handle\+Msg\+From\+Network()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_tlb\_l1\_access\_penalty@{m\_tlb\_l1\_access\_penalty}}
\index{m\_tlb\_l1\_access\_penalty@{m\_tlb\_l1\_access\_penalty}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_tlb\_l1\_access\_penalty}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aea960ca9288b7b9ebea22fafedf1aa88} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+tlb\+\_\+l1\+\_\+access\+\_\+penalty\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 87} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_tlb\_l1\_cache\_access@{m\_tlb\_l1\_cache\_access}}
\index{m\_tlb\_l1\_cache\_access@{m\_tlb\_l1\_cache\_access}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_tlb\_l1\_cache\_access}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a8dbacb85497754cbfeee051aea09f6df} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+tlb\+\_\+l1\+\_\+cache\+\_\+access\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 198} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_tlb\_l1\_miss\_penalty@{m\_tlb\_l1\_miss\_penalty}}
\index{m\_tlb\_l1\_miss\_penalty@{m\_tlb\_l1\_miss\_penalty}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_tlb\_l1\_miss\_penalty}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_acb51c870ee0ac07dc1fb896136fc76f0} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+tlb\+\_\+l1\+\_\+miss\+\_\+penalty\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 90} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_tlb\_l2\_access\_penalty@{m\_tlb\_l2\_access\_penalty}}
\index{m\_tlb\_l2\_access\_penalty@{m\_tlb\_l2\_access\_penalty}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_tlb\_l2\_access\_penalty}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a5800a2811b5c433bca07124b70d6e3d5} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+tlb\+\_\+l2\+\_\+access\+\_\+penalty\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 88} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, \textbf{ Memory\+Manager()}, and \textbf{ perform\+Address\+Translation()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_tlb\_l2\_cache\_access@{m\_tlb\_l2\_cache\_access}}
\index{m\_tlb\_l2\_cache\_access@{m\_tlb\_l2\_cache\_access}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_tlb\_l2\_cache\_access}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a92d18582fe6ff389bd02adf93499a277} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+tlb\+\_\+l2\+\_\+cache\+\_\+access\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 199} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_tlb\_l2\_miss\_penalty@{m\_tlb\_l2\_miss\_penalty}}
\index{m\_tlb\_l2\_miss\_penalty@{m\_tlb\_l2\_miss\_penalty}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_tlb\_l2\_miss\_penalty}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a4becb437608d27e63cd135da96b21a7b} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+tlb\+\_\+l2\+\_\+miss\+\_\+penalty\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 91} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_tlb\_miss\_parallel@{m\_tlb\_miss\_parallel}}
\index{m\_tlb\_miss\_parallel@{m\_tlb\_miss\_parallel}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_tlb\_miss\_parallel}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a9eb2975721fe57c6c8954fc3fec7688b} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+tlb\+\_\+miss\+\_\+parallel\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 85} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_tlb\_miss\_penalty@{m\_tlb\_miss\_penalty}}
\index{m\_tlb\_miss\_penalty@{m\_tlb\_miss\_penalty}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_tlb\_miss\_penalty}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ad723cd04758911c47d9c8e3ef9330d3d} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+tlb\+\_\+miss\+\_\+penalty\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 84} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_tlb\_nuca\_cache\_access@{m\_tlb\_nuca\_cache\_access}}
\index{m\_tlb\_nuca\_cache\_access@{m\_tlb\_nuca\_cache\_access}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_tlb\_nuca\_cache\_access}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a2eec9cdda077ef4f5d8c44d326802b20} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+tlb\+\_\+nuca\+\_\+cache\+\_\+access\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 200} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_ulb\_enabled@{m\_ulb\_enabled}}
\index{m\_ulb\_enabled@{m\_ulb\_enabled}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_ulb\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_abb4e46b1898236fab2c72d31c38226eb} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+ulb\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 96} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_user\_thread\_sem@{m\_user\_thread\_sem}}
\index{m\_user\_thread\_sem@{m\_user\_thread\_sem}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_user\_thread\_sem}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ab76a754cfe52312be9293025cce07621} 
\textbf{ Semaphore}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+user\+\_\+thread\+\_\+sem\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 204} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}, and \textbf{ $\sim$\+Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_utopia\_enabled@{m\_utopia\_enabled}}
\index{m\_utopia\_enabled@{m\_utopia\_enabled}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_utopia\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a3edfcf03f7630037bbf3340736589957} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+utopia\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 95} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, \textbf{ core\+Initiate\+Memory\+Access()}, \textbf{ Memory\+Manager()}, and \textbf{ perform\+Address\+Translation()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_utopia\_permission\_enabled@{m\_utopia\_permission\_enabled}}
\index{m\_utopia\_permission\_enabled@{m\_utopia\_permission\_enabled}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_utopia\_permission\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a4a391e38eda74239382c1477626ddaa3} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+utopia\+\_\+permission\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 97} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_utopia\_tag\_enabled@{m\_utopia\_tag\_enabled}}
\index{m\_utopia\_tag\_enabled@{m\_utopia\_tag\_enabled}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_utopia\_tag\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a2c18a4b19494eb79356d3acbf1ca27a5} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+utopia\+\_\+tag\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 98} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!m\_virtualized@{m\_virtualized}}
\index{m\_virtualized@{m\_virtualized}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{m\_virtualized}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ad8ff5ba364736b08ccccc48c4e391dee} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::m\+\_\+virtualized\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 100} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, \textbf{ Memory\+Manager()}, and \textbf{ perform\+Address\+Translation()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!metadata\_hit@{metadata\_hit}}
\index{metadata\_hit@{metadata\_hit}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{metadata\_hit}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a0d4d832396deb81f7bd2ea92b1a94c0e} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::metadata\+\_\+hit[\textbf{ Hit\+Where\+::\+NUM\+\_\+\+HITWHERES}]}



Definition at line \textbf{ 163} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!metadata\_stats@{metadata\_stats}}
\index{metadata\_stats@{metadata\_stats}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{[struct]}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a97fc374a9850722b79b2df17819f3be4} 
struct  \{ ... \}  Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::metadata\+\_\+stats\hspace{0.3cm}{\ttfamily [private]}}



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!migration\_latency@{migration\_latency}}
\index{migration\_latency@{migration\_latency}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{migration\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a3f9f8fbc8119f241e6f96ee81b32d5f1} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::migration\+\_\+latency\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 93} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!migration\_map@{migration\_map}}
\index{migration\_map@{migration\_map}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{migration\_map}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ae3635d06cc3094629b67442883c479d4} 
std\+::unordered\+\_\+map$<$\textbf{ Int\+Ptr}, \textbf{ Subsecond\+Time}$>$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::migration\+\_\+map\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 108} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!migrations\_affected\_latency@{migrations\_affected\_latency}}
\index{migrations\_affected\_latency@{migrations\_affected\_latency}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{migrations\_affected\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a07e9aa3419846a6f6186acaac1ceb6d5} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::migrations\+\_\+affected\+\_\+latency}



Definition at line \textbf{ 156} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!migrations\_affected\_request@{migrations\_affected\_request}}
\index{migrations\_affected\_request@{migrations\_affected\_request}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{migrations\_affected\_request}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a67565fda66345d1e5403d5a71467890d} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::migrations\+\_\+affected\+\_\+request}



Definition at line \textbf{ 157} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!mmm@{mmm}}
\index{mmm@{mmm}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{mmm}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a54abcf42edd7e2ad9f2dbbf5a0c55810} 
\textbf{ Modrian\+Memory\+Manager}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::mmm\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 82} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ core\+Initiate\+Memory\+Access()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!modrian\_memory\_enabled@{modrian\_memory\_enabled}}
\index{modrian\_memory\_enabled@{modrian\_memory\_enabled}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{modrian\_memory\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a2b35efed4c4f9a9578875caf19dbe8dc} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::modrian\+\_\+memory\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 188} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ core\+Initiate\+Memory\+Access()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!nuca\_time\_series@{nuca\_time\_series}}
\index{nuca\_time\_series@{nuca\_time\_series}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{nuca\_time\_series}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ab4ccc68170f3a8957262a94412267930} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::nuca\+\_\+time\+\_\+series\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 202} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!nucac\_hit\_tlb@{nucac\_hit\_tlb}}
\index{nucac\_hit\_tlb@{nucac\_hit\_tlb}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{nucac\_hit\_tlb}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a18b601c61381f7d5b05e2fea4408edf8} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::nucac\+\_\+hit\+\_\+tlb}



Definition at line \textbf{ 152} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!nucac\_hit\_tlb\_latency@{nucac\_hit\_tlb\_latency}}
\index{nucac\_hit\_tlb\_latency@{nucac\_hit\_tlb\_latency}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{nucac\_hit\_tlb\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ab4baec825b49c0a1c1443b6d678ba965} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::nucac\+\_\+hit\+\_\+tlb\+\_\+latency}



Definition at line \textbf{ 148} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!oracle\_expressive\_enabled@{oracle\_expressive\_enabled}}
\index{oracle\_expressive\_enabled@{oracle\_expressive\_enabled}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{oracle\_expressive\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a26a5295a14c88c3f6954515be6345899} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::oracle\+\_\+expressive\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 192} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ core\+Initiate\+Memory\+Access()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!oracle\_protection\_enabled@{oracle\_protection\_enabled}}
\index{oracle\_protection\_enabled@{oracle\_protection\_enabled}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{oracle\_protection\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a023110e279e1664a481177faf4488907} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::oracle\+\_\+protection\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 191} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ core\+Initiate\+Memory\+Access()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!oracle\_translation\_enabled@{oracle\_translation\_enabled}}
\index{oracle\_translation\_enabled@{oracle\_translation\_enabled}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{oracle\_translation\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ad43f674cbba3639ccf8279bddc4688c8} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::oracle\+\_\+translation\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 190} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ core\+Initiate\+Memory\+Access()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!parallel\_ptw@{parallel\_ptw}}
\index{parallel\_ptw@{parallel\_ptw}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{parallel\_ptw}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a9a682ce2da61b0b706ef05e60dc77b64} 
int Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::parallel\+\_\+ptw\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 176} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!potm\_latency@{potm\_latency}}
\index{potm\_latency@{potm\_latency}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{potm\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ac54656992a7ac3fd09ab7c0e84d6e992} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::potm\+\_\+latency\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 92} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!ptw@{ptw}}
\index{ptw@{ptw}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{ptw}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a5a221e9f0009c6f6809e81f21a5618d0} 
\textbf{ Page\+Table\+Walker}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::ptw\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 81} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, \textbf{ get\+PTW()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!ptw\_contention@{ptw\_contention}}
\index{ptw\_contention@{ptw\_contention}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{ptw\_contention}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ad776a41e3887e9f31aa6a78623c3a723} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::ptw\+\_\+contention}



Definition at line \textbf{ 154} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!ptw\_cuckoo\_enabled@{ptw\_cuckoo\_enabled}}
\index{ptw\_cuckoo\_enabled@{ptw\_cuckoo\_enabled}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{ptw\_cuckoo\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aa2bdd95cd7c1f357b4ccc30aa61668ba} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::ptw\+\_\+cuckoo\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 189} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!ptw\_srs@{ptw\_srs}}
\index{ptw\_srs@{ptw\_srs}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{ptw\_srs}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a19d0179e12dca6545d596fdf4ce254a4} 
\textbf{ Contention\+Model}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::ptw\+\_\+srs\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 177} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!pwc@{pwc}}
\index{pwc@{pwc}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{pwc}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a195e76c2ce55e8554ebfd41e5329f671} 
\textbf{ PWC}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::pwc\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 167} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!pwc\_access\_latency@{pwc\_access\_latency}}
\index{pwc\_access\_latency@{pwc\_access\_latency}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{pwc\_access\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_af665ccf40844bec6ca7fe968ec79f4d4} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::pwc\+\_\+access\+\_\+latency\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 173} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!pwc\_L2\_assoc@{pwc\_L2\_assoc}}
\index{pwc\_L2\_assoc@{pwc\_L2\_assoc}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{pwc\_L2\_assoc}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a4996571e190345084818316e8bcb7b84} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::pwc\+\_\+\+L2\+\_\+assoc\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 171} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!pwc\_L2\_size@{pwc\_L2\_size}}
\index{pwc\_L2\_size@{pwc\_L2\_size}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{pwc\_L2\_size}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a189b6ac424355f98bddcba2a71ef9f72} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::pwc\+\_\+\+L2\+\_\+size\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 171} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!pwc\_L3\_assoc@{pwc\_L3\_assoc}}
\index{pwc\_L3\_assoc@{pwc\_L3\_assoc}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{pwc\_L3\_assoc}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a31cb283b7a56bf4da55a0aaee447e33d} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::pwc\+\_\+\+L3\+\_\+assoc\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 170} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!pwc\_L3\_size@{pwc\_L3\_size}}
\index{pwc\_L3\_size@{pwc\_L3\_size}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{pwc\_L3\_size}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a05e5c59090732348bf98f1d6a9f03c79} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::pwc\+\_\+\+L3\+\_\+size\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 170} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!pwc\_L4\_assoc@{pwc\_L4\_assoc}}
\index{pwc\_L4\_assoc@{pwc\_L4\_assoc}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{pwc\_L4\_assoc}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ace7319aed0aae14981a7468cbea01c67} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::pwc\+\_\+\+L4\+\_\+assoc\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 169} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!pwc\_L4\_size@{pwc\_L4\_size}}
\index{pwc\_L4\_size@{pwc\_L4\_size}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{pwc\_L4\_size}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ac70fe24d883deaf8393c9ef9e85256cd} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::pwc\+\_\+\+L4\+\_\+size\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 169} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!pwc\_miss\_latency@{pwc\_miss\_latency}}
\index{pwc\_miss\_latency@{pwc\_miss\_latency}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{pwc\_miss\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ac0a6082ade0f9c37bd57dea89649fe8a} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::pwc\+\_\+miss\+\_\+latency\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 174} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!radix\_enabled@{radix\_enabled}}
\index{radix\_enabled@{radix\_enabled}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{radix\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a1237c10a85ab695f8e173eacfcabd4dd} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::radix\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 186} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!scaling\_factor@{scaling\_factor}}
\index{scaling\_factor@{scaling\_factor}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{scaling\_factor}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a515a644ba93138c93433f87dba8317fb} 
int Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::scaling\+\_\+factor\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 196} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!shadow\_cache@{shadow\_cache}}
\index{shadow\_cache@{shadow\_cache}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{shadow\_cache}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a3bfe2bfc8fa9a6bcc3d926d5786cbebc} 
\textbf{ Utopia\+Cache}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::shadow\+\_\+cache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 109} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, \textbf{ core\+Initiate\+Memory\+Access()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!shadow\_cache\_associativity@{shadow\_cache\_associativity}}
\index{shadow\_cache\_associativity@{shadow\_cache\_associativity}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{shadow\_cache\_associativity}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ae2a4426fee8efa52527ac3ae46a7e7b4} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::shadow\+\_\+cache\+\_\+associativity\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 113} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!shadow\_cache\_enabled@{shadow\_cache\_enabled}}
\index{shadow\_cache\_enabled@{shadow\_cache\_enabled}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{shadow\_cache\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a7abe838be62c2d1f875a5dab4e4fb995} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::shadow\+\_\+cache\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 110} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+TLBSubsystem()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!shadow\_cache\_hit\_latency@{shadow\_cache\_hit\_latency}}
\index{shadow\_cache\_hit\_latency@{shadow\_cache\_hit\_latency}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{shadow\_cache\_hit\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aeb147160b3f308ce176070b7c586588c} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::shadow\+\_\+cache\+\_\+hit\+\_\+latency\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 114} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!shadow\_cache\_miss\_latency@{shadow\_cache\_miss\_latency}}
\index{shadow\_cache\_miss\_latency@{shadow\_cache\_miss\_latency}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{shadow\_cache\_miss\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ac47885bf368db7cf4d1c91f594c86239} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::shadow\+\_\+cache\+\_\+miss\+\_\+latency\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 115} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!shadow\_cache\_size@{shadow\_cache\_size}}
\index{shadow\_cache\_size@{shadow\_cache\_size}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{shadow\_cache\_size}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a0005e5927e0e59ee53427f7f0c27551c} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::shadow\+\_\+cache\+\_\+size\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 112} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!tlb\_and\_utr\_miss@{tlb\_and\_utr\_miss}}
\index{tlb\_and\_utr\_miss@{tlb\_and\_utr\_miss}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{tlb\_and\_utr\_miss}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a976b83e823c27a79c7757e325a4b0b09} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::tlb\+\_\+and\+\_\+utr\+\_\+miss}



Definition at line \textbf{ 126} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!tlb\_and\_utr\_miss\_latency@{tlb\_and\_utr\_miss\_latency}}
\index{tlb\_and\_utr\_miss\_latency@{tlb\_and\_utr\_miss\_latency}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{tlb\_and\_utr\_miss\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a9d5a73fa70126d2887c4bb0738974879} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::tlb\+\_\+and\+\_\+utr\+\_\+miss\+\_\+latency}



Definition at line \textbf{ 133} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!tlb\_caching@{tlb\_caching}}
\index{tlb\_caching@{tlb\_caching}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{tlb\_caching}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a1925076e32acdcdfce7731f504be0cbe} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::tlb\+\_\+caching\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 172} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!tlb\_hit@{tlb\_hit}}
\index{tlb\_hit@{tlb\_hit}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{tlb\_hit}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a6625c0e913ebf03192327b929c939b97} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::tlb\+\_\+hit}



Definition at line \textbf{ 122} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!tlb\_hit\_l1@{tlb\_hit\_l1}}
\index{tlb\_hit\_l1@{tlb\_hit\_l1}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{tlb\_hit\_l1}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a42d5d80785ce9e2843a6997239a6aefa} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::tlb\+\_\+hit\+\_\+l1}



Definition at line \textbf{ 124} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!tlb\_hit\_l1\_latency@{tlb\_hit\_l1\_latency}}
\index{tlb\_hit\_l1\_latency@{tlb\_hit\_l1\_latency}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{tlb\_hit\_l1\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a81941edf303e894808e9acb1a389a93e} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::tlb\+\_\+hit\+\_\+l1\+\_\+latency}



Definition at line \textbf{ 129} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!tlb\_hit\_l2@{tlb\_hit\_l2}}
\index{tlb\_hit\_l2@{tlb\_hit\_l2}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{tlb\_hit\_l2}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a224cba5c5fdfa6cfd337fd7cb3deec28} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::tlb\+\_\+hit\+\_\+l2}



Definition at line \textbf{ 125} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!tlb\_hit\_l2\_latency@{tlb\_hit\_l2\_latency}}
\index{tlb\_hit\_l2\_latency@{tlb\_hit\_l2\_latency}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{tlb\_hit\_l2\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a94338462f76229ed17425fca24da0f4e} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::tlb\+\_\+hit\+\_\+l2\+\_\+latency}



Definition at line \textbf{ 130} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!tlb\_hit\_latency@{tlb\_hit\_latency}}
\index{tlb\_hit\_latency@{tlb\_hit\_latency}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{tlb\_hit\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a498d75b93eb994cca2064c90ae38ac84} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::tlb\+\_\+hit\+\_\+latency}



Definition at line \textbf{ 128} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!total\_latency@{total\_latency}}
\index{total\_latency@{total\_latency}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{total\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_aa14eb965801b01bbb858cf5a4850591a} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::total\+\_\+latency}



Definition at line \textbf{ 134} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+Utopia\+Subsystem()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!translation\_stats@{translation\_stats}}
\index{translation\_stats@{translation\_stats}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{[struct]}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_abb25bb4afe38704de933007816d0752d} 
struct  \{ ... \}  Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::translation\+\_\+stats\hspace{0.3cm}{\ttfamily [private]}}



Referenced by \textbf{ access\+TLBSubsystem()}, \textbf{ core\+Initiate\+Memory\+Access()}, \textbf{ Memory\+Manager()}, \textbf{ perform\+Address\+Translation()}, and \textbf{ update\+Translation\+Counters()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!ulb@{ulb}}
\index{ulb@{ulb}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{ulb}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ac7a170f577817edaddf0655832f9fc13} 
\textbf{ ULB}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::ulb\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 107} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+Utopia\+Subsystem()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!utopia\_perm\_cache@{utopia\_perm\_cache}}
\index{utopia\_perm\_cache@{utopia\_perm\_cache}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{utopia\_perm\_cache}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ac735c3ca7aa2076c8a47e6fb957985b1} 
\textbf{ Utopia\+Cache}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::utopia\+\_\+perm\+\_\+cache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 105} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+Utopia\+Subsystem()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!utopia\_tag\_cache@{utopia\_tag\_cache}}
\index{utopia\_tag\_cache@{utopia\_tag\_cache}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{utopia\_tag\_cache}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a5afe52da983a2e5f2cc58a88b00f614f} 
\textbf{ Utopia\+Cache}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::utopia\+\_\+tag\+\_\+cache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 106} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ access\+Utopia\+Subsystem()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!utr\_hit@{utr\_hit}}
\index{utr\_hit@{utr\_hit}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{utr\_hit}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_abf3aad6ca1e38a045aafdd73b53db9ea} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::utr\+\_\+hit}



Definition at line \textbf{ 123} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!utr\_hit\_latency@{utr\_hit\_latency}}
\index{utr\_hit\_latency@{utr\_hit\_latency}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{utr\_hit\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a10a615eb8fd6d0557ba57ffe6d9b403c} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::utr\+\_\+hit\+\_\+latency}



Definition at line \textbf{ 132} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!victima\_latency@{victima\_latency}}
\index{victima\_latency@{victima\_latency}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{victima\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a749771271909c5ed49ffbee5b3253a1c} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::victima\+\_\+latency}



Definition at line \textbf{ 145} of file \textbf{ memory\+\_\+manager.\+h}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!xmem\_enabled@{xmem\_enabled}}
\index{xmem\_enabled@{xmem\_enabled}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{xmem\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_ad00a50f3d283449dc675ff2f3d0583ad} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::xmem\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 187} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ core\+Initiate\+Memory\+Access()}, and \textbf{ Memory\+Manager()}.

\index{ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}!xmem\_manager@{xmem\_manager}}
\index{xmem\_manager@{xmem\_manager}!ParametricDramDirectoryMSI::MemoryManager@{ParametricDramDirectoryMSI::MemoryManager}}
\doxysubsubsection{xmem\_manager}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1MemoryManager_a84d86e3cbc279b139170aa5c337f391b} 
\textbf{ XMem\+Manager}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::xmem\+\_\+manager\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 83} of file \textbf{ memory\+\_\+manager.\+h}.



Referenced by \textbf{ core\+Initiate\+Memory\+Access()}, and \textbf{ Memory\+Manager()}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
common/core/memory\+\_\+subsystem/parametric\+\_\+dram\+\_\+directory\+\_\+msi/\textbf{ memory\+\_\+manager.\+h}\item 
common/core/memory\+\_\+subsystem/parametric\+\_\+dram\+\_\+directory\+\_\+msi/\textbf{ memory\+\_\+manager.\+cc}\end{DoxyCompactItemize}
