# vsim -pedanticerrors -hazards -c -sva -immedassert work.simtop -do "/dev/stdin" 
# Start time: 17:57:54 on Oct 19,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 2020.1 linux_x86_64 Jan 28 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.simtop(fast)
# Loading work.cpu(fast)
# do /dev/stdin
# ======================================
# Starting CPU test
# ---------------------------------------
# 
#  Test 1: Instruction Fetch (show PC and instruction_EX)
#############  Autofindloop Analysis  ###############
#############  Loop found at time 45 ns ###############
#   Active process: Atomic Verilog @ sub-iteration 0
#     Source: top.sv:70
#   Active process: Atomic Verilog @ sub-iteration 1
#     Source: top.sv:70
#   Active process: Atomic Verilog @ sub-iteration 1
#     Source: top.sv:70
#   Active process: Atomic Verilog @ sub-iteration 1
#     Source: top.sv:70
#   Active process: Atomic Verilog @ sub-iteration 2
#     Source: top.sv:70
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 45 ns.
# 
# <EOF>
# End time: 17:57:56 on Oct 19,2025, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
