
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Tue Sep  2 20:38:43 2025

Design Information
------------------

Command line:   map -pdc C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab1-fpga
     -7-seg-display/fpga/radiant_project/fpga_dev_board_test/pins.pdc -i
     dev_board_test_impl_1_syn.udb -o dev_board_test_impl_1_map.udb -mp
     dev_board_test_impl_1.mrp -hierrpt -gui -msgset C:/Users/llemos/Documents/G
     itHub/E155-uP-labs/lab1-fpga-7-seg-display/fpga/radiant_project/fpga_dev_bo
     ard_test/promote.xml

Design Summary
--------------

   Number of slice registers:  25 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            27 out of  5280 (1%)
      Number of logic LUT4s:               1
      Number of ripple logic:             13 (26 LUT4s)
   Number of IO sites used:   3 out of 39 (8%)
      Number of IO sites used for general PIO: 3
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 3 out of 36 (8%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 3 out of 39 (8%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net int_osc: 13 loads, 13 rising, 0 falling (Driver: Pin hf_osc/CLKHF)
   Number of Clock Enables:  1
      Net VCC_net: 1 loads, 0 SLICEs
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 3 loads
      Net fpga_blink_out_c_24: 2 loads
      Net n158: 2 loads
      Net n160: 2 loads
      Net n162: 2 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net n164: 2 loads
      Net n507: 2 loads
      Net n510: 2 loads
      Net n513: 2 loads
      Net n516: 2 loads





   Number of warnings:  4
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <1026001> - map: C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab1-fpga
     -7-seg-display/fpga/radiant_project/fpga_dev_board_test/pins.pdc (1) : No
     port matched 'fpga_blink_led'.
WARNING <1027013> - map: No port matched 'fpga_blink_led'.
WARNING <1026001> - map: C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab1-fpga
     -7-seg-display/fpga/radiant_project/fpga_dev_board_test/pins.pdc (1) :
     Can't resolve object 'fpga_blink_led' in constraint 'ldc_set_location -site
     {42} [get_ports fpga_blink_led]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {42}
     [get_ports fpga_blink_led]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| fpga_blink_out      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| mcu_echo_led        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| mcu_blink_in        | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     int_osc
  DIV Setting:                                  00



                                    Page 2





ASIC Components
---------------

Instance Name: hf_osc
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 6
   Total number of constraints dropped: 1
   Dropped constraint is:
     ldc_set_location -site {42} [get_ports fpga_blink_led]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 66 MB
Checksum -- map: 73e008ee228ade512ce91535f761909f409cfc09







































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
