# TCL File Generated by Component Editor 20.1
# Wed Feb 11 15:09:54 EST 2026
# DO NOT MODIFY


# 
# burst_master "burst_master" v1.0
#  2026.02.11.15:09:54
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module burst_master
# 
set_module_property DESCRIPTION ""
set_module_property NAME burst_master
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME burst_master
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL burst_master
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file burst_master.v VERILOG PATH burst_master.v TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter DATA_WIDTH INTEGER 32
set_parameter_property DATA_WIDTH DEFAULT_VALUE 32
set_parameter_property DATA_WIDTH DISPLAY_NAME DATA_WIDTH
set_parameter_property DATA_WIDTH TYPE INTEGER
set_parameter_property DATA_WIDTH UNITS None
set_parameter_property DATA_WIDTH HDL_PARAMETER true
add_parameter ADDR_WIDTH INTEGER 32
set_parameter_property ADDR_WIDTH DEFAULT_VALUE 32
set_parameter_property ADDR_WIDTH DISPLAY_NAME ADDR_WIDTH
set_parameter_property ADDR_WIDTH TYPE INTEGER
set_parameter_property ADDR_WIDTH UNITS None
set_parameter_property ADDR_WIDTH HDL_PARAMETER true
add_parameter BURST_COUNT INTEGER 256
set_parameter_property BURST_COUNT DEFAULT_VALUE 256
set_parameter_property BURST_COUNT DISPLAY_NAME BURST_COUNT
set_parameter_property BURST_COUNT TYPE INTEGER
set_parameter_property BURST_COUNT UNITS None
set_parameter_property BURST_COUNT HDL_PARAMETER true
add_parameter FIFO_DEPTH INTEGER 512
set_parameter_property FIFO_DEPTH DEFAULT_VALUE 512
set_parameter_property FIFO_DEPTH DISPLAY_NAME FIFO_DEPTH
set_parameter_property FIFO_DEPTH TYPE INTEGER
set_parameter_property FIFO_DEPTH UNITS None
set_parameter_property FIFO_DEPTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point read_master
# 
add_interface read_master avalon start
set_interface_property read_master addressUnits SYMBOLS
set_interface_property read_master associatedClock clock
set_interface_property read_master associatedReset reset
set_interface_property read_master bitsPerSymbol 8
set_interface_property read_master burstOnBurstBoundariesOnly false
set_interface_property read_master burstcountUnits WORDS
set_interface_property read_master doStreamReads false
set_interface_property read_master doStreamWrites false
set_interface_property read_master holdTime 0
set_interface_property read_master linewrapBursts false
set_interface_property read_master maximumPendingReadTransactions 0
set_interface_property read_master maximumPendingWriteTransactions 0
set_interface_property read_master readLatency 0
set_interface_property read_master readWaitTime 1
set_interface_property read_master setupTime 0
set_interface_property read_master timingUnits Cycles
set_interface_property read_master writeWaitTime 0
set_interface_property read_master ENABLED true
set_interface_property read_master EXPORT_OF ""
set_interface_property read_master PORT_NAME_MAP ""
set_interface_property read_master CMSIS_SVD_VARIABLES ""
set_interface_property read_master SVD_ADDRESS_GROUP ""

add_interface_port read_master rm_address address Output 32
add_interface_port read_master rm_burstcount burstcount Output 9
add_interface_port read_master rm_read read Output 1
add_interface_port read_master rm_readdata readdata Input 32
add_interface_port read_master rm_readdatavalid readdatavalid Input 1
add_interface_port read_master rm_waitrequest waitrequest Input 1


# 
# connection point write_master_1
# 
add_interface write_master_1 avalon start
set_interface_property write_master_1 addressUnits SYMBOLS
set_interface_property write_master_1 associatedClock clock
set_interface_property write_master_1 associatedReset reset
set_interface_property write_master_1 bitsPerSymbol 8
set_interface_property write_master_1 burstOnBurstBoundariesOnly false
set_interface_property write_master_1 burstcountUnits WORDS
set_interface_property write_master_1 doStreamReads false
set_interface_property write_master_1 doStreamWrites false
set_interface_property write_master_1 holdTime 0
set_interface_property write_master_1 linewrapBursts false
set_interface_property write_master_1 maximumPendingReadTransactions 0
set_interface_property write_master_1 maximumPendingWriteTransactions 0
set_interface_property write_master_1 readLatency 0
set_interface_property write_master_1 readWaitTime 1
set_interface_property write_master_1 setupTime 0
set_interface_property write_master_1 timingUnits Cycles
set_interface_property write_master_1 writeWaitTime 0
set_interface_property write_master_1 ENABLED true
set_interface_property write_master_1 EXPORT_OF ""
set_interface_property write_master_1 PORT_NAME_MAP ""
set_interface_property write_master_1 CMSIS_SVD_VARIABLES ""
set_interface_property write_master_1 SVD_ADDRESS_GROUP ""

add_interface_port write_master_1 wm_address address Output 32
add_interface_port write_master_1 wm_burstcount burstcount Output 9
add_interface_port write_master_1 wm_waitrequest waitrequest Input 1
add_interface_port write_master_1 wm_write write Output 1
add_interface_port write_master_1 wm_writedata writedata Output 32


# 
# connection point csr_slave
# 
add_interface csr_slave avalon end
set_interface_property csr_slave addressUnits WORDS
set_interface_property csr_slave associatedClock clock
set_interface_property csr_slave associatedReset reset
set_interface_property csr_slave bitsPerSymbol 8
set_interface_property csr_slave burstOnBurstBoundariesOnly false
set_interface_property csr_slave burstcountUnits WORDS
set_interface_property csr_slave explicitAddressSpan 0
set_interface_property csr_slave holdTime 0
set_interface_property csr_slave linewrapBursts false
set_interface_property csr_slave maximumPendingReadTransactions 0
set_interface_property csr_slave maximumPendingWriteTransactions 0
set_interface_property csr_slave readLatency 0
set_interface_property csr_slave readWaitTime 1
set_interface_property csr_slave setupTime 0
set_interface_property csr_slave timingUnits Cycles
set_interface_property csr_slave writeWaitTime 0
set_interface_property csr_slave ENABLED true
set_interface_property csr_slave EXPORT_OF ""
set_interface_property csr_slave PORT_NAME_MAP ""
set_interface_property csr_slave CMSIS_SVD_VARIABLES ""
set_interface_property csr_slave SVD_ADDRESS_GROUP ""

add_interface_port csr_slave avs_address address Input 32
add_interface_port csr_slave avs_read read Input 1
add_interface_port csr_slave avs_readdata readdata Output 32
add_interface_port csr_slave avs_write write Input 1
add_interface_port csr_slave avs_writedata writedata Input 32
set_interface_assignment csr_slave embeddedsw.configuration.isFlash 0
set_interface_assignment csr_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment csr_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment csr_slave embeddedsw.configuration.isPrintableDevice 0

