// Seed: 851036286
module module_0;
  id_1 :
  assert property (@(negedge !id_1) id_1 - -1)
  else $signed(77);
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd89,
    parameter id_3  = 32'd73,
    parameter id_4  = 32'd4,
    parameter id_8  = 32'd51
) (
    output supply0 id_0,
    input tri0 id_1,
    input wor id_2,
    input uwire _id_3,
    input wor _id_4
);
  logic [1 : -1] id_6 = {{id_3{1}}, -1'b0};
  assign id_0 = id_1 ? id_6 : $realtime;
  wire id_7;
  wire _id_8, id_9;
  logic [id_3 : 1] _id_10;
  ;
  logic id_11;
  module_0 modCall_1 ();
  logic [(  id_10  ) : id_4] id_12 = (id_1);
  localparam [-1 : id_8  &&  -1  &&  1] id_13 = 1;
endmodule
