Source Block: oh/elink/dv/elink_e16_model.v@6029:6039@HdlStmAssign
     if(reset)
       out_reg <= 1'b0;
     else
       out_reg <= in;
      
   assign out = in ^ out_reg;

endmodule 




Diff Content:
- 6034    assign out = in ^ out_reg;

Clone Blocks:
