{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688119807808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688119807809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 18:10:07 2023 " "Processing started: Fri Jun 30 18:10:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688119807809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119807809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sd_card_test -c sd_card_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off sd_card_test -c sd_card_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119807809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688119807961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688119807961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip_core/afifo_8i_32o_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip_core/afifo_8i_32o_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 afifo_8i_32o_1024 " "Found entity 1: afifo_8i_32o_1024" {  } { { "src/ip_core/afifo_8i_32o_1024.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/ip_core/afifo_8i_32o_1024.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/audio_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_tx " "Found entity 1: audio_tx" {  } { { "src/audio_tx.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/audio_tx.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file src/i2c_master/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "src/i2c_master/i2c_master_top.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/i2c_master/i2c_master_top.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file src/i2c_master/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812468 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state src/i2c_master/i2c_master_byte_ctrl.v(199) " "Unrecognized synthesis attribute \"enum_state\" at src/i2c_master/i2c_master_byte_ctrl.v(199)" {  } { { "src/i2c_master/i2c_master_byte_ctrl.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/i2c_master/i2c_master_byte_ctrl.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "src/i2c_master/i2c_master_byte_ctrl.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/i2c_master/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812470 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state src/i2c_master/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at src/i2c_master/i2c_master_bit_ctrl.v(185)" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/i2c_master/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/i2c_master/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/i2c_config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_config " "Found entity 1: i2c_config" {  } { { "src/i2c_master/i2c_config.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/i2c_master/i2c_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lut_wm8731.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lut_wm8731.v" { { "Info" "ISGN_ENTITY_NAME" "1 lut_wm8731 " "Found entity 1: lut_wm8731" {  } { { "src/lut_wm8731.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/lut_wm8731.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wav_read.v 1 1 " "Found 1 design units, including 1 entities, in source file src/wav_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 wav_read " "Found entity 1: wav_read" {  } { { "src/wav_read.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/wav_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sd_card/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sd_card/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "src/sd_card/spi_master.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/sd_card/spi_master.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sd_card/sd_card_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sd_card/sd_card_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_card_top " "Found entity 1: sd_card_top" {  } { { "src/sd_card/sd_card_top.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/sd_card/sd_card_top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sd_card/sd_card_sec_read_write.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sd_card/sd_card_sec_read_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_card_sec_read_write " "Found entity 1: sd_card_sec_read_write" {  } { { "src/sd_card/sd_card_sec_read_write.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/sd_card/sd_card_sec_read_write.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sd_card/sd_card_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sd_card/sd_card_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_card_cmd " "Found entity 1: sd_card_cmd" {  } { { "src/sd_card/sd_card_cmd.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/sd_card/sd_card_cmd.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sd_card_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sd_card_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_card_audio " "Found entity 1: sd_card_audio" {  } { { "src/sd_card_audio.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/sd_card_audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_scan " "Found entity 1: seg_scan" {  } { { "src/seg_scan.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/seg_scan.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "src/seg_decoder.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/seg_decoder.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ax_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ax_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_debounce " "Found entity 1: ax_debounce" {  } { { "src/ax_debounce.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/ax_debounce.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812481 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688119812498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_config i2c_config:i2c_config_m0 " "Elaborating entity \"i2c_config\" for hierarchy \"i2c_config:i2c_config_m0\"" {  } { { "src/top.v" "i2c_config_m0" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_config.v(98) " "Verilog HDL assignment warning at i2c_config.v(98): truncated value with size 32 to match size of target (10)" {  } { { "src/i2c_master/i2c_config.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/i2c_master/i2c_config.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688119812500 "|top|i2c_config:i2c_config_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0 " "Elaborating entity \"i2c_master_top\" for hierarchy \"i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\"" {  } { { "src/i2c_master/i2c_config.v" "i2c_master_top_m0" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/i2c_master/i2c_config.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812500 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_top.v(246) " "Verilog HDL Case Statement information at i2c_master_top.v(246): all case item expressions in this case statement are onehot" {  } { { "src/i2c_master/i2c_master_top.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/i2c_master/i2c_master_top.v" 246 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1688119812501 "|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "src/i2c_master/i2c_master_top.v" "byte_controller" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/i2c_master/i2c_master_top.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "src/i2c_master/i2c_master_byte_ctrl.v" "bit_controller" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/i2c_master/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 i2c_master_bit_ctrl.v(257) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 16 to match size of target (14)" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/i2c_master/i2c_master_bit_ctrl.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688119812504 "|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 i2c_master_bit_ctrl.v(258) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (14)" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/i2c_master/i2c_master_bit_ctrl.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688119812504 "|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(410) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/i2c_master/i2c_master_bit_ctrl.v" 410 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1688119812504 "|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(410) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/i2c_master/i2c_master_bit_ctrl.v" 410 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1688119812504 "|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(406) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/i2c_master/i2c_master_bit_ctrl.v" 406 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1688119812504 "|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_wm8731 lut_wm8731:lut_wm8731_m0 " "Elaborating entity \"lut_wm8731\" for hierarchy \"lut_wm8731:lut_wm8731_m0\"" {  } { { "src/top.v" "lut_wm8731_m0" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_card_audio sd_card_audio:sd_card_audio_m0 " "Elaborating entity \"sd_card_audio\" for hierarchy \"sd_card_audio:sd_card_audio_m0\"" {  } { { "src/top.v" "sd_card_audio_m0" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812505 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sd_card_audio.v(58) " "Verilog HDL assignment warning at sd_card_audio.v(58): truncated value with size 32 to match size of target (16)" {  } { { "src/sd_card_audio.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/sd_card_audio.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688119812506 "|top|sd_card_audio:sd_card_audio_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_debounce sd_card_audio:sd_card_audio_m0\|ax_debounce:ax_debounce_m2 " "Elaborating entity \"ax_debounce\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|ax_debounce:ax_debounce_m2\"" {  } { { "src/sd_card_audio.v" "ax_debounce_m2" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/sd_card_audio.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_tx sd_card_audio:sd_card_audio_m0\|audio_tx:audio_tx_m0 " "Elaborating entity \"audio_tx\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|audio_tx:audio_tx_m0\"" {  } { { "src/sd_card_audio.v" "audio_tx_m0" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/sd_card_audio.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afifo_8i_32o_1024 sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf " "Elaborating entity \"afifo_8i_32o_1024\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\"" {  } { { "src/sd_card_audio.v" "audio_buf" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/sd_card_audio.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/ip_core/afifo_8i_32o_1024.v" "dcfifo_mixed_widths_component" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/ip_core/afifo_8i_32o_1024.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/ip_core/afifo_8i_32o_1024.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/ip_core/afifo_8i_32o_1024.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688119812679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688119812679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688119812679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688119812679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688119812679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688119812679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688119812679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688119812679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688119812679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688119812679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688119812679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688119812679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688119812679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688119812679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688119812679 ""}  } { { "src/ip_core/afifo_8i_32o_1024.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/ip_core/afifo_8i_32o_1024.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688119812679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_crl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_crl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_crl1 " "Found entity 1: dcfifo_crl1" {  } { { "db/dcfifo_crl1.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/dcfifo_crl1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_crl1 sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated " "Elaborating entity \"dcfifo_crl1\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_crl1.tdf" "rdptr_g_gray2bin" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/dcfifo_crl1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/a_graycounter_t57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_crl1.tdf" "rdptr_g1p" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/dcfifo_crl1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ojc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ojc " "Found entity 1: a_graycounter_ojc" {  } { { "db/a_graycounter_ojc.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/a_graycounter_ojc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ojc sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|a_graycounter_ojc:wrptr_g1p " "Elaborating entity \"a_graycounter_ojc\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|a_graycounter_ojc:wrptr_g1p\"" {  } { { "db/dcfifo_crl1.tdf" "wrptr_g1p" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/dcfifo_crl1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kj31 " "Found entity 1: altsyncram_kj31" {  } { { "db/altsyncram_kj31.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/altsyncram_kj31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kj31 sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|altsyncram_kj31:fifo_ram " "Elaborating entity \"altsyncram_kj31\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|altsyncram_kj31:fifo_ram\"" {  } { { "db/dcfifo_crl1.tdf" "fifo_ram" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/dcfifo_crl1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_crl1.tdf" "rs_brp" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/dcfifo_crl1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_crl1.tdf" "rs_dgwp" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/dcfifo_crl1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe13" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|dffpipe_pe9:ws_bwp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|dffpipe_pe9:ws_bwp\"" {  } { { "db/dcfifo_crl1.tdf" "ws_bwp" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/dcfifo_crl1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_crl1.tdf" "ws_dgrp" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/dcfifo_crl1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe17" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_crl1.tdf" "rdempty_eq_comp" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/dcfifo_crl1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_64e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_64e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_64e " "Found entity 1: cntr_64e" {  } { { "db/cntr_64e.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/cntr_64e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688119812874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119812874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_64e sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|cntr_64e:cntr_b " "Elaborating entity \"cntr_64e\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|afifo_8i_32o_1024:audio_buf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_crl1:auto_generated\|cntr_64e:cntr_b\"" {  } { { "db/dcfifo_crl1.tdf" "cntr_b" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/db/dcfifo_crl1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wav_read sd_card_audio:sd_card_audio_m0\|wav_read:wav_read_m0 " "Elaborating entity \"wav_read\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|wav_read:wav_read_m0\"" {  } { { "src/sd_card_audio.v" "wav_read_m0" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/sd_card_audio.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_card_top sd_card_audio:sd_card_audio_m0\|sd_card_top:sd_card_top_m0 " "Elaborating entity \"sd_card_top\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|sd_card_top:sd_card_top_m0\"" {  } { { "src/sd_card_audio.v" "sd_card_top_m0" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/sd_card_audio.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_card_sec_read_write sd_card_audio:sd_card_audio_m0\|sd_card_top:sd_card_top_m0\|sd_card_sec_read_write:sd_card_sec_read_write_m0 " "Elaborating entity \"sd_card_sec_read_write\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|sd_card_top:sd_card_top_m0\|sd_card_sec_read_write:sd_card_sec_read_write_m0\"" {  } { { "src/sd_card/sd_card_top.v" "sd_card_sec_read_write_m0" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/sd_card/sd_card_top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_card_cmd sd_card_audio:sd_card_audio_m0\|sd_card_top:sd_card_top_m0\|sd_card_cmd:sd_card_cmd_m0 " "Elaborating entity \"sd_card_cmd\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|sd_card_top:sd_card_top_m0\|sd_card_cmd:sd_card_cmd_m0\"" {  } { { "src/sd_card/sd_card_top.v" "sd_card_cmd_m0" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/sd_card/sd_card_top.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master sd_card_audio:sd_card_audio_m0\|sd_card_top:sd_card_top_m0\|spi_master:spi_master_m0 " "Elaborating entity \"spi_master\" for hierarchy \"sd_card_audio:sd_card_audio_m0\|sd_card_top:sd_card_top_m0\|spi_master:spi_master_m0\"" {  } { { "src/sd_card/sd_card_top.v" "spi_master_m0" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/sd_card/sd_card_top.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder seg_decoder:seg_decoder_m0 " "Elaborating entity \"seg_decoder\" for hierarchy \"seg_decoder:seg_decoder_m0\"" {  } { { "src/top.v" "seg_decoder_m0" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_scan seg_scan:seg_scan_m0 " "Elaborating entity \"seg_scan\" for hierarchy \"seg_scan:seg_scan_m0\"" {  } { { "src/top.v" "seg_scan_m0" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119812884 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1688119813716 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/sd_card/sd_card_cmd.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/sd_card/sd_card_cmd.v" 99 -1 0 } } { "src/seg_scan.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/seg_scan.v" 77 -1 0 } } { "src/sd_card/sd_card_sec_read_write.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/sd_card/sd_card_sec_read_write.v" 108 -1 0 } } { "src/wav_read.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/wav_read.v" 157 -1 0 } } { "src/ax_debounce.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/ax_debounce.v" 39 -1 0 } } { "src/ax_debounce.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/ax_debounce.v" 51 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1688119813732 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1688119813732 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[7\] VCC " "Pin \"seg_data\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688119814032 "|top|seg_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1688119814032 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688119814100 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1688119814776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688119814912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688119814912 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wm8731_daclrc " "No output dependent on input pin \"wm8731_daclrc\"" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688119814990 "|top|wm8731_daclrc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wm8731_adcdat " "No output dependent on input pin \"wm8731_adcdat\"" {  } { { "src/top.v" "" { Text "E:/FPGA_work/Cyclone/Code_Others/sd_wm8731/src/top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688119814990 "|top|wm8731_adcdat"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1688119814990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1456 " "Implemented 1456 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688119814990 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688119814990 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1688119814990 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1419 " "Implemented 1419 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688119814990 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1688119814990 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688119814990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688119815008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 18:10:15 2023 " "Processing ended: Fri Jun 30 18:10:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688119815008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688119815008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688119815008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688119815008 ""}
