Timing Analyzer report for DUT
Mon May  6 10:48:16 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'input_vector[1]'
 12. Setup: 'final:add_instance|alu_control_dummy[0]'
 13. Setup: 'final:add_instance|fsm_state.s14'
 14. Setup: 'final:add_instance|IR[0]'
 15. Setup: 'final:add_instance|fsm_state.s0'
 16. Setup: 'final:add_instance|fsm_state.s11'
 17. Setup: 'final:add_instance|fsm_state.s1'
 18. Hold: 'final:add_instance|alu_control_dummy[0]'
 19. Hold: 'final:add_instance|IR[0]'
 20. Hold: 'final:add_instance|fsm_state.s11'
 21. Hold: 'final:add_instance|fsm_state.s14'
 22. Hold: 'input_vector[1]'
 23. Hold: 'final:add_instance|fsm_state.s1'
 24. Hold: 'final:add_instance|fsm_state.s0'
 25. Setup Transfers
 26. Hold Transfers
 27. Report TCCS
 28. Report RSKM
 29. Unconstrained Paths Summary
 30. Clock Status Summary
 31. Unconstrained Input Ports
 32. Unconstrained Output Ports
 33. Unconstrained Input Ports
 34. Unconstrained Output Ports
 35. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; DUT                                                 ;
; Device Family         ; MAX V                                               ;
; Device Name           ; 5M1270ZT144C5                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                           ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; Clock Name                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                     ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; final:add_instance|alu_control_dummy[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { final:add_instance|alu_control_dummy[0] } ;
; final:add_instance|fsm_state.s0         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { final:add_instance|fsm_state.s0 }         ;
; final:add_instance|fsm_state.s1         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { final:add_instance|fsm_state.s1 }         ;
; final:add_instance|fsm_state.s11        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { final:add_instance|fsm_state.s11 }        ;
; final:add_instance|fsm_state.s14        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { final:add_instance|fsm_state.s14 }        ;
; final:add_instance|IR[0]                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { final:add_instance|IR[0] }                ;
; input_vector[1]                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { input_vector[1] }                         ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                     ;
+------------+-----------------+-----------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note                    ;
+------------+-----------------+-----------------------------------------+-------------------------+
; INF MHz    ; 91.95 MHz       ; final:add_instance|alu_control_dummy[0] ; limit due to hold check ;
; 84.5 MHz   ; 84.5 MHz        ; input_vector[1]                         ;                         ;
; 95.62 MHz  ; 95.62 MHz       ; final:add_instance|fsm_state.s14        ;                         ;
; 252.4 MHz  ; 127.19 MHz      ; final:add_instance|fsm_state.s11        ; limit due to hold check ;
; 474.83 MHz ; 368.46 MHz      ; final:add_instance|IR[0]                ; limit due to hold check ;
+------------+-----------------+-----------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Setup Summary                                                     ;
+-----------------------------------------+---------+---------------+
; Clock                                   ; Slack   ; End Point TNS ;
+-----------------------------------------+---------+---------------+
; input_vector[1]                         ; -20.527 ; -2228.370     ;
; final:add_instance|alu_control_dummy[0] ; -18.607 ; -225.234      ;
; final:add_instance|fsm_state.s14        ; -8.310  ; -69.650       ;
; final:add_instance|IR[0]                ; -7.718  ; -19.474       ;
; final:add_instance|fsm_state.s0         ; -7.454  ; -79.184       ;
; final:add_instance|fsm_state.s11        ; -6.619  ; -184.915      ;
; final:add_instance|fsm_state.s1         ; -4.967  ; -26.330       ;
+-----------------------------------------+---------+---------------+


+------------------------------------------------------------------+
; Hold Summary                                                     ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; final:add_instance|alu_control_dummy[0] ; -5.438 ; -59.400       ;
; final:add_instance|IR[0]                ; -3.956 ; -6.243        ;
; final:add_instance|fsm_state.s11        ; -3.931 ; -88.721       ;
; final:add_instance|fsm_state.s14        ; -3.914 ; -48.272       ;
; input_vector[1]                         ; -1.981 ; -2.871        ;
; final:add_instance|fsm_state.s1         ; -1.107 ; -1.107        ;
; final:add_instance|fsm_state.s0         ; 3.291  ; 0.000         ;
+-----------------------------------------+--------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+------------------------------------------------------------------+
; Minimum Pulse Width Summary                                      ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; input_vector[1]                         ; -2.289 ; -2.289        ;
; final:add_instance|IR[0]                ; 0.500  ; 0.000         ;
; final:add_instance|alu_control_dummy[0] ; 0.500  ; 0.000         ;
; final:add_instance|fsm_state.s0         ; 0.500  ; 0.000         ;
; final:add_instance|fsm_state.s1         ; 0.500  ; 0.000         ;
; final:add_instance|fsm_state.s11        ; 0.500  ; 0.000         ;
; final:add_instance|fsm_state.s14        ; 0.500  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'input_vector[1]'                                                                                                                                                                                                          ;
+---------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+-----------------+--------------+------------+------------+
; Slack   ; From Node                                                   ; To Node                                                     ; Launch Clock                     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+-----------------+--------------+------------+------------+
; -20.527 ; final:add_instance|b_dummy[0]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.168     ; 15.526     ;
; -20.513 ; final:add_instance|b_dummy[2]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.046     ; 15.634     ;
; -20.294 ; final:add_instance|a_dummy[1]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.167     ; 15.294     ;
; -20.167 ; final:add_instance|b_dummy[1]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.171     ; 15.163     ;
; -20.020 ; final:add_instance|a_dummy[2]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.168     ; 15.019     ;
; -19.752 ; final:add_instance|a_dummy[0]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.174     ; 14.745     ;
; -19.450 ; final:add_instance|b_dummy[3]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.225     ; 14.392     ;
; -19.037 ; final:add_instance|a_dummy[6]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.079     ; 14.125     ;
; -18.879 ; final:add_instance|a_dummy[3]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.097     ; 13.949     ;
; -18.878 ; final:add_instance|b_dummy[5]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.228     ; 13.817     ;
; -18.725 ; final:add_instance|b_dummy[4]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.229     ; 13.663     ;
; -18.623 ; final:add_instance|a_dummy[4]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.102     ; 13.688     ;
; -18.578 ; final:add_instance|a_dummy[5]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.044     ; 13.701     ;
; -18.358 ; final:add_instance|a_dummy[9]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.060     ; 13.465     ;
; -18.268 ; final:add_instance|b_dummy[6]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.217     ; 13.218     ;
; -18.176 ; final:add_instance|b_dummy[8]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.227     ; 13.116     ;
; -17.480 ; final:add_instance|b_dummy[7]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.155     ; 12.492     ;
; -17.437 ; final:add_instance|a_dummy[7]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.042     ; 12.562     ;
; -17.389 ; final:add_instance|a_dummy[8]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.099     ; 12.457     ;
; -17.042 ; final:add_instance|a_dummy[13]                              ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.064     ; 12.145     ;
; -16.451 ; final:add_instance|b_dummy[9]                               ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.149     ; 11.469     ;
; -15.801 ; final:add_instance|b_dummy[10]                              ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.141     ; 10.827     ;
; -15.673 ; final:add_instance|a_dummy[11]                              ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.061     ; 10.779     ;
; -15.253 ; final:add_instance|a_dummy[10]                              ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.064     ; 10.356     ;
; -14.522 ; final:add_instance|a_dummy[12]                              ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.078     ; 9.611      ;
; -14.422 ; final:add_instance|b_dummy[12]                              ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.140     ; 9.449      ;
; -14.414 ; final:add_instance|b_dummy[11]                              ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.150     ; 9.431      ;
; -13.599 ; final:add_instance|a_dummy[14]                              ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.059     ; 8.707      ;
; -13.503 ; final:add_instance|b_dummy[14]                              ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.134     ; 8.536      ;
; -12.595 ; final:add_instance|b_dummy[13]                              ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.143     ; 7.619      ;
; -12.228 ; final:add_instance|b_dummy[15]                              ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.156     ; 7.239      ;
; -11.209 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[5][4]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 7.108      ;
; -11.209 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[5][9]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 7.108      ;
; -11.192 ; final:add_instance|reg_read_addr_1_dummy[0]                 ; final:add_instance|T1[12]                                   ; final:add_instance|fsm_state.s1  ; input_vector[1] ; 1.000        ; -1.196     ; 10.663     ;
; -11.176 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[6][4]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 7.075      ;
; -11.172 ; final:add_instance|reg_write_data_dummy[5]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[2][5]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.865     ; 6.974      ;
; -11.171 ; final:add_instance|reg_write_data_dummy[5]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[1][5]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.865     ; 6.973      ;
; -11.100 ; final:add_instance|reg_read_addr_1_dummy[0]                 ; final:add_instance|T1[7]                                    ; final:add_instance|fsm_state.s1  ; input_vector[1] ; 1.000        ; -1.196     ; 10.571     ;
; -11.088 ; final:add_instance|reg_read_addr_1_dummy[0]                 ; final:add_instance|T1[11]                                   ; final:add_instance|fsm_state.s1  ; input_vector[1] ; 1.000        ; -1.196     ; 10.559     ;
; -10.955 ; final:add_instance|reg_read_addr_1_dummy[0]                 ; final:add_instance|T1[10]                                   ; final:add_instance|fsm_state.s1  ; input_vector[1] ; 1.000        ; -1.196     ; 10.426     ;
; -10.940 ; final:add_instance|reg_write_data_dummy[8]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[6][8]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -5.443     ; 6.164      ;
; -10.933 ; final:add_instance|reg_write_data_dummy[8]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[5][8]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -5.443     ; 6.157      ;
; -10.886 ; final:add_instance|reg_read_addr_1_dummy[0]                 ; final:add_instance|T1[4]                                    ; final:add_instance|fsm_state.s1  ; input_vector[1] ; 1.000        ; -1.196     ; 10.357     ;
; -10.835 ; final:add_instance|register_file_VHDL:reg1|reg_array[2][13] ; final:add_instance|T2[13]                                   ; input_vector[1]                  ; input_vector[1] ; 1.000        ; 0.000      ; 11.502     ;
; -10.825 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[5][7]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.724      ;
; -10.825 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[5][8]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.724      ;
; -10.819 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[6][7]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.718      ;
; -10.819 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[6][8]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.718      ;
; -10.772 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[6][1]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.671      ;
; -10.772 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[6][2]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.671      ;
; -10.772 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[6][5]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.671      ;
; -10.772 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[6][14] ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.671      ;
; -10.722 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[5][11] ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.621      ;
; -10.713 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[6][11] ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.612      ;
; -10.700 ; final:add_instance|reg_read_addr_1_dummy[0]                 ; final:add_instance|T1[14]                                   ; final:add_instance|fsm_state.s1  ; input_vector[1] ; 1.000        ; -1.196     ; 10.171     ;
; -10.689 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[5][1]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.588      ;
; -10.689 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[5][2]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.588      ;
; -10.689 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[5][5]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.588      ;
; -10.689 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[5][14] ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.588      ;
; -10.637 ; final:add_instance|reg_read_addr_1_dummy[1]                 ; final:add_instance|T1[12]                                   ; final:add_instance|fsm_state.s1  ; input_vector[1] ; 1.000        ; -0.677     ; 10.627     ;
; -10.636 ; final:add_instance|reg_read_addr_1_dummy[0]                 ; final:add_instance|T1[15]                                   ; final:add_instance|fsm_state.s1  ; input_vector[1] ; 1.000        ; -1.196     ; 10.107     ;
; -10.629 ; final:add_instance|reg_read_addr_1_dummy[0]                 ; final:add_instance|T1[5]                                    ; final:add_instance|fsm_state.s1  ; input_vector[1] ; 1.000        ; -1.196     ; 10.100     ;
; -10.596 ; final:add_instance|reg_write_data_dummy[1]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[4][1]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.965     ; 6.298      ;
; -10.596 ; final:add_instance|reg_read_addr_1_dummy[1]                 ; final:add_instance|T1[5]                                    ; final:add_instance|fsm_state.s1  ; input_vector[1] ; 1.000        ; -0.677     ; 10.586     ;
; -10.592 ; final:add_instance|a_dummy[15]                              ; final:add_instance|c_flag[0]                                ; final:add_instance|fsm_state.s11 ; input_vector[1] ; 0.500        ; -5.043     ; 5.716      ;
; -10.587 ; final:add_instance|reg_read_addr_1_dummy[0]                 ; final:add_instance|T1[3]                                    ; final:add_instance|fsm_state.s1  ; input_vector[1] ; 1.000        ; -1.196     ; 10.058     ;
; -10.583 ; final:add_instance|fsm_state.s17                            ; final:add_instance|fsm_state.dummy14                        ; input_vector[1]                  ; input_vector[1] ; 1.000        ; 0.000      ; 11.250     ;
; -10.555 ; final:add_instance|register_file_VHDL:reg1|reg_array[6][9]  ; final:add_instance|T2[9]                                    ; input_vector[1]                  ; input_vector[1] ; 1.000        ; 0.000      ; 11.222     ;
; -10.537 ; final:add_instance|reg_write_data_dummy[11]                 ; final:add_instance|register_file_VHDL:reg1|reg_array[4][11] ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.905     ; 6.299      ;
; -10.521 ; final:add_instance|fsm_state.s21                            ; final:add_instance|T2[1]                                    ; input_vector[1]                  ; input_vector[1] ; 1.000        ; 0.000      ; 11.188     ;
; -10.521 ; final:add_instance|fsm_state.s21                            ; final:add_instance|T2[4]                                    ; input_vector[1]                  ; input_vector[1] ; 1.000        ; 0.000      ; 11.188     ;
; -10.497 ; final:add_instance|reg_write_dest_dummy[1]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[4][0]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.910     ; 6.254      ;
; -10.497 ; final:add_instance|reg_write_dest_dummy[1]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[4][3]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.910     ; 6.254      ;
; -10.497 ; final:add_instance|reg_write_dest_dummy[1]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[4][6]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.910     ; 6.254      ;
; -10.468 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[4][0]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.367      ;
; -10.468 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[4][3]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.367      ;
; -10.468 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[4][6]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.367      ;
; -10.451 ; final:add_instance|reg_write_data_dummy[13]                 ; final:add_instance|register_file_VHDL:reg1|reg_array[4][13] ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.930     ; 6.188      ;
; -10.435 ; final:add_instance|reg_write_data_dummy[13]                 ; final:add_instance|register_file_VHDL:reg1|reg_array[0][13] ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.930     ; 6.172      ;
; -10.433 ; final:add_instance|reg_write_data_dummy[7]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[1][7]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.923     ; 6.177      ;
; -10.430 ; final:add_instance|reg_write_data_dummy[7]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[2][7]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.923     ; 6.174      ;
; -10.429 ; final:add_instance|reg_read_addr_1_dummy[0]                 ; final:add_instance|T1[8]                                    ; final:add_instance|fsm_state.s1  ; input_vector[1] ; 1.000        ; -1.196     ; 9.900      ;
; -10.424 ; final:add_instance|fsm_state.dummy19                        ; final:add_instance|T2[0]                                    ; input_vector[1]                  ; input_vector[1] ; 1.000        ; 0.000      ; 11.091     ;
; -10.403 ; final:add_instance|reg_read_addr_1_dummy[0]                 ; final:add_instance|T1[6]                                    ; final:add_instance|fsm_state.s1  ; input_vector[1] ; 1.000        ; -1.196     ; 9.874      ;
; -10.398 ; final:add_instance|reg_write_dest_dummy[1]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[2][9]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.910     ; 6.155      ;
; -10.398 ; final:add_instance|reg_write_dest_dummy[1]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[2][10] ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.910     ; 6.155      ;
; -10.374 ; final:add_instance|register_file_VHDL:reg1|reg_array[7][11] ; final:add_instance|T1[11]                                   ; input_vector[1]                  ; input_vector[1] ; 1.000        ; 0.000      ; 11.041     ;
; -10.372 ; final:add_instance|reg_write_data_dummy[11]                 ; final:add_instance|register_file_VHDL:reg1|reg_array[6][11] ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.905     ; 6.134      ;
; -10.371 ; final:add_instance|reg_write_data_dummy[11]                 ; final:add_instance|register_file_VHDL:reg1|reg_array[5][11] ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.905     ; 6.133      ;
; -10.365 ; final:add_instance|register_file_VHDL:reg1|reg_array[3][5]  ; final:add_instance|T1[5]                                    ; input_vector[1]                  ; input_vector[1] ; 1.000        ; 0.000      ; 11.032     ;
; -10.365 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[2][9]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.264      ;
; -10.365 ; final:add_instance|reg_write_en_dummy                       ; final:add_instance|register_file_VHDL:reg1|reg_array[2][10] ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 0.500        ; -4.268     ; 6.264      ;
; -10.350 ; final:add_instance|reg_write_data_dummy[5]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[4][5]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.865     ; 6.152      ;
; -10.343 ; final:add_instance|register_file_VHDL:reg1|reg_array[3][4]  ; final:add_instance|T1[4]                                    ; input_vector[1]                  ; input_vector[1] ; 1.000        ; 0.000      ; 11.010     ;
; -10.323 ; final:add_instance|reg_write_dest_dummy[1]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[2][5]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.910     ; 6.080      ;
; -10.323 ; final:add_instance|reg_write_dest_dummy[1]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[2][14] ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.910     ; 6.080      ;
; -10.323 ; final:add_instance|reg_write_dest_dummy[1]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[2][15] ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.910     ; 6.080      ;
; -10.322 ; final:add_instance|reg_write_dest_dummy[1]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[2][8]  ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.910     ; 6.079      ;
; -10.318 ; final:add_instance|reg_write_dest_dummy[1]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[1][11] ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.910     ; 6.075      ;
; -10.318 ; final:add_instance|reg_write_dest_dummy[1]                  ; final:add_instance|register_file_VHDL:reg1|reg_array[1][12] ; final:add_instance|fsm_state.s14 ; input_vector[1] ; 1.000        ; -4.910     ; 6.075      ;
+---------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'final:add_instance|alu_control_dummy[0]'                                                                                                                                                         ;
+---------+--------------------------------+-----------------------------------------+----------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack   ; From Node                      ; To Node                                 ; Launch Clock                     ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------+-----------------------------------------+----------------------------------+-----------------------------------------+--------------+------------+------------+
; -18.607 ; final:add_instance|b_dummy[0]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.565     ; 15.557     ;
; -18.593 ; final:add_instance|b_dummy[2]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.443     ; 15.665     ;
; -18.374 ; final:add_instance|a_dummy[1]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.564     ; 15.325     ;
; -18.247 ; final:add_instance|b_dummy[1]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.568     ; 15.194     ;
; -18.100 ; final:add_instance|a_dummy[2]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.565     ; 15.050     ;
; -17.999 ; final:add_instance|b_dummy[0]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.630     ; 14.872     ;
; -17.985 ; final:add_instance|b_dummy[2]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.508     ; 14.980     ;
; -17.766 ; final:add_instance|a_dummy[1]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.629     ; 14.640     ;
; -17.639 ; final:add_instance|b_dummy[1]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.633     ; 14.509     ;
; -17.530 ; final:add_instance|b_dummy[3]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.622     ; 14.423     ;
; -17.492 ; final:add_instance|a_dummy[2]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.630     ; 14.365     ;
; -17.397 ; final:add_instance|a_dummy[0]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.571     ; 14.341     ;
; -17.203 ; final:add_instance|a_dummy[0]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.636     ; 14.070     ;
; -17.093 ; final:add_instance|a_dummy[6]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.476     ; 14.132     ;
; -16.959 ; final:add_instance|a_dummy[3]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.494     ; 13.980     ;
; -16.958 ; final:add_instance|b_dummy[5]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.625     ; 13.848     ;
; -16.922 ; final:add_instance|b_dummy[3]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.687     ; 13.738     ;
; -16.805 ; final:add_instance|b_dummy[4]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.626     ; 13.694     ;
; -16.703 ; final:add_instance|a_dummy[4]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.499     ; 13.719     ;
; -16.686 ; final:add_instance|b_dummy[0]  ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.576     ; 12.954     ;
; -16.662 ; final:add_instance|b_dummy[0]  ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.560     ; 13.759     ;
; -16.658 ; final:add_instance|a_dummy[5]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.441     ; 13.732     ;
; -16.648 ; final:add_instance|b_dummy[2]  ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.438     ; 13.867     ;
; -16.488 ; final:add_instance|a_dummy[6]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.541     ; 13.450     ;
; -16.459 ; final:add_instance|a_dummy[1]  ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.575     ; 12.728     ;
; -16.438 ; final:add_instance|a_dummy[9]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.457     ; 13.496     ;
; -16.429 ; final:add_instance|a_dummy[1]  ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.559     ; 13.527     ;
; -16.410 ; final:add_instance|a_dummy[0]  ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.582     ; 12.672     ;
; -16.351 ; final:add_instance|a_dummy[3]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.559     ; 13.295     ;
; -16.350 ; final:add_instance|b_dummy[5]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.690     ; 13.163     ;
; -16.348 ; final:add_instance|b_dummy[6]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.614     ; 13.249     ;
; -16.339 ; final:add_instance|b_dummy[1]  ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.579     ; 12.604     ;
; -16.302 ; final:add_instance|b_dummy[1]  ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.563     ; 13.396     ;
; -16.264 ; final:add_instance|b_dummy[0]  ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.558     ; 13.200     ;
; -16.256 ; final:add_instance|b_dummy[8]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.624     ; 13.147     ;
; -16.250 ; final:add_instance|b_dummy[2]  ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.436     ; 13.308     ;
; -16.197 ; final:add_instance|b_dummy[4]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.691     ; 13.009     ;
; -16.189 ; final:add_instance|b_dummy[0]  ; final:add_instance|alu:alu1|result1[10] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.574     ; 13.574     ;
; -16.158 ; final:add_instance|b_dummy[2]  ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.454     ; 12.548     ;
; -16.155 ; final:add_instance|a_dummy[2]  ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.560     ; 13.252     ;
; -16.095 ; final:add_instance|a_dummy[4]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.564     ; 13.034     ;
; -16.050 ; final:add_instance|a_dummy[5]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.506     ; 13.047     ;
; -16.031 ; final:add_instance|a_dummy[1]  ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.557     ; 12.968     ;
; -15.962 ; final:add_instance|a_dummy[1]  ; final:add_instance|alu:alu1|result1[10] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.573     ; 13.348     ;
; -15.913 ; final:add_instance|a_dummy[0]  ; final:add_instance|alu:alu1|result1[10] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.580     ; 13.292     ;
; -15.904 ; final:add_instance|b_dummy[1]  ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.561     ; 12.837     ;
; -15.842 ; final:add_instance|b_dummy[1]  ; final:add_instance|alu:alu1|result1[10] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.577     ; 13.224     ;
; -15.830 ; final:add_instance|a_dummy[9]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.522     ; 12.811     ;
; -15.757 ; final:add_instance|a_dummy[2]  ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.558     ; 12.693     ;
; -15.740 ; final:add_instance|b_dummy[6]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.679     ; 12.564     ;
; -15.695 ; final:add_instance|a_dummy[6]  ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.487     ; 12.052     ;
; -15.665 ; final:add_instance|a_dummy[2]  ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.576     ; 11.933     ;
; -15.648 ; final:add_instance|b_dummy[8]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.689     ; 12.462     ;
; -15.605 ; final:add_instance|a_dummy[0]  ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.566     ; 12.696     ;
; -15.585 ; final:add_instance|b_dummy[3]  ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.617     ; 12.625     ;
; -15.560 ; final:add_instance|b_dummy[7]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.552     ; 12.523     ;
; -15.420 ; final:add_instance|b_dummy[0]  ; final:add_instance|alu:alu1|result1[4]  ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.625     ; 12.790     ;
; -15.253 ; final:add_instance|a_dummy[8]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.496     ; 12.272     ;
; -15.218 ; final:add_instance|a_dummy[7]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.439     ; 12.294     ;
; -15.198 ; final:add_instance|a_dummy[6]  ; final:add_instance|alu:alu1|result1[10] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.485     ; 12.672     ;
; -15.193 ; final:add_instance|a_dummy[1]  ; final:add_instance|alu:alu1|result1[4]  ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.624     ; 12.564     ;
; -15.187 ; final:add_instance|b_dummy[3]  ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.615     ; 12.066     ;
; -15.148 ; final:add_instance|a_dummy[6]  ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.471     ; 12.334     ;
; -15.144 ; final:add_instance|a_dummy[0]  ; final:add_instance|alu:alu1|result1[4]  ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.631     ; 12.508     ;
; -15.095 ; final:add_instance|b_dummy[3]  ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.633     ; 11.306     ;
; -15.073 ; final:add_instance|b_dummy[1]  ; final:add_instance|alu:alu1|result1[4]  ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.628     ; 12.440     ;
; -15.069 ; final:add_instance|b_dummy[2]  ; final:add_instance|alu:alu1|result1[10] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.452     ; 12.576     ;
; -15.054 ; final:add_instance|a_dummy[0]  ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.564     ; 11.984     ;
; -15.014 ; final:add_instance|a_dummy[3]  ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.489     ; 12.182     ;
; -15.013 ; final:add_instance|b_dummy[5]  ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.620     ; 12.050     ;
; -14.952 ; final:add_instance|b_dummy[7]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.617     ; 11.838     ;
; -14.915 ; final:add_instance|a_dummy[2]  ; final:add_instance|alu:alu1|result1[10] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.574     ; 12.300     ;
; -14.888 ; final:add_instance|a_dummy[7]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.504     ; 11.887     ;
; -14.860 ; final:add_instance|b_dummy[4]  ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.621     ; 11.896     ;
; -14.840 ; final:add_instance|a_dummy[8]  ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.561     ; 11.782     ;
; -14.802 ; final:add_instance|a_dummy[3]  ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.505     ; 11.141     ;
; -14.774 ; final:add_instance|a_dummy[13] ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.461     ; 11.828     ;
; -14.758 ; final:add_instance|a_dummy[4]  ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.494     ; 11.921     ;
; -14.750 ; final:add_instance|a_dummy[6]  ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.469     ; 11.775     ;
; -14.713 ; final:add_instance|a_dummy[5]  ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.436     ; 11.934     ;
; -14.636 ; final:add_instance|a_dummy[9]  ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.468     ; 11.012     ;
; -14.616 ; final:add_instance|a_dummy[3]  ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.487     ; 11.623     ;
; -14.615 ; final:add_instance|b_dummy[5]  ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.618     ; 11.491     ;
; -14.531 ; final:add_instance|b_dummy[9]  ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.546     ; 11.500     ;
; -14.526 ; final:add_instance|b_dummy[0]  ; final:add_instance|alu:alu1|result1[9]  ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.626     ; 11.884     ;
; -14.523 ; final:add_instance|b_dummy[5]  ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.636     ; 10.731     ;
; -14.512 ; final:add_instance|b_dummy[2]  ; final:add_instance|alu:alu1|result1[9]  ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.504     ; 11.992     ;
; -14.493 ; final:add_instance|a_dummy[13] ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.526     ; 11.470     ;
; -14.493 ; final:add_instance|a_dummy[9]  ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.452     ; 11.698     ;
; -14.462 ; final:add_instance|b_dummy[4]  ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.619     ; 11.337     ;
; -14.432 ; final:add_instance|a_dummy[4]  ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.510     ; 10.766     ;
; -14.403 ; final:add_instance|b_dummy[6]  ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.609     ; 11.451     ;
; -14.382 ; final:add_instance|b_dummy[4]  ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.637     ; 10.589     ;
; -14.360 ; final:add_instance|a_dummy[4]  ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.492     ; 11.362     ;
; -14.356 ; final:add_instance|b_dummy[3]  ; final:add_instance|alu:alu1|result1[10] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.631     ; 11.684     ;
; -14.315 ; final:add_instance|a_dummy[5]  ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.434     ; 11.375     ;
; -14.311 ; final:add_instance|b_dummy[8]  ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.619     ; 11.349     ;
; -14.305 ; final:add_instance|a_dummy[3]  ; final:add_instance|alu:alu1|result1[10] ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.503     ; 11.761     ;
; -14.300 ; final:add_instance|b_dummy[2]  ; final:add_instance|alu:alu1|result1[4]  ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.503     ; 11.792     ;
; -14.293 ; final:add_instance|a_dummy[1]  ; final:add_instance|alu:alu1|result1[9]  ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[0] ; 1.000        ; -1.625     ; 11.652     ;
+---------+--------------------------------+-----------------------------------------+----------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'final:add_instance|fsm_state.s14'                                                                                                                                                              ;
+--------+----------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -8.310 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[13] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.930      ; 7.626      ;
; -8.242 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_data_dummy[13] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.930      ; 7.558      ;
; -7.939 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[13] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.930      ; 7.255      ;
; -7.496 ; final:add_instance|T1[13]        ; final:add_instance|reg_write_data_dummy[13] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.930      ; 6.812      ;
; -7.155 ; final:add_instance|T2[13]        ; final:add_instance|reg_write_data_dummy[13] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.930      ; 6.471      ;
; -6.192 ; final:add_instance|T3[13]        ; final:add_instance|reg_write_data_dummy[13] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.930      ; 5.508      ;
; -5.671 ; final:add_instance|IP[13]        ; final:add_instance|reg_write_data_dummy[13] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.930      ; 4.987      ;
; -5.221 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[9]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.883      ; 7.685      ;
; -4.850 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[9]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.883      ; 7.314      ;
; -4.759 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_data_dummy[9]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.883      ; 7.223      ;
; -4.729 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[13] ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.500        ; 8.749      ; 7.740      ;
; -4.293 ; final:add_instance|T3[9]         ; final:add_instance|reg_write_data_dummy[9]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.883      ; 6.757      ;
; -4.229 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[13] ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 1.000        ; 8.749      ; 7.740      ;
; -4.059 ; final:add_instance|IP[9]         ; final:add_instance|reg_write_data_dummy[9]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.883      ; 6.523      ;
; -3.987 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[7]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.923      ; 8.255      ;
; -3.784 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[1]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.965      ; 8.093      ;
; -3.698 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_dest_dummy[1]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.910      ; 7.666      ;
; -3.676 ; final:add_instance|T2[9]         ; final:add_instance|reg_write_data_dummy[9]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.883      ; 6.140      ;
; -3.616 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[7]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.923      ; 7.884      ;
; -3.582 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[6]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.888      ; 7.639      ;
; -3.561 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[3]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.922      ; 7.828      ;
; -3.503 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[15] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.907      ; 7.734      ;
; -3.473 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[0]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.870      ; 7.511      ;
; -3.413 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[1]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.965      ; 7.722      ;
; -3.398 ; final:add_instance|T1[9]         ; final:add_instance|reg_write_data_dummy[9]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.883      ; 5.862      ;
; -3.344 ; final:add_instance|T1[0]         ; final:add_instance|reg_write_data_dummy[0]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.870      ; 7.382      ;
; -3.332 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[14] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.903      ; 7.394      ;
; -3.330 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[4]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.885      ; 7.569      ;
; -3.327 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_dest_dummy[1]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.910      ; 7.295      ;
; -3.211 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[6]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.888      ; 7.268      ;
; -3.190 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[3]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.922      ; 7.457      ;
; -3.132 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[15] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.907      ; 7.363      ;
; -3.102 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[0]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.870      ; 7.140      ;
; -3.022 ; final:add_instance|IR[8]         ; final:add_instance|reg_write_dest_dummy[1]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.910      ; 6.990      ;
; -3.009 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[10] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.870      ; 7.048      ;
; -2.991 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_data_dummy[10] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.870      ; 7.030      ;
; -2.961 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[14] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.903      ; 7.023      ;
; -2.959 ; final:add_instance|fsm_state.s8  ; final:add_instance|reg_write_dest_dummy[1]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.910      ; 6.927      ;
; -2.959 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[4]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.885      ; 7.198      ;
; -2.954 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_data_dummy[4]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.885      ; 7.193      ;
; -2.939 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_dest_dummy[1]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.910      ; 6.907      ;
; -2.932 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_data_dummy[1]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.965      ; 7.241      ;
; -2.917 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_data_dummy[7]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.923      ; 7.185      ;
; -2.896 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[2]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.883      ; 6.975      ;
; -2.850 ; final:add_instance|IP[12]        ; final:add_instance|reg_write_data_dummy[12] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.883      ; 7.087      ;
; -2.832 ; final:add_instance|IR[8]         ; final:add_instance|reg_write_dest_dummy[2]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.909      ; 6.995      ;
; -2.779 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_dest_dummy[0]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.900      ; 6.981      ;
; -2.772 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_data_dummy[15] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.907      ; 7.003      ;
; -2.767 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[11] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.905      ; 6.840      ;
; -2.755 ; final:add_instance|fsm_state.s8  ; final:add_instance|reg_write_dest_dummy[2]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.909      ; 6.918      ;
; -2.670 ; final:add_instance|T3[12]        ; final:add_instance|reg_write_data_dummy[12] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.883      ; 6.907      ;
; -2.662 ; final:add_instance|IR[7]         ; final:add_instance|reg_write_dest_dummy[1]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.910      ; 6.630      ;
; -2.649 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_data_dummy[0]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.870      ; 6.687      ;
; -2.638 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[10] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.870      ; 6.677      ;
; -2.632 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_dest_dummy[2]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.909      ; 6.795      ;
; -2.622 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_data_dummy[11] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.905      ; 6.695      ;
; -2.621 ; final:add_instance|T2[12]        ; final:add_instance|reg_write_data_dummy[12] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.883      ; 6.858      ;
; -2.608 ; final:add_instance|T2[4]         ; final:add_instance|reg_write_data_dummy[4]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.885      ; 6.847      ;
; -2.595 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_data_dummy[6]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.888      ; 6.652      ;
; -2.561 ; final:add_instance|T3[2]         ; final:add_instance|reg_write_dest_dummy[2]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.909      ; 6.724      ;
; -2.560 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_data_dummy[12] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.883      ; 6.797      ;
; -2.526 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_data_dummy[3]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.922      ; 6.793      ;
; -2.525 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[2]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.883      ; 6.604      ;
; -2.499 ; final:add_instance|T1[14]        ; final:add_instance|reg_write_data_dummy[14] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.903      ; 6.561      ;
; -2.489 ; final:add_instance|T1[6]         ; final:add_instance|reg_write_data_dummy[6]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.888      ; 6.546      ;
; -2.467 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_data_dummy[2]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.883      ; 6.546      ;
; -2.463 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[8]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 5.443      ; 6.901      ;
; -2.458 ; final:add_instance|fsm_state.s8  ; final:add_instance|reg_write_dest_dummy[0]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.900      ; 6.660      ;
; -2.428 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_data_dummy[14] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.903      ; 6.490      ;
; -2.403 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_dest_dummy[2]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.909      ; 6.566      ;
; -2.399 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[12] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.883      ; 6.636      ;
; -2.396 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[11] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.905      ; 6.469      ;
; -2.361 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_dest_dummy[0]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.900      ; 6.563      ;
; -2.354 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_data_dummy[8]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 5.443      ; 6.792      ;
; -2.345 ; final:add_instance|T3[14]        ; final:add_instance|reg_write_data_dummy[14] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.903      ; 6.407      ;
; -2.313 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_dest_dummy[2]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.909      ; 6.476      ;
; -2.271 ; final:add_instance|IP[4]         ; final:add_instance|reg_write_data_dummy[4]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.885      ; 6.510      ;
; -2.250 ; final:add_instance|T1[4]         ; final:add_instance|reg_write_data_dummy[4]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.885      ; 6.489      ;
; -2.232 ; final:add_instance|T3[6]         ; final:add_instance|reg_write_data_dummy[6]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.888      ; 6.289      ;
; -2.186 ; final:add_instance|T2[0]         ; final:add_instance|reg_write_data_dummy[0]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.870      ; 6.224      ;
; -2.168 ; final:add_instance|T3[10]        ; final:add_instance|reg_write_data_dummy[10] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.870      ; 6.207      ;
; -2.160 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_en_dummy       ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.500        ; 4.268      ; 5.069      ;
; -2.148 ; final:add_instance|T1[2]         ; final:add_instance|reg_write_data_dummy[2]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.883      ; 6.227      ;
; -2.135 ; final:add_instance|T2[15]        ; final:add_instance|reg_write_data_dummy[15] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.907      ; 6.366      ;
; -2.113 ; final:add_instance|IP[5]         ; final:add_instance|reg_write_data_dummy[5]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.865      ; 6.322      ;
; -2.098 ; final:add_instance|T3[1]         ; final:add_instance|reg_write_dest_dummy[1]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.910      ; 6.066      ;
; -2.092 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[8]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 5.443      ; 6.530      ;
; -2.090 ; final:add_instance|T2[3]         ; final:add_instance|reg_write_data_dummy[3]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.922      ; 6.357      ;
; -2.087 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_dest_dummy[0]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.900      ; 6.289      ;
; -2.070 ; final:add_instance|fsm_state.s4  ; final:add_instance|reg_write_en_dummy       ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.500        ; 4.268      ; 4.979      ;
; -2.036 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[12] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.883      ; 6.273      ;
; -2.029 ; final:add_instance|T3[4]         ; final:add_instance|reg_write_data_dummy[4]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.885      ; 6.268      ;
; -1.929 ; final:add_instance|T3[3]         ; final:add_instance|reg_write_data_dummy[3]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.922      ; 6.196      ;
; -1.818 ; final:add_instance|T1[5]         ; final:add_instance|reg_write_data_dummy[5]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.865      ; 6.027      ;
; -1.813 ; final:add_instance|T3[2]         ; final:add_instance|reg_write_data_dummy[2]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.883      ; 5.892      ;
; -1.806 ; final:add_instance|IP[3]         ; final:add_instance|reg_write_data_dummy[3]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.922      ; 6.073      ;
; -1.806 ; final:add_instance|IP[11]        ; final:add_instance|reg_write_data_dummy[11] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.905      ; 5.879      ;
; -1.789 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_en_dummy       ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.500        ; 4.268      ; 4.698      ;
; -1.754 ; final:add_instance|T2[10]        ; final:add_instance|reg_write_data_dummy[10] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 1.000        ; 4.870      ; 5.793      ;
; -1.739 ; final:add_instance|fsm_state.s8  ; final:add_instance|reg_write_en_dummy       ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.500        ; 4.268      ; 4.648      ;
+--------+----------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'final:add_instance|IR[0]'                                                                                                                                                            ;
+--------+----------------------------------+-------------------------------------------+----------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                   ; Launch Clock                     ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------+----------------------------------+--------------------------+--------------+------------+------------+
; -7.718 ; final:add_instance|fsm_state.s30 ; final:add_instance|carry_control_dummy[0] ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 1.560      ; 7.795      ;
; -7.462 ; final:add_instance|fsm_state.s27 ; final:add_instance|carry_control_dummy[0] ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 1.560      ; 7.539      ;
; -7.353 ; final:add_instance|fsm_state.s28 ; final:add_instance|carry_control_dummy[0] ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 1.560      ; 7.430      ;
; -7.281 ; final:add_instance|fsm_state.s30 ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 1.558      ; 7.372      ;
; -7.093 ; final:add_instance|fsm_state.s5  ; final:add_instance|carry_control_dummy[0] ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 1.560      ; 7.170      ;
; -7.025 ; final:add_instance|fsm_state.s27 ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 1.558      ; 7.116      ;
; -6.916 ; final:add_instance|fsm_state.s28 ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 1.558      ; 7.007      ;
; -6.656 ; final:add_instance|fsm_state.s5  ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 1.558      ; 6.747      ;
; -6.626 ; final:add_instance|fsm_state.s19 ; final:add_instance|carry_control_dummy[0] ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 1.560      ; 6.703      ;
; -6.477 ; final:add_instance|fsm_state.s20 ; final:add_instance|carry_control_dummy[0] ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 1.560      ; 6.554      ;
; -6.189 ; final:add_instance|fsm_state.s19 ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 1.558      ; 6.280      ;
; -6.040 ; final:add_instance|fsm_state.s20 ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 1.558      ; 6.131      ;
; -5.300 ; final:add_instance|IR[14]        ; final:add_instance|carry_control_dummy[0] ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 1.560      ; 5.377      ;
; -5.127 ; final:add_instance|IR[15]        ; final:add_instance|carry_control_dummy[0] ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 1.560      ; 5.204      ;
; -4.857 ; final:add_instance|IR[14]        ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 1.558      ; 4.948      ;
; -4.684 ; final:add_instance|IR[15]        ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 1.558      ; 4.775      ;
; -3.123 ; final:add_instance|fsm_state.s13 ; final:add_instance|carry_control_dummy[0] ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 1.560      ; 3.200      ;
; -3.109 ; final:add_instance|fsm_state.s30 ; final:add_instance|zero_control_dummy[0]  ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 3.101      ; 4.887      ;
; -2.853 ; final:add_instance|fsm_state.s27 ; final:add_instance|zero_control_dummy[0]  ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 3.101      ; 4.631      ;
; -2.744 ; final:add_instance|fsm_state.s28 ; final:add_instance|zero_control_dummy[0]  ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 3.101      ; 4.522      ;
; -2.697 ; final:add_instance|fsm_state.s13 ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 1.558      ; 2.788      ;
; -2.484 ; final:add_instance|fsm_state.s5  ; final:add_instance|zero_control_dummy[0]  ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 3.101      ; 4.262      ;
; -2.017 ; final:add_instance|fsm_state.s19 ; final:add_instance|zero_control_dummy[0]  ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 3.101      ; 3.795      ;
; -1.976 ; final:add_instance|fsm_state.s11 ; final:add_instance|carry_control_dummy[0] ; final:add_instance|fsm_state.s11 ; final:add_instance|IR[0] ; 0.500        ; 5.379      ; 6.248      ;
; -1.868 ; final:add_instance|fsm_state.s20 ; final:add_instance|zero_control_dummy[0]  ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 3.101      ; 3.646      ;
; -1.539 ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[1]   ; final:add_instance|fsm_state.s11 ; final:add_instance|IR[0] ; 0.500        ; 5.377      ; 5.825      ;
; -1.476 ; final:add_instance|fsm_state.s11 ; final:add_instance|carry_control_dummy[0] ; final:add_instance|fsm_state.s11 ; final:add_instance|IR[0] ; 1.000        ; 5.379      ; 6.248      ;
; -1.366 ; final:add_instance|fsm_state.s27 ; final:add_instance|alu_control_dummy[0]   ; input_vector[1]                  ; final:add_instance|IR[0] ; 0.500        ; 2.952      ; 3.110      ;
; -1.039 ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[1]   ; final:add_instance|fsm_state.s11 ; final:add_instance|IR[0] ; 1.000        ; 5.377      ; 5.825      ;
; -0.553 ; final:add_instance|IR[0]         ; final:add_instance|carry_control_dummy[0] ; final:add_instance|IR[0]         ; final:add_instance|IR[0] ; 0.500        ; 5.379      ; 4.825      ;
; -0.110 ; final:add_instance|IR[0]         ; final:add_instance|alu_control_dummy[1]   ; final:add_instance|IR[0]         ; final:add_instance|IR[0] ; 0.500        ; 5.377      ; 4.396      ;
; -0.053 ; final:add_instance|IR[0]         ; final:add_instance|carry_control_dummy[0] ; final:add_instance|IR[0]         ; final:add_instance|IR[0] ; 1.000        ; 5.379      ; 4.825      ;
; 0.390  ; final:add_instance|IR[0]         ; final:add_instance|alu_control_dummy[1]   ; final:add_instance|IR[0]         ; final:add_instance|IR[0] ; 1.000        ; 5.377      ; 4.396      ;
; 2.633  ; final:add_instance|fsm_state.s11 ; final:add_instance|zero_control_dummy[0]  ; final:add_instance|fsm_state.s11 ; final:add_instance|IR[0] ; 0.500        ; 6.920      ; 3.340      ;
; 3.133  ; final:add_instance|fsm_state.s11 ; final:add_instance|zero_control_dummy[0]  ; final:add_instance|fsm_state.s11 ; final:add_instance|IR[0] ; 1.000        ; 6.920      ; 3.340      ;
+--------+----------------------------------+-------------------------------------------+----------------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'final:add_instance|fsm_state.s0'                                                                                                                              ;
+--------+----------------------------------+------------------------------+-----------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                      ; Launch Clock    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------------------------+-----------------+---------------------------------+--------------+------------+------------+
; -7.454 ; final:add_instance|IP[3]         ; final:add_instance|addr[3]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; -0.294     ; 5.830      ;
; -7.237 ; final:add_instance|T3[1]         ; final:add_instance|addr[1]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; -0.021     ; 5.518      ;
; -7.160 ; final:add_instance|T1[6]         ; final:add_instance|addr[6]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.550      ; 6.011      ;
; -6.908 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[3]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; -0.294     ; 5.284      ;
; -6.884 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[1]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; -0.021     ; 5.165      ;
; -6.794 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[5]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.959      ; 6.450      ;
; -6.786 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[0]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.597      ; 6.010      ;
; -6.782 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[6]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.550      ; 5.633      ;
; -6.769 ; final:add_instance|IP[1]         ; final:add_instance|addr[1]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; -0.021     ; 5.050      ;
; -6.750 ; final:add_instance|T3[5]         ; final:add_instance|addr[5]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.959      ; 6.406      ;
; -6.728 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[5]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.959      ; 6.384      ;
; -6.697 ; final:add_instance|T3[9]         ; final:add_instance|addr[9]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.207      ; 5.272      ;
; -6.687 ; final:add_instance|T3[7]         ; final:add_instance|addr[7]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.374      ; 5.740      ;
; -6.685 ; final:add_instance|T1[3]         ; final:add_instance|addr[3]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; -0.294     ; 5.061      ;
; -6.674 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[8]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.848      ; 5.981      ;
; -6.664 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[6]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.550      ; 5.515      ;
; -6.659 ; final:add_instance|T1[2]         ; final:add_instance|addr[2]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.811      ; 6.522      ;
; -6.646 ; final:add_instance|IP[6]         ; final:add_instance|addr[6]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.550      ; 5.497      ;
; -6.586 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[1]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; -0.021     ; 4.867      ;
; -6.537 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[4]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.966      ; 6.046      ;
; -6.519 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[5]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.959      ; 6.175      ;
; -6.513 ; final:add_instance|T1[8]         ; final:add_instance|addr[8]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.848      ; 5.820      ;
; -6.503 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[2]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.811      ; 6.366      ;
; -6.494 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[3]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; -0.294     ; 4.870      ;
; -6.490 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[6]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.550      ; 5.341      ;
; -6.424 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[0]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.597      ; 5.648      ;
; -6.411 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[8]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.848      ; 5.718      ;
; -6.391 ; final:add_instance|T3[6]         ; final:add_instance|addr[6]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.550      ; 5.242      ;
; -6.384 ; final:add_instance|IP[5]         ; final:add_instance|addr[5]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.959      ; 6.040      ;
; -6.295 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[2]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.811      ; 6.158      ;
; -6.275 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[0]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.597      ; 5.499      ;
; -6.274 ; final:add_instance|T1[1]         ; final:add_instance|addr[1]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; -0.021     ; 4.555      ;
; -6.264 ; final:add_instance|T3[4]         ; final:add_instance|addr[4]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.966      ; 5.773      ;
; -6.252 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[6]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.550      ; 5.103      ;
; -6.250 ; final:add_instance|IP[7]         ; final:add_instance|addr[7]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.374      ; 5.303      ;
; -6.250 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[8]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.848      ; 5.557      ;
; -6.228 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[8]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.848      ; 5.535      ;
; -6.164 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[4]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.966      ; 5.673      ;
; -6.162 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[9]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.207      ; 4.737      ;
; -6.149 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[5]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.959      ; 5.805      ;
; -6.108 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[4]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.966      ; 5.617      ;
; -6.100 ; final:add_instance|T3[0]         ; final:add_instance|addr[0]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.597      ; 5.324      ;
; -6.050 ; final:add_instance|T1[0]         ; final:add_instance|addr[0]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.597      ; 5.274      ;
; -6.041 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[7]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.374      ; 5.094      ;
; -6.019 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[3]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; -0.294     ; 4.395      ;
; -5.995 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[7]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.374      ; 5.048      ;
; -5.992 ; final:add_instance|T1[5]         ; final:add_instance|addr[5]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.959      ; 5.648      ;
; -5.879 ; final:add_instance|T3[3]         ; final:add_instance|addr[3]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; -0.294     ; 4.255      ;
; -5.871 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[9]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.207      ; 4.446      ;
; -5.856 ; final:add_instance|IP[8]         ; final:add_instance|addr[8]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.848      ; 5.163      ;
; -5.849 ; final:add_instance|T1[7]         ; final:add_instance|addr[7]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.374      ; 4.902      ;
; -5.782 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[0]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.597      ; 5.006      ;
; -5.759 ; final:add_instance|IP[2]         ; final:add_instance|addr[2]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.811      ; 5.622      ;
; -5.750 ; final:add_instance|T3[2]         ; final:add_instance|addr[2]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.811      ; 5.613      ;
; -5.720 ; final:add_instance|T3[8]         ; final:add_instance|addr[8]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.848      ; 5.027      ;
; -5.700 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[4]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.966      ; 5.209      ;
; -5.690 ; final:add_instance|T1[9]         ; final:add_instance|addr[9]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.207      ; 4.265      ;
; -5.652 ; final:add_instance|IP[4]         ; final:add_instance|addr[4]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.966      ; 5.161      ;
; -5.544 ; final:add_instance|T1[4]         ; final:add_instance|addr[4]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.966      ; 5.053      ;
; -5.513 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[7]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.374      ; 4.566      ;
; -5.352 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[1]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; -0.021     ; 3.633      ;
; -5.340 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[3]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; -0.294     ; 3.716      ;
; -5.289 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[2]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.811      ; 5.152      ;
; -5.251 ; final:add_instance|fsm_state.s22 ; final:add_instance|mem_write ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.365      ; 4.641      ;
; -5.248 ; final:add_instance|fsm_state.s22 ; final:add_instance|mem_read  ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.374      ; 4.637      ;
; -5.227 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[7]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.374      ; 4.280      ;
; -5.202 ; final:add_instance|fsm_state.s15 ; final:add_instance|mem_write ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.365      ; 4.592      ;
; -5.199 ; final:add_instance|fsm_state.s15 ; final:add_instance|mem_read  ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.374      ; 4.588      ;
; -5.106 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[2]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.811      ; 4.969      ;
; -5.012 ; final:add_instance|IP[0]         ; final:add_instance|addr[0]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.597      ; 4.236      ;
; -4.793 ; final:add_instance|IP[9]         ; final:add_instance|addr[9]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.207      ; 3.368      ;
; -4.736 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[9]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.207      ; 3.311      ;
; -4.706 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[1]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; -0.021     ; 2.987      ;
; -4.423 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[9]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; 0.500        ; 0.207      ; 2.998      ;
+--------+----------------------------------+------------------------------+-----------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'final:add_instance|fsm_state.s11'                                                                                                                                           ;
+--------+----------------------------------+-------------------------------------------+-----------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                   ; Launch Clock    ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------+-----------------+----------------------------------+--------------+------------+------------+
; -6.619 ; final:add_instance|fsm_state.s19 ; final:add_instance|a_dummy[3]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.097      ; 10.093     ;
; -6.567 ; final:add_instance|fsm_state.s30 ; final:add_instance|b_dummy[0]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.168      ; 10.018     ;
; -6.471 ; final:add_instance|fsm_state.s30 ; final:add_instance|carry_control_dummy[0] ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 2.807      ; 7.795      ;
; -6.273 ; final:add_instance|T2[3]         ; final:add_instance|a_dummy[3]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.097      ; 9.747      ;
; -6.215 ; final:add_instance|fsm_state.s27 ; final:add_instance|carry_control_dummy[0] ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 2.807      ; 7.539      ;
; -6.194 ; final:add_instance|fsm_state.s5  ; final:add_instance|a_dummy[3]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.097      ; 9.668      ;
; -6.106 ; final:add_instance|fsm_state.s28 ; final:add_instance|carry_control_dummy[0] ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 2.807      ; 7.430      ;
; -6.034 ; final:add_instance|fsm_state.s30 ; final:add_instance|alu_control_dummy[1]   ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 2.805      ; 7.372      ;
; -6.029 ; final:add_instance|fsm_state.s19 ; final:add_instance|a_dummy[6]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.079      ; 9.748      ;
; -5.915 ; final:add_instance|fsm_state.s19 ; final:add_instance|a_dummy[0]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.174      ; 9.663      ;
; -5.857 ; final:add_instance|fsm_state.s19 ; final:add_instance|a_dummy[1]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.167      ; 9.529      ;
; -5.846 ; final:add_instance|fsm_state.s5  ; final:add_instance|carry_control_dummy[0] ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 2.807      ; 7.170      ;
; -5.801 ; final:add_instance|fsm_state.s30 ; final:add_instance|a_dummy[3]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.097      ; 9.275      ;
; -5.793 ; final:add_instance|fsm_state.s19 ; final:add_instance|a_dummy[11]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.061      ; 9.915      ;
; -5.778 ; final:add_instance|fsm_state.s27 ; final:add_instance|alu_control_dummy[1]   ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 2.805      ; 7.116      ;
; -5.726 ; final:add_instance|T2[0]         ; final:add_instance|b_dummy[0]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.168      ; 9.177      ;
; -5.726 ; final:add_instance|T2[11]        ; final:add_instance|a_dummy[11]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.061      ; 9.848      ;
; -5.686 ; final:add_instance|fsm_state.s5  ; final:add_instance|b_dummy[1]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.171      ; 9.140      ;
; -5.669 ; final:add_instance|fsm_state.s28 ; final:add_instance|alu_control_dummy[1]   ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 2.805      ; 7.007      ;
; -5.659 ; final:add_instance|fsm_state.s19 ; final:add_instance|a_dummy[5]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.044      ; 8.656      ;
; -5.656 ; final:add_instance|T2[6]         ; final:add_instance|a_dummy[6]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.079      ; 9.375      ;
; -5.622 ; final:add_instance|fsm_state.s19 ; final:add_instance|a_dummy[2]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.168      ; 9.073      ;
; -5.604 ; final:add_instance|fsm_state.s5  ; final:add_instance|a_dummy[6]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.079      ; 9.323      ;
; -5.578 ; final:add_instance|IR[8]         ; final:add_instance|b_dummy[10]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.141      ; 9.780      ;
; -5.535 ; final:add_instance|T2[1]         ; final:add_instance|b_dummy[1]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.171      ; 8.989      ;
; -5.522 ; final:add_instance|fsm_state.s19 ; final:add_instance|a_dummy[9]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.060      ; 9.125      ;
; -5.506 ; final:add_instance|fsm_state.s30 ; final:add_instance|b_dummy[1]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.171      ; 8.960      ;
; -5.502 ; final:add_instance|fsm_state.s19 ; final:add_instance|a_dummy[15]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.043      ; 9.625      ;
; -5.490 ; final:add_instance|fsm_state.s5  ; final:add_instance|a_dummy[0]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.174      ; 9.238      ;
; -5.436 ; final:add_instance|fsm_state.s28 ; final:add_instance|a_dummy[3]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.097      ; 8.910      ;
; -5.432 ; final:add_instance|fsm_state.s5  ; final:add_instance|a_dummy[1]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.167      ; 9.104      ;
; -5.409 ; final:add_instance|fsm_state.s5  ; final:add_instance|alu_control_dummy[1]   ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 2.805      ; 6.747      ;
; -5.379 ; final:add_instance|fsm_state.s19 ; final:add_instance|carry_control_dummy[0] ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 2.807      ; 6.703      ;
; -5.368 ; final:add_instance|fsm_state.s5  ; final:add_instance|a_dummy[11]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.061      ; 9.490      ;
; -5.342 ; final:add_instance|fsm_state.s30 ; final:add_instance|b_dummy[6]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.217      ; 9.620      ;
; -5.340 ; final:add_instance|T1[11]        ; final:add_instance|a_dummy[11]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.061      ; 9.462      ;
; -5.248 ; final:add_instance|IR[8]         ; final:add_instance|b_dummy[15]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.156      ; 9.475      ;
; -5.234 ; final:add_instance|fsm_state.s5  ; final:add_instance|a_dummy[5]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.044      ; 8.231      ;
; -5.230 ; final:add_instance|fsm_state.s20 ; final:add_instance|carry_control_dummy[0] ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 2.807      ; 6.554      ;
; -5.219 ; final:add_instance|fsm_state.s19 ; final:add_instance|b_dummy[1]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.171      ; 8.673      ;
; -5.211 ; final:add_instance|fsm_state.s19 ; final:add_instance|a_dummy[4]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.102      ; 8.698      ;
; -5.211 ; final:add_instance|fsm_state.s30 ; final:add_instance|a_dummy[6]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.079      ; 8.930      ;
; -5.197 ; final:add_instance|fsm_state.s5  ; final:add_instance|a_dummy[2]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.168      ; 8.648      ;
; -5.160 ; final:add_instance|T1[0]         ; final:add_instance|a_dummy[0]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.174      ; 8.908      ;
; -5.155 ; final:add_instance|fsm_state.s19 ; final:add_instance|a_dummy[7]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.042      ; 8.573      ;
; -5.155 ; final:add_instance|fsm_state.s19 ; final:add_instance|a_dummy[13]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.064      ; 9.290      ;
; -5.118 ; final:add_instance|T1[2]         ; final:add_instance|a_dummy[2]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.168      ; 8.569      ;
; -5.097 ; final:add_instance|fsm_state.s30 ; final:add_instance|b_dummy[4]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.229      ; 8.921      ;
; -5.097 ; final:add_instance|fsm_state.s30 ; final:add_instance|a_dummy[0]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.174      ; 8.845      ;
; -5.097 ; final:add_instance|fsm_state.s5  ; final:add_instance|a_dummy[9]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.060      ; 8.700      ;
; -5.088 ; final:add_instance|IR[8]         ; final:add_instance|b_dummy[12]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.140      ; 9.290      ;
; -5.083 ; final:add_instance|IR[8]         ; final:add_instance|b_dummy[11]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.150      ; 9.303      ;
; -5.077 ; final:add_instance|fsm_state.s5  ; final:add_instance|a_dummy[15]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.043      ; 9.200      ;
; -5.070 ; final:add_instance|fsm_state.s20 ; final:add_instance|b_dummy[1]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.171      ; 8.524      ;
; -5.055 ; final:add_instance|fsm_state.s19 ; final:add_instance|a_dummy[8]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.099      ; 8.522      ;
; -5.039 ; final:add_instance|fsm_state.s30 ; final:add_instance|a_dummy[1]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.167      ; 8.711      ;
; -4.975 ; final:add_instance|fsm_state.s30 ; final:add_instance|a_dummy[11]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.061      ; 9.097      ;
; -4.942 ; final:add_instance|fsm_state.s19 ; final:add_instance|alu_control_dummy[1]   ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 2.805      ; 6.280      ;
; -4.894 ; final:add_instance|IR[8]         ; final:add_instance|b_dummy[9]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.149      ; 8.411      ;
; -4.888 ; final:add_instance|fsm_state.s19 ; final:add_instance|a_dummy[12]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.078      ; 8.498      ;
; -4.887 ; final:add_instance|fsm_state.s5  ; final:add_instance|b_dummy[2]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.046      ; 8.466      ;
; -4.870 ; final:add_instance|IR[8]         ; final:add_instance|b_dummy[13]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.143      ; 8.556      ;
; -4.846 ; final:add_instance|fsm_state.s28 ; final:add_instance|a_dummy[6]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.079      ; 8.565      ;
; -4.841 ; final:add_instance|fsm_state.s30 ; final:add_instance|a_dummy[5]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.044      ; 7.838      ;
; -4.804 ; final:add_instance|fsm_state.s30 ; final:add_instance|a_dummy[2]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.168      ; 8.255      ;
; -4.801 ; final:add_instance|fsm_state.s30 ; final:add_instance|b_dummy[5]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.228      ; 9.091      ;
; -4.793 ; final:add_instance|fsm_state.s20 ; final:add_instance|alu_control_dummy[1]   ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 2.805      ; 6.131      ;
; -4.792 ; final:add_instance|fsm_state.s30 ; final:add_instance|b_dummy[3]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.225      ; 9.088      ;
; -4.786 ; final:add_instance|fsm_state.s5  ; final:add_instance|a_dummy[4]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.102      ; 8.273      ;
; -4.758 ; final:add_instance|fsm_state.s5  ; final:add_instance|b_dummy[12]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.140      ; 8.960      ;
; -4.747 ; final:add_instance|fsm_state.s13 ; final:add_instance|b_dummy[1]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.171      ; 8.201      ;
; -4.732 ; final:add_instance|fsm_state.s28 ; final:add_instance|a_dummy[0]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.174      ; 8.480      ;
; -4.730 ; final:add_instance|fsm_state.s5  ; final:add_instance|a_dummy[7]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.042      ; 8.148      ;
; -4.730 ; final:add_instance|fsm_state.s5  ; final:add_instance|a_dummy[13]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.064      ; 8.865      ;
; -4.723 ; final:add_instance|T3[0]         ; final:add_instance|a_dummy[0]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.174      ; 8.471      ;
; -4.704 ; final:add_instance|fsm_state.s30 ; final:add_instance|a_dummy[9]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.060      ; 8.307      ;
; -4.684 ; final:add_instance|fsm_state.s30 ; final:add_instance|a_dummy[15]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.043      ; 8.807      ;
; -4.674 ; final:add_instance|fsm_state.s28 ; final:add_instance|a_dummy[1]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.167      ; 8.346      ;
; -4.672 ; final:add_instance|fsm_state.s5  ; final:add_instance|b_dummy[8]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.227      ; 8.960      ;
; -4.664 ; final:add_instance|fsm_state.s5  ; final:add_instance|b_dummy[0]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.168      ; 8.115      ;
; -4.655 ; final:add_instance|fsm_state.s30 ; final:add_instance|b_dummy[2]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.046      ; 8.234      ;
; -4.630 ; final:add_instance|fsm_state.s5  ; final:add_instance|a_dummy[8]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.099      ; 8.097      ;
; -4.610 ; final:add_instance|fsm_state.s28 ; final:add_instance|a_dummy[11]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.061      ; 8.732      ;
; -4.476 ; final:add_instance|fsm_state.s28 ; final:add_instance|a_dummy[5]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.044      ; 7.473      ;
; -4.463 ; final:add_instance|fsm_state.s5  ; final:add_instance|a_dummy[12]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.078      ; 8.073      ;
; -4.452 ; final:add_instance|T2[3]         ; final:add_instance|b_dummy[3]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.225      ; 8.748      ;
; -4.439 ; final:add_instance|fsm_state.s28 ; final:add_instance|a_dummy[2]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.168      ; 7.890      ;
; -4.425 ; final:add_instance|fsm_state.s19 ; final:add_instance|a_dummy[10]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.064      ; 8.542      ;
; -4.420 ; final:add_instance|fsm_state.s19 ; final:add_instance|b_dummy[2]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.046      ; 7.999      ;
; -4.416 ; final:add_instance|fsm_state.s5  ; final:add_instance|b_dummy[14]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.134      ; 8.611      ;
; -4.410 ; final:add_instance|fsm_state.s5  ; final:add_instance|b_dummy[7]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.155      ; 8.627      ;
; -4.406 ; final:add_instance|fsm_state.s5  ; final:add_instance|b_dummy[9]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.149      ; 7.923      ;
; -4.404 ; final:add_instance|T1[5]         ; final:add_instance|a_dummy[5]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.044      ; 7.401      ;
; -4.393 ; final:add_instance|fsm_state.s30 ; final:add_instance|a_dummy[4]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.102      ; 7.880      ;
; -4.386 ; final:add_instance|fsm_state.s5  ; final:add_instance|b_dummy[15]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.156      ; 8.613      ;
; -4.340 ; final:add_instance|fsm_state.s28 ; final:add_instance|b_dummy[1]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.171      ; 7.794      ;
; -4.339 ; final:add_instance|fsm_state.s28 ; final:add_instance|a_dummy[9]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.060      ; 7.942      ;
; -4.337 ; final:add_instance|fsm_state.s30 ; final:add_instance|a_dummy[7]             ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.042      ; 7.755      ;
; -4.337 ; final:add_instance|fsm_state.s30 ; final:add_instance|a_dummy[13]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.064      ; 8.472      ;
; -4.319 ; final:add_instance|fsm_state.s28 ; final:add_instance|a_dummy[15]            ; input_vector[1] ; final:add_instance|fsm_state.s11 ; 0.500        ; 5.043      ; 8.442      ;
+--------+----------------------------------+-------------------------------------------+-----------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'final:add_instance|fsm_state.s1'                                                                                                                                                              ;
+--------+----------------------------------+---------------------------------------------+----------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock                     ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+----------------------------------+---------------------------------+--------------+------------+------------+
; -4.967 ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_en_dummy       ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 0.500        ; 1.461      ; 5.069      ;
; -4.877 ; final:add_instance|fsm_state.s4  ; final:add_instance|reg_write_en_dummy       ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 0.500        ; 1.461      ; 4.979      ;
; -4.769 ; final:add_instance|IR[8]         ; final:add_instance|reg_read_addr_2_dummy[2] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 0.500        ; -1.762     ; 1.491      ;
; -4.596 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_en_dummy       ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 0.500        ; 1.461      ; 4.698      ;
; -4.546 ; final:add_instance|fsm_state.s8  ; final:add_instance|reg_write_en_dummy       ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 0.500        ; 1.461      ; 4.648      ;
; -4.538 ; final:add_instance|fsm_state.s21 ; final:add_instance|reg_read_addr_1_dummy[0] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 1.000        ; 1.196      ; 4.570      ;
; -4.279 ; final:add_instance|IR[7]         ; final:add_instance|reg_read_addr_2_dummy[1] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 0.500        ; -1.271     ; 1.489      ;
; -4.195 ; final:add_instance|T3[0]         ; final:add_instance|reg_read_addr_1_dummy[0] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 1.000        ; 1.196      ; 4.227      ;
; -4.064 ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_en_dummy       ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 0.500        ; 1.461      ; 4.166      ;
; -4.009 ; final:add_instance|IR[8]         ; final:add_instance|reg_read_addr_1_dummy[1] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 1.000        ; 0.677      ; 3.659      ;
; -3.989 ; final:add_instance|T3[1]         ; final:add_instance|reg_read_addr_1_dummy[1] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 1.000        ; 0.677      ; 3.639      ;
; -3.935 ; final:add_instance|fsm_state.s21 ; final:add_instance|reg_read_addr_1_dummy[1] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 1.000        ; 0.677      ; 3.585      ;
; -3.768 ; final:add_instance|T3[2]         ; final:add_instance|reg_read_addr_1_dummy[2] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 1.000        ; -0.010     ; 2.343      ;
; -3.477 ; final:add_instance|IR[9]         ; final:add_instance|reg_read_addr_1_dummy[0] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 1.000        ; 1.196      ; 3.509      ;
; -3.425 ; final:add_instance|fsm_state.s21 ; final:add_instance|reg_read_addr_1_dummy[2] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 1.000        ; -0.010     ; 2.000      ;
; -0.252 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_en_dummy       ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s1 ; 0.500        ; 5.280      ; 4.549      ;
; 0.248  ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_en_dummy       ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s1 ; 1.000        ; 5.280      ; 4.549      ;
+--------+----------------------------------+---------------------------------------------+----------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'final:add_instance|alu_control_dummy[0]'                                                                                                                                                                         ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -5.438 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 7.427      ; 1.989      ;
; -4.938 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; -0.500       ; 7.427      ; 1.989      ;
; -4.679 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 7.429      ; 2.750      ;
; -4.448 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 7.422      ; 2.974      ;
; -4.342 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 7.357      ; 3.015      ;
; -4.244 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 7.411      ; 3.167      ;
; -4.242 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[8]  ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 7.407      ; 3.165      ;
; -4.179 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; -0.500       ; 7.429      ; 2.750      ;
; -4.170 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[7]  ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 7.356      ; 3.186      ;
; -3.948 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; -0.500       ; 7.422      ; 2.974      ;
; -3.945 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[4]  ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 7.362      ; 3.417      ;
; -3.926 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[9]  ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 7.361      ; 3.435      ;
; -3.842 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; -0.500       ; 7.357      ; 3.015      ;
; -3.826 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[10] ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 7.413      ; 3.587      ;
; -3.744 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; -0.500       ; 7.411      ; 3.167      ;
; -3.742 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[8]  ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; -0.500       ; 7.407      ; 3.165      ;
; -3.670 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[7]  ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; -0.500       ; 7.356      ; 3.186      ;
; -3.445 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[4]  ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; -0.500       ; 7.362      ; 3.417      ;
; -3.430 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[3]  ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 7.361      ; 3.931      ;
; -3.430 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[5]  ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 7.356      ; 3.926      ;
; -3.426 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[9]  ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; -0.500       ; 7.361      ; 3.435      ;
; -3.326 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[10] ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; -0.500       ; 7.413      ; 3.587      ;
; -3.325 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[1]  ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 7.446      ; 4.121      ;
; -3.136 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[2]  ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 7.445      ; 4.309      ;
; -2.930 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[3]  ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; -0.500       ; 7.361      ; 3.931      ;
; -2.930 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[5]  ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; -0.500       ; 7.356      ; 3.926      ;
; -2.825 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[1]  ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; -0.500       ; 7.446      ; 4.121      ;
; -2.819 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[6]  ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 7.179      ; 4.360      ;
; -2.636 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[2]  ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; -0.500       ; 7.445      ; 4.309      ;
; -2.319 ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu:alu1|result1[6]  ; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; -0.500       ; 7.179      ; 4.360      ;
; 0.983  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[3]  ; final:add_instance|IR[0]                ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 1.984      ; 2.967      ;
; 1.164  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[5]  ; final:add_instance|IR[0]                ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 1.979      ; 3.143      ;
; 1.272  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[2]  ; final:add_instance|IR[0]                ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 2.068      ; 3.340      ;
; 1.496  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[1]  ; final:add_instance|IR[0]                ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 2.069      ; 3.565      ;
; 1.561  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|IR[0]                ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 2.045      ; 3.606      ;
; 1.567  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|IR[0]                ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 2.050      ; 3.617      ;
; 1.695  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[8]  ; final:add_instance|IR[0]                ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 2.030      ; 3.725      ;
; 1.696  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|IR[0]                ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 2.034      ; 3.730      ;
; 1.787  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|IR[0]                ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 2.052      ; 3.839      ;
; 1.852  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[4]  ; final:add_instance|IR[0]                ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 1.985      ; 3.837      ;
; 1.852  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[7]  ; final:add_instance|IR[0]                ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 1.979      ; 3.831      ;
; 1.976  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|IR[0]                ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 1.980      ; 3.956      ;
; 1.986  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[9]  ; final:add_instance|IR[0]                ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 1.984      ; 3.970      ;
; 2.054  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[0]  ; final:add_instance|IR[0]                ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 1.522      ; 3.576      ;
; 2.069  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[10] ; final:add_instance|IR[0]                ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 2.036      ; 4.105      ;
; 2.230  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[3]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 0.737      ; 2.967      ;
; 2.411  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[5]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 0.732      ; 3.143      ;
; 2.519  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[2]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 0.821      ; 3.340      ;
; 2.743  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[1]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 0.822      ; 3.565      ;
; 2.808  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 0.798      ; 3.606      ;
; 2.814  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 0.803      ; 3.617      ;
; 2.848  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[6]  ; final:add_instance|IR[0]                ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 1.802      ; 4.650      ;
; 2.942  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[8]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 0.783      ; 3.725      ;
; 2.943  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 0.787      ; 3.730      ;
; 3.034  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 0.805      ; 3.839      ;
; 3.099  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[4]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 0.738      ; 3.837      ;
; 3.099  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[7]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 0.732      ; 3.831      ;
; 3.223  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 0.733      ; 3.956      ;
; 3.233  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[9]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 0.737      ; 3.970      ;
; 3.301  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[0]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 0.275      ; 3.576      ;
; 3.316  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[10] ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 0.789      ; 4.105      ;
; 4.095  ; final:add_instance|alu_control_dummy[1] ; final:add_instance|alu:alu1|result1[6]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; 0.555      ; 4.650      ;
; 4.820  ; final:add_instance|b_dummy[3]           ; final:add_instance|alu:alu1|result1[3]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.683     ; 3.137      ;
; 5.073  ; final:add_instance|b_dummy[13]          ; final:add_instance|alu:alu1|result1[13] ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.535     ; 3.538      ;
; 5.144  ; final:add_instance|b_dummy[14]          ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.596     ; 3.548      ;
; 5.149  ; final:add_instance|a_dummy[14]          ; final:add_instance|alu:alu1|result1[14] ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.521     ; 3.628      ;
; 5.200  ; final:add_instance|b_dummy[11]          ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.558     ; 3.642      ;
; 5.260  ; final:add_instance|b_dummy[2]           ; final:add_instance|alu:alu1|result1[2]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.420     ; 3.840      ;
; 5.315  ; final:add_instance|a_dummy[4]           ; final:add_instance|alu:alu1|result1[4]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.559     ; 3.756      ;
; 5.355  ; final:add_instance|b_dummy[8]           ; final:add_instance|alu:alu1|result1[8]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.639     ; 3.716      ;
; 5.372  ; final:add_instance|a_dummy[7]           ; final:add_instance|alu:alu1|result1[7]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.505     ; 3.867      ;
; 5.666  ; final:add_instance|b_dummy[10]          ; final:add_instance|alu:alu1|result1[10] ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.547     ; 4.119      ;
; 5.842  ; final:add_instance|b_dummy[9]           ; final:add_instance|alu:alu1|result1[9]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.607     ; 4.235      ;
; 5.975  ; final:add_instance|b_dummy[7]           ; final:add_instance|alu:alu1|result1[7]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.618     ; 4.357      ;
; 6.187  ; final:add_instance|a_dummy[5]           ; final:add_instance|alu:alu1|result1[5]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.507     ; 4.680      ;
; 6.191  ; final:add_instance|b_dummy[0]           ; final:add_instance|alu:alu1|result1[1]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.541     ; 4.650      ;
; 6.198  ; final:add_instance|a_dummy[12]          ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.468     ; 4.730      ;
; 6.335  ; final:add_instance|a_dummy[2]           ; final:add_instance|alu:alu1|result1[2]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.542     ; 4.793      ;
; 6.409  ; final:add_instance|b_dummy[12]          ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.530     ; 4.879      ;
; 6.483  ; final:add_instance|b_dummy[5]           ; final:add_instance|alu:alu1|result1[5]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.691     ; 4.792      ;
; 6.568  ; final:add_instance|a_dummy[0]           ; final:add_instance|alu:alu1|result1[1]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.547     ; 5.021      ;
; 6.611  ; final:add_instance|a_dummy[11]          ; final:add_instance|alu:alu1|result1[11] ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.469     ; 5.142      ;
; 6.635  ; final:add_instance|a_dummy[15]          ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.440     ; 5.195      ;
; 6.695  ; final:add_instance|a_dummy[3]           ; final:add_instance|alu:alu1|result1[3]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.555     ; 5.140      ;
; 6.956  ; final:add_instance|b_dummy[0]           ; final:add_instance|alu:alu1|result1[0]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -2.088     ; 4.868      ;
; 7.058  ; final:add_instance|a_dummy[10]          ; final:add_instance|alu:alu1|result1[10] ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.470     ; 5.588      ;
; 7.111  ; final:add_instance|b_dummy[15]          ; final:add_instance|alu:alu1|result1[15] ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.553     ; 5.558      ;
; 7.249  ; final:add_instance|a_dummy[3]           ; final:add_instance|alu:alu1|result1[4]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.554     ; 5.695      ;
; 7.293  ; final:add_instance|a_dummy[9]           ; final:add_instance|alu:alu1|result1[9]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.518     ; 5.775      ;
; 7.333  ; final:add_instance|a_dummy[0]           ; final:add_instance|alu:alu1|result1[0]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -2.094     ; 5.239      ;
; 7.492  ; final:add_instance|a_dummy[0]           ; final:add_instance|alu:alu1|result1[2]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.548     ; 5.944      ;
; 7.520  ; final:add_instance|b_dummy[11]          ; final:add_instance|alu:alu1|result1[12] ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.540     ; 5.980      ;
; 7.537  ; final:add_instance|b_dummy[1]           ; final:add_instance|alu:alu1|result1[1]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.544     ; 5.993      ;
; 7.687  ; final:add_instance|a_dummy[0]           ; final:add_instance|alu:alu1|result1[4]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.631     ; 6.056      ;
; 7.820  ; final:add_instance|b_dummy[3]           ; final:add_instance|alu:alu1|result1[4]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.682     ; 6.138      ;
; 7.839  ; final:add_instance|a_dummy[8]           ; final:add_instance|alu:alu1|result1[8]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.511     ; 6.328      ;
; 7.922  ; final:add_instance|b_dummy[8]           ; final:add_instance|alu:alu1|result1[9]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.685     ; 6.237      ;
; 7.989  ; final:add_instance|b_dummy[4]           ; final:add_instance|alu:alu1|result1[4]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.686     ; 6.303      ;
; 7.999  ; final:add_instance|b_dummy[6]           ; final:add_instance|alu:alu1|result1[6]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.857     ; 6.142      ;
; 8.086  ; final:add_instance|a_dummy[7]           ; final:add_instance|alu:alu1|result1[8]  ; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0.000        ; -1.454     ; 6.632      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'final:add_instance|IR[0]'                                                                                                                                                             ;
+--------+----------------------------------+-------------------------------------------+----------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                   ; Launch Clock                     ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------+----------------------------------+--------------------------+--------------+------------+------------+
; -3.956 ; final:add_instance|fsm_state.s11 ; final:add_instance|zero_control_dummy[0]  ; final:add_instance|fsm_state.s11 ; final:add_instance|IR[0] ; 0.000        ; 6.920      ; 3.340      ;
; -3.456 ; final:add_instance|fsm_state.s11 ; final:add_instance|zero_control_dummy[0]  ; final:add_instance|fsm_state.s11 ; final:add_instance|IR[0] ; -0.500       ; 6.920      ; 3.340      ;
; -1.357 ; final:add_instance|IR[0]         ; final:add_instance|alu_control_dummy[1]   ; final:add_instance|IR[0]         ; final:add_instance|IR[0] ; 0.000        ; 5.377      ; 4.396      ;
; -0.930 ; final:add_instance|IR[0]         ; final:add_instance|carry_control_dummy[0] ; final:add_instance|IR[0]         ; final:add_instance|IR[0] ; 0.000        ; 5.379      ; 4.825      ;
; -0.857 ; final:add_instance|IR[0]         ; final:add_instance|alu_control_dummy[1]   ; final:add_instance|IR[0]         ; final:add_instance|IR[0] ; -0.500       ; 5.377      ; 4.396      ;
; -0.430 ; final:add_instance|IR[0]         ; final:add_instance|carry_control_dummy[0] ; final:add_instance|IR[0]         ; final:add_instance|IR[0] ; -0.500       ; 5.379      ; 4.825      ;
; 0.072  ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[1]   ; final:add_instance|fsm_state.s11 ; final:add_instance|IR[0] ; 0.000        ; 5.377      ; 5.825      ;
; 0.493  ; final:add_instance|fsm_state.s11 ; final:add_instance|carry_control_dummy[0] ; final:add_instance|fsm_state.s11 ; final:add_instance|IR[0] ; 0.000        ; 5.379      ; 6.248      ;
; 0.572  ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[1]   ; final:add_instance|fsm_state.s11 ; final:add_instance|IR[0] ; -0.500       ; 5.377      ; 5.825      ;
; 0.658  ; final:add_instance|fsm_state.s27 ; final:add_instance|alu_control_dummy[0]   ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 2.952      ; 3.110      ;
; 0.993  ; final:add_instance|fsm_state.s11 ; final:add_instance|carry_control_dummy[0] ; final:add_instance|fsm_state.s11 ; final:add_instance|IR[0] ; -0.500       ; 5.379      ; 6.248      ;
; 1.045  ; final:add_instance|fsm_state.s20 ; final:add_instance|zero_control_dummy[0]  ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 3.101      ; 3.646      ;
; 1.194  ; final:add_instance|fsm_state.s19 ; final:add_instance|zero_control_dummy[0]  ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 3.101      ; 3.795      ;
; 1.661  ; final:add_instance|fsm_state.s5  ; final:add_instance|zero_control_dummy[0]  ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 3.101      ; 4.262      ;
; 1.730  ; final:add_instance|fsm_state.s13 ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 1.558      ; 2.788      ;
; 1.921  ; final:add_instance|fsm_state.s28 ; final:add_instance|zero_control_dummy[0]  ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 3.101      ; 4.522      ;
; 2.030  ; final:add_instance|fsm_state.s27 ; final:add_instance|zero_control_dummy[0]  ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 3.101      ; 4.631      ;
; 2.140  ; final:add_instance|fsm_state.s13 ; final:add_instance|carry_control_dummy[0] ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 1.560      ; 3.200      ;
; 2.286  ; final:add_instance|fsm_state.s30 ; final:add_instance|zero_control_dummy[0]  ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 3.101      ; 4.887      ;
; 3.717  ; final:add_instance|IR[15]        ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 1.558      ; 4.775      ;
; 3.890  ; final:add_instance|IR[14]        ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 1.558      ; 4.948      ;
; 4.144  ; final:add_instance|IR[15]        ; final:add_instance|carry_control_dummy[0] ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 1.560      ; 5.204      ;
; 4.317  ; final:add_instance|IR[14]        ; final:add_instance|carry_control_dummy[0] ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 1.560      ; 5.377      ;
; 5.073  ; final:add_instance|fsm_state.s20 ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 1.558      ; 6.131      ;
; 5.222  ; final:add_instance|fsm_state.s19 ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 1.558      ; 6.280      ;
; 5.494  ; final:add_instance|fsm_state.s20 ; final:add_instance|carry_control_dummy[0] ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 1.560      ; 6.554      ;
; 5.643  ; final:add_instance|fsm_state.s19 ; final:add_instance|carry_control_dummy[0] ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 1.560      ; 6.703      ;
; 5.689  ; final:add_instance|fsm_state.s5  ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 1.558      ; 6.747      ;
; 5.949  ; final:add_instance|fsm_state.s28 ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 1.558      ; 7.007      ;
; 6.058  ; final:add_instance|fsm_state.s27 ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 1.558      ; 7.116      ;
; 6.110  ; final:add_instance|fsm_state.s5  ; final:add_instance|carry_control_dummy[0] ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 1.560      ; 7.170      ;
; 6.314  ; final:add_instance|fsm_state.s30 ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 1.558      ; 7.372      ;
; 6.370  ; final:add_instance|fsm_state.s28 ; final:add_instance|carry_control_dummy[0] ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 1.560      ; 7.430      ;
; 6.479  ; final:add_instance|fsm_state.s27 ; final:add_instance|carry_control_dummy[0] ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 1.560      ; 7.539      ;
; 6.735  ; final:add_instance|fsm_state.s30 ; final:add_instance|carry_control_dummy[0] ; input_vector[1]                  ; final:add_instance|IR[0] ; -0.500       ; 1.560      ; 7.795      ;
+--------+----------------------------------+-------------------------------------------+----------------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'final:add_instance|fsm_state.s11'                                                                                                                                                             ;
+--------+----------------------------------+-------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -3.931 ; final:add_instance|fsm_state.s11 ; final:add_instance|zero_control_dummy[0]  ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 6.895      ; 3.340      ;
; -3.798 ; final:add_instance|IR[0]         ; final:add_instance|b_dummy[2]             ; final:add_instance|IR[0]         ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.865      ; 5.443      ;
; -3.431 ; final:add_instance|fsm_state.s11 ; final:add_instance|zero_control_dummy[0]  ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 6.895      ; 3.340      ;
; -3.298 ; final:add_instance|IR[0]         ; final:add_instance|b_dummy[2]             ; final:add_instance|IR[0]         ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.865      ; 5.443      ;
; -3.192 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[8]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.918      ; 6.102      ;
; -3.104 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[4]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.921      ; 6.193      ;
; -3.074 ; final:add_instance|z_flag[0]     ; final:add_instance|zero_prev_dummy[0]     ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.064      ; 1.490      ;
; -3.066 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[7]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.861      ; 6.171      ;
; -3.061 ; final:add_instance|c_flag[0]     ; final:add_instance|carry_prev_dummy[0]    ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.062      ; 1.501      ;
; -2.997 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[2]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.865      ; 6.244      ;
; -2.984 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[13]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.962      ; 6.354      ;
; -2.943 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[9]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.968      ; 6.401      ;
; -2.940 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[12]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.897      ; 6.333      ;
; -2.813 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[5]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.863      ; 6.426      ;
; -2.802 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[9]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.879      ; 6.453      ;
; -2.702 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[10]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.883      ; 6.557      ;
; -2.692 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[8]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.918      ; 6.102      ;
; -2.604 ; final:add_instance|IR[0]         ; final:add_instance|alu_control_dummy[1]   ; final:add_instance|IR[0]         ; final:add_instance|fsm_state.s11 ; 0.000        ; 6.624      ; 4.396      ;
; -2.604 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[4]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.921      ; 6.193      ;
; -2.566 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[7]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.861      ; 6.171      ;
; -2.497 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[2]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.865      ; 6.244      ;
; -2.484 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[13]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.962      ; 6.354      ;
; -2.457 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[10]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.960      ; 6.879      ;
; -2.446 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[2]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.987      ; 6.917      ;
; -2.443 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[9]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.968      ; 6.401      ;
; -2.440 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[12]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.897      ; 6.333      ;
; -2.440 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[6]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.898      ; 6.834      ;
; -2.422 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[11]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.969      ; 6.923      ;
; -2.313 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[5]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.863      ; 6.426      ;
; -2.306 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[15]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.862      ; 6.932      ;
; -2.302 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[9]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.879      ; 6.453      ;
; -2.260 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[15]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.975      ; 7.091      ;
; -2.245 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[7]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.974      ; 7.105      ;
; -2.240 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[14]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.953      ; 7.089      ;
; -2.217 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[14]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.878      ; 7.037      ;
; -2.202 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[10]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.883      ; 6.557      ;
; -2.187 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[13]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.883      ; 7.072      ;
; -2.177 ; final:add_instance|IR[0]         ; final:add_instance|carry_control_dummy[0] ; final:add_instance|IR[0]         ; final:add_instance|fsm_state.s11 ; 0.000        ; 6.626      ; 4.825      ;
; -2.136 ; final:add_instance|IR[0]         ; final:add_instance|b_dummy[0]             ; final:add_instance|IR[0]         ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.987      ; 7.227      ;
; -2.104 ; final:add_instance|IR[0]         ; final:add_instance|alu_control_dummy[1]   ; final:add_instance|IR[0]         ; final:add_instance|fsm_state.s11 ; -0.500       ; 6.624      ; 4.396      ;
; -2.053 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[3]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.916      ; 7.239      ;
; -1.984 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[8]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 9.046      ; 7.438      ;
; -1.957 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[10]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.960      ; 6.879      ;
; -1.946 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[2]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.987      ; 6.917      ;
; -1.940 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[6]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.898      ; 6.834      ;
; -1.922 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[11]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.969      ; 6.923      ;
; -1.897 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[12]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.959      ; 7.438      ;
; -1.806 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[15]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.862      ; 6.932      ;
; -1.785 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[0]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.993      ; 7.584      ;
; -1.760 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[15]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.975      ; 7.091      ;
; -1.751 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[11]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.880      ; 7.505      ;
; -1.748 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[1]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.990      ; 7.618      ;
; -1.745 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[7]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.974      ; 7.105      ;
; -1.740 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[14]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.953      ; 7.089      ;
; -1.717 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[14]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.878      ; 7.037      ;
; -1.687 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[13]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.883      ; 7.072      ;
; -1.677 ; final:add_instance|IR[0]         ; final:add_instance|carry_control_dummy[0] ; final:add_instance|IR[0]         ; final:add_instance|fsm_state.s11 ; -0.500       ; 6.626      ; 4.825      ;
; -1.636 ; final:add_instance|IR[0]         ; final:add_instance|b_dummy[0]             ; final:add_instance|IR[0]         ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.987      ; 7.227      ;
; -1.626 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[4]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 9.048      ; 7.798      ;
; -1.553 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[3]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.916      ; 7.239      ;
; -1.505 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[1]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.986      ; 7.857      ;
; -1.484 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[8]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 9.046      ; 7.438      ;
; -1.455 ; final:add_instance|IP[7]         ; final:add_instance|a_dummy[7]             ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.042      ; 3.087      ;
; -1.455 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[3]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 9.044      ; 7.965      ;
; -1.455 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[5]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 9.047      ; 7.968      ;
; -1.399 ; final:add_instance|T3[13]        ; final:add_instance|a_dummy[13]            ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.064      ; 3.165      ;
; -1.397 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[12]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.959      ; 7.438      ;
; -1.335 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[0]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 8.987      ; 8.028      ;
; -1.285 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[0]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.993      ; 7.584      ;
; -1.251 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[11]            ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.880      ; 7.505      ;
; -1.248 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[1]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.990      ; 7.618      ;
; -1.175 ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[1]   ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 6.624      ; 5.825      ;
; -1.126 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[4]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 9.048      ; 7.798      ;
; -1.005 ; final:add_instance|fsm_state.s11 ; final:add_instance|a_dummy[1]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.986      ; 7.857      ;
; -0.955 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[3]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 9.044      ; 7.965      ;
; -0.955 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[5]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 9.047      ; 7.968      ;
; -0.921 ; final:add_instance|IP[11]        ; final:add_instance|a_dummy[11]            ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.061      ; 3.640      ;
; -0.915 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[6]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 9.036      ; 8.497      ;
; -0.903 ; final:add_instance|T1[12]        ; final:add_instance|a_dummy[12]            ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.078      ; 3.675      ;
; -0.835 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[0]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 8.987      ; 8.028      ;
; -0.754 ; final:add_instance|fsm_state.s11 ; final:add_instance|carry_control_dummy[0] ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; 0.000        ; 6.626      ; 6.248      ;
; -0.715 ; final:add_instance|IP[13]        ; final:add_instance|a_dummy[13]            ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.064      ; 3.849      ;
; -0.675 ; final:add_instance|fsm_state.s11 ; final:add_instance|alu_control_dummy[1]   ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 6.624      ; 5.825      ;
; -0.581 ; final:add_instance|T3[8]         ; final:add_instance|a_dummy[8]             ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.099      ; 4.018      ;
; -0.556 ; final:add_instance|IP[3]         ; final:add_instance|a_dummy[3]             ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.097      ; 4.041      ;
; -0.464 ; final:add_instance|T2[2]         ; final:add_instance|b_dummy[2]             ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.046      ; 4.082      ;
; -0.415 ; final:add_instance|fsm_state.s11 ; final:add_instance|b_dummy[6]             ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 9.036      ; 8.497      ;
; -0.276 ; final:add_instance|T2[4]         ; final:add_instance|a_dummy[4]             ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.102      ; 4.326      ;
; -0.271 ; final:add_instance|T3[7]         ; final:add_instance|a_dummy[7]             ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.042      ; 4.271      ;
; -0.254 ; final:add_instance|fsm_state.s11 ; final:add_instance|carry_control_dummy[0] ; final:add_instance|fsm_state.s11 ; final:add_instance|fsm_state.s11 ; -0.500       ; 6.626      ; 6.248      ;
; -0.210 ; final:add_instance|IR[1]         ; final:add_instance|b_dummy[1]             ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.171      ; 4.461      ;
; -0.102 ; final:add_instance|T2[8]         ; final:add_instance|a_dummy[8]             ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.099      ; 4.497      ;
; -0.070 ; final:add_instance|T1[8]         ; final:add_instance|a_dummy[8]             ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.099      ; 4.529      ;
; 0.015  ; final:add_instance|T2[10]        ; final:add_instance|b_dummy[10]            ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.141      ; 4.656      ;
; 0.094  ; final:add_instance|T1[4]         ; final:add_instance|a_dummy[4]             ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.102      ; 4.696      ;
; 0.144  ; final:add_instance|IP[8]         ; final:add_instance|a_dummy[8]             ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.099      ; 4.743      ;
; 0.260  ; final:add_instance|T1[3]         ; final:add_instance|a_dummy[3]             ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.097      ; 4.857      ;
; 0.309  ; final:add_instance|T2[7]         ; final:add_instance|a_dummy[7]             ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.042      ; 4.851      ;
; 0.483  ; final:add_instance|fsm_state.s13 ; final:add_instance|alu_control_dummy[1]   ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 2.805      ; 2.788      ;
; 0.557  ; final:add_instance|T1[10]        ; final:add_instance|a_dummy[10]            ; input_vector[1]                  ; final:add_instance|fsm_state.s11 ; -0.500       ; 5.064      ; 5.121      ;
+--------+----------------------------------+-------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'final:add_instance|fsm_state.s14'                                                                                                                                                               ;
+--------+----------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -3.914 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_en_dummy       ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.087      ; 4.549      ;
; -3.787 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[5]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.684      ; 5.273      ;
; -3.414 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_en_dummy       ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.087      ; 4.549      ;
; -3.287 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[5]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.684      ; 5.273      ;
; -2.665 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[15] ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.726      ; 6.437      ;
; -2.664 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[8]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 9.262      ; 6.974      ;
; -2.597 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_dest_dummy[2]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.728      ; 6.507      ;
; -2.513 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[9]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.702      ; 6.565      ;
; -2.499 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[11] ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.724      ; 6.601      ;
; -2.426 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[14] ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.722      ; 6.672      ;
; -2.409 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_dest_dummy[1]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.729      ; 6.696      ;
; -2.404 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_dest_dummy[0]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.719      ; 6.691      ;
; -2.350 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[2]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.702      ; 6.728      ;
; -2.312 ; final:add_instance|IP[8]         ; final:add_instance|reg_write_data_dummy[8]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 5.443      ; 3.131      ;
; -2.249 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[6]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.707      ; 6.834      ;
; -2.243 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[1]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.784      ; 6.917      ;
; -2.196 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[0]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.689      ; 6.869      ;
; -2.177 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[3]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.741      ; 6.940      ;
; -2.165 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[15] ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.726      ; 6.437      ;
; -2.164 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[8]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 9.262      ; 6.974      ;
; -2.131 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[7]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.742      ; 6.987      ;
; -2.099 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[12] ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.702      ; 6.979      ;
; -2.097 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_dest_dummy[2]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.728      ; 6.507      ;
; -2.013 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[9]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.702      ; 6.565      ;
; -1.999 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[11] ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.724      ; 6.601      ;
; -1.926 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[14] ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.722      ; 6.672      ;
; -1.909 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_dest_dummy[1]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.729      ; 6.696      ;
; -1.904 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_dest_dummy[0]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.719      ; 6.691      ;
; -1.853 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[10] ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.689      ; 7.212      ;
; -1.850 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[2]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.702      ; 6.728      ;
; -1.749 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[6]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.707      ; 6.834      ;
; -1.743 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[1]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.784      ; 6.917      ;
; -1.705 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[4]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.704      ; 7.375      ;
; -1.696 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[0]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.689      ; 6.869      ;
; -1.677 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[3]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.741      ; 6.940      ;
; -1.631 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[7]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.742      ; 6.987      ;
; -1.599 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[12] ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.702      ; 6.979      ;
; -1.391 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[13] ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; 0.000        ; 8.749      ; 7.734      ;
; -1.353 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[10] ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.689      ; 7.212      ;
; -1.205 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[4]  ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.704      ; 7.375      ;
; -1.051 ; final:add_instance|T3[11]        ; final:add_instance|reg_write_data_dummy[11] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.905      ; 3.854      ;
; -1.007 ; final:add_instance|T3[8]         ; final:add_instance|reg_write_data_dummy[8]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 5.443      ; 4.436      ;
; -0.891 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_data_dummy[13] ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s14 ; -0.500       ; 8.749      ; 7.734      ;
; -0.634 ; final:add_instance|IP[7]         ; final:add_instance|reg_write_data_dummy[7]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.923      ; 4.289      ;
; -0.626 ; final:add_instance|T1[3]         ; final:add_instance|reg_write_data_dummy[3]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.922      ; 4.296      ;
; -0.577 ; final:add_instance|T3[1]         ; final:add_instance|reg_write_data_dummy[1]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.965      ; 4.388      ;
; -0.553 ; final:add_instance|T3[0]         ; final:add_instance|reg_write_dest_dummy[0]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.900      ; 4.347      ;
; -0.480 ; final:add_instance|T1[15]        ; final:add_instance|reg_write_data_dummy[15] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.907      ; 4.427      ;
; -0.437 ; final:add_instance|T1[12]        ; final:add_instance|reg_write_data_dummy[12] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.883      ; 4.446      ;
; -0.421 ; final:add_instance|IR[9]         ; final:add_instance|reg_write_dest_dummy[0]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.900      ; 4.479      ;
; -0.413 ; final:add_instance|T1[8]         ; final:add_instance|reg_write_data_dummy[8]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 5.443      ; 5.030      ;
; -0.356 ; final:add_instance|T2[14]        ; final:add_instance|reg_write_data_dummy[14] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.903      ; 4.547      ;
; -0.331 ; final:add_instance|T1[11]        ; final:add_instance|reg_write_data_dummy[11] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.905      ; 4.574      ;
; -0.298 ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[5]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.865      ; 4.567      ;
; -0.111 ; final:add_instance|IP[15]        ; final:add_instance|reg_write_data_dummy[15] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.907      ; 4.796      ;
; -0.067 ; final:add_instance|T3[15]        ; final:add_instance|reg_write_data_dummy[15] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.907      ; 4.840      ;
; 0.057  ; final:add_instance|IP[13]        ; final:add_instance|reg_write_data_dummy[13] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.930      ; 4.987      ;
; 0.065  ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[5]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.865      ; 4.930      ;
; 0.098  ; final:add_instance|T2[8]         ; final:add_instance|reg_write_data_dummy[8]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 5.443      ; 5.541      ;
; 0.114  ; final:add_instance|IP[10]        ; final:add_instance|reg_write_data_dummy[10] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.870      ; 4.984      ;
; 0.226  ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_data_dummy[5]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.865      ; 5.091      ;
; 0.284  ; final:add_instance|T1[7]         ; final:add_instance|reg_write_data_dummy[7]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.923      ; 5.207      ;
; 0.335  ; final:add_instance|T2[11]        ; final:add_instance|reg_write_data_dummy[11] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.905      ; 5.240      ;
; 0.343  ; final:add_instance|IP[14]        ; final:add_instance|reg_write_data_dummy[14] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.903      ; 5.246      ;
; 0.354  ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[8]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 5.443      ; 5.797      ;
; 0.391  ; final:add_instance|IP[1]         ; final:add_instance|reg_write_data_dummy[1]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.965      ; 5.356      ;
; 0.398  ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_en_dummy       ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; -0.500       ; 4.268      ; 4.166      ;
; 0.403  ; final:add_instance|T2[1]         ; final:add_instance|reg_write_data_dummy[1]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.965      ; 5.368      ;
; 0.468  ; final:add_instance|T2[6]         ; final:add_instance|reg_write_data_dummy[6]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.888      ; 5.356      ;
; 0.472  ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[12] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.883      ; 5.355      ;
; 0.505  ; final:add_instance|T1[10]        ; final:add_instance|reg_write_data_dummy[10] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.870      ; 5.375      ;
; 0.528  ; final:add_instance|T1[1]         ; final:add_instance|reg_write_data_dummy[1]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.965      ; 5.493      ;
; 0.578  ; final:add_instance|T3[13]        ; final:add_instance|reg_write_data_dummy[13] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.930      ; 5.508      ;
; 0.582  ; final:add_instance|T2[7]         ; final:add_instance|reg_write_data_dummy[7]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.923      ; 5.505      ;
; 0.594  ; final:add_instance|IP[2]         ; final:add_instance|reg_write_data_dummy[2]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.883      ; 5.477      ;
; 0.658  ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[2]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.883      ; 5.541      ;
; 0.664  ; final:add_instance|T2[2]         ; final:add_instance|reg_write_data_dummy[2]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.883      ; 5.547      ;
; 0.725  ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[8]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 5.443      ; 6.168      ;
; 0.733  ; final:add_instance|T2[5]         ; final:add_instance|reg_write_data_dummy[5]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.865      ; 5.598      ;
; 0.737  ; final:add_instance|IP[6]         ; final:add_instance|reg_write_data_dummy[6]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.888      ; 5.625      ;
; 0.778  ; final:add_instance|T3[0]         ; final:add_instance|reg_write_data_dummy[0]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.870      ; 5.648      ;
; 0.824  ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[15] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.907      ; 5.731      ;
; 0.837  ; final:add_instance|T3[7]         ; final:add_instance|reg_write_data_dummy[7]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.923      ; 5.760      ;
; 0.843  ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[12] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.883      ; 5.726      ;
; 0.880  ; final:add_instance|fsm_state.s8  ; final:add_instance|reg_write_en_dummy       ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; -0.500       ; 4.268      ; 4.648      ;
; 0.892  ; final:add_instance|IP[0]         ; final:add_instance|reg_write_data_dummy[0]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.870      ; 5.762      ;
; 0.923  ; final:add_instance|T2[10]        ; final:add_instance|reg_write_data_dummy[10] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.870      ; 5.793      ;
; 0.930  ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_en_dummy       ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; -0.500       ; 4.268      ; 4.698      ;
; 0.974  ; final:add_instance|IP[11]        ; final:add_instance|reg_write_data_dummy[11] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.905      ; 5.879      ;
; 0.976  ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[9]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.883      ; 5.859      ;
; 0.977  ; final:add_instance|T3[5]         ; final:add_instance|reg_write_data_dummy[5]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.865      ; 5.842      ;
; 0.979  ; final:add_instance|T1[9]         ; final:add_instance|reg_write_data_dummy[9]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.883      ; 5.862      ;
; 0.987  ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_dest_dummy[0]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.900      ; 5.887      ;
; 0.990  ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[11] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.905      ; 5.895      ;
; 1.009  ; final:add_instance|T3[2]         ; final:add_instance|reg_write_data_dummy[2]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.883      ; 5.892      ;
; 1.029  ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_data_dummy[2]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.883      ; 5.912      ;
; 1.063  ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_data_dummy[14] ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.903      ; 5.966      ;
; 1.151  ; final:add_instance|IP[3]         ; final:add_instance|reg_write_data_dummy[3]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.922      ; 6.073      ;
; 1.156  ; final:add_instance|T3[1]         ; final:add_instance|reg_write_dest_dummy[1]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.910      ; 6.066      ;
; 1.162  ; final:add_instance|T1[5]         ; final:add_instance|reg_write_data_dummy[5]  ; input_vector[1]                  ; final:add_instance|fsm_state.s14 ; 0.000        ; 4.865      ; 6.027      ;
+--------+----------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'input_vector[1]'                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                            ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------+-----------------+--------------+------------+------------+
; -1.981 ; final:add_instance|fsm_state.s0                              ; final:add_instance|fsm_state.dummy1                          ; final:add_instance|fsm_state.s0         ; input_vector[1] ; 0.000        ; 3.819      ; 2.435      ;
; -1.481 ; final:add_instance|fsm_state.s0                              ; final:add_instance|fsm_state.dummy1                          ; final:add_instance|fsm_state.s0         ; input_vector[1] ; -0.500       ; 3.819      ; 2.435      ;
; -0.494 ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[13]                                    ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 3.922      ;
; -0.267 ; final:add_instance|alu_control_dummy[0]                      ; final:add_instance|c_flag[0]                                 ; final:add_instance|alu_control_dummy[0] ; input_vector[1] ; 0.000        ; 3.819      ; 3.773      ;
; -0.129 ; final:add_instance|IR[0]                                     ; final:add_instance|T2[2]                                     ; final:add_instance|IR[0]                ; input_vector[1] ; 0.000        ; 3.819      ; 4.287      ;
; 0.006  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[13]                                    ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 3.922      ;
; 0.161  ; final:add_instance|IR[0]                                     ; final:add_instance|fsm_state.s27                             ; final:add_instance|IR[0]                ; input_vector[1] ; 0.000        ; 3.819      ; 4.577      ;
; 0.162  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[2]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 4.578      ;
; 0.171  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[14]                                    ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 4.587      ;
; 0.172  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[15]                                    ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 4.588      ;
; 0.205  ; final:add_instance|IR[0]                                     ; final:add_instance|fsm_state.s2                              ; final:add_instance|IR[0]                ; input_vector[1] ; 0.000        ; 3.819      ; 4.621      ;
; 0.233  ; final:add_instance|alu_control_dummy[0]                      ; final:add_instance|c_flag[0]                                 ; final:add_instance|alu_control_dummy[0] ; input_vector[1] ; -0.500       ; 3.819      ; 3.773      ;
; 0.265  ; final:add_instance|IR[0]                                     ; final:add_instance|fsm_state.s8                              ; final:add_instance|IR[0]                ; input_vector[1] ; 0.000        ; 3.819      ; 4.681      ;
; 0.266  ; final:add_instance|IR[0]                                     ; final:add_instance|fsm_state.s4                              ; final:add_instance|IR[0]                ; input_vector[1] ; 0.000        ; 3.819      ; 4.682      ;
; 0.294  ; final:add_instance|fsm_state.s11                             ; final:add_instance|z_flag[0]                                 ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 4.710      ;
; 0.338  ; final:add_instance|fsm_state.s1                              ; final:add_instance|fsm_state.s2                              ; final:add_instance|fsm_state.s1         ; input_vector[1] ; 0.000        ; 3.819      ; 4.754      ;
; 0.371  ; final:add_instance|IR[0]                                     ; final:add_instance|T2[2]                                     ; final:add_instance|IR[0]                ; input_vector[1] ; -0.500       ; 3.819      ; 4.287      ;
; 0.386  ; final:add_instance|IR[0]                                     ; final:add_instance|T1[9]                                     ; final:add_instance|IR[0]                ; input_vector[1] ; 0.000        ; 3.819      ; 4.802      ;
; 0.388  ; final:add_instance|IR[0]                                     ; final:add_instance|T1[7]                                     ; final:add_instance|IR[0]                ; input_vector[1] ; 0.000        ; 3.819      ; 4.804      ;
; 0.488  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[3]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 4.904      ;
; 0.661  ; final:add_instance|IR[0]                                     ; final:add_instance|fsm_state.s27                             ; final:add_instance|IR[0]                ; input_vector[1] ; -0.500       ; 3.819      ; 4.577      ;
; 0.662  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[2]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 4.578      ;
; 0.671  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[14]                                    ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 4.587      ;
; 0.672  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[15]                                    ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 4.588      ;
; 0.705  ; final:add_instance|IR[0]                                     ; final:add_instance|fsm_state.s2                              ; final:add_instance|IR[0]                ; input_vector[1] ; -0.500       ; 3.819      ; 4.621      ;
; 0.726  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[4]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 5.142      ;
; 0.731  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[5]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 5.147      ;
; 0.765  ; final:add_instance|IR[0]                                     ; final:add_instance|fsm_state.s8                              ; final:add_instance|IR[0]                ; input_vector[1] ; -0.500       ; 3.819      ; 4.681      ;
; 0.766  ; final:add_instance|IR[0]                                     ; final:add_instance|fsm_state.s4                              ; final:add_instance|IR[0]                ; input_vector[1] ; -0.500       ; 3.819      ; 4.682      ;
; 0.779  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[7]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 5.195      ;
; 0.794  ; final:add_instance|fsm_state.s11                             ; final:add_instance|z_flag[0]                                 ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 4.710      ;
; 0.803  ; final:add_instance|IR[0]                                     ; final:add_instance|fsm_state.s29                             ; final:add_instance|IR[0]                ; input_vector[1] ; 0.000        ; 3.819      ; 5.219      ;
; 0.838  ; final:add_instance|fsm_state.s1                              ; final:add_instance|fsm_state.s2                              ; final:add_instance|fsm_state.s1         ; input_vector[1] ; -0.500       ; 3.819      ; 4.754      ;
; 0.844  ; final:add_instance|fsm_state.s11                             ; final:add_instance|fsm_state.s12                             ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 5.260      ;
; 0.845  ; final:add_instance|fsm_state.s11                             ; final:add_instance|fsm_state.s15                             ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 5.261      ;
; 0.856  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[0]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 5.272      ;
; 0.886  ; final:add_instance|IR[0]                                     ; final:add_instance|T1[9]                                     ; final:add_instance|IR[0]                ; input_vector[1] ; -0.500       ; 3.819      ; 4.802      ;
; 0.888  ; final:add_instance|IR[0]                                     ; final:add_instance|T1[7]                                     ; final:add_instance|IR[0]                ; input_vector[1] ; -0.500       ; 3.819      ; 4.804      ;
; 0.978  ; final:add_instance|IR[0]                                     ; final:add_instance|fsm_state.s11                             ; final:add_instance|IR[0]                ; input_vector[1] ; 0.000        ; 3.819      ; 5.394      ;
; 0.988  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[3]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 4.904      ;
; 1.001  ; final:add_instance|IR[0]                                     ; final:add_instance|T2[0]                                     ; final:add_instance|IR[0]                ; input_vector[1] ; 0.000        ; 3.819      ; 5.417      ;
; 1.013  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[12]                                    ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 5.429      ;
; 1.014  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[11]                                    ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 5.430      ;
; 1.015  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[10]                                    ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 5.431      ;
; 1.017  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[9]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 5.433      ;
; 1.022  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[6]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 5.438      ;
; 1.081  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[1]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 5.497      ;
; 1.226  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[4]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 5.142      ;
; 1.231  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[5]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 5.147      ;
; 1.240  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[8]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 5.656      ;
; 1.279  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[7]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 5.195      ;
; 1.303  ; final:add_instance|IR[0]                                     ; final:add_instance|fsm_state.s29                             ; final:add_instance|IR[0]                ; input_vector[1] ; -0.500       ; 3.819      ; 5.219      ;
; 1.344  ; final:add_instance|fsm_state.s11                             ; final:add_instance|fsm_state.s12                             ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 5.260      ;
; 1.345  ; final:add_instance|fsm_state.s11                             ; final:add_instance|fsm_state.s15                             ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 5.261      ;
; 1.356  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[0]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 5.272      ;
; 1.439  ; final:add_instance|fsm_state.s11                             ; final:add_instance|c_flag[0]                                 ; final:add_instance|fsm_state.s11        ; input_vector[1] ; 0.000        ; 3.819      ; 5.855      ;
; 1.478  ; final:add_instance|IR[0]                                     ; final:add_instance|fsm_state.s11                             ; final:add_instance|IR[0]                ; input_vector[1] ; -0.500       ; 3.819      ; 5.394      ;
; 1.501  ; final:add_instance|IR[0]                                     ; final:add_instance|T2[0]                                     ; final:add_instance|IR[0]                ; input_vector[1] ; -0.500       ; 3.819      ; 5.417      ;
; 1.513  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[12]                                    ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 5.429      ;
; 1.514  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[11]                                    ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 5.430      ;
; 1.515  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[10]                                    ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 5.431      ;
; 1.517  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[9]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 5.433      ;
; 1.522  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[6]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 5.438      ;
; 1.581  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[1]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 5.497      ;
; 1.658  ; final:add_instance|T3[12]                                    ; final:add_instance|T3[12]                                    ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 1.879      ;
; 1.667  ; final:add_instance|Memory_syncread_syncwrite:mem1|Memory~76  ; final:add_instance|Memory_syncread_syncwrite:mem1|Memory~76  ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 1.888      ;
; 1.668  ; final:add_instance|T3[9]                                     ; final:add_instance|T3[9]                                     ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 1.889      ;
; 1.704  ; final:add_instance|T3[13]                                    ; final:add_instance|T3[13]                                    ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 1.925      ;
; 1.740  ; final:add_instance|fsm_state.s11                             ; final:add_instance|T3[8]                                     ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 5.656      ;
; 1.939  ; final:add_instance|fsm_state.s11                             ; final:add_instance|c_flag[0]                                 ; final:add_instance|fsm_state.s11        ; input_vector[1] ; -0.500       ; 3.819      ; 5.855      ;
; 1.941  ; final:add_instance|fsm_state.s25                             ; final:add_instance|T1[3]                                     ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.162      ;
; 1.945  ; final:add_instance|fsm_state.s25                             ; final:add_instance|T1[5]                                     ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.166      ;
; 2.119  ; final:add_instance|T2[7]                                     ; final:add_instance|IP[7]                                     ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.340      ;
; 2.142  ; final:add_instance|T3[3]                                     ; final:add_instance|T3[3]                                     ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.363      ;
; 2.151  ; final:add_instance|T3[11]                                    ; final:add_instance|T3[11]                                    ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.372      ;
; 2.154  ; final:add_instance|T3[5]                                     ; final:add_instance|T3[5]                                     ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.375      ;
; 2.162  ; final:add_instance|T3[4]                                     ; final:add_instance|T3[4]                                     ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.383      ;
; 2.183  ; final:add_instance|fsm_state.s32                             ; final:add_instance|IP[15]                                    ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.404      ;
; 2.212  ; final:add_instance|T3[14]                                    ; final:add_instance|T3[14]                                    ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.433      ;
; 2.240  ; final:add_instance|Memory_syncread_syncwrite:mem1|Memory~44  ; final:add_instance|Memory_syncread_syncwrite:mem1|Memory~44  ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.461      ;
; 2.242  ; final:add_instance|T3[8]                                     ; final:add_instance|T3[8]                                     ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.463      ;
; 2.251  ; final:add_instance|T3[7]                                     ; final:add_instance|T3[7]                                     ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.472      ;
; 2.254  ; final:add_instance|T3[6]                                     ; final:add_instance|T3[6]                                     ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.475      ;
; 2.264  ; final:add_instance|T3[10]                                    ; final:add_instance|T3[10]                                    ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.485      ;
; 2.298  ; final:add_instance|fsm_state.s1                              ; final:add_instance|T1[1]                                     ; final:add_instance|fsm_state.s1         ; input_vector[1] ; 0.000        ; 3.819      ; 6.714      ;
; 2.298  ; final:add_instance|fsm_state.s1                              ; final:add_instance|T1[2]                                     ; final:add_instance|fsm_state.s1         ; input_vector[1] ; 0.000        ; 3.819      ; 6.714      ;
; 2.298  ; final:add_instance|fsm_state.s1                              ; final:add_instance|T1[3]                                     ; final:add_instance|fsm_state.s1         ; input_vector[1] ; 0.000        ; 3.819      ; 6.714      ;
; 2.298  ; final:add_instance|fsm_state.s1                              ; final:add_instance|T1[5]                                     ; final:add_instance|fsm_state.s1         ; input_vector[1] ; 0.000        ; 3.819      ; 6.714      ;
; 2.312  ; final:add_instance|fsm_state.s1                              ; final:add_instance|fsm_state.s29                             ; final:add_instance|fsm_state.s1         ; input_vector[1] ; 0.000        ; 3.819      ; 6.728      ;
; 2.338  ; final:add_instance|T3[15]                                    ; final:add_instance|T3[15]                                    ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.559      ;
; 2.492  ; final:add_instance|register_file_VHDL:reg1|reg_array[5][5]   ; final:add_instance|T2[5]                                     ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.713      ;
; 2.512  ; final:add_instance|register_file_VHDL:reg1|reg_array[5][14]  ; final:add_instance|T2[14]                                    ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.733      ;
; 2.526  ; final:add_instance|Memory_syncread_syncwrite:mem1|Memory~114 ; final:add_instance|Memory_syncread_syncwrite:mem1|Memory~114 ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.747      ;
; 2.541  ; final:add_instance|fsm_state.s14                             ; final:add_instance|fsm_state.s5                              ; final:add_instance|fsm_state.s14        ; input_vector[1] ; 0.000        ; 3.819      ; 6.957      ;
; 2.643  ; final:add_instance|reg_read_addr_2_dummy[2]                  ; final:add_instance|T2[12]                                    ; final:add_instance|fsm_state.s1         ; input_vector[1] ; -0.500       ; 1.762      ; 4.126      ;
; 2.652  ; final:add_instance|T3[2]                                     ; final:add_instance|T3[2]                                     ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.873      ;
; 2.654  ; final:add_instance|fsm_state.s19                             ; final:add_instance|fsm_state.s20                             ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.875      ;
; 2.658  ; final:add_instance|fsm_state.s32                             ; final:add_instance|IP[10]                                    ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.879      ;
; 2.699  ; final:add_instance|T3[1]                                     ; final:add_instance|T3[1]                                     ; input_vector[1]                         ; input_vector[1] ; 0.000        ; 0.000      ; 2.920      ;
; 2.798  ; final:add_instance|fsm_state.s1                              ; final:add_instance|T1[1]                                     ; final:add_instance|fsm_state.s1         ; input_vector[1] ; -0.500       ; 3.819      ; 6.714      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'final:add_instance|fsm_state.s1'                                                                                                                                                               ;
+--------+----------------------------------+---------------------------------------------+----------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock                     ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+----------------------------------+---------------------------------+--------------+------------+------------+
; -1.107 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_en_dummy       ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s1 ; 0.000        ; 5.280      ; 4.549      ;
; -0.607 ; final:add_instance|fsm_state.s14 ; final:add_instance|reg_write_en_dummy       ; final:add_instance|fsm_state.s14 ; final:add_instance|fsm_state.s1 ; -0.500       ; 5.280      ; 4.549      ;
; 2.010  ; final:add_instance|fsm_state.s21 ; final:add_instance|reg_read_addr_1_dummy[2] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 0.000        ; -0.010     ; 2.000      ;
; 2.313  ; final:add_instance|IR[9]         ; final:add_instance|reg_read_addr_1_dummy[0] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 0.000        ; 1.196      ; 3.509      ;
; 2.353  ; final:add_instance|T3[2]         ; final:add_instance|reg_read_addr_1_dummy[2] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 0.000        ; -0.010     ; 2.343      ;
; 2.908  ; final:add_instance|fsm_state.s21 ; final:add_instance|reg_read_addr_1_dummy[1] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 0.000        ; 0.677      ; 3.585      ;
; 2.962  ; final:add_instance|T3[1]         ; final:add_instance|reg_read_addr_1_dummy[1] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 0.000        ; 0.677      ; 3.639      ;
; 2.982  ; final:add_instance|IR[8]         ; final:add_instance|reg_read_addr_1_dummy[1] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 0.000        ; 0.677      ; 3.659      ;
; 3.031  ; final:add_instance|T3[0]         ; final:add_instance|reg_read_addr_1_dummy[0] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 0.000        ; 1.196      ; 4.227      ;
; 3.205  ; final:add_instance|fsm_state.s26 ; final:add_instance|reg_write_en_dummy       ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; -0.500       ; 1.461      ; 4.166      ;
; 3.260  ; final:add_instance|IR[7]         ; final:add_instance|reg_read_addr_2_dummy[1] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; -0.500       ; -1.271     ; 1.489      ;
; 3.374  ; final:add_instance|fsm_state.s21 ; final:add_instance|reg_read_addr_1_dummy[0] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; 0.000        ; 1.196      ; 4.570      ;
; 3.687  ; final:add_instance|fsm_state.s8  ; final:add_instance|reg_write_en_dummy       ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; -0.500       ; 1.461      ; 4.648      ;
; 3.737  ; final:add_instance|fsm_state.s29 ; final:add_instance|reg_write_en_dummy       ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; -0.500       ; 1.461      ; 4.698      ;
; 3.753  ; final:add_instance|IR[8]         ; final:add_instance|reg_read_addr_2_dummy[2] ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; -0.500       ; -1.762     ; 1.491      ;
; 4.018  ; final:add_instance|fsm_state.s4  ; final:add_instance|reg_write_en_dummy       ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; -0.500       ; 1.461      ; 4.979      ;
; 4.108  ; final:add_instance|fsm_state.s18 ; final:add_instance|reg_write_en_dummy       ; input_vector[1]                  ; final:add_instance|fsm_state.s1 ; -0.500       ; 1.461      ; 5.069      ;
+--------+----------------------------------+---------------------------------------------+----------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'final:add_instance|fsm_state.s0'                                                                                                                              ;
+-------+----------------------------------+------------------------------+-----------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                      ; Launch Clock    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------+-----------------+---------------------------------+--------------+------------+------------+
; 3.291 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[9]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.207      ; 2.998      ;
; 3.508 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[1]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; -0.021     ; 2.987      ;
; 3.604 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[9]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.207      ; 3.311      ;
; 3.661 ; final:add_instance|IP[9]         ; final:add_instance|addr[9]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.207      ; 3.368      ;
; 4.139 ; final:add_instance|IP[0]         ; final:add_instance|addr[0]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.597      ; 4.236      ;
; 4.154 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[1]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; -0.021     ; 3.633      ;
; 4.406 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[7]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.374      ; 4.280      ;
; 4.510 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[3]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; -0.294     ; 3.716      ;
; 4.558 ; final:add_instance|T1[9]         ; final:add_instance|addr[9]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.207      ; 4.265      ;
; 4.587 ; final:add_instance|T1[4]         ; final:add_instance|addr[4]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.966      ; 5.053      ;
; 4.658 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[2]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.811      ; 4.969      ;
; 4.679 ; final:add_instance|T3[8]         ; final:add_instance|addr[8]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.848      ; 5.027      ;
; 4.692 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[7]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.374      ; 4.566      ;
; 4.695 ; final:add_instance|IP[4]         ; final:add_instance|addr[4]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.966      ; 5.161      ;
; 4.714 ; final:add_instance|fsm_state.s15 ; final:add_instance|mem_read  ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.374      ; 4.588      ;
; 4.727 ; final:add_instance|fsm_state.s15 ; final:add_instance|mem_write ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.365      ; 4.592      ;
; 4.739 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[9]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.207      ; 4.446      ;
; 4.743 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[4]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.966      ; 5.209      ;
; 4.763 ; final:add_instance|fsm_state.s22 ; final:add_instance|mem_read  ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.374      ; 4.637      ;
; 4.776 ; final:add_instance|fsm_state.s22 ; final:add_instance|mem_write ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.365      ; 4.641      ;
; 4.815 ; final:add_instance|IP[8]         ; final:add_instance|addr[8]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.848      ; 5.163      ;
; 4.841 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[2]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.811      ; 5.152      ;
; 4.909 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[0]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.597      ; 5.006      ;
; 5.028 ; final:add_instance|T1[7]         ; final:add_instance|addr[7]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.374      ; 4.902      ;
; 5.030 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[9]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.207      ; 4.737      ;
; 5.049 ; final:add_instance|T3[3]         ; final:add_instance|addr[3]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; -0.294     ; 4.255      ;
; 5.053 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[6]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.550      ; 5.103      ;
; 5.076 ; final:add_instance|T1[1]         ; final:add_instance|addr[1]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; -0.021     ; 4.555      ;
; 5.151 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[4]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.966      ; 5.617      ;
; 5.174 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[7]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.374      ; 5.048      ;
; 5.177 ; final:add_instance|T1[0]         ; final:add_instance|addr[0]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.597      ; 5.274      ;
; 5.187 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[8]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.848      ; 5.535      ;
; 5.189 ; final:add_instance|T1[5]         ; final:add_instance|addr[5]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.959      ; 5.648      ;
; 5.189 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[3]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; -0.294     ; 4.395      ;
; 5.192 ; final:add_instance|T3[6]         ; final:add_instance|addr[6]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.550      ; 5.242      ;
; 5.207 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[4]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.966      ; 5.673      ;
; 5.209 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[8]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.848      ; 5.557      ;
; 5.220 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[7]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.374      ; 5.094      ;
; 5.227 ; final:add_instance|T3[0]         ; final:add_instance|addr[0]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.597      ; 5.324      ;
; 5.291 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[6]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.550      ; 5.341      ;
; 5.302 ; final:add_instance|T3[2]         ; final:add_instance|addr[2]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.811      ; 5.613      ;
; 5.307 ; final:add_instance|T3[4]         ; final:add_instance|addr[4]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.966      ; 5.773      ;
; 5.311 ; final:add_instance|IP[2]         ; final:add_instance|addr[2]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.811      ; 5.622      ;
; 5.346 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[5]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.959      ; 5.805      ;
; 5.370 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[8]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.848      ; 5.718      ;
; 5.388 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[1]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; -0.021     ; 4.867      ;
; 5.402 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[0]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.597      ; 5.499      ;
; 5.429 ; final:add_instance|IP[7]         ; final:add_instance|addr[7]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.374      ; 5.303      ;
; 5.447 ; final:add_instance|IP[6]         ; final:add_instance|addr[6]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.550      ; 5.497      ;
; 5.465 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[6]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.550      ; 5.515      ;
; 5.472 ; final:add_instance|T1[8]         ; final:add_instance|addr[8]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.848      ; 5.820      ;
; 5.551 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[0]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.597      ; 5.648      ;
; 5.565 ; final:add_instance|T3[9]         ; final:add_instance|addr[9]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.207      ; 5.272      ;
; 5.571 ; final:add_instance|IP[1]         ; final:add_instance|addr[1]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; -0.021     ; 5.050      ;
; 5.580 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[4]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.966      ; 6.046      ;
; 5.581 ; final:add_instance|IP[5]         ; final:add_instance|addr[5]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.959      ; 6.040      ;
; 5.583 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[6]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.550      ; 5.633      ;
; 5.633 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[8]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.848      ; 5.981      ;
; 5.664 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[3]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; -0.294     ; 4.870      ;
; 5.686 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[1]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; -0.021     ; 5.165      ;
; 5.716 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[5]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.959      ; 6.175      ;
; 5.847 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[2]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.811      ; 6.158      ;
; 5.855 ; final:add_instance|T1[3]         ; final:add_instance|addr[3]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; -0.294     ; 5.061      ;
; 5.866 ; final:add_instance|T3[7]         ; final:add_instance|addr[7]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.374      ; 5.740      ;
; 5.913 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[0]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.597      ; 6.010      ;
; 5.925 ; final:add_instance|fsm_state.s22 ; final:add_instance|addr[5]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.959      ; 6.384      ;
; 5.947 ; final:add_instance|T3[5]         ; final:add_instance|addr[5]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.959      ; 6.406      ;
; 5.961 ; final:add_instance|T1[6]         ; final:add_instance|addr[6]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.550      ; 6.011      ;
; 5.991 ; final:add_instance|fsm_state.s15 ; final:add_instance|addr[5]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.959      ; 6.450      ;
; 6.039 ; final:add_instance|T3[1]         ; final:add_instance|addr[1]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; -0.021     ; 5.518      ;
; 6.055 ; final:add_instance|fsm_state.s12 ; final:add_instance|addr[2]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.811      ; 6.366      ;
; 6.078 ; final:add_instance|fsm_state.s17 ; final:add_instance|addr[3]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; -0.294     ; 5.284      ;
; 6.211 ; final:add_instance|T1[2]         ; final:add_instance|addr[2]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; 0.811      ; 6.522      ;
; 6.624 ; final:add_instance|IP[3]         ; final:add_instance|addr[3]   ; input_vector[1] ; final:add_instance|fsm_state.s0 ; -0.500       ; -0.294     ; 5.830      ;
+-------+----------------------------------+------------------------------+-----------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; 0        ; 0        ; 15       ; 15       ;
; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0        ; 0        ; 0        ; 526      ;
; final:add_instance|IR[0]                ; final:add_instance|alu_control_dummy[0] ; 0        ; 0        ; 0        ; 16       ;
; input_vector[1]                         ; final:add_instance|fsm_state.s0         ; 0        ; 0        ; 74       ; 0        ;
; final:add_instance|fsm_state.s14        ; final:add_instance|fsm_state.s1         ; 0        ; 0        ; 1        ; 1        ;
; input_vector[1]                         ; final:add_instance|fsm_state.s1         ; 8        ; 0        ; 7        ; 0        ;
; final:add_instance|fsm_state.s11        ; final:add_instance|fsm_state.s11        ; 0        ; 0        ; 69       ; 69       ;
; final:add_instance|IR[0]                ; final:add_instance|fsm_state.s11        ; 0        ; 0        ; 4        ; 4        ;
; input_vector[1]                         ; final:add_instance|fsm_state.s11        ; 0        ; 0        ; 347      ; 0        ;
; final:add_instance|fsm_state.s14        ; final:add_instance|fsm_state.s14        ; 31       ; 31       ; 1        ; 1        ;
; input_vector[1]                         ; final:add_instance|fsm_state.s14        ; 215      ; 0        ; 5        ; 0        ;
; final:add_instance|fsm_state.s11        ; final:add_instance|IR[0]                ; 0        ; 0        ; 3        ; 3        ;
; final:add_instance|IR[0]                ; final:add_instance|IR[0]                ; 0        ; 0        ; 2        ; 2        ;
; input_vector[1]                         ; final:add_instance|IR[0]                ; 0        ; 0        ; 25       ; 0        ;
; final:add_instance|alu_control_dummy[0] ; input_vector[1]                         ; 2        ; 98       ; 0        ; 0        ;
; final:add_instance|fsm_state.s0         ; input_vector[1]                         ; 1        ; 146      ; 0        ; 0        ;
; final:add_instance|fsm_state.s1         ; input_vector[1]                         ; 260      ; 223      ; 0        ; 0        ;
; final:add_instance|fsm_state.s11        ; input_vector[1]                         ; 36       ; 105      ; 0        ; 0        ;
; final:add_instance|fsm_state.s14        ; input_vector[1]                         ; 513      ; 129      ; 0        ; 0        ;
; final:add_instance|IR[0]                ; input_vector[1]                         ; 10       ; 14       ; 0        ; 0        ;
; input_vector[1]                         ; input_vector[1]                         ; 1249     ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; 0        ; 0        ; 15       ; 15       ;
; final:add_instance|fsm_state.s11        ; final:add_instance|alu_control_dummy[0] ; 0        ; 0        ; 0        ; 526      ;
; final:add_instance|IR[0]                ; final:add_instance|alu_control_dummy[0] ; 0        ; 0        ; 0        ; 16       ;
; input_vector[1]                         ; final:add_instance|fsm_state.s0         ; 0        ; 0        ; 74       ; 0        ;
; final:add_instance|fsm_state.s14        ; final:add_instance|fsm_state.s1         ; 0        ; 0        ; 1        ; 1        ;
; input_vector[1]                         ; final:add_instance|fsm_state.s1         ; 8        ; 0        ; 7        ; 0        ;
; final:add_instance|fsm_state.s11        ; final:add_instance|fsm_state.s11        ; 0        ; 0        ; 69       ; 69       ;
; final:add_instance|IR[0]                ; final:add_instance|fsm_state.s11        ; 0        ; 0        ; 4        ; 4        ;
; input_vector[1]                         ; final:add_instance|fsm_state.s11        ; 0        ; 0        ; 347      ; 0        ;
; final:add_instance|fsm_state.s14        ; final:add_instance|fsm_state.s14        ; 31       ; 31       ; 1        ; 1        ;
; input_vector[1]                         ; final:add_instance|fsm_state.s14        ; 215      ; 0        ; 5        ; 0        ;
; final:add_instance|fsm_state.s11        ; final:add_instance|IR[0]                ; 0        ; 0        ; 3        ; 3        ;
; final:add_instance|IR[0]                ; final:add_instance|IR[0]                ; 0        ; 0        ; 2        ; 2        ;
; input_vector[1]                         ; final:add_instance|IR[0]                ; 0        ; 0        ; 25       ; 0        ;
; final:add_instance|alu_control_dummy[0] ; input_vector[1]                         ; 2        ; 98       ; 0        ; 0        ;
; final:add_instance|fsm_state.s0         ; input_vector[1]                         ; 1        ; 146      ; 0        ; 0        ;
; final:add_instance|fsm_state.s1         ; input_vector[1]                         ; 260      ; 223      ; 0        ; 0        ;
; final:add_instance|fsm_state.s11        ; input_vector[1]                         ; 36       ; 105      ; 0        ; 0        ;
; final:add_instance|fsm_state.s14        ; input_vector[1]                         ; 513      ; 129      ; 0        ; 0        ;
; final:add_instance|IR[0]                ; input_vector[1]                         ; 10       ; 14       ; 0        ; 0        ;
; input_vector[1]                         ; input_vector[1]                         ; 1249     ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 233   ; 233  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 219   ; 219  ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                   ;
+-----------------------------------------+-----------------------------------------+------+-------------+
; Target                                  ; Clock                                   ; Type ; Status      ;
+-----------------------------------------+-----------------------------------------+------+-------------+
; final:add_instance|IR[0]                ; final:add_instance|IR[0]                ; Base ; Constrained ;
; final:add_instance|alu_control_dummy[0] ; final:add_instance|alu_control_dummy[0] ; Base ; Constrained ;
; final:add_instance|fsm_state.s0         ; final:add_instance|fsm_state.s0         ; Base ; Constrained ;
; final:add_instance|fsm_state.s1         ; final:add_instance|fsm_state.s1         ; Base ; Constrained ;
; final:add_instance|fsm_state.s11        ; final:add_instance|fsm_state.s11        ; Base ; Constrained ;
; final:add_instance|fsm_state.s14        ; final:add_instance|fsm_state.s14        ; Base ; Constrained ;
; input_vector[1]                         ; input_vector[1]                         ; Base ; Constrained ;
+-----------------------------------------+-----------------------------------------+------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; input_vector[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; output_vector[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; input_vector[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; output_vector[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_vector[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon May  6 10:48:14 2019
Info: Command: quartus_sta Digi_attempt2 -c DUT
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (335093): The Timing Analyzer is analyzing 91 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name input_vector[1] input_vector[1]
    Info (332105): create_clock -period 1.000 -name final:add_instance|IR[0] final:add_instance|IR[0]
    Info (332105): create_clock -period 1.000 -name final:add_instance|alu_control_dummy[0] final:add_instance|alu_control_dummy[0]
    Info (332105): create_clock -period 1.000 -name final:add_instance|fsm_state.s14 final:add_instance|fsm_state.s14
    Info (332105): create_clock -period 1.000 -name final:add_instance|fsm_state.s0 final:add_instance|fsm_state.s0
    Info (332105): create_clock -period 1.000 -name final:add_instance|fsm_state.s11 final:add_instance|fsm_state.s11
    Info (332105): create_clock -period 1.000 -name final:add_instance|fsm_state.s1 final:add_instance|fsm_state.s1
Warning (332125): Found combinational loop of 2 nodes File: /home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl Line: 87
    Warning (332126): Node "add_instance|Selector75~5|combout"
    Warning (332126): Node "add_instance|Selector75~5|datad"
Warning (332125): Found combinational loop of 2 nodes File: /home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl Line: 87
    Warning (332126): Node "add_instance|Selector76~5|combout"
    Warning (332126): Node "add_instance|Selector76~5|datad"
Warning (332125): Found combinational loop of 2 nodes File: /home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl Line: 87
    Warning (332126): Node "add_instance|Selector77~5|combout"
    Warning (332126): Node "add_instance|Selector77~5|datad"
Warning (332125): Found combinational loop of 2 nodes File: /home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl Line: 87
    Warning (332126): Node "add_instance|Selector78~5|combout"
    Warning (332126): Node "add_instance|Selector78~5|datad"
Warning (332125): Found combinational loop of 2 nodes File: /home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl Line: 87
    Warning (332126): Node "add_instance|Selector79~4|combout"
    Warning (332126): Node "add_instance|Selector79~4|datac"
Warning (332125): Found combinational loop of 2 nodes File: /home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl Line: 87
    Warning (332126): Node "add_instance|Selector80~5|combout"
    Warning (332126): Node "add_instance|Selector80~5|datac"
Warning (332125): Found combinational loop of 2 nodes File: /home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl Line: 87
    Warning (332126): Node "add_instance|Selector81~5|combout"
    Warning (332126): Node "add_instance|Selector81~5|datad"
Warning (332125): Found combinational loop of 2 nodes File: /home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl Line: 87
    Warning (332126): Node "add_instance|Selector82~5|combout"
    Warning (332126): Node "add_instance|Selector82~5|datad"
Warning (332125): Found combinational loop of 2 nodes File: /home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl Line: 87
    Warning (332126): Node "add_instance|Selector83~5|combout"
    Warning (332126): Node "add_instance|Selector83~5|datad"
Warning (332125): Found combinational loop of 2 nodes File: /home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl Line: 87
    Warning (332126): Node "add_instance|Selector84~4|combout"
    Warning (332126): Node "add_instance|Selector84~4|datac"
Warning (332125): Found combinational loop of 2 nodes File: /home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl Line: 87
    Warning (332126): Node "add_instance|Selector85~4|combout"
    Warning (332126): Node "add_instance|Selector85~4|datad"
Warning (332125): Found combinational loop of 2 nodes File: /home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl Line: 87
    Warning (332126): Node "add_instance|Selector86~4|combout"
    Warning (332126): Node "add_instance|Selector86~4|datac"
Warning (332125): Found combinational loop of 2 nodes File: /home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl Line: 87
    Warning (332126): Node "add_instance|Selector87~4|combout"
    Warning (332126): Node "add_instance|Selector87~4|datad"
Warning (332125): Found combinational loop of 2 nodes File: /home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl Line: 87
    Warning (332126): Node "add_instance|Selector88~5|combout"
    Warning (332126): Node "add_instance|Selector88~5|datad"
Warning (332125): Found combinational loop of 2 nodes File: /home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl Line: 87
    Warning (332126): Node "add_instance|Selector89~5|combout"
    Warning (332126): Node "add_instance|Selector89~5|datad"
Warning (332125): Found combinational loop of 2 nodes File: /home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl Line: 87
    Warning (332126): Node "add_instance|Selector90~5|combout"
    Warning (332126): Node "add_instance|Selector90~5|datad"
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -20.527
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -20.527           -2228.370 input_vector[1] 
    Info (332119):   -18.607            -225.234 final:add_instance|alu_control_dummy[0] 
    Info (332119):    -8.310             -69.650 final:add_instance|fsm_state.s14 
    Info (332119):    -7.718             -19.474 final:add_instance|IR[0] 
    Info (332119):    -7.454             -79.184 final:add_instance|fsm_state.s0 
    Info (332119):    -6.619            -184.915 final:add_instance|fsm_state.s11 
    Info (332119):    -4.967             -26.330 final:add_instance|fsm_state.s1 
Info (332146): Worst-case hold slack is -5.438
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.438             -59.400 final:add_instance|alu_control_dummy[0] 
    Info (332119):    -3.956              -6.243 final:add_instance|IR[0] 
    Info (332119):    -3.931             -88.721 final:add_instance|fsm_state.s11 
    Info (332119):    -3.914             -48.272 final:add_instance|fsm_state.s14 
    Info (332119):    -1.981              -2.871 input_vector[1] 
    Info (332119):    -1.107              -1.107 final:add_instance|fsm_state.s1 
    Info (332119):     3.291               0.000 final:add_instance|fsm_state.s0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 input_vector[1] 
    Info (332119):     0.500               0.000 final:add_instance|IR[0] 
    Info (332119):     0.500               0.000 final:add_instance|alu_control_dummy[0] 
    Info (332119):     0.500               0.000 final:add_instance|fsm_state.s0 
    Info (332119):     0.500               0.000 final:add_instance|fsm_state.s1 
    Info (332119):     0.500               0.000 final:add_instance|fsm_state.s11 
    Info (332119):     0.500               0.000 final:add_instance|fsm_state.s14 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 728 megabytes
    Info: Processing ended: Mon May  6 10:48:16 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


