m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-final/simulation/modelsim
Eparallel2serial
Z1 w1651262787
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-final/parallel2serial.vhd
Z5 FC:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-final/parallel2serial.vhd
l0
L4
Vn=>hac^VNjF^iUKkI7]351
!s100 9hTOIdmLYiazZD8VoTgI?3
Z6 OV;C;10.5b;63
31
Z7 !s110 1651722212
!i10b 1
Z8 !s108 1651722212.000000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-final/parallel2serial.vhd|
Z10 !s107 C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-final/parallel2serial.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Artl
R2
R3
DEx4 work 15 parallel2serial 0 22 n=>hac^VNjF^iUKkI7]351
l22
L17
VA31T[do8AFaKfV83GGZSV3
!s100 5=<[5]nGH_>ZWzdhVhQIb3
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Etb_par2ser
Z13 w1651267238
Z14 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R2
R3
R0
Z15 8C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-final/tb_par2ser.vhd
Z16 FC:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-final/tb_par2ser.vhd
l0
L12
VHznXfb81=l>`3AmcPRQba3
!s100 E_fNkGR89;41KXAMGQ6`k0
R6
31
R7
!i10b 1
R8
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-final/tb_par2ser.vhd|
Z18 !s107 C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/synth-final/tb_par2ser.vhd|
!i113 1
R11
R12
Atest
R14
R2
R3
DEx4 work 10 tb_par2ser 0 22 HznXfb81=l>`3AmcPRQba3
l49
L15
VJ0zQCTDNibjJlWTb`Q4Of3
!s100 nYgiRFN3HB?2JF>@CCdeL0
R6
31
R7
!i10b 1
R8
R17
R18
!i113 1
R11
R12
