<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.2" vendor="OpalKelly.com" name="XEM8320-AU25P" display_name="XEM8320-AU25P Development Platform" url="https://opalkelly.com/" preset_file="preset.xml">
 
  <images>
    <image name="XEM8320-AU25P-Top.jpg" display_name="XEM8320-AU25P-Top" sub_type="board">
      <description>XEM8320-AU25P Board File Image</description>
    </image>
  </images>
  
  <compatible_board_revisions>
	 <revision id="0">RevB</revision>
  </compatible_board_revisions>

  <file_version>1.0</file_version>

  <description>XEM8320-AU25P Development Platform</description>

  <jumpers>
  </jumpers>


  <components>
  
    <component name="part0" display_name="Artix UltraScale+ chip on board" type="fpga" part_name="xcau25p-ffvb676-2-e" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://opalkelly.com/products/xem8320/">
      <description>FPGA part on the board</description>

	   <interfaces>
        
		 <interface mode="slave" name="fabric_100mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="fabric_100mhz">
          <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="CLK_100_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PL_FABRICP"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="CLK_100_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PL_FABRICN"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
		 <interface mode="slave" name="ddr4_100mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="ddr4_100mhz">
          <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="c0_sys_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PL_DDR4_REFCLKP"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="c0_sys_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PL_DDR4_REFCLKN"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
        <interface mode="master" name="led_6bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_6bits" preset_proc="LED_6Bits_Preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_8bits_tri_o" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_LED_0_LS"/>
                <pin_map port_index="1" component_pin="GPIO_LED_1_LS"/>
                <pin_map port_index="2" component_pin="GPIO_LED_2_LS"/>
                <pin_map port_index="3" component_pin="GPIO_LED_3_LS"/>
                <pin_map port_index="4" component_pin="GPIO_LED_4_LS"/>
                <pin_map port_index="5" component_pin="GPIO_LED_5_LS"/>
              </pin_maps>
            </port_map>
          </port_maps>
		</interface>
		<interface mode="master" name="ddr4_sdram" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram" preset_proc="DDR4_SDRAM_Preset">
          <description>DDR4 board interface, it can use DDR4 controller IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c0_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="c0_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c0_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c0_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c0_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c0_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c0_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c0_ddr4_bg" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_bg0"/>
			  </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c0_ddr4_ck_c" dir="out" > 
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck0_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c0_ddr4_ck_t" dir="out" >
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck0_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c0_ddr4_cke" dir="out" >
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cke0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c0_ddr4_cs_n" dir="out" >
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cs0_n"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="DM_N" physical_port="c0_ddr4_dm_dbi_n" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dm_dbi_n1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c0_ddr4_dq" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c0_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c0_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c0_ddr4_dq15"/>
			
              </pin_maps>
            </port_map>
			
            <port_map logical_port="DQS_C" physical_port="c0_ddr4_dqs_c" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs0_c"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dqs1_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c0_ddr4_dqs_t" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs0_t"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dqs1_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c0_ddr4_odt" dir="out" >
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_odt0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c0_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
       </interfaces>
    </component>
	
	 <component name="ddr4_sdram" display_name="DDR4 SDRAM" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT40A512M16LY-075" vendor="Micron" spec_url="https://www.micron.com/parts/dram/ddr4-sdram/mt40a256m16ge-075e">
      <description>8Gb DDR4 Memory</description>
      <component_modes>
          <component_mode name="ddr4mig_with_ddr4_refclk" display_name="ddr4 mig using ddr4_100mhz">
              <interfaces>
                  <interface name="ddr4_100mhz"/>
                  <interface name="ddr4_sdram"/>
              </interfaces>
              <preferred_ips>
                  <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
              </preferred_ips>
          </component_mode>
      </component_modes>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="1GB"/>
      </parameters>
    </component>

    <component name="led_6bits" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>LEDs, 5 to 0</description>
    </component>
	
	<component name="ddr4_100mhz" display_name="DDR4 MIG REFCLK (100MHz)" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="ASDMPLV-100.000MHZ-LR-T" vendor="Abracon LLC" spec_url="https://abracon.com/">
        <description>100MHZ fixed-frequency clock oscillator used for MIG refclk</description>
        <component_modes>
            <component_mode name="ddr4_refclk_with_ddr4mig" display_name="ddr4_100mhz used with ddr4 mig">
                <interfaces>
                    <interface name="ddr4_100mhz"/>
                    <interface name="ddr4_sdram"/>
                </interfaces>
                <preferred_ips>
                    <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
                </preferred_ips>
            </component_mode>
        </component_modes>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>
    
	<component name="fabric_100mhz" display_name="Fabric Fixed-Frequency Clock Oscillator (100MHz)" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="ASDMPLV-100.000MHZ-LR-T" vendor="Abracon LLC" spec_url="https://abracon.com/">
      <description>100MHZ fixed-frequency clock oscillator</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>
    
    </components>
  
  <connections>
  
  	<connection name="Part0_DDR4_SDRAM" component1="part0" component2="ddr4_sdram">
      <connection_map name="Part0_DDR4_SDRAM_1" typical_delay="5" c1_st_index="2" c1_end_index="50" c2_st_index="0" c2_end_index="48"/>
    </connection>
    
	<connection name="Part0_led_6bits" component1="part0" component2="led_6bits">
      <connection_map name="Part0_led_6bits_1" typical_delay="5" c1_st_index="51" c1_end_index="56" c2_st_index="0" c2_end_index="5"/>
    </connection>	

	<connection name="Part0_DDR4_REFCLK_100MZ" component1="part0" component2="ddr4_100mhz">
		  <connection_map name="Part0_DDR4_REFCLK_100MZ_1" typical_delay="5" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
	</connection>
    
	<connection name="Part0_FABRIC_100MZ" component1="part0" component2="fabric_100mhz">
		  <connection_map name="Part0_FABRIC_100MZ_1" typical_delay="5" c1_st_index="57" c1_end_index="58" c2_st_index="0" c2_end_index="1"/>
	</connection>
  </connections>
  
</board>
