Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May  7 17:48:51 2023
| Host         : Linplusir-windows running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      4 |            1 |
|      6 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            7 |
| No           | No                    | Yes                    |              33 |           13 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------+----------------------------+------------------+----------------+
|         Clock Signal        |     Enable Signal    |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------+----------------------------+------------------+----------------+
|  mips/c/u2/a_reg[2]/G0      |                      |                            |                1 |              1 |
|  mips/c/u2/a_reg[2]_i_2_n_0 |                      | mips/c/u2/a_reg[1]_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG              |                      |                            |                2 |              4 |
| ~clk_IBUF_BUFG              |                      |                            |                4 |              6 |
|  clk_IBUF_BUFG              |                      | rst_IBUF                   |               13 |             33 |
|  clk_IBUF_BUFG              | mips/dp/regfile0/we3 |                            |               12 |             96 |
+-----------------------------+----------------------+----------------------------+------------------+----------------+


