set clock_constraint { \
    name clk \
    module moblie_net \
    port ap_clk \
    period 4.2 \
    uncertainty 0.525 \
}

set all_path {}

set false_path {}

