INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_FINAL/TP_BIP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
