# Program 1: 
### Statement: <Upload the SystemVerilog programs written last lab class, in .sv format. The problem statements are as follows:

Write a SV program for Control units>

### Name of file:
<ALU_Ctrl.sv, CU.sv, RISC_V_Processor.sv>

### RTL Snapshot
![Screenshot of RTL view, full screen](<ALU_Ctrl.png,RISC_V_Processor.png, Control_unit.png>)
