
---------- Begin Simulation Statistics ----------
final_tick                               10013190760826250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     60                       # Simulator instruction rate (inst/s)
host_mem_usage                                 737464                       # Number of bytes of host memory used
host_op_rate                                       60                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32346.74                       # Real time elapsed on the host
host_tick_rate                           309557993598                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1941653                       # Number of instructions simulated
sim_ops                                       1942369                       # Number of ops (including micro ops) simulated
sim_seconds                              10013.190761                       # Number of seconds simulated
sim_ticks                                10013190760826250                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            79.628023                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                 224899                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              282437                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            25463                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           353279                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             42442                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          45909                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3467                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 473183                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6018                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           237                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts            16091                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    439941                       # Number of branches committed
system.cpu0.commit.bw_lim_events                76138                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           1160                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts         121706                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts             1894153                       # Number of instructions committed
system.cpu0.commit.committedOps               1894365                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples      3368837                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.562320                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.420815                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      2496147     74.10%     74.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       537920     15.97%     90.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       110937      3.29%     93.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        99763      2.96%     96.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        26267      0.78%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        14409      0.43%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         1727      0.05%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         5529      0.16%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        76138      2.26%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      3368837                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               52026                       # Number of function calls committed.
system.cpu0.commit.int_insts                  1841319                       # Number of committed integer instructions.
system.cpu0.commit.loads                       587676                       # Number of loads committed
system.cpu0.commit.membars                        528                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass          528      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         1018969     53.79%     53.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           9910      0.52%     54.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            4134      0.22%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     54.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         587913     31.03%     85.59% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        272899     14.41%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1894365                       # Class of committed instruction
system.cpu0.commit.refs                        860824                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                    1894153                       # Number of Instructions Simulated
system.cpu0.committedOps                      1894365                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.327968                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.327968                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles                81403                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 9455                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved              223888                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts               2047866                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 1827832                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  1467082                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                 16280                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                19346                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                 2216                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     473183                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   353013                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                      1543454                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                13903                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                       2085751                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                  51304                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.107309                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           1825612                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches            267341                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.473010                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples           3394813                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.614487                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.907541                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1899693     55.96%     55.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 1138616     33.54%     89.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  202325      5.96%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  119217      3.51%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   14868      0.44%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    9590      0.28%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     845      0.02%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    4611      0.14%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5048      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             3394813                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu0.idleCycles                        1014714                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts               16312                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                  452696                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.452234                       # Inst execution rate
system.cpu0.iew.exec_refs                      922186                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    283226                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                  14723                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts               638007                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               693                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts             6004                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              288236                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts            2016065                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts               638960                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            15575                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts              1994137                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                    63                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 5717                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                 16280                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                 5832                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          483                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           33210                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         9640                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads        50331                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        15088                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            86                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         3350                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect         12962                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   784676                       # num instructions consuming a value
system.cpu0.iew.wb_count                      1972318                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.879744                       # average fanout of values written-back
system.cpu0.iew.wb_producers                   690314                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.447286                       # insts written-back per cycle
system.cpu0.iew.wb_sent                       1972709                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                 2395064                       # number of integer regfile reads
system.cpu0.int_regfile_writes                1262090                       # number of integer regfile writes
system.cpu0.ipc                              0.429559                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.429559                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass              642      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              1063057     52.90%     52.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                9942      0.49%     53.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 4138      0.21%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              645353     32.11%     85.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             286568     14.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               2009712                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                       1701                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000846                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    183     10.76%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   827     48.62%     59.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  689     40.51%     99.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.12%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses               2010757                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           7416223                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses      1972306                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes          2137837                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                   2014800                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                  2009712                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               1265                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined         121699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              311                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           105                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        46947                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples      3394813                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.591995                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.808750                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            1920767     56.58%     56.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1051515     30.97%     87.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             343281     10.11%     97.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              57418      1.69%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              14646      0.43%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               2787      0.08%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               4103      0.12%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                124      0.00%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                172      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        3394813                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.455766                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads             7207                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            3254                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads              638007                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             288236                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    114                       # number of misc regfile reads
system.cpu0.numCycles                         4409527                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.rename.BlockCycles                  20840                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps              1205316                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                  1015                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 1847096                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                 12233                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                    6                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups              2443130                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts               2034827                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands            1305837                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  1449989                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                 22773                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                 16280                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                35824                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                  100521                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups         2443118                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         24784                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               453                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                     5491                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           451                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                     5307288                       # The number of ROB reads
system.cpu0.rob.rob_writes                    4058128                       # The number of ROB writes
system.cpu0.timesIdled                          71424                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  114                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            58.805896                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                   2354                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                4003                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              441                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted             2877                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               424                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            565                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             141                       # Number of indirect misses.
system.cpu1.branchPred.lookups                   4281                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           95                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           107                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts              287                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                      3131                       # Number of branches committed
system.cpu1.commit.bw_lim_events                  707                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls            534                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts           1328                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts               15814                       # Number of instructions committed
system.cpu1.commit.committedOps                 15983                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples        42443                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.376576                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.300663                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        36470     85.93%     85.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         3082      7.26%     93.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          899      2.12%     95.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          649      1.53%     96.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          171      0.40%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          119      0.28%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          201      0.47%     97.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          145      0.34%     98.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          707      1.67%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        42443                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                 705                       # Number of function calls committed.
system.cpu1.commit.int_insts                    15546                       # Number of committed integer instructions.
system.cpu1.commit.loads                         3619                       # Number of loads committed
system.cpu1.commit.membars                        235                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass          235      1.47%      1.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu            8756     54.78%     56.25% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             12      0.08%     56.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              24      0.15%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     56.48% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           3726     23.31%     79.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          3218     20.13%     99.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%     99.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            15983                       # Class of committed instruction
system.cpu1.commit.refs                          6956                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                      15814                       # Number of Instructions Simulated
system.cpu1.committedOps                        15983                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.437208                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.437208                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                21816                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  162                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved                2117                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                 18484                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                   11695                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                     8663                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                   356                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  313                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                  336                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                       4281                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                     2347                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                        28300                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  222                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                         20743                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                   1020                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061009                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles             14038                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches              2778                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.295611                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples             42866                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.492675                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.930630                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   28824     67.24%     67.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   10668     24.89%     92.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    1416      3.30%     95.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     612      1.43%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    1090      2.54%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     206      0.48%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                       2      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       3      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      45      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               42866                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          27304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                 290                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                    3256                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.240687                       # Inst execution rate
system.cpu1.iew.exec_refs                        7286                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                      3405                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                    906                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                 4014                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts               347                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              193                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                3473                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts              17312                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                 3881                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              134                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                16889                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                    15                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                 1291                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                   356                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                 1323                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              14                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads          395                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          136                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          169                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect           121                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                     9104                       # num instructions consuming a value
system.cpu1.iew.wb_count                        16676                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.658282                       # average fanout of values written-back
system.cpu1.iew.wb_producers                     5993                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.237651                       # insts written-back per cycle
system.cpu1.iew.wb_sent                         16744                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                   21355                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  10589                       # number of integer regfile writes
system.cpu1.ipc                              0.225367                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.225367                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass              303      1.78%      1.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                 9331     54.81%     56.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  14      0.08%     56.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   24      0.14%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     56.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                4033     23.69%     80.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               3306     19.42%     99.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%     99.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.07%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 17023                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                        422                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024790                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     25      5.92%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      5.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   104     24.64%     30.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  291     68.96%     99.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     99.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.47%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                 17128                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads             77309                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses        16664                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes            18629                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                     16704                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                    17023                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                608                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined           1328                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued                1                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved            74                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined          502                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples        42866                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.397121                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.959616                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              33201     77.45%     77.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               6215     14.50%     91.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               1668      3.89%     95.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                595      1.39%     97.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                471      1.10%     98.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                544      1.27%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                121      0.28%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                 51      0.12%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          42866                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.242597                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads              176                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               2                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                4014                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               3473                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     68                       # number of misc regfile reads
system.cpu1.numCycles                           70170                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     4339878                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                   2438                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps                 9871                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                   636                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                   12264                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                     6                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups                21311                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                 17672                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands              11074                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                     8426                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 12565                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                   356                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                12854                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                    1203                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups           21299                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          6528                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               231                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                     1855                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           231                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                       58670                       # The number of ROB reads
system.cpu1.rob.rob_writes                      35045                       # The number of ROB writes
system.cpu1.timesIdled                            415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            57.969543                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                   2284                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                3940                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              399                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted             3012                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               434                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            593                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             159                       # Number of indirect misses.
system.cpu2.branchPred.lookups                   4463                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           97                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           103                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts              284                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                      3125                       # Number of branches committed
system.cpu2.commit.bw_lim_events                  766                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls            527                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts           1260                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts               15726                       # Number of instructions committed
system.cpu2.commit.committedOps                 15895                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples        46150                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.344420                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.273074                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        40441     87.63%     87.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         2899      6.28%     93.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          839      1.82%     95.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          572      1.24%     96.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          174      0.38%     97.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          111      0.24%     97.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          213      0.46%     98.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          135      0.29%     98.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          766      1.66%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        46150                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                 697                       # Number of function calls committed.
system.cpu2.commit.int_insts                    15456                       # Number of committed integer instructions.
system.cpu2.commit.loads                         3610                       # Number of loads committed
system.cpu2.commit.membars                        235                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass          235      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu            8682     54.62%     56.10% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             12      0.08%     56.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              24      0.15%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     56.33% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           3713     23.36%     79.69% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          3217     20.24%     99.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%     99.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            15895                       # Class of committed instruction
system.cpu2.commit.refs                          6942                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                      15726                       # Number of Instructions Simulated
system.cpu2.committedOps                        15895                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.383759                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.383759                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles                26694                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  124                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved                2090                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                 18571                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                   10914                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                     8207                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                   349                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                  199                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                  403                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                       4463                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                     2222                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                        32509                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  185                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                         20751                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                    928                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.064738                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles             13593                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches              2718                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.301005                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples             46567                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.453712                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.899803                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   32540     69.88%     69.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   10580     22.72%     92.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    1495      3.21%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     629      1.35%     97.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    1071      2.30%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     205      0.44%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       4      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       6      0.01%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      37      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               46567                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          22372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                 290                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                    3263                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.242200                       # Inst execution rate
system.cpu2.iew.exec_refs                        7242                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                      3381                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                   1879                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                 3990                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               342                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              247                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                3482                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts              17156                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                 3861                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              151                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                16697                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                    18                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                 1628                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                   349                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                 1681                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              15                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads          380                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          150                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          198                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect            92                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                     9216                       # num instructions consuming a value
system.cpu2.iew.wb_count                        16492                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.657227                       # average fanout of values written-back
system.cpu2.iew.wb_producers                     6057                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.239226                       # insts written-back per cycle
system.cpu2.iew.wb_sent                         16559                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                   21140                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  10403                       # number of integer regfile writes
system.cpu2.ipc                              0.228115                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.228115                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass              299      1.77%      1.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                 9201     54.61%     56.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  12      0.07%     56.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   24      0.14%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     56.60% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                4013     23.82%     80.42% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               3287     19.51%     99.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%     99.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.07%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 16848                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                        451                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.026769                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                     25      5.54%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      5.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                    79     17.52%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  345     76.50%     99.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%     99.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.44%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                 16986                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads             80688                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses        16480                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes            18405                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                     16558                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                    16848                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                598                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined           1260                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedNonSpecRemoved            71                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined          539                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples        46567                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.361801                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.933842                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              37159     79.80%     79.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               6039     12.97%     92.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               1531      3.29%     96.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                545      1.17%     97.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                536      1.15%     98.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                634      1.36%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                 64      0.14%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                 58      0.12%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          46567                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.244390                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads              320                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              44                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                3990                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               3482                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     64                       # number of misc regfile reads
system.cpu2.numCycles                           68939                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     4340886                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                   3615                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps                 9785                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                  1100                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                   11491                       # Number of cycles rename is idle
system.cpu2.rename.RenameLookups                21333                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                 17603                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands              10964                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                     8025                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 14630                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                   349                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                15043                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                    1179                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups           21321                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          8044                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               242                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                     2350                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           241                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                       62201                       # The number of ROB reads
system.cpu2.rob.rob_writes                      34727                       # The number of ROB writes
system.cpu2.timesIdled                            363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            58.194716                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                   2379                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                4088                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              422                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted             3212                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               421                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            610                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             189                       # Number of indirect misses.
system.cpu3.branchPred.lookups                   4759                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          106                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           116                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts              307                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                      3171                       # Number of branches committed
system.cpu3.commit.bw_lim_events                  755                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls            544                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts           1394                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts               15960                       # Number of instructions committed
system.cpu3.commit.committedOps                 16126                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples        46941                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.343538                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.257751                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        40994     87.33%     87.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         3065      6.53%     93.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          909      1.94%     95.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          575      1.22%     97.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          189      0.40%     97.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          129      0.27%     97.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          198      0.42%     98.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          127      0.27%     98.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          755      1.61%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        46941                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                 712                       # Number of function calls committed.
system.cpu3.commit.int_insts                    15688                       # Number of committed integer instructions.
system.cpu3.commit.loads                         3610                       # Number of loads committed
system.cpu3.commit.membars                        226                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass          226      1.40%      1.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu            8944     55.46%     56.86% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             12      0.07%     56.94% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              24      0.15%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     57.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           3726     23.11%     80.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          3182     19.73%     99.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%     99.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            16126                       # Class of committed instruction
system.cpu3.commit.refs                          6920                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                      15960                       # Number of Instructions Simulated
system.cpu3.committedOps                        16126                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.034211                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.034211                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles                27447                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  121                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved                2108                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                 19048                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                   10392                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                     8791                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                   392                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  195                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                  374                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                       4759                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                     2338                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                        33799                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  195                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                         21863                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                   1014                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.073914                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles             13089                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches              2800                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.339561                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples             47396                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.471200                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.922000                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   32745     69.09%     69.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   10877     22.95%     92.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    1695      3.58%     95.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     714      1.51%     97.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    1084      2.29%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     216      0.46%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       3      0.01%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       6      0.01%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      56      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               47396                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                          16990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                 313                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                    3293                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.262464                       # Inst execution rate
system.cpu3.iew.exec_refs                        7153                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                      3355                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                   1841                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                 3999                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               402                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              206                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                3488                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts              17521                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                 3798                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              173                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                16899                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                    10                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                  745                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                   392                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                  798                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              18                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads          389                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          178                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          234                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect            79                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                     9137                       # num instructions consuming a value
system.cpu3.iew.wb_count                        16696                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.664551                       # average fanout of values written-back
system.cpu3.iew.wb_producers                     6072                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.259311                       # insts written-back per cycle
system.cpu3.iew.wb_sent                         16781                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                   21438                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  10667                       # number of integer regfile writes
system.cpu3.ipc                              0.247880                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.247880                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass              309      1.81%      1.81% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                 9503     55.66%     57.47% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  12      0.07%     57.54% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   24      0.14%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     57.69% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                3962     23.21%     80.89% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               3250     19.04%     99.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%     99.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.07%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 17072                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                        466                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.027296                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     22      4.72%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      4.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                    95     20.39%     25.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  347     74.46%     99.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%     99.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.43%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                 17215                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads             81986                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses        16684                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes            18905                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                     16874                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                    17072                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                647                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined           1394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           103                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          653                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples        47396                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.360199                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.918618                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              37621     79.38%     79.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               6418     13.54%     92.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               1571      3.31%     96.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                540      1.14%     97.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                519      1.10%     98.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                602      1.27%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                 69      0.15%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                 56      0.12%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          47396                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.265151                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads              434                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              72                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                3999                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               3488                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     83                       # number of misc regfile reads
system.cpu3.numCycles                           64386                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     4343926                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                   2787                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps                10020                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                  2124                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                   10968                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups                21569                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                 17945                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands              11275                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                     8596                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 15790                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                   392                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                16157                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                    1255                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups           21557                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          8496                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               285                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                     2330                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           285                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                       63251                       # The number of ROB reads
system.cpu3.rob.rob_writes                      35496                       # The number of ROB writes
system.cpu3.timesIdled                            335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        12361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23728                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4090                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          887                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       143989                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11152                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       290860                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          12039                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9792                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2765                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8466                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              314                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            166                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2206                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2202                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9792                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            19                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       944576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  944576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              441                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12497                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12497    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12497                       # Request fanout histogram
system.membus.respLayer1.occupancy           63542748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            37467529                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 75                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           38                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    263505009804282.906250                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1624353669625775.750000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           37     97.37%     97.37% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::overflows            1      2.63%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 10013188555913750                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             38                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      388263500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 10013190372562750                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst         1716                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            1716                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst         1716                       # number of overall hits
system.cpu2.icache.overall_hits::total           1716                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          506                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           506                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          506                       # number of overall misses
system.cpu2.icache.overall_misses::total          506                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     24902000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     24902000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     24902000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     24902000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst         2222                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         2222                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst         2222                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         2222                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.227723                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.227723                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.227723                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.227723                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 49213.438735                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49213.438735                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 49213.438735                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49213.438735                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          151                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    50.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          433                       # number of writebacks
system.cpu2.icache.writebacks::total              433                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           41                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           41                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          465                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          465                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          465                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          465                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     22184000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     22184000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     22184000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     22184000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.209271                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.209271                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.209271                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.209271                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 47707.526882                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47707.526882                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 47707.526882                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47707.526882                       # average overall mshr miss latency
system.cpu2.icache.replacements                   433                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst         1716                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           1716                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          506                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          506                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     24902000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     24902000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst         2222                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         2222                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.227723                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.227723                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 49213.438735                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49213.438735                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           41                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          465                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          465                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     22184000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     22184000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.209271                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.209271                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 47707.526882                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47707.526882                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               2181                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              465                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             4.690323                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        353827000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.999999                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             4909                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            4909                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data         2616                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            2616                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data         2616                       # number of overall hits
system.cpu2.dcache.overall_hits::total           2616                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data         4133                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          4133                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data         4133                       # number of overall misses
system.cpu2.dcache.overall_misses::total         4133                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data    354639494                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    354639494                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data    354639494                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    354639494                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data         6749                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         6749                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data         6749                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         6749                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.612387                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.612387                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.612387                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.612387                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85806.797484                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85806.797484                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85806.797484                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85806.797484                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          734                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    56.461538                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks          315                       # number of writebacks
system.cpu2.dcache.writebacks::total              315                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data         3504                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3504                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data         3504                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3504                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data          629                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          629                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data          629                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          629                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data     38834000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     38834000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data     38834000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     38834000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.093199                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.093199                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.093199                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.093199                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 61739.268680                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 61739.268680                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 61739.268680                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 61739.268680                       # average overall mshr miss latency
system.cpu2.dcache.replacements                   315                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data         1290                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           1290                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data         2355                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2355                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data    217045500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    217045500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data         3645                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         3645                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.646091                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.646091                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 92163.694268                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 92163.694268                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data         1946                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1946                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data          409                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          409                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data     21831000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     21831000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.112209                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.112209                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 53376.528117                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 53376.528117                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data         1326                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          1326                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data         1778                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         1778                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data    137593994                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    137593994                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data         3104                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         3104                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.572809                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.572809                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77386.948256                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77386.948256                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data         1558                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1558                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data          220                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          220                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data     17003000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     17003000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.070876                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.070876                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 77286.363636                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 77286.363636                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           98                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           98                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           72                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           72                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1135000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1135000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.423529                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.423529                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 15763.888889                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 15763.888889                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           47                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           47                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           25                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       113000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       113000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.147059                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.147059                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         4520                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4520                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           61                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           61                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           42                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       239500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       239500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          103                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          103                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.407767                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.407767                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5702.380952                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5702.380952                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           41                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           41                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       202500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       202500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.398058                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.398058                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4939.024390                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4939.024390                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        55500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        55500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        51500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        51500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data           28                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total             28                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data           75                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total           75                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data       371500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total       371500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          103                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          103                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.728155                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.728155                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  4953.333333                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  4953.333333                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data           75                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total           75                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data       296500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total       296500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.728155                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.728155                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  3953.333333                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3953.333333                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.999999                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               3627                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              642                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.649533                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        353838500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.999999                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.906250                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.906250                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            14892                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           14892                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 95                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           48                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    208608132668067.718750                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   1445279271597197                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           47     97.92%     97.92% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::overflows            1      2.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 10013188556670250                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             48                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      392759000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 10013190368067250                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst         1812                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            1812                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst         1812                       # number of overall hits
system.cpu3.icache.overall_hits::total           1812                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          526                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           526                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          526                       # number of overall misses
system.cpu3.icache.overall_misses::total          526                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     20394500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     20394500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     20394500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     20394500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst         2338                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         2338                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst         2338                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         2338                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.224979                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.224979                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.224979                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.224979                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 38772.813688                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 38772.813688                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 38772.813688                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 38772.813688                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          460                       # number of writebacks
system.cpu3.icache.writebacks::total              460                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           34                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           34                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst          492                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          492                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst          492                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          492                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     18753000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     18753000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     18753000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     18753000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.210436                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.210436                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.210436                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.210436                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 38115.853659                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 38115.853659                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 38115.853659                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 38115.853659                       # average overall mshr miss latency
system.cpu3.icache.replacements                   460                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst         1812                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           1812                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          526                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          526                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     20394500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     20394500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst         2338                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         2338                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.224979                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.224979                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 38772.813688                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 38772.813688                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           34                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst          492                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          492                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     18753000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     18753000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.210436                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.210436                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 38115.853659                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 38115.853659                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               2304                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              492                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             4.682927                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        360604000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.999999                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             5168                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            5168                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data         2575                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            2575                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data         2575                       # number of overall hits
system.cpu3.dcache.overall_hits::total           2575                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data         4092                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          4092                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data         4092                       # number of overall misses
system.cpu3.dcache.overall_misses::total         4092                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data    356912994                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    356912994                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data    356912994                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    356912994                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data         6667                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         6667                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data         6667                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         6667                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.613769                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.613769                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.613769                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.613769                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 87222.139296                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 87222.139296                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 87222.139296                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 87222.139296                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          405                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    36.818182                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks          317                       # number of writebacks
system.cpu3.dcache.writebacks::total              317                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data         3474                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3474                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data         3474                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3474                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          618                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          618                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          618                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          618                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data     36990000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     36990000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data     36990000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     36990000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.092695                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.092695                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.092695                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.092695                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 59854.368932                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 59854.368932                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 59854.368932                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 59854.368932                       # average overall mshr miss latency
system.cpu3.dcache.replacements                   317                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data         1259                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           1259                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data         2333                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2333                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data    224584000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    224584000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data         3592                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3592                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.649499                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.649499                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 96264.037720                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 96264.037720                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data         1929                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1929                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data          404                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          404                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data     20329000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     20329000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.112472                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.112472                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 50319.306931                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 50319.306931                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data         1316                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          1316                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data         1759                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1759                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data    132328994                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    132328994                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data         3075                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3075                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.572033                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.572033                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 75229.672541                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 75229.672541                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data         1545                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1545                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data          214                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          214                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data     16661000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     16661000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.069593                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.069593                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 77855.140187                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 77855.140187                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data           96                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           70                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           70                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       820000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       820000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.421687                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.421687                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 11714.285714                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 11714.285714                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           47                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           47                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           23                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       128500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       128500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.138554                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.138554                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5586.956522                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5586.956522                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           64                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           64                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           38                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       193000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       193000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.372549                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.372549                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5078.947368                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5078.947368                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           36                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           36                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       160000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       160000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.352941                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.352941                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4444.444444                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4444.444444                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        28000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        28000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data           30                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total             30                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data           86                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total           86                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data       401000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total       401000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          116                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          116                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.741379                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.741379                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4662.790698                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4662.790698                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data           86                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total           86                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data       315000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total       315000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.741379                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.741379                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3662.790698                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3662.790698                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.999998                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3558                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              647                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.499227                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        360615500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.999998                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.906250                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.906250                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            14749                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           14749                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10013188556063750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::overflows            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value 10013188556063750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 10013188556063750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON     2204762500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 10013188556063750                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       273035                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          273035                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       273035                       # number of overall hits
system.cpu0.icache.overall_hits::total         273035                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        79978                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         79978                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        79978                       # number of overall misses
system.cpu0.icache.overall_misses::total        79978                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1491407996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1491407996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1491407996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1491407996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       353013                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       353013                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       353013                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       353013                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.226558                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.226558                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.226558                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.226558                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 18647.728075                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 18647.728075                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 18647.728075                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 18647.728075                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1959                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.812500                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        75315                       # number of writebacks
system.cpu0.icache.writebacks::total            75315                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4630                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4630                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4630                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4630                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        75348                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        75348                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        75348                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        75348                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1343484999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1343484999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1343484999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1343484999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.213443                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.213443                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.213443                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.213443                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17830.400263                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17830.400263                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17830.400263                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17830.400263                       # average overall mshr miss latency
system.cpu0.icache.replacements                 75315                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       273035                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         273035                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        79978                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        79978                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1491407996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1491407996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       353013                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       353013                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.226558                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.226558                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 18647.728075                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 18647.728075                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4630                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4630                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        75348                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        75348                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1343484999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1343484999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.213443                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.213443                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17830.400263                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17830.400263                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             348383                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            75348                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.623653                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           781374                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          781374                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       751313                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          751313                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       751313                       # number of overall hits
system.cpu0.dcache.overall_hits::total         751313                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       115345                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        115345                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       115345                       # number of overall misses
system.cpu0.dcache.overall_misses::total       115345                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   2479283237                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2479283237                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   2479283237                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2479283237                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       866658                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       866658                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       866658                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       866658                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.133092                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.133092                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.133092                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.133092                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21494.501166                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21494.501166                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21494.501166                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21494.501166                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        21915                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          351                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              579                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    37.849741                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        66847                       # number of writebacks
system.cpu0.dcache.writebacks::total            66847                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        48281                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        48281                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        48281                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        48281                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data        67064                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        67064                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data        67064                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        67064                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   1212188911                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1212188911                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   1212188911                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1212188911                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.077382                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.077382                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.077382                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.077382                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18075.106033                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18075.106033                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18075.106033                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18075.106033                       # average overall mshr miss latency
system.cpu0.dcache.replacements                 66847                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       518213                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         518213                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        75815                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        75815                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   1520494000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1520494000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       594028                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       594028                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.127629                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.127629                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20055.318868                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20055.318868                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        20478                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        20478                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        55337                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        55337                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    949859000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    949859000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.093156                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.093156                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17164.989067                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17164.989067                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       233100                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        233100                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        39530                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        39530                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    958789237                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    958789237                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       272630                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       272630                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.144995                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.144995                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 24254.723931                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 24254.723931                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        27803                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        27803                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11727                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11727                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    262329911                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    262329911                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043014                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043014                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 22369.737444                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22369.737444                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          222                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          222                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           83                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           83                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      2528500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2528500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.272131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.272131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 30463.855422                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 30463.855422                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           64                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           64                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       884000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       884000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.062295                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.062295                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 46526.315789                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46526.315789                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          184                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          184                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           97                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           97                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       672000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       672000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          281                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          281                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.345196                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.345196                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6927.835052                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6927.835052                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           94                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           94                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       578000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       578000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.334520                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.334520                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6148.936170                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6148.936170                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          219                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            219                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           18                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           18                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       189500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       189500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          237                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          237                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.075949                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.075949                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 10527.777778                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 10527.777778                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           18                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           18                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       171500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       171500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.075949                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.075949                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  9527.777778                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  9527.777778                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             819171                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            67009                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.224791                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    32.000000                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1801971                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1801971                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               69314                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               62186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 238                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  56                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 239                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                  46                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 307                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                  33                       # number of demand (read+write) hits
system.l2.demand_hits::total                   132419                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              69314                       # number of overall hits
system.l2.overall_hits::.cpu0.data              62186                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                238                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 56                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                239                       # number of overall hits
system.l2.overall_hits::.cpu2.data                 46                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                307                       # number of overall hits
system.l2.overall_hits::.cpu3.data                 33                       # number of overall hits
system.l2.overall_hits::total                  132419                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              6033                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              4569                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               245                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               326                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               226                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data               358                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               185                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data               340                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12282                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             6033                       # number of overall misses
system.l2.overall_misses::.cpu0.data             4569                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              245                       # number of overall misses
system.l2.overall_misses::.cpu1.data              326                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              226                       # number of overall misses
system.l2.overall_misses::.cpu2.data              358                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              185                       # number of overall misses
system.l2.overall_misses::.cpu3.data              340                       # number of overall misses
system.l2.overall_misses::total                 12282                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    493583500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    368286974                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     20644000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data     32343983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     18621999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data     36356981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     14337999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data     34909488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1019084924                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    493583500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    368286974                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     20644000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data     32343983                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     18621999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data     36356981                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     14337999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data     34909488                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1019084924                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           75347                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data           66755                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             483                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             382                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst             465                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data             404                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst             492                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data             373                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               144701                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          75347                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data          66755                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            483                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            382                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            465                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data            404                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst            492                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data            373                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              144701                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.080070                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.068444                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.507246                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.853403                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.486022                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.886139                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.376016                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.911528                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084878                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.080070                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.068444                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.507246                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.853403                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.486022                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.886139                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.376016                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.911528                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084878                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81813.939997                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80605.597286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84261.224490                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99214.671779                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 82398.225664                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101555.812849                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 77502.697297                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 102674.964706                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82973.858004                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81813.939997                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80605.597286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84261.224490                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99214.671779                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 82398.225664                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101555.812849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 77502.697297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 102674.964706                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82973.858004                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2765                       # number of writebacks
system.l2.writebacks::total                      2765                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 288                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                288                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         6032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         4567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data          297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data          338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data          312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11994                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         6032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         4567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data          297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data          338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data          312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11994                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    433202000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    322530974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     14613500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data     27712983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     12389999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data     31596481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst      8111499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data     30433488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    880590924                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    433202000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    322530974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     14613500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data     27712983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     12389999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data     31596481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst      8111499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data     30433488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    880590924                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.080056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.068414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.387164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.777487                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.344086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.836634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.205285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.836461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082888                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.080056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.068414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.387164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.777487                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.344086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.836634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.205285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.836461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082888                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71817.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70622.065689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78147.058824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93309.707071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 77437.493750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 93480.713018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 80311.871287                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 97543.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73419.286643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71817.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70622.065689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78147.058824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93309.707071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 77437.493750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 93480.713018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 80311.871287                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 97543.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73419.286643                       # average overall mshr miss latency
system.l2.replacements                          23128                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        13717                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13717                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        13717                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13717                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       129105                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           129105                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       129105                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       129105                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   44                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 38                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       784000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       784000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.950000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.463415                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20631.578947                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 20631.578947                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       758500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       758500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.950000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.463415                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19960.526316                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19960.526316                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.181818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.131579                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.181818                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.131579                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19900                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             9790                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data                8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9808                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           1761                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data            149                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data            145                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data            148                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2203                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    135941985                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data     16544493                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data     16040989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data     15958494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     184485961                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11551                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data          157                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data          151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.152454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.949045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.960265                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.973684                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.183415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 77195.902896                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111036.865772                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 110627.510345                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 107827.662162                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83743.059918                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data         1760                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data          149                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data          145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data          148                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2202                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    118324985                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data     15054493                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data     14590989                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data     14478494                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    162448961                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.152368                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.949045                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.960265                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.973684                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.183332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 67230.105114                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101036.865772                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 100627.510345                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 97827.662162                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73773.370118                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         69314                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           238                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           307                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              70098                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         6033                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          245                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          226                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          185                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6689                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    493583500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     20644000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     18621999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     14337999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    547187498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        75347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst          465                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst          492                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          76787                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.080070                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.507246                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.486022                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.376016                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.087111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81813.939997                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84261.224490                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 82398.225664                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 77502.697297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81804.081029                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           66                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           84                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           209                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         6032                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          187                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          160                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          101                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6480                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    433202000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     14613500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     12389999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst      8111499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    468316998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.080056                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.387164                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.344086                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.205285                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.084389                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71817.307692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78147.058824                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 77437.493750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 80311.871287                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72271.141667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        52396                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           48                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data           40                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data           29                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             52513                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2808                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data          177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data          213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data          192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3390                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    232344989                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data     15799490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data     20315992                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data     18950994                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    287411465                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        55204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data          225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data          253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data          221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         55903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.050866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.786667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.841897                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.868778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060641                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82743.941952                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 89262.655367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 95380.244131                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 98703.093750                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84782.143068                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           29                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           20                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           28                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           78                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2807                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data          193                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data          164                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3312                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    204205989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data     12658490                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data     17005492                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data     15954994                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    249824965                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.050848                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.657778                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.762846                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.742081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.059245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72748.838261                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 85530.337838                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 88111.357513                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 97286.548780                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75430.243056                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              19                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.904762                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       282497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        41500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        39500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       382997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.904762                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20178.357143                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        20750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20157.736842                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                      287340                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23194                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.388549                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.000001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        8.000001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.000002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        4.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        9.999998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.406250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.125000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.140625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.078125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.031250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.156250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.046875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.015625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2324506                       # Number of tag accesses
system.l2.tags.data_accesses                  2324506                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        386048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        292288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         11968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data         19008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         10240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data         21632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst          6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data         19968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             767616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       386048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        11968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst         6464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        414720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       176960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          176960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           6032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           4567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data            297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data            338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data            312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2765                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2765                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst               39                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data               29                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data                2                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data                2                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data                2                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                    77                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst           39                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               41                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks             18                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                   18                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks             18                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst              39                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data              29                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data               2                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data               2                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data               2                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                   94                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      6032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      3725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples       269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples       303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples       289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000857441250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          140                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          140                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          2572042055                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2168                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11994                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2765                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11994                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2765                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    928                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   433                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    185108994                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   55330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               392596494                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16727.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35477.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7842                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2072                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11994                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2765                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.380347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.410146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.851427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1410     40.75%     40.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          985     28.47%     69.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          337      9.74%     78.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          185      5.35%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          124      3.58%     87.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           90      2.60%     90.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           51      1.47%     91.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           44      1.27%     93.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          234      6.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3460                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.892857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     62.826867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.195411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             23     16.43%     16.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            52     37.14%     53.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            35     25.00%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           13      9.29%     87.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      1.43%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      3.57%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      2.14%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      3.57%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.71%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.71%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           140                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.485714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.463553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.877256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              106     75.71%     75.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.43%     77.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               30     21.43%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           140                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 708224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   59392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  147712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  767616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               176960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2204840500                       # Total gap between requests
system.mem_ctrls.avgGap                     149389.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       386048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       238400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        11968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data        17216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        10240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data        19392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst         6464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data        18496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       147712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 38.553944414033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 23.808594652233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1.195223409387                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1.719332070188                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1.022651045465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1.936645417349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 0.645548472450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1.847163450871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 14.751741330833                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         6032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         4567                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data          297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data          338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data          312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2765                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    184271000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    141635999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      6790250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data     15388251                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      5692001                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data     17522747                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst      3898750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data     17397496                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  53034734234                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30548.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31012.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36311.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51812.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     35575.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     51842.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     38601.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     55761.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19180735.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              8096760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4303530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            28053060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            4322160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     790432823147760.125000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     144406377502950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     3723459881723040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4658299127149260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.216257                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 9678827477056750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 334362446080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    837689500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             16607640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8827170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            50958180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            7725600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     790432823147760.125000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     144406774210410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     3723459547653600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4658299229130360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.216267                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 9678826604975750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 334362446080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1709770500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 77                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           39                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    256748471263967.937500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   1603393389458835.500000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           38     97.44%     97.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      2.56%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        43500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 10013188555802250                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             39                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      381531500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 10013190379294750                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst         1803                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1803                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst         1803                       # number of overall hits
system.cpu1.icache.overall_hits::total           1803                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          544                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           544                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          544                       # number of overall misses
system.cpu1.icache.overall_misses::total          544                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     26881500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     26881500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     26881500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     26881500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst         2347                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         2347                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst         2347                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         2347                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.231785                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.231785                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.231785                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.231785                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 49414.522059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49414.522059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 49414.522059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49414.522059                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          109                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    21.800000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          451                       # number of writebacks
system.cpu1.icache.writebacks::total              451                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           61                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           61                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          483                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          483                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          483                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          483                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     24213500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     24213500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     24213500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     24213500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.205795                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.205795                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.205795                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.205795                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 50131.469979                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50131.469979                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 50131.469979                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50131.469979                       # average overall mshr miss latency
system.cpu1.icache.replacements                   451                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst         1803                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1803                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          544                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          544                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     26881500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     26881500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst         2347                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         2347                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.231785                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.231785                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 49414.522059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49414.522059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           61                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          483                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          483                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     24213500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     24213500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.205795                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.205795                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 50131.469979                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50131.469979                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               2286                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              483                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.732919                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346480000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999999                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             5177                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            5177                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data         2815                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            2815                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data         2815                       # number of overall hits
system.cpu1.dcache.overall_hits::total           2815                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data         3958                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          3958                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data         3958                       # number of overall misses
system.cpu1.dcache.overall_misses::total         3958                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data    300750495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    300750495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data    300750495                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    300750495                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data         6773                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         6773                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data         6773                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         6773                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.584379                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.584379                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.584379                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.584379                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75985.471198                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75985.471198                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75985.471198                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75985.471198                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          447                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    37.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          319                       # number of writebacks
system.cpu1.dcache.writebacks::total              319                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         3331                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3331                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         3331                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3331                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          627                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          627                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          627                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          627                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     34835500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     34835500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     34835500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     34835500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.092573                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.092573                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.092573                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.092573                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 55559.011164                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 55559.011164                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 55559.011164                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 55559.011164                       # average overall mshr miss latency
system.cpu1.dcache.replacements                   319                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data         1594                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           1594                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         2073                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2073                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    152080500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    152080500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data         3667                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         3667                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.565312                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.565312                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73362.518090                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73362.518090                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1660                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1660                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          413                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          413                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data     17434000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     17434000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.112626                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.112626                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 42213.075061                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42213.075061                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data         1221                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1221                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data         1885                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1885                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    148669995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    148669995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data         3106                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         3106                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.606890                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.606890                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78870.023873                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78870.023873                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         1671                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1671                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          214                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          214                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data     17401500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     17401500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.068899                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.068899                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81315.420561                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81315.420561                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data           86                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           81                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           81                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1439000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1439000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.485030                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.485030                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 17765.432099                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17765.432099                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           57                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           57                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           24                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       152500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       152500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.143713                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.143713                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6354.166667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6354.166667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           65                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           65                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           38                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       175500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       175500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          103                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          103                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.368932                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.368932                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4618.421053                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4618.421053                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           37                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           37                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       140500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       140500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.359223                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.359223                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3797.297297                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3797.297297                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        31000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        31000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data           34                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total             34                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data           73                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total           73                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       368000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       368000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          107                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          107                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.682243                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.682243                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5041.095890                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5041.095890                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data           73                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total           73                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       295000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       295000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.682243                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.682243                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4041.095890                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4041.095890                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.999998                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               3799                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              643                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.908243                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346491500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.999998                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.968750                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.968750                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            14943                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           14943                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 10013190760826250                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            133442                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16482                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       130740                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20363                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             358                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           199                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            557                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12254                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         76788                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        56657                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           21                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           21                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       226010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       200875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1417                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         1477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         1363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         1528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         1444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                435585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9642368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      8550528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        59776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        44864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        57472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        46016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        60928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        44160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18506112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           24572                       # Total snoops (count)
system.tol2bus.snoopTraffic                    241408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           169499                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.117470                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.422944                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 153884     90.79%     90.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13059      7.70%     98.49% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1154      0.68%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1064      0.63%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    338      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             169499                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          289946880                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1038971                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            732418                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1045451                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            780893                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         100596986                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         113122798                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           1041454                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            753924                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
