examples/** linguist-documentation=false
*.v linguist-language=verilog

pcb/models/** linguist-vendored
