/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [15:0] _02_;
  wire [2:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(in_data[187] & celloutsig_1_3z);
  assign celloutsig_1_10z = ~(celloutsig_1_9z & celloutsig_1_2z);
  assign celloutsig_1_11z = ~(celloutsig_1_3z & celloutsig_1_6z);
  assign celloutsig_0_0z = !(in_data[86] ? in_data[29] : in_data[10]);
  assign celloutsig_0_4z = !(celloutsig_0_3z[3] ? celloutsig_0_2z : in_data[40]);
  assign celloutsig_0_13z = !(celloutsig_0_3z[2] ? celloutsig_0_10z : _00_);
  assign celloutsig_1_8z = !(celloutsig_1_2z ? celloutsig_1_5z : celloutsig_1_5z);
  assign celloutsig_1_14z = ~celloutsig_1_0z[0];
  assign celloutsig_0_10z = ~celloutsig_0_5z;
  assign celloutsig_0_14z = ~_01_;
  assign celloutsig_1_12z = ~celloutsig_1_1z;
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_0z[3]) & celloutsig_1_2z);
  assign celloutsig_1_9z = ~((celloutsig_1_5z | celloutsig_1_0z[5]) & celloutsig_1_4z);
  assign celloutsig_0_6z = ~((celloutsig_0_5z | celloutsig_0_3z[1]) & (celloutsig_0_1z | in_data[19]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & (in_data[3] | celloutsig_0_0z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[6] | in_data[107]) & (celloutsig_1_0z[6] | celloutsig_1_0z[7]));
  assign celloutsig_1_6z = ~((celloutsig_1_3z | in_data[139]) & (celloutsig_1_0z[1] | celloutsig_1_3z));
  assign celloutsig_1_2z = in_data[108] ^ in_data[147];
  assign celloutsig_1_7z = celloutsig_1_1z ^ celloutsig_1_4z;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 16'h0000;
    else _02_ <= { celloutsig_1_0z[7:2], celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_4z };
  reg [8:0] _24_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 9'h000;
    else _24_ <= { _02_[6:2], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_18z };
  assign out_data[104:96] = _24_;
  reg [2:0] _25_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _25_ <= 3'h0;
    else _25_ <= { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_2z };
  assign { _01_, _03_[1], _00_ } = _25_;
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[149:142] / { 1'h1, in_data[127:121] };
  assign celloutsig_0_2z = { in_data[77:73], celloutsig_0_1z } >= { in_data[77:73], celloutsig_0_0z };
  assign celloutsig_0_5z = in_data[80:68] >= { in_data[48:45], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_18z = { in_data[114], celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_8z } > { celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_0_11z = { celloutsig_0_7z[7:2], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_0z } > { in_data[86:69], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_1_15z = - { in_data[153:150], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z } <<< { celloutsig_0_7z[7:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } >>> { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_9z = ~((celloutsig_0_0z & in_data[58]) | celloutsig_0_7z[4]);
  assign celloutsig_1_4z = ~((celloutsig_1_2z & celloutsig_1_2z) | celloutsig_1_1z);
  assign { _03_[2], _03_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
