/*
 * Copyright 2024-2025 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */
#ifndef _FSL_IOMUXC_H_
#define _FSL_IOMUXC_H_

#include "fsl_common.h"
#ifndef CONFIG_DIRECT
#include "board.h"
#include "scmi.h"
#endif

/*!
 * @addtogroup iomuxc_driver
 * @{
 */

/*! @file */

/*******************************************************************************
 * Definitions
 ******************************************************************************/
/* Component ID definition, used by tools. */
#ifndef FSL_COMPONENT_ID
#define FSL_COMPONENT_ID "platform.drivers.iomuxc"
#endif

/*! @name Driver version */
/*@{*/
/*! @brief IOMUXC driver version 1.0.0. */
#define FSL_IOMUXC_DRIVER_VERSION (MAKE_VERSION(1, 0, 0))
/*@}*/

/*!
 * @name Pin function ID
 * The pin function ID is a tuple of \<muxRegister muxMode inputRegister inputDaisy configRegister\>
 *
 * @{
 */
#define IOMUXC_PAD_DAP_TDI__JTAG_MUX_TDI                     0x443C0000, 0x00, 0x443C092C, 0x00, 0x443C0304
#define IOMUXC_PAD_DAP_TDI__MQS2_LEFT                        0x443C0000, 0x01, 0x00000000, 0x00, 0x443C0304
#define IOMUXC_PAD_DAP_TDI__ECAT_LED_ERR                     0x443C0000, 0x02, 0x00000000, 0x00, 0x443C0304
#define IOMUXC_PAD_DAP_TDI__CAN2_TX                          0x443C0000, 0x03, 0x00000000, 0x00, 0x443C0304
#define IOMUXC_PAD_DAP_TDI__SINC_FILTER_GLUE3_BREAK          0x443C0000, 0x04, 0x00000000, 0x00, 0x443C0304
#define IOMUXC_PAD_DAP_TDI__GPIO4_IO4                        0x443C0000, 0x05, 0x00000000, 0x00, 0x443C0304
#define IOMUXC_PAD_DAP_TDI__LPUART5_RX                       0x443C0000, 0x06, 0x443C07BC, 0x00, 0x443C0304
#define IOMUXC_PAD_DAP_TDI__XBAR1_XBAR_INOUT26               0x443C0000, 0x07, 0x00000000, 0x00, 0x443C0304

#define IOMUXC_PAD_DAP_TMS_SWDIO__JTAG_MUX_TMS               0x443C0004, 0x00, 0x443C0930, 0x00, 0x443C0308
#define IOMUXC_PAD_DAP_TMS_SWDIO__CAN5_TX                    0x443C0004, 0x01, 0x00000000, 0x00, 0x443C0308
#define IOMUXC_PAD_DAP_TMS_SWDIO__GPT_MUX_INOUT10            0x443C0004, 0x02, 0x00000000, 0x00, 0x443C0308
#define IOMUXC_PAD_DAP_TMS_SWDIO__LPUART8_TX                 0x443C0004, 0x03, 0x443C07DC, 0x00, 0x443C0308
#define IOMUXC_PAD_DAP_TMS_SWDIO__SINC3_MOD_CLK1             0x443C0004, 0x04, 0x00000000, 0x00, 0x443C0308
#define IOMUXC_PAD_DAP_TMS_SWDIO__GPIO4_IO5                  0x443C0004, 0x05, 0x00000000, 0x00, 0x443C0308
#define IOMUXC_PAD_DAP_TMS_SWDIO__LPUART5_RTS_B              0x443C0004, 0x06, 0x00000000, 0x00, 0x443C0308
#define IOMUXC_PAD_DAP_TMS_SWDIO__XBAR1_XBAR_INOUT27         0x443C0004, 0x07, 0x00000000, 0x00, 0x443C0308

#define IOMUXC_PAD_DAP_TCLK_SWCLK__JTAG_MUX_TCK              0x443C0008, 0x00, 0x443C0928, 0x00, 0x443C030C
#define IOMUXC_PAD_DAP_TCLK_SWCLK__CAN5_RX                   0x443C0008, 0x01, 0x443C0688, 0x00, 0x443C030C
#define IOMUXC_PAD_DAP_TCLK_SWCLK__GPT_MUX_INOUT11           0x443C0008, 0x02, 0x00000000, 0x00, 0x443C030C
#define IOMUXC_PAD_DAP_TCLK_SWCLK__LPUART8_RX                0x443C0008, 0x03, 0x443C07D8, 0x00, 0x443C030C
#define IOMUXC_PAD_DAP_TCLK_SWCLK__SINC3_MOD_CLK0            0x443C0008, 0x04, 0x00000000, 0x00, 0x443C030C
#define IOMUXC_PAD_DAP_TCLK_SWCLK__GPIO4_IO6                 0x443C0008, 0x05, 0x00000000, 0x00, 0x443C030C
#define IOMUXC_PAD_DAP_TCLK_SWCLK__LPUART5_CTS_B             0x443C0008, 0x06, 0x443C07B8, 0x00, 0x443C030C
#define IOMUXC_PAD_DAP_TCLK_SWCLK__XBAR1_XBAR_INOUT28        0x443C0008, 0x07, 0x00000000, 0x00, 0x443C030C

#define IOMUXC_PAD_DAP_TDO_TRACESWO__JTAG_MUX_TDO            0x443C000C, 0x00, 0x00000000, 0x00, 0x443C0310
#define IOMUXC_PAD_DAP_TDO_TRACESWO__MQS2_RIGHT              0x443C000C, 0x01, 0x00000000, 0x00, 0x443C0310
#define IOMUXC_PAD_DAP_TDO_TRACESWO__ECAT_RESET_OUT          0x443C000C, 0x02, 0x00000000, 0x00, 0x443C0310
#define IOMUXC_PAD_DAP_TDO_TRACESWO__CAN2_RX                 0x443C000C, 0x03, 0x443C067C, 0x00, 0x443C0310
#define IOMUXC_PAD_DAP_TDO_TRACESWO__SINC3_MOD_CLK2          0x443C000C, 0x04, 0x00000000, 0x00, 0x443C0310
#define IOMUXC_PAD_DAP_TDO_TRACESWO__GPIO4_IO7               0x443C000C, 0x05, 0x00000000, 0x00, 0x443C0310
#define IOMUXC_PAD_DAP_TDO_TRACESWO__LPUART5_TX              0x443C000C, 0x06, 0x443C07C0, 0x00, 0x443C0310
#define IOMUXC_PAD_DAP_TDO_TRACESWO__XBAR1_XBAR_INOUT29      0x443C000C, 0x07, 0x00000000, 0x00, 0x443C0310

#define IOMUXC_PAD_GPIO_IO00__GPIO2_IO0                      0x443C0010, 0x00, 0x00000000, 0x00, 0x443C0314
#define IOMUXC_PAD_GPIO_IO00__I3C2_PUR                       0x443C0010, 0x01, 0x00000000, 0x00, 0x443C0314
#define IOMUXC_PAD_GPIO_IO00__XBAR1_XBAR_INOUT39             0x443C0010, 0x02, 0x443C08D4, 0x00, 0x443C0314
#define IOMUXC_PAD_GPIO_IO00__I3C2_PUR_B                     0x443C0010, 0x03, 0x00000000, 0x00, 0x443C0314
#define IOMUXC_PAD_GPIO_IO00__LPSPI6_PCS0                    0x443C0010, 0x04, 0x00000000, 0x00, 0x443C0314
#define IOMUXC_PAD_GPIO_IO00__LPUART5_TX                     0x443C0010, 0x05, 0x443C07C0, 0x01, 0x443C0314
#define IOMUXC_PAD_GPIO_IO00__LPI2C5_SDA                     0x443C0010, 0x06, 0x443C0740, 0x00, 0x443C0314
#define IOMUXC_PAD_GPIO_IO00__FLEXIO1_FLEXIO0                0x443C0010, 0x07, 0x00000000, 0x00, 0x443C0314

#define IOMUXC_PAD_GPIO_IO01__GPIO2_IO1                      0x443C0014, 0x00, 0x00000000, 0x00, 0x443C0318
#define IOMUXC_PAD_GPIO_IO01__I3C2_SCL                       0x443C0014, 0x01, 0x443C0720, 0x00, 0x443C0318
#define IOMUXC_PAD_GPIO_IO01__XBAR1_XBAR_INOUT40             0x443C0014, 0x02, 0x443C08D8, 0x00, 0x443C0318
#define IOMUXC_PAD_GPIO_IO01__EWM_OUT_B                      0x443C0014, 0x03, 0x00000000, 0x00, 0x443C0318
#define IOMUXC_PAD_GPIO_IO01__LPSPI6_SIN                     0x443C0014, 0x04, 0x00000000, 0x00, 0x443C0318
#define IOMUXC_PAD_GPIO_IO01__LPUART5_RX                     0x443C0014, 0x05, 0x443C07BC, 0x01, 0x443C0318
#define IOMUXC_PAD_GPIO_IO01__LPI2C5_SCL                     0x443C0014, 0x06, 0x443C073C, 0x00, 0x443C0318
#define IOMUXC_PAD_GPIO_IO01__FLEXIO1_FLEXIO1                0x443C0014, 0x07, 0x00000000, 0x00, 0x443C0318

#define IOMUXC_PAD_GPIO_IO02__GPIO2_IO2                      0x443C0018, 0x00, 0x00000000, 0x00, 0x443C031C
#define IOMUXC_PAD_GPIO_IO02__I3C2_SDA                       0x443C0018, 0x01, 0x443C0724, 0x00, 0x443C031C
#define IOMUXC_PAD_GPIO_IO02__XBAR1_XBAR_INOUT41             0x443C0018, 0x02, 0x443C08DC, 0x00, 0x443C031C
#define IOMUXC_PAD_GPIO_IO02__GPT_MUX_INOUT1                 0x443C0018, 0x03, 0x443C0700, 0x00, 0x443C031C
#define IOMUXC_PAD_GPIO_IO02__LPSPI6_SOUT                    0x443C0018, 0x04, 0x00000000, 0x00, 0x443C031C
#define IOMUXC_PAD_GPIO_IO02__LPUART5_CTS_B                  0x443C0018, 0x05, 0x443C07B8, 0x01, 0x443C031C
#define IOMUXC_PAD_GPIO_IO02__LPI2C6_SDA                     0x443C0018, 0x06, 0x443C074C, 0x00, 0x443C031C
#define IOMUXC_PAD_GPIO_IO02__FLEXIO1_FLEXIO2                0x443C0018, 0x07, 0x00000000, 0x00, 0x443C031C

#define IOMUXC_PAD_GPIO_IO03__GPIO2_IO3                      0x443C001C, 0x00, 0x00000000, 0x00, 0x443C0320
#define IOMUXC_PAD_GPIO_IO03__EWM_OUT_B                      0x443C001C, 0x01, 0x00000000, 0x00, 0x443C0320
#define IOMUXC_PAD_GPIO_IO03__XBAR1_XBAR_INOUT42             0x443C001C, 0x02, 0x443C08E0, 0x00, 0x443C0320
#define IOMUXC_PAD_GPIO_IO03__GPT_MUX_INOUT4                 0x443C001C, 0x03, 0x443C0708, 0x00, 0x443C0320
#define IOMUXC_PAD_GPIO_IO03__LPSPI6_SCK                     0x443C001C, 0x04, 0x00000000, 0x00, 0x443C0320
#define IOMUXC_PAD_GPIO_IO03__LPUART5_RTS_B                  0x443C001C, 0x05, 0x00000000, 0x00, 0x443C0320
#define IOMUXC_PAD_GPIO_IO03__LPI2C6_SCL                     0x443C001C, 0x06, 0x443C0748, 0x00, 0x443C0320
#define IOMUXC_PAD_GPIO_IO03__FLEXIO1_FLEXIO3                0x443C001C, 0x07, 0x00000000, 0x00, 0x443C0320

#define IOMUXC_PAD_GPIO_IO04__GPIO2_IO4                      0x443C0020, 0x00, 0x00000000, 0x00, 0x443C0324
#define IOMUXC_PAD_GPIO_IO04__TPM3_CH0                       0x443C0020, 0x01, 0x00000000, 0x00, 0x443C0324
#define IOMUXC_PAD_GPIO_IO04__PDM_CLK                        0x443C0020, 0x02, 0x00000000, 0x00, 0x443C0324
#define IOMUXC_PAD_GPIO_IO04__GPT_MUX_INOUT5                 0x443C0020, 0x03, 0x443C070C, 0x00, 0x443C0324
#define IOMUXC_PAD_GPIO_IO04__LPSPI7_PCS0                    0x443C0020, 0x04, 0x00000000, 0x00, 0x443C0324
#define IOMUXC_PAD_GPIO_IO04__LPUART6_TX                     0x443C0020, 0x05, 0x443C07CC, 0x00, 0x443C0324
#define IOMUXC_PAD_GPIO_IO04__LPI2C6_SDA                     0x443C0020, 0x06, 0x443C074C, 0x01, 0x443C0324
#define IOMUXC_PAD_GPIO_IO04__FLEXIO1_FLEXIO4                0x443C0020, 0x07, 0x00000000, 0x00, 0x443C0324

#define IOMUXC_PAD_GPIO_IO05__GPIO2_IO5                      0x443C0024, 0x00, 0x00000000, 0x00, 0x443C0328
#define IOMUXC_PAD_GPIO_IO05__TPM4_CH0                       0x443C0024, 0x01, 0x00000000, 0x00, 0x443C0328
#define IOMUXC_PAD_GPIO_IO05__PDM_BIT_STREAM0                0x443C0024, 0x02, 0x443C0610, 0x00, 0x443C0328
#define IOMUXC_PAD_GPIO_IO05__GPT_MUX_INOUT7                 0x443C0024, 0x03, 0x443C0714, 0x00, 0x443C0328
#define IOMUXC_PAD_GPIO_IO05__LPSPI7_SIN                     0x443C0024, 0x04, 0x00000000, 0x00, 0x443C0328
#define IOMUXC_PAD_GPIO_IO05__LPUART6_RX                     0x443C0024, 0x05, 0x443C07C8, 0x00, 0x443C0328
#define IOMUXC_PAD_GPIO_IO05__LPI2C6_SCL                     0x443C0024, 0x06, 0x443C0748, 0x01, 0x443C0328
#define IOMUXC_PAD_GPIO_IO05__FLEXIO1_FLEXIO5                0x443C0024, 0x07, 0x00000000, 0x00, 0x443C0328

#define IOMUXC_PAD_GPIO_IO06__GPIO2_IO6                      0x443C0028, 0x00, 0x00000000, 0x00, 0x443C032C
#define IOMUXC_PAD_GPIO_IO06__TPM5_CH0                       0x443C0028, 0x01, 0x00000000, 0x00, 0x443C032C
#define IOMUXC_PAD_GPIO_IO06__PDM_BIT_STREAM1                0x443C0028, 0x02, 0x443C0614, 0x00, 0x443C032C
#define IOMUXC_PAD_GPIO_IO06__GPT_MUX_INOUT8                 0x443C0028, 0x03, 0x443C0718, 0x00, 0x443C032C
#define IOMUXC_PAD_GPIO_IO06__LPSPI7_SOUT                    0x443C0028, 0x04, 0x00000000, 0x00, 0x443C032C
#define IOMUXC_PAD_GPIO_IO06__LPUART6_CTS_B                  0x443C0028, 0x05, 0x443C07C4, 0x00, 0x443C032C
#define IOMUXC_PAD_GPIO_IO06__LPI2C7_SDA                     0x443C0028, 0x06, 0x443C0754, 0x00, 0x443C032C
#define IOMUXC_PAD_GPIO_IO06__FLEXIO1_FLEXIO6                0x443C0028, 0x07, 0x00000000, 0x00, 0x443C032C

#define IOMUXC_PAD_GPIO_IO07__GPIO2_IO7                      0x443C002C, 0x00, 0x00000000, 0x00, 0x443C0330
#define IOMUXC_PAD_GPIO_IO07__LPSPI3_PCS1                    0x443C002C, 0x01, 0x443C0768, 0x00, 0x443C0330
#define IOMUXC_PAD_GPIO_IO07__XBAR1_XBAR_INOUT43             0x443C002C, 0x02, 0x443C08E4, 0x00, 0x443C0330
#define IOMUXC_PAD_GPIO_IO07__GPT_MUX_INOUT3                 0x443C002C, 0x03, 0x443C0704, 0x00, 0x443C0330
#define IOMUXC_PAD_GPIO_IO07__LPSPI7_SCK                     0x443C002C, 0x04, 0x00000000, 0x00, 0x443C0330
#define IOMUXC_PAD_GPIO_IO07__LPUART6_RTS_B                  0x443C002C, 0x05, 0x00000000, 0x00, 0x443C0330
#define IOMUXC_PAD_GPIO_IO07__LPI2C7_SCL                     0x443C002C, 0x06, 0x443C0750, 0x00, 0x443C0330
#define IOMUXC_PAD_GPIO_IO07__FLEXIO1_FLEXIO7                0x443C002C, 0x07, 0x00000000, 0x00, 0x443C0330

#define IOMUXC_PAD_GPIO_IO08__GPIO2_IO8                      0x443C0030, 0x00, 0x00000000, 0x00, 0x443C0334
#define IOMUXC_PAD_GPIO_IO08__LPSPI3_PCS0                    0x443C0030, 0x01, 0x00000000, 0x00, 0x443C0334
#define IOMUXC_PAD_GPIO_IO08__USDHC2_WP                      0x443C0030, 0x02, 0x443C0854, 0x00, 0x443C0334
#define IOMUXC_PAD_GPIO_IO08__GPT_MUX_INOUT2                 0x443C0030, 0x03, 0x00000000, 0x00, 0x443C0334
#define IOMUXC_PAD_GPIO_IO08__TPM6_CH0                       0x443C0030, 0x04, 0x00000000, 0x00, 0x443C0334
#define IOMUXC_PAD_GPIO_IO08__LPUART7_TX                     0x443C0030, 0x05, 0x443C07D4, 0x00, 0x443C0334
#define IOMUXC_PAD_GPIO_IO08__LPI2C7_SDA                     0x443C0030, 0x06, 0x443C0754, 0x01, 0x443C0334
#define IOMUXC_PAD_GPIO_IO08__FLEXIO1_FLEXIO8                0x443C0030, 0x07, 0x00000000, 0x00, 0x443C0334

#define IOMUXC_PAD_GPIO_IO09__GPIO2_IO9                      0x443C0034, 0x00, 0x00000000, 0x00, 0x443C0338
#define IOMUXC_PAD_GPIO_IO09__LPSPI3_SIN                     0x443C0034, 0x01, 0x00000000, 0x00, 0x443C0338
#define IOMUXC_PAD_GPIO_IO09__XBAR1_XBAR_INOUT44             0x443C0034, 0x02, 0x443C08E8, 0x00, 0x443C0338
#define IOMUXC_PAD_GPIO_IO09__GPT_MUX_INOUT0                 0x443C0034, 0x03, 0x443C06FC, 0x00, 0x443C0338
#define IOMUXC_PAD_GPIO_IO09__TPM3_EXTCLK                    0x443C0034, 0x04, 0x00000000, 0x00, 0x443C0338
#define IOMUXC_PAD_GPIO_IO09__LPUART7_RX                     0x443C0034, 0x05, 0x443C07D0, 0x00, 0x443C0338
#define IOMUXC_PAD_GPIO_IO09__LPI2C7_SCL                     0x443C0034, 0x06, 0x443C0750, 0x01, 0x443C0338
#define IOMUXC_PAD_GPIO_IO09__FLEXIO1_FLEXIO9                0x443C0034, 0x07, 0x00000000, 0x00, 0x443C0338

#define IOMUXC_PAD_GPIO_IO10__GPIO2_IO10                     0x443C0038, 0x00, 0x00000000, 0x00, 0x443C033C
#define IOMUXC_PAD_GPIO_IO10__LPSPI3_SOUT                    0x443C0038, 0x01, 0x00000000, 0x00, 0x443C033C
#define IOMUXC_PAD_GPIO_IO10__XBAR1_XBAR_INOUT45             0x443C0038, 0x02, 0x443C08EC, 0x00, 0x443C033C
#define IOMUXC_PAD_GPIO_IO10__GPT_MUX_INOUT6                 0x443C0038, 0x03, 0x443C0710, 0x00, 0x443C033C
#define IOMUXC_PAD_GPIO_IO10__TPM4_EXTCLK                    0x443C0038, 0x04, 0x00000000, 0x00, 0x443C033C
#define IOMUXC_PAD_GPIO_IO10__LPUART7_CTS_B                  0x443C0038, 0x05, 0x00000000, 0x00, 0x443C033C
#define IOMUXC_PAD_GPIO_IO10__LPI2C8_SDA                     0x443C0038, 0x06, 0x443C075C, 0x00, 0x443C033C
#define IOMUXC_PAD_GPIO_IO10__FLEXIO1_FLEXIO10               0x443C0038, 0x07, 0x00000000, 0x00, 0x443C033C

#define IOMUXC_PAD_GPIO_IO11__GPIO2_IO11                     0x443C003C, 0x00, 0x00000000, 0x00, 0x443C0340
#define IOMUXC_PAD_GPIO_IO11__LPSPI3_SCK                     0x443C003C, 0x01, 0x00000000, 0x00, 0x443C0340
#define IOMUXC_PAD_GPIO_IO11__XBAR1_XBAR_INOUT46             0x443C003C, 0x02, 0x443C08F0, 0x00, 0x443C0340
#define IOMUXC_PAD_GPIO_IO11__GPT_MUX_INOUT9                 0x443C003C, 0x03, 0x443C071C, 0x00, 0x443C0340
#define IOMUXC_PAD_GPIO_IO11__TPM5_EXTCLK                    0x443C003C, 0x04, 0x00000000, 0x00, 0x443C0340
#define IOMUXC_PAD_GPIO_IO11__LPUART7_RTS_B                  0x443C003C, 0x05, 0x00000000, 0x00, 0x443C0340
#define IOMUXC_PAD_GPIO_IO11__LPI2C8_SCL                     0x443C003C, 0x06, 0x443C0758, 0x00, 0x443C0340
#define IOMUXC_PAD_GPIO_IO11__FLEXIO1_FLEXIO11               0x443C003C, 0x07, 0x00000000, 0x00, 0x443C0340

#define IOMUXC_PAD_GPIO_IO12__GPIO2_IO12                     0x443C0040, 0x00, 0x00000000, 0x00, 0x443C0344
#define IOMUXC_PAD_GPIO_IO12__TPM3_CH2                       0x443C0040, 0x01, 0x00000000, 0x00, 0x443C0344
#define IOMUXC_PAD_GPIO_IO12__PDM_BIT_STREAM2                0x443C0040, 0x02, 0x443C0618, 0x00, 0x443C0344
#define IOMUXC_PAD_GPIO_IO12__FLEXIO1_FLEXIO12               0x443C0040, 0x03, 0x00000000, 0x00, 0x443C0344
#define IOMUXC_PAD_GPIO_IO12__LPSPI8_PCS0                    0x443C0040, 0x04, 0x00000000, 0x00, 0x443C0344
#define IOMUXC_PAD_GPIO_IO12__LPUART8_TX                     0x443C0040, 0x05, 0x443C07DC, 0x01, 0x443C0344
#define IOMUXC_PAD_GPIO_IO12__LPI2C8_SDA                     0x443C0040, 0x06, 0x443C075C, 0x01, 0x443C0344

#define IOMUXC_PAD_GPIO_IO13__GPIO2_IO13                     0x443C0044, 0x00, 0x00000000, 0x00, 0x443C0348
#define IOMUXC_PAD_GPIO_IO13__TPM4_CH2                       0x443C0044, 0x01, 0x00000000, 0x00, 0x443C0348
#define IOMUXC_PAD_GPIO_IO13__PDM_BIT_STREAM3                0x443C0044, 0x02, 0x443C061C, 0x00, 0x443C0348
#define IOMUXC_PAD_GPIO_IO13__XBAR1_XBAR_INOUT47             0x443C0044, 0x03, 0x443C08F4, 0x00, 0x443C0348
#define IOMUXC_PAD_GPIO_IO13__LPSPI8_SIN                     0x443C0044, 0x04, 0x00000000, 0x00, 0x443C0348
#define IOMUXC_PAD_GPIO_IO13__LPUART8_RX                     0x443C0044, 0x05, 0x443C07D8, 0x01, 0x443C0348
#define IOMUXC_PAD_GPIO_IO13__LPI2C8_SCL                     0x443C0044, 0x06, 0x443C0758, 0x01, 0x443C0348
#define IOMUXC_PAD_GPIO_IO13__FLEXIO1_FLEXIO13               0x443C0044, 0x07, 0x00000000, 0x00, 0x443C0348

#define IOMUXC_PAD_GPIO_IO14__GPIO2_IO14                     0x443C0048, 0x00, 0x00000000, 0x00, 0x443C034C
#define IOMUXC_PAD_GPIO_IO14__LPUART10_CTS_B                 0x443C0048, 0x01, 0x443C078C, 0x00, 0x443C034C
#define IOMUXC_PAD_GPIO_IO14__ECAT_SDA                       0x443C0048, 0x02, 0x443C062C, 0x00, 0x443C034C
#define IOMUXC_PAD_GPIO_IO14__XBAR1_XBAR_INOUT48             0x443C0048, 0x03, 0x443C08F8, 0x00, 0x443C034C
#define IOMUXC_PAD_GPIO_IO14__LPSPI8_SOUT                    0x443C0048, 0x04, 0x00000000, 0x00, 0x443C034C
#define IOMUXC_PAD_GPIO_IO14__LPUART8_CTS_B                  0x443C0048, 0x05, 0x00000000, 0x00, 0x443C034C
#define IOMUXC_PAD_GPIO_IO14__LPUART4_TX                     0x443C0048, 0x06, 0x443C07B4, 0x00, 0x443C034C
#define IOMUXC_PAD_GPIO_IO14__FLEXIO1_FLEXIO14               0x443C0048, 0x07, 0x00000000, 0x00, 0x443C034C

#define IOMUXC_PAD_GPIO_IO15__GPIO2_IO15                     0x443C004C, 0x00, 0x00000000, 0x00, 0x443C0350
#define IOMUXC_PAD_GPIO_IO15__LPUART10_RTS_B                 0x443C004C, 0x01, 0x00000000, 0x00, 0x443C0350
#define IOMUXC_PAD_GPIO_IO15__ECAT_SCL                       0x443C004C, 0x02, 0x00000000, 0x00, 0x443C0350
#define IOMUXC_PAD_GPIO_IO15__XBAR1_XBAR_INOUT8              0x443C004C, 0x03, 0x443C087C, 0x00, 0x443C0350
#define IOMUXC_PAD_GPIO_IO15__LPSPI8_SCK                     0x443C004C, 0x04, 0x00000000, 0x00, 0x443C0350
#define IOMUXC_PAD_GPIO_IO15__LPUART8_RTS_B                  0x443C004C, 0x05, 0x00000000, 0x00, 0x443C0350
#define IOMUXC_PAD_GPIO_IO15__LPUART4_RX                     0x443C004C, 0x06, 0x443C07B0, 0x00, 0x443C0350
#define IOMUXC_PAD_GPIO_IO15__FLEXIO1_FLEXIO15               0x443C004C, 0x07, 0x00000000, 0x00, 0x443C0350

#define IOMUXC_PAD_GPIO_IO16__GPIO2_IO16                     0x443C0050, 0x00, 0x00000000, 0x00, 0x443C0354
#define IOMUXC_PAD_GPIO_IO16__LPI2C3_SDA                     0x443C0050, 0x01, 0x443C0730, 0x00, 0x443C0354
#define IOMUXC_PAD_GPIO_IO16__CAN3_TX                        0x443C0050, 0x02, 0x00000000, 0x00, 0x443C0354
#define IOMUXC_PAD_GPIO_IO16__EWM_OUT_B                      0x443C0050, 0x03, 0x00000000, 0x00, 0x443C0354
#define IOMUXC_PAD_GPIO_IO16__LPUART11_TX                    0x443C0050, 0x04, 0x443C079C, 0x00, 0x443C0354
#define IOMUXC_PAD_GPIO_IO16__GPT_MUX_INOUT0                 0x443C0050, 0x05, 0x443C06FC, 0x01, 0x443C0354
#define IOMUXC_PAD_GPIO_IO16__FLEXPWM4_PWMA0                 0x443C0050, 0x06, 0x443C06D4, 0x00, 0x443C0354
#define IOMUXC_PAD_GPIO_IO16__XBAR1_XBAR_INOUT30             0x443C0050, 0x07, 0x443C08B0, 0x00, 0x443C0354

#define IOMUXC_PAD_GPIO_IO17__GPIO2_IO17                     0x443C0054, 0x00, 0x00000000, 0x00, 0x443C0358
#define IOMUXC_PAD_GPIO_IO17__LPI2C3_SCL                     0x443C0054, 0x01, 0x443C072C, 0x00, 0x443C0358
#define IOMUXC_PAD_GPIO_IO17__CAN3_RX                        0x443C0054, 0x02, 0x443C0680, 0x00, 0x443C0358
#define IOMUXC_PAD_GPIO_IO17__LPI2C6_HREQ                    0x443C0054, 0x03, 0x443C0744, 0x00, 0x443C0358
#define IOMUXC_PAD_GPIO_IO17__LPUART11_RX                    0x443C0054, 0x04, 0x443C0798, 0x00, 0x443C0358
#define IOMUXC_PAD_GPIO_IO17__GPT_MUX_INOUT3                 0x443C0054, 0x05, 0x443C0704, 0x01, 0x443C0358
#define IOMUXC_PAD_GPIO_IO17__FLEXPWM4_PWMB0                 0x443C0054, 0x06, 0x443C06E4, 0x00, 0x443C0358
#define IOMUXC_PAD_GPIO_IO17__XBAR1_XBAR_INOUT31             0x443C0054, 0x07, 0x443C08B4, 0x00, 0x443C0358
#define IOMUXC_PAD_GPIO_IO17__XSPI1_IPP_IND_INTFA_B          0x443C0054, 0x10, 0x00000000, 0x00, 0x443C0358

#define IOMUXC_PAD_GPIO_IO18__GPIO2_IO18                     0x443C0058, 0x00, 0x00000000, 0x00, 0x443C035C
#define IOMUXC_PAD_GPIO_IO18__LPI2C4_SDA                     0x443C0058, 0x01, 0x443C0738, 0x00, 0x443C035C
#define IOMUXC_PAD_GPIO_IO18__LPUART10_TX                    0x443C0058, 0x02, 0x443C0794, 0x00, 0x443C035C
#define IOMUXC_PAD_GPIO_IO18__LPI2C7_HREQ                    0x443C0058, 0x03, 0x00000000, 0x00, 0x443C035C
#define IOMUXC_PAD_GPIO_IO18__LPUART11_CTS_B                 0x443C0058, 0x04, 0x00000000, 0x00, 0x443C035C
#define IOMUXC_PAD_GPIO_IO18__GPT_MUX_INOUT6                 0x443C0058, 0x05, 0x443C0710, 0x01, 0x443C035C
#define IOMUXC_PAD_GPIO_IO18__FLEXPWM4_PWMA1                 0x443C0058, 0x06, 0x443C06D8, 0x00, 0x443C035C
#define IOMUXC_PAD_GPIO_IO18__XBAR1_XBAR_INOUT32             0x443C0058, 0x07, 0x443C08B8, 0x00, 0x443C035C
#define IOMUXC_PAD_GPIO_IO18__USB1_OTG_OC                    0x443C0058, 0x10, 0x00000000, 0x00, 0x443C035C

#define IOMUXC_PAD_GPIO_IO19__GPIO2_IO19                     0x443C005C, 0x00, 0x00000000, 0x00, 0x443C0360
#define IOMUXC_PAD_GPIO_IO19__LPI2C4_SCL                     0x443C005C, 0x01, 0x443C0734, 0x00, 0x443C0360
#define IOMUXC_PAD_GPIO_IO19__LPUART10_RX                    0x443C005C, 0x02, 0x443C0790, 0x00, 0x443C0360
#define IOMUXC_PAD_GPIO_IO19__LPI2C8_HREQ                    0x443C005C, 0x03, 0x00000000, 0x00, 0x443C0360
#define IOMUXC_PAD_GPIO_IO19__LPUART11_RTS_B                 0x443C005C, 0x04, 0x00000000, 0x00, 0x443C0360
#define IOMUXC_PAD_GPIO_IO19__GPT_MUX_INOUT9                 0x443C005C, 0x05, 0x443C071C, 0x01, 0x443C0360
#define IOMUXC_PAD_GPIO_IO19__FLEXPWM4_PWMB1                 0x443C005C, 0x06, 0x443C06E8, 0x00, 0x443C0360
#define IOMUXC_PAD_GPIO_IO19__XBAR1_XBAR_INOUT33             0x443C005C, 0x07, 0x443C08BC, 0x00, 0x443C0360
#define IOMUXC_PAD_GPIO_IO19__USB2_OTG_OC                    0x443C005C, 0x10, 0x00000000, 0x00, 0x443C0360

#define IOMUXC_PAD_GPIO_IO20__GPIO2_IO20                     0x443C0060, 0x00, 0x00000000, 0x00, 0x443C0364
#define IOMUXC_PAD_GPIO_IO20__PCIE1_CLKREQ_B                 0x443C0060, 0x01, 0x00000000, 0x00, 0x443C0364
#define IOMUXC_PAD_GPIO_IO20__LPUART6_TX                     0x443C0060, 0x02, 0x443C07CC, 0x01, 0x443C0364
#define IOMUXC_PAD_GPIO_IO20__LPI2C8_SDA                     0x443C0060, 0x03, 0x443C075C, 0x02, 0x443C0364
#define IOMUXC_PAD_GPIO_IO20__LPSPI4_PCS2                    0x443C0060, 0x04, 0x443C076C, 0x00, 0x443C0364
#define IOMUXC_PAD_GPIO_IO20__LPSPI3_PCS1                    0x443C0060, 0x05, 0x443C0768, 0x01, 0x443C0364
#define IOMUXC_PAD_GPIO_IO20__FLEXPWM4_PWMA2                 0x443C0060, 0x06, 0x443C06DC, 0x00, 0x443C0364
#define IOMUXC_PAD_GPIO_IO20__XBAR1_XBAR_INOUT34             0x443C0060, 0x07, 0x443C08C0, 0x00, 0x443C0364

#define IOMUXC_PAD_GPIO_IO21__GPIO2_IO21                     0x443C0064, 0x00, 0x00000000, 0x00, 0x443C0368
#define IOMUXC_PAD_GPIO_IO21__SAI2_TX_BCLK                   0x443C0064, 0x01, 0x443C07F8, 0x00, 0x443C0368
#define IOMUXC_PAD_GPIO_IO21__LPUART6_RX                     0x443C0064, 0x02, 0x443C07C8, 0x01, 0x443C0368
#define IOMUXC_PAD_GPIO_IO21__LPI2C8_SCL                     0x443C0064, 0x03, 0x443C0758, 0x02, 0x443C0368
#define IOMUXC_PAD_GPIO_IO21__LPSPI4_PCS1                    0x443C0064, 0x04, 0x00000000, 0x00, 0x443C0368
#define IOMUXC_PAD_GPIO_IO21__LPI2C3_HREQ                    0x443C0064, 0x05, 0x443C0728, 0x00, 0x443C0368
#define IOMUXC_PAD_GPIO_IO21__FLEXPWM4_PWMB2                 0x443C0064, 0x06, 0x443C06EC, 0x00, 0x443C0368
#define IOMUXC_PAD_GPIO_IO21__XBAR1_XBAR_INOUT35             0x443C0064, 0x07, 0x443C08C4, 0x00, 0x443C0368

#define IOMUXC_PAD_GPIO_IO22__GPIO2_IO22                     0x443C0068, 0x00, 0x00000000, 0x00, 0x443C036C
#define IOMUXC_PAD_GPIO_IO22__SAI2_MCLK                      0x443C0068, 0x01, 0x443C07E8, 0x00, 0x443C036C
#define IOMUXC_PAD_GPIO_IO22__LPUART6_CTS_B                  0x443C0068, 0x02, 0x443C07C4, 0x01, 0x443C036C
#define IOMUXC_PAD_GPIO_IO22__XBAR1_XBAR_INOUT9              0x443C0068, 0x03, 0x443C0880, 0x00, 0x443C036C
#define IOMUXC_PAD_GPIO_IO22__LPSPI4_PCS0                    0x443C0068, 0x04, 0x00000000, 0x00, 0x443C036C
#define IOMUXC_PAD_GPIO_IO22__FLEXPWM3_PWMA3                 0x443C0068, 0x05, 0x443C06B4, 0x00, 0x443C036C
#define IOMUXC_PAD_GPIO_IO22__FLEXPWM4_PWMA3                 0x443C0068, 0x06, 0x443C06E0, 0x00, 0x443C036C
#define IOMUXC_PAD_GPIO_IO22__SINC4_EMCLK0                   0x443C0068, 0x07, 0x443C082C, 0x00, 0x443C036C

#define IOMUXC_PAD_GPIO_IO23__GPIO2_IO23                     0x443C006C, 0x00, 0x00000000, 0x00, 0x443C0370
#define IOMUXC_PAD_GPIO_IO23__PCIE2_CLKREQ_B                 0x443C006C, 0x01, 0x00000000, 0x00, 0x443C0370
#define IOMUXC_PAD_GPIO_IO23__LPUART6_RTS_B                  0x443C006C, 0x02, 0x00000000, 0x00, 0x443C0370
#define IOMUXC_PAD_GPIO_IO23__XBAR1_XBAR_INOUT10             0x443C006C, 0x03, 0x443C0884, 0x00, 0x443C0370
#define IOMUXC_PAD_GPIO_IO23__LPSPI4_SIN                     0x443C006C, 0x04, 0x00000000, 0x00, 0x443C0370
#define IOMUXC_PAD_GPIO_IO23__FLEXPWM3_PWMB3                 0x443C006C, 0x05, 0x443C06C4, 0x00, 0x443C0370
#define IOMUXC_PAD_GPIO_IO23__FLEXPWM4_PWMB3                 0x443C006C, 0x06, 0x443C06F0, 0x00, 0x443C0370
#define IOMUXC_PAD_GPIO_IO23__SINC4_EMBIT0                   0x443C006C, 0x07, 0x443C0820, 0x00, 0x443C0370

#define IOMUXC_PAD_GPIO_IO24__GPIO2_IO24                     0x443C0070, 0x00, 0x00000000, 0x00, 0x443C0374
#define IOMUXC_PAD_GPIO_IO24__SAI2_RX_BCLK                   0x443C0070, 0x01, 0x443C07EC, 0x00, 0x443C0374
#define IOMUXC_PAD_GPIO_IO24__LPUART11_TX                    0x443C0070, 0x02, 0x443C079C, 0x01, 0x443C0374
#define IOMUXC_PAD_GPIO_IO24__LPI2C3_HREQ                    0x443C0070, 0x03, 0x443C0728, 0x01, 0x443C0374
#define IOMUXC_PAD_GPIO_IO24__LPSPI4_SOUT                    0x443C0070, 0x04, 0x00000000, 0x00, 0x443C0374
#define IOMUXC_PAD_GPIO_IO24__SINC_FILTER_GLUE2_BREAK        0x443C0070, 0x05, 0x00000000, 0x00, 0x443C0374
#define IOMUXC_PAD_GPIO_IO24__FLEXPWM4_PWMX0                 0x443C0070, 0x06, 0x443C06F4, 0x00, 0x443C0374
#define IOMUXC_PAD_GPIO_IO24__XBAR1_XBAR_INOUT36             0x443C0070, 0x07, 0x443C08C8, 0x00, 0x443C0374

#define IOMUXC_PAD_GPIO_IO25__GPIO2_IO25                     0x443C0074, 0x00, 0x00000000, 0x00, 0x443C0378
#define IOMUXC_PAD_GPIO_IO25__SAI2_RX_SYNC                   0x443C0074, 0x01, 0x443C07F4, 0x00, 0x443C0378
#define IOMUXC_PAD_GPIO_IO25__LPUART11_RX                    0x443C0074, 0x02, 0x443C0798, 0x01, 0x443C0378
#define IOMUXC_PAD_GPIO_IO25__LPI2C4_HREQ                    0x443C0074, 0x03, 0x00000000, 0x00, 0x443C0378
#define IOMUXC_PAD_GPIO_IO25__LPSPI4_SCK                     0x443C0074, 0x04, 0x00000000, 0x00, 0x443C0378
#define IOMUXC_PAD_GPIO_IO25__SINC_FILTER_GLUE1_BREAK        0x443C0074, 0x05, 0x00000000, 0x00, 0x443C0378
#define IOMUXC_PAD_GPIO_IO25__FLEXPWM4_PWMX1                 0x443C0074, 0x06, 0x443C06F8, 0x00, 0x443C0378
#define IOMUXC_PAD_GPIO_IO25__XBAR1_XBAR_INOUT37             0x443C0074, 0x07, 0x443C08CC, 0x00, 0x443C0378

#define IOMUXC_PAD_GPIO_IO26__GPIO2_IO26                     0x443C0078, 0x00, 0x00000000, 0x00, 0x443C037C
#define IOMUXC_PAD_GPIO_IO26__LPI2C5_SCL                     0x443C0078, 0x01, 0x443C073C, 0x01, 0x443C037C
#define IOMUXC_PAD_GPIO_IO26__LPUART12_TX                    0x443C0078, 0x02, 0x00000000, 0x00, 0x443C037C
#define IOMUXC_PAD_GPIO_IO26__GPT_MUX_INOUT4                 0x443C0078, 0x03, 0x443C0708, 0x01, 0x443C037C
#define IOMUXC_PAD_GPIO_IO26__FLEXIO1_3_1_FLEXIO0            0x443C0078, 0x04, 0x00000000, 0x00, 0x443C037C
#define IOMUXC_PAD_GPIO_IO26__SAI2_RX_DATA0                  0x443C0078, 0x05, 0x443C07F0, 0x00, 0x443C037C
#define IOMUXC_PAD_GPIO_IO26__FLEXPWM4_PWMX2                 0x443C0078, 0x06, 0x00000000, 0x00, 0x443C037C
#define IOMUXC_PAD_GPIO_IO26__XBAR1_XBAR_INOUT38             0x443C0078, 0x07, 0x443C08D0, 0x00, 0x443C037C

#define IOMUXC_PAD_GPIO_IO27__GPIO2_IO27                     0x443C007C, 0x00, 0x00000000, 0x00, 0x443C0380
#define IOMUXC_PAD_GPIO_IO27__LPI2C5_SDA                     0x443C007C, 0x01, 0x443C0740, 0x01, 0x443C0380
#define IOMUXC_PAD_GPIO_IO27__LPUART12_RX                    0x443C007C, 0x02, 0x00000000, 0x00, 0x443C0380
#define IOMUXC_PAD_GPIO_IO27__GPT_MUX_INOUT5                 0x443C007C, 0x03, 0x443C070C, 0x01, 0x443C0380
#define IOMUXC_PAD_GPIO_IO27__FLEXIO1_3_1_FLEXIO1            0x443C007C, 0x04, 0x00000000, 0x00, 0x443C0380
#define IOMUXC_PAD_GPIO_IO27__SAI2_TX_DATA0                  0x443C007C, 0x05, 0x00000000, 0x00, 0x443C0380
#define IOMUXC_PAD_GPIO_IO27__FLEXPWM4_PWMX3                 0x443C007C, 0x06, 0x00000000, 0x00, 0x443C0380
#define IOMUXC_PAD_GPIO_IO27__SINC4_MOD_CLK0                 0x443C007C, 0x07, 0x00000000, 0x00, 0x443C0380

#define IOMUXC_PAD_GPIO_IO28__GPIO2_IO28                     0x443C0080, 0x00, 0x00000000, 0x00, 0x443C0384
#define IOMUXC_PAD_GPIO_IO28__LPI2C6_SCL                     0x443C0080, 0x01, 0x443C0748, 0x02, 0x443C0384
#define IOMUXC_PAD_GPIO_IO28__LPUART12_CTS_B                 0x443C0080, 0x02, 0x00000000, 0x00, 0x443C0384
#define IOMUXC_PAD_GPIO_IO28__GPT_MUX_INOUT7                 0x443C0080, 0x03, 0x443C0714, 0x01, 0x443C0384
#define IOMUXC_PAD_GPIO_IO28__FLEXIO1_3_1_FLEXIO2            0x443C0080, 0x04, 0x00000000, 0x00, 0x443C0384
#define IOMUXC_PAD_GPIO_IO28__SAI2_TX_SYNC                   0x443C0080, 0x05, 0x443C07FC, 0x00, 0x443C0384
#define IOMUXC_PAD_GPIO_IO28__FLEXPWM1_PWMX2                 0x443C0080, 0x06, 0x00000000, 0x00, 0x443C0384
#define IOMUXC_PAD_GPIO_IO28__XBAR1_XBAR_INOUT4              0x443C0080, 0x07, 0x443C086C, 0x00, 0x443C0384

#define IOMUXC_PAD_GPIO_IO29__GPIO2_IO29                     0x443C0084, 0x00, 0x00000000, 0x00, 0x443C0388
#define IOMUXC_PAD_GPIO_IO29__LPI2C6_SDA                     0x443C0084, 0x01, 0x443C074C, 0x02, 0x443C0388
#define IOMUXC_PAD_GPIO_IO29__LPUART12_RTS_B                 0x443C0084, 0x02, 0x00000000, 0x00, 0x443C0388
#define IOMUXC_PAD_GPIO_IO29__I3C2_SDA                       0x443C0084, 0x03, 0x443C0724, 0x01, 0x443C0388
#define IOMUXC_PAD_GPIO_IO29__FLEXIO1_3_1_FLEXIO3            0x443C0084, 0x04, 0x00000000, 0x00, 0x443C0388
#define IOMUXC_PAD_GPIO_IO29__FLEXPWM3_PWMX0                 0x443C0084, 0x05, 0x443C06C8, 0x00, 0x443C0388
#define IOMUXC_PAD_GPIO_IO29__FLEXPWM1_PWMX3                 0x443C0084, 0x06, 0x00000000, 0x00, 0x443C0388
#define IOMUXC_PAD_GPIO_IO29__XBAR1_XBAR_INOUT5              0x443C0084, 0x07, 0x443C0870, 0x00, 0x443C0388

#define IOMUXC_PAD_GPIO_IO30__GPIO2_IO30                     0x443C0088, 0x00, 0x00000000, 0x00, 0x443C038C
#define IOMUXC_PAD_GPIO_IO30__LPIT2_TRIGGER0                 0x443C0088, 0x01, 0x00000000, 0x00, 0x443C038C
#define IOMUXC_PAD_GPIO_IO30__LPUART3_TX                     0x443C0088, 0x02, 0x443C07A8, 0x00, 0x443C038C
#define IOMUXC_PAD_GPIO_IO30__I3C2_PUR                       0x443C0088, 0x03, 0x00000000, 0x00, 0x443C038C
#define IOMUXC_PAD_GPIO_IO30__FLEXIO1_3_1_FLEXIO4            0x443C0088, 0x04, 0x00000000, 0x00, 0x443C038C
#define IOMUXC_PAD_GPIO_IO30__I3C2_PUR_B                     0x443C0088, 0x05, 0x00000000, 0x00, 0x443C038C
#define IOMUXC_PAD_GPIO_IO30__FLEXPWM2_PWMX2                 0x443C0088, 0x06, 0x00000000, 0x00, 0x443C038C
#define IOMUXC_PAD_GPIO_IO30__XBAR1_XBAR_INOUT6              0x443C0088, 0x07, 0x443C0874, 0x00, 0x443C038C

#define IOMUXC_PAD_GPIO_IO31__GPIO2_IO31                     0x443C008C, 0x00, 0x00000000, 0x00, 0x443C0390
#define IOMUXC_PAD_GPIO_IO31__LPIT2_TRIGGER1                 0x443C008C, 0x01, 0x00000000, 0x00, 0x443C0390
#define IOMUXC_PAD_GPIO_IO31__LPUART3_RX                     0x443C008C, 0x02, 0x443C07A4, 0x00, 0x443C0390
#define IOMUXC_PAD_GPIO_IO31__I3C2_SCL                       0x443C008C, 0x03, 0x443C0720, 0x01, 0x443C0390
#define IOMUXC_PAD_GPIO_IO31__FLEXIO1_3_1_FLEXIO5            0x443C008C, 0x04, 0x00000000, 0x00, 0x443C0390
#define IOMUXC_PAD_GPIO_IO31__FLEXPWM3_PWMX1                 0x443C008C, 0x05, 0x443C06CC, 0x00, 0x443C0390
#define IOMUXC_PAD_GPIO_IO31__FLEXPWM2_PWMX3                 0x443C008C, 0x06, 0x00000000, 0x00, 0x443C0390
#define IOMUXC_PAD_GPIO_IO31__XBAR1_XBAR_INOUT7              0x443C008C, 0x07, 0x443C0878, 0x00, 0x443C0390

#define IOMUXC_PAD_GPIO_IO32__GPIO3_IO0                      0x443C0090, 0x00, 0x00000000, 0x00, 0x443C0394
#define IOMUXC_PAD_GPIO_IO32__LPIT3_TRIGGER0                 0x443C0090, 0x01, 0x00000000, 0x00, 0x443C0394
#define IOMUXC_PAD_GPIO_IO32__LPUART7_TX                     0x443C0090, 0x02, 0x443C07D4, 0x01, 0x443C0394
#define IOMUXC_PAD_GPIO_IO32__GPT_MUX_INOUT8                 0x443C0090, 0x03, 0x443C0718, 0x01, 0x443C0394
#define IOMUXC_PAD_GPIO_IO32__FLEXIO1_3_1_FLEXIO6            0x443C0090, 0x04, 0x00000000, 0x00, 0x443C0394
#define IOMUXC_PAD_GPIO_IO32__FLEXPWM3_PWMA0                 0x443C0090, 0x05, 0x443C06A8, 0x00, 0x443C0394
#define IOMUXC_PAD_GPIO_IO32__SINC_FILTER_GLUE2_BREAK        0x443C0090, 0x06, 0x00000000, 0x00, 0x443C0394
#define IOMUXC_PAD_GPIO_IO32__XBAR1_XBAR_INOUT8              0x443C0090, 0x07, 0x443C087C, 0x01, 0x443C0394

#define IOMUXC_PAD_GPIO_IO33__GPIO3_IO1                      0x443C0094, 0x00, 0x00000000, 0x00, 0x443C0398
#define IOMUXC_PAD_GPIO_IO33__LPIT3_TRIGGER1                 0x443C0094, 0x01, 0x00000000, 0x00, 0x443C0398
#define IOMUXC_PAD_GPIO_IO33__LPUART7_RX                     0x443C0094, 0x02, 0x443C07D0, 0x01, 0x443C0398
#define IOMUXC_PAD_GPIO_IO33__GPT_MUX_INOUT1                 0x443C0094, 0x03, 0x443C0700, 0x01, 0x443C0398
#define IOMUXC_PAD_GPIO_IO33__FLEXIO1_3_1_FLEXIO7            0x443C0094, 0x04, 0x00000000, 0x00, 0x443C0398
#define IOMUXC_PAD_GPIO_IO33__FLEXPWM3_PWMB0                 0x443C0094, 0x05, 0x443C06B8, 0x00, 0x443C0398
#define IOMUXC_PAD_GPIO_IO33__SINC_FILTER_GLUE1_BREAK        0x443C0094, 0x06, 0x00000000, 0x00, 0x443C0398
#define IOMUXC_PAD_GPIO_IO33__XBAR1_XBAR_INOUT9              0x443C0094, 0x07, 0x443C0880, 0x01, 0x443C0398

#define IOMUXC_PAD_GPIO_IO34__GPIO3_IO2                      0x443C0098, 0x00, 0x00000000, 0x00, 0x443C039C
#define IOMUXC_PAD_GPIO_IO34__LPI2C7_SDA                     0x443C0098, 0x01, 0x443C0754, 0x02, 0x443C039C
#define IOMUXC_PAD_GPIO_IO34__CAN2_TX                        0x443C0098, 0x02, 0x00000000, 0x00, 0x443C039C
#define IOMUXC_PAD_GPIO_IO34__ECAT_SDA                       0x443C0098, 0x03, 0x443C062C, 0x01, 0x443C039C
#define IOMUXC_PAD_GPIO_IO34__FLEXIO1_3_1_FLEXIO8            0x443C0098, 0x04, 0x00000000, 0x00, 0x443C039C
#define IOMUXC_PAD_GPIO_IO34__FLEXPWM3_PWMA1                 0x443C0098, 0x05, 0x443C06AC, 0x00, 0x443C039C
#define IOMUXC_PAD_GPIO_IO34__FLEXPWM1_PWMX0                 0x443C0098, 0x06, 0x443C0698, 0x00, 0x443C039C
#define IOMUXC_PAD_GPIO_IO34__XBAR1_XBAR_INOUT10             0x443C0098, 0x07, 0x443C0884, 0x01, 0x443C039C

#define IOMUXC_PAD_GPIO_IO35__GPIO3_IO3                      0x443C009C, 0x00, 0x00000000, 0x00, 0x443C03A0
#define IOMUXC_PAD_GPIO_IO35__LPI2C7_SCL                     0x443C009C, 0x01, 0x443C0750, 0x02, 0x443C03A0
#define IOMUXC_PAD_GPIO_IO35__CAN2_RX                        0x443C009C, 0x02, 0x443C067C, 0x01, 0x443C03A0
#define IOMUXC_PAD_GPIO_IO35__ECAT_SCL                       0x443C009C, 0x03, 0x00000000, 0x00, 0x443C03A0
#define IOMUXC_PAD_GPIO_IO35__FLEXIO1_3_1_FLEXIO9            0x443C009C, 0x04, 0x00000000, 0x00, 0x443C03A0
#define IOMUXC_PAD_GPIO_IO35__FLEXPWM3_PWMB1                 0x443C009C, 0x05, 0x443C06BC, 0x00, 0x443C03A0
#define IOMUXC_PAD_GPIO_IO35__FLEXPWM1_PWMX1                 0x443C009C, 0x06, 0x443C069C, 0x00, 0x443C03A0
#define IOMUXC_PAD_GPIO_IO35__XBAR1_XBAR_INOUT11             0x443C009C, 0x07, 0x443C0888, 0x00, 0x443C03A0

#define IOMUXC_PAD_GPIO_IO36__USDHC2_WP                      0x443C00A0, 0x03, 0x443C0854, 0x01, 0x443C03A4
#define IOMUXC_PAD_GPIO_IO36__FLEXIO1_3_1_FLEXIO10           0x443C00A0, 0x04, 0x00000000, 0x00, 0x443C03A4
#define IOMUXC_PAD_GPIO_IO36__FLEXPWM3_PWMA2                 0x443C00A0, 0x05, 0x443C06B0, 0x00, 0x443C03A4
#define IOMUXC_PAD_GPIO_IO36__FLEXPWM2_PWMX0                 0x443C00A0, 0x06, 0x443C06A0, 0x00, 0x443C03A4
#define IOMUXC_PAD_GPIO_IO36__XBAR1_XBAR_INOUT12             0x443C00A0, 0x07, 0x443C088C, 0x00, 0x443C03A4
#define IOMUXC_PAD_GPIO_IO36__GPIO3_IO4                      0x443C00A0, 0x00, 0x00000000, 0x00, 0x443C03A4
#define IOMUXC_PAD_GPIO_IO36__LPI2C8_SDA                     0x443C00A0, 0x01, 0x443C075C, 0x03, 0x443C03A4
#define IOMUXC_PAD_GPIO_IO36__CAN4_TX                        0x443C00A0, 0x02, 0x00000000, 0x00, 0x443C03A4

#define IOMUXC_PAD_GPIO_IO37__GPIO3_IO5                      0x443C00A4, 0x00, 0x00000000, 0x00, 0x443C03A8
#define IOMUXC_PAD_GPIO_IO37__LPI2C8_SCL                     0x443C00A4, 0x01, 0x443C0758, 0x03, 0x443C03A8
#define IOMUXC_PAD_GPIO_IO37__CAN4_RX                        0x443C00A4, 0x02, 0x443C0684, 0x00, 0x443C03A8
#define IOMUXC_PAD_GPIO_IO37__LPI2C5_HREQ                    0x443C00A4, 0x03, 0x00000000, 0x00, 0x443C03A8
#define IOMUXC_PAD_GPIO_IO37__FLEXIO1_3_1_FLEXIO11           0x443C00A4, 0x04, 0x00000000, 0x00, 0x443C03A8
#define IOMUXC_PAD_GPIO_IO37__FLEXPWM3_PWMB2                 0x443C00A4, 0x05, 0x443C06C0, 0x00, 0x443C03A8
#define IOMUXC_PAD_GPIO_IO37__FLEXPWM2_PWMX1                 0x443C00A4, 0x06, 0x443C06A4, 0x00, 0x443C03A8
#define IOMUXC_PAD_GPIO_IO37__XBAR1_XBAR_INOUT13             0x443C00A4, 0x07, 0x443C0890, 0x00, 0x443C03A8
#define IOMUXC_PAD_GPIO_IO37__XSPI1_IPP_IND_INTFA_B          0x443C00A4, 0x10, 0x00000000, 0x00, 0x443C03A8

#define IOMUXC_PAD_GPIO_IO38__GPIO3_IO6                      0x443C00A8, 0x00, 0x00000000, 0x00, 0x443C03AC
#define IOMUXC_PAD_GPIO_IO38__NETC_1588MUX_INOUT0            0x443C00A8, 0x01, 0x443C064C, 0x00, 0x443C03AC
#define IOMUXC_PAD_GPIO_IO38__LPI2C3_SDA                     0x443C00A8, 0x02, 0x443C0730, 0x01, 0x443C03AC
#define IOMUXC_PAD_GPIO_IO38__LPIT3_TRIGGER2                 0x443C00A8, 0x03, 0x443C0764, 0x00, 0x443C03AC
#define IOMUXC_PAD_GPIO_IO38__FLEXIO1_3_1_FLEXIO12           0x443C00A8, 0x04, 0x00000000, 0x00, 0x443C03AC
#define IOMUXC_PAD_GPIO_IO38__LPUART3_CTS_B                  0x443C00A8, 0x05, 0x443C07A0, 0x00, 0x443C03AC
#define IOMUXC_PAD_GPIO_IO38__FLEXPWM3_PWMX0                 0x443C00A8, 0x06, 0x443C06C8, 0x01, 0x443C03AC
#define IOMUXC_PAD_GPIO_IO38__XBAR1_XBAR_INOUT14             0x443C00A8, 0x07, 0x443C0894, 0x00, 0x443C03AC

#define IOMUXC_PAD_GPIO_IO39__GPIO3_IO7                      0x443C00AC, 0x00, 0x00000000, 0x00, 0x443C03B0
#define IOMUXC_PAD_GPIO_IO39__NETC_1588MUX_INOUT1            0x443C00AC, 0x01, 0x443C0650, 0x00, 0x443C03B0
#define IOMUXC_PAD_GPIO_IO39__LPI2C3_SCL                     0x443C00AC, 0x02, 0x443C072C, 0x01, 0x443C03B0
#define IOMUXC_PAD_GPIO_IO39__LPIT2_TRIGGER2                 0x443C00AC, 0x03, 0x443C0760, 0x00, 0x443C03B0
#define IOMUXC_PAD_GPIO_IO39__FLEXIO1_3_1_FLEXIO13           0x443C00AC, 0x04, 0x00000000, 0x00, 0x443C03B0
#define IOMUXC_PAD_GPIO_IO39__LPUART3_RTS_B                  0x443C00AC, 0x05, 0x00000000, 0x00, 0x443C03B0
#define IOMUXC_PAD_GPIO_IO39__FLEXPWM3_PWMX1                 0x443C00AC, 0x06, 0x443C06CC, 0x01, 0x443C03B0
#define IOMUXC_PAD_GPIO_IO39__XBAR1_XBAR_INOUT15             0x443C00AC, 0x07, 0x443C0898, 0x00, 0x443C03B0

#define IOMUXC_PAD_GPIO_IO40__GPIO3_IO8                      0x443C00B0, 0x00, 0x00000000, 0x00, 0x443C03B4
#define IOMUXC_PAD_GPIO_IO40__NETC_1588MUX_INOUT2            0x443C00B0, 0x01, 0x443C0654, 0x00, 0x443C03B4
#define IOMUXC_PAD_GPIO_IO40__LPI2C7_SDA                     0x443C00B0, 0x02, 0x443C0754, 0x03, 0x443C03B4
#define IOMUXC_PAD_GPIO_IO40__LPUART4_TX                     0x443C00B0, 0x03, 0x443C07B4, 0x01, 0x443C03B4
#define IOMUXC_PAD_GPIO_IO40__FLEXIO1_3_1_FLEXIO14           0x443C00B0, 0x04, 0x00000000, 0x00, 0x443C03B4
#define IOMUXC_PAD_GPIO_IO40__FLEXPWM3_PWMX2                 0x443C00B0, 0x05, 0x443C06D0, 0x00, 0x443C03B4
#define IOMUXC_PAD_GPIO_IO40__FLEXPWM4_PWMX0                 0x443C00B0, 0x06, 0x443C06F4, 0x01, 0x443C03B4
#define IOMUXC_PAD_GPIO_IO40__XBAR1_XBAR_INOUT16             0x443C00B0, 0x07, 0x443C089C, 0x00, 0x443C03B4

#define IOMUXC_PAD_GPIO_IO41__GPIO3_IO9                      0x443C00B4, 0x00, 0x00000000, 0x00, 0x443C03B8
#define IOMUXC_PAD_GPIO_IO41__NETC_1588MUX_INOUT3            0x443C00B4, 0x01, 0x443C0658, 0x00, 0x443C03B8
#define IOMUXC_PAD_GPIO_IO41__LPI2C7_SCL                     0x443C00B4, 0x02, 0x443C0750, 0x03, 0x443C03B8
#define IOMUXC_PAD_GPIO_IO41__LPUART4_RX                     0x443C00B4, 0x03, 0x443C07B0, 0x01, 0x443C03B8
#define IOMUXC_PAD_GPIO_IO41__FLEXIO1_3_1_FLEXIO15           0x443C00B4, 0x04, 0x00000000, 0x00, 0x443C03B8
#define IOMUXC_PAD_GPIO_IO41__LPI2C6_HREQ                    0x443C00B4, 0x05, 0x443C0744, 0x01, 0x443C03B8
#define IOMUXC_PAD_GPIO_IO41__FLEXPWM4_PWMX1                 0x443C00B4, 0x06, 0x443C06F8, 0x01, 0x443C03B8
#define IOMUXC_PAD_GPIO_IO41__XBAR1_XBAR_INOUT17             0x443C00B4, 0x07, 0x443C08A0, 0x00, 0x443C03B8

#define IOMUXC_PAD_GPIO_IO42__GPIO3_IO10                     0x443C00B8, 0x00, 0x00000000, 0x00, 0x443C03BC
#define IOMUXC_PAD_GPIO_IO42__SAI3_TX_BCLK                   0x443C00B8, 0x01, 0x00000000, 0x00, 0x443C03BC
#define IOMUXC_PAD_GPIO_IO42__PDM_BIT_STREAM2                0x443C00B8, 0x02, 0x443C0618, 0x01, 0x443C03BC
#define IOMUXC_PAD_GPIO_IO42__XBAR1_XBAR_INOUT11             0x443C00B8, 0x03, 0x443C0888, 0x01, 0x443C03BC
#define IOMUXC_PAD_GPIO_IO42__LPUART3_TX                     0x443C00B8, 0x04, 0x443C07A8, 0x01, 0x443C03BC
#define IOMUXC_PAD_GPIO_IO42__LPSPI4_PCS2                    0x443C00B8, 0x05, 0x443C076C, 0x01, 0x443C03BC
#define IOMUXC_PAD_GPIO_IO42__LPUART4_CTS_B                  0x443C00B8, 0x06, 0x443C07AC, 0x00, 0x443C03BC
#define IOMUXC_PAD_GPIO_IO42__SINC4_EMCLK1                   0x443C00B8, 0x07, 0x443C0830, 0x00, 0x443C03BC

#define IOMUXC_PAD_GPIO_IO43__GPIO3_IO11                     0x443C00BC, 0x00, 0x00000000, 0x00, 0x443C03C0
#define IOMUXC_PAD_GPIO_IO43__SAI3_MCLK                      0x443C00BC, 0x01, 0x00000000, 0x00, 0x443C03C0
#define IOMUXC_PAD_GPIO_IO43__XBAR1_XBAR_INOUT12             0x443C00BC, 0x03, 0x443C088C, 0x01, 0x443C03C0
#define IOMUXC_PAD_GPIO_IO43__LPUART3_RX                     0x443C00BC, 0x04, 0x443C07A4, 0x01, 0x443C03C0
#define IOMUXC_PAD_GPIO_IO43__LPSPI3_PCS1                    0x443C00BC, 0x05, 0x443C0768, 0x02, 0x443C03C0
#define IOMUXC_PAD_GPIO_IO43__LPUART4_RTS_B                  0x443C00BC, 0x06, 0x00000000, 0x00, 0x443C03C0
#define IOMUXC_PAD_GPIO_IO43__SINC4_EMBIT1                   0x443C00BC, 0x07, 0x443C0824, 0x00, 0x443C03C0

#define IOMUXC_PAD_GPIO_IO44__GPIO3_IO12                     0x443C00C0, 0x00, 0x00000000, 0x00, 0x443C03C4
#define IOMUXC_PAD_GPIO_IO44__SAI3_RX_BCLK                   0x443C00C0, 0x01, 0x443C0800, 0x00, 0x443C03C4
#define IOMUXC_PAD_GPIO_IO44__PDM_BIT_STREAM1                0x443C00C0, 0x02, 0x443C0614, 0x01, 0x443C03C4
#define IOMUXC_PAD_GPIO_IO44__LPUART9_TX                     0x443C00C0, 0x03, 0x443C07E4, 0x00, 0x443C03C4
#define IOMUXC_PAD_GPIO_IO44__LPSPI5_PCS0                    0x443C00C0, 0x04, 0x00000000, 0x00, 0x443C03C4
#define IOMUXC_PAD_GPIO_IO44__LPI2C3_SDA                     0x443C00C0, 0x05, 0x443C0730, 0x02, 0x443C03C4
#define IOMUXC_PAD_GPIO_IO44__TPM5_CH2                       0x443C00C0, 0x06, 0x00000000, 0x00, 0x443C03C4
#define IOMUXC_PAD_GPIO_IO44__SINC_FILTER_GLUE4_BREAK        0x443C00C0, 0x07, 0x00000000, 0x00, 0x443C03C4

#define IOMUXC_PAD_GPIO_IO45__GPIO3_IO13                     0x443C00C4, 0x00, 0x00000000, 0x00, 0x443C03C8
#define IOMUXC_PAD_GPIO_IO45__SAI3_RX_SYNC                   0x443C00C4, 0x01, 0x00000000, 0x00, 0x443C03C8
#define IOMUXC_PAD_GPIO_IO45__PDM_BIT_STREAM3                0x443C00C4, 0x02, 0x443C061C, 0x01, 0x443C03C8
#define IOMUXC_PAD_GPIO_IO45__LPUART9_RX                     0x443C00C4, 0x03, 0x443C07E0, 0x00, 0x443C03C8
#define IOMUXC_PAD_GPIO_IO45__LPSPI5_SIN                     0x443C00C4, 0x04, 0x00000000, 0x00, 0x443C03C8
#define IOMUXC_PAD_GPIO_IO45__LPI2C3_SCL                     0x443C00C4, 0x05, 0x443C072C, 0x02, 0x443C03C8
#define IOMUXC_PAD_GPIO_IO45__TPM6_CH2                       0x443C00C4, 0x06, 0x00000000, 0x00, 0x443C03C8
#define IOMUXC_PAD_GPIO_IO45__SAI3_TX_DATA0                  0x443C00C4, 0x07, 0x00000000, 0x00, 0x443C03C8

#define IOMUXC_PAD_GPIO_IO46__GPIO3_IO14                     0x443C00C8, 0x00, 0x00000000, 0x00, 0x443C03CC
#define IOMUXC_PAD_GPIO_IO46__SAI3_RX_DATA0                  0x443C00C8, 0x01, 0x00000000, 0x00, 0x443C03CC
#define IOMUXC_PAD_GPIO_IO46__PDM_BIT_STREAM0                0x443C00C8, 0x02, 0x443C0610, 0x01, 0x443C03CC
#define IOMUXC_PAD_GPIO_IO46__LPUART9_CTS_B                  0x443C00C8, 0x03, 0x00000000, 0x00, 0x443C03CC
#define IOMUXC_PAD_GPIO_IO46__LPSPI5_SOUT                    0x443C00C8, 0x04, 0x00000000, 0x00, 0x443C03CC
#define IOMUXC_PAD_GPIO_IO46__LPI2C4_SDA                     0x443C00C8, 0x05, 0x443C0738, 0x01, 0x443C03CC
#define IOMUXC_PAD_GPIO_IO46__TPM3_CH1                       0x443C00C8, 0x06, 0x00000000, 0x00, 0x443C03CC
#define IOMUXC_PAD_GPIO_IO46__EWM_OUT_B                      0x443C00C8, 0x07, 0x00000000, 0x00, 0x443C03CC

#define IOMUXC_PAD_GPIO_IO47__GPIO3_IO15                     0x443C00CC, 0x00, 0x00000000, 0x00, 0x443C03D0
#define IOMUXC_PAD_GPIO_IO47__SAI3_TX_DATA0                  0x443C00CC, 0x01, 0x00000000, 0x00, 0x443C03D0
#define IOMUXC_PAD_GPIO_IO47__PDM_CLK                        0x443C00CC, 0x02, 0x00000000, 0x00, 0x443C03D0
#define IOMUXC_PAD_GPIO_IO47__LPUART9_RTS_B                  0x443C00CC, 0x03, 0x00000000, 0x00, 0x443C03D0
#define IOMUXC_PAD_GPIO_IO47__LPSPI5_SCK                     0x443C00CC, 0x04, 0x00000000, 0x00, 0x443C03D0
#define IOMUXC_PAD_GPIO_IO47__LPI2C4_SCL                     0x443C00CC, 0x05, 0x443C0734, 0x01, 0x443C03D0
#define IOMUXC_PAD_GPIO_IO47__TPM4_CH1                       0x443C00CC, 0x06, 0x00000000, 0x00, 0x443C03D0
#define IOMUXC_PAD_GPIO_IO47__SAI3_RX_BCLK                   0x443C00CC, 0x07, 0x443C0800, 0x01, 0x443C03D0

#define IOMUXC_PAD_GPIO_IO48__GPIO3_IO16                     0x443C00D0, 0x00, 0x00000000, 0x00, 0x443C03D4
#define IOMUXC_PAD_GPIO_IO48__USDHC3_CLK                     0x443C00D0, 0x01, 0x00000000, 0x00, 0x443C03D4
#define IOMUXC_PAD_GPIO_IO48__CAN5_TX                        0x443C00D0, 0x02, 0x00000000, 0x00, 0x443C03D4
#define IOMUXC_PAD_GPIO_IO48__LPUART10_TX                    0x443C00D0, 0x03, 0x443C0794, 0x01, 0x443C03D4
#define IOMUXC_PAD_GPIO_IO48__TPM5_CH1                       0x443C00D0, 0x04, 0x443C0840, 0x00, 0x443C03D4
#define IOMUXC_PAD_GPIO_IO48__TPM6_EXTCLK                    0x443C00D0, 0x05, 0x443C0850, 0x00, 0x443C03D4
#define IOMUXC_PAD_GPIO_IO48__LPI2C5_SDA                     0x443C00D0, 0x06, 0x443C0740, 0x02, 0x443C03D4
#define IOMUXC_PAD_GPIO_IO48__SINC4_EMCLK2                   0x443C00D0, 0x07, 0x443C0834, 0x00, 0x443C03D4

#define IOMUXC_PAD_GPIO_IO49__GPIO3_IO17                     0x443C00D4, 0x00, 0x00000000, 0x00, 0x443C03D8
#define IOMUXC_PAD_GPIO_IO49__USDHC3_CMD                     0x443C00D4, 0x01, 0x443C0858, 0x00, 0x443C03D8
#define IOMUXC_PAD_GPIO_IO49__CAN5_RX                        0x443C00D4, 0x02, 0x443C0688, 0x01, 0x443C03D8
#define IOMUXC_PAD_GPIO_IO49__LPUART10_RX                    0x443C00D4, 0x03, 0x443C0790, 0x01, 0x443C03D8
#define IOMUXC_PAD_GPIO_IO49__TPM6_CH1                       0x443C00D4, 0x04, 0x443C0848, 0x00, 0x443C03D8
#define IOMUXC_PAD_GPIO_IO49__XBAR1_XBAR_INOUT13             0x443C00D4, 0x05, 0x443C0890, 0x01, 0x443C03D8
#define IOMUXC_PAD_GPIO_IO49__LPI2C5_SCL                     0x443C00D4, 0x06, 0x443C073C, 0x02, 0x443C03D8
#define IOMUXC_PAD_GPIO_IO49__SINC4_EMBIT2                   0x443C00D4, 0x07, 0x443C0828, 0x00, 0x443C03D8

#define IOMUXC_PAD_GPIO_IO50__GPIO3_IO18                     0x443C00D8, 0x00, 0x00000000, 0x00, 0x443C03DC
#define IOMUXC_PAD_GPIO_IO50__USDHC3_DATA0                   0x443C00D8, 0x01, 0x443C085C, 0x00, 0x443C03DC
#define IOMUXC_PAD_GPIO_IO50__XBAR1_XBAR_INOUT14             0x443C00D8, 0x02, 0x443C0894, 0x01, 0x443C03DC
#define IOMUXC_PAD_GPIO_IO50__LPUART10_CTS_B                 0x443C00D8, 0x03, 0x443C078C, 0x01, 0x443C03DC
#define IOMUXC_PAD_GPIO_IO50__TPM3_CH3                       0x443C00D8, 0x04, 0x443C0838, 0x00, 0x443C03DC
#define IOMUXC_PAD_GPIO_IO50__JTAG_MUX_TDO                   0x443C00D8, 0x05, 0x00000000, 0x00, 0x443C03DC
#define IOMUXC_PAD_GPIO_IO50__LPSPI6_PCS1                    0x443C00D8, 0x06, 0x443C0774, 0x00, 0x443C03DC
#define IOMUXC_PAD_GPIO_IO50__SINC4_EMCLK3                   0x443C00D8, 0x07, 0x00000000, 0x00, 0x443C03DC

#define IOMUXC_PAD_GPIO_IO51__GPIO3_IO19                     0x443C00DC, 0x00, 0x00000000, 0x00, 0x443C03E0
#define IOMUXC_PAD_GPIO_IO51__USDHC3_DATA1                   0x443C00DC, 0x01, 0x443C0860, 0x00, 0x443C03E0
#define IOMUXC_PAD_GPIO_IO51__CAN2_TX                        0x443C00DC, 0x02, 0x00000000, 0x00, 0x443C03E0
#define IOMUXC_PAD_GPIO_IO51__LPUART10_RTS_B                 0x443C00DC, 0x03, 0x00000000, 0x00, 0x443C03E0
#define IOMUXC_PAD_GPIO_IO51__TPM4_CH3                       0x443C00DC, 0x04, 0x443C083C, 0x00, 0x443C03E0
#define IOMUXC_PAD_GPIO_IO51__JTAG_MUX_TCK                   0x443C00DC, 0x05, 0x443C0928, 0x01, 0x443C03E0
#define IOMUXC_PAD_GPIO_IO51__LPSPI7_PCS1                    0x443C00DC, 0x06, 0x443C0778, 0x00, 0x443C03E0
#define IOMUXC_PAD_GPIO_IO51__SINC4_EMBIT3                   0x443C00DC, 0x07, 0x00000000, 0x00, 0x443C03E0

#define IOMUXC_PAD_GPIO_IO52__GPIO3_IO20                     0x443C00E0, 0x00, 0x00000000, 0x00, 0x443C03E4
#define IOMUXC_PAD_GPIO_IO52__USDHC3_DATA2                   0x443C00E0, 0x01, 0x443C0864, 0x00, 0x443C03E4
#define IOMUXC_PAD_GPIO_IO52__PDM_BIT_STREAM1                0x443C00E0, 0x02, 0x443C0614, 0x02, 0x443C03E4
#define IOMUXC_PAD_GPIO_IO52__LPSPI4_PCS2                    0x443C00E0, 0x03, 0x443C076C, 0x02, 0x443C03E4
#define IOMUXC_PAD_GPIO_IO52__TPM5_CH3                       0x443C00E0, 0x04, 0x443C0844, 0x00, 0x443C03E4
#define IOMUXC_PAD_GPIO_IO52__JTAG_MUX_TDI                   0x443C00E0, 0x05, 0x443C092C, 0x01, 0x443C03E4
#define IOMUXC_PAD_GPIO_IO52__LPSPI8_PCS1                    0x443C00E0, 0x06, 0x443C077C, 0x00, 0x443C03E4
#define IOMUXC_PAD_GPIO_IO52__SAI3_TX_SYNC                   0x443C00E0, 0x07, 0x443C0804, 0x00, 0x443C03E4

#define IOMUXC_PAD_GPIO_IO53__GPIO3_IO21                     0x443C00E4, 0x00, 0x00000000, 0x00, 0x443C03E8
#define IOMUXC_PAD_GPIO_IO53__USDHC3_DATA3                   0x443C00E4, 0x01, 0x443C0868, 0x00, 0x443C03E8
#define IOMUXC_PAD_GPIO_IO53__CAN2_RX                        0x443C00E4, 0x02, 0x443C067C, 0x02, 0x443C03E8
#define IOMUXC_PAD_GPIO_IO53__LPSPI3_PCS1                    0x443C00E4, 0x03, 0x443C0768, 0x03, 0x443C03E8
#define IOMUXC_PAD_GPIO_IO53__TPM6_CH3                       0x443C00E4, 0x04, 0x443C084C, 0x00, 0x443C03E8
#define IOMUXC_PAD_GPIO_IO53__JTAG_MUX_TMS                   0x443C00E4, 0x05, 0x443C0930, 0x01, 0x443C03E8
#define IOMUXC_PAD_GPIO_IO53__LPSPI5_PCS1                    0x443C00E4, 0x06, 0x443C0770, 0x00, 0x443C03E8
#define IOMUXC_PAD_GPIO_IO53__SINC4_MOD_CLK1                 0x443C00E4, 0x07, 0x00000000, 0x00, 0x443C03E8

#define IOMUXC_PAD_GPIO_IO54__GPIO3_IO22                     0x443C00E8, 0x00, 0x00000000, 0x00, 0x443C03EC
#define IOMUXC_PAD_GPIO_IO54__NETC_1588MUX_INOUT4            0x443C00E8, 0x01, 0x443C065C, 0x00, 0x443C03EC
#define IOMUXC_PAD_GPIO_IO54__CAN4_TX                        0x443C00E8, 0x02, 0x00000000, 0x00, 0x443C03EC
#define IOMUXC_PAD_GPIO_IO54__LPIT3_TRIGGER2                 0x443C00E8, 0x03, 0x443C0764, 0x01, 0x443C03EC
#define IOMUXC_PAD_GPIO_IO54__LPSPI6_PCS1                    0x443C00E8, 0x04, 0x443C0774, 0x01, 0x443C03EC
#define IOMUXC_PAD_GPIO_IO54__TPM3_CH3                       0x443C00E8, 0x05, 0x443C0838, 0x01, 0x443C03EC
#define IOMUXC_PAD_GPIO_IO54__SINC3_EMCLK0                   0x443C00E8, 0x06, 0x00000000, 0x00, 0x443C03EC
#define IOMUXC_PAD_GPIO_IO54__XBAR1_XBAR_INOUT18             0x443C00E8, 0x07, 0x443C08A4, 0x00, 0x443C03EC

#define IOMUXC_PAD_GPIO_IO55__GPIO3_IO23                     0x443C00EC, 0x00, 0x00000000, 0x00, 0x443C03F0
#define IOMUXC_PAD_GPIO_IO55__NETC_1588MUX_INOUT5            0x443C00EC, 0x01, 0x443C0660, 0x00, 0x443C03F0
#define IOMUXC_PAD_GPIO_IO55__CAN4_RX                        0x443C00EC, 0x02, 0x443C0684, 0x01, 0x443C03F0
#define IOMUXC_PAD_GPIO_IO55__LPIT2_TRIGGER2                 0x443C00EC, 0x03, 0x443C0760, 0x01, 0x443C03F0
#define IOMUXC_PAD_GPIO_IO55__LPSPI7_PCS1                    0x443C00EC, 0x04, 0x443C0778, 0x01, 0x443C03F0
#define IOMUXC_PAD_GPIO_IO55__TPM4_CH3                       0x443C00EC, 0x05, 0x443C083C, 0x01, 0x443C03F0
#define IOMUXC_PAD_GPIO_IO55__SINC3_EMBIT0                   0x443C00EC, 0x06, 0x00000000, 0x00, 0x443C03F0
#define IOMUXC_PAD_GPIO_IO55__XBAR1_XBAR_INOUT19             0x443C00EC, 0x07, 0x443C08A8, 0x00, 0x443C03F0
#define IOMUXC_PAD_GPIO_IO55__XSPI1_IPP_IND_INTFA_B          0x443C00EC, 0x10, 0x00000000, 0x00, 0x443C03F0

#define IOMUXC_PAD_GPIO_IO56__GPIO3_IO24                     0x443C00F0, 0x00, 0x00000000, 0x00, 0x443C03F4
#define IOMUXC_PAD_GPIO_IO56__NETC_1588MUX_INOUT6            0x443C00F0, 0x01, 0x443C0664, 0x00, 0x443C03F4
#define IOMUXC_PAD_GPIO_IO56__CAN5_TX                        0x443C00F0, 0x02, 0x00000000, 0x00, 0x443C03F4
#define IOMUXC_PAD_GPIO_IO56__LPIT3_TRIGGER3                 0x443C00F0, 0x03, 0x00000000, 0x00, 0x443C03F4
#define IOMUXC_PAD_GPIO_IO56__LPSPI8_PCS1                    0x443C00F0, 0x04, 0x443C077C, 0x01, 0x443C03F4
#define IOMUXC_PAD_GPIO_IO56__SAI3_TX_SYNC                   0x443C00F0, 0x05, 0x443C0804, 0x01, 0x443C03F4
#define IOMUXC_PAD_GPIO_IO56__SINC3_EMCLK1                   0x443C00F0, 0x06, 0x00000000, 0x00, 0x443C03F4
#define IOMUXC_PAD_GPIO_IO56__XBAR1_XBAR_INOUT20             0x443C00F0, 0x07, 0x443C08AC, 0x00, 0x443C03F4

#define IOMUXC_PAD_GPIO_IO57__GPIO3_IO25                     0x443C00F4, 0x00, 0x00000000, 0x00, 0x443C03F8
#define IOMUXC_PAD_GPIO_IO57__NETC_1588MUX_INOUT7            0x443C00F4, 0x01, 0x443C0668, 0x00, 0x443C03F8
#define IOMUXC_PAD_GPIO_IO57__CAN5_RX                        0x443C00F4, 0x02, 0x443C0688, 0x02, 0x443C03F8
#define IOMUXC_PAD_GPIO_IO57__LPIT2_TRIGGER3                 0x443C00F4, 0x03, 0x00000000, 0x00, 0x443C03F8
#define IOMUXC_PAD_GPIO_IO57__LPSPI5_PCS1                    0x443C00F4, 0x04, 0x443C0770, 0x01, 0x443C03F8
#define IOMUXC_PAD_GPIO_IO57__TPM6_CH3                       0x443C00F4, 0x05, 0x443C084C, 0x01, 0x443C03F8
#define IOMUXC_PAD_GPIO_IO57__SINC3_EMBIT1                   0x443C00F4, 0x06, 0x00000000, 0x00, 0x443C03F8
#define IOMUXC_PAD_GPIO_IO57__ENET_REF_CLK_ROOT              0x443C00F4, 0x07, 0x00000000, 0x00, 0x443C03F8
#define IOMUXC_PAD_GPIO_IO57__XBAR1_XBAR_INOUT21             0x443C00F4, 0x10, 0x00000000, 0x00, 0x443C03F8
#define IOMUXC_PAD_GPIO_IO57__SAI3_RX_SYNC                   0x443C00F4, 0x20, 0x00000000, 0x00, 0x443C03F8

#define IOMUXC_PAD_CCM_CLKO1__CLKO_1                         0x443C00F8, 0x00, 0x00000000, 0x00, 0x443C03FC
#define IOMUXC_PAD_CCM_CLKO1__NETC_1588MUX_INOUT8            0x443C00F8, 0x01, 0x443C066C, 0x00, 0x443C03FC
#define IOMUXC_PAD_CCM_CLKO1__LPUART9_TX                     0x443C00F8, 0x02, 0x443C07E4, 0x01, 0x443C03FC
#define IOMUXC_PAD_CCM_CLKO1__ECAT_LED_RUN                   0x443C00F8, 0x03, 0x00000000, 0x00, 0x443C03FC
#define IOMUXC_PAD_CCM_CLKO1__TPM6_EXTCLK                    0x443C00F8, 0x04, 0x443C0850, 0x01, 0x443C03FC
#define IOMUXC_PAD_CCM_CLKO1__GPIO4_IO0                      0x443C00F8, 0x05, 0x00000000, 0x00, 0x443C03FC
#define IOMUXC_PAD_CCM_CLKO1__SINC3_EMCLK2                   0x443C00F8, 0x06, 0x00000000, 0x00, 0x443C03FC
#define IOMUXC_PAD_CCM_CLKO1__XBAR1_XBAR_INOUT22             0x443C00F8, 0x07, 0x00000000, 0x00, 0x443C03FC

#define IOMUXC_PAD_CCM_CLKO2__CLKO_2                         0x443C00FC, 0x00, 0x00000000, 0x00, 0x443C0400
#define IOMUXC_PAD_CCM_CLKO2__NETC_1588MUX_INOUT9            0x443C00FC, 0x01, 0x443C0670, 0x00, 0x443C0400
#define IOMUXC_PAD_CCM_CLKO2__LPUART9_RX                     0x443C00FC, 0x02, 0x443C07E0, 0x01, 0x443C0400
#define IOMUXC_PAD_CCM_CLKO2__ECAT_LED_ERR                   0x443C00FC, 0x03, 0x00000000, 0x00, 0x443C0400
#define IOMUXC_PAD_CCM_CLKO2__TPM5_CH1                       0x443C00FC, 0x04, 0x443C0840, 0x01, 0x443C0400
#define IOMUXC_PAD_CCM_CLKO2__GPIO4_IO1                      0x443C00FC, 0x05, 0x00000000, 0x00, 0x443C0400
#define IOMUXC_PAD_CCM_CLKO2__SINC3_EMBIT2                   0x443C00FC, 0x06, 0x00000000, 0x00, 0x443C0400
#define IOMUXC_PAD_CCM_CLKO2__XBAR1_XBAR_INOUT23             0x443C00FC, 0x07, 0x00000000, 0x00, 0x443C0400

#define IOMUXC_PAD_CCM_CLKO3__CLKO_3                         0x443C0100, 0x00, 0x00000000, 0x00, 0x443C0404
#define IOMUXC_PAD_CCM_CLKO3__NETC_1588MUX_INOUT10           0x443C0100, 0x01, 0x443C0674, 0x00, 0x443C0404
#define IOMUXC_PAD_CCM_CLKO3__CAN3_TX                        0x443C0100, 0x02, 0x00000000, 0x00, 0x443C0404
#define IOMUXC_PAD_CCM_CLKO3__ECAT_LED_STATE_RUN             0x443C0100, 0x03, 0x00000000, 0x00, 0x443C0404
#define IOMUXC_PAD_CCM_CLKO3__TPM6_CH1                       0x443C0100, 0x04, 0x443C0848, 0x01, 0x443C0404
#define IOMUXC_PAD_CCM_CLKO3__GPIO4_IO2                      0x443C0100, 0x05, 0x00000000, 0x00, 0x443C0404
#define IOMUXC_PAD_CCM_CLKO3__SINC3_EMCLK3                   0x443C0100, 0x06, 0x00000000, 0x00, 0x443C0404
#define IOMUXC_PAD_CCM_CLKO3__ENET_REF_CLK_ROOT              0x443C0100, 0x07, 0x00000000, 0x00, 0x443C0404
#define IOMUXC_PAD_CCM_CLKO3__XBAR1_XBAR_INOUT24             0x443C0100, 0x15, 0x00000000, 0x00, 0x443C0404

#define IOMUXC_PAD_CCM_CLKO4__CLKO_4                         0x443C0104, 0x00, 0x00000000, 0x00, 0x443C0408
#define IOMUXC_PAD_CCM_CLKO4__NETC_1588MUX_INOUT11           0x443C0104, 0x01, 0x00000000, 0x00, 0x443C0408
#define IOMUXC_PAD_CCM_CLKO4__CAN3_RX                        0x443C0104, 0x02, 0x443C0680, 0x01, 0x443C0408
#define IOMUXC_PAD_CCM_CLKO4__ECAT_RESET_OUT                 0x443C0104, 0x03, 0x00000000, 0x00, 0x443C0408
#define IOMUXC_PAD_CCM_CLKO4__TPM5_CH3                       0x443C0104, 0x04, 0x443C0844, 0x01, 0x443C0408
#define IOMUXC_PAD_CCM_CLKO4__GPIO4_IO3                      0x443C0104, 0x05, 0x00000000, 0x00, 0x443C0408
#define IOMUXC_PAD_CCM_CLKO4__SINC3_EMBIT3                   0x443C0104, 0x06, 0x00000000, 0x00, 0x443C0408
#define IOMUXC_PAD_CCM_CLKO4__XBAR1_XBAR_INOUT25             0x443C0104, 0x07, 0x00000000, 0x00, 0x443C0408

#define IOMUXC_PAD_ETH2_MDC_GPIO1__NETC_EMDC                 0x443C0108, 0x00, 0x00000000, 0x00, 0x443C040C
#define IOMUXC_PAD_ETH2_MDC_GPIO1__NETC_ETH2_SLV_MDC         0x443C0108, 0x01, 0x00000000, 0x00, 0x443C040C
#define IOMUXC_PAD_ETH2_MDC_GPIO1__I3C2_SCL                  0x443C0108, 0x02, 0x443C0720, 0x02, 0x443C040C
#define IOMUXC_PAD_ETH2_MDC_GPIO1__USB1_OTG_ID               0x443C0108, 0x03, 0x00000000, 0x00, 0x443C040C
#define IOMUXC_PAD_ETH2_MDC_GPIO1__FLEXIO2_FLEXIO0           0x443C0108, 0x04, 0x00000000, 0x00, 0x443C040C
#define IOMUXC_PAD_ETH2_MDC_GPIO1__GPIO6_IO0                 0x443C0108, 0x05, 0x00000000, 0x00, 0x443C040C
#define IOMUXC_PAD_ETH2_MDC_GPIO1__FLEXPWM2_PWMX0            0x443C0108, 0x06, 0x443C06A0, 0x01, 0x443C040C
#define IOMUXC_PAD_ETH2_MDC_GPIO1__XBAR1_XBAR_INOUT30        0x443C0108, 0x07, 0x443C08B0, 0x01, 0x443C040C

#define IOMUXC_PAD_ETH2_MDIO_GPIO2__NETC_EMDIO               0x443C010C, 0x00, 0x443C0678, 0x00, 0x443C0410
#define IOMUXC_PAD_ETH2_MDIO_GPIO2__NETC_ETH2_SLV_MDIO       0x443C010C, 0x01, 0x00000000, 0x00, 0x443C0410
#define IOMUXC_PAD_ETH2_MDIO_GPIO2__I3C2_SDA                 0x443C010C, 0x02, 0x443C0724, 0x02, 0x443C0410
#define IOMUXC_PAD_ETH2_MDIO_GPIO2__USB1_OTG_PWR             0x443C010C, 0x03, 0x00000000, 0x00, 0x443C0410
#define IOMUXC_PAD_ETH2_MDIO_GPIO2__FLEXIO2_FLEXIO1          0x443C010C, 0x04, 0x00000000, 0x00, 0x443C0410
#define IOMUXC_PAD_ETH2_MDIO_GPIO2__GPIO6_IO1                0x443C010C, 0x05, 0x00000000, 0x00, 0x443C0410
#define IOMUXC_PAD_ETH2_MDIO_GPIO2__FLEXPWM2_PWMX1           0x443C010C, 0x06, 0x443C06A4, 0x01, 0x443C0410
#define IOMUXC_PAD_ETH2_MDIO_GPIO2__XBAR1_XBAR_INOUT31       0x443C010C, 0x07, 0x443C08B4, 0x01, 0x443C0410

#define IOMUXC_PAD_ETH2_TXD3__NETC_PINMUX_ETH2_TXD3          0x443C0110, 0x00, 0x00000000, 0x00, 0x443C0414
#define IOMUXC_PAD_ETH2_TXD3__LPUART3_DCD_B                  0x443C0110, 0x01, 0x00000000, 0x00, 0x443C0414
#define IOMUXC_PAD_ETH2_TXD3__CAN2_TX                        0x443C0110, 0x02, 0x00000000, 0x00, 0x443C0414
#define IOMUXC_PAD_ETH2_TXD3__USB2_OTG_ID                    0x443C0110, 0x03, 0x00000000, 0x00, 0x443C0414
#define IOMUXC_PAD_ETH2_TXD3__FLEXIO2_FLEXIO2                0x443C0110, 0x04, 0x00000000, 0x00, 0x443C0414
#define IOMUXC_PAD_ETH2_TXD3__GPIO6_IO2                      0x443C0110, 0x05, 0x00000000, 0x00, 0x443C0414
#define IOMUXC_PAD_ETH2_TXD3__FLEXPWM2_PWMA0                 0x443C0110, 0x06, 0x00000000, 0x00, 0x443C0414
#define IOMUXC_PAD_ETH2_TXD3__XBAR1_XBAR_INOUT32             0x443C0110, 0x07, 0x443C08B8, 0x01, 0x443C0414

#define IOMUXC_PAD_ETH2_TXD2__NETC_PINMUX_ETH2_TXD2          0x443C0114, 0x00, 0x00000000, 0x00, 0x443C0418
#define IOMUXC_PAD_ETH2_TXD2__ETH2_RMII_REF50_CLK            0x443C0114, 0x01, 0x00000000, 0x00, 0x443C0418
#define IOMUXC_PAD_ETH2_TXD2__CAN2_RX                        0x443C0114, 0x02, 0x443C067C, 0x03, 0x443C0418
#define IOMUXC_PAD_ETH2_TXD2__USB2_OTG_OC                    0x443C0114, 0x03, 0x00000000, 0x00, 0x443C0418
#define IOMUXC_PAD_ETH2_TXD2__FLEXIO2_FLEXIO3                0x443C0114, 0x04, 0x00000000, 0x00, 0x443C0418
#define IOMUXC_PAD_ETH2_TXD2__GPIO6_IO3                      0x443C0114, 0x05, 0x00000000, 0x00, 0x443C0418
#define IOMUXC_PAD_ETH2_TXD2__FLEXPWM2_PWMB0                 0x443C0114, 0x06, 0x00000000, 0x00, 0x443C0418
#define IOMUXC_PAD_ETH2_TXD2__XBAR1_XBAR_INOUT33             0x443C0114, 0x07, 0x443C08BC, 0x01, 0x443C0418

#define IOMUXC_PAD_ETH2_TXD1__NETC_PINMUX_ETH2_TXD1          0x443C0118, 0x00, 0x00000000, 0x00, 0x443C041C
#define IOMUXC_PAD_ETH2_TXD1__LPUART3_RTS_B                  0x443C0118, 0x01, 0x00000000, 0x00, 0x443C041C
#define IOMUXC_PAD_ETH2_TXD1__ECAT_CLK25                     0x443C0118, 0x02, 0x00000000, 0x00, 0x443C041C
#define IOMUXC_PAD_ETH2_TXD1__USB1_OTG_OC                    0x443C0118, 0x03, 0x00000000, 0x00, 0x443C041C
#define IOMUXC_PAD_ETH2_TXD1__FLEXIO2_FLEXIO4                0x443C0118, 0x04, 0x00000000, 0x00, 0x443C041C
#define IOMUXC_PAD_ETH2_TXD1__GPIO6_IO4                      0x443C0118, 0x05, 0x00000000, 0x00, 0x443C041C
#define IOMUXC_PAD_ETH2_TXD1__FLEXPWM2_PWMA1                 0x443C0118, 0x06, 0x00000000, 0x00, 0x443C041C
#define IOMUXC_PAD_ETH2_TXD1__XBAR1_XBAR_INOUT34             0x443C0118, 0x07, 0x443C08C0, 0x01, 0x443C041C

#define IOMUXC_PAD_ETH2_TXD0__NETC_PINMUX_ETH2_TXD0          0x443C011C, 0x00, 0x00000000, 0x00, 0x443C0420
#define IOMUXC_PAD_ETH2_TXD0__LPUART3_TX                     0x443C011C, 0x01, 0x443C07A8, 0x02, 0x443C0420
#define IOMUXC_PAD_ETH2_TXD0__I3C2_PUR                       0x443C011C, 0x02, 0x00000000, 0x00, 0x443C0420
#define IOMUXC_PAD_ETH2_TXD0__I3C2_PUR_B                     0x443C011C, 0x03, 0x00000000, 0x00, 0x443C0420
#define IOMUXC_PAD_ETH2_TXD0__FLEXIO2_FLEXIO5                0x443C011C, 0x04, 0x00000000, 0x00, 0x443C0420
#define IOMUXC_PAD_ETH2_TXD0__GPIO6_IO5                      0x443C011C, 0x05, 0x00000000, 0x00, 0x443C0420
#define IOMUXC_PAD_ETH2_TXD0__FLEXPWM2_PWMB1                 0x443C011C, 0x06, 0x00000000, 0x00, 0x443C0420
#define IOMUXC_PAD_ETH2_TXD0__XBAR1_XBAR_INOUT35             0x443C011C, 0x07, 0x443C08C4, 0x01, 0x443C0420

#define IOMUXC_PAD_ETH2_TX_CTL__NETC_PINMUX_ETH2_TX_CTL      0x443C0120, 0x00, 0x00000000, 0x00, 0x443C0424
#define IOMUXC_PAD_ETH2_TX_CTL__LPUART3_DTR_B                0x443C0120, 0x01, 0x00000000, 0x00, 0x443C0424
#define IOMUXC_PAD_ETH2_TX_CTL__ECAT_LED_RUN                 0x443C0120, 0x02, 0x00000000, 0x00, 0x443C0424
#define IOMUXC_PAD_ETH2_TX_CTL__FLEXIO2_FLEXIO6              0x443C0120, 0x04, 0x00000000, 0x00, 0x443C0424
#define IOMUXC_PAD_ETH2_TX_CTL__GPIO6_IO6                    0x443C0120, 0x05, 0x00000000, 0x00, 0x443C0424
#define IOMUXC_PAD_ETH2_TX_CTL__FLEXPWM2_PWMA2               0x443C0120, 0x06, 0x00000000, 0x00, 0x443C0424
#define IOMUXC_PAD_ETH2_TX_CTL__XBAR1_XBAR_INOUT36           0x443C0120, 0x07, 0x443C08C8, 0x01, 0x443C0424

#define IOMUXC_PAD_ETH2_TX_CLK__NETC_PINMUX_ETH2_TX_CLK      0x443C0124, 0x00, 0x00000000, 0x00, 0x443C0428
#define IOMUXC_PAD_ETH2_TX_CLK__ECAT_LED_ERR                 0x443C0124, 0x02, 0x00000000, 0x00, 0x443C0428
#define IOMUXC_PAD_ETH2_TX_CLK__FLEXIO2_FLEXIO7              0x443C0124, 0x04, 0x00000000, 0x00, 0x443C0428
#define IOMUXC_PAD_ETH2_TX_CLK__GPIO6_IO7                    0x443C0124, 0x05, 0x00000000, 0x00, 0x443C0428
#define IOMUXC_PAD_ETH2_TX_CLK__FLEXPWM2_PWMB2               0x443C0124, 0x06, 0x00000000, 0x00, 0x443C0428
#define IOMUXC_PAD_ETH2_TX_CLK__XBAR1_XBAR_INOUT37           0x443C0124, 0x07, 0x443C08CC, 0x01, 0x443C0428

#define IOMUXC_PAD_ETH2_RX_CTL__NETC_PINMUX_ETH2_RX_CTL      0x443C0128, 0x00, 0x00000000, 0x00, 0x443C042C
#define IOMUXC_PAD_ETH2_RX_CTL__LPUART3_DSR_B                0x443C0128, 0x01, 0x00000000, 0x00, 0x443C042C
#define IOMUXC_PAD_ETH2_RX_CTL__ECAT_LED_STATE_RUN           0x443C0128, 0x02, 0x00000000, 0x00, 0x443C042C
#define IOMUXC_PAD_ETH2_RX_CTL__USB2_OTG_PWR                 0x443C0128, 0x03, 0x00000000, 0x00, 0x443C042C
#define IOMUXC_PAD_ETH2_RX_CTL__FLEXIO2_FLEXIO8              0x443C0128, 0x04, 0x00000000, 0x00, 0x443C042C
#define IOMUXC_PAD_ETH2_RX_CTL__GPIO6_IO8                    0x443C0128, 0x05, 0x00000000, 0x00, 0x443C042C
#define IOMUXC_PAD_ETH2_RX_CTL__FLEXPWM2_PWMA3               0x443C0128, 0x06, 0x00000000, 0x00, 0x443C042C
#define IOMUXC_PAD_ETH2_RX_CTL__SINC4_EMCLK0                 0x443C0128, 0x07, 0x443C082C, 0x01, 0x443C042C

#define IOMUXC_PAD_ETH2_RX_CLK__NETC_PINMUX_ETH2_RX_CLK      0x443C012C, 0x00, 0x00000000, 0x00, 0x443C0430
#define IOMUXC_PAD_ETH2_RX_CLK__LPUART3_RIN_B                0x443C012C, 0x01, 0x00000000, 0x00, 0x443C0430
#define IOMUXC_PAD_ETH2_RX_CLK__ECAT_RESET_OUT               0x443C012C, 0x02, 0x00000000, 0x00, 0x443C0430
#define IOMUXC_PAD_ETH2_RX_CLK__XBAR1_XBAR_INOUT38           0x443C012C, 0x03, 0x443C08D0, 0x01, 0x443C0430
#define IOMUXC_PAD_ETH2_RX_CLK__FLEXIO2_FLEXIO9              0x443C012C, 0x04, 0x00000000, 0x00, 0x443C0430
#define IOMUXC_PAD_ETH2_RX_CLK__GPIO6_IO9                    0x443C012C, 0x05, 0x00000000, 0x00, 0x443C0430
#define IOMUXC_PAD_ETH2_RX_CLK__FLEXPWM2_PWMB3               0x443C012C, 0x06, 0x00000000, 0x00, 0x443C0430
#define IOMUXC_PAD_ETH2_RX_CLK__SINC4_EMBIT0                 0x443C012C, 0x07, 0x443C0820, 0x01, 0x443C0430

#define IOMUXC_PAD_ETH2_RXD0__NETC_PINMUX_ETH2_RXD0          0x443C0130, 0x00, 0x00000000, 0x00, 0x443C0434
#define IOMUXC_PAD_ETH2_RXD0__LPUART3_RX                     0x443C0130, 0x01, 0x443C07A4, 0x02, 0x443C0434
#define IOMUXC_PAD_ETH2_RXD0__FLEXIO2_FLEXIO10               0x443C0130, 0x04, 0x00000000, 0x00, 0x443C0434
#define IOMUXC_PAD_ETH2_RXD0__GPIO6_IO10                     0x443C0130, 0x05, 0x00000000, 0x00, 0x443C0434
#define IOMUXC_PAD_ETH2_RXD0__DIG_ENCODER2_DATA_EN           0x443C0130, 0x06, 0x00000000, 0x00, 0x443C0434
#define IOMUXC_PAD_ETH2_RXD0__XBAR1_XBAR_INOUT39             0x443C0130, 0x07, 0x443C08D4, 0x01, 0x443C0434

#define IOMUXC_PAD_ETH2_RXD1__NETC_PINMUX_ETH2_RXD1          0x443C0134, 0x00, 0x00000000, 0x00, 0x443C0438
#define IOMUXC_PAD_ETH2_RXD1__LPUART3_CTS_B                  0x443C0134, 0x01, 0x443C07A0, 0x01, 0x443C0438
#define IOMUXC_PAD_ETH2_RXD1__LPTMR2_ALT0                    0x443C0134, 0x03, 0x443C0780, 0x00, 0x443C0438
#define IOMUXC_PAD_ETH2_RXD1__FLEXIO2_FLEXIO11               0x443C0134, 0x04, 0x00000000, 0x00, 0x443C0438
#define IOMUXC_PAD_ETH2_RXD1__GPIO6_IO11                     0x443C0134, 0x05, 0x00000000, 0x00, 0x443C0438
#define IOMUXC_PAD_ETH2_RXD1__DIG_ENCODER2_DATA_CLK          0x443C0134, 0x06, 0x443C068C, 0x00, 0x443C0438
#define IOMUXC_PAD_ETH2_RXD1__XBAR1_XBAR_INOUT40             0x443C0134, 0x07, 0x443C08D8, 0x01, 0x443C0438

#define IOMUXC_PAD_ETH2_RXD2__NETC_PINMUX_ETH2_RXD2          0x443C0138, 0x00, 0x00000000, 0x00, 0x443C043C
#define IOMUXC_PAD_ETH2_RXD2__LPTMR2_ALT1                    0x443C0138, 0x03, 0x443C0784, 0x00, 0x443C043C
#define IOMUXC_PAD_ETH2_RXD2__FLEXIO2_FLEXIO12               0x443C0138, 0x04, 0x00000000, 0x00, 0x443C043C
#define IOMUXC_PAD_ETH2_RXD2__GPIO6_IO12                     0x443C0138, 0x05, 0x00000000, 0x00, 0x443C043C
#define IOMUXC_PAD_ETH2_RXD2__DIG_ENCODER2_DATA_OUT          0x443C0138, 0x06, 0x00000000, 0x00, 0x443C043C
#define IOMUXC_PAD_ETH2_RXD2__XBAR1_XBAR_INOUT41             0x443C0138, 0x07, 0x443C08DC, 0x01, 0x443C043C

#define IOMUXC_PAD_ETH2_RXD3__NETC_PINMUX_ETH2_RXD3          0x443C013C, 0x00, 0x00000000, 0x00, 0x443C0440
#define IOMUXC_PAD_ETH2_RXD3__LPTMR2_ALT2                    0x443C013C, 0x03, 0x443C0788, 0x00, 0x443C0440
#define IOMUXC_PAD_ETH2_RXD3__FLEXIO2_FLEXIO13               0x443C013C, 0x04, 0x00000000, 0x00, 0x443C0440
#define IOMUXC_PAD_ETH2_RXD3__GPIO6_IO13                     0x443C013C, 0x05, 0x00000000, 0x00, 0x443C0440
#define IOMUXC_PAD_ETH2_RXD3__DIG_ENCODER2_DATA_IN           0x443C013C, 0x06, 0x443C0690, 0x00, 0x443C0440
#define IOMUXC_PAD_ETH2_RXD3__XBAR1_XBAR_INOUT42             0x443C013C, 0x07, 0x443C08E0, 0x01, 0x443C0440

#define IOMUXC_PAD_ETH3_MDC_GPIO1__NETC_EMDC                 0x443C0140, 0x00, 0x00000000, 0x00, 0x443C0444
#define IOMUXC_PAD_ETH3_MDC_GPIO1__LPUART4_DCD_B             0x443C0140, 0x01, 0x00000000, 0x00, 0x443C0444
#define IOMUXC_PAD_ETH3_MDC_GPIO1__NETC_ETH3_SLV_MDC         0x443C0140, 0x02, 0x00000000, 0x00, 0x443C0444
#define IOMUXC_PAD_ETH3_MDC_GPIO1__SAI4_TX_SYNC              0x443C0140, 0x03, 0x443C081C, 0x00, 0x443C0444
#define IOMUXC_PAD_ETH3_MDC_GPIO1__FLEXIO2_FLEXIO14          0x443C0140, 0x04, 0x00000000, 0x00, 0x443C0444
#define IOMUXC_PAD_ETH3_MDC_GPIO1__GPIO6_IO14                0x443C0140, 0x05, 0x00000000, 0x00, 0x443C0444
#define IOMUXC_PAD_ETH3_MDC_GPIO1__FLEXPWM1_PWMX0            0x443C0140, 0x06, 0x443C0698, 0x01, 0x443C0444
#define IOMUXC_PAD_ETH3_MDC_GPIO1__SINC4_MOD_CLK0            0x443C0140, 0x07, 0x00000000, 0x00, 0x443C0444

#define IOMUXC_PAD_ETH3_MDIO_GPIO2__NETC_EMDIO               0x443C0144, 0x00, 0x443C0678, 0x01, 0x443C0448
#define IOMUXC_PAD_ETH3_MDIO_GPIO2__LPUART4_RIN_B            0x443C0144, 0x01, 0x00000000, 0x00, 0x443C0448
#define IOMUXC_PAD_ETH3_MDIO_GPIO2__NETC_ETH3_SLV_MDIO       0x443C0144, 0x02, 0x00000000, 0x00, 0x443C0448
#define IOMUXC_PAD_ETH3_MDIO_GPIO2__SAI4_TX_BCLK             0x443C0144, 0x03, 0x443C0818, 0x00, 0x443C0448
#define IOMUXC_PAD_ETH3_MDIO_GPIO2__FLEXIO2_FLEXIO15         0x443C0144, 0x04, 0x00000000, 0x00, 0x443C0448
#define IOMUXC_PAD_ETH3_MDIO_GPIO2__GPIO6_IO15               0x443C0144, 0x05, 0x00000000, 0x00, 0x443C0448
#define IOMUXC_PAD_ETH3_MDIO_GPIO2__FLEXPWM1_PWMX1           0x443C0144, 0x06, 0x443C069C, 0x01, 0x443C0448
#define IOMUXC_PAD_ETH3_MDIO_GPIO2__SINC4_MOD_CLK1           0x443C0144, 0x07, 0x00000000, 0x00, 0x443C0448

#define IOMUXC_PAD_ETH3_TXD3__NETC_PINMUX_ETH3_TXD3          0x443C0148, 0x00, 0x00000000, 0x00, 0x443C044C
#define IOMUXC_PAD_ETH3_TXD3__XSPI_SLV_DATA7                 0x443C0148, 0x02, 0x443C0924, 0x00, 0x443C044C
#define IOMUXC_PAD_ETH3_TXD3__SAI4_TX_DATA0                  0x443C0148, 0x03, 0x00000000, 0x00, 0x443C044C
#define IOMUXC_PAD_ETH3_TXD3__LPUART3_TX                     0x443C0148, 0x04, 0x443C07A8, 0x03, 0x443C044C
#define IOMUXC_PAD_ETH3_TXD3__GPIO6_IO16                     0x443C0148, 0x05, 0x00000000, 0x00, 0x443C044C
#define IOMUXC_PAD_ETH3_TXD3__FLEXPWM1_PWMA0                 0x443C0148, 0x06, 0x00000000, 0x00, 0x443C044C

#define IOMUXC_PAD_ETH3_TXD2__NETC_PINMUX_ETH3_TXD2          0x443C014C, 0x00, 0x00000000, 0x00, 0x443C0450
#define IOMUXC_PAD_ETH3_TXD2__ETH3_RMII_REF50_CLK            0x443C014C, 0x01, 0x00000000, 0x00, 0x443C0450
#define IOMUXC_PAD_ETH3_TXD2__XSPI_SLV_DATA6                 0x443C014C, 0x02, 0x443C0920, 0x00, 0x443C0450
#define IOMUXC_PAD_ETH3_TXD2__SAI4_RX_SYNC                   0x443C014C, 0x03, 0x443C0814, 0x00, 0x443C0450
#define IOMUXC_PAD_ETH3_TXD2__GPIO6_IO17                     0x443C014C, 0x05, 0x00000000, 0x00, 0x443C0450
#define IOMUXC_PAD_ETH3_TXD2__FLEXPWM1_PWMB0                 0x443C014C, 0x06, 0x00000000, 0x00, 0x443C0450

#define IOMUXC_PAD_ETH3_TXD1__NETC_PINMUX_ETH3_TXD1          0x443C0150, 0x00, 0x00000000, 0x00, 0x443C0454
#define IOMUXC_PAD_ETH3_TXD1__LPUART4_RTS_B                  0x443C0150, 0x01, 0x00000000, 0x00, 0x443C0454
#define IOMUXC_PAD_ETH3_TXD1__XSPI_SLV_DATA5                 0x443C0150, 0x02, 0x443C091C, 0x00, 0x443C0454
#define IOMUXC_PAD_ETH3_TXD1__SAI4_RX_BCLK                   0x443C0150, 0x03, 0x443C080C, 0x00, 0x443C0454
#define IOMUXC_PAD_ETH3_TXD1__GPIO6_IO18                     0x443C0150, 0x05, 0x00000000, 0x00, 0x443C0454
#define IOMUXC_PAD_ETH3_TXD1__FLEXPWM1_PWMA1                 0x443C0150, 0x06, 0x00000000, 0x00, 0x443C0454

#define IOMUXC_PAD_ETH3_TXD0__NETC_PINMUX_ETH3_TXD0          0x443C0154, 0x00, 0x00000000, 0x00, 0x443C0458
#define IOMUXC_PAD_ETH3_TXD0__LPUART4_TX                     0x443C0154, 0x01, 0x443C07B4, 0x02, 0x443C0458
#define IOMUXC_PAD_ETH3_TXD0__XSPI_SLV_DATA4                 0x443C0154, 0x02, 0x443C0918, 0x00, 0x443C0458
#define IOMUXC_PAD_ETH3_TXD0__SAI4_RX_DATA0                  0x443C0154, 0x03, 0x443C0810, 0x00, 0x443C0458
#define IOMUXC_PAD_ETH3_TXD0__GPIO6_IO19                     0x443C0154, 0x05, 0x00000000, 0x00, 0x443C0458
#define IOMUXC_PAD_ETH3_TXD0__FLEXPWM1_PWMB1                 0x443C0154, 0x06, 0x00000000, 0x00, 0x443C0458

#define IOMUXC_PAD_ETH3_TX_CTL__NETC_PINMUX_ETH3_TX_CTL      0x443C0158, 0x00, 0x00000000, 0x00, 0x443C045C
#define IOMUXC_PAD_ETH3_TX_CTL__LPUART4_DTR_B                0x443C0158, 0x01, 0x00000000, 0x00, 0x443C045C
#define IOMUXC_PAD_ETH3_TX_CTL__XSPI_SLV_DQS                 0x443C0158, 0x02, 0x443C0900, 0x00, 0x443C045C
#define IOMUXC_PAD_ETH3_TX_CTL__SAI4_MCLK                    0x443C0158, 0x03, 0x443C0808, 0x00, 0x443C045C
#define IOMUXC_PAD_ETH3_TX_CTL__LPUART3_RX                   0x443C0158, 0x04, 0x443C07A4, 0x03, 0x443C045C
#define IOMUXC_PAD_ETH3_TX_CTL__GPIO6_IO20                   0x443C0158, 0x05, 0x00000000, 0x00, 0x443C045C
#define IOMUXC_PAD_ETH3_TX_CTL__FLEXPWM1_PWMA2               0x443C0158, 0x06, 0x00000000, 0x00, 0x443C045C

#define IOMUXC_PAD_ETH3_TX_CLK__NETC_PINMUX_ETH3_TX_CLK      0x443C015C, 0x00, 0x00000000, 0x00, 0x443C0460
#define IOMUXC_PAD_ETH3_TX_CLK__XSPI_SLV_CLK                 0x443C015C, 0x02, 0x443C0904, 0x00, 0x443C0460
#define IOMUXC_PAD_ETH3_TX_CLK__SAI2_TX_SYNC                 0x443C015C, 0x03, 0x443C07FC, 0x01, 0x443C0460
#define IOMUXC_PAD_ETH3_TX_CLK__LPUART3_CTS_B                0x443C015C, 0x04, 0x443C07A0, 0x02, 0x443C0460
#define IOMUXC_PAD_ETH3_TX_CLK__GPIO6_IO21                   0x443C015C, 0x05, 0x00000000, 0x00, 0x443C0460
#define IOMUXC_PAD_ETH3_TX_CLK__FLEXPWM1_PWMB2               0x443C015C, 0x06, 0x00000000, 0x00, 0x443C0460

#define IOMUXC_PAD_ETH3_RX_CTL__NETC_PINMUX_ETH3_RX_CTL      0x443C0160, 0x00, 0x00000000, 0x00, 0x443C0464
#define IOMUXC_PAD_ETH3_RX_CTL__LPUART4_DSR_B                0x443C0160, 0x01, 0x00000000, 0x00, 0x443C0464
#define IOMUXC_PAD_ETH3_RX_CTL__XSPI_SLV_CS                  0x443C0160, 0x02, 0x443C08FC, 0x00, 0x443C0464
#define IOMUXC_PAD_ETH3_RX_CTL__SAI2_TX_BCLK                 0x443C0160, 0x03, 0x443C07F8, 0x01, 0x443C0464
#define IOMUXC_PAD_ETH3_RX_CTL__XBAR1_XBAR_INOUT43           0x443C0160, 0x04, 0x443C08E4, 0x01, 0x443C0464
#define IOMUXC_PAD_ETH3_RX_CTL__GPIO6_IO22                   0x443C0160, 0x05, 0x00000000, 0x00, 0x443C0464
#define IOMUXC_PAD_ETH3_RX_CTL__FLEXPWM1_PWMA3               0x443C0160, 0x06, 0x00000000, 0x00, 0x443C0464
#define IOMUXC_PAD_ETH3_RX_CTL__SINC4_EMCLK1                 0x443C0160, 0x07, 0x443C0830, 0x01, 0x443C0464

#define IOMUXC_PAD_ETH3_RX_CLK__NETC_PINMUX_ETH3_RX_CLK      0x443C0164, 0x00, 0x00000000, 0x00, 0x443C0468
#define IOMUXC_PAD_ETH3_RX_CLK__LPUART4_CTS_B                0x443C0164, 0x01, 0x443C07AC, 0x01, 0x443C0468
#define IOMUXC_PAD_ETH3_RX_CLK__XSPI_SLV_DATA3               0x443C0164, 0x02, 0x443C0914, 0x00, 0x443C0468
#define IOMUXC_PAD_ETH3_RX_CLK__SAI2_TX_DATA0                0x443C0164, 0x03, 0x00000000, 0x00, 0x443C0468
#define IOMUXC_PAD_ETH3_RX_CLK__XBAR1_XBAR_INOUT44           0x443C0164, 0x04, 0x443C08E8, 0x01, 0x443C0468
#define IOMUXC_PAD_ETH3_RX_CLK__GPIO6_IO23                   0x443C0164, 0x05, 0x00000000, 0x00, 0x443C0468
#define IOMUXC_PAD_ETH3_RX_CLK__FLEXPWM1_PWMB3               0x443C0164, 0x06, 0x00000000, 0x00, 0x443C0468
#define IOMUXC_PAD_ETH3_RX_CLK__SINC4_EMBIT1                 0x443C0164, 0x07, 0x443C0824, 0x01, 0x443C0468

#define IOMUXC_PAD_ETH3_RXD0__NETC_PINMUX_ETH3_RXD0          0x443C0168, 0x00, 0x00000000, 0x00, 0x443C046C
#define IOMUXC_PAD_ETH3_RXD0__LPUART4_RX                     0x443C0168, 0x01, 0x443C07B0, 0x02, 0x443C046C
#define IOMUXC_PAD_ETH3_RXD0__XSPI_SLV_DATA2                 0x443C0168, 0x02, 0x443C0910, 0x00, 0x443C046C
#define IOMUXC_PAD_ETH3_RXD0__SAI2_RX_SYNC                   0x443C0168, 0x03, 0x443C07F4, 0x01, 0x443C046C
#define IOMUXC_PAD_ETH3_RXD0__GPIO6_IO24                     0x443C0168, 0x05, 0x00000000, 0x00, 0x443C046C
#define IOMUXC_PAD_ETH3_RXD0__DIG_ENCODER1_DATA_EN           0x443C0168, 0x06, 0x00000000, 0x00, 0x443C046C
#define IOMUXC_PAD_ETH3_RXD0__XBAR1_XBAR_INOUT45             0x443C0168, 0x07, 0x443C08EC, 0x01, 0x443C046C

#define IOMUXC_PAD_ETH3_RXD1__NETC_PINMUX_ETH3_RXD1          0x443C016C, 0x00, 0x00000000, 0x00, 0x443C0470
#define IOMUXC_PAD_ETH3_RXD1__XSPI_SLV_DATA1                 0x443C016C, 0x02, 0x443C090C, 0x00, 0x443C0470
#define IOMUXC_PAD_ETH3_RXD1__SAI2_RX_BCLK                   0x443C016C, 0x03, 0x443C07EC, 0x01, 0x443C0470
#define IOMUXC_PAD_ETH3_RXD1__LPUART3_RTS_B                  0x443C016C, 0x04, 0x00000000, 0x00, 0x443C0470
#define IOMUXC_PAD_ETH3_RXD1__GPIO6_IO25                     0x443C016C, 0x05, 0x00000000, 0x00, 0x443C0470
#define IOMUXC_PAD_ETH3_RXD1__DIG_ENCODER1_DATA_CLK          0x443C016C, 0x06, 0x00000000, 0x00, 0x443C0470
#define IOMUXC_PAD_ETH3_RXD1__XBAR1_XBAR_INOUT46             0x443C016C, 0x07, 0x443C08F0, 0x01, 0x443C0470

#define IOMUXC_PAD_ETH3_RXD2__NETC_PINMUX_ETH3_RXD2          0x443C0170, 0x00, 0x00000000, 0x00, 0x443C0474
#define IOMUXC_PAD_ETH3_RXD2__MQS2_RIGHT                     0x443C0170, 0x01, 0x00000000, 0x00, 0x443C0474
#define IOMUXC_PAD_ETH3_RXD2__XSPI_SLV_DATA0                 0x443C0170, 0x02, 0x443C0908, 0x00, 0x443C0474
#define IOMUXC_PAD_ETH3_RXD2__SAI2_RX_DATA0                  0x443C0170, 0x03, 0x443C07F0, 0x01, 0x443C0474
#define IOMUXC_PAD_ETH3_RXD2__GPIO6_IO26                     0x443C0170, 0x05, 0x00000000, 0x00, 0x443C0474
#define IOMUXC_PAD_ETH3_RXD2__DIG_ENCODER1_DATA_OUT          0x443C0170, 0x06, 0x00000000, 0x00, 0x443C0474
#define IOMUXC_PAD_ETH3_RXD2__XBAR1_XBAR_INOUT47             0x443C0170, 0x07, 0x443C08F4, 0x01, 0x443C0474

#define IOMUXC_PAD_ETH3_RXD3__NETC_PINMUX_ETH3_RXD3          0x443C0174, 0x00, 0x00000000, 0x00, 0x443C0478
#define IOMUXC_PAD_ETH3_RXD3__MQS2_LEFT                      0x443C0174, 0x01, 0x00000000, 0x00, 0x443C0478
#define IOMUXC_PAD_ETH3_RXD3__SAI2_MCLK                      0x443C0174, 0x03, 0x443C07E8, 0x01, 0x443C0478
#define IOMUXC_PAD_ETH3_RXD3__GPIO6_IO27                     0x443C0174, 0x05, 0x00000000, 0x00, 0x443C0478
#define IOMUXC_PAD_ETH3_RXD3__DIG_ENCODER1_DATA_IN           0x443C0174, 0x06, 0x00000000, 0x00, 0x443C0478
#define IOMUXC_PAD_ETH3_RXD3__XBAR1_XBAR_INOUT48             0x443C0174, 0x07, 0x443C08F8, 0x01, 0x443C0478

#define IOMUXC_PAD_ETH4_MDC_GPIO1__NETC_EMDC                 0x443C0178, 0x00, 0x00000000, 0x00, 0x443C047C
#define IOMUXC_PAD_ETH4_MDC_GPIO1__ECAT_MDC                  0x443C0178, 0x01, 0x00000000, 0x00, 0x443C047C
#define IOMUXC_PAD_ETH4_MDC_GPIO1__ECAT_CLK25                0x443C0178, 0x02, 0x00000000, 0x00, 0x443C047C
#define IOMUXC_PAD_ETH4_MDC_GPIO1__NETC_ETH4_SLV_MDC         0x443C0178, 0x03, 0x00000000, 0x00, 0x443C047C
#define IOMUXC_PAD_ETH4_MDC_GPIO1__FLEXIO1_3_2_FLEXIO12      0x443C0178, 0x04, 0x00000000, 0x00, 0x443C047C
#define IOMUXC_PAD_ETH4_MDC_GPIO1__GPIO6_IO28                0x443C0178, 0x05, 0x00000000, 0x00, 0x443C047C
#define IOMUXC_PAD_ETH4_MDC_GPIO1__FLEXPWM4_PWMX0            0x443C0178, 0x06, 0x443C06F4, 0x02, 0x443C047C
#define IOMUXC_PAD_ETH4_MDC_GPIO1__SINC4_MOD_CLK2            0x443C0178, 0x07, 0x00000000, 0x00, 0x443C047C

#define IOMUXC_PAD_ETH4_MDIO_GPIO2__NETC_EMDIO               0x443C017C, 0x00, 0x443C0678, 0x02, 0x443C0480
#define IOMUXC_PAD_ETH4_MDIO_GPIO2__ECAT_MDIO                0x443C017C, 0x01, 0x443C0628, 0x00, 0x443C0480
#define IOMUXC_PAD_ETH4_MDIO_GPIO2__ENET_REF_CLK_ROOT        0x443C017C, 0x02, 0x00000000, 0x00, 0x443C0480
#define IOMUXC_PAD_ETH4_MDIO_GPIO2__NETC_ETH4_SLV_MDIO       0x443C017C, 0x03, 0x00000000, 0x00, 0x443C0480
#define IOMUXC_PAD_ETH4_MDIO_GPIO2__FLEXIO1_3_2_FLEXIO13     0x443C017C, 0x04, 0x00000000, 0x00, 0x443C0480
#define IOMUXC_PAD_ETH4_MDIO_GPIO2__GPIO6_IO29               0x443C017C, 0x05, 0x00000000, 0x00, 0x443C0480
#define IOMUXC_PAD_ETH4_MDIO_GPIO2__FLEXPWM4_PWMX1           0x443C017C, 0x06, 0x443C06F8, 0x02, 0x443C0480
#define IOMUXC_PAD_ETH4_MDIO_GPIO2__SINC_FILTER_GLUE4_BREAK  0x443C017C, 0x07, 0x00000000, 0x00, 0x443C0480
#define IOMUXC_PAD_ETH4_MDIO_GPIO2__XSPI2_IPP_IND_INTFA_B    0x443C017C, 0x15, 0x00000000, 0x00, 0x443C0480

#define IOMUXC_PAD_ETH4_TX_CLK__NETC_PINMUX_ETH4_TX_CLK      0x443C0180, 0x00, 0x443C0648, 0x00, 0x443C0484
#define IOMUXC_PAD_ETH4_TX_CLK__USDHC3_CLK                   0x443C0180, 0x01, 0x00000000, 0x00, 0x443C0484
#define IOMUXC_PAD_ETH4_TX_CLK__XSPI2_A_SCLK                 0x443C0180, 0x02, 0x00000000, 0x00, 0x443C0484
#define IOMUXC_PAD_ETH4_TX_CLK__ECAT_LED_ERR                 0x443C0180, 0x03, 0x00000000, 0x00, 0x443C0484
#define IOMUXC_PAD_ETH4_TX_CLK__FLEXIO1_3_2_FLEXIO0          0x443C0180, 0x04, 0x00000000, 0x00, 0x443C0484
#define IOMUXC_PAD_ETH4_TX_CLK__GPIO6_IO30                   0x443C0180, 0x05, 0x00000000, 0x00, 0x443C0484
#define IOMUXC_PAD_ETH4_TX_CLK__FLEXPWM4_PWMA0               0x443C0180, 0x06, 0x443C06D4, 0x01, 0x443C0484
#define IOMUXC_PAD_ETH4_TX_CLK__XBAR1_XBAR_INOUT30           0x443C0180, 0x07, 0x443C08B0, 0x02, 0x443C0484

#define IOMUXC_PAD_ETH4_TX_CTL__NETC_PINMUX_ETH4_TX_CTL      0x443C0184, 0x00, 0x00000000, 0x00, 0x443C0488
#define IOMUXC_PAD_ETH4_TX_CTL__USDHC3_CMD                   0x443C0184, 0x01, 0x443C0858, 0x01, 0x443C0488
#define IOMUXC_PAD_ETH4_TX_CTL__XSPI2_A_SS0_B                0x443C0184, 0x02, 0x00000000, 0x00, 0x443C0488
#define IOMUXC_PAD_ETH4_TX_CTL__ECAT_RESET_OUT               0x443C0184, 0x03, 0x00000000, 0x00, 0x443C0488
#define IOMUXC_PAD_ETH4_TX_CTL__FLEXIO1_3_2_FLEXIO1          0x443C0184, 0x04, 0x00000000, 0x00, 0x443C0488
#define IOMUXC_PAD_ETH4_TX_CTL__GPIO6_IO31                   0x443C0184, 0x05, 0x00000000, 0x00, 0x443C0488
#define IOMUXC_PAD_ETH4_TX_CTL__FLEXPWM4_PWMB0               0x443C0184, 0x06, 0x443C06E4, 0x01, 0x443C0488
#define IOMUXC_PAD_ETH4_TX_CTL__XBAR1_XBAR_INOUT31           0x443C0184, 0x07, 0x443C08B4, 0x02, 0x443C0488

#define IOMUXC_PAD_ETH4_TXD0__NETC_PINMUX_ETH4_TXD0          0x443C0188, 0x00, 0x00000000, 0x00, 0x443C048C
#define IOMUXC_PAD_ETH4_TXD0__USDHC3_DATA0                   0x443C0188, 0x01, 0x443C085C, 0x01, 0x443C048C
#define IOMUXC_PAD_ETH4_TXD0__XSPI2_A_DATA0                  0x443C0188, 0x02, 0x00000000, 0x00, 0x443C048C
#define IOMUXC_PAD_ETH4_TXD0__ECAT_LED_RUN                   0x443C0188, 0x03, 0x00000000, 0x00, 0x443C048C
#define IOMUXC_PAD_ETH4_TXD0__FLEXIO1_3_2_FLEXIO2            0x443C0188, 0x04, 0x00000000, 0x00, 0x443C048C
#define IOMUXC_PAD_ETH4_TXD0__GPIO7_IO0                      0x443C0188, 0x05, 0x00000000, 0x00, 0x443C048C
#define IOMUXC_PAD_ETH4_TXD0__FLEXPWM4_PWMA1                 0x443C0188, 0x06, 0x443C06D8, 0x01, 0x443C048C
#define IOMUXC_PAD_ETH4_TXD0__XBAR1_XBAR_INOUT32             0x443C0188, 0x07, 0x443C08B8, 0x02, 0x443C048C

#define IOMUXC_PAD_ETH4_TXD1__NETC_PINMUX_ETH4_TXD1          0x443C018C, 0x00, 0x00000000, 0x00, 0x443C0490
#define IOMUXC_PAD_ETH4_TXD1__USDHC3_DATA1                   0x443C018C, 0x01, 0x443C0860, 0x01, 0x443C0490
#define IOMUXC_PAD_ETH4_TXD1__XSPI2_A_DATA1                  0x443C018C, 0x02, 0x00000000, 0x00, 0x443C0490
#define IOMUXC_PAD_ETH4_TXD1__ECAT_LED_STATE_RUN             0x443C018C, 0x03, 0x00000000, 0x00, 0x443C0490
#define IOMUXC_PAD_ETH4_TXD1__FLEXIO1_3_2_FLEXIO3            0x443C018C, 0x04, 0x00000000, 0x00, 0x443C0490
#define IOMUXC_PAD_ETH4_TXD1__GPIO7_IO1                      0x443C018C, 0x05, 0x00000000, 0x00, 0x443C0490
#define IOMUXC_PAD_ETH4_TXD1__FLEXPWM4_PWMB1                 0x443C018C, 0x06, 0x443C06E8, 0x01, 0x443C0490
#define IOMUXC_PAD_ETH4_TXD1__XBAR1_XBAR_INOUT33             0x443C018C, 0x07, 0x443C08BC, 0x02, 0x443C0490

#define IOMUXC_PAD_ETH4_TXD2__NETC_PINMUX_ETH4_TXD2          0x443C0190, 0x00, 0x00000000, 0x00, 0x443C0494
#define IOMUXC_PAD_ETH4_TXD2__USDHC3_DATA2                   0x443C0190, 0x01, 0x443C0864, 0x01, 0x443C0494
#define IOMUXC_PAD_ETH4_TXD2__XSPI2_A_DATA2                  0x443C0190, 0x02, 0x00000000, 0x00, 0x443C0494
#define IOMUXC_PAD_ETH4_TXD2__ECAT_CLK25                     0x443C0190, 0x03, 0x00000000, 0x00, 0x443C0494
#define IOMUXC_PAD_ETH4_TXD2__FLEXIO1_3_2_FLEXIO4            0x443C0190, 0x04, 0x00000000, 0x00, 0x443C0494
#define IOMUXC_PAD_ETH4_TXD2__GPIO7_IO2                      0x443C0190, 0x05, 0x00000000, 0x00, 0x443C0494
#define IOMUXC_PAD_ETH4_TXD2__FLEXPWM4_PWMA2                 0x443C0190, 0x06, 0x443C06DC, 0x01, 0x443C0494
#define IOMUXC_PAD_ETH4_TXD2__ETH4_RMII_REF50_CLK            0x443C0190, 0x07, 0x00000000, 0x00, 0x443C0494
#define IOMUXC_PAD_ETH4_TXD2__XBAR1_XBAR_INOUT34             0x443C0190, 0x15, 0x00000000, 0x00, 0x443C0494

#define IOMUXC_PAD_ETH4_TXD3__NETC_PINMUX_ETH4_TXD3          0x443C0194, 0x00, 0x00000000, 0x00, 0x443C0498
#define IOMUXC_PAD_ETH4_TXD3__USDHC3_DATA3                   0x443C0194, 0x01, 0x443C0868, 0x01, 0x443C0498
#define IOMUXC_PAD_ETH4_TXD3__XSPI2_A_DATA3                  0x443C0194, 0x02, 0x00000000, 0x00, 0x443C0498
#define IOMUXC_PAD_ETH4_TXD3__FLEXIO1_3_2_FLEXIO5            0x443C0194, 0x04, 0x00000000, 0x00, 0x443C0498
#define IOMUXC_PAD_ETH4_TXD3__GPIO7_IO3                      0x443C0194, 0x05, 0x00000000, 0x00, 0x443C0498
#define IOMUXC_PAD_ETH4_TXD3__FLEXPWM4_PWMB2                 0x443C0194, 0x06, 0x443C06EC, 0x01, 0x443C0498
#define IOMUXC_PAD_ETH4_TXD3__XBAR1_XBAR_INOUT35             0x443C0194, 0x07, 0x443C08C4, 0x02, 0x443C0498

#define IOMUXC_PAD_ETH4_RXD0__NETC_PINMUX_ETH4_RXD0          0x443C0198, 0x00, 0x443C0638, 0x00, 0x443C049C
#define IOMUXC_PAD_ETH4_RXD0__XSPI2_A_DATA4                  0x443C0198, 0x02, 0x00000000, 0x00, 0x443C049C
#define IOMUXC_PAD_ETH4_RXD0__FLEXIO1_3_2_FLEXIO6            0x443C0198, 0x04, 0x00000000, 0x00, 0x443C049C
#define IOMUXC_PAD_ETH4_RXD0__GPIO7_IO4                      0x443C0198, 0x05, 0x00000000, 0x00, 0x443C049C
#define IOMUXC_PAD_ETH4_RXD0__FLEXPWM4_PWMA3                 0x443C0198, 0x06, 0x443C06E0, 0x01, 0x443C049C
#define IOMUXC_PAD_ETH4_RXD0__SINC4_EMCLK2                   0x443C0198, 0x07, 0x443C0834, 0x01, 0x443C049C

#define IOMUXC_PAD_ETH4_RXD1__NETC_PINMUX_ETH4_RXD1          0x443C019C, 0x00, 0x443C063C, 0x00, 0x443C04A0
#define IOMUXC_PAD_ETH4_RXD1__XSPI2_A_DATA5                  0x443C019C, 0x02, 0x00000000, 0x00, 0x443C04A0
#define IOMUXC_PAD_ETH4_RXD1__FLEXIO2_4_1_FLEXIO11           0x443C019C, 0x03, 0x443C0694, 0x00, 0x443C04A0
#define IOMUXC_PAD_ETH4_RXD1__FLEXIO1_3_2_FLEXIO7            0x443C019C, 0x04, 0x00000000, 0x00, 0x443C04A0
#define IOMUXC_PAD_ETH4_RXD1__GPIO7_IO5                      0x443C019C, 0x05, 0x00000000, 0x00, 0x443C04A0
#define IOMUXC_PAD_ETH4_RXD1__FLEXPWM4_PWMB3                 0x443C019C, 0x06, 0x443C06F0, 0x01, 0x443C04A0
#define IOMUXC_PAD_ETH4_RXD1__SINC4_EMBIT2                   0x443C019C, 0x07, 0x443C0828, 0x01, 0x443C04A0

#define IOMUXC_PAD_ETH4_RXD2__NETC_PINMUX_ETH4_RXD2          0x443C01A0, 0x00, 0x443C0640, 0x00, 0x443C04A4
#define IOMUXC_PAD_ETH4_RXD2__XSPI2_A_DATA6                  0x443C01A0, 0x02, 0x00000000, 0x00, 0x443C04A4
#define IOMUXC_PAD_ETH4_RXD2__FLEXIO2_4_1_FLEXIO12           0x443C01A0, 0x03, 0x00000000, 0x00, 0x443C04A4
#define IOMUXC_PAD_ETH4_RXD2__FLEXIO1_3_2_FLEXIO8            0x443C01A0, 0x04, 0x00000000, 0x00, 0x443C04A4
#define IOMUXC_PAD_ETH4_RXD2__GPIO7_IO6                      0x443C01A0, 0x05, 0x00000000, 0x00, 0x443C04A4
#define IOMUXC_PAD_ETH4_RXD2__DIG_ENCODER2_DATA_EN           0x443C01A0, 0x06, 0x00000000, 0x00, 0x443C04A4
#define IOMUXC_PAD_ETH4_RXD2__XBAR1_XBAR_INOUT4              0x443C01A0, 0x07, 0x443C086C, 0x01, 0x443C04A4

#define IOMUXC_PAD_ETH4_RXD3__NETC_PINMUX_ETH4_RXD3          0x443C01A4, 0x00, 0x443C0644, 0x00, 0x443C04A8
#define IOMUXC_PAD_ETH4_RXD3__ENET_REF_CLK_ROOT              0x443C01A4, 0x01, 0x00000000, 0x00, 0x443C04A8
#define IOMUXC_PAD_ETH4_RXD3__XSPI2_A_DATA7                  0x443C01A4, 0x02, 0x00000000, 0x00, 0x443C04A8
#define IOMUXC_PAD_ETH4_RXD3__FLEXIO2_4_1_FLEXIO13           0x443C01A4, 0x03, 0x00000000, 0x00, 0x443C04A8
#define IOMUXC_PAD_ETH4_RXD3__FLEXIO1_3_2_FLEXIO9            0x443C01A4, 0x04, 0x00000000, 0x00, 0x443C04A8
#define IOMUXC_PAD_ETH4_RXD3__GPIO7_IO7                      0x443C01A4, 0x05, 0x00000000, 0x00, 0x443C04A8
#define IOMUXC_PAD_ETH4_RXD3__DIG_ENCODER2_DATA_CLK          0x443C01A4, 0x06, 0x443C068C, 0x01, 0x443C04A8
#define IOMUXC_PAD_ETH4_RXD3__XBAR1_XBAR_INOUT5              0x443C01A4, 0x07, 0x443C0870, 0x01, 0x443C04A8

#define IOMUXC_PAD_ETH4_RX_CTL__NETC_PINMUX_ETH4_RX_CTL      0x443C01A8, 0x00, 0x443C0634, 0x00, 0x443C04AC
#define IOMUXC_PAD_ETH4_RX_CTL__XSPI2_A_SS1_B                0x443C01A8, 0x02, 0x00000000, 0x00, 0x443C04AC
#define IOMUXC_PAD_ETH4_RX_CTL__FLEXIO2_4_1_FLEXIO14         0x443C01A8, 0x03, 0x00000000, 0x00, 0x443C04AC
#define IOMUXC_PAD_ETH4_RX_CTL__FLEXIO1_3_2_FLEXIO10         0x443C01A8, 0x04, 0x00000000, 0x00, 0x443C04AC
#define IOMUXC_PAD_ETH4_RX_CTL__GPIO7_IO8                    0x443C01A8, 0x05, 0x00000000, 0x00, 0x443C04AC
#define IOMUXC_PAD_ETH4_RX_CTL__DIG_ENCODER2_DATA_OUT        0x443C01A8, 0x06, 0x00000000, 0x00, 0x443C04AC
#define IOMUXC_PAD_ETH4_RX_CTL__XBAR1_XBAR_INOUT6            0x443C01A8, 0x07, 0x443C0874, 0x01, 0x443C04AC
#define IOMUXC_PAD_ETH4_RX_CTL__XSPI2_INTFA                  0x443C01A8, 0x15, 0x00000000, 0x00, 0x443C04AC

#define IOMUXC_PAD_ETH4_RX_CLK__NETC_PINMUX_ETH4_RX_CLK      0x443C01AC, 0x00, 0x443C0630, 0x00, 0x443C04B0
#define IOMUXC_PAD_ETH4_RX_CLK__XSPI2_A_DQS                  0x443C01AC, 0x02, 0x00000000, 0x00, 0x443C04B0
#define IOMUXC_PAD_ETH4_RX_CLK__FLEXIO2_4_1_FLEXIO15         0x443C01AC, 0x03, 0x00000000, 0x00, 0x443C04B0
#define IOMUXC_PAD_ETH4_RX_CLK__FLEXIO1_3_2_FLEXIO11         0x443C01AC, 0x04, 0x00000000, 0x00, 0x443C04B0
#define IOMUXC_PAD_ETH4_RX_CLK__GPIO7_IO9                    0x443C01AC, 0x05, 0x00000000, 0x00, 0x443C04B0
#define IOMUXC_PAD_ETH4_RX_CLK__DIG_ENCODER2_DATA_IN         0x443C01AC, 0x06, 0x443C0690, 0x01, 0x443C04B0
#define IOMUXC_PAD_ETH4_RX_CLK__XBAR1_XBAR_INOUT7            0x443C01AC, 0x07, 0x443C0878, 0x01, 0x443C04B0

#define IOMUXC_PAD_ETH0_TXD0__NETC_PINMUX_ETH0_TXD0          0x443C01B0, 0x00, 0x00000000, 0x00, 0x443C04B4
#define IOMUXC_PAD_ETH0_TXD0__ECAT_PT0_TXD0                  0x443C01B0, 0x01, 0x00000000, 0x00, 0x443C04B4
#define IOMUXC_PAD_ETH0_TXD0__FLEXIO4_FLEXIO0                0x443C01B0, 0x04, 0x00000000, 0x00, 0x443C04B4
#define IOMUXC_PAD_ETH0_TXD0__GPIO5_IO0                      0x443C01B0, 0x05, 0x00000000, 0x00, 0x443C04B4

#define IOMUXC_PAD_ETH0_TXD1__NETC_PINMUX_ETH0_TXD1          0x443C01B4, 0x00, 0x00000000, 0x00, 0x443C04B8
#define IOMUXC_PAD_ETH0_TXD1__ECAT_PT0_TXD1                  0x443C01B4, 0x01, 0x00000000, 0x00, 0x443C04B8
#define IOMUXC_PAD_ETH0_TXD1__FLEXIO4_FLEXIO1                0x443C01B4, 0x04, 0x00000000, 0x00, 0x443C04B8
#define IOMUXC_PAD_ETH0_TXD1__GPIO5_IO1                      0x443C01B4, 0x05, 0x00000000, 0x00, 0x443C04B8

#define IOMUXC_PAD_ETH0_TX_EN__NETC_PINMUX_ETH0_TX_EN        0x443C01B8, 0x00, 0x00000000, 0x00, 0x443C04BC
#define IOMUXC_PAD_ETH0_TX_EN__ECAT_PT0_TX_EN                0x443C01B8, 0x01, 0x00000000, 0x00, 0x443C04BC
#define IOMUXC_PAD_ETH0_TX_EN__FLEXIO4_FLEXIO2               0x443C01B8, 0x04, 0x00000000, 0x00, 0x443C04BC
#define IOMUXC_PAD_ETH0_TX_EN__GPIO5_IO2                     0x443C01B8, 0x05, 0x00000000, 0x00, 0x443C04BC

#define IOMUXC_PAD_ETH0_TX_CLK__NETC_PINMUX_ETH0_TX_CLK      0x443C01BC, 0x00, 0x00000000, 0x00, 0x443C04C0
#define IOMUXC_PAD_ETH0_TX_CLK__ECAT_PT0_TX_CLK              0x443C01BC, 0x01, 0x00000000, 0x00, 0x443C04C0
#define IOMUXC_PAD_ETH0_TX_CLK__FLEXIO4_FLEXIO3              0x443C01BC, 0x04, 0x00000000, 0x00, 0x443C04C0
#define IOMUXC_PAD_ETH0_TX_CLK__GPIO5_IO3                    0x443C01BC, 0x05, 0x00000000, 0x00, 0x443C04C0

#define IOMUXC_PAD_ETH0_RXD0__NETC_PINMUX_ETH0_RXD0          0x443C01C0, 0x00, 0x00000000, 0x00, 0x443C04C4
#define IOMUXC_PAD_ETH0_RXD0__ECAT_PT0_RXD0                  0x443C01C0, 0x01, 0x00000000, 0x00, 0x443C04C4
#define IOMUXC_PAD_ETH0_RXD0__FLEXIO4_FLEXIO4                0x443C01C0, 0x04, 0x00000000, 0x00, 0x443C04C4
#define IOMUXC_PAD_ETH0_RXD0__GPIO5_IO4                      0x443C01C0, 0x05, 0x00000000, 0x00, 0x443C04C4

#define IOMUXC_PAD_ETH0_RXD1__NETC_PINMUX_ETH0_RXD1          0x443C01C4, 0x00, 0x00000000, 0x00, 0x443C04C8
#define IOMUXC_PAD_ETH0_RXD1__ECAT_PT0_RXD1                  0x443C01C4, 0x01, 0x00000000, 0x00, 0x443C04C8
#define IOMUXC_PAD_ETH0_RXD1__FLEXIO4_FLEXIO5                0x443C01C4, 0x04, 0x00000000, 0x00, 0x443C04C8
#define IOMUXC_PAD_ETH0_RXD1__GPIO5_IO5                      0x443C01C4, 0x05, 0x00000000, 0x00, 0x443C04C8

#define IOMUXC_PAD_ETH0_RX_DV__NETC_PINMUX_ETH0_RX_DV        0x443C01C8, 0x00, 0x00000000, 0x00, 0x443C04CC
#define IOMUXC_PAD_ETH0_RX_DV__ECAT_PT0_RX_DV                0x443C01C8, 0x01, 0x00000000, 0x00, 0x443C04CC
#define IOMUXC_PAD_ETH0_RX_DV__FLEXIO4_FLEXIO6               0x443C01C8, 0x04, 0x00000000, 0x00, 0x443C04CC
#define IOMUXC_PAD_ETH0_RX_DV__GPIO5_IO6                     0x443C01C8, 0x05, 0x00000000, 0x00, 0x443C04CC

#define IOMUXC_PAD_ETH0_TXD2__NETC_PINMUX_ETH0_TXD2          0x443C01CC, 0x00, 0x00000000, 0x00, 0x443C04D0
#define IOMUXC_PAD_ETH0_TXD2__ECAT_PT0_TXD2                  0x443C01CC, 0x01, 0x00000000, 0x00, 0x443C04D0
#define IOMUXC_PAD_ETH0_TXD2__ETH0_RMII_REF50_CLK            0x443C01CC, 0x02, 0x00000000, 0x00, 0x443C04D0
#define IOMUXC_PAD_ETH0_TXD2__FLEXIO4_FLEXIO7                0x443C01CC, 0x04, 0x00000000, 0x00, 0x443C04D0
#define IOMUXC_PAD_ETH0_TXD2__GPIO5_IO7                      0x443C01CC, 0x05, 0x00000000, 0x00, 0x443C04D0

#define IOMUXC_PAD_ETH0_TXD3__NETC_PINMUX_ETH0_TXD3          0x443C01D0, 0x00, 0x00000000, 0x00, 0x443C04D4
#define IOMUXC_PAD_ETH0_TXD3__ECAT_PT0_TXD3                  0x443C01D0, 0x01, 0x00000000, 0x00, 0x443C04D4
#define IOMUXC_PAD_ETH0_TXD3__FLEXIO4_FLEXIO8                0x443C01D0, 0x04, 0x00000000, 0x00, 0x443C04D4
#define IOMUXC_PAD_ETH0_TXD3__GPIO5_IO8                      0x443C01D0, 0x05, 0x00000000, 0x00, 0x443C04D4

#define IOMUXC_PAD_ETH0_RXD2__NETC_PINMUX_ETH0_RXD2          0x443C01D4, 0x00, 0x00000000, 0x00, 0x443C04D8
#define IOMUXC_PAD_ETH0_RXD2__ECAT_PT0_RXD2                  0x443C01D4, 0x01, 0x00000000, 0x00, 0x443C04D8
#define IOMUXC_PAD_ETH0_RXD2__FLEXIO4_FLEXIO9                0x443C01D4, 0x04, 0x00000000, 0x00, 0x443C04D8
#define IOMUXC_PAD_ETH0_RXD2__GPIO5_IO9                      0x443C01D4, 0x05, 0x00000000, 0x00, 0x443C04D8

#define IOMUXC_PAD_ETH0_RXD3__NETC_PINMUX_ETH0_RXD3          0x443C01D8, 0x00, 0x00000000, 0x00, 0x443C04DC
#define IOMUXC_PAD_ETH0_RXD3__ECAT_PT0_RXD3                  0x443C01D8, 0x01, 0x00000000, 0x00, 0x443C04DC
#define IOMUXC_PAD_ETH0_RXD3__FLEXIO4_FLEXIO10               0x443C01D8, 0x04, 0x00000000, 0x00, 0x443C04DC
#define IOMUXC_PAD_ETH0_RXD3__GPIO5_IO10                     0x443C01D8, 0x05, 0x00000000, 0x00, 0x443C04DC

#define IOMUXC_PAD_ETH0_RX_CLK__NETC_PINMUX_ETH0_RX_CLK      0x443C01DC, 0x00, 0x00000000, 0x00, 0x443C04E0
#define IOMUXC_PAD_ETH0_RX_CLK__ECAT_PT0_RX_CLK              0x443C01DC, 0x01, 0x00000000, 0x00, 0x443C04E0
#define IOMUXC_PAD_ETH0_RX_CLK__FLEXIO4_FLEXIO11             0x443C01DC, 0x04, 0x00000000, 0x00, 0x443C04E0
#define IOMUXC_PAD_ETH0_RX_CLK__GPIO5_IO11                   0x443C01DC, 0x05, 0x00000000, 0x00, 0x443C04E0

#define IOMUXC_PAD_ETH0_RX_ER__NETC_PINMUX_ETH0_RX_ER        0x443C01E0, 0x00, 0x00000000, 0x00, 0x443C04E4
#define IOMUXC_PAD_ETH0_RX_ER__ECAT_PT0_RX_ER                0x443C01E0, 0x01, 0x00000000, 0x00, 0x443C04E4
#define IOMUXC_PAD_ETH0_RX_ER__FLEXIO4_FLEXIO12              0x443C01E0, 0x04, 0x00000000, 0x00, 0x443C04E4
#define IOMUXC_PAD_ETH0_RX_ER__GPIO5_IO12                    0x443C01E0, 0x05, 0x00000000, 0x00, 0x443C04E4

#define IOMUXC_PAD_ETH0_TX_ER__NETC_PINMUX_ETH0_TX_ER        0x443C01E4, 0x00, 0x00000000, 0x00, 0x443C04E8
#define IOMUXC_PAD_ETH0_TX_ER__ECAT_LINK_ACT0                0x443C01E4, 0x01, 0x00000000, 0x00, 0x443C04E8
#define IOMUXC_PAD_ETH0_TX_ER__FLEXIO4_FLEXIO13              0x443C01E4, 0x04, 0x00000000, 0x00, 0x443C04E8
#define IOMUXC_PAD_ETH0_TX_ER__GPIO5_IO13                    0x443C01E4, 0x05, 0x00000000, 0x00, 0x443C04E8

#define IOMUXC_PAD_ETH0_CRS__NETC_PINMUX_ETH0_CRS            0x443C01E8, 0x00, 0x00000000, 0x00, 0x443C04EC
#define IOMUXC_PAD_ETH0_CRS__ECAT_LINK0                      0x443C01E8, 0x01, 0x00000000, 0x00, 0x443C04EC
#define IOMUXC_PAD_ETH0_CRS__NETC_EMDC                       0x443C01E8, 0x02, 0x00000000, 0x00, 0x443C04EC
#define IOMUXC_PAD_ETH0_CRS__FLEXIO4_FLEXIO14                0x443C01E8, 0x04, 0x00000000, 0x00, 0x443C04EC
#define IOMUXC_PAD_ETH0_CRS__GPIO5_IO14                      0x443C01E8, 0x05, 0x00000000, 0x00, 0x443C04EC
#define IOMUXC_PAD_ETH0_CRS__XBAR1_XBAR_INOUT8               0x443C01E8, 0x06, 0x443C087C, 0x02, 0x443C04EC
#define IOMUXC_PAD_ETH0_CRS__SINC_FILTER_GLUE2_BREAK         0x443C01E8, 0x07, 0x00000000, 0x00, 0x443C04EC

#define IOMUXC_PAD_ETH0_COL__NETC_PINMUX_ETH0_COL            0x443C01EC, 0x00, 0x00000000, 0x00, 0x443C04F0
#define IOMUXC_PAD_ETH0_COL__ECAT_LINK1                      0x443C01EC, 0x01, 0x00000000, 0x00, 0x443C04F0
#define IOMUXC_PAD_ETH0_COL__NETC_EMDIO                      0x443C01EC, 0x02, 0x443C0678, 0x03, 0x443C04F0
#define IOMUXC_PAD_ETH0_COL__FLEXIO4_FLEXIO15                0x443C01EC, 0x04, 0x00000000, 0x00, 0x443C04F0
#define IOMUXC_PAD_ETH0_COL__GPIO5_IO15                      0x443C01EC, 0x05, 0x00000000, 0x00, 0x443C04F0
#define IOMUXC_PAD_ETH0_COL__XBAR1_XBAR_INOUT9               0x443C01EC, 0x06, 0x443C0880, 0x02, 0x443C04F0
#define IOMUXC_PAD_ETH0_COL__SINC_FILTER_GLUE1_BREAK         0x443C01EC, 0x07, 0x00000000, 0x00, 0x443C04F0

#define IOMUXC_PAD_ETH1_TXD0__NETC_PINMUX_ETH1_TXD0          0x443C01F0, 0x00, 0x00000000, 0x00, 0x443C04F4
#define IOMUXC_PAD_ETH1_TXD0__ECAT_PT1_TXD0                  0x443C01F0, 0x01, 0x00000000, 0x00, 0x443C04F4
#define IOMUXC_PAD_ETH1_TXD0__ENCODER_DIAG0                  0x443C01F0, 0x03, 0x00000000, 0x00, 0x443C04F4
#define IOMUXC_PAD_ETH1_TXD0__FLEXIO3_FLEXIO0                0x443C01F0, 0x04, 0x00000000, 0x00, 0x443C04F4
#define IOMUXC_PAD_ETH1_TXD0__GPIO5_IO16                     0x443C01F0, 0x05, 0x00000000, 0x00, 0x443C04F4

#define IOMUXC_PAD_ETH1_TXD1__NETC_PINMUX_ETH1_TXD1          0x443C01F4, 0x00, 0x00000000, 0x00, 0x443C04F8
#define IOMUXC_PAD_ETH1_TXD1__ECAT_PT1_TXD1                  0x443C01F4, 0x01, 0x00000000, 0x00, 0x443C04F8
#define IOMUXC_PAD_ETH1_TXD1__ENCODER_DIAG1                  0x443C01F4, 0x03, 0x00000000, 0x00, 0x443C04F8
#define IOMUXC_PAD_ETH1_TXD1__FLEXIO3_FLEXIO1                0x443C01F4, 0x04, 0x00000000, 0x00, 0x443C04F8
#define IOMUXC_PAD_ETH1_TXD1__GPIO5_IO17                     0x443C01F4, 0x05, 0x00000000, 0x00, 0x443C04F8

#define IOMUXC_PAD_ETH1_TX_EN__NETC_PINMUX_ETH1_TX_EN        0x443C01F8, 0x00, 0x00000000, 0x00, 0x443C04FC
#define IOMUXC_PAD_ETH1_TX_EN__ECAT_PT1_TX_EN                0x443C01F8, 0x01, 0x00000000, 0x00, 0x443C04FC
#define IOMUXC_PAD_ETH1_TX_EN__ENCODER_DIAG2                 0x443C01F8, 0x03, 0x00000000, 0x00, 0x443C04FC
#define IOMUXC_PAD_ETH1_TX_EN__FLEXIO3_FLEXIO2               0x443C01F8, 0x04, 0x00000000, 0x00, 0x443C04FC
#define IOMUXC_PAD_ETH1_TX_EN__GPIO5_IO18                    0x443C01F8, 0x05, 0x00000000, 0x00, 0x443C04FC

#define IOMUXC_PAD_ETH1_TX_CLK__NETC_PINMUX_ETH1_TX_CLK      0x443C01FC, 0x00, 0x00000000, 0x00, 0x443C0500
#define IOMUXC_PAD_ETH1_TX_CLK__ECAT_PT1_TX_CLK              0x443C01FC, 0x01, 0x00000000, 0x00, 0x443C0500
#define IOMUXC_PAD_ETH1_TX_CLK__ENCODER_DIAG3                0x443C01FC, 0x03, 0x00000000, 0x00, 0x443C0500
#define IOMUXC_PAD_ETH1_TX_CLK__FLEXIO3_FLEXIO3              0x443C01FC, 0x04, 0x00000000, 0x00, 0x443C0500
#define IOMUXC_PAD_ETH1_TX_CLK__GPIO5_IO19                   0x443C01FC, 0x05, 0x00000000, 0x00, 0x443C0500

#define IOMUXC_PAD_ETH1_RXD0__NETC_PINMUX_ETH1_RXD0          0x443C0200, 0x00, 0x00000000, 0x00, 0x443C0504
#define IOMUXC_PAD_ETH1_RXD0__ECAT_PT1_RXD0                  0x443C0200, 0x01, 0x00000000, 0x00, 0x443C0504
#define IOMUXC_PAD_ETH1_RXD0__ENCODER_DIAG4                  0x443C0200, 0x03, 0x00000000, 0x00, 0x443C0504
#define IOMUXC_PAD_ETH1_RXD0__FLEXIO3_FLEXIO4                0x443C0200, 0x04, 0x00000000, 0x00, 0x443C0504
#define IOMUXC_PAD_ETH1_RXD0__GPIO5_IO20                     0x443C0200, 0x05, 0x00000000, 0x00, 0x443C0504

#define IOMUXC_PAD_ETH1_RXD1__NETC_PINMUX_ETH1_RXD1          0x443C0204, 0x00, 0x00000000, 0x00, 0x443C0508
#define IOMUXC_PAD_ETH1_RXD1__ECAT_PT1_RXD1                  0x443C0204, 0x01, 0x00000000, 0x00, 0x443C0508
#define IOMUXC_PAD_ETH1_RXD1__ENCODER_DIAG5                  0x443C0204, 0x03, 0x00000000, 0x00, 0x443C0508
#define IOMUXC_PAD_ETH1_RXD1__FLEXIO3_FLEXIO5                0x443C0204, 0x04, 0x00000000, 0x00, 0x443C0508
#define IOMUXC_PAD_ETH1_RXD1__GPIO5_IO21                     0x443C0204, 0x05, 0x00000000, 0x00, 0x443C0508

#define IOMUXC_PAD_ETH1_RX_DV__NETC_PINMUX_ETH1_RX_DV        0x443C0208, 0x00, 0x00000000, 0x00, 0x443C050C
#define IOMUXC_PAD_ETH1_RX_DV__ECAT_PT1_RX_DV                0x443C0208, 0x01, 0x00000000, 0x00, 0x443C050C
#define IOMUXC_PAD_ETH1_RX_DV__ENCODER_DIAG6                 0x443C0208, 0x03, 0x00000000, 0x00, 0x443C050C
#define IOMUXC_PAD_ETH1_RX_DV__FLEXIO3_FLEXIO6               0x443C0208, 0x04, 0x00000000, 0x00, 0x443C050C
#define IOMUXC_PAD_ETH1_RX_DV__GPIO5_IO22                    0x443C0208, 0x05, 0x00000000, 0x00, 0x443C050C

#define IOMUXC_PAD_ETH1_TXD2__NETC_PINMUX_ETH1_TXD2          0x443C020C, 0x00, 0x00000000, 0x00, 0x443C0510
#define IOMUXC_PAD_ETH1_TXD2__ECAT_PT1_TXD2                  0x443C020C, 0x01, 0x00000000, 0x00, 0x443C0510
#define IOMUXC_PAD_ETH1_TXD2__ETH1_RMII_REF50_CLK            0x443C020C, 0x02, 0x00000000, 0x00, 0x443C0510
#define IOMUXC_PAD_ETH1_TXD2__ENCODER_DIAG7                  0x443C020C, 0x03, 0x00000000, 0x00, 0x443C0510
#define IOMUXC_PAD_ETH1_TXD2__FLEXIO3_FLEXIO7                0x443C020C, 0x04, 0x00000000, 0x00, 0x443C0510
#define IOMUXC_PAD_ETH1_TXD2__GPIO5_IO23                     0x443C020C, 0x05, 0x00000000, 0x00, 0x443C0510

#define IOMUXC_PAD_ETH1_TXD3__NETC_PINMUX_ETH1_TXD3          0x443C0210, 0x00, 0x00000000, 0x00, 0x443C0514
#define IOMUXC_PAD_ETH1_TXD3__ECAT_PT1_TXD3                  0x443C0210, 0x01, 0x00000000, 0x00, 0x443C0514
#define IOMUXC_PAD_ETH1_TXD3__ENCODER_DIAG8                  0x443C0210, 0x03, 0x00000000, 0x00, 0x443C0514
#define IOMUXC_PAD_ETH1_TXD3__FLEXIO3_FLEXIO8                0x443C0210, 0x04, 0x00000000, 0x00, 0x443C0514
#define IOMUXC_PAD_ETH1_TXD3__GPIO5_IO24                     0x443C0210, 0x05, 0x00000000, 0x00, 0x443C0514

#define IOMUXC_PAD_ETH1_RXD2__NETC_PINMUX_ETH1_RXD2          0x443C0214, 0x00, 0x00000000, 0x00, 0x443C0518
#define IOMUXC_PAD_ETH1_RXD2__ECAT_PT1_RXD2                  0x443C0214, 0x01, 0x00000000, 0x00, 0x443C0518
#define IOMUXC_PAD_ETH1_RXD2__ENCODER_DIAG9                  0x443C0214, 0x03, 0x00000000, 0x00, 0x443C0518
#define IOMUXC_PAD_ETH1_RXD2__FLEXIO3_FLEXIO9                0x443C0214, 0x04, 0x00000000, 0x00, 0x443C0518
#define IOMUXC_PAD_ETH1_RXD2__GPIO5_IO25                     0x443C0214, 0x05, 0x00000000, 0x00, 0x443C0518

#define IOMUXC_PAD_ETH1_RXD3__NETC_PINMUX_ETH1_RXD3          0x443C0218, 0x00, 0x00000000, 0x00, 0x443C051C
#define IOMUXC_PAD_ETH1_RXD3__ECAT_PT1_RXD3                  0x443C0218, 0x01, 0x00000000, 0x00, 0x443C051C
#define IOMUXC_PAD_ETH1_RXD3__ENCODER_DIAG10                 0x443C0218, 0x03, 0x00000000, 0x00, 0x443C051C
#define IOMUXC_PAD_ETH1_RXD3__FLEXIO3_FLEXIO10               0x443C0218, 0x04, 0x00000000, 0x00, 0x443C051C
#define IOMUXC_PAD_ETH1_RXD3__GPIO5_IO26                     0x443C0218, 0x05, 0x00000000, 0x00, 0x443C051C

#define IOMUXC_PAD_ETH1_RX_CLK__NETC_PINMUX_ETH1_RX_CLK      0x443C021C, 0x00, 0x00000000, 0x00, 0x443C0520
#define IOMUXC_PAD_ETH1_RX_CLK__ECAT_PT1_RX_CLK              0x443C021C, 0x01, 0x00000000, 0x00, 0x443C0520
#define IOMUXC_PAD_ETH1_RX_CLK__ENCODER_DIAG11               0x443C021C, 0x03, 0x00000000, 0x00, 0x443C0520
#define IOMUXC_PAD_ETH1_RX_CLK__FLEXIO3_FLEXIO11             0x443C021C, 0x04, 0x00000000, 0x00, 0x443C0520
#define IOMUXC_PAD_ETH1_RX_CLK__GPIO5_IO27                   0x443C021C, 0x05, 0x00000000, 0x00, 0x443C0520

#define IOMUXC_PAD_ETH1_RX_ER__NETC_PINMUX_ETH1_RX_ER        0x443C0220, 0x00, 0x00000000, 0x00, 0x443C0524
#define IOMUXC_PAD_ETH1_RX_ER__ECAT_PT1_RX_ER                0x443C0220, 0x01, 0x00000000, 0x00, 0x443C0524
#define IOMUXC_PAD_ETH1_RX_ER__ENCODER_DIAG12                0x443C0220, 0x03, 0x00000000, 0x00, 0x443C0524
#define IOMUXC_PAD_ETH1_RX_ER__FLEXIO3_FLEXIO12              0x443C0220, 0x04, 0x00000000, 0x00, 0x443C0524
#define IOMUXC_PAD_ETH1_RX_ER__GPIO5_IO28                    0x443C0220, 0x05, 0x00000000, 0x00, 0x443C0524

#define IOMUXC_PAD_ETH1_TX_ER__NETC_PINMUX_ETH1_TX_ER        0x443C0224, 0x00, 0x00000000, 0x00, 0x443C0528
#define IOMUXC_PAD_ETH1_TX_ER__ECAT_LINK_ACT1                0x443C0224, 0x01, 0x00000000, 0x00, 0x443C0528
#define IOMUXC_PAD_ETH1_TX_ER__ENCODER_DIAG13                0x443C0224, 0x03, 0x00000000, 0x00, 0x443C0528
#define IOMUXC_PAD_ETH1_TX_ER__FLEXIO3_FLEXIO13              0x443C0224, 0x04, 0x00000000, 0x00, 0x443C0528
#define IOMUXC_PAD_ETH1_TX_ER__GPIO5_IO29                    0x443C0224, 0x05, 0x00000000, 0x00, 0x443C0528

#define IOMUXC_PAD_ETH1_CRS__NETC_PINMUX_ETH1_CRS            0x443C0228, 0x00, 0x00000000, 0x00, 0x443C052C
#define IOMUXC_PAD_ETH1_CRS__ECAT_MDC                        0x443C0228, 0x01, 0x00000000, 0x00, 0x443C052C
#define IOMUXC_PAD_ETH1_CRS__NETC_EMDC                       0x443C0228, 0x02, 0x00000000, 0x00, 0x443C052C
#define IOMUXC_PAD_ETH1_CRS__ENCODER_DIAG14                  0x443C0228, 0x03, 0x00000000, 0x00, 0x443C052C
#define IOMUXC_PAD_ETH1_CRS__FLEXIO3_FLEXIO14                0x443C0228, 0x04, 0x00000000, 0x00, 0x443C052C
#define IOMUXC_PAD_ETH1_CRS__GPIO5_IO30                      0x443C0228, 0x05, 0x00000000, 0x00, 0x443C052C
#define IOMUXC_PAD_ETH1_CRS__XBAR1_XBAR_INOUT10              0x443C0228, 0x06, 0x443C0884, 0x02, 0x443C052C
#define IOMUXC_PAD_ETH1_CRS__SINC_FILTER_GLUE1_BREAK         0x443C0228, 0x07, 0x00000000, 0x00, 0x443C052C

#define IOMUXC_PAD_ETH1_COL__NETC_PINMUX_ETH1_COL            0x443C022C, 0x00, 0x00000000, 0x00, 0x443C0530
#define IOMUXC_PAD_ETH1_COL__ECAT_MDIO                       0x443C022C, 0x01, 0x443C0628, 0x01, 0x443C0530
#define IOMUXC_PAD_ETH1_COL__NETC_EMDIO                      0x443C022C, 0x02, 0x443C0678, 0x04, 0x443C0530
#define IOMUXC_PAD_ETH1_COL__ENCODER_DIAG15                  0x443C022C, 0x03, 0x00000000, 0x00, 0x443C0530
#define IOMUXC_PAD_ETH1_COL__FLEXIO3_FLEXIO15                0x443C022C, 0x04, 0x00000000, 0x00, 0x443C0530
#define IOMUXC_PAD_ETH1_COL__GPIO5_IO31                      0x443C022C, 0x05, 0x00000000, 0x00, 0x443C0530
#define IOMUXC_PAD_ETH1_COL__XBAR1_XBAR_INOUT11              0x443C022C, 0x06, 0x443C0888, 0x02, 0x443C0530
#define IOMUXC_PAD_ETH1_COL__SINC_FILTER_GLUE2_BREAK         0x443C022C, 0x07, 0x00000000, 0x00, 0x443C0530

#define IOMUXC_PAD_SD1_CLK__USDHC1_CLK                       0x443C0230, 0x00, 0x00000000, 0x00, 0x443C0534
#define IOMUXC_PAD_SD1_CLK__SAI4_TX_BCLK                     0x443C0230, 0x01, 0x443C0818, 0x01, 0x443C0534
#define IOMUXC_PAD_SD1_CLK__CAN4_TX                          0x443C0230, 0x02, 0x00000000, 0x00, 0x443C0534
#define IOMUXC_PAD_SD1_CLK__NETC_1588MUX_INOUT0              0x443C0230, 0x03, 0x443C064C, 0x01, 0x443C0534
#define IOMUXC_PAD_SD1_CLK__FLEXIO2_4_1_FLEXIO0              0x443C0230, 0x04, 0x00000000, 0x00, 0x443C0534
#define IOMUXC_PAD_SD1_CLK__GPIO4_IO8                        0x443C0230, 0x05, 0x00000000, 0x00, 0x443C0534
#define IOMUXC_PAD_SD1_CLK__FLEXPWM3_PWMX0                   0x443C0230, 0x06, 0x443C06C8, 0x02, 0x443C0534
#define IOMUXC_PAD_SD1_CLK__SINC1_EMCLK0                     0x443C0230, 0x07, 0x00000000, 0x00, 0x443C0534

#define IOMUXC_PAD_SD1_CMD__USDHC1_CMD                       0x443C0234, 0x00, 0x00000000, 0x00, 0x443C0538
#define IOMUXC_PAD_SD1_CMD__SAI4_RX_BCLK                     0x443C0234, 0x01, 0x443C080C, 0x01, 0x443C0538
#define IOMUXC_PAD_SD1_CMD__CAN4_RX                          0x443C0234, 0x02, 0x443C0684, 0x02, 0x443C0538
#define IOMUXC_PAD_SD1_CMD__NETC_1588MUX_INOUT1              0x443C0234, 0x03, 0x443C0650, 0x01, 0x443C0538
#define IOMUXC_PAD_SD1_CMD__FLEXIO2_4_1_FLEXIO1              0x443C0234, 0x04, 0x00000000, 0x00, 0x443C0538
#define IOMUXC_PAD_SD1_CMD__GPIO4_IO9                        0x443C0234, 0x05, 0x00000000, 0x00, 0x443C0538
#define IOMUXC_PAD_SD1_CMD__FLEXPWM3_PWMX1                   0x443C0234, 0x06, 0x443C06CC, 0x02, 0x443C0538
#define IOMUXC_PAD_SD1_CMD__SINC1_EMBIT0                     0x443C0234, 0x07, 0x00000000, 0x00, 0x443C0538

#define IOMUXC_PAD_SD1_DATA0__USDHC1_DATA0                   0x443C0238, 0x00, 0x00000000, 0x00, 0x443C053C
#define IOMUXC_PAD_SD1_DATA0__SAI4_RX_SYNC                   0x443C0238, 0x01, 0x443C0814, 0x01, 0x443C053C
#define IOMUXC_PAD_SD1_DATA0__CAN5_TX                        0x443C0238, 0x02, 0x00000000, 0x00, 0x443C053C
#define IOMUXC_PAD_SD1_DATA0__NETC_1588MUX_INOUT2            0x443C0238, 0x03, 0x443C0654, 0x01, 0x443C053C
#define IOMUXC_PAD_SD1_DATA0__FLEXIO2_4_1_FLEXIO2            0x443C0238, 0x04, 0x00000000, 0x00, 0x443C053C
#define IOMUXC_PAD_SD1_DATA0__GPIO4_IO10                     0x443C0238, 0x05, 0x00000000, 0x00, 0x443C053C
#define IOMUXC_PAD_SD1_DATA0__FLEXPWM3_PWMX2                 0x443C0238, 0x06, 0x443C06D0, 0x01, 0x443C053C
#define IOMUXC_PAD_SD1_DATA0__SINC1_EMCLK1                   0x443C0238, 0x07, 0x00000000, 0x00, 0x443C053C

#define IOMUXC_PAD_SD1_DATA1__USDHC1_DATA1                   0x443C023C, 0x00, 0x00000000, 0x00, 0x443C0540
#define IOMUXC_PAD_SD1_DATA1__SAI4_TX_SYNC                   0x443C023C, 0x01, 0x443C081C, 0x01, 0x443C0540
#define IOMUXC_PAD_SD1_DATA1__CAN5_RX                        0x443C023C, 0x02, 0x443C0688, 0x03, 0x443C0540
#define IOMUXC_PAD_SD1_DATA1__NETC_1588MUX_INOUT3            0x443C023C, 0x03, 0x443C0658, 0x01, 0x443C0540
#define IOMUXC_PAD_SD1_DATA1__FLEXIO2_4_1_FLEXIO3            0x443C023C, 0x04, 0x00000000, 0x00, 0x443C0540
#define IOMUXC_PAD_SD1_DATA1__GPIO4_IO11                     0x443C023C, 0x05, 0x00000000, 0x00, 0x443C0540
#define IOMUXC_PAD_SD1_DATA1__FLEXPWM3_PWMA3                 0x443C023C, 0x06, 0x443C06B4, 0x01, 0x443C0540
#define IOMUXC_PAD_SD1_DATA1__SINC1_EMBIT1                   0x443C023C, 0x07, 0x00000000, 0x00, 0x443C0540

#define IOMUXC_PAD_SD1_DATA2__USDHC1_DATA2                   0x443C0240, 0x00, 0x00000000, 0x00, 0x443C0544
#define IOMUXC_PAD_SD1_DATA2__SAI4_TX_DATA0                  0x443C0240, 0x01, 0x00000000, 0x00, 0x443C0544
#define IOMUXC_PAD_SD1_DATA2__PMIC_READY                     0x443C0240, 0x02, 0x00000000, 0x00, 0x443C0544
#define IOMUXC_PAD_SD1_DATA2__NETC_1588MUX_INOUT4            0x443C0240, 0x03, 0x443C065C, 0x01, 0x443C0544
#define IOMUXC_PAD_SD1_DATA2__FLEXIO2_4_1_FLEXIO4            0x443C0240, 0x04, 0x00000000, 0x00, 0x443C0544
#define IOMUXC_PAD_SD1_DATA2__GPIO4_IO12                     0x443C0240, 0x05, 0x00000000, 0x00, 0x443C0544
#define IOMUXC_PAD_SD1_DATA2__FLEXPWM3_PWMB3                 0x443C0240, 0x06, 0x443C06C4, 0x01, 0x443C0544
#define IOMUXC_PAD_SD1_DATA2__SINC1_EMCLK2                   0x443C0240, 0x07, 0x00000000, 0x00, 0x443C0544

#define IOMUXC_PAD_SD1_DATA3__USDHC1_DATA3                   0x443C0244, 0x00, 0x00000000, 0x00, 0x443C0548
#define IOMUXC_PAD_SD1_DATA3__SAI4_RX_DATA0                  0x443C0244, 0x01, 0x443C0810, 0x01, 0x443C0548
#define IOMUXC_PAD_SD1_DATA3__NETC_1588MUX_INOUT5            0x443C0244, 0x03, 0x443C0660, 0x01, 0x443C0548
#define IOMUXC_PAD_SD1_DATA3__FLEXIO2_4_1_FLEXIO5            0x443C0244, 0x04, 0x00000000, 0x00, 0x443C0548
#define IOMUXC_PAD_SD1_DATA3__GPIO4_IO13                     0x443C0244, 0x05, 0x00000000, 0x00, 0x443C0548
#define IOMUXC_PAD_SD1_DATA3__FLEXPWM3_PWMA2                 0x443C0244, 0x06, 0x443C06B0, 0x01, 0x443C0548
#define IOMUXC_PAD_SD1_DATA3__SINC1_EMBIT2                   0x443C0244, 0x07, 0x00000000, 0x00, 0x443C0548

#define IOMUXC_PAD_SD1_DATA4__USDHC1_DATA4                   0x443C0248, 0x00, 0x00000000, 0x00, 0x443C054C
#define IOMUXC_PAD_SD1_DATA4__SAI2_RX_DATA0                  0x443C0248, 0x01, 0x443C07F0, 0x02, 0x443C054C
#define IOMUXC_PAD_SD1_DATA4__NETC_1588MUX_INOUT6            0x443C0248, 0x03, 0x443C0664, 0x01, 0x443C054C
#define IOMUXC_PAD_SD1_DATA4__FLEXIO2_4_1_FLEXIO6            0x443C0248, 0x04, 0x00000000, 0x00, 0x443C054C
#define IOMUXC_PAD_SD1_DATA4__GPIO4_IO14                     0x443C0248, 0x05, 0x00000000, 0x00, 0x443C054C
#define IOMUXC_PAD_SD1_DATA4__FLEXPWM3_PWMB2                 0x443C0248, 0x06, 0x443C06C0, 0x01, 0x443C054C
#define IOMUXC_PAD_SD1_DATA4__SINC1_EMCLK3                   0x443C0248, 0x07, 0x00000000, 0x00, 0x443C054C

#define IOMUXC_PAD_SD1_DATA5__USDHC1_DATA5                   0x443C024C, 0x00, 0x00000000, 0x00, 0x443C0550
#define IOMUXC_PAD_SD1_DATA5__SAI2_TX_DATA0                  0x443C024C, 0x01, 0x00000000, 0x00, 0x443C0550
#define IOMUXC_PAD_SD1_DATA5__USDHC1_RESET_B                 0x443C024C, 0x02, 0x00000000, 0x00, 0x443C0550
#define IOMUXC_PAD_SD1_DATA5__NETC_1588MUX_INOUT7            0x443C024C, 0x03, 0x443C0668, 0x01, 0x443C0550
#define IOMUXC_PAD_SD1_DATA5__FLEXIO2_4_1_FLEXIO7            0x443C024C, 0x04, 0x00000000, 0x00, 0x443C0550
#define IOMUXC_PAD_SD1_DATA5__GPIO4_IO15                     0x443C024C, 0x05, 0x00000000, 0x00, 0x443C0550
#define IOMUXC_PAD_SD1_DATA5__FLEXPWM3_PWMA1                 0x443C024C, 0x06, 0x443C06AC, 0x01, 0x443C0550
#define IOMUXC_PAD_SD1_DATA5__SINC1_EMBIT3                   0x443C024C, 0x07, 0x00000000, 0x00, 0x443C0550

#define IOMUXC_PAD_SD1_DATA6__USDHC1_DATA6                   0x443C0250, 0x00, 0x00000000, 0x00, 0x443C0554
#define IOMUXC_PAD_SD1_DATA6__SAI2_TX_BCLK                   0x443C0250, 0x01, 0x443C07F8, 0x02, 0x443C0554
#define IOMUXC_PAD_SD1_DATA6__USDHC1_CD_B                    0x443C0250, 0x02, 0x00000000, 0x00, 0x443C0554
#define IOMUXC_PAD_SD1_DATA6__NETC_1588MUX_INOUT8            0x443C0250, 0x03, 0x443C066C, 0x01, 0x443C0554
#define IOMUXC_PAD_SD1_DATA6__FLEXIO2_4_1_FLEXIO8            0x443C0250, 0x04, 0x00000000, 0x00, 0x443C0554
#define IOMUXC_PAD_SD1_DATA6__GPIO4_IO16                     0x443C0250, 0x05, 0x00000000, 0x00, 0x443C0554
#define IOMUXC_PAD_SD1_DATA6__FLEXPWM3_PWMB1                 0x443C0250, 0x06, 0x443C06BC, 0x01, 0x443C0554
#define IOMUXC_PAD_SD1_DATA6__SINC1_MOD_CLK0                 0x443C0250, 0x07, 0x00000000, 0x00, 0x443C0554

#define IOMUXC_PAD_SD1_DATA7__USDHC1_DATA7                   0x443C0254, 0x00, 0x00000000, 0x00, 0x443C0558
#define IOMUXC_PAD_SD1_DATA7__SAI2_RX_SYNC                   0x443C0254, 0x01, 0x443C07F4, 0x02, 0x443C0558
#define IOMUXC_PAD_SD1_DATA7__USDHC1_WP                      0x443C0254, 0x02, 0x00000000, 0x00, 0x443C0558
#define IOMUXC_PAD_SD1_DATA7__NETC_1588MUX_INOUT9            0x443C0254, 0x03, 0x443C0670, 0x01, 0x443C0558
#define IOMUXC_PAD_SD1_DATA7__FLEXIO2_4_1_FLEXIO9            0x443C0254, 0x04, 0x00000000, 0x00, 0x443C0558
#define IOMUXC_PAD_SD1_DATA7__GPIO4_IO17                     0x443C0254, 0x05, 0x00000000, 0x00, 0x443C0558
#define IOMUXC_PAD_SD1_DATA7__FLEXPWM3_PWMA0                 0x443C0254, 0x06, 0x443C06A8, 0x01, 0x443C0558
#define IOMUXC_PAD_SD1_DATA7__SINC1_MOD_CLK1                 0x443C0254, 0x07, 0x00000000, 0x00, 0x443C0558

#define IOMUXC_PAD_SD1_STROBE__USDHC1_STROBE                 0x443C0258, 0x00, 0x00000000, 0x00, 0x443C055C
#define IOMUXC_PAD_SD1_STROBE__SAI2_TX_SYNC                  0x443C0258, 0x01, 0x443C07FC, 0x02, 0x443C055C
#define IOMUXC_PAD_SD1_STROBE__NETC_1588MUX_INOUT10          0x443C0258, 0x03, 0x443C0674, 0x01, 0x443C055C
#define IOMUXC_PAD_SD1_STROBE__FLEXIO2_4_1_FLEXIO10          0x443C0258, 0x04, 0x00000000, 0x00, 0x443C055C
#define IOMUXC_PAD_SD1_STROBE__GPIO4_IO18                    0x443C0258, 0x05, 0x00000000, 0x00, 0x443C055C
#define IOMUXC_PAD_SD1_STROBE__FLEXPWM3_PWMB0                0x443C0258, 0x06, 0x443C06B8, 0x01, 0x443C055C
#define IOMUXC_PAD_SD1_STROBE__SINC1_MOD_CLK2                0x443C0258, 0x07, 0x00000000, 0x00, 0x443C055C

#define IOMUXC_PAD_SD2_VSELECT__USDHC2_VSELECT               0x443C025C, 0x00, 0x00000000, 0x00, 0x443C0560
#define IOMUXC_PAD_SD2_VSELECT__SAI4_MCLK                    0x443C025C, 0x01, 0x443C0808, 0x01, 0x443C0560
#define IOMUXC_PAD_SD2_VSELECT__USDHC2_WP                    0x443C025C, 0x02, 0x443C0854, 0x02, 0x443C0560
#define IOMUXC_PAD_SD2_VSELECT__NETC_1588MUX_INOUT10         0x443C025C, 0x03, 0x443C0674, 0x02, 0x443C0560
#define IOMUXC_PAD_SD2_VSELECT__FLEXIO2_4_1_FLEXIO11         0x443C025C, 0x04, 0x443C0694, 0x01, 0x443C0560
#define IOMUXC_PAD_SD2_VSELECT__GPIO4_IO19                   0x443C025C, 0x05, 0x00000000, 0x00, 0x443C0560
#define IOMUXC_PAD_SD2_VSELECT__EXT_CLK1                     0x443C025C, 0x06, 0x443C0624, 0x01, 0x443C0560
#define IOMUXC_PAD_SD2_VSELECT__XBAR1_XBAR_INOUT12           0x443C025C, 0x07, 0x443C088C, 0x02, 0x443C0560

#define IOMUXC_PAD_XSPI1_DATA0__XSPI1_A_DATA0                0x443C0260, 0x00, 0x00000000, 0x00, 0x443C0564
#define IOMUXC_PAD_XSPI1_DATA0__SAI2_RX_SYNC                 0x443C0260, 0x01, 0x443C07F4, 0x03, 0x443C0564
#define IOMUXC_PAD_XSPI1_DATA0__XSPI_SLV_DATA0               0x443C0260, 0x03, 0x443C0908, 0x01, 0x443C0564
#define IOMUXC_PAD_XSPI1_DATA0__FLEXIO1_3_3_FLEXIO0          0x443C0260, 0x04, 0x00000000, 0x00, 0x443C0564
#define IOMUXC_PAD_XSPI1_DATA0__GPIO7_IO16                   0x443C0260, 0x05, 0x00000000, 0x00, 0x443C0564

#define IOMUXC_PAD_XSPI1_DATA1__XSPI1_A_DATA1                0x443C0264, 0x00, 0x00000000, 0x00, 0x443C0568
#define IOMUXC_PAD_XSPI1_DATA1__SAI2_TX_SYNC                 0x443C0264, 0x01, 0x443C07FC, 0x03, 0x443C0568
#define IOMUXC_PAD_XSPI1_DATA1__XSPI_SLV_DATA1               0x443C0264, 0x03, 0x443C090C, 0x01, 0x443C0568
#define IOMUXC_PAD_XSPI1_DATA1__FLEXIO1_3_3_FLEXIO1          0x443C0264, 0x04, 0x00000000, 0x00, 0x443C0568
#define IOMUXC_PAD_XSPI1_DATA1__GPIO7_IO17                   0x443C0264, 0x05, 0x00000000, 0x00, 0x443C0568

#define IOMUXC_PAD_XSPI1_DATA2__XSPI1_A_DATA2                0x443C0268, 0x00, 0x00000000, 0x00, 0x443C056C
#define IOMUXC_PAD_XSPI1_DATA2__SAI2_TX_DATA0                0x443C0268, 0x01, 0x00000000, 0x00, 0x443C056C
#define IOMUXC_PAD_XSPI1_DATA2__XSPI_SLV_DATA2               0x443C0268, 0x03, 0x443C0910, 0x01, 0x443C056C
#define IOMUXC_PAD_XSPI1_DATA2__FLEXIO1_3_3_FLEXIO2          0x443C0268, 0x04, 0x00000000, 0x00, 0x443C056C
#define IOMUXC_PAD_XSPI1_DATA2__GPIO7_IO18                   0x443C0268, 0x05, 0x00000000, 0x00, 0x443C056C

#define IOMUXC_PAD_XSPI1_DATA3__XSPI1_A_DATA3                0x443C026C, 0x00, 0x00000000, 0x00, 0x443C0570
#define IOMUXC_PAD_XSPI1_DATA3__SAI2_RX_DATA0                0x443C026C, 0x01, 0x443C07F0, 0x03, 0x443C0570
#define IOMUXC_PAD_XSPI1_DATA3__SAI2_MCLK                    0x443C026C, 0x02, 0x443C07E8, 0x02, 0x443C0570
#define IOMUXC_PAD_XSPI1_DATA3__XSPI_SLV_DATA3               0x443C026C, 0x03, 0x443C0914, 0x01, 0x443C0570
#define IOMUXC_PAD_XSPI1_DATA3__FLEXIO1_3_3_FLEXIO3          0x443C026C, 0x04, 0x00000000, 0x00, 0x443C0570
#define IOMUXC_PAD_XSPI1_DATA3__GPIO7_IO19                   0x443C026C, 0x05, 0x00000000, 0x00, 0x443C0570

#define IOMUXC_PAD_XSPI1_DATA4__XSPI1_A_DATA4                0x443C0270, 0x00, 0x00000000, 0x00, 0x443C0574
#define IOMUXC_PAD_XSPI1_DATA4__SAI4_RX_SYNC                 0x443C0270, 0x01, 0x443C0814, 0x02, 0x443C0574
#define IOMUXC_PAD_XSPI1_DATA4__XSPI_SLV_DATA4               0x443C0270, 0x03, 0x443C0918, 0x01, 0x443C0574
#define IOMUXC_PAD_XSPI1_DATA4__FLEXIO1_3_3_FLEXIO4          0x443C0270, 0x04, 0x00000000, 0x00, 0x443C0574
#define IOMUXC_PAD_XSPI1_DATA4__GPIO7_IO20                   0x443C0270, 0x05, 0x00000000, 0x00, 0x443C0574

#define IOMUXC_PAD_XSPI1_DATA5__XSPI1_A_DATA5                0x443C0274, 0x00, 0x00000000, 0x00, 0x443C0578
#define IOMUXC_PAD_XSPI1_DATA5__SAI4_TX_SYNC                 0x443C0274, 0x01, 0x443C081C, 0x02, 0x443C0578
#define IOMUXC_PAD_XSPI1_DATA5__XSPI_SLV_DATA5               0x443C0274, 0x03, 0x443C091C, 0x01, 0x443C0578
#define IOMUXC_PAD_XSPI1_DATA5__FLEXIO1_3_3_FLEXIO5          0x443C0274, 0x04, 0x00000000, 0x00, 0x443C0578
#define IOMUXC_PAD_XSPI1_DATA5__GPIO7_IO21                   0x443C0274, 0x05, 0x00000000, 0x00, 0x443C0578

#define IOMUXC_PAD_XSPI1_DATA6__XSPI1_A_DATA6                0x443C0278, 0x00, 0x00000000, 0x00, 0x443C057C
#define IOMUXC_PAD_XSPI1_DATA6__SAI4_TX_DATA0                0x443C0278, 0x01, 0x00000000, 0x00, 0x443C057C
#define IOMUXC_PAD_XSPI1_DATA6__XSPI_SLV_DATA6               0x443C0278, 0x03, 0x443C0920, 0x01, 0x443C057C
#define IOMUXC_PAD_XSPI1_DATA6__FLEXIO1_3_3_FLEXIO6          0x443C0278, 0x04, 0x00000000, 0x00, 0x443C057C
#define IOMUXC_PAD_XSPI1_DATA6__GPIO7_IO22                   0x443C0278, 0x05, 0x00000000, 0x00, 0x443C057C

#define IOMUXC_PAD_XSPI1_DATA7__XSPI1_A_DATA7                0x443C027C, 0x00, 0x00000000, 0x00, 0x443C0580
#define IOMUXC_PAD_XSPI1_DATA7__SAI4_RX_DATA0                0x443C027C, 0x01, 0x443C0810, 0x02, 0x443C0580
#define IOMUXC_PAD_XSPI1_DATA7__SAI4_MCLK                    0x443C027C, 0x02, 0x443C0808, 0x02, 0x443C0580
#define IOMUXC_PAD_XSPI1_DATA7__XSPI_SLV_DATA7               0x443C027C, 0x03, 0x443C0924, 0x01, 0x443C0580
#define IOMUXC_PAD_XSPI1_DATA7__FLEXIO1_3_3_FLEXIO7          0x443C027C, 0x04, 0x00000000, 0x00, 0x443C0580
#define IOMUXC_PAD_XSPI1_DATA7__GPIO7_IO23                   0x443C027C, 0x05, 0x00000000, 0x00, 0x443C0580

#define IOMUXC_PAD_XSPI1_DQS__XSPI1_A_DQS                    0x443C0280, 0x00, 0x00000000, 0x00, 0x443C0584
#define IOMUXC_PAD_XSPI1_DQS__SAI2_TX_BCLK                   0x443C0280, 0x01, 0x443C07F8, 0x03, 0x443C0584
#define IOMUXC_PAD_XSPI1_DQS__XSPI_SLV_DQS                   0x443C0280, 0x03, 0x443C0900, 0x01, 0x443C0584
#define IOMUXC_PAD_XSPI1_DQS__FLEXIO1_3_3_FLEXIO8            0x443C0280, 0x04, 0x00000000, 0x00, 0x443C0584
#define IOMUXC_PAD_XSPI1_DQS__GPIO7_IO24                     0x443C0280, 0x05, 0x00000000, 0x00, 0x443C0584

#define IOMUXC_PAD_XSPI1_SCLK__XSPI1_A_SCLK                  0x443C0284, 0x00, 0x00000000, 0x00, 0x443C0588
#define IOMUXC_PAD_XSPI1_SCLK__SAI4_TX_BCLK                  0x443C0284, 0x01, 0x443C0818, 0x02, 0x443C0588
#define IOMUXC_PAD_XSPI1_SCLK__XSPI_SLV_CLK                  0x443C0284, 0x03, 0x443C0904, 0x01, 0x443C0588
#define IOMUXC_PAD_XSPI1_SCLK__FLEXIO1_3_3_FLEXIO9           0x443C0284, 0x04, 0x00000000, 0x00, 0x443C0588
#define IOMUXC_PAD_XSPI1_SCLK__GPIO7_IO25                    0x443C0284, 0x05, 0x00000000, 0x00, 0x443C0588

#define IOMUXC_PAD_XSPI1_SS0_B__XSPI1_A_SS0_B                0x443C0288, 0x00, 0x00000000, 0x00, 0x443C058C
#define IOMUXC_PAD_XSPI1_SS0_B__SAI4_RX_BCLK                 0x443C0288, 0x01, 0x443C080C, 0x02, 0x443C058C
#define IOMUXC_PAD_XSPI1_SS0_B__XSPI_SLV_CS                  0x443C0288, 0x03, 0x443C08FC, 0x01, 0x443C058C
#define IOMUXC_PAD_XSPI1_SS0_B__FLEXIO1_3_3_FLEXIO10         0x443C0288, 0x04, 0x00000000, 0x00, 0x443C058C
#define IOMUXC_PAD_XSPI1_SS0_B__GPIO7_IO26                   0x443C0288, 0x05, 0x00000000, 0x00, 0x443C058C

#define IOMUXC_PAD_XSPI1_SS1_B__XSPI1_A_SS1_B                0x443C028C, 0x00, 0x00000000, 0x00, 0x443C0590
#define IOMUXC_PAD_XSPI1_SS1_B__SAI2_RX_BCLK                 0x443C028C, 0x01, 0x443C07EC, 0x02, 0x443C0590
#define IOMUXC_PAD_XSPI1_SS1_B__FLEXPWM3_PWMX3               0x443C028C, 0x03, 0x00000000, 0x00, 0x443C0590
#define IOMUXC_PAD_XSPI1_SS1_B__FLEXIO1_3_3_FLEXIO11         0x443C028C, 0x04, 0x00000000, 0x00, 0x443C0590
#define IOMUXC_PAD_XSPI1_SS1_B__GPIO7_IO27                   0x443C028C, 0x05, 0x00000000, 0x00, 0x443C0590
#define IOMUXC_PAD_XSPI1_SS1_B__SINC1_MOD_CLK0               0x443C028C, 0x06, 0x00000000, 0x00, 0x443C0590
#define IOMUXC_PAD_XSPI1_SS1_B__SINC_FILTER_GLUE1_BREAK      0x443C028C, 0x07, 0x00000000, 0x00, 0x443C0590
#define IOMUXC_PAD_XSPI1_SS1_B__XSPI1_IPP_IND_INTFA_B        0x443C028C, 0x15, 0x00000000, 0x00, 0x443C0590

#define IOMUXC_PAD_SD2_CD_B__USDHC2_CD_B                     0x443C0290, 0x00, 0x00000000, 0x00, 0x443C0594
#define IOMUXC_PAD_SD2_CD_B__NETC_PINMUX_ETH4_RX_CTL         0x443C0290, 0x01, 0x443C0634, 0x01, 0x443C0594
#define IOMUXC_PAD_SD2_CD_B__I3C2_SCL                        0x443C0290, 0x02, 0x443C0720, 0x03, 0x443C0594
#define IOMUXC_PAD_SD2_CD_B__NETC_1588MUX_INOUT9             0x443C0290, 0x03, 0x443C0670, 0x02, 0x443C0594
#define IOMUXC_PAD_SD2_CD_B__FLEXIO2_4_2_FLEXIO0             0x443C0290, 0x04, 0x00000000, 0x00, 0x443C0594
#define IOMUXC_PAD_SD2_CD_B__GPIO4_IO20                      0x443C0290, 0x05, 0x00000000, 0x00, 0x443C0594
#define IOMUXC_PAD_SD2_CD_B__XBAR1_XBAR_INOUT13              0x443C0290, 0x06, 0x443C0890, 0x02, 0x443C0594
#define IOMUXC_PAD_SD2_CD_B__SINC2_EMCLK0                    0x443C0290, 0x07, 0x00000000, 0x00, 0x443C0594

#define IOMUXC_PAD_SD2_CLK__USDHC2_CLK                       0x443C0294, 0x00, 0x00000000, 0x00, 0x443C0598
#define IOMUXC_PAD_SD2_CLK__NETC_PINMUX_ETH4_TX_CLK          0x443C0294, 0x01, 0x443C0648, 0x01, 0x443C0598
#define IOMUXC_PAD_SD2_CLK__I3C2_SDA                         0x443C0294, 0x02, 0x443C0724, 0x03, 0x443C0598
#define IOMUXC_PAD_SD2_CLK__NETC_1588MUX_INOUT8              0x443C0294, 0x03, 0x443C066C, 0x02, 0x443C0598
#define IOMUXC_PAD_SD2_CLK__FLEXIO2_4_2_FLEXIO1              0x443C0294, 0x04, 0x00000000, 0x00, 0x443C0598
#define IOMUXC_PAD_SD2_CLK__GPIO4_IO21                       0x443C0294, 0x05, 0x00000000, 0x00, 0x443C0598
#define IOMUXC_PAD_SD2_CLK__OBSERVE0                         0x443C0294, 0x06, 0x00000000, 0x00, 0x443C0598
#define IOMUXC_PAD_SD2_CLK__SINC2_EMBIT0                     0x443C0294, 0x07, 0x00000000, 0x00, 0x443C0598

#define IOMUXC_PAD_SD2_CMD__USDHC2_CMD                       0x443C0298, 0x00, 0x00000000, 0x00, 0x443C059C
#define IOMUXC_PAD_SD2_CMD__NETC_PINMUX_ETH4_TX_CTL          0x443C0298, 0x01, 0x00000000, 0x00, 0x443C059C
#define IOMUXC_PAD_SD2_CMD__I3C2_PUR                         0x443C0298, 0x02, 0x00000000, 0x00, 0x443C059C
#define IOMUXC_PAD_SD2_CMD__I3C2_PUR_B                       0x443C0298, 0x03, 0x00000000, 0x00, 0x443C059C
#define IOMUXC_PAD_SD2_CMD__FLEXIO2_4_2_FLEXIO2              0x443C0298, 0x04, 0x00000000, 0x00, 0x443C059C
#define IOMUXC_PAD_SD2_CMD__GPIO4_IO22                       0x443C0298, 0x05, 0x00000000, 0x00, 0x443C059C
#define IOMUXC_PAD_SD2_CMD__OBSERVE1                         0x443C0298, 0x06, 0x00000000, 0x00, 0x443C059C
#define IOMUXC_PAD_SD2_CMD__SINC2_EMCLK1                     0x443C0298, 0x07, 0x00000000, 0x00, 0x443C059C

#define IOMUXC_PAD_SD2_DATA0__USDHC2_DATA0                   0x443C029C, 0x00, 0x00000000, 0x00, 0x443C05A0
#define IOMUXC_PAD_SD2_DATA0__NETC_PINMUX_ETH4_TXD0          0x443C029C, 0x01, 0x00000000, 0x00, 0x443C05A0
#define IOMUXC_PAD_SD2_DATA0__CAN2_TX                        0x443C029C, 0x02, 0x00000000, 0x00, 0x443C05A0
#define IOMUXC_PAD_SD2_DATA0__NETC_1588MUX_INOUT7            0x443C029C, 0x03, 0x443C0668, 0x02, 0x443C05A0
#define IOMUXC_PAD_SD2_DATA0__FLEXIO2_4_2_FLEXIO3            0x443C029C, 0x04, 0x00000000, 0x00, 0x443C05A0
#define IOMUXC_PAD_SD2_DATA0__GPIO4_IO23                     0x443C029C, 0x05, 0x00000000, 0x00, 0x443C05A0
#define IOMUXC_PAD_SD2_DATA0__OBSERVE2                       0x443C029C, 0x06, 0x00000000, 0x00, 0x443C05A0
#define IOMUXC_PAD_SD2_DATA0__SINC2_EMBIT1                   0x443C029C, 0x07, 0x00000000, 0x00, 0x443C05A0

#define IOMUXC_PAD_SD2_DATA1__USDHC2_DATA1                   0x443C02A0, 0x00, 0x00000000, 0x00, 0x443C05A4
#define IOMUXC_PAD_SD2_DATA1__NETC_PINMUX_ETH4_TXD1          0x443C02A0, 0x01, 0x00000000, 0x00, 0x443C05A4
#define IOMUXC_PAD_SD2_DATA1__CAN2_RX                        0x443C02A0, 0x02, 0x443C067C, 0x04, 0x443C05A4
#define IOMUXC_PAD_SD2_DATA1__NETC_1588MUX_INOUT6            0x443C02A0, 0x03, 0x443C0664, 0x02, 0x443C05A4
#define IOMUXC_PAD_SD2_DATA1__FLEXIO2_4_2_FLEXIO4            0x443C02A0, 0x04, 0x00000000, 0x00, 0x443C05A4
#define IOMUXC_PAD_SD2_DATA1__GPIO4_IO24                     0x443C02A0, 0x05, 0x00000000, 0x00, 0x443C05A4
#define IOMUXC_PAD_SD2_DATA1__XBAR1_XBAR_INOUT14             0x443C02A0, 0x06, 0x443C0894, 0x02, 0x443C05A4
#define IOMUXC_PAD_SD2_DATA1__SINC2_EMCLK2                   0x443C02A0, 0x07, 0x00000000, 0x00, 0x443C05A4

#define IOMUXC_PAD_SD2_DATA2__USDHC2_DATA2                   0x443C02A4, 0x00, 0x00000000, 0x00, 0x443C05A8
#define IOMUXC_PAD_SD2_DATA2__NETC_PINMUX_ETH4_TXD2          0x443C02A4, 0x01, 0x00000000, 0x00, 0x443C05A8
#define IOMUXC_PAD_SD2_DATA2__MQS2_RIGHT                     0x443C02A4, 0x02, 0x00000000, 0x00, 0x443C05A8
#define IOMUXC_PAD_SD2_DATA2__NETC_1588MUX_INOUT5            0x443C02A4, 0x03, 0x443C0660, 0x02, 0x443C05A8
#define IOMUXC_PAD_SD2_DATA2__FLEXIO2_4_2_FLEXIO5            0x443C02A4, 0x04, 0x00000000, 0x00, 0x443C05A8
#define IOMUXC_PAD_SD2_DATA2__GPIO4_IO25                     0x443C02A4, 0x05, 0x00000000, 0x00, 0x443C05A8
#define IOMUXC_PAD_SD2_DATA2__XBAR1_XBAR_INOUT15             0x443C02A4, 0x06, 0x443C0898, 0x01, 0x443C05A8
#define IOMUXC_PAD_SD2_DATA2__SINC2_EMBIT2                   0x443C02A4, 0x07, 0x00000000, 0x00, 0x443C05A8

#define IOMUXC_PAD_SD2_DATA3__USDHC2_DATA3                   0x443C02A8, 0x00, 0x00000000, 0x00, 0x443C05AC
#define IOMUXC_PAD_SD2_DATA3__NETC_PINMUX_ETH4_TXD3          0x443C02A8, 0x01, 0x00000000, 0x00, 0x443C05AC
#define IOMUXC_PAD_SD2_DATA3__MQS2_LEFT                      0x443C02A8, 0x02, 0x00000000, 0x00, 0x443C05AC
#define IOMUXC_PAD_SD2_DATA3__LPTMR2_ALT0                    0x443C02A8, 0x03, 0x443C0780, 0x01, 0x443C05AC
#define IOMUXC_PAD_SD2_DATA3__FLEXIO2_4_2_FLEXIO6            0x443C02A8, 0x04, 0x00000000, 0x00, 0x443C05AC
#define IOMUXC_PAD_SD2_DATA3__GPIO4_IO26                     0x443C02A8, 0x05, 0x00000000, 0x00, 0x443C05AC
#define IOMUXC_PAD_SD2_DATA3__XBAR1_XBAR_INOUT16             0x443C02A8, 0x06, 0x443C089C, 0x01, 0x443C05AC
#define IOMUXC_PAD_SD2_DATA3__SINC2_EMCLK3                   0x443C02A8, 0x07, 0x00000000, 0x00, 0x443C05AC

#define IOMUXC_PAD_SD2_RESET_B__USDHC2_RESET_B               0x443C02AC, 0x00, 0x00000000, 0x00, 0x443C05B0
#define IOMUXC_PAD_SD2_RESET_B__NETC_PINMUX_ETH4_RXD0        0x443C02AC, 0x01, 0x443C0638, 0x01, 0x443C05B0
#define IOMUXC_PAD_SD2_RESET_B__NETC_1588MUX_INOUT4          0x443C02AC, 0x02, 0x443C065C, 0x02, 0x443C05B0
#define IOMUXC_PAD_SD2_RESET_B__LPTMR2_ALT1                  0x443C02AC, 0x03, 0x443C0784, 0x01, 0x443C05B0
#define IOMUXC_PAD_SD2_RESET_B__FLEXIO2_4_2_FLEXIO7          0x443C02AC, 0x04, 0x00000000, 0x00, 0x443C05B0
#define IOMUXC_PAD_SD2_RESET_B__GPIO4_IO27                   0x443C02AC, 0x05, 0x00000000, 0x00, 0x443C05B0
#define IOMUXC_PAD_SD2_RESET_B__XBAR1_XBAR_INOUT17           0x443C02AC, 0x06, 0x443C08A0, 0x01, 0x443C05B0
#define IOMUXC_PAD_SD2_RESET_B__SINC2_EMBIT3                 0x443C02AC, 0x07, 0x00000000, 0x00, 0x443C05B0

#define IOMUXC_PAD_SD2_GPIO0__USDHC2_WP                      0x443C02B0, 0x00, 0x443C0854, 0x03, 0x443C05B4
#define IOMUXC_PAD_SD2_GPIO0__NETC_PINMUX_ETH4_RXD1          0x443C02B0, 0x01, 0x443C063C, 0x01, 0x443C05B4
#define IOMUXC_PAD_SD2_GPIO0__NETC_1588MUX_INOUT3            0x443C02B0, 0x03, 0x443C0658, 0x02, 0x443C05B4
#define IOMUXC_PAD_SD2_GPIO0__FLEXIO2_4_2_FLEXIO8            0x443C02B0, 0x04, 0x00000000, 0x00, 0x443C05B4
#define IOMUXC_PAD_SD2_GPIO0__GPIO4_IO28                     0x443C02B0, 0x05, 0x00000000, 0x00, 0x443C05B4
#define IOMUXC_PAD_SD2_GPIO0__XBAR1_XBAR_INOUT18             0x443C02B0, 0x06, 0x443C08A4, 0x01, 0x443C05B4
#define IOMUXC_PAD_SD2_GPIO0__SINC2_MOD_CLK1                 0x443C02B0, 0x07, 0x00000000, 0x00, 0x443C05B4

#define IOMUXC_PAD_SD2_GPIO1__LPTMR2_ALT2                    0x443C02B4, 0x00, 0x443C0788, 0x01, 0x443C05B8
#define IOMUXC_PAD_SD2_GPIO1__NETC_PINMUX_ETH4_RXD2          0x443C02B4, 0x01, 0x443C0640, 0x01, 0x443C05B8
#define IOMUXC_PAD_SD2_GPIO1__ECAT_CLK25                     0x443C02B4, 0x02, 0x00000000, 0x00, 0x443C05B8
#define IOMUXC_PAD_SD2_GPIO1__NETC_1588MUX_INOUT2            0x443C02B4, 0x03, 0x443C0654, 0x02, 0x443C05B8
#define IOMUXC_PAD_SD2_GPIO1__FLEXIO2_4_2_FLEXIO9            0x443C02B4, 0x04, 0x00000000, 0x00, 0x443C05B8
#define IOMUXC_PAD_SD2_GPIO1__GPIO4_IO29                     0x443C02B4, 0x05, 0x00000000, 0x00, 0x443C05B8
#define IOMUXC_PAD_SD2_GPIO1__XBAR1_XBAR_INOUT19             0x443C02B4, 0x06, 0x443C08A8, 0x01, 0x443C05B8
#define IOMUXC_PAD_SD2_GPIO1__SINC2_MOD_CLK0                 0x443C02B4, 0x07, 0x00000000, 0x00, 0x443C05B8

#define IOMUXC_PAD_SD2_GPIO2__NETC_PINMUX_ETH4_RXD3          0x443C02B8, 0x01, 0x443C0644, 0x01, 0x443C05BC
#define IOMUXC_PAD_SD2_GPIO2__CAN5_TX                        0x443C02B8, 0x02, 0x00000000, 0x00, 0x443C05BC
#define IOMUXC_PAD_SD2_GPIO2__NETC_1588MUX_INOUT1            0x443C02B8, 0x03, 0x443C0650, 0x02, 0x443C05BC
#define IOMUXC_PAD_SD2_GPIO2__FLEXIO2_4_2_FLEXIO10           0x443C02B8, 0x04, 0x00000000, 0x00, 0x443C05BC
#define IOMUXC_PAD_SD2_GPIO2__GPIO4_IO30                     0x443C02B8, 0x05, 0x00000000, 0x00, 0x443C05BC
#define IOMUXC_PAD_SD2_GPIO2__XBAR1_XBAR_INOUT20             0x443C02B8, 0x06, 0x443C08AC, 0x01, 0x443C05BC
#define IOMUXC_PAD_SD2_GPIO2__SINC2_MOD_CLK2                 0x443C02B8, 0x07, 0x00000000, 0x00, 0x443C05BC

#define IOMUXC_PAD_SD2_GPIO3__NETC_PINMUX_ETH4_RX_CLK        0x443C02BC, 0x01, 0x443C0630, 0x01, 0x443C05C0
#define IOMUXC_PAD_SD2_GPIO3__CAN5_RX                        0x443C02BC, 0x02, 0x443C0688, 0x04, 0x443C05C0
#define IOMUXC_PAD_SD2_GPIO3__NETC_1588MUX_INOUT0            0x443C02BC, 0x03, 0x443C064C, 0x02, 0x443C05C0
#define IOMUXC_PAD_SD2_GPIO3__FLEXIO2_4_2_FLEXIO11           0x443C02BC, 0x04, 0x00000000, 0x00, 0x443C05C0
#define IOMUXC_PAD_SD2_GPIO3__GPIO4_IO31                     0x443C02BC, 0x05, 0x00000000, 0x00, 0x443C05C0
#define IOMUXC_PAD_SD2_GPIO3__XBAR1_XBAR_INOUT21             0x443C02BC, 0x06, 0x00000000, 0x00, 0x443C05C0
#define IOMUXC_PAD_SD2_GPIO3__SINC_FILTER_GLUE2_BREAK        0x443C02BC, 0x07, 0x00000000, 0x00, 0x443C05C0

#define IOMUXC_PAD_I2C1_SCL__LPI2C1_SCL                      0x443C02C0, 0x00, 0x00000000, 0x00, 0x443C05C4
#define IOMUXC_PAD_I2C1_SCL__I3C1_SCL                        0x443C02C0, 0x01, 0x00000000, 0x00, 0x443C05C4
#define IOMUXC_PAD_I2C1_SCL__LPUART1_DCD_B                   0x443C02C0, 0x02, 0x00000000, 0x00, 0x443C05C4
#define IOMUXC_PAD_I2C1_SCL__TPM2_CH0                        0x443C02C0, 0x03, 0x00000000, 0x00, 0x443C05C4
#define IOMUXC_PAD_I2C1_SCL__SAI1_RX_SYNC                    0x443C02C0, 0x04, 0x00000000, 0x00, 0x443C05C4
#define IOMUXC_PAD_I2C1_SCL__GPIO1_IO0                       0x443C02C0, 0x05, 0x00000000, 0x00, 0x443C05C4

#define IOMUXC_PAD_I2C1_SDA__LPI2C1_SDA                      0x443C02C4, 0x00, 0x00000000, 0x00, 0x443C05C8
#define IOMUXC_PAD_I2C1_SDA__I3C1_SDA                        0x443C02C4, 0x01, 0x00000000, 0x00, 0x443C05C8
#define IOMUXC_PAD_I2C1_SDA__LPUART1_RIN_B                   0x443C02C4, 0x02, 0x00000000, 0x00, 0x443C05C8
#define IOMUXC_PAD_I2C1_SDA__TPM2_CH1                        0x443C02C4, 0x03, 0x00000000, 0x00, 0x443C05C8
#define IOMUXC_PAD_I2C1_SDA__SAI1_RX_BCLK                    0x443C02C4, 0x04, 0x00000000, 0x00, 0x443C05C8
#define IOMUXC_PAD_I2C1_SDA__GPIO1_IO1                       0x443C02C4, 0x05, 0x00000000, 0x00, 0x443C05C8

#define IOMUXC_PAD_I2C2_SCL__LPI2C2_SCL                      0x443C02C8, 0x00, 0x00000000, 0x00, 0x443C05CC
#define IOMUXC_PAD_I2C2_SCL__I3C1_PUR                        0x443C02C8, 0x01, 0x00000000, 0x00, 0x443C05CC
#define IOMUXC_PAD_I2C2_SCL__LPUART2_DCD_B                   0x443C02C8, 0x02, 0x00000000, 0x00, 0x443C05CC
#define IOMUXC_PAD_I2C2_SCL__TPM2_CH2                        0x443C02C8, 0x03, 0x00000000, 0x00, 0x443C05CC
#define IOMUXC_PAD_I2C2_SCL__GPT1_CLK                        0x443C02C8, 0x04, 0x443C060C, 0x00, 0x443C05CC
#define IOMUXC_PAD_I2C2_SCL__GPIO1_IO2                       0x443C02C8, 0x05, 0x00000000, 0x00, 0x443C05CC
#define IOMUXC_PAD_I2C2_SCL__I3C1_PUR_B                      0x443C02C8, 0x06, 0x00000000, 0x00, 0x443C05CC
#define IOMUXC_PAD_I2C2_SCL__LPIT1_TRIGGER0                  0x443C02C8, 0x07, 0x00000000, 0x00, 0x443C05CC

#define IOMUXC_PAD_I2C2_SDA__LPI2C2_SDA                      0x443C02CC, 0x00, 0x00000000, 0x00, 0x443C05D0
#define IOMUXC_PAD_I2C2_SDA__LPI2C1_HREQ                     0x443C02CC, 0x01, 0x00000000, 0x00, 0x443C05D0
#define IOMUXC_PAD_I2C2_SDA__LPUART2_RIN_B                   0x443C02CC, 0x02, 0x00000000, 0x00, 0x443C05D0
#define IOMUXC_PAD_I2C2_SDA__TPM2_CH3                        0x443C02CC, 0x03, 0x00000000, 0x00, 0x443C05D0
#define IOMUXC_PAD_I2C2_SDA__SAI1_MCLK                       0x443C02CC, 0x04, 0x443C0620, 0x00, 0x443C05D0
#define IOMUXC_PAD_I2C2_SDA__GPIO1_IO3                       0x443C02CC, 0x05, 0x00000000, 0x00, 0x443C05D0
#define IOMUXC_PAD_I2C2_SDA__EWM_OUT_B                       0x443C02CC, 0x06, 0x00000000, 0x00, 0x443C05D0
#define IOMUXC_PAD_I2C2_SDA__LPIT1_TRIGGER1                  0x443C02CC, 0x07, 0x00000000, 0x00, 0x443C05D0

#define IOMUXC_PAD_UART1_RXD__LPUART1_RX                     0x443C02D0, 0x00, 0x00000000, 0x00, 0x443C05D4
#define IOMUXC_PAD_UART1_RXD__S400_UART_RX                   0x443C02D0, 0x01, 0x00000000, 0x00, 0x443C05D4
#define IOMUXC_PAD_UART1_RXD__LPSPI2_SIN                     0x443C02D0, 0x02, 0x00000000, 0x00, 0x443C05D4
#define IOMUXC_PAD_UART1_RXD__TPM1_CH0                       0x443C02D0, 0x03, 0x00000000, 0x00, 0x443C05D4
#define IOMUXC_PAD_UART1_RXD__GPT1_CAPTURE1                  0x443C02D0, 0x04, 0x00000000, 0x00, 0x443C05D4
#define IOMUXC_PAD_UART1_RXD__GPIO1_IO4                      0x443C02D0, 0x05, 0x00000000, 0x00, 0x443C05D4

#define IOMUXC_PAD_UART1_TXD__LPUART1_TX                     0x443C02D4, 0x00, 0x00000000, 0x00, 0x443C05D8
#define IOMUXC_PAD_UART1_TXD__S400_UART_TX                   0x443C02D4, 0x01, 0x00000000, 0x00, 0x443C05D8
#define IOMUXC_PAD_UART1_TXD__LPSPI2_PCS0                    0x443C02D4, 0x02, 0x00000000, 0x00, 0x443C05D8
#define IOMUXC_PAD_UART1_TXD__TPM1_CH1                       0x443C02D4, 0x03, 0x00000000, 0x00, 0x443C05D8
#define IOMUXC_PAD_UART1_TXD__GPT1_COMPARE1                  0x443C02D4, 0x04, 0x00000000, 0x00, 0x443C05D8
#define IOMUXC_PAD_UART1_TXD__GPIO1_IO5                      0x443C02D4, 0x05, 0x00000000, 0x00, 0x443C05D8

#define IOMUXC_PAD_UART2_RXD__LPUART2_RX                     0x443C02D8, 0x00, 0x00000000, 0x00, 0x443C05DC
#define IOMUXC_PAD_UART2_RXD__LPUART1_CTS_B                  0x443C02D8, 0x01, 0x00000000, 0x00, 0x443C05DC
#define IOMUXC_PAD_UART2_RXD__LPSPI2_SOUT                    0x443C02D8, 0x02, 0x00000000, 0x00, 0x443C05DC
#define IOMUXC_PAD_UART2_RXD__TPM1_CH2                       0x443C02D8, 0x03, 0x00000000, 0x00, 0x443C05DC
#define IOMUXC_PAD_UART2_RXD__SAI1_MCLK                      0x443C02D8, 0x04, 0x443C0620, 0x01, 0x443C05DC
#define IOMUXC_PAD_UART2_RXD__GPIO1_IO6                      0x443C02D8, 0x05, 0x00000000, 0x00, 0x443C05DC
#define IOMUXC_PAD_UART2_RXD__GPT1_CLK                       0x443C02D8, 0x06, 0x443C060C, 0x01, 0x443C05DC
#define IOMUXC_PAD_UART2_RXD__LPIT1_TRIGGER2                 0x443C02D8, 0x07, 0x00000000, 0x00, 0x443C05DC

#define IOMUXC_PAD_UART2_TXD__LPUART2_TX                     0x443C02DC, 0x00, 0x00000000, 0x00, 0x443C05E0
#define IOMUXC_PAD_UART2_TXD__LPUART1_RTS_B                  0x443C02DC, 0x01, 0x00000000, 0x00, 0x443C05E0
#define IOMUXC_PAD_UART2_TXD__LPSPI2_SCK                     0x443C02DC, 0x02, 0x00000000, 0x00, 0x443C05E0
#define IOMUXC_PAD_UART2_TXD__TPM1_CH3                       0x443C02DC, 0x03, 0x00000000, 0x00, 0x443C05E0
#define IOMUXC_PAD_UART2_TXD__GPIO1_IO7                      0x443C02DC, 0x05, 0x00000000, 0x00, 0x443C05E0

#define IOMUXC_PAD_PDM_CLK__PDM_CLK                          0x443C02E0, 0x00, 0x00000000, 0x00, 0x443C05E4
#define IOMUXC_PAD_PDM_CLK__MQS1_LEFT                        0x443C02E0, 0x01, 0x00000000, 0x00, 0x443C05E4
#define IOMUXC_PAD_PDM_CLK__LPTMR1_ALT0                      0x443C02E0, 0x04, 0x00000000, 0x00, 0x443C05E4
#define IOMUXC_PAD_PDM_CLK__GPIO1_IO8                        0x443C02E0, 0x05, 0x00000000, 0x00, 0x443C05E4
#define IOMUXC_PAD_PDM_CLK__CAN1_TX                          0x443C02E0, 0x06, 0x00000000, 0x00, 0x443C05E4
#define IOMUXC_PAD_PDM_CLK__EWM_OUT_B                        0x443C02E0, 0x07, 0x00000000, 0x00, 0x443C05E4

#define IOMUXC_PAD_PDM_BIT_STREAM0__PDM_BIT_STREAM0          0x443C02E4, 0x00, 0x443C0610, 0x02, 0x443C05E8
#define IOMUXC_PAD_PDM_BIT_STREAM0__MQS1_RIGHT               0x443C02E4, 0x01, 0x00000000, 0x00, 0x443C05E8
#define IOMUXC_PAD_PDM_BIT_STREAM0__LPSPI1_PCS1              0x443C02E4, 0x02, 0x00000000, 0x00, 0x443C05E8
#define IOMUXC_PAD_PDM_BIT_STREAM0__TPM1_EXTCLK              0x443C02E4, 0x03, 0x00000000, 0x00, 0x443C05E8
#define IOMUXC_PAD_PDM_BIT_STREAM0__LPTMR1_ALT1              0x443C02E4, 0x04, 0x00000000, 0x00, 0x443C05E8
#define IOMUXC_PAD_PDM_BIT_STREAM0__GPIO1_IO9                0x443C02E4, 0x05, 0x00000000, 0x00, 0x443C05E8
#define IOMUXC_PAD_PDM_BIT_STREAM0__CAN1_RX                  0x443C02E4, 0x06, 0x443C0608, 0x00, 0x443C05E8

#define IOMUXC_PAD_PDM_BIT_STREAM1__PDM_BIT_STREAM1          0x443C02E8, 0x00, 0x443C0614, 0x03, 0x443C05EC
#define IOMUXC_PAD_PDM_BIT_STREAM1__NMI_GLUE_NMI             0x443C02E8, 0x01, 0x00000000, 0x00, 0x443C05EC
#define IOMUXC_PAD_PDM_BIT_STREAM1__LPSPI2_PCS1              0x443C02E8, 0x02, 0x00000000, 0x00, 0x443C05EC
#define IOMUXC_PAD_PDM_BIT_STREAM1__TPM2_EXTCLK              0x443C02E8, 0x03, 0x00000000, 0x00, 0x443C05EC
#define IOMUXC_PAD_PDM_BIT_STREAM1__LPTMR1_ALT2              0x443C02E8, 0x04, 0x00000000, 0x00, 0x443C05EC
#define IOMUXC_PAD_PDM_BIT_STREAM1__GPIO1_IO10               0x443C02E8, 0x05, 0x00000000, 0x00, 0x443C05EC
#define IOMUXC_PAD_PDM_BIT_STREAM1__EXT_CLK1                 0x443C02E8, 0x06, 0x443C0624, 0x00, 0x443C05EC

#define IOMUXC_PAD_SAI1_TXFS__SAI1_TX_SYNC                   0x443C02EC, 0x00, 0x00000000, 0x00, 0x443C05F0
#define IOMUXC_PAD_SAI1_TXFS__SAI1_TX_DATA1                  0x443C02EC, 0x01, 0x00000000, 0x00, 0x443C05F0
#define IOMUXC_PAD_SAI1_TXFS__LPSPI1_PCS0                    0x443C02EC, 0x02, 0x00000000, 0x00, 0x443C05F0
#define IOMUXC_PAD_SAI1_TXFS__LPUART2_DTR_B                  0x443C02EC, 0x03, 0x00000000, 0x00, 0x443C05F0
#define IOMUXC_PAD_SAI1_TXFS__MQS1_LEFT                      0x443C02EC, 0x04, 0x00000000, 0x00, 0x443C05F0
#define IOMUXC_PAD_SAI1_TXFS__GPIO1_IO11                     0x443C02EC, 0x05, 0x00000000, 0x00, 0x443C05F0
#define IOMUXC_PAD_SAI1_TXFS__EWM_OUT_B                      0x443C02EC, 0x06, 0x00000000, 0x00, 0x443C05F0

#define IOMUXC_PAD_SAI1_TXC__SAI1_TX_BCLK                    0x443C02F0, 0x00, 0x00000000, 0x00, 0x443C05F4
#define IOMUXC_PAD_SAI1_TXC__LPUART2_CTS_B                   0x443C02F0, 0x01, 0x00000000, 0x00, 0x443C05F4
#define IOMUXC_PAD_SAI1_TXC__LPSPI1_SIN                      0x443C02F0, 0x02, 0x00000000, 0x00, 0x443C05F4
#define IOMUXC_PAD_SAI1_TXC__LPUART1_DSR_B                   0x443C02F0, 0x03, 0x00000000, 0x00, 0x443C05F4
#define IOMUXC_PAD_SAI1_TXC__CAN1_RX                         0x443C02F0, 0x04, 0x443C0608, 0x01, 0x443C05F4
#define IOMUXC_PAD_SAI1_TXC__GPIO1_IO12                      0x443C02F0, 0x05, 0x00000000, 0x00, 0x443C05F4

#define IOMUXC_PAD_SAI1_TXD0__SAI1_TX_DATA0                  0x443C02F4, 0x00, 0x00000000, 0x00, 0x443C05F8
#define IOMUXC_PAD_SAI1_TXD0__LPUART2_RTS_B                  0x443C02F4, 0x01, 0x00000000, 0x00, 0x443C05F8
#define IOMUXC_PAD_SAI1_TXD0__LPSPI1_SCK                     0x443C02F4, 0x02, 0x00000000, 0x00, 0x443C05F8
#define IOMUXC_PAD_SAI1_TXD0__LPUART1_DTR_B                  0x443C02F4, 0x03, 0x00000000, 0x00, 0x443C05F8
#define IOMUXC_PAD_SAI1_TXD0__CAN1_TX                        0x443C02F4, 0x04, 0x00000000, 0x00, 0x443C05F8
#define IOMUXC_PAD_SAI1_TXD0__GPIO1_IO13                     0x443C02F4, 0x05, 0x00000000, 0x00, 0x443C05F8

#define IOMUXC_PAD_SAI1_RXD0__SAI1_RX_DATA0                  0x443C02F8, 0x00, 0x00000000, 0x00, 0x443C05FC
#define IOMUXC_PAD_SAI1_RXD0__SAI1_MCLK                      0x443C02F8, 0x01, 0x443C0620, 0x02, 0x443C05FC
#define IOMUXC_PAD_SAI1_RXD0__LPSPI1_SOUT                    0x443C02F8, 0x02, 0x00000000, 0x00, 0x443C05FC
#define IOMUXC_PAD_SAI1_RXD0__LPUART2_DSR_B                  0x443C02F8, 0x03, 0x00000000, 0x00, 0x443C05FC
#define IOMUXC_PAD_SAI1_RXD0__MQS1_RIGHT                     0x443C02F8, 0x04, 0x00000000, 0x00, 0x443C05FC
#define IOMUXC_PAD_SAI1_RXD0__GPIO1_IO14                     0x443C02F8, 0x05, 0x00000000, 0x00, 0x443C05FC
#define IOMUXC_PAD_SAI1_RXD0__LPIT1_TRIGGER3                 0x443C02F8, 0x07, 0x00000000, 0x00, 0x443C05FC

#define IOMUXC_PAD_WDOG_ANY__WDOG_ANY                        0x443C02FC, 0x00, 0x00000000, 0x00, 0x443C0600
#define IOMUXC_PAD_WDOG_ANY__FCCU_EOUT1                      0x443C02FC, 0x01, 0x00000000, 0x00, 0x443C0600
#define IOMUXC_PAD_WDOG_ANY__GPIO1_IO15                      0x443C02FC, 0x05, 0x00000000, 0x00, 0x443C0600
/*@}*/

#define IOMUXC_PAD_MUX_MODE_MASK  (0x7U)
#define IOMUXC_PAD_MUX_MODE_SHIFT (0U)
#define IOMUXC_PAD_MUX_MODE(x)    (((uint32_t)(((uint32_t)(x)) << IOMUXC_PAD_MUX_MODE_SHIFT)) & IOMUXC_PAD_MUX_MODE_MASK)
#define IOMUXC_PAD_SION_MASK      (0x10)
#define IOMUXC_PAD_SION_SHIFT     (4U)
#define IOMUXC_PAD_SION(x)        (((uint32_t)(((uint32_t)(x)) << IOMUXC_PAD_SION_SHIFT)) & IOMUXC_PAD_SION_MASK)

#define IOMUXC_PAD_DSE_MASK    (0x7EU)
#define IOMUXC_PAD_DSE_SHIFT   (1U)
#define IOMUXC_PAD_DSE(x)      (((uint32_t)(((uint32_t)(x)) << IOMUXC_PAD_DSE_SHIFT)) & IOMUXC_PAD_DSE_MASK)
#define IOMUXC_PAD_FSEL1_MASK  (0x180U)
#define IOMUXC_PAD_FSEL1_SHIFT (7U)
#define IOMUXC_PAD_FSEL1(x)    (((uint32_t)(((uint32_t)(x)) << IOMUXC_PAD_FSEL1_SHIFT)) & IOMUXC_PAD_FSEL1_MASK)
#define IOMUXC_PAD_PU_MASK     (0x200U)
#define IOMUXC_PAD_PU_SHIFT    (9U)
#define IOMUXC_PAD_PU(x)       (((uint32_t)(((uint32_t)(x)) << IOMUXC_PAD_PU_SHIFT)) & IOMUXC_PAD_PU_MASK)
#define IOMUXC_PAD_PD_MASK     (0x400U)
#define IOMUXC_PAD_PD_SHIFT    (10U)
#define IOMUXC_PAD_PD(x)       (((uint32_t)(((uint32_t)(x)) << IOMUXC_PAD_PD_SHIFT)) & IOMUXC_PAD_PD_MASK)
#define IOMUXC_PAD_OD_MASK     (0x800U)
#define IOMUXC_PAD_OD_SHIFT    (11U)
#define IOMUXC_PAD_OD(x)       (((uint32_t)(((uint32_t)(x)) << IOMUXC_PAD_OD_SHIFT)) & IOMUXC_PAD_OD_MASK)
#define IOMUXC_PAD_HYS_MASK    (0x1000U)
#define IOMUXC_PAD_HYS_SHIFT   (11U)
#define IOMUXC_PAD_HYS(x)      (((uint32_t)(((uint32_t)(x)) << IOMUXC_PAD_HYS_SHIFT)) & IOMUXC_PAD_HYS_MASK)
#define IOMUXC_PAD_APC_MASK    (0xFF000000U)
#define IOMUXC_PAD_APC_SHIFT   (24U)
#define IOMUXC_PAD_APC(x)      (((uint32_t)(((uint32_t)(x)) << IOMUXC_PAD_APC_SHIFT)) & IOMUXC_PAD_APC_MASK)

/*******************************************************************************
 * APIs
 ******************************************************************************/
#if defined(__cplusplus)
extern "C" {
#endif /*__cplusplus */

/*! @name Configuration */
/*@{*/

#ifdef CONFIG_DIRECT
/*!
 * @brief Sets the IOMUXC pin mux mode.
 * @note The first five parameters can be filled with the pin function ID macros.
 *
 * @param muxRegister    The pin mux register
 * @param muxMode        The pin mux mode
 * @param inputRegister  The select input register
 * @param inputDaisy     The input daisy
 * @param configRegister The config register
 * @param inputOn        The software input on
 */
static inline void IOMUXC_SetPinMux(uint32_t muxRegister,
                                    uint32_t muxMode,
                                    uint32_t inputRegister,
                                    uint32_t inputDaisy,
                                    uint32_t configRegister,
                                    uint32_t inputOnfield)
{
    if (muxRegister)
    {
        *((volatile uint32_t *)muxRegister) = IOMUXC_PAD_MUX_MODE(muxMode) | IOMUXC_PAD_SION(inputOnfield);
    }

    if (inputRegister)
    {
        *((volatile uint32_t *)inputRegister) = inputDaisy;
    }
}
/*!
 * @brief Sets the IOMUXC pin configuration.
 * @note The previous five parameters can be filled with the pin function ID macros.
 *
 * @param muxRegister    The pin mux register
 * @param muxMode        The pin mux mode
 * @param inputRegister  The select input register
 * @param inputDaisy     The input daisy
 * @param configRegister The config register
 * @param configValue    The pin config value
 */
static inline void IOMUXC_SetPinConfig(uint32_t muxRegister,
                                       uint32_t muxMode,
                                       uint32_t inputRegister,
                                       uint32_t inputDaisy,
                                       uint32_t configRegister,
                                       uint32_t configValue)
{
    if (configRegister)
    {
        *((volatile uint32_t *)configRegister) = configValue;
    }
}

/*!
 * @brief Sets the IOMUXC GPR.
 *
 * @param gprInstance IOMUXC_GPR instance
 * @param gprVal IOMUXC_GPR value
 */
static inline void IOMUXC_SetGpr(uint32_t gprInstance,
                                       uint32_t gprVal)
{
    if (gprInstance == 0)
    {
        *((volatile uint32_t *)IOMUXC_GPR) = gprVal;
    }
}
/*@}*/
#else
/*!
 * @brief Sets the IOMUXC pin mux mode.
 * @note The first five parameters can be filled with the pin function ID macros.
 *
 * @param muxRegister    The pin mux register
 * @param muxMode        The pin mux mode
 * @param inputRegister  The select input register
 * @param inputDaisy     The input daisy
 * @param configRegister The config register
 * @param inputOn        The software input on
 */
static inline void IOMUXC_SetPinMux(uint32_t muxRegister,
                                    uint32_t muxMode,
                                    uint32_t inputRegister,
                                    uint32_t inputDaisy,
                                    uint32_t configRegister,
                                    uint32_t inputOnfield)
{
    scmi_pin_config_t configs[4];
    uint32_t numConfigs = 0;

    if (muxRegister)
    {
        uint32_t extMode = (muxMode & 0xF0U) >> 4U;

        configs[numConfigs].type = SCMI_PINCTRL_TYPE_MUX;
        configs[numConfigs].value = IOMUXC_PAD_MUX_MODE(muxMode)
            | IOMUXC_PAD_SION(inputOnfield);
        numConfigs++;

        if (extMode != 0U)
        {
            configs[numConfigs].type = SCMI_PINCTRL_TYPE_EXT;
            configs[numConfigs].value = extMode;
            numConfigs++;
        }
    }

    if (inputRegister & 0xFFFF)
    {
        configs[numConfigs].type = SCMI_PINCTRL_TYPE_DAISY_ID;
        configs[numConfigs].value = (inputRegister - IOMUXC_DAISY_BASE) / 4U;
        numConfigs++;
        configs[numConfigs].type = SCMI_PINCTRL_TYPE_DAISY_CFG;
        configs[numConfigs].value = inputDaisy;
        numConfigs++;
    }

    if (muxRegister || inputRegister)
    {
        int32_t result = SCMI_ERR_SUCCESS;
        uint32_t attributes = SCMI_PINCTRL_SET_ATTR_SELECTOR(SCMI_PINCTRL_SEL_PIN)
            | SCMI_PINCTRL_SET_ATTR_FUNCTION(0U)
            | SCMI_PINCTRL_SET_ATTR_NUM_CONFIGS(numConfigs);

        result = SCMI_PinctrlSettingsConfigure(SCMI_A2P, (muxRegister - PINCTRL_BASE) / 4U,
            0U, attributes, configs);
        while (result != SCMI_ERR_SUCCESS);
    }
}

/*!
 * @brief Sets the IOMUXC pin configuration.
 * @note The previous five parameters can be filled with the pin function ID macros.
 *
 * @param muxRegister    The pin mux register
 * @param muxMode        The pin mux mode
 * @param inputRegister  The select input register
 * @param inputDaisy     The input daisy
 * @param configRegister The config register
 * @param configValue    The pin config value
 */
static inline void IOMUXC_SetPinConfig(uint32_t muxRegister,
                                       uint32_t muxMode,
                                       uint32_t inputRegister,
                                       uint32_t inputDaisy,
                                       uint32_t configRegister,
                                       uint32_t configValue)
{
    if (configRegister)
    {
        int32_t result = SCMI_ERR_SUCCESS;
        uint32_t attributes = SCMI_PINCTRL_SET_ATTR_SELECTOR(SCMI_PINCTRL_SEL_PIN)
            | SCMI_PINCTRL_SET_ATTR_FUNCTION(0U)
            | SCMI_PINCTRL_SET_ATTR_NUM_CONFIGS(1U);
        scmi_pin_config_t configs[1] = {0};

        configs[0].type  = SCMI_PINCTRL_TYPE_CONFIG;
        configs[0].value = configValue;
        result = SCMI_PinctrlSettingsConfigure(SCMI_A2P, (configRegister - IOMUXC_PADCTL_BASE) / 4U,
            0U, attributes, configs);
        while (result != SCMI_ERR_SUCCESS);
    }
}
/*@}*/
#endif

#if defined(__cplusplus)
}
#endif /*__cplusplus */

/*! @}*/

#endif /* _FSL_IOMUXC_H_ */
