Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jan 25 12:44:33 2019
| Host         : a-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 36 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.539        0.000                      0                   47        0.094        0.000                      0                   47        3.000        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
CLK100MHZ              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5MHZ    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5MHZ    {0.000 25.000}       50.000          20.000          
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5MHZ_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5MHZ_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_5MHZ        195.539        0.000                      0                   47        0.412        0.000                      0                   47       13.360        0.000                       0                    38  
  clkfbout_clk_5MHZ                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_5MHZ_1      195.567        0.000                      0                   47        0.412        0.000                      0                   47       13.360        0.000                       0                    38  
  clkfbout_clk_5MHZ_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_5MHZ_1  clk_out1_clk_5MHZ        195.539        0.000                      0                   47        0.094        0.000                      0                   47  
clk_out1_clk_5MHZ    clk_out1_clk_5MHZ_1      195.539        0.000                      0                   47        0.094        0.000                      0                   47  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5MHZ
  To Clock:  clk_out1_clk_5MHZ

Setup :            0  Failing Endpoints,  Worst Slack      195.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.539ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.890ns (21.210%)  route 3.306ns (78.790%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.469     3.240    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.124     3.364 r  U2/counter_1[15]_i_1/O
                         net (fo=1, routed)           0.000     3.364    U2/p_0_in[15]
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[15]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.318   198.824    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.079   198.903    U2/counter_1_reg[15]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                195.539    

Slack (MET) :             195.632ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.890ns (21.692%)  route 3.213ns (78.308%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.376     3.147    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I2_O)        0.124     3.271 r  U2/counter_1[21]_i_1/O
                         net (fo=1, routed)           0.000     3.271    U2/p_0_in[21]
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[21]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.318   198.824    
    SLICE_X2Y110         FDCE (Setup_fdce_C_D)        0.079   198.903    U2/counter_1_reg[21]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                195.632    

Slack (MET) :             195.633ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.766ns (18.661%)  route 3.339ns (81.339%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.707    -0.833    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.518    -0.315 f  U2/counter_1_reg[21]/Q
                         net (fo=25, routed)          1.235     0.920    U2/counter_1[21]
    SLICE_X1Y110         LUT3 (Prop_lut3_I2_O)        0.124     1.044 r  U2/counter_1[21]_i_4/O
                         net (fo=22, routed)          2.103     3.148    U2/counter_1[21]_i_4_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I1_O)        0.124     3.272 r  U2/counter_1[9]_i_1/O
                         net (fo=1, routed)           0.000     3.272    U2/p_0_in[9]
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.588   198.567    U2/clk_out1
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[9]/C
                         clock pessimism              0.576   199.143    
                         clock uncertainty           -0.318   198.825    
    SLICE_X2Y108         FDCE (Setup_fdce_C_D)        0.079   198.904    U2/counter_1_reg[9]
  -------------------------------------------------------------------
                         required time                        198.904    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                195.633    

Slack (MET) :             195.639ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.890ns (21.740%)  route 3.204ns (78.260%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.367     3.138    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.124     3.262 r  U2/counter_1[13]_i_1/O
                         net (fo=1, routed)           0.000     3.262    U2/p_0_in[13]
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[13]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.318   198.824    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.077   198.901    U2/counter_1_reg[13]
  -------------------------------------------------------------------
                         required time                        198.901    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                195.639    

Slack (MET) :             195.651ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.793%)  route 3.194ns (78.207%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.357     3.128    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I2_O)        0.124     3.252 r  U2/counter_1[20]_i_1/O
                         net (fo=1, routed)           0.000     3.252    U2/p_0_in[20]
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.318   198.824    
    SLICE_X2Y110         FDCE (Setup_fdce_C_D)        0.079   198.903    U2/counter_1_reg[20]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -3.252    
  -------------------------------------------------------------------
                         slack                                195.651    

Slack (MET) :             195.709ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/half_sec_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.373%)  route 3.088ns (77.627%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 f  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 f  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.251     3.022    U2/counter_1[21]_i_5_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I2_O)        0.124     3.146 r  U2/half_sec_i_1/O
                         net (fo=1, routed)           0.000     3.146    U2/half_sec_i_1_n_0
    SLICE_X1Y110         FDCE                                         r  U2/half_sec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X1Y110         FDCE                                         r  U2/half_sec_reg/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.318   198.824    
    SLICE_X1Y110         FDCE (Setup_fdce_C_D)        0.031   198.855    U2/half_sec_reg
  -------------------------------------------------------------------
                         required time                        198.855    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                195.709    

Slack (MET) :             195.750ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.766ns (19.206%)  route 3.222ns (80.794%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.707    -0.833    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.518    -0.315 f  U2/counter_1_reg[21]/Q
                         net (fo=25, routed)          1.235     0.920    U2/counter_1[21]
    SLICE_X1Y110         LUT3 (Prop_lut3_I2_O)        0.124     1.044 r  U2/counter_1[21]_i_4/O
                         net (fo=22, routed)          1.987     3.031    U2/counter_1[21]_i_4_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I1_O)        0.124     3.155 r  U2/counter_1[4]_i_1/O
                         net (fo=1, routed)           0.000     3.155    U2/p_0_in[4]
    SLICE_X2Y106         FDCE                                         r  U2/counter_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.589   198.568    U2/clk_out1
    SLICE_X2Y106         FDCE                                         r  U2/counter_1_reg[4]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.079   198.905    U2/counter_1_reg[4]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                195.750    

Slack (MET) :             195.824ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.890ns (22.745%)  route 3.023ns (77.255%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.186     2.957    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I2_O)        0.124     3.081 r  U2/counter_1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.081    U2/p_0_in[3]
    SLICE_X2Y106         FDCE                                         r  U2/counter_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.589   198.568    U2/clk_out1
    SLICE_X2Y106         FDCE                                         r  U2/counter_1_reg[3]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.079   198.905    U2/counter_1_reg[3]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                195.824    

Slack (MET) :             195.865ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.890ns (22.981%)  route 2.983ns (77.019%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.146     2.917    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.124     3.041 r  U2/counter_1[14]_i_1/O
                         net (fo=1, routed)           0.000     3.041    U2/p_0_in[14]
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.318   198.824    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.081   198.905    U2/counter_1_reg[14]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                195.865    

Slack (MET) :             195.883ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.890ns (22.938%)  route 2.990ns (77.062%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.153     2.924    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     3.048 r  U2/counter_1[7]_i_1/O
                         net (fo=1, routed)           0.000     3.048    U2/p_0_in[7]
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.588   198.567    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
                         clock pessimism              0.601   199.168    
                         clock uncertainty           -0.318   198.850    
    SLICE_X2Y107         FDCE (Setup_fdce_C_D)        0.081   198.931    U2/counter_1_reg[7]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                195.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.209ns (39.236%)  route 0.324ns (60.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.596    -0.568    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.164    -0.404 f  U2/counter_1_reg[19]/Q
                         net (fo=24, routed)          0.324    -0.081    U2/counter_1[19]
    SLICE_X2Y110         LUT6 (Prop_lut6_I3_O)        0.045    -0.036 r  U2/counter_1[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.036    U2/p_0_in[20]
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.869    -0.804    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y110         FDCE (Hold_fdce_C_D)         0.121    -0.447    U2/counter_1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.254ns (46.955%)  route 0.287ns (53.045%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  U2/counter_1_reg[14]/Q
                         net (fo=2, routed)           0.138    -0.265    U2/counter_1[14]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          0.149    -0.071    U2/counter_1[21]_i_5_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I2_O)        0.045    -0.026 r  U2/counter_1[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    U2/p_0_in[18]
    SLICE_X1Y110         FDCE                                         r  U2/counter_1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.869    -0.804    U2/clk_out1
    SLICE_X1Y110         FDCE                                         r  U2/counter_1_reg[18]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X1Y110         FDCE (Hold_fdce_C_D)         0.091    -0.461    U2/counter_1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.254ns (45.463%)  route 0.305ns (54.537%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  U2/counter_1_reg[14]/Q
                         net (fo=2, routed)           0.138    -0.265    U2/counter_1[14]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          0.166    -0.053    U2/counter_1[21]_i_5_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I2_O)        0.045    -0.008 r  U2/counter_1[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.008    U2/p_0_in[10]
    SLICE_X1Y108         FDCE                                         r  U2/counter_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X1Y108         FDCE                                         r  U2/counter_1_reg[10]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X1Y108         FDCE (Hold_fdce_C_D)         0.091    -0.460    U2/counter_1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.254ns (41.397%)  route 0.360ns (58.603%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  U2/counter_1_reg[14]/Q
                         net (fo=2, routed)           0.138    -0.265    U2/counter_1[14]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          0.221     0.001    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I2_O)        0.045     0.046 r  U2/counter_1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.046    U2/p_0_in[9]
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[9]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y108         FDCE (Hold_fdce_C_D)         0.121    -0.430    U2/counter_1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.254ns (41.263%)  route 0.362ns (58.737%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  U2/counter_1_reg[14]/Q
                         net (fo=2, routed)           0.138    -0.265    U2/counter_1[14]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          0.223     0.003    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I2_O)        0.045     0.048 r  U2/counter_1[11]_i_1/O
                         net (fo=1, routed)           0.000     0.048    U2/p_0_in[11]
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[11]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y108         FDCE (Hold_fdce_C_D)         0.120    -0.431    U2/counter_1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.060    -0.343    U2/counter_1[7]
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.232 r  U2/counter_1_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.166    -0.066    U2/counter_10[7]
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.108     0.042 r  U2/counter_1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.042    U2/p_0_in[7]
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X2Y107         FDCE (Hold_fdce_C_D)         0.121    -0.446    U2/counter_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.814%)  route 0.428ns (67.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.596    -0.568    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.164    -0.404 f  U2/counter_1_reg[20]/Q
                         net (fo=24, routed)          0.428     0.024    U2/counter_1[20]
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.045     0.069 r  U2/counter_1[16]_i_1/O
                         net (fo=1, routed)           0.000     0.069    U2/p_0_in[16]
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[16]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.121    -0.430    U2/counter_1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U2/counter_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.972%)  route 0.291ns (61.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X0Y108         FDCE                                         r  U2/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U2/counter_2_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.251    U2/counter_2[0]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  U2/one_sec[3]_i_1/O
                         net (fo=4, routed)           0.116    -0.090    U2/one_sec[3]_i_1_n_0
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    U2/clk_out1
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[0]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y106         FDCE (Hold_fdce_C_CE)       -0.039    -0.589    U2/one_sec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U2/counter_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.972%)  route 0.291ns (61.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X0Y108         FDCE                                         r  U2/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U2/counter_2_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.251    U2/counter_2[0]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  U2/one_sec[3]_i_1/O
                         net (fo=4, routed)           0.116    -0.090    U2/one_sec[3]_i_1_n_0
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    U2/clk_out1
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[1]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y106         FDCE (Hold_fdce_C_CE)       -0.039    -0.589    U2/one_sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U2/counter_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.972%)  route 0.291ns (61.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X0Y108         FDCE                                         r  U2/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U2/counter_2_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.251    U2/counter_2[0]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  U2/one_sec[3]_i_1/O
                         net (fo=4, routed)           0.116    -0.090    U2/one_sec[3]_i_1_n_0
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    U2/clk_out1
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[2]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y106         FDCE (Hold_fdce_C_CE)       -0.039    -0.589    U2/one_sec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.499    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5MHZ
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y105     U2/counter_1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y108     U2/counter_1_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y108     U2/counter_1_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y108     U2/counter_1_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y109     U2/counter_1_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y109     U2/counter_1_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y109     U2/counter_1_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y109     U2/counter_1_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y110     U2/counter_1_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y110     U2/counter_1_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y110     U2/counter_1_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y110     U2/counter_1_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y110     U2/counter_1_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y110     U2/half_sec_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y105     U2/counter_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y109     U2/counter_1_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y109     U2/counter_1_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y109     U2/counter_1_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y105     U2/counter_1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y105     U2/counter_1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y108     U2/counter_1_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y108     U2/counter_1_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y108     U2/counter_1_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y109     U2/counter_1_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y109     U2/counter_1_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y109     U2/counter_1_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y109     U2/counter_1_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y106     U2/counter_1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5MHZ
  To Clock:  clkfbout_clk_5MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5MHZ
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5MHZ_1
  To Clock:  clk_out1_clk_5MHZ_1

Setup :            0  Failing Endpoints,  Worst Slack      195.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.567ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.890ns (21.210%)  route 3.306ns (78.790%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.469     3.240    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.124     3.364 r  U2/counter_1[15]_i_1/O
                         net (fo=1, routed)           0.000     3.364    U2/p_0_in[15]
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[15]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.289   198.853    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.079   198.932    U2/counter_1_reg[15]
  -------------------------------------------------------------------
                         required time                        198.932    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                195.567    

Slack (MET) :             195.661ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.890ns (21.692%)  route 3.213ns (78.308%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.376     3.147    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I2_O)        0.124     3.271 r  U2/counter_1[21]_i_1/O
                         net (fo=1, routed)           0.000     3.271    U2/p_0_in[21]
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[21]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.289   198.853    
    SLICE_X2Y110         FDCE (Setup_fdce_C_D)        0.079   198.932    U2/counter_1_reg[21]
  -------------------------------------------------------------------
                         required time                        198.932    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                195.661    

Slack (MET) :             195.661ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.766ns (18.661%)  route 3.339ns (81.339%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.707    -0.833    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.518    -0.315 f  U2/counter_1_reg[21]/Q
                         net (fo=25, routed)          1.235     0.920    U2/counter_1[21]
    SLICE_X1Y110         LUT3 (Prop_lut3_I2_O)        0.124     1.044 r  U2/counter_1[21]_i_4/O
                         net (fo=22, routed)          2.103     3.148    U2/counter_1[21]_i_4_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I1_O)        0.124     3.272 r  U2/counter_1[9]_i_1/O
                         net (fo=1, routed)           0.000     3.272    U2/p_0_in[9]
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.588   198.567    U2/clk_out1
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[9]/C
                         clock pessimism              0.576   199.143    
                         clock uncertainty           -0.289   198.854    
    SLICE_X2Y108         FDCE (Setup_fdce_C_D)        0.079   198.933    U2/counter_1_reg[9]
  -------------------------------------------------------------------
                         required time                        198.933    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                195.661    

Slack (MET) :             195.668ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.890ns (21.740%)  route 3.204ns (78.260%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.367     3.138    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.124     3.262 r  U2/counter_1[13]_i_1/O
                         net (fo=1, routed)           0.000     3.262    U2/p_0_in[13]
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[13]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.289   198.853    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.077   198.930    U2/counter_1_reg[13]
  -------------------------------------------------------------------
                         required time                        198.930    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                195.668    

Slack (MET) :             195.680ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.793%)  route 3.194ns (78.207%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.357     3.128    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I2_O)        0.124     3.252 r  U2/counter_1[20]_i_1/O
                         net (fo=1, routed)           0.000     3.252    U2/p_0_in[20]
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.289   198.853    
    SLICE_X2Y110         FDCE (Setup_fdce_C_D)        0.079   198.932    U2/counter_1_reg[20]
  -------------------------------------------------------------------
                         required time                        198.932    
                         arrival time                          -3.252    
  -------------------------------------------------------------------
                         slack                                195.680    

Slack (MET) :             195.738ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/half_sec_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.373%)  route 3.088ns (77.627%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 f  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 f  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.251     3.022    U2/counter_1[21]_i_5_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I2_O)        0.124     3.146 r  U2/half_sec_i_1/O
                         net (fo=1, routed)           0.000     3.146    U2/half_sec_i_1_n_0
    SLICE_X1Y110         FDCE                                         r  U2/half_sec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X1Y110         FDCE                                         r  U2/half_sec_reg/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.289   198.853    
    SLICE_X1Y110         FDCE (Setup_fdce_C_D)        0.031   198.884    U2/half_sec_reg
  -------------------------------------------------------------------
                         required time                        198.884    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                195.738    

Slack (MET) :             195.778ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.766ns (19.206%)  route 3.222ns (80.794%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.707    -0.833    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.518    -0.315 f  U2/counter_1_reg[21]/Q
                         net (fo=25, routed)          1.235     0.920    U2/counter_1[21]
    SLICE_X1Y110         LUT3 (Prop_lut3_I2_O)        0.124     1.044 r  U2/counter_1[21]_i_4/O
                         net (fo=22, routed)          1.987     3.031    U2/counter_1[21]_i_4_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I1_O)        0.124     3.155 r  U2/counter_1[4]_i_1/O
                         net (fo=1, routed)           0.000     3.155    U2/p_0_in[4]
    SLICE_X2Y106         FDCE                                         r  U2/counter_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.589   198.568    U2/clk_out1
    SLICE_X2Y106         FDCE                                         r  U2/counter_1_reg[4]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.079   198.934    U2/counter_1_reg[4]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                195.778    

Slack (MET) :             195.853ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.890ns (22.745%)  route 3.023ns (77.255%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.186     2.957    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I2_O)        0.124     3.081 r  U2/counter_1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.081    U2/p_0_in[3]
    SLICE_X2Y106         FDCE                                         r  U2/counter_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.589   198.568    U2/clk_out1
    SLICE_X2Y106         FDCE                                         r  U2/counter_1_reg[3]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.079   198.934    U2/counter_1_reg[3]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                195.853    

Slack (MET) :             195.893ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.890ns (22.981%)  route 2.983ns (77.019%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.146     2.917    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.124     3.041 r  U2/counter_1[14]_i_1/O
                         net (fo=1, routed)           0.000     3.041    U2/p_0_in[14]
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.289   198.853    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.081   198.934    U2/counter_1_reg[14]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                195.893    

Slack (MET) :             195.912ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.890ns (22.938%)  route 2.990ns (77.062%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.153     2.924    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     3.048 r  U2/counter_1[7]_i_1/O
                         net (fo=1, routed)           0.000     3.048    U2/p_0_in[7]
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.588   198.567    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
                         clock pessimism              0.601   199.168    
                         clock uncertainty           -0.289   198.879    
    SLICE_X2Y107         FDCE (Setup_fdce_C_D)        0.081   198.960    U2/counter_1_reg[7]
  -------------------------------------------------------------------
                         required time                        198.960    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                195.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.209ns (39.236%)  route 0.324ns (60.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.596    -0.568    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.164    -0.404 f  U2/counter_1_reg[19]/Q
                         net (fo=24, routed)          0.324    -0.081    U2/counter_1[19]
    SLICE_X2Y110         LUT6 (Prop_lut6_I3_O)        0.045    -0.036 r  U2/counter_1[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.036    U2/p_0_in[20]
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.869    -0.804    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y110         FDCE (Hold_fdce_C_D)         0.121    -0.447    U2/counter_1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.254ns (46.955%)  route 0.287ns (53.045%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  U2/counter_1_reg[14]/Q
                         net (fo=2, routed)           0.138    -0.265    U2/counter_1[14]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          0.149    -0.071    U2/counter_1[21]_i_5_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I2_O)        0.045    -0.026 r  U2/counter_1[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    U2/p_0_in[18]
    SLICE_X1Y110         FDCE                                         r  U2/counter_1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.869    -0.804    U2/clk_out1
    SLICE_X1Y110         FDCE                                         r  U2/counter_1_reg[18]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X1Y110         FDCE (Hold_fdce_C_D)         0.091    -0.461    U2/counter_1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.254ns (45.463%)  route 0.305ns (54.537%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  U2/counter_1_reg[14]/Q
                         net (fo=2, routed)           0.138    -0.265    U2/counter_1[14]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          0.166    -0.053    U2/counter_1[21]_i_5_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I2_O)        0.045    -0.008 r  U2/counter_1[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.008    U2/p_0_in[10]
    SLICE_X1Y108         FDCE                                         r  U2/counter_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X1Y108         FDCE                                         r  U2/counter_1_reg[10]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X1Y108         FDCE (Hold_fdce_C_D)         0.091    -0.460    U2/counter_1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.254ns (41.397%)  route 0.360ns (58.603%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  U2/counter_1_reg[14]/Q
                         net (fo=2, routed)           0.138    -0.265    U2/counter_1[14]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          0.221     0.001    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I2_O)        0.045     0.046 r  U2/counter_1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.046    U2/p_0_in[9]
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[9]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y108         FDCE (Hold_fdce_C_D)         0.121    -0.430    U2/counter_1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.254ns (41.263%)  route 0.362ns (58.737%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  U2/counter_1_reg[14]/Q
                         net (fo=2, routed)           0.138    -0.265    U2/counter_1[14]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          0.223     0.003    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I2_O)        0.045     0.048 r  U2/counter_1[11]_i_1/O
                         net (fo=1, routed)           0.000     0.048    U2/p_0_in[11]
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[11]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y108         FDCE (Hold_fdce_C_D)         0.120    -0.431    U2/counter_1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.060    -0.343    U2/counter_1[7]
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.232 r  U2/counter_1_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.166    -0.066    U2/counter_10[7]
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.108     0.042 r  U2/counter_1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.042    U2/p_0_in[7]
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X2Y107         FDCE (Hold_fdce_C_D)         0.121    -0.446    U2/counter_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.814%)  route 0.428ns (67.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.596    -0.568    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.164    -0.404 f  U2/counter_1_reg[20]/Q
                         net (fo=24, routed)          0.428     0.024    U2/counter_1[20]
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.045     0.069 r  U2/counter_1[16]_i_1/O
                         net (fo=1, routed)           0.000     0.069    U2/p_0_in[16]
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[16]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.121    -0.430    U2/counter_1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U2/counter_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.972%)  route 0.291ns (61.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X0Y108         FDCE                                         r  U2/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U2/counter_2_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.251    U2/counter_2[0]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  U2/one_sec[3]_i_1/O
                         net (fo=4, routed)           0.116    -0.090    U2/one_sec[3]_i_1_n_0
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    U2/clk_out1
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[0]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y106         FDCE (Hold_fdce_C_CE)       -0.039    -0.589    U2/one_sec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U2/counter_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.972%)  route 0.291ns (61.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X0Y108         FDCE                                         r  U2/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U2/counter_2_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.251    U2/counter_2[0]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  U2/one_sec[3]_i_1/O
                         net (fo=4, routed)           0.116    -0.090    U2/one_sec[3]_i_1_n_0
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    U2/clk_out1
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[1]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y106         FDCE (Hold_fdce_C_CE)       -0.039    -0.589    U2/one_sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U2/counter_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.972%)  route 0.291ns (61.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X0Y108         FDCE                                         r  U2/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U2/counter_2_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.251    U2/counter_2[0]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  U2/one_sec[3]_i_1/O
                         net (fo=4, routed)           0.116    -0.090    U2/one_sec[3]_i_1_n_0
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    U2/clk_out1
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[2]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y106         FDCE (Hold_fdce_C_CE)       -0.039    -0.589    U2/one_sec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.499    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5MHZ_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y105     U2/counter_1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y108     U2/counter_1_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y108     U2/counter_1_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y108     U2/counter_1_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y109     U2/counter_1_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y109     U2/counter_1_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y109     U2/counter_1_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y109     U2/counter_1_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y110     U2/counter_1_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y110     U2/counter_1_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y110     U2/counter_1_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y110     U2/counter_1_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y110     U2/counter_1_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y110     U2/half_sec_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y105     U2/counter_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y109     U2/counter_1_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y109     U2/counter_1_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y109     U2/counter_1_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y105     U2/counter_1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y105     U2/counter_1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y108     U2/counter_1_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y108     U2/counter_1_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y108     U2/counter_1_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y109     U2/counter_1_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y109     U2/counter_1_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y109     U2/counter_1_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y109     U2/counter_1_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y106     U2/counter_1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5MHZ_1
  To Clock:  clkfbout_clk_5MHZ_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5MHZ_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5MHZ_1
  To Clock:  clk_out1_clk_5MHZ

Setup :            0  Failing Endpoints,  Worst Slack      195.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.539ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.890ns (21.210%)  route 3.306ns (78.790%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.469     3.240    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.124     3.364 r  U2/counter_1[15]_i_1/O
                         net (fo=1, routed)           0.000     3.364    U2/p_0_in[15]
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[15]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.318   198.824    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.079   198.903    U2/counter_1_reg[15]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                195.539    

Slack (MET) :             195.632ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.890ns (21.692%)  route 3.213ns (78.308%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.376     3.147    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I2_O)        0.124     3.271 r  U2/counter_1[21]_i_1/O
                         net (fo=1, routed)           0.000     3.271    U2/p_0_in[21]
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[21]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.318   198.824    
    SLICE_X2Y110         FDCE (Setup_fdce_C_D)        0.079   198.903    U2/counter_1_reg[21]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                195.632    

Slack (MET) :             195.633ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.766ns (18.661%)  route 3.339ns (81.339%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.707    -0.833    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.518    -0.315 f  U2/counter_1_reg[21]/Q
                         net (fo=25, routed)          1.235     0.920    U2/counter_1[21]
    SLICE_X1Y110         LUT3 (Prop_lut3_I2_O)        0.124     1.044 r  U2/counter_1[21]_i_4/O
                         net (fo=22, routed)          2.103     3.148    U2/counter_1[21]_i_4_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I1_O)        0.124     3.272 r  U2/counter_1[9]_i_1/O
                         net (fo=1, routed)           0.000     3.272    U2/p_0_in[9]
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.588   198.567    U2/clk_out1
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[9]/C
                         clock pessimism              0.576   199.143    
                         clock uncertainty           -0.318   198.825    
    SLICE_X2Y108         FDCE (Setup_fdce_C_D)        0.079   198.904    U2/counter_1_reg[9]
  -------------------------------------------------------------------
                         required time                        198.904    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                195.633    

Slack (MET) :             195.639ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.890ns (21.740%)  route 3.204ns (78.260%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.367     3.138    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.124     3.262 r  U2/counter_1[13]_i_1/O
                         net (fo=1, routed)           0.000     3.262    U2/p_0_in[13]
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[13]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.318   198.824    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.077   198.901    U2/counter_1_reg[13]
  -------------------------------------------------------------------
                         required time                        198.901    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                195.639    

Slack (MET) :             195.651ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.793%)  route 3.194ns (78.207%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.357     3.128    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I2_O)        0.124     3.252 r  U2/counter_1[20]_i_1/O
                         net (fo=1, routed)           0.000     3.252    U2/p_0_in[20]
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.318   198.824    
    SLICE_X2Y110         FDCE (Setup_fdce_C_D)        0.079   198.903    U2/counter_1_reg[20]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -3.252    
  -------------------------------------------------------------------
                         slack                                195.651    

Slack (MET) :             195.709ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/half_sec_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.373%)  route 3.088ns (77.627%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 f  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 f  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.251     3.022    U2/counter_1[21]_i_5_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I2_O)        0.124     3.146 r  U2/half_sec_i_1/O
                         net (fo=1, routed)           0.000     3.146    U2/half_sec_i_1_n_0
    SLICE_X1Y110         FDCE                                         r  U2/half_sec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X1Y110         FDCE                                         r  U2/half_sec_reg/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.318   198.824    
    SLICE_X1Y110         FDCE (Setup_fdce_C_D)        0.031   198.855    U2/half_sec_reg
  -------------------------------------------------------------------
                         required time                        198.855    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                195.709    

Slack (MET) :             195.750ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.766ns (19.206%)  route 3.222ns (80.794%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.707    -0.833    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.518    -0.315 f  U2/counter_1_reg[21]/Q
                         net (fo=25, routed)          1.235     0.920    U2/counter_1[21]
    SLICE_X1Y110         LUT3 (Prop_lut3_I2_O)        0.124     1.044 r  U2/counter_1[21]_i_4/O
                         net (fo=22, routed)          1.987     3.031    U2/counter_1[21]_i_4_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I1_O)        0.124     3.155 r  U2/counter_1[4]_i_1/O
                         net (fo=1, routed)           0.000     3.155    U2/p_0_in[4]
    SLICE_X2Y106         FDCE                                         r  U2/counter_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.589   198.568    U2/clk_out1
    SLICE_X2Y106         FDCE                                         r  U2/counter_1_reg[4]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.079   198.905    U2/counter_1_reg[4]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                195.750    

Slack (MET) :             195.824ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.890ns (22.745%)  route 3.023ns (77.255%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.186     2.957    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I2_O)        0.124     3.081 r  U2/counter_1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.081    U2/p_0_in[3]
    SLICE_X2Y106         FDCE                                         r  U2/counter_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.589   198.568    U2/clk_out1
    SLICE_X2Y106         FDCE                                         r  U2/counter_1_reg[3]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.079   198.905    U2/counter_1_reg[3]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                195.824    

Slack (MET) :             195.865ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.890ns (22.981%)  route 2.983ns (77.019%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.146     2.917    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.124     3.041 r  U2/counter_1[14]_i_1/O
                         net (fo=1, routed)           0.000     3.041    U2/p_0_in[14]
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.318   198.824    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.081   198.905    U2/counter_1_reg[14]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                195.865    

Slack (MET) :             195.883ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.890ns (22.938%)  route 2.990ns (77.062%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.153     2.924    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     3.048 r  U2/counter_1[7]_i_1/O
                         net (fo=1, routed)           0.000     3.048    U2/p_0_in[7]
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.588   198.567    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
                         clock pessimism              0.601   199.168    
                         clock uncertainty           -0.318   198.850    
    SLICE_X2Y107         FDCE (Setup_fdce_C_D)        0.081   198.931    U2/counter_1_reg[7]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                195.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.209ns (39.236%)  route 0.324ns (60.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.596    -0.568    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.164    -0.404 f  U2/counter_1_reg[19]/Q
                         net (fo=24, routed)          0.324    -0.081    U2/counter_1[19]
    SLICE_X2Y110         LUT6 (Prop_lut6_I3_O)        0.045    -0.036 r  U2/counter_1[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.036    U2/p_0_in[20]
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.869    -0.804    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.318    -0.250    
    SLICE_X2Y110         FDCE (Hold_fdce_C_D)         0.121    -0.129    U2/counter_1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.254ns (46.955%)  route 0.287ns (53.045%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  U2/counter_1_reg[14]/Q
                         net (fo=2, routed)           0.138    -0.265    U2/counter_1[14]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          0.149    -0.071    U2/counter_1[21]_i_5_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I2_O)        0.045    -0.026 r  U2/counter_1[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    U2/p_0_in[18]
    SLICE_X1Y110         FDCE                                         r  U2/counter_1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.869    -0.804    U2/clk_out1
    SLICE_X1Y110         FDCE                                         r  U2/counter_1_reg[18]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.318    -0.234    
    SLICE_X1Y110         FDCE (Hold_fdce_C_D)         0.091    -0.143    U2/counter_1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.254ns (45.463%)  route 0.305ns (54.537%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  U2/counter_1_reg[14]/Q
                         net (fo=2, routed)           0.138    -0.265    U2/counter_1[14]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          0.166    -0.053    U2/counter_1[21]_i_5_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I2_O)        0.045    -0.008 r  U2/counter_1[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.008    U2/p_0_in[10]
    SLICE_X1Y108         FDCE                                         r  U2/counter_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X1Y108         FDCE                                         r  U2/counter_1_reg[10]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.318    -0.233    
    SLICE_X1Y108         FDCE (Hold_fdce_C_D)         0.091    -0.142    U2/counter_1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.254ns (41.397%)  route 0.360ns (58.603%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  U2/counter_1_reg[14]/Q
                         net (fo=2, routed)           0.138    -0.265    U2/counter_1[14]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          0.221     0.001    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I2_O)        0.045     0.046 r  U2/counter_1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.046    U2/p_0_in[9]
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[9]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.318    -0.233    
    SLICE_X2Y108         FDCE (Hold_fdce_C_D)         0.121    -0.112    U2/counter_1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.254ns (41.263%)  route 0.362ns (58.737%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  U2/counter_1_reg[14]/Q
                         net (fo=2, routed)           0.138    -0.265    U2/counter_1[14]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          0.223     0.003    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I2_O)        0.045     0.048 r  U2/counter_1[11]_i_1/O
                         net (fo=1, routed)           0.000     0.048    U2/p_0_in[11]
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[11]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.318    -0.233    
    SLICE_X2Y108         FDCE (Hold_fdce_C_D)         0.120    -0.113    U2/counter_1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.060    -0.343    U2/counter_1[7]
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.232 r  U2/counter_1_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.166    -0.066    U2/counter_10[7]
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.108     0.042 r  U2/counter_1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.042    U2/p_0_in[7]
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X2Y107         FDCE (Hold_fdce_C_D)         0.121    -0.128    U2/counter_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.814%)  route 0.428ns (67.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.596    -0.568    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.164    -0.404 f  U2/counter_1_reg[20]/Q
                         net (fo=24, routed)          0.428     0.024    U2/counter_1[20]
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.045     0.069 r  U2/counter_1[16]_i_1/O
                         net (fo=1, routed)           0.000     0.069    U2/p_0_in[16]
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[16]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.318    -0.233    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.121    -0.112    U2/counter_1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U2/counter_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.972%)  route 0.291ns (61.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X0Y108         FDCE                                         r  U2/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U2/counter_2_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.251    U2/counter_2[0]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  U2/one_sec[3]_i_1/O
                         net (fo=4, routed)           0.116    -0.090    U2/one_sec[3]_i_1_n_0
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    U2/clk_out1
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[0]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.318    -0.232    
    SLICE_X0Y106         FDCE (Hold_fdce_C_CE)       -0.039    -0.271    U2/one_sec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U2/counter_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.972%)  route 0.291ns (61.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X0Y108         FDCE                                         r  U2/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U2/counter_2_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.251    U2/counter_2[0]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  U2/one_sec[3]_i_1/O
                         net (fo=4, routed)           0.116    -0.090    U2/one_sec[3]_i_1_n_0
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    U2/clk_out1
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[1]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.318    -0.232    
    SLICE_X0Y106         FDCE (Hold_fdce_C_CE)       -0.039    -0.271    U2/one_sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U2/counter_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.972%)  route 0.291ns (61.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X0Y108         FDCE                                         r  U2/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U2/counter_2_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.251    U2/counter_2[0]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  U2/one_sec[3]_i_1/O
                         net (fo=4, routed)           0.116    -0.090    U2/one_sec[3]_i_1_n_0
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    U2/clk_out1
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[2]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.318    -0.232    
    SLICE_X0Y106         FDCE (Hold_fdce_C_CE)       -0.039    -0.271    U2/one_sec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5MHZ
  To Clock:  clk_out1_clk_5MHZ_1

Setup :            0  Failing Endpoints,  Worst Slack      195.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.539ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.890ns (21.210%)  route 3.306ns (78.790%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.469     3.240    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.124     3.364 r  U2/counter_1[15]_i_1/O
                         net (fo=1, routed)           0.000     3.364    U2/p_0_in[15]
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[15]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.318   198.824    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.079   198.903    U2/counter_1_reg[15]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                195.539    

Slack (MET) :             195.632ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.890ns (21.692%)  route 3.213ns (78.308%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.376     3.147    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I2_O)        0.124     3.271 r  U2/counter_1[21]_i_1/O
                         net (fo=1, routed)           0.000     3.271    U2/p_0_in[21]
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[21]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.318   198.824    
    SLICE_X2Y110         FDCE (Setup_fdce_C_D)        0.079   198.903    U2/counter_1_reg[21]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                195.632    

Slack (MET) :             195.633ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.766ns (18.661%)  route 3.339ns (81.339%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.707    -0.833    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.518    -0.315 f  U2/counter_1_reg[21]/Q
                         net (fo=25, routed)          1.235     0.920    U2/counter_1[21]
    SLICE_X1Y110         LUT3 (Prop_lut3_I2_O)        0.124     1.044 r  U2/counter_1[21]_i_4/O
                         net (fo=22, routed)          2.103     3.148    U2/counter_1[21]_i_4_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I1_O)        0.124     3.272 r  U2/counter_1[9]_i_1/O
                         net (fo=1, routed)           0.000     3.272    U2/p_0_in[9]
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.588   198.567    U2/clk_out1
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[9]/C
                         clock pessimism              0.576   199.143    
                         clock uncertainty           -0.318   198.825    
    SLICE_X2Y108         FDCE (Setup_fdce_C_D)        0.079   198.904    U2/counter_1_reg[9]
  -------------------------------------------------------------------
                         required time                        198.904    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                195.633    

Slack (MET) :             195.639ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.890ns (21.740%)  route 3.204ns (78.260%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.367     3.138    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.124     3.262 r  U2/counter_1[13]_i_1/O
                         net (fo=1, routed)           0.000     3.262    U2/p_0_in[13]
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[13]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.318   198.824    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.077   198.901    U2/counter_1_reg[13]
  -------------------------------------------------------------------
                         required time                        198.901    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                195.639    

Slack (MET) :             195.651ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.793%)  route 3.194ns (78.207%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.357     3.128    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I2_O)        0.124     3.252 r  U2/counter_1[20]_i_1/O
                         net (fo=1, routed)           0.000     3.252    U2/p_0_in[20]
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.318   198.824    
    SLICE_X2Y110         FDCE (Setup_fdce_C_D)        0.079   198.903    U2/counter_1_reg[20]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -3.252    
  -------------------------------------------------------------------
                         slack                                195.651    

Slack (MET) :             195.709ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/half_sec_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.373%)  route 3.088ns (77.627%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 r  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 f  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 f  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.251     3.022    U2/counter_1[21]_i_5_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I2_O)        0.124     3.146 r  U2/half_sec_i_1/O
                         net (fo=1, routed)           0.000     3.146    U2/half_sec_i_1_n_0
    SLICE_X1Y110         FDCE                                         r  U2/half_sec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X1Y110         FDCE                                         r  U2/half_sec_reg/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.318   198.824    
    SLICE_X1Y110         FDCE (Setup_fdce_C_D)        0.031   198.855    U2/half_sec_reg
  -------------------------------------------------------------------
                         required time                        198.855    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                195.709    

Slack (MET) :             195.750ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.766ns (19.206%)  route 3.222ns (80.794%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.707    -0.833    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.518    -0.315 f  U2/counter_1_reg[21]/Q
                         net (fo=25, routed)          1.235     0.920    U2/counter_1[21]
    SLICE_X1Y110         LUT3 (Prop_lut3_I2_O)        0.124     1.044 r  U2/counter_1[21]_i_4/O
                         net (fo=22, routed)          1.987     3.031    U2/counter_1[21]_i_4_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I1_O)        0.124     3.155 r  U2/counter_1[4]_i_1/O
                         net (fo=1, routed)           0.000     3.155    U2/p_0_in[4]
    SLICE_X2Y106         FDCE                                         r  U2/counter_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.589   198.568    U2/clk_out1
    SLICE_X2Y106         FDCE                                         r  U2/counter_1_reg[4]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.079   198.905    U2/counter_1_reg[4]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                195.750    

Slack (MET) :             195.824ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.890ns (22.745%)  route 3.023ns (77.255%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.186     2.957    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I2_O)        0.124     3.081 r  U2/counter_1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.081    U2/p_0_in[3]
    SLICE_X2Y106         FDCE                                         r  U2/counter_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.589   198.568    U2/clk_out1
    SLICE_X2Y106         FDCE                                         r  U2/counter_1_reg[3]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.079   198.905    U2/counter_1_reg[3]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                195.824    

Slack (MET) :             195.865ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.890ns (22.981%)  route 2.983ns (77.019%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.146     2.917    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.124     3.041 r  U2/counter_1[14]_i_1/O
                         net (fo=1, routed)           0.000     3.041    U2/p_0_in[14]
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.587   198.566    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
                         clock pessimism              0.576   199.142    
                         clock uncertainty           -0.318   198.824    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.081   198.905    U2/counter_1_reg[14]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                195.865    

Slack (MET) :             195.883ns  (required time - arrival time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.890ns (22.938%)  route 2.990ns (77.062%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518    -0.314 f  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.889     0.575    U2/counter_1[7]
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.124     0.699 r  U2/counter_1[21]_i_7/O
                         net (fo=1, routed)           0.947     1.647    U2/counter_1[21]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          1.153     2.924    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124     3.048 r  U2/counter_1[7]_i_1/O
                         net (fo=1, routed)           0.000     3.048    U2/p_0_in[7]
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          1.588   198.567    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
                         clock pessimism              0.601   199.168    
                         clock uncertainty           -0.318   198.850    
    SLICE_X2Y107         FDCE (Setup_fdce_C_D)        0.081   198.931    U2/counter_1_reg[7]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                195.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.209ns (39.236%)  route 0.324ns (60.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.596    -0.568    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.164    -0.404 f  U2/counter_1_reg[19]/Q
                         net (fo=24, routed)          0.324    -0.081    U2/counter_1[19]
    SLICE_X2Y110         LUT6 (Prop_lut6_I3_O)        0.045    -0.036 r  U2/counter_1[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.036    U2/p_0_in[20]
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.869    -0.804    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.318    -0.250    
    SLICE_X2Y110         FDCE (Hold_fdce_C_D)         0.121    -0.129    U2/counter_1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.254ns (46.955%)  route 0.287ns (53.045%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  U2/counter_1_reg[14]/Q
                         net (fo=2, routed)           0.138    -0.265    U2/counter_1[14]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          0.149    -0.071    U2/counter_1[21]_i_5_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I2_O)        0.045    -0.026 r  U2/counter_1[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    U2/p_0_in[18]
    SLICE_X1Y110         FDCE                                         r  U2/counter_1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.869    -0.804    U2/clk_out1
    SLICE_X1Y110         FDCE                                         r  U2/counter_1_reg[18]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.318    -0.234    
    SLICE_X1Y110         FDCE (Hold_fdce_C_D)         0.091    -0.143    U2/counter_1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.254ns (45.463%)  route 0.305ns (54.537%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  U2/counter_1_reg[14]/Q
                         net (fo=2, routed)           0.138    -0.265    U2/counter_1[14]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          0.166    -0.053    U2/counter_1[21]_i_5_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I2_O)        0.045    -0.008 r  U2/counter_1[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.008    U2/p_0_in[10]
    SLICE_X1Y108         FDCE                                         r  U2/counter_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X1Y108         FDCE                                         r  U2/counter_1_reg[10]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.318    -0.233    
    SLICE_X1Y108         FDCE (Hold_fdce_C_D)         0.091    -0.142    U2/counter_1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.254ns (41.397%)  route 0.360ns (58.603%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  U2/counter_1_reg[14]/Q
                         net (fo=2, routed)           0.138    -0.265    U2/counter_1[14]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          0.221     0.001    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I2_O)        0.045     0.046 r  U2/counter_1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.046    U2/p_0_in[9]
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[9]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.318    -0.233    
    SLICE_X2Y108         FDCE (Hold_fdce_C_D)         0.121    -0.112    U2/counter_1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.254ns (41.263%)  route 0.362ns (58.737%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  U2/counter_1_reg[14]/Q
                         net (fo=2, routed)           0.138    -0.265    U2/counter_1[14]
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  U2/counter_1[21]_i_5/O
                         net (fo=23, routed)          0.223     0.003    U2/counter_1[21]_i_5_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I2_O)        0.045     0.048 r  U2/counter_1[11]_i_1/O
                         net (fo=1, routed)           0.000     0.048    U2/p_0_in[11]
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X2Y108         FDCE                                         r  U2/counter_1_reg[11]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.318    -0.233    
    SLICE_X2Y108         FDCE (Hold_fdce_C_D)         0.120    -0.113    U2/counter_1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.060    -0.343    U2/counter_1[7]
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.232 r  U2/counter_1_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.166    -0.066    U2/counter_10[7]
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.108     0.042 r  U2/counter_1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.042    U2/p_0_in[7]
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X2Y107         FDCE                                         r  U2/counter_1_reg[7]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X2Y107         FDCE (Hold_fdce_C_D)         0.121    -0.128    U2/counter_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.814%)  route 0.428ns (67.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.596    -0.568    U2/clk_out1
    SLICE_X2Y110         FDCE                                         r  U2/counter_1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.164    -0.404 f  U2/counter_1_reg[20]/Q
                         net (fo=24, routed)          0.428     0.024    U2/counter_1[20]
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.045     0.069 r  U2/counter_1[16]_i_1/O
                         net (fo=1, routed)           0.000     0.069    U2/p_0_in[16]
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    U2/clk_out1
    SLICE_X2Y109         FDCE                                         r  U2/counter_1_reg[16]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.318    -0.233    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.121    -0.112    U2/counter_1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U2/counter_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.972%)  route 0.291ns (61.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X0Y108         FDCE                                         r  U2/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U2/counter_2_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.251    U2/counter_2[0]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  U2/one_sec[3]_i_1/O
                         net (fo=4, routed)           0.116    -0.090    U2/one_sec[3]_i_1_n_0
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    U2/clk_out1
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[0]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.318    -0.232    
    SLICE_X0Y106         FDCE (Hold_fdce_C_CE)       -0.039    -0.271    U2/one_sec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U2/counter_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.972%)  route 0.291ns (61.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X0Y108         FDCE                                         r  U2/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U2/counter_2_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.251    U2/counter_2[0]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  U2/one_sec[3]_i_1/O
                         net (fo=4, routed)           0.116    -0.090    U2/one_sec[3]_i_1_n_0
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    U2/clk_out1
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[1]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.318    -0.232    
    SLICE_X0Y106         FDCE (Hold_fdce_C_CE)       -0.039    -0.271    U2/one_sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U2/counter_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.972%)  route 0.291ns (61.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    U2/clk_out1
    SLICE_X0Y108         FDCE                                         r  U2/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U2/counter_2_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.251    U2/counter_2[0]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  U2/one_sec[3]_i_1/O
                         net (fo=4, routed)           0.116    -0.090    U2/one_sec[3]_i_1_n_0
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    U2/clk_out1
    SLICE_X0Y106         FDCE                                         r  U2/one_sec_reg[2]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.318    -0.232    
    SLICE_X0Y106         FDCE (Hold_fdce_C_CE)       -0.039    -0.271    U2/one_sec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.182    





