-wto "ca139892d88d4777af900ca009342520" --incr --debug "all" --relax --mt "8" -d "UHD_FPGA_DIR=/home/user/rfdev//uhd/fpga/usrp3/top/../.." -d "WORKING_DIR=/home/user/rfdev/blocks/rfnoc-adaptive_filter/rfnoc/fpga/rfnoc_block_adaptive_filter" -L "xil_defaultlib" -L "uvm" -L "unisims_ver" -L "unimacro_ver" -L "secureip" --snapshot "rfnoc_block_adaptive_filter_tb_behav" "xil_defaultlib.rfnoc_block_adaptive_filter_tb" "xil_defaultlib.glbl" -log "elaborate.log" -timescale "1ns/1ns" 
