#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jun 11 03:10:13 2024
# Process ID: 6656
# Current directory: C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/PacMan.runs/synth_1
# Command line: vivado.exe -log vga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga.tcl
# Log file: C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/PacMan.runs/synth_1/vga.vds
# Journal file: C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/PacMan.runs/synth_1\vivado.jou
# Running On: DESKTOP-MJV8M7M, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 12679 MB
#-----------------------------------------------------------
source vga.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 455.781 ; gain = 183.496
Command: read_checkpoint -auto_incremental -incremental C:/Users/admin/Documents/FPGA/PacMan/PacMan.srcs/utils_1/imports/synth_1/display_cache.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/admin/Documents/FPGA/PacMan/PacMan.srcs/utils_1/imports/synth_1/display_cache.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
read_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 471.504 ; gain = 0.000
Command: synth_design -top vga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 11464
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1318.633 ; gain = 437.395
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'curent_ghost_flash_frame', assumed default net type 'wire' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:543]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/VGA/VGA.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/PacMan.runs/synth_1/.Xil/Vivado-6656-DESKTOP-MJV8M7M/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/PacMan.runs/synth_1/.Xil/Vivado-6656-DESKTOP-MJV8M7M/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'output_display_array' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/output_display_array.v:3]
INFO: [Synth 8-6157] synthesizing module 'board_display_cache' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:5]
INFO: [Synth 8-3876] $readmem data file 'pac_coordinate_ROM.mem' is read successfully [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:395]
INFO: [Synth 8-6157] synthesizing module 'pac' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/pac/pac.v:3]
INFO: [Synth 8-3876] $readmem data file 'pac_init.mem' is read successfully [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/pac/pac.v:105]
INFO: [Synth 8-3876] $readmem data file 'pac_init.mem' is read successfully [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/pac/pac.v:117]
INFO: [Synth 8-6155] done synthesizing module 'pac' (0#1) [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/pac/pac.v:3]
WARNING: [Synth 8-7071] port 'clk' of module 'pac' is unconnected for instance 'nolabel_line402' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:402]
WARNING: [Synth 8-7071] port 'level_reset' of module 'pac' is unconnected for instance 'nolabel_line402' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:402]
WARNING: [Synth 8-7071] port 'pacman_tile_row' of module 'pac' is unconnected for instance 'nolabel_line402' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:402]
WARNING: [Synth 8-7071] port 'pacman_tile_col' of module 'pac' is unconnected for instance 'nolabel_line402' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:402]
WARNING: [Synth 8-7071] port 'pacman_px_shift' of module 'pac' is unconnected for instance 'nolabel_line402' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:402]
WARNING: [Synth 8-7071] port 'pacman_facing' of module 'pac' is unconnected for instance 'nolabel_line402' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:402]
WARNING: [Synth 8-7071] port 'ready' of module 'pac' is unconnected for instance 'nolabel_line402' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:402]
WARNING: [Synth 8-7071] port 'eaten_pac_num' of module 'pac' is unconnected for instance 'nolabel_line402' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:402]
WARNING: [Synth 8-7023] instance 'nolabel_line402' of module 'pac' has 11 connections declared, but only 3 given [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:402]
INFO: [Synth 8-6157] synthesizing module 'map_ROM' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/map_ROM.v:3]
INFO: [Synth 8-3876] $readmem data file 'map_ROM.mem' is read successfully [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/map_ROM.v:19]
INFO: [Synth 8-3876] $readmem data file 'map_tile_ROM.mem' is read successfully [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/map_ROM.v:25]
INFO: [Synth 8-6155] done synthesizing module 'map_ROM' (0#1) [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/map_ROM.v:3]
INFO: [Synth 8-6157] synthesizing module 'pac_ROM_address_decoder' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/pac_ROM_address_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pac_ROM_address_decoder' (0#1) [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/pac_ROM_address_decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'pac_ROM' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/pac_ROM.v:3]
INFO: [Synth 8-3876] $readmem data file 'pac_ROM.mem' is read successfully [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/pac_ROM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'pac_ROM' (0#1) [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/pac_ROM.v:3]
INFO: [Synth 8-6157] synthesizing module 'fruit_ROM_address_decoder' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/fruit_ROM_address_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fruit_ROM_address_decoder' (0#1) [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/fruit_ROM_address_decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'fruit_ROM' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/fruit_ROM.v:3]
INFO: [Synth 8-3876] $readmem data file 'fruit_ROM.mem' is read successfully [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/fruit_ROM.v:12]
INFO: [Synth 8-6155] done synthesizing module 'fruit_ROM' (0#1) [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/fruit_ROM.v:3]
INFO: [Synth 8-6157] synthesizing module 'ghost_ROM_address_decoder' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/ghost_ROM_address_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ghost_ROM_address_decoder' (0#1) [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/ghost_ROM_address_decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'ghost_ROM' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/ghost_ROM.v:3]
INFO: [Synth 8-3876] $readmem data file 'ghost_ROM.mem' is read successfully [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/ghost_ROM.v:16]
INFO: [Synth 8-6155] done synthesizing module 'ghost_ROM' (0#1) [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/ghost_ROM.v:3]
INFO: [Synth 8-6157] synthesizing module 'pacman_ROM_address_decoder' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/pacman_ROM_address_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pacman_ROM_address_decoder' (0#1) [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/pacman_ROM_address_decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'pacman_ROM' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/pacman_ROM.v:3]
INFO: [Synth 8-3876] $readmem data file 'pacman_ROM.mem' is read successfully [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/pacman_ROM.v:14]
INFO: [Synth 8-6155] done synthesizing module 'pacman_ROM' (0#1) [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/pacman_ROM.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:585]
INFO: [Synth 8-6155] done synthesizing module 'board_display_cache' (0#1) [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:5]
WARNING: [Synth 8-7071] port 'clk_setup' of module 'board_display_cache' is unconnected for instance 'nolabel_line43' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/output_display_array.v:43]
WARNING: [Synth 8-7071] port 'clk_60' of module 'board_display_cache' is unconnected for instance 'nolabel_line43' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/output_display_array.v:43]
WARNING: [Synth 8-7071] port 'refresh' of module 'board_display_cache' is unconnected for instance 'nolabel_line43' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/output_display_array.v:43]
WARNING: [Synth 8-7071] port 'fright' of module 'board_display_cache' is unconnected for instance 'nolabel_line43' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/output_display_array.v:43]
WARNING: [Synth 8-7071] port 'pacman_tile_row' of module 'board_display_cache' is unconnected for instance 'nolabel_line43' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/output_display_array.v:43]
WARNING: [Synth 8-7071] port 'pacman_tile_col' of module 'board_display_cache' is unconnected for instance 'nolabel_line43' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/output_display_array.v:43]
WARNING: [Synth 8-7071] port 'pacman_px_shift' of module 'board_display_cache' is unconnected for instance 'nolabel_line43' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/output_display_array.v:43]
WARNING: [Synth 8-7071] port 'pacman_facing' of module 'board_display_cache' is unconnected for instance 'nolabel_line43' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/output_display_array.v:43]
WARNING: [Synth 8-7023] instance 'nolabel_line43' of module 'board_display_cache' has 13 connections declared, but only 5 given [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/output_display_array.v:43]
INFO: [Synth 8-6155] done synthesizing module 'output_display_array' (0#1) [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/output_display_array.v:3]
WARNING: [Synth 8-7071] port 'clk_cache' of module 'output_display_array' is unconnected for instance 'nolabel_line89' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/VGA/VGA.v:89]
WARNING: [Synth 8-7023] instance 'nolabel_line89' of module 'output_display_array' has 5 connections declared, but only 4 given [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/VGA/VGA.v:89]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/VGA/VGA.v:3]
WARNING: [Synth 8-6014] Unused sequential element current_map_tile_reg was removed.  [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/map_ROM.v:66]
WARNING: [Synth 8-3848] Net curent_ghost_flash_frame in module/entity board_display_cache does not have driver. [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:543]
WARNING: [Synth 8-3848] Net current_pacman_frame in module/entity board_display_cache does not have driver. [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:562]
WARNING: [Synth 8-7129] Port pacman_tile_row[4] in module board_display_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port pacman_tile_row[3] in module board_display_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port pacman_tile_row[2] in module board_display_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port pacman_tile_row[1] in module board_display_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port pacman_tile_row[0] in module board_display_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port pacman_tile_col[4] in module board_display_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port pacman_tile_col[3] in module board_display_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port pacman_tile_col[2] in module board_display_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port pacman_tile_col[1] in module board_display_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port pacman_tile_col[0] in module board_display_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port pacman_px_shift[2] in module board_display_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port pacman_px_shift[1] in module board_display_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port pacman_px_shift[0] in module board_display_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port pacman_facing[1] in module board_display_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port pacman_facing[0] in module board_display_cache is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1453.906 ; gain = 572.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1453.906 ; gain = 572.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1453.906 ; gain = 572.668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1453.906 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [c:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1510.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1510.812 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1510.812 ; gain = 629.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1510.812 ; gain = 629.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100_i. (constraint file  c:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100_i. (constraint file  c:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for instance_name. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1510.812 ; gain = 629.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
got a mismatch output_display_array
Is not a child genome
got a mismatch board_display_cache
Is not a child genome
got a mismatch pac
got a mismatch map_ROM
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:36 ; elapsed = 00:01:49 . Memory (MB): peak = 11655.254 ; gain = 10774.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:36 ; elapsed = 00:01:49 . Memory (MB): peak = 11655.254 ; gain = 10774.016
---------------------------------------------------------------------------------
WARNING: [Synth 8-6040] Register init_counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-5557] Skipped directive 'ram_style', Block implementation is mandatory for this RAM (pac_mem_reg)
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:38 ; elapsed = 00:01:50 . Memory (MB): peak = 11655.254 ; gain = 10774.016
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 13    
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---RAMs : 
	             651K Bit	(55552 X 12 bit)          RAMs := 1     
	              896 Bit	(896 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 5     
	   5 Input   12 Bit        Muxes := 1     
	  13 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 24    
	  64 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6040] Register nolabel_line89/nolabel_line43/nolabel_line402/init_counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/board/board_display_cache.v:399]
WARNING: [Synth 8-5557] Skipped directive 'ram_style', Block implementation is mandatory for this RAM (nolabel_line89/nolabel_line43/nolabel_line402/pac_mem_reg)
DSP Report: Generating DSP nolabel_line89/rgb_out1, operation Mode is: C'+A2*(B:0xe0).
DSP Report: register vga_pix_y_reg is absorbed into DSP nolabel_line89/rgb_out1.
DSP Report: register vga_pix_x_reg is absorbed into DSP nolabel_line89/rgb_out1.
DSP Report: operator nolabel_line89/rgb_out1 is absorbed into DSP nolabel_line89/rgb_out1.
DSP Report: operator nolabel_line89/rgb_out2 is absorbed into DSP nolabel_line89/rgb_out1.
ERROR: [Synth 8-2914] Unsupported RAM template [C:/Users/admin/Documents/FPGA/FPGA-Pac-Man/pacman/pacman.srcs/sources_1/new/Display/output_display_array.v:115]
ERROR: [Synth 8-5743] Unable to infer RAMs due to unsupported pattern.
WARNING: [Synth 8-3332] Sequential element (A__6) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (A__7) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (A_rep__7) is unused and will be removed from module vga.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:02:17 . Memory (MB): peak = 11655.254 ; gain = 10774.016
---------------------------------------------------------------------------------
 Sort Area is  nolabel_line89/rgb_out1_0 : 0 0 : 131 131 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------+----------------+---------------+----------------+
|Module Name         | RTL Object     | Depth x Width | Implemented As | 
+--------------------+----------------+---------------+----------------+
|pac                 | ROM            | 1024x1        | LUT            | 
|map_ROM             | map_tile       | 1024x6        | LUT            | 
|map_ROM             | map_tile_px    | 64x64         | LUT            | 
|pac_ROM             | ROM            | 128x1         | LUT            | 
|pac_ROM             | ROM            | 128x1         | LUT            | 
|fruit_ROM           | ROM            | 2048x2        | LUT            | 
|fruit_ROM           | tile           | 32x8          | LUT            | 
|ghost_ROM           | ROM            | 4096x2        | LUT            | 
|ghost_ROM           | ROM            | 2048x2        | LUT            | 
|pacman_ROM          | ROM            | 8192x1        | LUT            | 
|board_display_cache | pac_coordinate | 512x5         | LUT            | 
|board_display_cache | pac_coordinate | 512x5         | LUT            | 
|vga                 | p_0_out        | 1024x1        | LUT            | 
|vga                 | p_0_out        | 512x5         | LUT            | 
|vga                 | p_0_out        | 512x5         | LUT            | 
|vga                 | p_0_out        | 1024x6        | LUT            | 
|vga                 | p_0_out        | 64x64         | LUT            | 
|vga                 | p_0_out        | 128x1         | LUT            | 
|vga                 | p_0_out        | 128x1         | LUT            | 
|vga                 | p_0_out        | 4096x2        | LUT            | 
|vga                 | p_0_out        | 2048x2        | LUT            | 
+--------------------+----------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------------+----------------+----------------------+----------------+
|Module Name | RTL Object                            | Inference      | Size (Depth x Width) | Primitives     | 
+------------+---------------------------------------+----------------+----------------------+----------------+
|vga         | nolabel_line89/nolabel_line43/rgb_reg | Implied        | 64 K x 12            | RAM64M x 6944  | 
|vga         | nolabel_line89/rgb_reg                | User Attribute | 64 K x 12            | RAM64M x 4032  | 
+------------+---------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga         | C'+A2*(B:0xe0) | 10     | 8      | 11     | -      | 16     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:14 ; elapsed = 00:02:28 . Memory (MB): peak = 11655.254 ; gain = 10774.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:34 . Memory (MB): peak = 11655.254 ; gain = 10774.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+---------------------------------------+----------------+----------------------+----------------+
|Module Name | RTL Object                            | Inference      | Size (Depth x Width) | Primitives     | 
+------------+---------------------------------------+----------------+----------------------+----------------+
|vga         | nolabel_line89/nolabel_line43/rgb_reg | Implied        | 64 K x 12            | RAM64M x 6944  | 
|vga         | nolabel_line89/rgb_reg                | User Attribute | 64 K x 12            | RAM64M x 4032  | 
+------------+---------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (nolabel_line89/nolabel_line43/next_state_reg[3]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (nolabel_line89/nolabel_line43/next_state_reg[2]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (nolabel_line89/nolabel_line43/next_state_reg[1]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (nolabel_line89/nolabel_line43/next_state_reg[0]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (A) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (A__0) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (A__1) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (A__2) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (A__3) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (A__4) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (A__5) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (A_rep) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (A_rep__0) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (A_rep__1) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (A_rep__2) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (A_rep__3) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (A_rep__4) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (A_rep__5) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (A_rep__6) is unused and will be removed from module vga.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:29 ; elapsed = 00:02:43 . Memory (MB): peak = 11655.254 ; gain = 10774.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance i_0 of module ram having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:33 ; elapsed = 00:02:47 . Memory (MB): peak = 11655.254 ; gain = 10774.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:33 ; elapsed = 00:02:47 . Memory (MB): peak = 11655.254 ; gain = 10774.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:33 ; elapsed = 00:02:47 . Memory (MB): peak = 11655.254 ; gain = 10774.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:33 ; elapsed = 00:02:47 . Memory (MB): peak = 11655.254 ; gain = 10774.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:33 ; elapsed = 00:02:47 . Memory (MB): peak = 11655.254 ; gain = 10774.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:33 ; elapsed = 00:02:47 . Memory (MB): peak = 11655.254 ; gain = 10774.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |LUT1    |     2|
|3     |LUT2    |     2|
|4     |LUT3    |     6|
|5     |LUT4    |     7|
|6     |LUT5    |    15|
|7     |LUT6    |    13|
|8     |FDRE    |    23|
|9     |OBUF    |    14|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:33 ; elapsed = 00:02:47 . Memory (MB): peak = 11655.254 ; gain = 10774.016
---------------------------------------------------------------------------------
Synthesis finished with 2 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:24 ; elapsed = 00:02:45 . Memory (MB): peak = 11655.254 ; gain = 10717.109
Synthesis Optimization Complete : Time (s): cpu = 00:02:33 ; elapsed = 00:02:47 . Memory (MB): peak = 11655.254 ; gain = 10774.016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 11655.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11655.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 807fa5e3
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 69 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:57 ; elapsed = 00:03:12 . Memory (MB): peak = 11655.254 ; gain = 11183.750
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.

    while executing
"synth_design -top vga -part xc7a100tcsg324-1"
    (file "vga.tcl" line 140)
INFO: [Common 17-206] Exiting Vivado at Tue Jun 11 03:13:47 2024...
