{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 18 09:40:48 2018 " "Info: Processing started: Wed Jul 18 09:40:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCR -c SCR " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SCR -c SCR" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SCR.v(157) " "Warning (10268): Verilog HDL information at SCR.v(157): always construct contains both blocking and non-blocking assignments" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 157 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file scr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCR " "Info: Found entity 1: SCR" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCR " "Info: Elaborating entity \"SCR\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIP1 SCR.v(47) " "Warning (10034): Output port \"TRIP1\" at SCR.v(47) has no driver" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIP2 SCR.v(48) " "Warning (10034): Output port \"TRIP2\" at SCR.v(48) has no driver" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "INT1 SCR.v(50) " "Warning (10034): Output port \"INT1\" at SCR.v(50) has no driver" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "XD0 " "Warning: Bidir \"XD0\" has no driver" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 80 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "XD1 " "Warning: Bidir \"XD1\" has no driver" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 81 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "XD2 " "Warning: Bidir \"XD2\" has no driver" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 82 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "XD3 " "Warning: Bidir \"XD3\" has no driver" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 83 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "XD4 " "Warning: Bidir \"XD4\" has no driver" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 84 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "XD5 " "Warning: Bidir \"XD5\" has no driver" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 85 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "XD6 " "Warning: Bidir \"XD6\" has no driver" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 86 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "XD7 " "Warning: Bidir \"XD7\" has no driver" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 87 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TRIP1 GND " "Warning (13410): Pin \"TRIP1\" is stuck at GND" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "TRIP2 GND " "Warning (13410): Pin \"TRIP2\" is stuck at GND" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "INT1 GND " "Warning (13410): Pin \"INT1\" is stuck at GND" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATUS~4 " "Info: Register \"STATUS~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATUS~5 " "Info: Register \"STATUS~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATUS~6 " "Info: Register \"STATUS~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.map.smsg " "Info: Generated suppressed messages file C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Warning: Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "YULIU " "Warning (15610): No output dependent on input pin \"YULIU\"" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Q2_ON " "Warning (15610): No output dependent on input pin \"Q2_ON\"" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BP_ON " "Warning (15610): No output dependent on input pin \"BP_ON\"" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WG1 " "Warning (15610): No output dependent on input pin \"WG1\"" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XRDn " "Warning (15610): No output dependent on input pin \"XRDn\"" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XWE0n " "Warning (15610): No output dependent on input pin \"XWE0n\"" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XZCS7n " "Warning (15610): No output dependent on input pin \"XZCS7n\"" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SO4 " "Warning (15610): No output dependent on input pin \"SO4\"" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SO5 " "Warning (15610): No output dependent on input pin \"SO5\"" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SO6 " "Warning (15610): No output dependent on input pin \"SO6\"" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XA0 " "Warning (15610): No output dependent on input pin \"XA0\"" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XA1 " "Warning (15610): No output dependent on input pin \"XA1\"" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XA2 " "Warning (15610): No output dependent on input pin \"XA2\"" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XA3 " "Warning (15610): No output dependent on input pin \"XA3\"" {  } { { "SCR.v" "" { Text "C:/Users/TEW/Desktop/UpsPro/UPS/SCR68/EP2C5T144C8N/ups_DSP+FPGAEP2C5T144/SCR.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Info: Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Info: Implemented 151 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Info: Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 18 09:40:56 2018 " "Info: Processing ended: Wed Jul 18 09:40:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
