{
    "code": "module TopModule (\n    input logic clk,      // Clock input\n    input logic w,        // Input from the previous stage (1-bit)\n    input logic R,        // Load input value (1-bit)\n    input logic E,        // Enable shift (1-bit)\n    input logic L,        // Load signal (1-bit)\n    output logic Q        // Output (1-bit)\n);\n\nalways @(posedge clk) begin\n    if (L) begin\n        Q <= R;          // Load operation\n    end else if (E) begin\n        Q <= w;          // Shift operation\n    end\n    // If both L and E are low, Q retains its previous state (hold)\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}