// Seed: 2367568400
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_9;
  wire id_10;
  wire id_11;
  wire id_12 = id_11;
  wire id_13;
  specify
    (negedge id_14 => (id_15 +: 1)) = ({
      (1 | 1 ? id_5 : 1'b0 == 1), 1, id_9, 1, 1, $display(id_8), id_3
    }, id_2);
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_9 = id_2;
  module_0(
      id_5, id_9, id_2, id_9, id_5, id_9, id_6, id_2, id_1
  );
  assign id_5 = 1 ? id_2 : 1;
endmodule
