<stg><name>relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,ReLU_config9></name>


<trans_list>

<trans id="189" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %i1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer9_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer6_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %store_ln0 = store i8 0, i8 %i1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln41 = br void %ReLUPackLoop.split

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
ReLUPackLoop.split:0 %i1_load = load i8 %i1

]]></Node>
<StgValue><ssdm name="i1_load"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
ReLUPackLoop.split:4 %layer6_out_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer6_out

]]></Node>
<StgValue><ssdm name="layer6_out_read"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="512">
<![CDATA[
ReLUPackLoop.split:5 %in_data = trunc i512 %layer6_out_read

]]></Node>
<StgValue><ssdm name="in_data"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="15" op_0_bw="512">
<![CDATA[
ReLUPackLoop.split:6 %trunc_ln44_155 = trunc i512 %layer6_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln44_155"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:7 %in_data_10 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="in_data_10"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:8 %trunc_ln44_s = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 16, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln44_s"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:9 %in_data_11 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="in_data_11"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:10 %trunc_ln44_123 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 32, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln44_123"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:11 %in_data_12 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="in_data_12"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:12 %trunc_ln44_124 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 48, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln44_124"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:13 %trunc_ln44_67 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="trunc_ln44_67"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:14 %trunc_ln44_125 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 64, i32 78

]]></Node>
<StgValue><ssdm name="trunc_ln44_125"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:15 %trunc_ln44_68 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln44_68"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:16 %trunc_ln44_126 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 80, i32 94

]]></Node>
<StgValue><ssdm name="trunc_ln44_126"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:17 %trunc_ln44_69 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="trunc_ln44_69"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:18 %trunc_ln44_127 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 96, i32 110

]]></Node>
<StgValue><ssdm name="trunc_ln44_127"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:19 %trunc_ln44_70 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln44_70"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:20 %trunc_ln44_128 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 112, i32 126

]]></Node>
<StgValue><ssdm name="trunc_ln44_128"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:21 %trunc_ln44_71 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="trunc_ln44_71"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:22 %trunc_ln44_129 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 128, i32 142

]]></Node>
<StgValue><ssdm name="trunc_ln44_129"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:23 %trunc_ln44_72 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln44_72"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:24 %trunc_ln44_130 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 144, i32 158

]]></Node>
<StgValue><ssdm name="trunc_ln44_130"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:25 %trunc_ln44_73 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="trunc_ln44_73"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:26 %trunc_ln44_131 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 160, i32 174

]]></Node>
<StgValue><ssdm name="trunc_ln44_131"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:27 %trunc_ln44_74 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln44_74"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:28 %trunc_ln44_132 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 176, i32 190

]]></Node>
<StgValue><ssdm name="trunc_ln44_132"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:29 %trunc_ln44_75 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="trunc_ln44_75"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:30 %trunc_ln44_133 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 192, i32 206

]]></Node>
<StgValue><ssdm name="trunc_ln44_133"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:31 %trunc_ln44_76 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 208, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln44_76"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:32 %trunc_ln44_134 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 208, i32 222

]]></Node>
<StgValue><ssdm name="trunc_ln44_134"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:33 %trunc_ln44_77 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 224, i32 239

]]></Node>
<StgValue><ssdm name="trunc_ln44_77"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:34 %trunc_ln44_135 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 224, i32 238

]]></Node>
<StgValue><ssdm name="trunc_ln44_135"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:35 %trunc_ln44_78 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 240, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln44_78"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:36 %trunc_ln44_136 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 240, i32 254

]]></Node>
<StgValue><ssdm name="trunc_ln44_136"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:37 %trunc_ln44_79 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 256, i32 271

]]></Node>
<StgValue><ssdm name="trunc_ln44_79"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:38 %trunc_ln44_137 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 256, i32 270

]]></Node>
<StgValue><ssdm name="trunc_ln44_137"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:39 %trunc_ln44_80 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 272, i32 287

]]></Node>
<StgValue><ssdm name="trunc_ln44_80"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:40 %trunc_ln44_138 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 272, i32 286

]]></Node>
<StgValue><ssdm name="trunc_ln44_138"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:41 %trunc_ln44_81 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 288, i32 303

]]></Node>
<StgValue><ssdm name="trunc_ln44_81"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:42 %trunc_ln44_139 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 288, i32 302

]]></Node>
<StgValue><ssdm name="trunc_ln44_139"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:43 %trunc_ln44_82 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 304, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln44_82"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:44 %trunc_ln44_140 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 304, i32 318

]]></Node>
<StgValue><ssdm name="trunc_ln44_140"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:45 %trunc_ln44_83 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 320, i32 335

]]></Node>
<StgValue><ssdm name="trunc_ln44_83"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:46 %trunc_ln44_141 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 320, i32 334

]]></Node>
<StgValue><ssdm name="trunc_ln44_141"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:47 %trunc_ln44_84 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 336, i32 351

]]></Node>
<StgValue><ssdm name="trunc_ln44_84"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:48 %trunc_ln44_142 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 336, i32 350

]]></Node>
<StgValue><ssdm name="trunc_ln44_142"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:49 %trunc_ln44_85 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 352, i32 367

]]></Node>
<StgValue><ssdm name="trunc_ln44_85"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:50 %trunc_ln44_143 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 352, i32 366

]]></Node>
<StgValue><ssdm name="trunc_ln44_143"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:51 %trunc_ln44_86 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 368, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln44_86"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:52 %trunc_ln44_144 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 368, i32 382

]]></Node>
<StgValue><ssdm name="trunc_ln44_144"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:53 %trunc_ln44_87 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 384, i32 399

]]></Node>
<StgValue><ssdm name="trunc_ln44_87"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:54 %trunc_ln44_145 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 384, i32 398

]]></Node>
<StgValue><ssdm name="trunc_ln44_145"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:55 %trunc_ln44_88 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 400, i32 415

]]></Node>
<StgValue><ssdm name="trunc_ln44_88"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:56 %trunc_ln44_146 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 400, i32 414

]]></Node>
<StgValue><ssdm name="trunc_ln44_146"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:57 %trunc_ln44_89 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 416, i32 431

]]></Node>
<StgValue><ssdm name="trunc_ln44_89"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:58 %trunc_ln44_147 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 416, i32 430

]]></Node>
<StgValue><ssdm name="trunc_ln44_147"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:59 %trunc_ln44_90 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 432, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln44_90"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:60 %trunc_ln44_148 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 432, i32 446

]]></Node>
<StgValue><ssdm name="trunc_ln44_148"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:61 %trunc_ln44_91 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 448, i32 463

]]></Node>
<StgValue><ssdm name="trunc_ln44_91"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:62 %trunc_ln44_149 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 448, i32 462

]]></Node>
<StgValue><ssdm name="trunc_ln44_149"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:63 %trunc_ln44_92 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 464, i32 479

]]></Node>
<StgValue><ssdm name="trunc_ln44_92"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:64 %trunc_ln44_150 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 464, i32 478

]]></Node>
<StgValue><ssdm name="trunc_ln44_150"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:65 %trunc_ln44_93 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 480, i32 495

]]></Node>
<StgValue><ssdm name="trunc_ln44_93"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:66 %trunc_ln44_151 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 480, i32 494

]]></Node>
<StgValue><ssdm name="trunc_ln44_151"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:67 %trunc_ln44_94 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer6_out_read, i32 496, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln44_94"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="15" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:68 %trunc_ln44_152 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer6_out_read, i32 496, i32 510

]]></Node>
<StgValue><ssdm name="trunc_ln44_152"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:69 %icmp_ln51 = icmp_sgt  i16 %in_data, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:72 %icmp_ln51_64 = icmp_sgt  i16 %in_data_10, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_64"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:75 %icmp_ln51_65 = icmp_sgt  i16 %in_data_11, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_65"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:78 %icmp_ln51_66 = icmp_sgt  i16 %in_data_12, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_66"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:81 %icmp_ln51_67 = icmp_sgt  i16 %trunc_ln44_67, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_67"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:84 %icmp_ln51_68 = icmp_sgt  i16 %trunc_ln44_68, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_68"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:87 %icmp_ln51_69 = icmp_sgt  i16 %trunc_ln44_69, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_69"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:90 %icmp_ln51_70 = icmp_sgt  i16 %trunc_ln44_70, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_70"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:93 %icmp_ln51_71 = icmp_sgt  i16 %trunc_ln44_71, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_71"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:96 %icmp_ln51_72 = icmp_sgt  i16 %trunc_ln44_72, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_72"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:99 %icmp_ln51_73 = icmp_sgt  i16 %trunc_ln44_73, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_73"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:102 %icmp_ln51_74 = icmp_sgt  i16 %trunc_ln44_74, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_74"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:105 %icmp_ln51_75 = icmp_sgt  i16 %trunc_ln44_75, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_75"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:108 %icmp_ln51_76 = icmp_sgt  i16 %trunc_ln44_76, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_76"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:111 %icmp_ln51_77 = icmp_sgt  i16 %trunc_ln44_77, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_77"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:114 %icmp_ln51_78 = icmp_sgt  i16 %trunc_ln44_78, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_78"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:117 %icmp_ln51_79 = icmp_sgt  i16 %trunc_ln44_79, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_79"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:120 %icmp_ln51_80 = icmp_sgt  i16 %trunc_ln44_80, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_80"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:123 %icmp_ln51_81 = icmp_sgt  i16 %trunc_ln44_81, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_81"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:126 %icmp_ln51_82 = icmp_sgt  i16 %trunc_ln44_82, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_82"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:129 %icmp_ln51_83 = icmp_sgt  i16 %trunc_ln44_83, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_83"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:132 %icmp_ln51_84 = icmp_sgt  i16 %trunc_ln44_84, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_84"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:135 %icmp_ln51_85 = icmp_sgt  i16 %trunc_ln44_85, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_85"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:138 %icmp_ln51_86 = icmp_sgt  i16 %trunc_ln44_86, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_86"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:141 %icmp_ln51_87 = icmp_sgt  i16 %trunc_ln44_87, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_87"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:144 %icmp_ln51_88 = icmp_sgt  i16 %trunc_ln44_88, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_88"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:147 %icmp_ln51_89 = icmp_sgt  i16 %trunc_ln44_89, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_89"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:150 %icmp_ln51_90 = icmp_sgt  i16 %trunc_ln44_90, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_90"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:153 %icmp_ln51_91 = icmp_sgt  i16 %trunc_ln44_91, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_91"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:156 %icmp_ln51_92 = icmp_sgt  i16 %trunc_ln44_92, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_92"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:159 %icmp_ln51_93 = icmp_sgt  i16 %trunc_ln44_93, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_93"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:162 %icmp_ln51_94 = icmp_sgt  i16 %trunc_ln44_94, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_94"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReLUPackLoop.split:167 %i = add i8 %i1_load, i8 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReLUPackLoop.split:168 %icmp_ln41 = icmp_eq  i8 %i1_load, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
ReLUPackLoop.split:169 %store_ln41 = store i8 %i, i8 %i1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReLUPackLoop.split:170 %br_ln41 = br i1 %icmp_ln41, void %ReLUPackLoop.split, void %for.end14

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReLUPackLoop.split:1 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReLUPackLoop.split:2 %speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln41"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReLUPackLoop.split:3 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:70 %out_data_8 = select i1 %icmp_ln51, i15 %trunc_ln44_155, i15 0

]]></Node>
<StgValue><ssdm name="out_data_8"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:71 %zext_ln45 = zext i15 %out_data_8

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:73 %out_data_10 = select i1 %icmp_ln51_64, i15 %trunc_ln44_s, i15 0

]]></Node>
<StgValue><ssdm name="out_data_10"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:74 %zext_ln45_4 = zext i15 %out_data_10

]]></Node>
<StgValue><ssdm name="zext_ln45_4"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:76 %out_data_12 = select i1 %icmp_ln51_65, i15 %trunc_ln44_123, i15 0

]]></Node>
<StgValue><ssdm name="out_data_12"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:77 %zext_ln45_5 = zext i15 %out_data_12

]]></Node>
<StgValue><ssdm name="zext_ln45_5"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:79 %out_data_14 = select i1 %icmp_ln51_66, i15 %trunc_ln44_124, i15 0

]]></Node>
<StgValue><ssdm name="out_data_14"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:80 %zext_ln45_6 = zext i15 %out_data_14

]]></Node>
<StgValue><ssdm name="zext_ln45_6"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:82 %select_ln51 = select i1 %icmp_ln51_67, i15 %trunc_ln44_125, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:83 %zext_ln51 = zext i15 %select_ln51

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:85 %select_ln51_60 = select i1 %icmp_ln51_68, i15 %trunc_ln44_126, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_60"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:86 %zext_ln51_59 = zext i15 %select_ln51_60

]]></Node>
<StgValue><ssdm name="zext_ln51_59"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:88 %select_ln51_61 = select i1 %icmp_ln51_69, i15 %trunc_ln44_127, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_61"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:89 %zext_ln51_60 = zext i15 %select_ln51_61

]]></Node>
<StgValue><ssdm name="zext_ln51_60"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:91 %select_ln51_62 = select i1 %icmp_ln51_70, i15 %trunc_ln44_128, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_62"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:92 %zext_ln51_61 = zext i15 %select_ln51_62

]]></Node>
<StgValue><ssdm name="zext_ln51_61"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:94 %select_ln51_63 = select i1 %icmp_ln51_71, i15 %trunc_ln44_129, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_63"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:95 %zext_ln51_62 = zext i15 %select_ln51_63

]]></Node>
<StgValue><ssdm name="zext_ln51_62"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:97 %select_ln51_64 = select i1 %icmp_ln51_72, i15 %trunc_ln44_130, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_64"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:98 %zext_ln51_63 = zext i15 %select_ln51_64

]]></Node>
<StgValue><ssdm name="zext_ln51_63"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:100 %select_ln51_65 = select i1 %icmp_ln51_73, i15 %trunc_ln44_131, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_65"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:101 %zext_ln51_64 = zext i15 %select_ln51_65

]]></Node>
<StgValue><ssdm name="zext_ln51_64"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:103 %select_ln51_66 = select i1 %icmp_ln51_74, i15 %trunc_ln44_132, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_66"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:104 %zext_ln51_65 = zext i15 %select_ln51_66

]]></Node>
<StgValue><ssdm name="zext_ln51_65"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:106 %select_ln51_67 = select i1 %icmp_ln51_75, i15 %trunc_ln44_133, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_67"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:107 %zext_ln51_66 = zext i15 %select_ln51_67

]]></Node>
<StgValue><ssdm name="zext_ln51_66"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:109 %select_ln51_68 = select i1 %icmp_ln51_76, i15 %trunc_ln44_134, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_68"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:110 %zext_ln51_67 = zext i15 %select_ln51_68

]]></Node>
<StgValue><ssdm name="zext_ln51_67"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:112 %select_ln51_69 = select i1 %icmp_ln51_77, i15 %trunc_ln44_135, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_69"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:113 %zext_ln51_68 = zext i15 %select_ln51_69

]]></Node>
<StgValue><ssdm name="zext_ln51_68"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:115 %select_ln51_70 = select i1 %icmp_ln51_78, i15 %trunc_ln44_136, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_70"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:116 %zext_ln51_69 = zext i15 %select_ln51_70

]]></Node>
<StgValue><ssdm name="zext_ln51_69"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:118 %select_ln51_71 = select i1 %icmp_ln51_79, i15 %trunc_ln44_137, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_71"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:119 %zext_ln51_70 = zext i15 %select_ln51_71

]]></Node>
<StgValue><ssdm name="zext_ln51_70"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:121 %select_ln51_72 = select i1 %icmp_ln51_80, i15 %trunc_ln44_138, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_72"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:122 %zext_ln51_71 = zext i15 %select_ln51_72

]]></Node>
<StgValue><ssdm name="zext_ln51_71"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:124 %select_ln51_73 = select i1 %icmp_ln51_81, i15 %trunc_ln44_139, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_73"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:125 %zext_ln51_72 = zext i15 %select_ln51_73

]]></Node>
<StgValue><ssdm name="zext_ln51_72"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:127 %select_ln51_74 = select i1 %icmp_ln51_82, i15 %trunc_ln44_140, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_74"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:128 %zext_ln51_73 = zext i15 %select_ln51_74

]]></Node>
<StgValue><ssdm name="zext_ln51_73"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:130 %select_ln51_75 = select i1 %icmp_ln51_83, i15 %trunc_ln44_141, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_75"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:131 %zext_ln51_74 = zext i15 %select_ln51_75

]]></Node>
<StgValue><ssdm name="zext_ln51_74"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:133 %select_ln51_76 = select i1 %icmp_ln51_84, i15 %trunc_ln44_142, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_76"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:134 %zext_ln51_75 = zext i15 %select_ln51_76

]]></Node>
<StgValue><ssdm name="zext_ln51_75"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:136 %select_ln51_77 = select i1 %icmp_ln51_85, i15 %trunc_ln44_143, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_77"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:137 %zext_ln51_76 = zext i15 %select_ln51_77

]]></Node>
<StgValue><ssdm name="zext_ln51_76"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:139 %select_ln51_78 = select i1 %icmp_ln51_86, i15 %trunc_ln44_144, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_78"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:140 %zext_ln51_77 = zext i15 %select_ln51_78

]]></Node>
<StgValue><ssdm name="zext_ln51_77"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:142 %select_ln51_79 = select i1 %icmp_ln51_87, i15 %trunc_ln44_145, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_79"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:143 %zext_ln51_78 = zext i15 %select_ln51_79

]]></Node>
<StgValue><ssdm name="zext_ln51_78"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:145 %select_ln51_80 = select i1 %icmp_ln51_88, i15 %trunc_ln44_146, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_80"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:146 %zext_ln51_79 = zext i15 %select_ln51_80

]]></Node>
<StgValue><ssdm name="zext_ln51_79"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:148 %select_ln51_81 = select i1 %icmp_ln51_89, i15 %trunc_ln44_147, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_81"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:149 %zext_ln51_80 = zext i15 %select_ln51_81

]]></Node>
<StgValue><ssdm name="zext_ln51_80"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:151 %select_ln51_82 = select i1 %icmp_ln51_90, i15 %trunc_ln44_148, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_82"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:152 %zext_ln51_81 = zext i15 %select_ln51_82

]]></Node>
<StgValue><ssdm name="zext_ln51_81"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:154 %select_ln51_83 = select i1 %icmp_ln51_91, i15 %trunc_ln44_149, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_83"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:155 %zext_ln51_82 = zext i15 %select_ln51_83

]]></Node>
<StgValue><ssdm name="zext_ln51_82"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:157 %select_ln51_84 = select i1 %icmp_ln51_92, i15 %trunc_ln44_150, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_84"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:158 %zext_ln51_83 = zext i15 %select_ln51_84

]]></Node>
<StgValue><ssdm name="zext_ln51_83"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:160 %select_ln51_85 = select i1 %icmp_ln51_93, i15 %trunc_ln44_151, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_85"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:161 %zext_ln51_84 = zext i15 %select_ln51_85

]]></Node>
<StgValue><ssdm name="zext_ln51_84"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:163 %select_ln51_86 = select i1 %icmp_ln51_94, i15 %trunc_ln44_152, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_86"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="511" op_0_bw="511" op_1_bw="15" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16">
<![CDATA[
ReLUPackLoop.split:164 %or_ln57_s = bitconcatenate i511 @_ssdm_op_BitConcatenate.i511.i15.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i15 %select_ln51_86, i16 %zext_ln51_84, i16 %zext_ln51_83, i16 %zext_ln51_82, i16 %zext_ln51_81, i16 %zext_ln51_80, i16 %zext_ln51_79, i16 %zext_ln51_78, i16 %zext_ln51_77, i16 %zext_ln51_76, i16 %zext_ln51_75, i16 %zext_ln51_74, i16 %zext_ln51_73, i16 %zext_ln51_72, i16 %zext_ln51_71, i16 %zext_ln51_70, i16 %zext_ln51_69, i16 %zext_ln51_68, i16 %zext_ln51_67, i16 %zext_ln51_66, i16 %zext_ln51_65, i16 %zext_ln51_64, i16 %zext_ln51_63, i16 %zext_ln51_62, i16 %zext_ln51_61, i16 %zext_ln51_60, i16 %zext_ln51_59, i16 %zext_ln51, i16 %zext_ln45_6, i16 %zext_ln45_5, i16 %zext_ln45_4, i16 %zext_ln45

]]></Node>
<StgValue><ssdm name="or_ln57_s"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="512" op_0_bw="511">
<![CDATA[
ReLUPackLoop.split:165 %zext_ln57 = zext i511 %or_ln57_s

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
ReLUPackLoop.split:166 %write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer9_out, i512 %zext_ln57

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0">
<![CDATA[
for.end14:0 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
