// Seed: 2762925636
module module_0 (
    input  tri1 id_0,
    input  tri1 id_1,
    output tri  id_2,
    output tri  id_3,
    input  tri0 id_4
);
  assign id_3 = id_4;
  assign module_1.type_2 = 0;
endmodule
module module_0 (
    input tri1 id_0,
    output uwire module_1,
    input tri1 id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5
);
  always_comb @(posedge 1) id_1 = id_4;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_1,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  wire id_3;
  id_4 :
  assert property (@(posedge 1'b0) 1)
  else $display(id_3);
  wire id_5;
  assign id_1#(.id_1(1)) = id_1;
endmodule
module module_3 (
    input tri id_0,
    input wire id_1,
    input wor id_2,
    input wor id_3,
    input wire id_4,
    output tri0 id_5,
    input wand id_6,
    output uwire id_7,
    output uwire id_8,
    output wor id_9,
    output wire id_10,
    output supply1 id_11,
    output wor id_12,
    output supply0 id_13,
    input wire id_14,
    input wand id_15
);
  wire id_17;
  xnor primCall (id_11, id_17, id_14, id_2, id_3, id_1, id_4, id_0, id_6, id_15);
  module_2 modCall_1 (
      id_17,
      id_17
  );
  assign modCall_1.id_1 = 0;
endmodule
