
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122891                       # Number of seconds simulated
sim_ticks                                122891315470                       # Number of ticks simulated
final_tick                               1180750136783                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  46729                       # Simulator instruction rate (inst/s)
host_op_rate                                    60157                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1328021                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927288                       # Number of bytes of host memory used
host_seconds                                 92537.15                       # Real time elapsed on the host
sim_insts                                  4324158071                       # Number of instructions simulated
sim_ops                                    5566746012                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4089088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2474112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1564416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1048448                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9182976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2331392                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2331392                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        31946                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19329                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12222                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8191                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 71742                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           18214                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                18214                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33274019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20132521                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12730078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        16665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      8531506                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                74724369                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10416                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14582                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14582                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        16665                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56245                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18971170                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18971170                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18971170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33274019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20132521                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12730078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        16665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      8531506                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               93695539                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147528591                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23185033                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19092959                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933369                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9398382                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8675329                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438678                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87623                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104530022                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128089283                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23185033                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11114007                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27201687                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6267078                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6666003                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12109565                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573126                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142699435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.093388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.535812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115497748     80.94%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784494      1.95%     82.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2366295      1.66%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381824      1.67%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2268048      1.59%     87.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126996      0.79%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778847      0.55%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978443      1.39%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13516740      9.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142699435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.157156                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.868234                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103346924                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8094424                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26852469                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110332                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4295277                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732674                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6447                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154497182                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51035                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4295277                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103865143                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        5247155                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1660624                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26435358                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1195870                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153036008                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4298                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401701                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       625951                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        42925                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214105288                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713313818                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713313818                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45846063                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33690                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17668                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3824372                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15191301                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900649                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310698                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1698800                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149168118                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33688                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139227169                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       109280                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25206194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57171715                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1644                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142699435                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.975667                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.577817                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     85277037     59.76%     59.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23755790     16.65%     76.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11972843      8.39%     84.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7808097      5.47%     90.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6908763      4.84%     95.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703028      1.89%     97.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3061683      2.15%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1116440      0.78%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95754      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142699435                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977044     74.94%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155088     11.90%     86.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171579     13.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114989022     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013801      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14364973     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843351      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139227169                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.943730                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1303711                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009364                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422566764                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174408671                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135110199                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140530880                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201693                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2979172                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          964                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          680                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158979                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          602                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4295277                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4504601                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       263847                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149201806                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1166062                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15191301                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900649                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17666                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        210792                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13112                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          680                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150618                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084476                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235094                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136850381                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112680                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2376788                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21954222                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19296301                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841542                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.927619                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135115626                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135110199                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81543453                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221219537                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.915824                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368609                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26790725                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958378                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    138404158                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.884525                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.704016                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     89302452     64.52%     64.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22508070     16.26%     80.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810944      7.81%     88.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817533      3.48%     92.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765257      2.72%     94.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1534520      1.11%     95.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561959      1.13%     97.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093407      0.79%     97.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3010016      2.17%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    138404158                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3010016                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284606783                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302720765                       # The number of ROB writes
system.switch_cpus0.timesIdled                  59804                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4829156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.475286                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.475286                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.677835                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.677835                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618421508                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186433225                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145861646                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147528591                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21344900                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18706075                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1661945                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10596974                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10306192                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1485279                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        52082                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112567954                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118656123                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21344900                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11791471                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24140477                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5444249                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2282948                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12829982                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1048883                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142763942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.945160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.314118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118623465     83.09%     83.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1215140      0.85%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2225842      1.56%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1863086      1.31%     86.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3419961      2.40%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3696335      2.59%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          805460      0.56%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          632836      0.44%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10281817      7.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142763942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.144683                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.804292                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111621894                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3411589                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23939011                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23843                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3767604                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2291854                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4965                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133896472                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3767604                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       112073224                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1797165                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       770996                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23499942                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       855010                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132954424                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84803                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       536015                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    176553433                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    603250806                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    603250806                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    142396170                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34157252                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18979                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9499                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2631992                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22150106                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4297394                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        79281                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       954182                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         131417014                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18977                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        123466626                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99344                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21840547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46759952                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142763942                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.864831                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.476774                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     91357080     63.99%     63.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20951306     14.68%     78.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10518236      7.37%     86.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6881367      4.82%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7181044      5.03%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3711675      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1669518      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       414640      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79076      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142763942                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         310557     59.86%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        131154     25.28%     85.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        77063     14.85%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     97449247     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1033605      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9480      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20708644     16.77%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4265650      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     123466626                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.836900                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             518774                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004202                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    390315312                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    153276853                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120679137                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123985400                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       230705                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4021975                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          315                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       134345                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3767604                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1259308                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        51148                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    131435991                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46465                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22150106                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4297394                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9499                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32599                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          189                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          315                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       803343                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       988808                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1792151                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    122140551                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20389235                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1326075                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24654677                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18816282                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4265442                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.827911                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120787554                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120679137                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69695254                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        165424670                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.818005                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421311                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95668218                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108672817                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22764254                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18956                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1666492                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138996338                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.781839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.658593                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     98640902     70.97%     70.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15662368     11.27%     82.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11313591      8.14%     90.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2533139      1.82%     92.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2882169      2.07%     94.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1023701      0.74%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4263915      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       859245      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1817308      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138996338                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95668218                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108672817                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22291180                       # Number of memory references committed
system.switch_cpus1.commit.loads             18128131                       # Number of loads committed
system.switch_cpus1.commit.membars               9478                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17017558                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94865039                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1468882                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1817308                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           268616101                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          266641822                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43314                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4764649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95668218                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108672817                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95668218                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.542086                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.542086                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.648472                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.648472                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       565106211                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      158517424                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      140482143                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18956                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147528591                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24379752                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19767745                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2082081                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9811373                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9371536                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2620696                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96336                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106408952                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             133306552                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24379752                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11992232                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29322318                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6779603                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3672798                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12429442                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1633591                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144075036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.132339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.537287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114752718     79.65%     79.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2057350      1.43%     81.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3775443      2.62%     83.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3426178      2.38%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2181328      1.51%     87.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1790066      1.24%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1036431      0.72%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1083389      0.75%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13972133      9.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144075036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.165254                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.903598                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105324850                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5092143                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28943395                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        49516                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4665126                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4217849                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5846                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     161246412                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        46230                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4665126                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106179446                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1132902                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2745531                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28119863                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1232162                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     159446747                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           40                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        237373                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       530574                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    225525620                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    742450693                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    742450693                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178525187                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        47000410                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35156                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17578                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4418852                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15109844                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7505090                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85541                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1683349                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         156431458                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35156                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145380336                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       163972                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27442615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60169013                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    144075036                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.009060                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.557916                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     83186100     57.74%     57.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25054827     17.39%     75.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13177457      9.15%     84.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7617790      5.29%     89.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8429052      5.85%     95.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3127463      2.17%     97.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2781115      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       532844      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       168388      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144075036                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         582550     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        119772     14.16%     83.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       143340     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122421246     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2056818      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17578      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13418807      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7465887      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145380336                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.985438                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             845662                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005817                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    435845340                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    183909449                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142179654                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146225998                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       281962                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3471840                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          220                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       132557                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4665126                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         730632                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       113370                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    156466614                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62946                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15109844                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7505090                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17578                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         98378                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          220                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1158201                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1164805                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2323006                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142980592                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12887984                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2399742                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20353515                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20347612                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7465531                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.969172                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142310692                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142179654                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82955471                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        232987190                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.963743                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356052                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103972526                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128020410                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28446601                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35156                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2102607                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    139409910                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.918302                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.690556                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86751613     62.23%     62.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24392595     17.50%     79.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12117554      8.69%     88.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4122422      2.96%     91.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5075658      3.64%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1779004      1.28%     96.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1252407      0.90%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1035909      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2882748      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    139409910                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103972526                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128020410                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19010537                       # Number of memory references committed
system.switch_cpus2.commit.loads             11638004                       # Number of loads committed
system.switch_cpus2.commit.membars              17578                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18478416                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115336466                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2640375                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2882748                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           292994173                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          317599347                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3453555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103972526                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128020410                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103972526                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.418919                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.418919                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.704762                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.704762                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       643768165                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199009482                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      150305189                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35156                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               147528591                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24562442                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     20122085                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2081177                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     10058589                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9708763                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2512533                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95742                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    109012025                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             131841666                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24562442                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12221296                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28558090                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6220274                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5265976                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12752505                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1625933                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    146957252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.097448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.523027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       118399162     80.57%     80.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2306057      1.57%     82.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3914731      2.66%     84.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2277849      1.55%     86.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1782446      1.21%     87.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1565444      1.07%     88.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          961761      0.65%     89.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2417120      1.64%     90.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13332682      9.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    146957252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.166493                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.893669                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       108320606                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6486198                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27955690                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        73870                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4120882                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4027223                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     158871927                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4120882                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108868289                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         620633                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4929397                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27464148                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       953898                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     157795248                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         96883                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       550472                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    222823363                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    734101388                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    734101388                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    178506380                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        44316979                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35514                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17782                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2771223                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14630452                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7496421                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        72549                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1697346                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         152625083                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35514                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        143334583                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        90325                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22629707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     50090957                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    146957252                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.975349                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.542084                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     88465021     60.20%     60.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22458207     15.28%     75.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12085763      8.22%     83.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8981630      6.11%     89.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8751038      5.95%     95.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3237535      2.20%     97.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2463636      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       329059      0.22%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       185363      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    146957252                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         127594     28.04%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        169943     37.34%     65.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       157571     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    120982028     84.41%     84.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1939960      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17732      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12924351      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7470512      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     143334583                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.971572                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             455108                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003175                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    434171851                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    175290545                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    140276274                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     143789691                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       292655                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3031349                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       120543                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4120882                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         415113                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        55609                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    152660597                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       792546                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14630452                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7496421                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17782                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         45023                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1198187                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1104719                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2302906                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    141099330                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12600818                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2235253                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20071127                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19970938                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7470309                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.956420                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             140276334                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            140276274                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         82930130                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        229705432                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.950841                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361028                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103788309                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    127933702                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24727178                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35464                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2098680                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    142836370                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.895666                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.707391                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     91097376     63.78%     63.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24932312     17.46%     81.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9750694      6.83%     88.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5134311      3.59%     91.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4367056      3.06%     94.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2104064      1.47%     96.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       982548      0.69%     96.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1530835      1.07%     97.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2937174      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    142836370                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103788309                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     127933702                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18974981                       # Number of memory references committed
system.switch_cpus3.commit.loads             11599103                       # Number of loads committed
system.switch_cpus3.commit.membars              17732                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18561835                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        115173213                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2646009                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2937174                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           292560076                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          309444332                       # The number of ROB writes
system.switch_cpus3.timesIdled                  24363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 571339                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103788309                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            127933702                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103788309                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.421437                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.421437                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.703513                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.703513                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       634533579                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      195867513                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      148372358                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35464                       # number of misc regfile writes
system.l20.replacements                         31956                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          359141                       # Total number of references to valid blocks.
system.l20.sampled_refs                         34004                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.561728                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.161719                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.407454                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1691.883376                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           353.547451                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001056                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000199                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.826115                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.172631                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        66886                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  66886                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10887                       # number of Writeback hits
system.l20.Writeback_hits::total                10887                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        66886                       # number of demand (read+write) hits
system.l20.demand_hits::total                   66886                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        66886                       # number of overall hits
system.l20.overall_hits::total                  66886                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        31946                       # number of ReadReq misses
system.l20.ReadReq_misses::total                31956                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        31946                       # number of demand (read+write) misses
system.l20.demand_misses::total                 31956                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        31946                       # number of overall misses
system.l20.overall_misses::total                31956                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2661443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   9763908573                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     9766570016                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2661443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   9763908573                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      9766570016                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2661443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   9763908573                       # number of overall miss cycles
system.l20.overall_miss_latency::total     9766570016                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98832                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98842                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10887                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10887                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98832                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98842                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98832                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98842                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.323235                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.323304                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.323235                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.323304                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.323235                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.323304                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 266144.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 305637.906874                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 305625.548129                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 266144.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 305637.906874                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 305625.548129                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 266144.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 305637.906874                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 305625.548129                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5393                       # number of writebacks
system.l20.writebacks::total                     5393                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        31946                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           31956                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        31946                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            31956                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        31946                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           31956                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2021089                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   7723396311                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   7725417400                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2021089                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   7723396311                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   7725417400                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2021089                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   7723396311                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   7725417400                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.323235                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.323304                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.323235                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.323304                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.323235                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.323304                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 202108.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 241764.111657                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 241751.702341                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 202108.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 241764.111657                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 241751.702341                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 202108.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 241764.111657                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 241751.702341                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         19345                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          111276                       # Total number of references to valid blocks.
system.l21.sampled_refs                         21393                       # Sample count of references to valid blocks.
system.l21.avg_refs                          5.201515                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           28.809214                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.163904                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1727.289148                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           290.737735                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.014067                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000568                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.843403                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.141962                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        28034                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  28034                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            6736                       # number of Writeback hits
system.l21.Writeback_hits::total                 6736                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        28034                       # number of demand (read+write) hits
system.l21.demand_hits::total                   28034                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        28034                       # number of overall hits
system.l21.overall_hits::total                  28034                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        19329                       # number of ReadReq misses
system.l21.ReadReq_misses::total                19343                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        19329                       # number of demand (read+write) misses
system.l21.demand_misses::total                 19343                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        19329                       # number of overall misses
system.l21.overall_misses::total                19343                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4332504                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6335805498                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6340138002                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4332504                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6335805498                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6340138002                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4332504                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6335805498                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6340138002                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47363                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47377                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         6736                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             6736                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47363                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47377                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47363                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47377                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.408103                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.408278                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.408103                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.408278                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.408103                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.408278                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 309464.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 327787.547105                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 327774.285375                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 309464.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 327787.547105                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 327774.285375                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 309464.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 327787.547105                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 327774.285375                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2871                       # number of writebacks
system.l21.writebacks::total                     2871                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        19329                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           19343                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        19329                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            19343                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        19329                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           19343                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3438431                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5099413016                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5102851447                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3438431                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5099413016                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5102851447                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3438431                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5099413016                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5102851447                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.408103                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.408278                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.408103                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.408278                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.408103                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.408278                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 245602.214286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 263821.874696                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 263808.687742                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 245602.214286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 263821.874696                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 263808.687742                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 245602.214286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 263821.874696                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 263808.687742                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12242                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          188340                       # Total number of references to valid blocks.
system.l22.sampled_refs                         14290                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.179846                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           24.349972                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     1.447971                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1534.214546                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           487.987511                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.011890                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000707                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.749128                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.238275                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        28271                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  28271                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9292                       # number of Writeback hits
system.l22.Writeback_hits::total                 9292                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        28271                       # number of demand (read+write) hits
system.l22.demand_hits::total                   28271                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        28271                       # number of overall hits
system.l22.overall_hits::total                  28271                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12222                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12236                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12222                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12236                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12222                       # number of overall misses
system.l22.overall_misses::total                12236                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4009463                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3596959980                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3600969443                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4009463                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3596959980                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3600969443                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4009463                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3596959980                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3600969443                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40493                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40507                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9292                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9292                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40493                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40507                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40493                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40507                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.301830                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.302071                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.301830                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.302071                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.301830                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.302071                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 286390.214286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 294302.076583                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 294293.024109                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 286390.214286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 294302.076583                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 294293.024109                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 286390.214286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 294302.076583                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 294293.024109                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5493                       # number of writebacks
system.l22.writebacks::total                     5493                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12222                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12236                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12222                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12236                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12222                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12236                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3114253                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2816069991                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2819184244                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3114253                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2816069991                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2819184244                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3114253                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2816069991                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2819184244                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.301830                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.302071                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.301830                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.302071                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.301830                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.302071                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 222446.642857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 230409.915808                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 230400.804511                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 222446.642857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 230409.915808                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 230400.804511                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 222446.642857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 230409.915808                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 230400.804511                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8207                       # number of replacements
system.l23.tagsinuse                             2048                       # Cycle average of tags in use
system.l23.total_refs                          199640                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10255                       # Sample count of references to valid blocks.
system.l23.avg_refs                         19.467577                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           35.575951                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     2.282038                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1393.430785                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           616.711225                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.017371                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001114                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.680386                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.301129                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        25962                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  25962                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            8362                       # number of Writeback hits
system.l23.Writeback_hits::total                 8362                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        25962                       # number of demand (read+write) hits
system.l23.demand_hits::total                   25962                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        25962                       # number of overall hits
system.l23.overall_hits::total                  25962                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8191                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8207                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8191                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8207                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8191                       # number of overall misses
system.l23.overall_misses::total                 8207                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      5319421                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2769018266                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2774337687                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      5319421                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2769018266                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2774337687                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      5319421                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2769018266                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2774337687                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        34153                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              34169                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         8362                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             8362                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        34153                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               34169                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        34153                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              34169                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.239833                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.240188                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.239833                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.240188                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.239833                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.240188                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 332463.812500                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 338056.191674                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 338045.289022                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 332463.812500                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 338056.191674                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 338045.289022                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 332463.812500                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 338056.191674                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 338045.289022                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4457                       # number of writebacks
system.l23.writebacks::total                     4457                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8191                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8207                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8191                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8207                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8191                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8207                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      4295308                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2245570692                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2249866000                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      4295308                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2245570692                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2249866000                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      4295308                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2245570692                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2249866000                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.239833                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.240188                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.239833                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.240188                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.239833                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.240188                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 268456.750000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 274150.981809                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 274139.880590                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 268456.750000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 274150.981809                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 274139.880590                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 268456.750000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 274150.981809                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 274139.880590                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.994323                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012117216                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840213.120000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.994323                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016017                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881401                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12109555                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12109555                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12109555                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12109555                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12109555                       # number of overall hits
system.cpu0.icache.overall_hits::total       12109555                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2849443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2849443                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2849443                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2849443                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2849443                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2849443                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12109565                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12109565                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12109565                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12109565                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12109565                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12109565                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 284944.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 284944.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 284944.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 284944.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 284944.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 284944.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2744443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2744443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2744443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2744443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2744443                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2744443                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 274444.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 274444.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98832                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191218499                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 99088                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1929.784626                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.511596                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.488404                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916061                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083939                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10954028                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10954028                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17217                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17217                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18663438                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18663438                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18663438                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18663438                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       412444                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       412444                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       412559                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        412559                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       412559                       # number of overall misses
system.cpu0.dcache.overall_misses::total       412559                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  57338675704                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  57338675704                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     16646602                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     16646602                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  57355322306                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  57355322306                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  57355322306                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  57355322306                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366472                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366472                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075997                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075997                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075997                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075997                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036286                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036286                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021627                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021627                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021627                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021627                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139021.723444                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139021.723444                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 144753.060870                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 144753.060870                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139023.321043                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139023.321043                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139023.321043                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139023.321043                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10887                       # number of writebacks
system.cpu0.dcache.writebacks::total            10887                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       313612                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       313612                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       313727                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       313727                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       313727                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       313727                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98832                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98832                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98832                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98832                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98832                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98832                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  14430021856                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14430021856                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  14430021856                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14430021856                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  14430021856                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14430021856                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008695                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008695                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005181                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005181                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005181                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005181                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146005.563542                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 146005.563542                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 146005.563542                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 146005.563542                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 146005.563542                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 146005.563542                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995594                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924295956                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708495.297597                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995594                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12829966                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12829966                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12829966                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12829966                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12829966                       # number of overall hits
system.cpu1.icache.overall_hits::total       12829966                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5117755                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5117755                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5117755                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5117755                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5117755                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5117755                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12829982                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12829982                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12829982                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12829982                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12829982                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12829982                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 319859.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 319859.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 319859.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 319859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 319859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 319859.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4448704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4448704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4448704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4448704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4448704                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4448704                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 317764.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 317764.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47363                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227572307                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47619                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4779.023226                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.392909                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.607091                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829660                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170340                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18440051                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18440051                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4144077                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4144077                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9497                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9497                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9478                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9478                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22584128                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22584128                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22584128                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22584128                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       185951                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       185951                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       185951                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        185951                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       185951                       # number of overall misses
system.cpu1.dcache.overall_misses::total       185951                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38413146158                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38413146158                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  38413146158                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38413146158                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  38413146158                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38413146158                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18626002                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18626002                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4144077                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4144077                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9478                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9478                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22770079                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22770079                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22770079                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22770079                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009983                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009983                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008166                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008166                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008166                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008166                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 206576.711919                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 206576.711919                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 206576.711919                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 206576.711919                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 206576.711919                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 206576.711919                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6736                       # number of writebacks
system.cpu1.dcache.writebacks::total             6736                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       138588                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       138588                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       138588                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       138588                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       138588                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       138588                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47363                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47363                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47363                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47363                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47363                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47363                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8323961421                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8323961421                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8323961421                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8323961421                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8323961421                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8323961421                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002080                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002080                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002080                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002080                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 175748.187847                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 175748.187847                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 175748.187847                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 175748.187847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 175748.187847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 175748.187847                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996740                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015389299                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2193065.440605                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996740                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12429425                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12429425                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12429425                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12429425                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12429425                       # number of overall hits
system.cpu2.icache.overall_hits::total       12429425                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4886241                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4886241                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4886241                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4886241                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4886241                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4886241                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12429442                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12429442                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12429442                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12429442                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12429442                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12429442                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 287425.941176                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 287425.941176                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 287425.941176                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 287425.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 287425.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 287425.941176                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4125663                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4125663                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4125663                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4125663                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4125663                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4125663                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 294690.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 294690.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 294690.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 294690.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 294690.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 294690.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40493                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169166504                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40749                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4151.427127                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.905061                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.094939                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905879                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094121                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9693629                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9693629                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7337955                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7337955                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17578                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17578                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17578                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17578                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17031584                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17031584                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17031584                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17031584                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       122513                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122513                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       122513                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        122513                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       122513                       # number of overall misses
system.cpu2.dcache.overall_misses::total       122513                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  19290469420                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19290469420                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19290469420                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19290469420                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19290469420                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19290469420                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9816142                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9816142                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7337955                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7337955                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17578                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17578                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17154097                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17154097                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17154097                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17154097                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012481                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012481                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007142                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007142                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007142                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007142                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 157456.510085                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 157456.510085                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 157456.510085                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 157456.510085                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 157456.510085                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 157456.510085                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9292                       # number of writebacks
system.cpu2.dcache.writebacks::total             9292                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82020                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82020                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82020                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82020                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82020                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82020                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40493                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40493                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40493                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40493                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40493                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40493                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5537259672                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5537259672                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5537259672                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5537259672                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5537259672                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5537259672                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 136746.096165                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 136746.096165                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 136746.096165                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 136746.096165                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 136746.096165                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 136746.096165                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.031731                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1019103053                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205850.764069                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.031731                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024089                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738833                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12752488                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12752488                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12752488                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12752488                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12752488                       # number of overall hits
system.cpu3.icache.overall_hits::total       12752488                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5791046                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5791046                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5791046                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5791046                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5791046                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5791046                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12752505                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12752505                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12752505                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12752505                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12752505                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12752505                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 340649.764706                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 340649.764706                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 340649.764706                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 340649.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 340649.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 340649.764706                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5452221                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5452221                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5452221                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5452221                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5452221                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5452221                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 340763.812500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 340763.812500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 340763.812500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 340763.812500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 340763.812500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 340763.812500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 34153                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163913446                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34409                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4763.679444                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.054024                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.945976                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902555                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097445                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9396845                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9396845                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7340414                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7340414                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17753                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17753                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17732                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17732                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16737259                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16737259                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16737259                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16737259                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        87454                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        87454                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        87454                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         87454                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        87454                       # number of overall misses
system.cpu3.dcache.overall_misses::total        87454                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  11217612789                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11217612789                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  11217612789                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  11217612789                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  11217612789                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  11217612789                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9484299                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9484299                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7340414                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7340414                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17732                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17732                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16824713                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16824713                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16824713                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16824713                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009221                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009221                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005198                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005198                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005198                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005198                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 128268.721717                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 128268.721717                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 128268.721717                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128268.721717                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 128268.721717                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 128268.721717                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8362                       # number of writebacks
system.cpu3.dcache.writebacks::total             8362                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        53301                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        53301                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        53301                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        53301                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        53301                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        53301                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        34153                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        34153                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        34153                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        34153                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        34153                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        34153                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4529130141                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4529130141                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4529130141                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4529130141                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4529130141                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4529130141                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002030                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002030                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 132612.951747                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 132612.951747                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 132612.951747                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 132612.951747                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 132612.951747                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 132612.951747                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
