Removed Pin From Net: NetName=FPGA_TEST13 Pin=U18-AA1
Removed Pin From Net: NetName=FPGA_TEST5 Pin=U18-N6
Removed Pin From Net: NetName=FPGA_TEST4 Pin=U18-P5
Removed Pin From Net: NetName=FPGA_TEST7 Pin=U18-R3
Removed Pin From Net: NetName=FPGA_TEST6 Pin=U18-R4
Removed Pin From Net: NetName=FPGA_TEST16 Pin=U18-R5
Removed Pin From Net: NetName=FPGA_TEST12 Pin=U18-T3
Removed Pin From Net: NetName=FPGA_TEST1 Pin=U18-U1
Removed Pin From Net: NetName=FPGA_TEST3 Pin=U18-V1
Removed Pin From Net: NetName=FPGA_TEST2 Pin=U18-V2
Removed Pin From Net: NetName=FPGA_TEST15 Pin=U18-V3
Removed Pin From Net: NetName=FPGA_TEST14 Pin=U18-V4
Removed Pin From Net: NetName=FPGA_TEST9 Pin=U18-W1
Removed Pin From Net: NetName=FPGA_TEST8 Pin=U18-W2
Removed Pin From Net: NetName=FPGA_TEST11 Pin=U18-Y1
Removed Pin From Net: NetName=FPGA_TEST10 Pin=U18-Y2
Added Pin To Net: NetName=FPGA_TEST15 Pin=U18-D21
Added Pin To Net: NetName=FPGA_TEST14 Pin=U18-D22
Added Pin To Net: NetName=FPGA_TEST12 Pin=U18-E21
Added Pin To Net: NetName=FPGA_TEST11 Pin=U18-E22
Added Pin To Net: NetName=FPGA_TEST16 Pin=U18-F20
Added Pin To Net: NetName=FPGA_TEST6 Pin=U18-F21
Added Pin To Net: NetName=FPGA_TEST5 Pin=U18-F22
Added Pin To Net: NetName=FPGA_TEST13 Pin=U18-H18
Added Pin To Net: NetName=FPGA_TEST10 Pin=U18-H19
Added Pin To Net: NetName=FPGA_TEST9 Pin=U18-H20
Added Pin To Net: NetName=FPGA_TEST2 Pin=U18-H21
Added Pin To Net: NetName=FPGA_TEST1 Pin=U18-H22
Added Pin To Net: NetName=FPGA_TEST4 Pin=U18-J18
Added Pin To Net: NetName=FPGA_TEST8 Pin=U18-J19
Added Pin To Net: NetName=FPGA_TEST7 Pin=U18-J20
Added Pin To Net: NetName=FPGA_TEST3 Pin=U18-K18
