v 20121031 2
L 300 200 700 200 3 0 0 0 -1 -1
L 300 0 300 1000 3 0 0 0 -1 -1
A 700 500 300 270 180 3 0 0 0 -1 -1
V 1050 500 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 1100 500 1300 500 1 0 1
{
T 1175 350 5 8 0 1 0 0 1
pinnumber=1
T 1175 350 5 8 0 1 0 0 1
pinseq=1
T 1125 550 5 8 0 1 0 0 1
pinlabel=out
T 1125 550 5 8 0 1 0 0 1
pintype=out
}
P 300 100 0 100 1 0 1
{
T 0 150 5 8 0 1 0 0 1
pinnumber=2
T 0 150 5 8 0 1 0 0 1
pinseq=2
T 350 25 9 8 0 1 0 0 1
pinlabel=IN0
T 100 75 5 8 0 1 0 2 1
pintype=in
}
P 300 300 0 300 1 0 1
{
T 0 350 5 8 0 1 0 0 1
pinnumber=3
T 0 350 5 8 0 1 0 0 1
pinseq=3
T 350 275 9 8 0 1 0 0 1
pinlabel=IN1
T 100 275 5 8 0 1 0 2 1
pintype=in
}
P 300 500 0 500 1 0 1
{
T 0 550 5 8 0 1 0 0 1
pinnumber=4
T 0 550 5 8 0 1 0 0 1
pinseq=4
T 350 425 9 8 0 1 0 0 1
pinlabel=IN3
T 100 475 5 8 0 1 0 2 1
pintype=in
}
P 300 700 0 700 1 0 1
{
T 0 750 5 8 0 1 0 0 1
pinnumber=5
T 0 750 5 8 0 1 0 0 1
pinseq=5
T 350 625 9 8 0 1 0 0 1
pinlabel=IN4
T 100 675 5 8 0 1 0 2 1
pintype=in
}
P 300 900 0 900 1 0 1
{
T 0 950 5 8 0 1 0 0 1
pinnumber=6
T 0 950 5 8 0 1 0 0 1
pinseq=6
T 350 875 9 8 0 1 0 0 1
pinlabel=IN5
T 100 875 5 8 0 1 0 2 1
pintype=in
}
T 650 900 8 10 1 1 0 0 1
refdes=U?
T 650 1200 5 8 0 1 0 0 1
device=nand5
T 650 1050 5 8 0 1 0 0 1
description=5 INPUT NAND GATE
L 300 800 700 800 3 0 0 0 -1 -1
T 650 1475 9 10 0 0 0 0 1
numslots=0
T 650 1325 9 10 0 0 0 0 1
footprint=unknown
T 650 1600 5 10 0 0 0 0 1
author=AutoTron