

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               54e1463b7f4b9de40a215197f3bbe428  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
Extracting PTX file and ptxas options    1: bfs.1.sm_70.ptx -arch=sm_70 -dlcm=cg  
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
Extracting specific PTX file named bfs.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x403ba2, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bfs.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "g_graph_node_ref" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "g_graph_edge_ref" from 0x104 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "count" from 0x108 to 0x10c (global memory space)
GPGPU-Sim PTX: allocating global region for "no_of_nodes_vol" from 0x10c to 0x110 (global memory space)
GPGPU-Sim PTX: allocating global region for "stay_vol" from 0x110 to 0x114 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_prefix_q" from 0x180 to 0x400180 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_next_wf" from 0x400180 to 0x800180 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_tail" from 0x800180 to 0xc00180 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_elems" from 0xc00180 to 0x1000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_sharers" from 0x1000180 to 0x1400180 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E5shift" from 0x3260 to 0x3264 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E14no_of_nodes_sm" from 0x3264 to 0x3268 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E8odd_time" from 0x3268 to 0x326c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_E5shift" from 0x3260 to 0x3264 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bfs.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_' : regs=24, lmem=0, smem=12900, cmem=440
GPGPU-Sim PTX: Kernel '_Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_' : regs=32, lmem=0, smem=12908, cmem=464
GPGPU-Sim PTX: Kernel '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: __cudaRegisterFunction _Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_ : hostFun 0x0x4038f5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x403626, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x403396, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x403106, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x402e76, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x402be6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x402956, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x4026c6, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60d2dc; deviceAddress = count; deviceName = count
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global count hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60d2e0; deviceAddress = no_of_nodes_vol; deviceName = no_of_nodes_vol
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global no_of_nodes_vol hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60d2e4; deviceAddress = stay_vol; deviceName = stay_vol
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global stay_vol hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60d300; deviceAddress = shadow_prefix_q; deviceName = shadow_prefix_q
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_prefix_q hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xa0d300; deviceAddress = shadow_next_wf; deviceName = shadow_next_wf
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_next_wf hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xe0d300; deviceAddress = shadow_tail; deviceName = shadow_tail
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_tail hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x120d300; deviceAddress = shadow_elems; deviceName = shadow_elems
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_elems hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x160d300; deviceAddress = shadow_sharers; deviceName = shadow_sharers
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_sharers hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/bfs/NY/input/graph_input.dat -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/run/NY/bfs.out u 
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x60d1e0, array = 0x1146b450
GPGPU-Sim PTX:   devPtr32 = c0000000
GPGPU-Sim PTX:   Name corresponding to textureReference: g_graph_node_ref
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 8
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 2, Tx_numbits = 3, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 8 bytes; texel_size_numbits = 3
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc0000000
GPGPU-Sim PTX:   Texel size = 8 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc0000000
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x60d260, array = 0x1146b550
GPGPU-Sim PTX:   devPtr32 = c0211300
GPGPU-Sim PTX:   Name corresponding to textureReference: g_graph_edge_ref
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 8
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 2, Tx_numbits = 3, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 8 bytes; texel_size_numbits = 3
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc0211300
GPGPU-Sim PTX:   Texel size = 8 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc0211300
Starting GPU kernel
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
grid size 1
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff66290a08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff66290a00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff662909f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff662909f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff662909e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff662909e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff66290ac0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff66290ac8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff66290ad0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff66290ad8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff66290ae0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403106 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: reconvergence points for _Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2ec0 (bfs.1.sm_70.ptx:2269) @%p3 bra BB4_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ed8 (bfs.1.sm_70.ptx:2275) cvta.to.global.u64 %rd14, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2fc0 (bfs.1.sm_70.ptx:2304) bra.uni BB4_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ff0 (bfs.1.sm_70.ptx:2314) setp.gt.u32%p5, %r1, 7;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2ff8 (bfs.1.sm_70.ptx:2315) @%p5 bra BB4_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3050 (bfs.1.sm_70.ptx:2339) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3060 (bfs.1.sm_70.ptx:2341) @%p6 bra BB4_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3678 (bfs.1.sm_70.ptx:2614) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3078 (bfs.1.sm_70.ptx:2345) @%p7 bra BB4_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30a0 (bfs.1.sm_70.ptx:2356) mul.wide.s32 %rd22, %r213, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3080 (bfs.1.sm_70.ptx:2346) bra.uni BB4_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3098 (bfs.1.sm_70.ptx:2353) ld.shared.u32 %r213, [%r8];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3090 (bfs.1.sm_70.ptx:2350) bra.uni BB4_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30a0 (bfs.1.sm_70.ptx:2356) mul.wide.s32 %rd22, %r213, 4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x30e8 (bfs.1.sm_70.ptx:2365) @%p8 bra BB4_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3678 (bfs.1.sm_70.ptx:2614) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3118 (bfs.1.sm_70.ptx:2372) @%p9 bra BB4_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3378 (bfs.1.sm_70.ptx:2482) setp.lt.u32%p21, %r20, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3128 (bfs.1.sm_70.ptx:2375) @%p10 bra BB4_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32c0 (bfs.1.sm_70.ptx:2449) tex.1d.v4.s32.s32{%r29, %r99, %r100, %r101}, [g_graph_edge_ref, {%r217}];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3138 (bfs.1.sm_70.ptx:2378) @%p11 bra BB4_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3208 (bfs.1.sm_70.ptx:2416) tex.1d.v4.s32.s32{%r25, %r88, %r89, %r90}, [g_graph_edge_ref, {%r19}];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3140 (bfs.1.sm_70.ptx:2379) bra.uni BB4_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3158 (bfs.1.sm_70.ptx:2386) tex.1d.v4.s32.s32{%r22, %r77, %r78, %r79}, [g_graph_edge_ref, {%r217}];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3150 (bfs.1.sm_70.ptx:2383) bra.uni BB4_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3208 (bfs.1.sm_70.ptx:2416) tex.1d.v4.s32.s32{%r25, %r88, %r89, %r90}, [g_graph_edge_ref, {%r19}];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3188 (bfs.1.sm_70.ptx:2392) @%p12 bra BB4_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3208 (bfs.1.sm_70.ptx:2416) tex.1d.v4.s32.s32{%r25, %r88, %r89, %r90}, [g_graph_edge_ref, {%r19}];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x31a8 (bfs.1.sm_70.ptx:2397) @%p13 bra BB4_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3208 (bfs.1.sm_70.ptx:2416) tex.1d.v4.s32.s32{%r25, %r88, %r89, %r90}, [g_graph_edge_ref, {%r19}];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x31c0 (bfs.1.sm_70.ptx:2401) @%p14 bra BB4_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3208 (bfs.1.sm_70.ptx:2416) tex.1d.v4.s32.s32{%r25, %r88, %r89, %r90}, [g_graph_edge_ref, {%r19}];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x31c8 (bfs.1.sm_70.ptx:2402) bra.uni BB4_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e8 (bfs.1.sm_70.ptx:2410) mad.lo.s32 %r84, %r5, 1600, %r59;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x31e0 (bfs.1.sm_70.ptx:2407) bra.uni BB4_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3208 (bfs.1.sm_70.ptx:2416) tex.1d.v4.s32.s32{%r25, %r88, %r89, %r90}, [g_graph_edge_ref, {%r19}];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3238 (bfs.1.sm_70.ptx:2422) @%p15 bra BB4_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32b8 (bfs.1.sm_70.ptx:2446) add.s32 %r217, %r19, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3258 (bfs.1.sm_70.ptx:2427) @%p16 bra BB4_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32b8 (bfs.1.sm_70.ptx:2446) add.s32 %r217, %r19, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3270 (bfs.1.sm_70.ptx:2431) @%p17 bra BB4_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32b8 (bfs.1.sm_70.ptx:2446) add.s32 %r217, %r19, 1;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x3278 (bfs.1.sm_70.ptx:2432) bra.uni BB4_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3298 (bfs.1.sm_70.ptx:2440) mad.lo.s32 %r95, %r5, 1600, %r59;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x3290 (bfs.1.sm_70.ptx:2437) bra.uni BB4_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32b8 (bfs.1.sm_70.ptx:2446) add.s32 %r217, %r19, 1;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x32f0 (bfs.1.sm_70.ptx:2455) @%p18 bra BB4_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3370 (bfs.1.sm_70.ptx:2479) add.s32 %r217, %r217, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x3310 (bfs.1.sm_70.ptx:2460) @%p19 bra BB4_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3370 (bfs.1.sm_70.ptx:2479) add.s32 %r217, %r217, 1;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x3328 (bfs.1.sm_70.ptx:2464) @%p20 bra BB4_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3370 (bfs.1.sm_70.ptx:2479) add.s32 %r217, %r217, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3330 (bfs.1.sm_70.ptx:2465) bra.uni BB4_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3350 (bfs.1.sm_70.ptx:2473) mad.lo.s32 %r106, %r5, 1600, %r59;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x3348 (bfs.1.sm_70.ptx:2470) bra.uni BB4_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3370 (bfs.1.sm_70.ptx:2479) add.s32 %r217, %r217, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x3380 (bfs.1.sm_70.ptx:2483) @%p21 bra BB4_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3678 (bfs.1.sm_70.ptx:2614) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x33b8 (bfs.1.sm_70.ptx:2492) @%p22 bra BB4_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3438 (bfs.1.sm_70.ptx:2516) add.s32 %r36, %r217, 1;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x33d8 (bfs.1.sm_70.ptx:2497) @%p23 bra BB4_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3438 (bfs.1.sm_70.ptx:2516) add.s32 %r36, %r217, 1;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x33f0 (bfs.1.sm_70.ptx:2501) @%p24 bra BB4_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3438 (bfs.1.sm_70.ptx:2516) add.s32 %r36, %r217, 1;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x33f8 (bfs.1.sm_70.ptx:2502) bra.uni BB4_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3418 (bfs.1.sm_70.ptx:2510) mad.lo.s32 %r117, %r5, 1600, %r59;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x3410 (bfs.1.sm_70.ptx:2507) bra.uni BB4_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3438 (bfs.1.sm_70.ptx:2516) add.s32 %r36, %r217, 1;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x3470 (bfs.1.sm_70.ptx:2523) @%p25 bra BB4_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (bfs.1.sm_70.ptx:2547) add.s32 %r39, %r36, 1;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x3490 (bfs.1.sm_70.ptx:2528) @%p26 bra BB4_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (bfs.1.sm_70.ptx:2547) add.s32 %r39, %r36, 1;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x34a8 (bfs.1.sm_70.ptx:2532) @%p27 bra BB4_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (bfs.1.sm_70.ptx:2547) add.s32 %r39, %r36, 1;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x34b0 (bfs.1.sm_70.ptx:2533) bra.uni BB4_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34d0 (bfs.1.sm_70.ptx:2541) mad.lo.s32 %r128, %r5, 1600, %r59;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x34c8 (bfs.1.sm_70.ptx:2538) bra.uni BB4_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (bfs.1.sm_70.ptx:2547) add.s32 %r39, %r36, 1;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x3528 (bfs.1.sm_70.ptx:2554) @%p28 bra BB4_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a8 (bfs.1.sm_70.ptx:2578) add.s32 %r42, %r39, 1;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x3548 (bfs.1.sm_70.ptx:2559) @%p29 bra BB4_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a8 (bfs.1.sm_70.ptx:2578) add.s32 %r42, %r39, 1;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x3560 (bfs.1.sm_70.ptx:2563) @%p30 bra BB4_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a8 (bfs.1.sm_70.ptx:2578) add.s32 %r42, %r39, 1;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x3568 (bfs.1.sm_70.ptx:2564) bra.uni BB4_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3588 (bfs.1.sm_70.ptx:2572) mad.lo.s32 %r139, %r5, 1600, %r59;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x3580 (bfs.1.sm_70.ptx:2569) bra.uni BB4_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a8 (bfs.1.sm_70.ptx:2578) add.s32 %r42, %r39, 1;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x35e0 (bfs.1.sm_70.ptx:2585) @%p31 bra BB4_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3660 (bfs.1.sm_70.ptx:2609) add.s32 %r217, %r42, 1;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x3600 (bfs.1.sm_70.ptx:2590) @%p32 bra BB4_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3660 (bfs.1.sm_70.ptx:2609) add.s32 %r217, %r42, 1;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x3618 (bfs.1.sm_70.ptx:2594) @%p33 bra BB4_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3660 (bfs.1.sm_70.ptx:2609) add.s32 %r217, %r42, 1;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x3620 (bfs.1.sm_70.ptx:2595) bra.uni BB4_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3640 (bfs.1.sm_70.ptx:2603) mad.lo.s32 %r150, %r5, 1600, %r59;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x3638 (bfs.1.sm_70.ptx:2600) bra.uni BB4_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3660 (bfs.1.sm_70.ptx:2609) add.s32 %r217, %r42, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x3670 (bfs.1.sm_70.ptx:2611) @%p34 bra BB4_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3678 (bfs.1.sm_70.ptx:2614) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x3688 (bfs.1.sm_70.ptx:2616) @!%p1 bra BB4_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3910 (bfs.1.sm_70.ptx:2771) bar.sync 0;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x3690 (bfs.1.sm_70.ptx:2617) bra.uni BB4_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3698 (bfs.1.sm_70.ptx:2620) mov.u32 %r167, 0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x3928 (bfs.1.sm_70.ptx:2774) @%p35 bra BB4_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b38 (bfs.1.sm_70.ptx:2871) ret;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x3940 (bfs.1.sm_70.ptx:2778) @%p36 bra BB4_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b38 (bfs.1.sm_70.ptx:2871) ret;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x3948 (bfs.1.sm_70.ptx:2779) bra.uni BB4_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a60 (bfs.1.sm_70.ptx:2830) setp.ge.s32%p37, %r218, %r47;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x3960 (bfs.1.sm_70.ptx:2784) @%p39 bra BB4_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fc8 (bfs.1.sm_70.ptx:2307) bar.sync 0;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x3a50 (bfs.1.sm_70.ptx:2826) @%p40 bra BB4_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a58 (bfs.1.sm_70.ptx:2827) bra.uni BB4_62;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x3a58 (bfs.1.sm_70.ptx:2827) bra.uni BB4_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fc8 (bfs.1.sm_70.ptx:2307) bar.sync 0;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x3a68 (bfs.1.sm_70.ptx:2831) @%p37 bra BB4_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b38 (bfs.1.sm_70.ptx:2871) ret;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x3b30 (bfs.1.sm_70.ptx:2868) @%p38 bra BB4_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b38 (bfs.1.sm_70.ptx:2871) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_'.
GPGPU-Sim PTX: pushing kernel '_Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 112KB
Destroy streams for kernel 1: size 0
kernel_name = _Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 3541909
gpu_sim_insn = 6818416
gpu_ipc =       1.9251
gpu_tot_sim_cycle = 3541909
gpu_tot_sim_insn = 6818416
gpu_tot_ipc =       1.9251
gpu_tot_issued_cta = 1
gpu_occupancy = 24.9983% 
gpu_tot_occupancy = 24.9983% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1166
partiton_level_parallism_total  =       0.1166
partiton_level_parallism_util =       1.0059
partiton_level_parallism_util_total  =       1.0059
L2_BW  =       4.6911 GB/Sec
L2_BW_total  =       4.6911 GB/Sec
gpu_total_sim_rate=2475
############## bottleneck_stats #############
cycles: core 3541909, icnt 3541909, l2 3541909, dram 2659560
gpu_ipc	1.925
gpu_tot_issued_cta = 1, average cycles = 3541909
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 21577 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 1926 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.000	1
L1D data util	0.001	1	0.112	0
L1D tag util	0.000	1	0.031	0
L2 data util	0.002	64	0.005	2
L2 tag util	0.001	64	0.003	2
n_l2_access	 335293
icnt s2m util	0.000	0	0.000	2	flits per packet: -nan
icnt m2s util	0.000	0	0.000	2	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	32	0.001	1

latency_l1_hit:	63200, num_l1_reqs:	3160
L1 hit latency:	20
latency_l2_hit:	59688411, num_l2_reqs:	297203
L2 hit latency:	200
latency_dram:	11812921, num_dram_reqs:	38090
DRAM latency:	310

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.608
thread slot	1.000
TB slot    	0.125
L1I tag util	0.001	1	0.069	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.000	1	0.032	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.001	1	0.085	0

smem port	0.000	1

n_reg_bank	16
reg port	0.028	16	0.041	1
L1D tag util	0.000	1	0.031	0
L1D fill util	0.000	1	0.010	0
n_l1d_mshr	4096
L1D mshr util	0.000	1
n_l1d_missq	16
L1D missq util	0.000	1
L1D hit rate	0.029
L1D miss rate	0.971
L1D rsfail rate	0.000
L2 tag util	0.001	64	0.003	2
L2 fill util	0.000	64	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	64	0.000	0
L2 missq util	0.000	64	0.000	2
L2 hit rate	0.886
L2 miss rate	0.114
L2 rsfail rate	0.000

dram activity	0.001	32	0.005	1

load trans eff	0.133
load trans sz	32.000
load_useful_bytes 926772, load_transaction_bytes 6993504, icnt_m2s_bytes 0
n_gmem_load_insns 23595, n_gmem_load_accesses 218547
n_smem_access_insn 56316, n_smem_accesses 69008

tmp_counter/12	0.002

run 0.008, fetch 0.000, sync 0.898, control 0.001, data 0.092, struct 0.002
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 108466, Miss = 105306, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 108466
	L1D_total_cache_misses = 105306
	L1D_total_cache_miss_rate = 0.9709
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 164666
	L1T_total_cache_misses = 15209
	L1T_total_cache_miss_rate = 0.0924
	L1T_total_cache_pending_hits = 149457
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17379
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 149457
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15209
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44411
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 164666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64055

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
72644, 49988, 47115, 43674, 38330, 36572, 33957, 27455, 22557, 16962, 12072, 10062, 8814, 8633, 7783, 6726, 
gpgpu_n_tot_thrd_icount = 14187008
gpgpu_n_tot_w_icount = 443344
gpgpu_n_stall_shd_mem = 538723
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 208474
gpgpu_n_mem_write_global = 189375
gpgpu_n_mem_texture = 15209
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 231693
gpgpu_n_store_insn = 112460
gpgpu_n_shmem_insn = 989107
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 180745
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12692
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 100859
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 273701
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:127185	W0_Idle:10553836	W0_Scoreboard:3023267	W1:49850	W2:29021	W3:24782	W4:21044	W5:17228	W6:16764	W7:14248	W8:15245	W9:10831	W10:8739	W11:7077	W12:5314	W13:4610	W14:3753	W15:3466	W16:3477	W17:3265	W18:3430	W19:3552	W20:3532	W21:3371	W22:3373	W23:3212	W24:3841	W25:3239	W26:3319	W27:2695	W28:4183	W29:3247	W30:4224	W31:2952	W32:156460
single_issue_nums: WS0:142345	WS1:112155	WS2:100927	WS3:87917	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 274704 {8:34338,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3564760 {8:125320,40:64055,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 6965440 {40:174136,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 121672 {8:15209,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1373520 {40:34338,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1515000 {8:189375,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 6965440 {40:174136,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2433440 {40:60836,}
maxmflatency = 769 
max_icnt2mem_latency = 25 
maxmrqlatency = 81 
max_icnt2sh_latency = 218 
averagemflatency = 350 
avg_icnt2mem_latency = 6 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 8 
mrq_lat_table:10953 	5412 	2560 	82 	1395 	3092 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	307139 	28077 	123469 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	314544 	121 	0 	98393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	342516 	31197 	25955 	23954 	20243 	13012 	1808 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3703 	259 	2072 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        52         0         8         0         0         0         0         0         0         0        64        64         0         0 
dram[1]:         8        16         0         0         4         0         0         0         0         0         0         0         0        48         0         0 
dram[2]:        20        16         0         0        12         0         0         0         0         0         0         0        52        56         0         0 
dram[3]:        24        20         0        40        16         0         0         0         0         0         0         0         0        52        64         0 
dram[4]:        16        24         0        44         4         0         0         8         0         0         0         0        52        64         0        64 
dram[5]:        16        28        44        44        20         0         0         0         0         0         0         0        52         0        64         0 
dram[6]:        16        24         0        40        16         0         0         0         0         0         0         0        52        64         0        64 
dram[7]:        28        24        40        40        16         8         0         0         0         0         0         0        48        64         0        64 
dram[8]:        20        16         0        40         4         0         0         0         0         0         0         4         0        56         0        64 
dram[9]:        20        24        44        40         8         8         0         0         0         0         0         0         0        52         0         0 
dram[10]:        20        24        40        40         0         4         0         4         0         0         0         0        52        64        64         0 
dram[11]:        16        24        40        36         0         4         4         0         0         0         0         0        52         0        64         0 
dram[12]:        24        20        32        36        20         8         0         8         0         0         0         0        52         0        64         0 
dram[13]:        16        24        40        32        16        28         0         8         0         0         0         0         0         0         0         0 
dram[14]:        28        24        32        36        16         0         0         4         0         0         0         0         0         0        64         0 
dram[15]:        24        24        36        36        16         4         0         0         0         0         0         0        48        56        64         0 
dram[16]:        32        24        32         0         8         0         0         4         0         0         0         0         0        48        64         0 
dram[17]:        24        16        32         0         4        32         0         0         0         0         0         0        56        52        64        64 
dram[18]:        20        20        32        32        24         8         0         8         0         0         0         0        56        56         0         0 
dram[19]:        16        20         0         0        12         0         0         0         0         0         0         0        56         0         0         0 
dram[20]:        16        16        32         0         4        28         0         0         0         0         0         0        60        48        64         0 
dram[21]:        24        12         0         0         0        12         0         0         0         0         0         1        48        56        64        64 
dram[22]:        24        12         0         0         0        32         0         0         0         0         0         0        40        56        64        64 
dram[23]:        20        20         0         0         0         0         0         0         0         0         0         0         0        64         0         0 
dram[24]:        16        20         0        36         0        24         0         0         0         0         0         0        48        64         0        64 
dram[25]:        12        20         0         0         0        24         0         0         0         0         0         4        60        56         0        64 
dram[26]:        20        28        36         0         0         0         0         0         0         0         0         0        56        56         0         0 
dram[27]:        32        24         0        36         0        16         0         0         0         0         0         0        40        48        64         0 
dram[28]:        24        20        40         0         0        16         0         0         0         0         0         0        56        64         0        64 
dram[29]:        24        16        40         0         0         0         0         0         0         0         0         0        52        56        64        64 
dram[30]:        24        16        32         0         0        16         0         0         0         0         0         0         0        64         0        64 
dram[31]:        24        16         0         0         0        16         0         0         0         0         0         0        60        56         0        64 
maximum service time to same row:
dram[0]:   1596783    897656   3418408    311005   2914050   3051033   3221193   3188618   3474924   3357643         0   3491404   1789808   1891062   1126820   1112827 
dram[1]:     17543   1669848    186567    226618   3126118   3048339         0   3221106   3510142         0         0         0   1416520   2111745   1228680    886303 
dram[2]:   1239167   2162556    214914    227511   3141680   2957865   3237017   3269524   3527320         0         0   3172959   1773246   1790493   1272309   1213981 
dram[3]:   1684066   2078906    483099   3189121   3064324   2943375         0   3221193   3320675         0   2883467   2854145   1445165   2039702   2079059   1084191 
dram[4]:   1509168   1904390    439913   3229243   3109807   3094296   3388172   3189438   3303977         0         0   3422934   2059216   1891394   1170519   2331447 
dram[5]:   1611282   1833972   2898422   3327113   3094014   2973690         0   3456135   3457383         0         0   3473574   1558991   1344814   2048407    857439 
dram[6]:   1552919   1444797    483142   3285272   3160228   3018072   3491685         0   3457279   3531032   3143611   3439131   1723719   1621831   1070036   2455403 
dram[7]:   1625565   1701308   2921504   3294233   3159583   3062645   3438957   3354794   3443323   3531916   3222979   3422123   1778645   1849575   1069966   2471672 
dram[8]:   1581127   1947028    338789   3124538   3093783   3125698   3306430   3388291   3337972         0         0   3156123   1257940   2137963   1112739   2415997 
dram[9]:   1655683   1860426   3100203   3096261   2914168   3094650   3388091   3473765   3339238         0   2942517   3388291   1388132   2056809   1155887    857468 
dram[10]:   1552819   1186907   3010037   3074559   3018071   3093586   3388424   3224127   3304114         0         0   3422849   2109495   1662796   2135043    857472 
dram[11]:   1669688   1546723   3049805   3041213   3110261   3189441   3371256   3422179   3254302   3443544         0   3405698   1721281    814186   2091158   1141456 
dram[12]:   2099596   1547570   2773609   2873028   3003372   3172654         0   3456136   3375651   3079595   2988763   3353825   2327502   1242999   2019314   1199601 
dram[13]:   1812561   1574784   3022509   3063223   2943929   3094136   3457119   3143639   3389139   3407452   2737079   3336906   1026943    886218   1330565   1084141 
dram[14]:   2400012   1524290   2604283   3032219   3049430   3175625         0   3173300   3376000   3461113         0   3253383   1530382   1645112   2158508   1026963 
dram[15]:   1921550   1698178   2883356   2995998   3079021   3172569         0   3319938   3406219   3513309         0   3204963   2205634   1679852   2120123   1026963 
dram[16]:   2114628   1683918   3123421    367505   2929133   3142053         0   3303660   3372343   3475086         0   3457118    957446   2109246   2549553    943621 
dram[17]:   2039579   1990999   2643365    338784   2987772   2957323         0   3456625   3320741         0         0   3422641   2066181   1768619   2456927   2353404 
dram[18]:   2041723   2106775   2664614   2992256   2988876   3078946         0   3354649   3304495         0         0   3439325   2194436   2364817    914836    943586 
dram[19]:   2055823   2102550    555453    255104   2942492   3048185         0   3473994   3270472         0         0   3388628   2205605   1473626    871687    943509 
dram[20]:   2100932   1581019   2649920    311004   2987242   2988788   3140813   3525938   3321836         0         0   3405204   2002408   2165275   2606387   1084121 
dram[21]:   1940829   1789483    628748    311002   3189589   3078783         0         0   3287299         0   3527150   2281397   1763070   2180345   2628825   2327959 
dram[22]:   2018814   1922153    556706    325725   3175945   3078641         0         0   3274064         0   3474631   3156669   1872135   1591917   2577035   2432476 
dram[23]:   1944003   1866303    644545    367458   3156919   3078638         0   3269520   3257284         0         0   2737162   1286858   1908516    914944    814260 
dram[24]:   1986780   1447302    657442   3116816   3141684   3019044         0         0   3206301         0         0   3302889   1876377   1544529    842708   2529569 
dram[25]:   2029183   2073126    671803    424551   3109980   2914124   3140813         0   3190091         0         0   3457115   1985690   1542585    786025   2222037 
dram[26]:   2116555   2171192   2723773    441647   3063347   2884901   3336837   3286248   3191014         0         0   3509368   2066871   1559019    743844   1098524 
dram[27]:   1726027   2099081    657535   2951545   3079596   3033084   3303187   3491829   3238795         0         0   3406034   1745279   1592986   2741299   1126921 
dram[28]:   1625528   2011929   2863576    409939   3048492   2870152         0         0         0   3474925         0   3320544   2006680   1947193    842752   2384875 
dram[29]:   1165788   2100242   3215265    227491   3035573   2899212         0         0         0   3356098   3509115   2722398   1756619   1602233   2664305   2306270 
dram[30]:    948127   1981028   2766985    171075   3066081   2900865         0         0         0   3337970         0   3319935   1345044   2232056   1141452   2284256 
dram[31]:    940217   1994299    353472    158917   3003452   2915684   3339951         0         0   3339238         0   3237278   1750608   1621955    871626   2408897 
average row accesses per activate:
dram[0]:  7.500000  8.000000 28.000000 40.000000 20.000000 36.000000  4.000000  4.000000 12.000000  4.000000      -nan  4.000000 34.000000 34.000000 64.000000 64.000000 
dram[1]:  4.027778  9.600000 52.000000 40.000000 17.333334 32.000000      -nan  8.000000  8.000000      -nan      -nan      -nan 60.000000 16.000000 64.000000 64.000000 
dram[2]: 12.000000  8.333333 48.000000 44.000000 17.333334 36.000000  4.000000  8.000000  8.000000      -nan      -nan  4.000000 28.000000 21.333334 64.000000 64.000000 
dram[3]: 15.428572 10.000000 44.000000 22.000000 13.333333 36.000000      -nan  8.000000 12.000000      -nan  4.000000  8.000000 60.000000 14.400000 34.000000 64.000000 
dram[4]:  8.615385 10.666667 44.000000 24.000000 16.000000 32.000000  4.000000  6.000000 20.000000      -nan      -nan  4.000000 21.333334 34.000000 64.000000 34.000000 
dram[5]:  9.666667  8.333333 26.000000 24.000000  9.333333 32.000000      -nan  4.000000  8.000000      -nan      -nan  4.000000 30.000000 64.000000 34.000000 64.000000 
dram[6]: 10.000000  6.857143 44.000000 24.000000  9.333333 32.000000  4.000000      -nan  8.000000  4.000000  4.000000  8.000000 22.666666 36.000000 64.000000 34.000000 
dram[7]: 10.800000  8.363636 24.000000 24.000000  8.800000 20.000000  4.000000  4.000000  8.000000  4.000000  8.000000 16.000000 20.000000 34.000000 64.000000 34.000000 
dram[8]:  8.307693  6.769231 44.000000 24.000000 10.000000 32.000000  4.000000  4.000000  8.000000      -nan      -nan  6.666667 56.000000 24.000000 64.000000 36.000000 
dram[9]:  7.200000  7.333333 26.000000 24.000000  8.000000 13.333333  8.000000  8.000000  8.000000      -nan  4.000000 16.000000 56.000000 18.000000 64.000000 64.000000 
dram[10]:  9.000000 10.500000 24.000000 24.000000 36.000000 20.000000  8.000000  6.000000  8.000000      -nan      -nan 16.000000 20.000000 34.000000 34.000000 64.000000 
dram[11]:  8.000000  7.333333 22.000000 16.000000 36.000000 18.000000  4.000000  8.000000  8.000000  8.000000      -nan 12.000000 22.666666 56.000000 36.000000 64.000000 
dram[12]:  8.571428  7.692307 14.666667 17.333334 14.666667 20.000000      -nan  6.000000  8.000000 16.000000  4.000000 16.000000 16.000000 64.000000 34.000000 64.000000 
dram[13]:  7.250000 11.500000 22.000000 16.000000 14.666667 10.000000  4.000000  8.000000  8.000000  8.000000  8.000000  8.000000 60.000000 64.000000 64.000000 64.000000 
dram[14]:  9.333333 14.285714 16.000000 16.000000 10.000000 32.000000      -nan  6.000000  8.000000  8.000000      -nan 12.000000 60.000000 64.000000 34.000000 64.000000 
dram[15]:  8.285714 14.285714 16.000000 17.333334 12.000000 18.000000      -nan  8.000000  8.000000  4.000000      -nan 16.000000 20.000000 14.400000 34.000000 64.000000 
dram[16]:  8.000000  8.727273 13.000000 36.000000 10.400000 32.000000      -nan  4.000000  8.000000  8.000000      -nan  8.000000 56.000000 16.000000 34.000000 64.000000 
dram[17]: 11.555555  9.000000 13.000000 32.000000 13.333333 13.333333      -nan  4.000000  8.000000      -nan      -nan  4.000000 30.000000 22.666666 34.000000 36.000000 
dram[18]: 10.400000  9.230769 16.000000 18.000000 12.000000 13.333333      -nan  6.000000  8.000000      -nan      -nan  8.000000 30.000000 30.000000 64.000000 64.000000 
dram[19]:  8.923077  9.333333 40.000000 36.000000 12.000000 32.000000      -nan  4.000000  8.000000      -nan      -nan  4.000000 30.000000 60.000000 64.000000 64.000000 
dram[20]:  6.823529  8.307693 14.666667 32.000000 20.000000 14.666667  4.000000  4.000000  8.000000      -nan      -nan  4.000000 34.000000 25.333334 36.000000 64.000000 
dram[21]: 10.000000  7.250000 40.000000 32.000000 32.000000  8.000000      -nan      -nan  8.000000      -nan  4.000000  2.500000 21.333334 20.000000 36.000000 36.000000 
dram[22]: 10.400000  6.315790 44.000000 32.000000 32.000000 18.000000      -nan      -nan  8.000000      -nan  4.000000 12.000000 20.000000 18.000000 34.000000 36.000000 
dram[23]:  9.000000 10.000000 48.000000 40.000000 32.000000 32.000000      -nan  4.000000  8.000000      -nan      -nan  4.000000 60.000000 34.000000 64.000000 64.000000 
dram[24]:  6.666667  7.466667 40.000000 20.000000 32.000000 14.666667      -nan      -nan  8.000000      -nan      -nan  8.000000 16.000000 38.000000 64.000000 36.000000 
dram[25]:  6.666667  8.285714 40.000000 36.000000 32.000000  9.600000  8.000000      -nan  8.000000      -nan      -nan  4.000000 34.000000 20.000000 64.000000 38.000000 
dram[26]:  8.000000 19.333334 14.666667 40.000000 36.000000 32.000000  8.000000  8.000000  8.000000      -nan      -nan  4.000000 17.000000 22.666666 64.000000 64.000000 
dram[27]:  8.000000 13.000000 40.000000 16.000000 36.000000  8.800000  8.000000  8.000000 12.000000      -nan      -nan  8.000000 14.400000 22.666666 34.000000 64.000000 
dram[28]:  8.285714  9.090909 22.000000 52.000000 32.000000  8.000000      -nan      -nan      -nan  4.000000      -nan  8.000000 22.666666 36.000000 64.000000 34.000000 
dram[29]:  9.000000  7.000000 22.000000 52.000000 36.000000 36.000000      -nan      -nan      -nan 12.000000  4.000000 12.000000 22.666666 22.666666 34.000000 36.000000 
dram[30]:  8.307693  9.454545 14.666667 44.000000 32.000000 14.666667      -nan      -nan      -nan  8.000000      -nan  8.000000 64.000000 36.000000 64.000000 36.000000 
dram[31]: 10.400000  9.454545 40.000000 56.000000 40.000000 14.666667  4.000000      -nan      -nan  8.000000      -nan  8.000000 34.000000 32.000000 64.000000 38.000000 
average row locality = 23503/1920 = 12.241146
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       120       104        56        40        60        36         4         4        12         4         0         4        68        68        64        64 
dram[1]:       104        96        52        40        52        32         0         8         8         0         0         0        60        64        64        64 
dram[2]:       108       100        48        44        52        36         4         8         8         0         0         4        56        64        64        64 
dram[3]:       108       100        44        44        40        36         0         8        12         0         4         8        60        72        68        64 
dram[4]:       112        96        44        48        32        32         4        12        20         0         0         4        64        68        64        68 
dram[5]:       116       100        52        48        28        32         0         4         8         0         0         4        60        64        68        64 
dram[6]:       120        96        44        48        28        32         4         0         8         4         4         8        68        72        64        68 
dram[7]:       108        92        48        48        44        40         4         4         8         4         8        16        60        68        64        68 
dram[8]:       108        88        44        48        40        32         4         4         8         0         0        20        56        72        64        72 
dram[9]:       108        88        52        48        40        40         8         8         8         0         4        16        56        72        64        64 
dram[10]:       108        84        48        48        36        40         8        12         8         0         0        16        60        68        68        64 
dram[11]:       112        88        44        48        36        36        12         8         8         8         0        12        68        56        72        64 
dram[12]:       120       100        44        52        44        40         0        12         8        16         4        16        64        64        68        64 
dram[13]:       116        92        44        48        44        40         4        16         8         8         8         8        60        64        64        64 
dram[14]:       112       100        48        48        40        32         0        12         8         8         0        12        60        64        68        64 
dram[15]:       116       100        48        52        36        36         0         8         8         4         0        16        60        72        68        64 
dram[16]:       120        96        52        36        52        32         0        12         8         8         0         8        56        64        68        64 
dram[17]:       104       108        52        32        40        40         0         4         8         0         0         4        60        68        68        72 
dram[18]:       104       120        48        36        36        40         0        12         8         0         0         8        60        60        64        64 
dram[19]:       116       112        40        36        48        32         0         4         8         0         0         4        60        60        64        64 
dram[20]:       116       108        44        32        40        44         4         4         8         0         0         4        68        76        72        64 
dram[21]:       100       116        40        32        32        40         0         0         8         0         4         5        64        80        72        72 
dram[22]:       104       120        44        32        32        36         0         0         8         0         4        12        60        72        68        72 
dram[23]:       108       120        48        40        32        32         0         4         8         0         0         4        60        68        64        64 
dram[24]:       120       112        40        40        32        44         0         0         8         0         0         8        64        76        64        72 
dram[25]:       120       116        40        36        32        48         8         0         8         0         0         8        68        80        64        76 
dram[26]:       128       116        44        40        36        32         8         8         8         0         0         4        68        68        64        64 
dram[27]:       120       104        40        48        36        44         8         8        12         0         0         8        72        68        68        64 
dram[28]:       116       100        44        52        32        40         0         0         0         4         0         8        68        72        64        68 
dram[29]:       108       112        44        52        36        36         0         0         0        12         4        12        68        68        68        72 
dram[30]:       108       104        44        44        32        44         0         0         0         8         0         8        64        72        64        72 
dram[31]:       104       104        40        56        40        44         4         0         0         8         0         8        68        64        64        76 
total dram reads = 21577
min_bank_accesses = 0!
chip skew: 716/644 = 1.11
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1926         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1926
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      12945     14868       855      1294       625      3152      3620      6063      3720     14053    none      106659      2767      2924       662       605
dram[1]:       1289     16052       936      1283       688      3500    none        2087      5742    none      none      none        3261      3040       599       651
dram[2]:      22801     15384      1117      1631       931      3021      3304      3875      5307    none      none      114265      3405      2827       549       742
dram[3]:      21181     15390      1205      1725       761      3230    none        5356      4700    none      113318     57115      3201      2427       553       622
dram[4]:      19245     15976      1061      1379      1379      2940      3513      2766      3151    none      none      114581      3185      1962       632       773
dram[5]:      16212     15410       993      1535      1242      3825    none        6230      6055    none      none      115824      3446      2124       575       578
dram[6]:      13928     16044       789      1535      1200      3561      7229    none        6177     14673    114475     57622      3256      1939       645       579
dram[7]:      14894     16813       672      1700      1405      1968      8635      3298      6139     15827     59280     27998      4337      1954       576       634
dram[8]:      14723     17502       699      1647      1967      2314      6549      3886      7019    none      none       23406      4475      1672       567       729
dram[9]:      14386     17530       661      1452      1992      1948      1862      2127      7260    none      116225     28467      4344      1880       560       624
dram[10]:      14315     18251       632      1235      1326      1946      1854      2792      7641    none      none       28217      3912      2074       592       684
dram[11]:      13779     17435       671      1204      1430      1904      1667      3841      6918      8841    none       39527      3552      2368       547       621
dram[12]:      12882     15415       673      1295      1801      2857    none        4346      9452      4518    116541     29304      4276      2032       586       612
dram[13]:      13328     16717       827      1617      1915      2943      3616      5163      8440      7461     60579     57641      4088      1861       530       615
dram[14]:      13748     15438      1255      1666      1466      2786    none        1722      5991      8930    none       38370      3864      1453       549       683
dram[15]:      13302     15398      1357      1434      1878      2954    none        3030      5680     15942    none       28812      3464      1197       569       659
dram[16]:      12862     16117      1198      1781       790      3117    none        1618      6725      8120    none       56663      4382      1161       543       688
dram[17]:      14753     14349      1477      2061       819      2995    none        3136      6361    none      none      113580      4086      1258       506       563
dram[18]:      14794     12966      1582      1579       833      3052    none        1529      7672    none      none       57701      4266      1306       568       612
dram[19]:      13278     13827      1768      1278       720      2880    none        5042      8188    none      none      112957      4347      1888       687       644
dram[20]:      13325     14311      1689      1041       758      1861      3281      8084      9779    none      none      113041      3203      1584       605       579
dram[21]:      15409     13383      1837       806       911      1998    none      none        7545    none      117713     92618      3712      1581       569       588
dram[22]:      14802     12955      1669       954       863      2382    none      none       10999    none      118554     39123      4005      1704       662       576
dram[23]:      14273     12957      1582       724      1113      3186    none       16107      9727    none      none      119182      3958      1212       532       597
dram[24]:      12907     13836      1809       886      2433      2723    none      none        7418    none      none       61598      3235      1064       572       579
dram[25]:      12890     13365      1911       753      2640      2334      2393    none        7549    none      none       62271      2935      1202       591       576
dram[26]:      12116     13352      1496       950      2339      2922      3193      2139      7349    none      none      119692      3177      1305       635       687
dram[27]:      12876     14854      1885       851      3151      2534      2711      2071      5480    none      none       61156      3426      1404       515       614
dram[28]:      13329     15417      1815       862      3577      2214    none      none      none       17351    none       62194      3674      1427       570       622
dram[29]:      14266     13791      1263       946      3062      1809    none      none      none        7070    109315     42326      3488      1589       670       610
dram[30]:      14279     14829      1291      1240      3442      1075    none      none      none       13491    none       63041      4215      1582       621       659
dram[31]:      14748     14861      1192      1097      2908       726      3406    none      none       12261    none       61065      3297      1569       743       622
maximum mf latency per bank:
dram[0]:        768       769       438       413       464       440       470       440       410       470       304       469       436       552       439       427
dram[1]:        769       769       410       410       489       476       239       475       482       302       304       301       477       435       465       446
dram[2]:        769       769       439       517       439       418       446       476       475       279       311       418       477       439       456       474
dram[3]:        769       769       413       514       478       472       241       473       412       255       419       440       437       477       447       445
dram[4]:        769       769       424       502       439       419       442       426       409       239       344       424       442       476       504       442
dram[5]:        769       769       457       486       473       489       226       411       410       275       351       410       449       468       474       455
dram[6]:        769       769       410       486       439       428       410       259       410       410       417       458       454       471       447       452
dram[7]:        769       769       471       437       517       462       423       410       411       410       421       456       440       523       484       499
dram[8]:        769       769       410       427       507       521       411       445       410       282       329       469       466       456       450       530
dram[9]:        769       769       496       433       499       438       441       456       410       243       437       450       474       477       442       462
dram[10]:        769       769       501       438       490       463       437       436       410       304       330       445       515       524       441       445
dram[11]:        769       769       427       499       465       432       427       459       419       506       344       427       492       453       426       480
dram[12]:        769       769       427       436       471       426       184       478       416       421       409       518       466       455       528       451
dram[13]:        769       769       426       453       518       443       429       428       410       497       457       547       434       457       460       432
dram[14]:        769       769       478       451       433       490       191       431       437       476       328       463       466       452       453       432
dram[15]:        769       769       449       455       453       456       185       425       413       411       328       481       455       454       488       440
dram[16]:        769       769       490       412       480       453       323       496       442       410       305       432       461       522       432       429
dram[17]:        769       769       461       411       427       497       356       421       409       271       321       413       504       462       447       499
dram[18]:        769       769       441       555       490       497       349       426       446       270       302       484       465       456       452       456
dram[19]:        769       769       451       511       474       437       270       409       410       321       320       417       577       474       475       490
dram[20]:        769       769       440       414       439       443       426       419       410       340       294       449       478       453       478       435
dram[21]:        769       769       412       413       425       443       184       337       493       354       414       425       477       448       495       459
dram[22]:        769       769       410       409       409       434       255       351       409       326       430       415       450       457       457       453
dram[23]:        769       769       486       467       429       411       213       471       430       279       343       417       447       460       440       422
dram[24]:        769       769       471       427       411       484       217       312       414       348       330       428       509       530       454       474
dram[25]:        769       769       457       417       444       533       431       354       411       340       347       435       450       535       436       449
dram[26]:        769       769       452       410       411       412       554       460       442       334       345       410       448       467       418       486
dram[27]:        769       769       499       475       477       508       474       465       409       350       350       410       445       453       454       464
dram[28]:        769       769       483       497       417       453       252       188       239       411       311       425       474       449       455       450
dram[29]:        769       769       429       435       410       474       247       328       222       409       427       429       444       470       506       433
dram[30]:        769       769       437       498       467       501       192       213       250       409       302       424       454       439       444       509
dram[31]:        769       769       409       496       442       442       541       191       226       410       302       431       440       512       453       570
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658774 n_act=47 n_pre=32 n_ref_event=0 n_req=708 n_rd=708 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002662
n_activity=4602 dram_eff=0.1538
bk0: 120a 2659100i bk1: 104a 2659183i bk2: 56a 2659486i bk3: 40a 2659520i bk4: 60a 2659457i bk5: 36a 2659523i bk6: 4a 2659545i bk7: 4a 2659545i bk8: 12a 2659539i bk9: 4a 2659545i bk10: 0a 2659560i bk11: 4a 2659545i bk12: 68a 2659475i bk13: 68a 2659475i bk14: 64a 2659506i bk15: 64a 2659501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933616
Row_Buffer_Locality_read = 0.933616
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017404
Bank_Level_Parallism_Col = 1.006392
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006392 

BW Util details:
bwutil = 0.000266 
total_CMD = 2659560 
util_bw = 708 
Wasted_Col = 1058 
Wasted_Row = 360 
Idle = 2657434 

BW Util Bottlenecks: 
RCDc_limit = 558 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 507 
rwq = 0 
CCDLc_limit_alone = 507 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658774 
Read = 708 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 32 
n_ref = 0 
n_req = 708 
total_req = 708 

Dual Bus Interface Util: 
issued_total_row = 79 
issued_total_col = 708 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001272 
queue_avg = 0.001268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00126788
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2655942 n_act=530 n_pre=518 n_ref_event=0 n_req=2570 n_rd=644 n_rd_L2_A=0 n_write=0 n_wr_bk=1926 bw_util=0.0009663
n_activity=38016 dram_eff=0.0676
bk0: 104a 2648806i bk1: 96a 2659259i bk2: 52a 2659509i bk3: 40a 2659522i bk4: 52a 2659465i bk5: 32a 2659530i bk6: 0a 2659560i bk7: 8a 2659542i bk8: 8a 2659543i bk9: 0a 2659560i bk10: 0a 2659560i bk11: 0a 2659560i bk12: 60a 2659506i bk13: 64a 2659432i bk14: 64a 2659501i bk15: 64a 2659500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794163
Row_Buffer_Locality_read = 0.923913
Row_Buffer_Locality_write = 0.750779
Bank_Level_Parallism = 1.001979
Bank_Level_Parallism_Col = 1.002432
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.780059
GrpLevelPara = 1.002432 

BW Util details:
bwutil = 0.000966 
total_CMD = 2659560 
util_bw = 2570 
Wasted_Col = 5361 
Wasted_Row = 6216 
Idle = 2645413 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 4329 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 456 
rwq = 0 
CCDLc_limit_alone = 456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2655942 
Read = 644 
Write = 0 
L2_Alloc = 0 
L2_WB = 1926 
n_act = 530 
n_pre = 518 
n_ref = 0 
n_req = 2570 
total_req = 2570 

Dual Bus Interface Util: 
issued_total_row = 1048 
issued_total_col = 2570 
Row_Bus_Util =  0.000394 
CoL_Bus_Util = 0.000966 
Either_Row_CoL_Bus_Util = 0.001360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00147393
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658838 n_act=38 n_pre=24 n_ref_event=0 n_req=660 n_rd=660 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002482
n_activity=4134 dram_eff=0.1597
bk0: 108a 2659277i bk1: 100a 2659211i bk2: 48a 2659516i bk3: 44a 2659515i bk4: 52a 2659462i bk5: 36a 2659523i bk6: 4a 2659545i bk7: 8a 2659542i bk8: 8a 2659542i bk9: 0a 2659560i bk10: 0a 2659560i bk11: 4a 2659545i bk12: 56a 2659482i bk13: 64a 2659453i bk14: 64a 2659502i bk15: 64a 2659502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942424
Row_Buffer_Locality_read = 0.942424
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000248 
total_CMD = 2659560 
util_bw = 660 
Wasted_Col = 935 
Wasted_Row = 288 
Idle = 2657677 

BW Util Bottlenecks: 
RCDc_limit = 456 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 479 
rwq = 0 
CCDLc_limit_alone = 479 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658838 
Read = 660 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 24 
n_ref = 0 
n_req = 660 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 660 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00101821
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658836 n_act=37 n_pre=23 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002512
n_activity=4055 dram_eff=0.1647
bk0: 108a 2659328i bk1: 100a 2659260i bk2: 44a 2659517i bk3: 44a 2659491i bk4: 40a 2659472i bk5: 36a 2659522i bk6: 0a 2659560i bk7: 8a 2659542i bk8: 12a 2659539i bk9: 0a 2659560i bk10: 4a 2659545i bk11: 8a 2659542i bk12: 60a 2659503i bk13: 72a 2659399i bk14: 68a 2659478i bk15: 64a 2659504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944611
Row_Buffer_Locality_read = 0.944611
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026403
Bank_Level_Parallism_Col = 1.007138
Bank_Level_Parallism_Ready = 1.001497
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007138 

BW Util details:
bwutil = 0.000251 
total_CMD = 2659560 
util_bw = 668 
Wasted_Col = 907 
Wasted_Row = 243 
Idle = 2657742 

BW Util Bottlenecks: 
RCDc_limit = 437 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658836 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 23 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 668 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000272 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.005525 
queue_avg = 0.000961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000961061
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658824 n_act=41 n_pre=27 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002512
n_activity=4249 dram_eff=0.1572
bk0: 112a 2659176i bk1: 96a 2659281i bk2: 44a 2659517i bk3: 48a 2659488i bk4: 32a 2659501i bk5: 32a 2659524i bk6: 4a 2659545i bk7: 12a 2659515i bk8: 20a 2659533i bk9: 0a 2659560i bk10: 0a 2659560i bk11: 4a 2659545i bk12: 64a 2659454i bk13: 68a 2659476i bk14: 64a 2659503i bk15: 68a 2659475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938623
Row_Buffer_Locality_read = 0.938623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000251 
total_CMD = 2659560 
util_bw = 668 
Wasted_Col = 981 
Wasted_Row = 326 
Idle = 2657585 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 489 
rwq = 0 
CCDLc_limit_alone = 489 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658824 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 27 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 668 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000277 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00115846
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658844 n_act=41 n_pre=28 n_ref_event=0 n_req=648 n_rd=648 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002436
n_activity=4029 dram_eff=0.1608
bk0: 116a 2659199i bk1: 100a 2659210i bk2: 52a 2659486i bk3: 48a 2659488i bk4: 28a 2659480i bk5: 32a 2659526i bk6: 0a 2659560i bk7: 4a 2659545i bk8: 8a 2659542i bk9: 0a 2659560i bk10: 0a 2659560i bk11: 4a 2659545i bk12: 60a 2659480i bk13: 64a 2659501i bk14: 68a 2659476i bk15: 64a 2659503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936728
Row_Buffer_Locality_read = 0.936728
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.039509
Bank_Level_Parallism_Col = 1.030204
Bank_Level_Parallism_Ready = 1.003086
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.030204 

BW Util details:
bwutil = 0.000244 
total_CMD = 2659560 
util_bw = 648 
Wasted_Col = 914 
Wasted_Row = 311 
Idle = 2657687 

BW Util Bottlenecks: 
RCDc_limit = 485 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658844 
Read = 648 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 28 
n_ref = 0 
n_req = 648 
total_req = 648 

Dual Bus Interface Util: 
issued_total_row = 69 
issued_total_col = 648 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001397 
queue_avg = 0.001196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00119569
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658819 n_act=46 n_pre=31 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002512
n_activity=4282 dram_eff=0.156
bk0: 120a 2659199i bk1: 96a 2659166i bk2: 44a 2659516i bk3: 48a 2659491i bk4: 28a 2659480i bk5: 32a 2659526i bk6: 4a 2659545i bk7: 0a 2659560i bk8: 8a 2659542i bk9: 4a 2659545i bk10: 4a 2659545i bk11: 8a 2659542i bk12: 68a 2659453i bk13: 72a 2659474i bk14: 64a 2659503i bk15: 68a 2659477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931138
Row_Buffer_Locality_read = 0.931138
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023810
Bank_Level_Parallism_Col = 1.008578
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004902 

BW Util details:
bwutil = 0.000251 
total_CMD = 2659560 
util_bw = 668 
Wasted_Col = 1007 
Wasted_Row = 341 
Idle = 2657544 

BW Util Bottlenecks: 
RCDc_limit = 542 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658819 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 31 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 77 
issued_total_col = 668 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000279 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.005398 
queue_avg = 0.001255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00125509
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658801 n_act=46 n_pre=30 n_ref_event=0 n_req=684 n_rd=684 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002572
n_activity=4400 dram_eff=0.1555
bk0: 108a 2659254i bk1: 92a 2659236i bk2: 48a 2659488i bk3: 48a 2659492i bk4: 44a 2659421i bk5: 40a 2659495i bk6: 4a 2659545i bk7: 4a 2659545i bk8: 8a 2659542i bk9: 4a 2659545i bk10: 8a 2659542i bk11: 16a 2659536i bk12: 60a 2659457i bk13: 68a 2659474i bk14: 64a 2659501i bk15: 68a 2659477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932749
Row_Buffer_Locality_read = 0.932749
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013062
Bank_Level_Parallism_Col = 1.008977
Bank_Level_Parallism_Ready = 1.004386
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008977 

BW Util details:
bwutil = 0.000257 
total_CMD = 2659560 
util_bw = 684 
Wasted_Col = 1032 
Wasted_Row = 351 
Idle = 2657493 

BW Util Bottlenecks: 
RCDc_limit = 550 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658801 
Read = 684 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 684 
total_req = 684 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 684 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000257 
Either_Row_CoL_Bus_Util = 0.000285 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001318 
queue_avg = 0.001245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00124494
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658820 n_act=47 n_pre=33 n_ref_event=0 n_req=660 n_rd=660 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002482
n_activity=4386 dram_eff=0.1505
bk0: 108a 2659178i bk1: 88a 2659195i bk2: 44a 2659519i bk3: 48a 2659489i bk4: 40a 2659447i bk5: 32a 2659527i bk6: 4a 2659545i bk7: 4a 2659545i bk8: 8a 2659542i bk9: 0a 2659560i bk10: 0a 2659560i bk11: 20a 2659485i bk12: 56a 2659507i bk13: 72a 2659449i bk14: 64a 2659503i bk15: 72a 2659471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928788
Row_Buffer_Locality_read = 0.928788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005271
Bank_Level_Parallism_Col = 1.004248
Bank_Level_Parallism_Ready = 1.001515
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004248 

BW Util details:
bwutil = 0.000248 
total_CMD = 2659560 
util_bw = 660 
Wasted_Col = 1035 
Wasted_Row = 392 
Idle = 2657473 

BW Util Bottlenecks: 
RCDc_limit = 561 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658820 
Read = 660 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 660 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 660 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00126788
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658799 n_act=51 n_pre=36 n_ref_event=0 n_req=676 n_rd=676 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002542
n_activity=4526 dram_eff=0.1494
bk0: 108a 2659132i bk1: 88a 2659221i bk2: 52a 2659487i bk3: 48a 2659488i bk4: 40a 2659424i bk5: 40a 2659472i bk6: 8a 2659542i bk7: 8a 2659542i bk8: 8a 2659543i bk9: 0a 2659560i bk10: 4a 2659545i bk11: 16a 2659536i bk12: 56a 2659506i bk13: 72a 2659424i bk14: 64a 2659502i bk15: 64a 2659505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924556
Row_Buffer_Locality_read = 0.924556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010994
Bank_Level_Parallism_Col = 1.007598
Bank_Level_Parallism_Ready = 1.001479
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007598 

BW Util details:
bwutil = 0.000254 
total_CMD = 2659560 
util_bw = 676 
Wasted_Col = 1085 
Wasted_Row = 422 
Idle = 2657377 

BW Util Bottlenecks: 
RCDc_limit = 609 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 485 
rwq = 0 
CCDLc_limit_alone = 485 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658799 
Read = 676 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 36 
n_ref = 0 
n_req = 676 
total_req = 676 

Dual Bus Interface Util: 
issued_total_row = 87 
issued_total_col = 676 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002628 
queue_avg = 0.001421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00142054
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658826 n_act=40 n_pre=26 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002512
n_activity=4259 dram_eff=0.1568
bk0: 108a 2659205i bk1: 84a 2659320i bk2: 48a 2659490i bk3: 48a 2659490i bk4: 36a 2659521i bk5: 40a 2659486i bk6: 8a 2659542i bk7: 12a 2659515i bk8: 8a 2659542i bk9: 0a 2659560i bk10: 0a 2659560i bk11: 16a 2659538i bk12: 60a 2659456i bk13: 68a 2659477i bk14: 68a 2659477i bk15: 64a 2659504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940120
Row_Buffer_Locality_read = 0.940120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009341
Bank_Level_Parallism_Col = 1.008866
Bank_Level_Parallism_Ready = 1.007485
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004433 

BW Util details:
bwutil = 0.000251 
total_CMD = 2659560 
util_bw = 668 
Wasted_Col = 950 
Wasted_Row = 309 
Idle = 2657633 

BW Util Bottlenecks: 
RCDc_limit = 478 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658826 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 26 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 668 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00104717
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658807 n_act=48 n_pre=33 n_ref_event=0 n_req=672 n_rd=672 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002527
n_activity=4415 dram_eff=0.1522
bk0: 112a 2659153i bk1: 88a 2659219i bk2: 44a 2659493i bk3: 48a 2659466i bk4: 36a 2659523i bk5: 36a 2659498i bk6: 12a 2659491i bk7: 8a 2659542i bk8: 8a 2659540i bk9: 8a 2659542i bk10: 0a 2659560i bk11: 12a 2659539i bk12: 68a 2659451i bk13: 56a 2659507i bk14: 72a 2659475i bk15: 64a 2659503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009000
Bank_Level_Parallism_Col = 1.005967
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005967 

BW Util details:
bwutil = 0.000253 
total_CMD = 2659560 
util_bw = 672 
Wasted_Col = 1052 
Wasted_Row = 387 
Idle = 2657449 

BW Util Bottlenecks: 
RCDc_limit = 576 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658807 
Read = 672 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 33 
n_ref = 0 
n_req = 672 
total_req = 672 

Dual Bus Interface Util: 
issued_total_row = 81 
issued_total_col = 672 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000253 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00130059
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658755 n_act=52 n_pre=37 n_ref_event=0 n_req=716 n_rd=716 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002692
n_activity=4801 dram_eff=0.1491
bk0: 120a 2659149i bk1: 100a 2659185i bk2: 44a 2659471i bk3: 52a 2659463i bk4: 44a 2659468i bk5: 40a 2659497i bk6: 0a 2659560i bk7: 12a 2659515i bk8: 8a 2659542i bk9: 16a 2659537i bk10: 4a 2659545i bk11: 16a 2659538i bk12: 64a 2659430i bk13: 64a 2659500i bk14: 68a 2659475i bk15: 64a 2659501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927374
Row_Buffer_Locality_read = 0.927374
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005245
Bank_Level_Parallism_Col = 1.006135
Bank_Level_Parallism_Ready = 1.001397
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006135 

BW Util details:
bwutil = 0.000269 
total_CMD = 2659560 
util_bw = 716 
Wasted_Col = 1129 
Wasted_Row = 443 
Idle = 2657272 

BW Util Bottlenecks: 
RCDc_limit = 622 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 507 
rwq = 0 
CCDLc_limit_alone = 507 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658755 
Read = 716 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 37 
n_ref = 0 
n_req = 716 
total_req = 716 

Dual Bus Interface Util: 
issued_total_row = 89 
issued_total_col = 716 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000269 
Either_Row_CoL_Bus_Util = 0.000303 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0014243
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658794 n_act=47 n_pre=31 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002587
n_activity=4463 dram_eff=0.1542
bk0: 116a 2659101i bk1: 92a 2659312i bk2: 44a 2659492i bk3: 48a 2659466i bk4: 44a 2659467i bk5: 40a 2659447i bk6: 4a 2659545i bk7: 16a 2659512i bk8: 8a 2659542i bk9: 8a 2659543i bk10: 8a 2659542i bk11: 8a 2659543i bk12: 60a 2659505i bk13: 64a 2659502i bk14: 64a 2659504i bk15: 64a 2659500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931686
Row_Buffer_Locality_read = 0.931686
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005203
Bank_Level_Parallism_Col = 1.006490
Bank_Level_Parallism_Ready = 1.002907
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006490 

BW Util details:
bwutil = 0.000259 
total_CMD = 2659560 
util_bw = 688 
Wasted_Col = 1054 
Wasted_Row = 372 
Idle = 2657446 

BW Util Bottlenecks: 
RCDc_limit = 564 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658794 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 688 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00126449
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658820 n_act=40 n_pre=26 n_ref_event=0 n_req=676 n_rd=676 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002542
n_activity=4258 dram_eff=0.1588
bk0: 112a 2659201i bk1: 100a 2659330i bk2: 48a 2659466i bk3: 48a 2659467i bk4: 40a 2659445i bk5: 32a 2659524i bk6: 0a 2659560i bk7: 12a 2659515i bk8: 8a 2659542i bk9: 8a 2659542i bk10: 0a 2659560i bk11: 12a 2659539i bk12: 60a 2659505i bk13: 64a 2659503i bk14: 68a 2659474i bk15: 64a 2659501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940828
Row_Buffer_Locality_read = 0.940828
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008222
Bank_Level_Parallism_Col = 1.002491
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002491 

BW Util details:
bwutil = 0.000254 
total_CMD = 2659560 
util_bw = 676 
Wasted_Col = 969 
Wasted_Row = 301 
Idle = 2657614 

BW Util Bottlenecks: 
RCDc_limit = 477 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658820 
Read = 676 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 26 
n_ref = 0 
n_req = 676 
total_req = 676 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 676 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000278 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002703 
queue_avg = 0.001064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00106371
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658793 n_act=47 n_pre=33 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002587
n_activity=4579 dram_eff=0.1503
bk0: 116a 2659152i bk1: 100a 2659329i bk2: 48a 2659466i bk3: 52a 2659462i bk4: 36a 2659473i bk5: 36a 2659498i bk6: 0a 2659560i bk7: 8a 2659542i bk8: 8a 2659542i bk9: 4a 2659545i bk10: 0a 2659560i bk11: 16a 2659538i bk12: 60a 2659457i bk13: 72a 2659401i bk14: 68a 2659476i bk15: 64a 2659503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931686
Row_Buffer_Locality_read = 0.931686
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001401
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000259 
total_CMD = 2659560 
util_bw = 688 
Wasted_Col = 1060 
Wasted_Row = 393 
Idle = 2657419 

BW Util Bottlenecks: 
RCDc_limit = 564 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 496 
rwq = 0 
CCDLc_limit_alone = 496 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658793 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 688 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001304 
queue_avg = 0.001272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00127164
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658796 n_act=51 n_pre=37 n_ref_event=0 n_req=676 n_rd=676 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002542
n_activity=4676 dram_eff=0.1446
bk0: 120a 2659125i bk1: 96a 2659238i bk2: 52a 2659438i bk3: 36a 2659522i bk4: 52a 2659415i bk5: 32a 2659525i bk6: 0a 2659560i bk7: 12a 2659491i bk8: 8a 2659542i bk9: 8a 2659542i bk10: 0a 2659560i bk11: 8a 2659542i bk12: 56a 2659509i bk13: 64a 2659428i bk14: 68a 2659479i bk15: 64a 2659503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924556
Row_Buffer_Locality_read = 0.924556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000451
Bank_Level_Parallism_Col = 1.000581
Bank_Level_Parallism_Ready = 1.001479
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000581 

BW Util details:
bwutil = 0.000254 
total_CMD = 2659560 
util_bw = 676 
Wasted_Col = 1096 
Wasted_Row = 444 
Idle = 2657344 

BW Util Bottlenecks: 
RCDc_limit = 612 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658796 
Read = 676 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 37 
n_ref = 0 
n_req = 676 
total_req = 676 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 676 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00140098
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658826 n_act=44 n_pre=31 n_ref_event=0 n_req=660 n_rd=660 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002482
n_activity=4301 dram_eff=0.1535
bk0: 104a 2659280i bk1: 108a 2659203i bk2: 52a 2659441i bk3: 32a 2659525i bk4: 40a 2659471i bk5: 40a 2659476i bk6: 0a 2659560i bk7: 4a 2659545i bk8: 8a 2659545i bk9: 0a 2659560i bk10: 0a 2659560i bk11: 4a 2659545i bk12: 60a 2659481i bk13: 68a 2659450i bk14: 68a 2659475i bk15: 72a 2659473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003956
Bank_Level_Parallism_Col = 1.004356
Bank_Level_Parallism_Ready = 1.001515
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004356 

BW Util details:
bwutil = 0.000248 
total_CMD = 2659560 
util_bw = 660 
Wasted_Col = 991 
Wasted_Row = 371 
Idle = 2657538 

BW Util Bottlenecks: 
RCDc_limit = 528 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 463 
rwq = 0 
CCDLc_limit_alone = 463 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658826 
Read = 660 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 31 
n_ref = 0 
n_req = 660 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 660 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001362 
queue_avg = 0.001226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00122614
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658826 n_act=44 n_pre=31 n_ref_event=0 n_req=660 n_rd=660 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002482
n_activity=4320 dram_eff=0.1528
bk0: 104a 2659255i bk1: 120a 2659172i bk2: 48a 2659464i bk3: 36a 2659499i bk4: 36a 2659475i bk5: 40a 2659471i bk6: 0a 2659560i bk7: 12a 2659515i bk8: 8a 2659542i bk9: 0a 2659560i bk10: 0a 2659560i bk11: 8a 2659542i bk12: 60a 2659482i bk13: 60a 2659480i bk14: 64a 2659503i bk15: 64a 2659503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004438
Bank_Level_Parallism_Col = 1.004960
Bank_Level_Parallism_Ready = 1.001515
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004960 

BW Util details:
bwutil = 0.000248 
total_CMD = 2659560 
util_bw = 660 
Wasted_Col = 996 
Wasted_Row = 372 
Idle = 2657532 

BW Util Bottlenecks: 
RCDc_limit = 524 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658826 
Read = 660 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 31 
n_ref = 0 
n_req = 660 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 660 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001362 
queue_avg = 0.001207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00120734
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658845 n_act=40 n_pre=27 n_ref_event=0 n_req=648 n_rd=648 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002436
n_activity=4171 dram_eff=0.1554
bk0: 116a 2659175i bk1: 112a 2659203i bk2: 40a 2659521i bk3: 36a 2659522i bk4: 48a 2659441i bk5: 32a 2659527i bk6: 0a 2659560i bk7: 4a 2659545i bk8: 8a 2659542i bk9: 0a 2659560i bk10: 0a 2659560i bk11: 4a 2659545i bk12: 60a 2659480i bk13: 60a 2659509i bk14: 64a 2659502i bk15: 64a 2659504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938272
Row_Buffer_Locality_read = 0.938272
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008971
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000244 
total_CMD = 2659560 
util_bw = 648 
Wasted_Col = 940 
Wasted_Row = 307 
Idle = 2657665 

BW Util Bottlenecks: 
RCDc_limit = 480 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 460 
rwq = 0 
CCDLc_limit_alone = 460 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658845 
Read = 648 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 27 
n_ref = 0 
n_req = 648 
total_req = 648 

Dual Bus Interface Util: 
issued_total_row = 67 
issued_total_col = 648 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00104717
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658788 n_act=51 n_pre=37 n_ref_event=0 n_req=684 n_rd=684 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002572
n_activity=4649 dram_eff=0.1471
bk0: 116a 2659069i bk1: 108a 2659180i bk2: 44a 2659467i bk3: 32a 2659526i bk4: 40a 2659494i bk5: 44a 2659470i bk6: 4a 2659545i bk7: 4a 2659545i bk8: 8a 2659542i bk9: 0a 2659560i bk10: 0a 2659560i bk11: 4a 2659545i bk12: 68a 2659480i bk13: 76a 2659444i bk14: 72a 2659472i bk15: 64a 2659502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925439
Row_Buffer_Locality_read = 0.925439
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008997
Bank_Level_Parallism_Col = 1.004044
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004044 

BW Util details:
bwutil = 0.000257 
total_CMD = 2659560 
util_bw = 684 
Wasted_Col = 1097 
Wasted_Row = 442 
Idle = 2657337 

BW Util Bottlenecks: 
RCDc_limit = 608 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658788 
Read = 684 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 37 
n_ref = 0 
n_req = 684 
total_req = 684 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 684 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000257 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0014258
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658811 n_act=49 n_pre=36 n_ref_event=0 n_req=665 n_rd=665 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00025
n_activity=4494 dram_eff=0.148
bk0: 100a 2659260i bk1: 116a 2659101i bk2: 40a 2659519i bk3: 32a 2659524i bk4: 32a 2659526i bk5: 40a 2659423i bk6: 0a 2659560i bk7: 0a 2659560i bk8: 8a 2659542i bk9: 0a 2659560i bk10: 4a 2659545i bk11: 5a 2659521i bk12: 64a 2659455i bk13: 80a 2659418i bk14: 72a 2659474i bk15: 72a 2659471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926316
Row_Buffer_Locality_read = 0.926316
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013096
Bank_Level_Parallism_Col = 1.010192
Bank_Level_Parallism_Ready = 1.003008
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010192 

BW Util details:
bwutil = 0.000250 
total_CMD = 2659560 
util_bw = 665 
Wasted_Col = 1050 
Wasted_Row = 423 
Idle = 2657422 

BW Util Bottlenecks: 
RCDc_limit = 580 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658811 
Read = 665 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 36 
n_ref = 0 
n_req = 665 
total_req = 665 

Dual Bus Interface Util: 
issued_total_row = 85 
issued_total_col = 665 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000250 
Either_Row_CoL_Bus_Util = 0.000282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001335 
queue_avg = 0.001328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00132804
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658814 n_act=48 n_pre=35 n_ref_event=0 n_req=664 n_rd=664 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002497
n_activity=4502 dram_eff=0.1475
bk0: 104a 2659256i bk1: 120a 2659027i bk2: 44a 2659519i bk3: 32a 2659526i bk4: 32a 2659525i bk5: 36a 2659496i bk6: 0a 2659560i bk7: 0a 2659560i bk8: 8a 2659542i bk9: 0a 2659560i bk10: 4a 2659545i bk11: 12a 2659539i bk12: 60a 2659459i bk13: 72a 2659427i bk14: 68a 2659474i bk15: 72a 2659475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927711
Row_Buffer_Locality_read = 0.927711
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006604
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000250 
total_CMD = 2659560 
util_bw = 664 
Wasted_Col = 1046 
Wasted_Row = 410 
Idle = 2657440 

BW Util Bottlenecks: 
RCDc_limit = 575 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658814 
Read = 664 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 35 
n_ref = 0 
n_req = 664 
total_req = 664 

Dual Bus Interface Util: 
issued_total_row = 83 
issued_total_col = 664 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000250 
Either_Row_CoL_Bus_Util = 0.000280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001340 
queue_avg = 0.001273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00127277
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658849 n_act=36 n_pre=23 n_ref_event=0 n_req=652 n_rd=652 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002452
n_activity=4011 dram_eff=0.1626
bk0: 108a 2659209i bk1: 120a 2659197i bk2: 48a 2659514i bk3: 40a 2659518i bk4: 32a 2659526i bk5: 32a 2659525i bk6: 0a 2659560i bk7: 4a 2659545i bk8: 8a 2659542i bk9: 0a 2659560i bk10: 0a 2659560i bk11: 4a 2659545i bk12: 60a 2659504i bk13: 68a 2659475i bk14: 64a 2659503i bk15: 64a 2659501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944785
Row_Buffer_Locality_read = 0.944785
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003844
Bank_Level_Parallism_Col = 1.001321
Bank_Level_Parallism_Ready = 1.003067
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001321 

BW Util details:
bwutil = 0.000245 
total_CMD = 2659560 
util_bw = 652 
Wasted_Col = 898 
Wasted_Row = 271 
Idle = 2657739 

BW Util Bottlenecks: 
RCDc_limit = 432 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658849 
Read = 652 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 23 
n_ref = 0 
n_req = 652 
total_req = 652 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 652 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00102498
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658790 n_act=51 n_pre=39 n_ref_event=0 n_req=680 n_rd=680 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002557
n_activity=4606 dram_eff=0.1476
bk0: 120a 2659042i bk1: 112a 2659125i bk2: 40a 2659519i bk3: 40a 2659497i bk4: 32a 2659524i bk5: 44a 2659469i bk6: 0a 2659560i bk7: 0a 2659560i bk8: 8a 2659543i bk9: 0a 2659560i bk10: 0a 2659560i bk11: 8a 2659543i bk12: 64a 2659430i bk13: 76a 2659467i bk14: 64a 2659504i bk15: 72a 2659471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925000
Row_Buffer_Locality_read = 0.925000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008007
Bank_Level_Parallism_Col = 1.002889
Bank_Level_Parallism_Ready = 1.002941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002889 

BW Util details:
bwutil = 0.000256 
total_CMD = 2659560 
util_bw = 680 
Wasted_Col = 1101 
Wasted_Row = 467 
Idle = 2657312 

BW Util Bottlenecks: 
RCDc_limit = 611 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 491 
rwq = 0 
CCDLc_limit_alone = 491 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658790 
Read = 680 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 39 
n_ref = 0 
n_req = 680 
total_req = 680 

Dual Bus Interface Util: 
issued_total_row = 90 
issued_total_col = 680 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000256 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0014525
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658763 n_act=53 n_pre=40 n_ref_event=0 n_req=704 n_rd=704 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002647
n_activity=4775 dram_eff=0.1474
bk0: 120a 2659052i bk1: 116a 2659149i bk2: 40a 2659520i bk3: 36a 2659523i bk4: 32a 2659524i bk5: 48a 2659416i bk6: 8a 2659543i bk7: 0a 2659560i bk8: 8a 2659542i bk9: 0a 2659560i bk10: 0a 2659560i bk11: 8a 2659518i bk12: 68a 2659477i bk13: 80a 2659415i bk14: 64a 2659502i bk15: 76a 2659466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924716
Row_Buffer_Locality_read = 0.924716
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009503
Bank_Level_Parallism_Col = 1.007259
Bank_Level_Parallism_Ready = 1.001420
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007259 

BW Util details:
bwutil = 0.000265 
total_CMD = 2659560 
util_bw = 704 
Wasted_Col = 1139 
Wasted_Row = 472 
Idle = 2657245 

BW Util Bottlenecks: 
RCDc_limit = 632 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 514 
rwq = 0 
CCDLc_limit_alone = 514 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658763 
Read = 704 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 40 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 93 
issued_total_col = 704 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000300 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00148182
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658804 n_act=41 n_pre=27 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002587
n_activity=4324 dram_eff=0.1591
bk0: 128a 2659093i bk1: 116a 2659344i bk2: 44a 2659468i bk3: 40a 2659517i bk4: 36a 2659522i bk5: 32a 2659526i bk6: 8a 2659541i bk7: 8a 2659542i bk8: 8a 2659542i bk9: 0a 2659560i bk10: 0a 2659560i bk11: 4a 2659545i bk12: 68a 2659428i bk13: 68a 2659450i bk14: 64a 2659503i bk15: 64a 2659500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940407
Row_Buffer_Locality_read = 0.940407
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003500
Bank_Level_Parallism_Col = 1.004281
Bank_Level_Parallism_Ready = 1.005814
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004281 

BW Util details:
bwutil = 0.000259 
total_CMD = 2659560 
util_bw = 688 
Wasted_Col = 988 
Wasted_Row = 324 
Idle = 2657560 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 496 
rwq = 0 
CCDLc_limit_alone = 496 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658804 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 27 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 688 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000284 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0011453
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658778 n_act=48 n_pre=34 n_ref_event=0 n_req=700 n_rd=700 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002632
n_activity=4670 dram_eff=0.1499
bk0: 120a 2659125i bk1: 104a 2659304i bk2: 40a 2659523i bk3: 48a 2659464i bk4: 36a 2659523i bk5: 44a 2659420i bk6: 8a 2659542i bk7: 8a 2659543i bk8: 12a 2659539i bk9: 0a 2659560i bk10: 0a 2659560i bk11: 8a 2659543i bk12: 72a 2659399i bk13: 68a 2659451i bk14: 68a 2659477i bk15: 64a 2659504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931429
Row_Buffer_Locality_read = 0.931429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001836
Bank_Level_Parallism_Col = 1.002321
Bank_Level_Parallism_Ready = 1.004286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002321 

BW Util details:
bwutil = 0.000263 
total_CMD = 2659560 
util_bw = 700 
Wasted_Col = 1071 
Wasted_Row = 408 
Idle = 2657381 

BW Util Bottlenecks: 
RCDc_limit = 576 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 495 
rwq = 0 
CCDLc_limit_alone = 495 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658778 
Read = 700 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 34 
n_ref = 0 
n_req = 700 
total_req = 700 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 700 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000263 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00130398
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658818 n_act=44 n_pre=32 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002512
n_activity=4295 dram_eff=0.1555
bk0: 116a 2659148i bk1: 100a 2659235i bk2: 44a 2659495i bk3: 52a 2659513i bk4: 32a 2659525i bk5: 40a 2659425i bk6: 0a 2659560i bk7: 0a 2659560i bk8: 0a 2659560i bk9: 4a 2659545i bk10: 0a 2659560i bk11: 8a 2659542i bk12: 68a 2659450i bk13: 72a 2659475i bk14: 64a 2659505i bk15: 68a 2659477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934132
Row_Buffer_Locality_read = 0.934132
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010335
Bank_Level_Parallism_Col = 1.004332
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000251 
total_CMD = 2659560 
util_bw = 668 
Wasted_Col = 991 
Wasted_Row = 373 
Idle = 2657528 

BW Util Bottlenecks: 
RCDc_limit = 523 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658818 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 32 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 668 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000279 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002695 
queue_avg = 0.001195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00119531
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658789 n_act=46 n_pre=33 n_ref_event=0 n_req=692 n_rd=692 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002602
n_activity=4554 dram_eff=0.152
bk0: 108a 2659199i bk1: 112a 2659106i bk2: 44a 2659491i bk3: 52a 2659509i bk4: 36a 2659521i bk5: 36a 2659522i bk6: 0a 2659560i bk7: 0a 2659560i bk8: 0a 2659560i bk9: 12a 2659539i bk10: 4a 2659545i bk11: 12a 2659539i bk12: 68a 2659445i bk13: 68a 2659453i bk14: 68a 2659477i bk15: 72a 2659471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933526
Row_Buffer_Locality_read = 0.933526
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006539
Bank_Level_Parallism_Col = 1.008240
Bank_Level_Parallism_Ready = 1.007225
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000260 
total_CMD = 2659560 
util_bw = 692 
Wasted_Col = 1053 
Wasted_Row = 396 
Idle = 2657419 

BW Util Bottlenecks: 
RCDc_limit = 549 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 513 
rwq = 0 
CCDLc_limit_alone = 513 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658789 
Read = 692 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 33 
n_ref = 0 
n_req = 692 
total_req = 692 

Dual Bus Interface Util: 
issued_total_row = 79 
issued_total_col = 692 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00128066
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658828 n_act=40 n_pre=28 n_ref_event=0 n_req=664 n_rd=664 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002497
n_activity=4228 dram_eff=0.157
bk0: 108a 2659179i bk1: 104a 2659233i bk2: 44a 2659469i bk3: 44a 2659516i bk4: 32a 2659525i bk5: 44a 2659468i bk6: 0a 2659560i bk7: 0a 2659560i bk8: 0a 2659560i bk9: 8a 2659542i bk10: 0a 2659560i bk11: 8a 2659542i bk12: 64a 2659504i bk13: 72a 2659475i bk14: 64a 2659501i bk15: 72a 2659470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939759
Row_Buffer_Locality_read = 0.939759
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008230
Bank_Level_Parallism_Col = 1.005079
Bank_Level_Parallism_Ready = 1.001506
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000250 
total_CMD = 2659560 
util_bw = 664 
Wasted_Col = 950 
Wasted_Row = 330 
Idle = 2657616 

BW Util Bottlenecks: 
RCDc_limit = 476 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658828 
Read = 664 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 28 
n_ref = 0 
n_req = 664 
total_req = 664 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 664 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000250 
Either_Row_CoL_Bus_Util = 0.000275 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00108176
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659560 n_nop=2658819 n_act=37 n_pre=24 n_ref_event=0 n_req=680 n_rd=680 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002557
n_activity=4216 dram_eff=0.1613
bk0: 104a 2659257i bk1: 104a 2659232i bk2: 40a 2659521i bk3: 56a 2659510i bk4: 40a 2659518i bk5: 44a 2659467i bk6: 4a 2659545i bk7: 0a 2659560i bk8: 0a 2659560i bk9: 8a 2659542i bk10: 0a 2659560i bk11: 8a 2659542i bk12: 68a 2659478i bk13: 64a 2659478i bk14: 64a 2659500i bk15: 76a 2659473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945588
Row_Buffer_Locality_read = 0.945588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010117
Bank_Level_Parallism_Col = 1.003831
Bank_Level_Parallism_Ready = 1.004412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003831 

BW Util details:
bwutil = 0.000256 
total_CMD = 2659560 
util_bw = 680 
Wasted_Col = 922 
Wasted_Row = 276 
Idle = 2657682 

BW Util Bottlenecks: 
RCDc_limit = 443 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2659560 
n_nop = 2658819 
Read = 680 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 24 
n_ref = 0 
n_req = 680 
total_req = 680 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 680 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000256 
Either_Row_CoL_Bus_Util = 0.000279 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000971965

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4665, Miss = 384, Miss_rate = 0.082, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5012, Miss = 324, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 10558, Miss = 2051, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5019, Miss = 304, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 9512, Miss = 4621, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5230, Miss = 320, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8529, Miss = 4329, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5237, Miss = 332, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8016, Miss = 3552, Miss_rate = 0.443, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4876, Miss = 328, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6469, Miss = 2130, Miss_rate = 0.329, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5012, Miss = 316, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5371, Miss = 1017, Miss_rate = 0.189, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4916, Miss = 328, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5449, Miss = 710, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4737, Miss = 340, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5394, Miss = 572, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4753, Miss = 336, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5072, Miss = 378, Miss_rate = 0.075, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4693, Miss = 336, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4892, Miss = 336, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4731, Miss = 332, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4836, Miss = 352, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4710, Miss = 320, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 5218, Miss = 352, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5136, Miss = 364, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5229, Miss = 348, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5169, Miss = 340, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4977, Miss = 336, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4662, Miss = 340, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4900, Miss = 336, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4641, Miss = 352, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 5099, Miss = 356, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4503, Miss = 320, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 5257, Miss = 332, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4618, Miss = 328, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 5270, Miss = 320, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4618, Miss = 340, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 5161, Miss = 336, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4610, Miss = 312, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 5067, Miss = 368, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4640, Miss = 332, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 5025, Miss = 343, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4821, Miss = 345, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 5226, Miss = 345, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4816, Miss = 344, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 5157, Miss = 344, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4761, Miss = 332, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 5048, Miss = 352, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4664, Miss = 352, Miss_rate = 0.075, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 5081, Miss = 364, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4722, Miss = 364, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 5191, Miss = 381, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4537, Miss = 332, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 5443, Miss = 380, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4675, Miss = 344, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 5466, Miss = 328, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4644, Miss = 344, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 5163, Miss = 328, Miss_rate = 0.064, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4698, Miss = 364, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 5422, Miss = 312, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4756, Miss = 352, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 5006, Miss = 320, Miss_rate = 0.064, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4507, Miss = 360, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 335293
L2_total_cache_misses = 38090
L2_total_cache_miss_rate = 0.1136
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 208474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 39259
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 5394
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 16183
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49470
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 16476
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 208474
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 60836
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65983
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=458685
icnt_total_pkts_simt_to_mem=413058
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 413058
Req_Network_cycles = 3541909
Req_Network_injected_packets_per_cycle =       0.1166 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0059
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 458685
Reply_Network_cycles = 3541909
Reply_Network_injected_packets_per_cycle =        0.1295
Reply_Network_conflicts_per_cycle =        0.1031
Reply_Network_conflicts_per_cycle_util =       0.7965
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0026
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0030
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 54 sec (2754 sec)
gpgpu_simulation_rate = 2475 (inst/sec)
gpgpu_simulation_rate = 1286 (cycle/sec)
gpgpu_silicon_slowdown = 880248x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
