{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "ename": "AssertionError",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mAssertionError\u001b[0m                            Traceback (most recent call last)",
      "\u001b[0;32m<ipython-input-1-c35d91321624>\u001b[0m in \u001b[0;36m<module>\u001b[0;34m()\u001b[0m\n\u001b[1;32m     49\u001b[0m         \u001b[0mwdata\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mwen\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mren\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;32myield\u001b[0m \u001b[0mrdata\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mempty\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mfull\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     50\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 51\u001b[0;31m \u001b[0mfifo\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0msi\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mcompile\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mFifo\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mfile_name\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;34m\"build/silica_fifo.py\"\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     52\u001b[0m \u001b[0;32mwith\u001b[0m \u001b[0mopen\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"build/silica_fifo.py\"\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m\"r\"\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;32mas\u001b[0m \u001b[0mmagma_file\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     53\u001b[0m     \u001b[0mprint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mmagma_file\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/repos/silica/silica/compile.py\u001b[0m in \u001b[0;36mcompile\u001b[0;34m(coroutine, file_name, mux_strategy)\u001b[0m\n\u001b[1;32m    992\u001b[0m         \u001b[0msys\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mpath\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mappend\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mdirectory\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    993\u001b[0m         \u001b[0mbase\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mos\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mpath\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mbasename\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mfile_name\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 994\u001b[0;31m         \u001b[0;32mreturn\u001b[0m \u001b[0mgetattr\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0m__import__\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mos\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mpath\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msplitext\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mbase\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mcoroutine\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_name\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m",
      "\u001b[0;32m~/repos/silica/notebooks/build/silica_fifo.py\u001b[0m in \u001b[0;36m<module>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    323\u001b[0m         \u001b[0margs\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m[\u001b[0m\u001b[0mmemory_CE\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0m__silica_i\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    324\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0mlen\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mmemory_CE_cond\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0m__silica_i\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 325\u001b[0;31m             \u001b[0;32massert\u001b[0m \u001b[0mlen\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mmemory_CE_cond\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0m__silica_i\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0mlen\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0margs\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    326\u001b[0m             \u001b[0margs\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m[\u001b[0m\u001b[0mand_\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0marg\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mcond\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;32mfor\u001b[0m \u001b[0marg\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mcond\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mzip\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0margs\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mmemory_CE_cond\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0m__silica_i\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    327\u001b[0m         \u001b[0mwire\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mor_\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m*\u001b[0m\u001b[0mmemory_CE\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0m__silica_i\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mmemory\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0m__silica_i\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mCE\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mAssertionError\u001b[0m: "
     ]
    }
   ],
   "source": [
    "import os\n",
    "os.environ[\"MANTLE\"] = \"coreir\"\n",
    "import silica as si\n",
    "import magma as m\n",
    "from silica import bits, add, uint, list\n",
    "from magma.testing.coroutine import check\n",
    "\n",
    "\n",
    "@si.coroutine(inputs={\"wdata\": si.Bits(4), \"wen\": si.Bit, \"ren\": si.Bit})\n",
    "def CombFifo():\n",
    "    memory = list(bits(0, 4) for i in range(4))\n",
    "    raddr = uint(0, 3)\n",
    "    waddr = uint(0, 3)\n",
    "    wdata, wen, ren = yield\n",
    "    while True:\n",
    "        empty = waddr == raddr\n",
    "        # full = (waddr[1:0] == raddr[1:0]) & (waddr[2] == ~raddr[2])\n",
    "        full = and_(and_(waddr[1] == raddr[1], waddr[0] == raddr[0]), waddr[2] != raddr[2])\n",
    "        rdata = memory[raddr[:2]]\n",
    "        if wen and not full:\n",
    "            memory[waddr[:2]] = wdata\n",
    "            waddr = waddr + 1\n",
    "        if ren and not empty:\n",
    "            raddr = raddr + 1\n",
    "        wdata, wen, ren = yield rdata, empty, full\n",
    "\n",
    "@si.coroutine(inputs={\"wdata\": si.Bits(4), \"wen\": si.Bit, \"ren\": si.Bit})\n",
    "def Fifo():\n",
    "    memory = list(bits(0, 4) for i in range(4))\n",
    "    # memory = create_memory(4, 4)\n",
    "    raddr = uint(0, 2)\n",
    "    waddr = uint(0, 2)\n",
    "    next_empty = True\n",
    "    next_full  = False\n",
    "    wdata, wen, ren = yield\n",
    "    while True:\n",
    "        full = next_full\n",
    "        empty = next_empty\n",
    "        rdata = memory[raddr]\n",
    "        if wen and not full:\n",
    "            memory[waddr] = wdata\n",
    "            waddr = waddr + 1\n",
    "            next_full = raddr == waddr\n",
    "            next_empty = False\n",
    "        if ren and not empty:\n",
    "            raddr = raddr + 1\n",
    "            next_empty = raddr == waddr\n",
    "            next_full = False\n",
    "        wdata, wen, ren = yield rdata, empty, full\n",
    "        \n",
    "fifo = si.compile(Fifo(), file_name=\"build/silica_fifo.py\")\n",
    "with open(\"build/silica_fifo.py\", \"r\") as magma_file:\n",
    "    print(magma_file.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "print(repr(fifo))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "expected_trace = [\n",
    "        {'wdata': 1, 'wen': 0, 'ren': 1, 'rdata': 0, 'full': False, 'empty': True, 'memory': [0, 0, 0, 0], 'raddr': 0, 'waddr': 0},\n",
    "        {'wdata': 2, 'wen': 1, 'ren': 0, 'rdata': 0, 'full': False, 'empty': True, 'memory': [2, 0, 0, 0], 'raddr': 0, 'waddr': 1},\n",
    "        {'wdata': 3, 'wen': 1, 'ren': 1, 'rdata': 2, 'full': False, 'empty': False, 'memory': [2, 3, 0, 0], 'raddr': 1, 'waddr': 2},\n",
    "        {'wdata': 4, 'wen': 1, 'ren': 0, 'rdata': 3, 'full': False, 'empty': False, 'memory': [2, 3, 4, 0], 'raddr': 1, 'waddr': 3},\n",
    "        {'wdata': 5, 'wen': 0, 'ren': 1, 'rdata': 3, 'full': False, 'empty': False, 'memory': [2, 3, 4, 0], 'raddr': 2, 'waddr': 3},\n",
    "        {'wdata': 6, 'wen': 0, 'ren': 1, 'rdata': 4, 'full': False, 'empty': False, 'memory': [2, 3, 4, 0], 'raddr': 3, 'waddr': 3},\n",
    "        {'wdata': 7, 'wen': 1, 'ren': 0, 'rdata': 0, 'full': False, 'empty': True, 'memory': [2, 3, 4, 7], 'raddr': 3, 'waddr': 0},\n",
    "        {'wdata': 8, 'wen': 0, 'ren': 1, 'rdata': 7, 'full': False, 'empty': False, 'memory': [2, 3, 4, 7], 'raddr': 0, 'waddr': 0},\n",
    "        {'wdata': 9, 'wen': 1, 'ren': 1, 'rdata': 2, 'full': False, 'empty': True, 'memory': [9, 3, 4, 7], 'raddr': 0, 'waddr': 1},\n",
    "        {'wdata': 10, 'wen': 1, 'ren': 0, 'rdata': 9, 'full': False, 'empty': False, 'memory': [9, 10, 4, 7], 'raddr': 0, 'waddr': 2},\n",
    "        {'wdata': 11, 'wen': 1, 'ren': 0, 'rdata': 9, 'full': False, 'empty': False, 'memory': [9, 10, 11, 7], 'raddr': 0, 'waddr': 3},\n",
    "        {'wdata': 12, 'wen': 1, 'ren': 0, 'rdata': 9, 'full': False, 'empty': False, 'memory': [9, 10, 11, 12], 'raddr': 0, 'waddr': 0},\n",
    "        {'wdata': 13, 'wen': 1, 'ren': 0, 'rdata': 9, 'full': True, 'empty': False, 'memory': [9, 10, 11, 12], 'raddr': 0, 'waddr': 0},\n",
    "        {'wdata': 13, 'wen': 0, 'ren': 1, 'rdata': 9, 'full': True, 'empty': False, 'memory': [9, 10, 11, 12], 'raddr': 1, 'waddr': 0},\n",
    "        {'wdata': 14, 'wen': 1, 'ren': 1, 'rdata': 10, 'full': False, 'empty': False, 'memory': [14, 10, 11, 12], 'raddr': 2, 'waddr': 1},\n",
    "]\n",
    "\n",
    "sim_fifo = Fifo()\n",
    "inputs = (\"wdata\", \"wen\", \"ren\")\n",
    "outputs = (\"rdata\", \"full\", \"empty\")\n",
    "states = (\"memory\", \"raddr\", \"waddr\")\n",
    "for i, trace in enumerate(expected_trace):\n",
    "    args = ()\n",
    "    for input_ in inputs:\n",
    "        args += (trace[input_], )\n",
    "    sim_fifo.send(args)\n",
    "    for output in outputs:\n",
    "        assert getattr(sim_fifo, output) == trace[output], (i, output,  getattr(sim_fifo, output), trace[output])\n",
    "    for state in states:\n",
    "        if state in [\"waddr\", \"raddr\"]:\n",
    "            assert getattr(sim_fifo, state)[:2] == trace[state], (i, state,  getattr(sim_fifo, state), trace[state])\n",
    "        else:\n",
    "            assert getattr(sim_fifo, state) == trace[state], (i, state,  getattr(sim_fifo, state), trace[state])\n",
    "\n",
    "@si.coroutine\n",
    "def inputs_generator(N):\n",
    "    while True:\n",
    "        for trace in expected_trace:\n",
    "            wdata = bits(trace[\"wdata\"], N)\n",
    "            wen = bool(trace[\"wen\"])\n",
    "            ren = bool(trace[\"ren\"])\n",
    "            yield wdata, wen, ren\n",
    "        \n",
    "check(fifo, Fifo(), len(expected_trace), inputs_generator(4))\n",
    "print(\"Passed!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "!magma -o coreir -m coreir -t Fifo build/silica_fifo.py\n",
    "!coreir -i build/silica_fifo.json -o build/silica_fifo.v\n",
    "# !magma -o verilog -m lattice -t Fifo build/silica_fifo.py\n",
    "!yosys -p 'synth_ice40 -top Fifo -blif build/silica_fifo.blif' build/silica_fifo.v | grep -A 20 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/silica_fifo.txt build/silica_fifo.blif\n",
    "!icetime -tmd hx1k build/silica_fifo.txt  | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "!yosys -p 'synth_ice40 -top fifo -blif build/verilog_fifo.blif' ../verilog/fifo.v | grep -A 14 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/verilog_fifo.txt build/verilog_fifo.blif\n",
    "!icetime -tmd hx1k build/verilog_fifo.txt | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import magma\n",
    "from magma.testing.verilator import compile as compileverilator\n",
    "from magma.testing.verilator import run_verilator_test\n",
    "from magma.bit_vector import BitVector\n",
    "\n",
    "def check_verilog(circ, circ_sim, num_cycles, inputs_generator=None):\n",
    "    test_vectors = magma.testing.coroutine.testvectors(circ, circ_sim, num_cycles,\n",
    "            inputs_generator if inputs_generator else None)\n",
    "\n",
    "    name = \"fifo\"\n",
    "    with open(f\"build/sim_{name}_verilator.cpp\", \"w\") as verilator_harness:\n",
    "        verilator_harness.write(f'''\\\n",
    "#include \"V{name}.h\"\n",
    "#include \"verilated.h\"\n",
    "#include <cassert>\n",
    "#include <iostream>\n",
    "\n",
    "void check(const char* port, int a, int b, int cycle) {{\n",
    "    if (!(a == b)) {{\n",
    "        std::cerr << \\\"Got      : \\\" << a << std::endl;\n",
    "        std::cerr << \\\"Expected : \\\" << b << std::endl;\n",
    "        std::cerr << \\\"Cycle    : \\\" << cycle << std::endl;\n",
    "        std::cerr << \\\"Port     : \\\" << port << std::endl;\n",
    "        exit(1);\n",
    "    }}\n",
    "}}\n",
    "\n",
    "int main(int argc, char **argv, char **env) {{\n",
    "    Verilated::commandArgs(argc, argv);\n",
    "    V{name}* top = new V{name};\n",
    "''')\n",
    "    \n",
    "        cycle = 0\n",
    "        for inputs, outputs in zip(test_vectors[0], test_vectors[1]):\n",
    "            print(cycle)\n",
    "            print(inputs) \n",
    "            print(outputs)\n",
    "            for port_name, value in inputs.items():\n",
    "                if isinstance(value, list):\n",
    "                    string = \"\"\n",
    "                    for elem in value:\n",
    "                        string = elem.as_binary_string()[2:] + string\n",
    "                    value = \"0b\" + string\n",
    "                elif isinstance(value, BitVector):\n",
    "                    value = value.as_int()\n",
    "                else:\n",
    "                    value = int(value)\n",
    "                verilator_harness.write(\"    top->{} = {};\\n\".format(port_name, value))\n",
    "            for port_name, value in outputs.items():\n",
    "                if isinstance(value, BitVector):\n",
    "                    value = value.as_binary_string()\n",
    "                else:\n",
    "                    value = int(value)\n",
    "                verilator_harness.write(\"    top->eval();\\n\")\n",
    "                verilator_harness.write(\"    check(\\\"{port_name}\\\", top->{port_name}, {expected}, {cycle});\\n\".format(port_name=port_name, expected=value, cycle=cycle))\n",
    "\n",
    "            verilator_harness.write(\"    top->CLK = 0;\\n\")\n",
    "            verilator_harness.write(\"    top->eval();\\n\")\n",
    "            verilator_harness.write(\"    top->CLK = 1;\\n\")\n",
    "            verilator_harness.write(\"    top->eval();\\n\")\n",
    "            cycle += 1\n",
    "        verilator_harness.write(\"}\\n\")\n",
    "\n",
    "    run_verilator_test(\n",
    "        \"fifo\",\n",
    "        f\"sim_{name}_verilator\",\n",
    "        name,\n",
    "        \"-I../../verilog\"\n",
    "    )\n",
    "\n",
    "check_verilog(fifo, Fifo(), len(expected_trace), inputs_generator(4))\n",
    "print(\"Passed!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
