\doxysection{PWR CSR Register alias address}
\label{group___p_w_r___c_s_r__register__alias}\index{PWR CSR Register alias address@{PWR CSR Register alias address}}
Collaboration diagram for PWR CSR Register alias address\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___p_w_r___c_s_r__register__alias}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ EWUP\+\_\+\+BIT\+\_\+\+NUMBER}~\textbf{ POSITION\+\_\+\+VAL}(\textbf{ PWR\+\_\+\+CSR\+\_\+\+EWUP})
\item 
\#define \textbf{ CSR\+\_\+\+EWUP\+\_\+\+BB}~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ EWUP\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___p_w_r___c_s_r__register__alias_gaaff864595f697850b19173b0bca991b0}} 
\index{PWR CSR Register alias address@{PWR CSR Register alias address}!CSR\_EWUP\_BB@{CSR\_EWUP\_BB}}
\index{CSR\_EWUP\_BB@{CSR\_EWUP\_BB}!PWR CSR Register alias address@{PWR CSR Register alias address}}
\doxysubsubsection{CSR\_EWUP\_BB}
{\footnotesize\ttfamily \#define CSR\+\_\+\+EWUP\+\_\+\+BB~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ EWUP\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}



Definition at line 397 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\label{group___p_w_r___c_s_r__register__alias_gae006999c3cf61de12915df07eadb50f9}} 
\index{PWR CSR Register alias address@{PWR CSR Register alias address}!EWUP\_BIT\_NUMBER@{EWUP\_BIT\_NUMBER}}
\index{EWUP\_BIT\_NUMBER@{EWUP\_BIT\_NUMBER}!PWR CSR Register alias address@{PWR CSR Register alias address}}
\doxysubsubsection{EWUP\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define EWUP\+\_\+\+BIT\+\_\+\+NUMBER~\textbf{ POSITION\+\_\+\+VAL}(\textbf{ PWR\+\_\+\+CSR\+\_\+\+EWUP})}



Definition at line 396 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

