// Seed: 2909109147
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire \id_12 ;
  ;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1
);
  wire [1 : -1] id_3, id_4, id_5;
  always @(posedge id_3 or posedge ~id_5) begin : LABEL_0
    id_1 = -1;
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_3,
      id_5,
      id_4,
      id_5,
      id_3
  );
endmodule
