# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab9.srcs/sources_1/new/lab9.vhd" \
"../../../../lab9.srcs/sim_1/new/testlab9.vhd" \

# Do not sort compile order
nosort
