Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 13 21:04:42 2016
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex4_wrapper_timing_summary_routed.rpt -rpx ex4_wrapper_timing_summary_routed.rpx
| Design       : ex4_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.930        0.000                      0                  148        0.205        0.000                      0                  148        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.930        0.000                      0                  148        0.205        0.000                      0                  148        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[117]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 2.578ns (64.518%)  route 1.418ns (35.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 9.790 - 5.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.756     5.114    ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y26         RAMB18E1                                     r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     7.568 r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=8, routed)           1.418     8.986    ex4_i/ROM_Reader1_0/U0/data_in[5]
    SLICE_X86Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.110 r  ex4_i/ROM_Reader1_0/U0/data_tmp[117]_i_1/O
                         net (fo=1, routed)           0.000     9.110    ex4_i/ROM_Reader1_0/U0/data_tmp[117]_i_1_n_0
    SLICE_X86Y67         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.604     9.790    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X86Y67         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[117]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.042    
                         clock uncertainty           -0.035    10.006    
    SLICE_X86Y67         FDRE (Setup_fdre_C_D)        0.034    10.040    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[117]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[92]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 2.578ns (64.120%)  route 1.443ns (35.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.759     5.117    ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y26         RAMB18E1                                     r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     7.571 r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=8, routed)           1.443     9.014    ex4_i/ROM_Reader1_0/U0/data_in[12]
    SLICE_X88Y65         LUT6 (Prop_lut6_I1_O)        0.124     9.138 r  ex4_i/ROM_Reader1_0/U0/data_tmp[92]_i_1/O
                         net (fo=1, routed)           0.000     9.138    ex4_i/ROM_Reader1_0/U0/data_tmp[92]_i_1_n_0
    SLICE_X88Y65         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.606     9.792    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X88Y65         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[92]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.044    
                         clock uncertainty           -0.035    10.008    
    SLICE_X88Y65         FDRE (Setup_fdre_C_D)        0.084    10.092    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[92]
  -------------------------------------------------------------------
                         required time                         10.092    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 2.578ns (65.069%)  route 1.384ns (34.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 9.794 - 5.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.756     5.114    ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y26         RAMB18E1                                     r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.568 r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=8, routed)           1.384     8.952    ex4_i/ROM_Reader1_0/U0/data_in[3]
    SLICE_X82Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.076 r  ex4_i/ROM_Reader1_0/U0/data_tmp[19]_i_1/O
                         net (fo=1, routed)           0.000     9.076    ex4_i/ROM_Reader1_0/U0/data_tmp[19]_i_1_n_0
    SLICE_X82Y60         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.608     9.794    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y60         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.046    
                         clock uncertainty           -0.035    10.010    
    SLICE_X82Y60         FDRE (Setup_fdre_C_D)        0.032    10.042    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         10.042    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 2.578ns (65.188%)  route 1.377ns (34.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 9.794 - 5.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.756     5.114    ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y26         RAMB18E1                                     r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.568 r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=8, routed)           1.377     8.945    ex4_i/ROM_Reader1_0/U0/data_in[3]
    SLICE_X82Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.069 r  ex4_i/ROM_Reader1_0/U0/data_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.069    ex4_i/ROM_Reader1_0/U0/data_tmp[3]_i_1_n_0
    SLICE_X82Y60         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.608     9.794    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y60         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.046    
                         clock uncertainty           -0.035    10.010    
    SLICE_X82Y60         FDRE (Setup_fdre_C_D)        0.034    10.044    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[38]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 2.578ns (65.799%)  route 1.340ns (34.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 9.793 - 5.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.756     5.114    ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y26         RAMB18E1                                     r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     7.568 r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=8, routed)           1.340     8.908    ex4_i/ROM_Reader1_0/U0/data_in[6]
    SLICE_X83Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.032 r  ex4_i/ROM_Reader1_0/U0/data_tmp[38]_i_1/O
                         net (fo=1, routed)           0.000     9.032    ex4_i/ROM_Reader1_0/U0/data_tmp[38]_i_1_n_0
    SLICE_X83Y61         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.607     9.793    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X83Y61         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[38]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.045    
                         clock uncertainty           -0.035    10.009    
    SLICE_X83Y61         FDRE (Setup_fdre_C_D)        0.032    10.041    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[38]
  -------------------------------------------------------------------
                         required time                         10.041    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[50]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 2.578ns (65.297%)  route 1.370ns (34.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 9.794 - 5.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.756     5.114    ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y26         RAMB18E1                                     r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.568 r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=8, routed)           1.370     8.938    ex4_i/ROM_Reader1_0/U0/data_in[2]
    SLICE_X84Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.062 r  ex4_i/ROM_Reader1_0/U0/data_tmp[50]_i_1/O
                         net (fo=1, routed)           0.000     9.062    ex4_i/ROM_Reader1_0/U0/data_tmp[50]_i_1_n_0
    SLICE_X84Y59         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.608     9.794    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X84Y59         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[50]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.046    
                         clock uncertainty           -0.035    10.010    
    SLICE_X84Y59         FDRE (Setup_fdre_C_D)        0.084    10.094    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[50]
  -------------------------------------------------------------------
                         required time                         10.094    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[79]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 2.578ns (66.298%)  route 1.310ns (33.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 9.791 - 5.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.759     5.117    ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y26         RAMB18E1                                     r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     7.571 r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=8, routed)           1.310     8.882    ex4_i/ROM_Reader1_0/U0/data_in[15]
    SLICE_X86Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.006 r  ex4_i/ROM_Reader1_0/U0/data_tmp[79]_i_1/O
                         net (fo=1, routed)           0.000     9.006    ex4_i/ROM_Reader1_0/U0/data_tmp[79]_i_1_n_0
    SLICE_X86Y66         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.605     9.791    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X86Y66         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[79]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.043    
                         clock uncertainty           -0.035    10.007    
    SLICE_X86Y66         FDRE (Setup_fdre_C_D)        0.035    10.042    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[79]
  -------------------------------------------------------------------
                         required time                         10.042    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[111]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 2.578ns (66.320%)  route 1.309ns (33.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 9.791 - 5.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.759     5.117    ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y26         RAMB18E1                                     r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     7.571 r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=8, routed)           1.309     8.880    ex4_i/ROM_Reader1_0/U0/data_in[15]
    SLICE_X86Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.004 r  ex4_i/ROM_Reader1_0/U0/data_tmp[111]_i_1/O
                         net (fo=1, routed)           0.000     9.004    ex4_i/ROM_Reader1_0/U0/data_tmp[111]_i_1_n_0
    SLICE_X86Y66         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.605     9.791    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X86Y66         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[111]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.043    
                         clock uncertainty           -0.035    10.007    
    SLICE_X86Y66         FDRE (Setup_fdre_C_D)        0.034    10.041    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[111]
  -------------------------------------------------------------------
                         required time                         10.041    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 2.578ns (65.412%)  route 1.363ns (34.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 9.793 - 5.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.756     5.114    ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y26         RAMB18E1                                     r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.568 r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=8, routed)           1.363     8.931    ex4_i/ROM_Reader1_0/U0/data_in[0]
    SLICE_X88Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.055 r  ex4_i/ROM_Reader1_0/U0/data_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.055    ex4_i/ROM_Reader1_0/U0/data_tmp[0]_i_1_n_0
    SLICE_X88Y63         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.607     9.793    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X88Y63         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.045    
                         clock uncertainty           -0.035    10.009    
    SLICE_X88Y63         FDRE (Setup_fdre_C_D)        0.084    10.093    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.093    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[47]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 2.578ns (66.383%)  route 1.305ns (33.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 9.791 - 5.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.759     5.117    ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y26         RAMB18E1                                     r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     7.571 r  ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=8, routed)           1.305     8.877    ex4_i/ROM_Reader1_0/U0/data_in[15]
    SLICE_X87Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.001 r  ex4_i/ROM_Reader1_0/U0/data_tmp[47]_i_1/O
                         net (fo=1, routed)           0.000     9.001    ex4_i/ROM_Reader1_0/U0/data_tmp[47]_i_1_n_0
    SLICE_X87Y66         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.605     9.791    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X87Y66         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[47]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.043    
                         clock uncertainty           -0.035    10.007    
    SLICE_X87Y66         FDRE (Setup_fdre_C_D)        0.034    10.041    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[47]
  -------------------------------------------------------------------
                         required time                         10.041    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  1.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/B[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[56]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.368ns  (logic 0.212ns (57.604%)  route 0.156ns (42.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 6.937 - 5.000 ) 
    Source Clock Delay      (SCD):    1.429ns = ( 6.429 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.596     6.429    ex4_i/ROM_Reader1_0/clk
    SLICE_X78Y65         FDRE                                         r  ex4_i/ROM_Reader1_0/B[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y65         FDRE (Prop_fdre_C_Q)         0.167     6.596 r  ex4_i/ROM_Reader1_0/B[0]/Q
                         net (fo=128, routed)         0.156     6.752    ex4_i/ROM_Reader1_0/U0/B[2][0]
    SLICE_X80Y65         LUT6 (Prop_lut6_I3_O)        0.045     6.797 r  ex4_i/ROM_Reader1_0/U0/data_tmp[56]_i_1/O
                         net (fo=1, routed)           0.000     6.797    ex4_i/ROM_Reader1_0/U0/data_tmp[56]_i_1_n_0
    SLICE_X80Y65         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.868     6.937    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X80Y65         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[56]/C  (IS_INVERTED)
                         clock pessimism             -0.469     6.467    
    SLICE_X80Y65         FDRE (Hold_fdre_C_D)         0.125     6.592    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[56]
  -------------------------------------------------------------------
                         required time                         -6.592    
                         arrival time                           6.797    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/B[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[104]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.370ns  (logic 0.212ns (57.293%)  route 0.158ns (42.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 6.937 - 5.000 ) 
    Source Clock Delay      (SCD):    1.429ns = ( 6.429 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.596     6.429    ex4_i/ROM_Reader1_0/clk
    SLICE_X78Y65         FDRE                                         r  ex4_i/ROM_Reader1_0/B[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y65         FDRE (Prop_fdre_C_Q)         0.167     6.596 r  ex4_i/ROM_Reader1_0/B[0]/Q
                         net (fo=128, routed)         0.158     6.754    ex4_i/ROM_Reader1_0/U0/B[2][0]
    SLICE_X80Y65         LUT6 (Prop_lut6_I3_O)        0.045     6.799 r  ex4_i/ROM_Reader1_0/U0/data_tmp[104]_i_1/O
                         net (fo=1, routed)           0.000     6.799    ex4_i/ROM_Reader1_0/U0/data_tmp[104]_i_1_n_0
    SLICE_X80Y65         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.868     6.937    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X80Y65         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[104]/C  (IS_INVERTED)
                         clock pessimism             -0.469     6.467    
    SLICE_X80Y65         FDRE (Hold_fdre_C_D)         0.124     6.591    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[104]
  -------------------------------------------------------------------
                         required time                         -6.591    
                         arrival time                           6.799    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/U0/addr_in_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/C_S_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.336ns  (logic 0.218ns (64.957%)  route 0.118ns (35.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns = ( 6.935 - 5.000 ) 
    Source Clock Delay      (SCD):    1.429ns = ( 6.429 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.596     6.429    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X78Y65         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/addr_in_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y65         FDRE (Prop_fdre_C_Q)         0.167     6.596 r  ex4_i/ROM_Reader1_0/U0/addr_in_reg[0]/Q
                         net (fo=8, routed)           0.118     6.714    ex4_i/ROM_Reader1_0/U0/Q[0]
    SLICE_X79Y65         LUT5 (Prop_lut5_I4_O)        0.051     6.765 r  ex4_i/ROM_Reader1_0/U0/C_S[2]_i_1/O
                         net (fo=1, routed)           0.000     6.765    ex4_i/ROM_Reader1_0/U0/N_S[2]
    SLICE_X79Y65         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/C_S_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.866     6.935    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X79Y65         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/C_S_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.492     6.442    
    SLICE_X79Y65         FDRE (Hold_fdre_C_D)         0.114     6.556    ex4_i/ROM_Reader1_0/U0/C_S_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.556    
                         arrival time                           6.765    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/U0/data_tmp_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.312ns  (logic 0.191ns (61.245%)  route 0.121ns (38.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 6.944 - 5.000 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 6.437 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.604     6.437    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X87Y62         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.146     6.583 r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[11]/Q
                         net (fo=2, routed)           0.121     6.704    ex4_i/ROM_Reader1_0/U0/data_out[11]
    SLICE_X87Y62         LUT6 (Prop_lut6_I5_O)        0.045     6.749 r  ex4_i/ROM_Reader1_0/U0/data_tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     6.749    ex4_i/ROM_Reader1_0/U0/data_tmp[11]_i_1_n_0
    SLICE_X87Y62         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.875     6.944    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X87Y62         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.506     6.437    
    SLICE_X87Y62         FDRE (Hold_fdre_C_D)         0.099     6.536    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.536    
                         arrival time                           6.749    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/U0/data_tmp_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.312ns  (logic 0.191ns (61.123%)  route 0.121ns (38.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 6.941 - 5.000 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 6.435 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.602     6.435    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X87Y66         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.146     6.581 r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[15]/Q
                         net (fo=2, routed)           0.121     6.703    ex4_i/ROM_Reader1_0/U0/data_out[15]
    SLICE_X87Y66         LUT6 (Prop_lut6_I5_O)        0.045     6.748 r  ex4_i/ROM_Reader1_0/U0/data_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     6.748    ex4_i/ROM_Reader1_0/U0/data_tmp[15]_i_1_n_0
    SLICE_X87Y66         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.872     6.941    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X87Y66         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.435    
    SLICE_X87Y66         FDRE (Hold_fdre_C_D)         0.099     6.534    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.534    
                         arrival time                           6.748    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/U0/data_tmp_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.615%)  route 0.127ns (37.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 6.937 - 5.000 ) 
    Source Clock Delay      (SCD):    1.431ns = ( 6.431 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.598     6.431    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X80Y65         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y65         FDRE (Prop_fdre_C_Q)         0.167     6.598 r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[24]/Q
                         net (fo=2, routed)           0.127     6.725    ex4_i/ROM_Reader1_0/U0/data_out[24]
    SLICE_X80Y65         LUT6 (Prop_lut6_I5_O)        0.045     6.770 r  ex4_i/ROM_Reader1_0/U0/data_tmp[24]_i_1/O
                         net (fo=1, routed)           0.000     6.770    ex4_i/ROM_Reader1_0/U0/data_tmp[24]_i_1_n_0
    SLICE_X80Y65         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.868     6.937    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X80Y65         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.431    
    SLICE_X80Y65         FDRE (Hold_fdre_C_D)         0.125     6.556    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[24]
  -------------------------------------------------------------------
                         required time                         -6.556    
                         arrival time                           6.770    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/U0/addr_in_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/C_S_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.330ns  (logic 0.212ns (64.320%)  route 0.118ns (35.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns = ( 6.935 - 5.000 ) 
    Source Clock Delay      (SCD):    1.429ns = ( 6.429 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.596     6.429    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X78Y65         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/addr_in_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y65         FDRE (Prop_fdre_C_Q)         0.167     6.596 f  ex4_i/ROM_Reader1_0/U0/addr_in_reg[0]/Q
                         net (fo=8, routed)           0.118     6.714    ex4_i/ROM_Reader1_0/U0/Q[0]
    SLICE_X79Y65         LUT5 (Prop_lut5_I2_O)        0.045     6.759 r  ex4_i/ROM_Reader1_0/U0/C_S[0]_i_1/O
                         net (fo=1, routed)           0.000     6.759    ex4_i/ROM_Reader1_0/U0/N_S[0]
    SLICE_X79Y65         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/C_S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.866     6.935    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X79Y65         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/C_S_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.492     6.442    
    SLICE_X79Y65         FDRE (Hold_fdre_C_D)         0.099     6.541    ex4_i/ROM_Reader1_0/U0/C_S_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.541    
                         arrival time                           6.759    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/U0/data_tmp_reg[36]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[36]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.323ns  (logic 0.191ns (59.184%)  route 0.132ns (40.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 6.943 - 5.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 6.436 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.603     6.436    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X86Y64         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[36]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_fdre_C_Q)         0.146     6.582 r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[36]/Q
                         net (fo=2, routed)           0.132     6.714    ex4_i/ROM_Reader1_0/U0/data_out[36]
    SLICE_X86Y64         LUT6 (Prop_lut6_I5_O)        0.045     6.759 r  ex4_i/ROM_Reader1_0/U0/data_tmp[36]_i_1/O
                         net (fo=1, routed)           0.000     6.759    ex4_i/ROM_Reader1_0/U0/data_tmp[36]_i_1_n_0
    SLICE_X86Y64         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.874     6.943    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X86Y64         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[36]/C  (IS_INVERTED)
                         clock pessimism             -0.506     6.436    
    SLICE_X86Y64         FDRE (Hold_fdre_C_D)         0.099     6.535    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[36]
  -------------------------------------------------------------------
                         required time                         -6.535    
                         arrival time                           6.759    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/U0/data_tmp_reg[67]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[67]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.324ns  (logic 0.191ns (58.962%)  route 0.133ns (41.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 6.946 - 5.000 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 6.438 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.605     6.438    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y59         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[67]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.146     6.584 r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[67]/Q
                         net (fo=2, routed)           0.133     6.717    ex4_i/ROM_Reader1_0/U0/data_out[67]
    SLICE_X82Y59         LUT6 (Prop_lut6_I5_O)        0.045     6.762 r  ex4_i/ROM_Reader1_0/U0/data_tmp[67]_i_1/O
                         net (fo=1, routed)           0.000     6.762    ex4_i/ROM_Reader1_0/U0/data_tmp[67]_i_1_n_0
    SLICE_X82Y59         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.877     6.946    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y59         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[67]/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.438    
    SLICE_X82Y59         FDRE (Hold_fdre_C_D)         0.099     6.537    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[67]
  -------------------------------------------------------------------
                         required time                         -6.537    
                         arrival time                           6.762    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/U0/data_tmp_reg[97]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[97]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.360ns  (logic 0.212ns (58.889%)  route 0.148ns (41.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 6.941 - 5.000 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 6.433 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.600     6.433    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X80Y61         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[97]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDRE (Prop_fdre_C_Q)         0.167     6.600 r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[97]/Q
                         net (fo=2, routed)           0.148     6.748    ex4_i/ROM_Reader1_0/U0/data_out[97]
    SLICE_X80Y61         LUT6 (Prop_lut6_I5_O)        0.045     6.793 r  ex4_i/ROM_Reader1_0/U0/data_tmp[97]_i_1/O
                         net (fo=1, routed)           0.000     6.793    ex4_i/ROM_Reader1_0/U0/data_tmp[97]_i_1_n_0
    SLICE_X80Y61         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.872     6.941    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X80Y61         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[97]/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.433    
    SLICE_X80Y61         FDRE (Hold_fdre_C_D)         0.125     6.558    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[97]
  -------------------------------------------------------------------
                         required time                         -6.558    
                         arrival time                           6.793    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y26    ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y26    ex4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y65    ex4_i/ROM_Reader1_0/B[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y65    ex4_i/ROM_Reader1_0/B[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y65    ex4_i/ROM_Reader1_0/B[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X79Y65    ex4_i/ROM_Reader1_0/U0/C_S_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X79Y65    ex4_i/ROM_Reader1_0/U0/C_S_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y65    ex4_i/ROM_Reader1_0/U0/addr_in_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y65    ex4_i/ROM_Reader1_0/U0/addr_in_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y65    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[104]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y58    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[114]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y65    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y62    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y65    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[40]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y62    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[43]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y62    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[48]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y65    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[56]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y58    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[66]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y58    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[82]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y65    ex4_i/ROM_Reader1_0/B[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y65    ex4_i/ROM_Reader1_0/B[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y65    ex4_i/ROM_Reader1_0/B[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y65    ex4_i/ROM_Reader1_0/U0/C_S_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y65    ex4_i/ROM_Reader1_0/U0/C_S_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y65    ex4_i/ROM_Reader1_0/U0/addr_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y65    ex4_i/ROM_Reader1_0/U0/addr_in_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y65    ex4_i/ROM_Reader1_0/U0/addr_in_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y62    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[102]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y62    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[102]/C



