<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Moduł sprawdzania warunków pracy w domu i biurze PMIK: Plik źródłowy D:/Studia/S5/PMIK/workspace_IDE/12_ST7735/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Moduł sprawdzania warunków pracy w domu i biurze PMIK
   &#160;<span id="projectnumber">v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Wygenerowano przez Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Szukaj','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Szukaj');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32f401xe_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f401xe.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f401xe_8h.html">Idź do dokumentacji tego pliku.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef __STM32F401xE_H</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define __STM32F401xE_H</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">   48</a></span>&#160;<span class="preprocessor">#define __CM4_REV                 0x0001U  </span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   49</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT             1U       </span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   50</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          4U       </span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   51</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0U       </span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">   52</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT             1U       </span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   66</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   69</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">   70</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">   71</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">   72</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">   73</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">   74</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   75</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   76</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/******  STM32 specific Interrupt Numbers **********************************************************************/</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">   78</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">   79</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">   80</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a>             = 2,      </div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">   81</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a>               = 3,      </div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">   82</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">   83</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">   84</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">   85</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">   86</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      </div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">   87</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">   88</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">   89</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a>           = 11,     </div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">   90</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a>           = 12,     </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">   91</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a>           = 13,     </div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">   92</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a>           = 14,     </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">   93</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a>           = 15,     </div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">   94</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a>           = 16,     </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">   95</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a>           = 17,     </div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">   96</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a>                    = 18,     </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">   97</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">   98</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">   99</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a>          = 25,     </div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">  100</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">  101</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">  102</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">  103</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">  104</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">  105</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">  106</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">  107</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">  108</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  109</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">  110</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  111</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  112</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">  113</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">  114</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">  115</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a>            = 42,     </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">  116</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">  117</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 49,     </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">  118</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">  119</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">  120</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">  121</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">  122</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">  123</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">  124</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">  125</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a>                 = 67,     </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">  126</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">  127</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">  128</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">  129</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">  130</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                = 72,     </div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">  131</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                = 73,     </div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">  132</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,     </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">SPI4_IRQn</a>                   = 84      </div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">  134</a></span>&#160;} <a class="code" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm4_8h.html">core_cm4.h</a>&quot;</span>             <span class="comment">/* Cortex-M4 processor and core peripherals */</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system__stm32f4xx_8h.html">system_stm32f4xx.h</a>&quot;</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html">  152</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;{</div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a9745df96e98f3cdc2d05ccefce681f64">  154</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a9745df96e98f3cdc2d05ccefce681f64">SR</a>;     </div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">  155</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>;    </div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">  156</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>;    </div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a73009a8122fcc628f467a4e997109347">  157</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a73009a8122fcc628f467a4e997109347">SMPR1</a>;  </div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a9e68fe36c4c8fbbac294b5496ccf7130">  158</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a9e68fe36c4c8fbbac294b5496ccf7130">SMPR2</a>;  </div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#aa005e656f528aaad28d70d61c9db9b81">  159</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#aa005e656f528aaad28d70d61c9db9b81">JOFR1</a>;  </div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#aa20f76044c11042dde41c1060853fb82">  160</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#aa20f76044c11042dde41c1060853fb82">JOFR2</a>;  </div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ae9c78142f6edf8122384263878d09015">  161</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#ae9c78142f6edf8122384263878d09015">JOFR3</a>;  </div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a92f5c1a5aaa8b286317f923482e09d35">  162</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a92f5c1a5aaa8b286317f923482e09d35">JOFR4</a>;  </div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a297ac2d83a1837bfdc0333474b977de0">  163</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a297ac2d83a1837bfdc0333474b977de0">HTR</a>;    </div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#afdaf8050fb01739206a92c9ad610f396">  164</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#afdaf8050fb01739206a92c9ad610f396">LTR</a>;    </div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a0185aa54962ba987f192154fb7a2d673">  165</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a0185aa54962ba987f192154fb7a2d673">SQR1</a>;   </div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a6b6e55e6c667042e5a46a76518b73d5a">  166</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a6b6e55e6c667042e5a46a76518b73d5a">SQR2</a>;   </div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a51dbdba74c4d3559157392109af68fc6">  167</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a51dbdba74c4d3559157392109af68fc6">SQR3</a>;   </div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a5438a76a93ac1bd2526e92ef298dc193">  168</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a5438a76a93ac1bd2526e92ef298dc193">JSQR</a>;   </div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab4b0a79a9e4a9d5b0a24d7285cf55bdc">  169</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#ab4b0a79a9e4a9d5b0a24d7285cf55bdc">JDR1</a>;   </div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a898b87cab4f099bcca981cc4c9318b51">  170</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a898b87cab4f099bcca981cc4c9318b51">JDR2</a>;   </div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a40999cd0a255ef62b2340e2726695063">  171</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a40999cd0a255ef62b2340e2726695063">JDR3</a>;   </div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#abae6e9d688b16ef350878998f5e21c0b">  172</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#abae6e9d688b16ef350878998f5e21c0b">JDR4</a>;   </div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">  173</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">DR</a>;     </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;} <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html">  176</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;{</div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">  178</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">CSR</a>;    </div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">  179</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>;    </div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html#a6f7399bf70f677ef5de46a3038f414e1">  180</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___common___type_def.html#a6f7399bf70f677ef5de46a3038f414e1">CDR</a>;    </div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;} <a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html">  188</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;{</div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a50cb22870dbb9001241cec694994e5ef">  190</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type_def.html#a50cb22870dbb9001241cec694994e5ef">DR</a>;         </div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#ad84e8694cd4b5375ee533c2d875c3b5a">  191</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  <a class="code" href="struct_c_r_c___type_def.html#ad84e8694cd4b5375ee533c2d875c3b5a">IDR</a>;        </div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a70dfd1730dba65041550ef55a44db87c">  192</a></span>&#160;  uint8_t       <a class="code" href="struct_c_r_c___type_def.html#a70dfd1730dba65041550ef55a44db87c">RESERVED0</a>;  </div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a8b205c6e25b1808ac016db2356b3021d">  193</a></span>&#160;  uint16_t      <a class="code" href="struct_c_r_c___type_def.html#a8b205c6e25b1808ac016db2356b3021d">RESERVED1</a>;  </div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#af33fa5c173e1c102e6d0242fe60e569f">  194</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type_def.html#af33fa5c173e1c102e6d0242fe60e569f">CR</a>;         </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;} <a class="code" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html">  201</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;{</div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a0cc3561c124d06bb57dfa855e43ed99f">  203</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#a0cc3561c124d06bb57dfa855e43ed99f">IDCODE</a>;  </div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a15981828f2b915d38570cf6684e99a53">  204</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#a15981828f2b915d38570cf6684e99a53">CR</a>;      </div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#aac341c7e09cd5224327eeb7d9f122bed">  205</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#aac341c7e09cd5224327eeb7d9f122bed">APB1FZ</a>;  </div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a011f892d86367dbe786964b14bc515a6">  206</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#a011f892d86367dbe786964b14bc515a6">APB2FZ</a>;  </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}<a class="code" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html">  214</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;{</div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html#af893adc5e821b15d813237b2bfe4378b">  216</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___stream___type_def.html#af893adc5e821b15d813237b2bfe4378b">CR</a>;     </div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html#a2cc2a52628182f9e79ab1e49bb78a1eb">  217</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___stream___type_def.html#a2cc2a52628182f9e79ab1e49bb78a1eb">NDTR</a>;   </div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html#adbeac1d47cb85ab52dac71d520273947">  218</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___stream___type_def.html#adbeac1d47cb85ab52dac71d520273947">PAR</a>;    </div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html#a965da718db7d0303bff185d367d96fd6">  219</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___stream___type_def.html#a965da718db7d0303bff185d367d96fd6">M0AR</a>;   </div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html#a142ca5a1145ba9cf4cfa557655af1c13">  220</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___stream___type_def.html#a142ca5a1145ba9cf4cfa557655af1c13">M1AR</a>;   </div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html#aad3d78ab35e7af48951be5be53392f9f">  221</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___stream___type_def.html#aad3d78ab35e7af48951be5be53392f9f">FCR</a>;    </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;} <a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html">  224</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;{</div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">  226</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">LISR</a>;   </div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">  227</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a>;   </div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">  228</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">LIFCR</a>;  </div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">  229</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">HIFCR</a>;  </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;} <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160; </div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html">  236</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;{</div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a17d061db586d4a5aa646b68495a8e6a4">  238</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a17d061db586d4a5aa646b68495a8e6a4">IMR</a>;    </div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a9c5bff67bf9499933959df7eb91a1bd6">  239</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a9c5bff67bf9499933959df7eb91a1bd6">EMR</a>;    </div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#ac019d211d8c880b327a1b90a06cc0675">  240</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#ac019d211d8c880b327a1b90a06cc0675">RTSR</a>;   </div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#aee667dc148250bbf37fdc66dc4a9874d">  241</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#aee667dc148250bbf37fdc66dc4a9874d">FTSR</a>;   </div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a5c1f538e64ee90918cd158b808f5d4de">  242</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a5c1f538e64ee90918cd158b808f5d4de">SWIER</a>;  </div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a133294b87dbe6a01e8d9584338abc39a">  243</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a133294b87dbe6a01e8d9584338abc39a">PR</a>;     </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;} <a class="code" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160; </div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html">  250</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;{</div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#aaf432a8a8948613f4f66fcace5d2e5fe">  252</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#aaf432a8a8948613f4f66fcace5d2e5fe">ACR</a>;      </div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a802e9a26a89b44decd2d32d97f729dd3">  253</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a802e9a26a89b44decd2d32d97f729dd3">KEYR</a>;     </div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a793cd13a4636c9785fdb99316f7fd7ab">  254</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a793cd13a4636c9785fdb99316f7fd7ab">OPTKEYR</a>;  </div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a52c4943c64904227a559bf6f14ce4de6">  255</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a52c4943c64904227a559bf6f14ce4de6">SR</a>;       </div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a7919306d0e032a855200420a57f884d7">  256</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a7919306d0e032a855200420a57f884d7">CR</a>;       </div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a54026c3b5bc2059f1b187acb6c4817ac">  257</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a54026c3b5bc2059f1b187acb6c4817ac">OPTCR</a>;    </div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a180354afdf5ff27d04befd794c46156d">  258</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a180354afdf5ff27d04befd794c46156d">OPTCR1</a>;   </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;} <a class="code" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html">  265</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;{</div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ac2505d096b6b650f1647b8e0ff8b196b">  267</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#ac2505d096b6b650f1647b8e0ff8b196b">MODER</a>;    </div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a910885e4d881c3a459dd11640237107f">  268</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a910885e4d881c3a459dd11640237107f">OTYPER</a>;   </div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6">  269</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6">OSPEEDR</a>;  </div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a44ada3bfbe891e2efc1e06bda4c8014e">  270</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a44ada3bfbe891e2efc1e06bda4c8014e">PUPDR</a>;    </div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#acf11156409414ad8841bb0b62959ee96">  271</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#acf11156409414ad8841bb0b62959ee96">IDR</a>;      </div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a6fb78f4a978a36032cdeac93ac3c9c8b">  272</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a6fb78f4a978a36032cdeac93ac3c9c8b">ODR</a>;      </div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#acd6f21e08912b484c030ca8b18e11cd6">  273</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#acd6f21e08912b484c030ca8b18e11cd6">BSRR</a>;     </div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a95a59d4b1d52be521f3246028be32f3e">  274</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a95a59d4b1d52be521f3246028be32f3e">LCKR</a>;     </div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a2245603433e102f0fd8a85f7de020755">  275</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];   </div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;} <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160; </div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html">  282</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;{</div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a85b9d3df2274b730327b181c402a7bf5">  284</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_y_s_c_f_g___type_def.html#a85b9d3df2274b730327b181c402a7bf5">MEMRMP</a>;       </div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#ab5c47c570566cb8ff9d0436c17cc9241">  285</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_y_s_c_f_g___type_def.html#ab5c47c570566cb8ff9d0436c17cc9241">PMC</a>;          </div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a66a06b3aab7ff5c8fa342f7c1994bf7d">  286</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];    </div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a43926e6d31a976a0018b2d1f5c92645d">  287</a></span>&#160;  uint32_t      RESERVED[2];  </div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#ada13497abc6402300570ff5f430a612e">  288</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_y_s_c_f_g___type_def.html#ada13497abc6402300570ff5f430a612e">CMPCR</a>;        </div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;} <a class="code" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a>;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html">  295</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;{</div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a91782f7b81475b0e3c3779273abd26aa">  297</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a91782f7b81475b0e3c3779273abd26aa">CR1</a>;        </div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a29eb47db03d5ad7e9b399f8895f1768c">  298</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a29eb47db03d5ad7e9b399f8895f1768c">CR2</a>;        </div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ae8269169fcbdc2ecb580208d99c2f89f">  299</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#ae8269169fcbdc2ecb580208d99c2f89f">OAR1</a>;       </div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a73988a218be320999c74a641b3d6e3c1">  300</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a73988a218be320999c74a641b3d6e3c1">OAR2</a>;       </div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a5c1beaa4935359da1c8f0ceb287f90be">  301</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a5c1beaa4935359da1c8f0ceb287f90be">DR</a>;         </div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a639be124227c03bb3f5fe0e7faf84995">  302</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a639be124227c03bb3f5fe0e7faf84995">SR1</a>;        </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ac509048af4b9ac67c808d584fdbc712e">  303</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#ac509048af4b9ac67c808d584fdbc712e">SR2</a>;        </div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a4d81b61d23a54d0d1e28646c3bb9aac5">  304</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a4d81b61d23a54d0d1e28646c3bb9aac5">CCR</a>;        </div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a9f1a5aee4a26b2fb30e08f88586c436d">  305</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a9f1a5aee4a26b2fb30e08f88586c436d">TRISE</a>;      </div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a6b540b18ea0370e3e45f69902343320c">  306</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a6b540b18ea0370e3e45f69902343320c">FLTR</a>;       </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;} <a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; </div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html">  313</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;{</div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a63089aaa5f4ad34ee2677ebcdee49cd9">  315</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#a63089aaa5f4ad34ee2677ebcdee49cd9">KR</a>;   </div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a5f2717885ff171e686e0347af9e6b68d">  316</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#a5f2717885ff171e686e0347af9e6b68d">PR</a>;   </div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#aa3703eaa40e447dcacc69c0827595532">  317</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#aa3703eaa40e447dcacc69c0827595532">RLR</a>;  </div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a9bbfbe921f2acfaf58251849bd0a511c">  318</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#a9bbfbe921f2acfaf58251849bd0a511c">SR</a>;   </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;} <a class="code" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160; </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160; </div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html">  326</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;{</div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#aeb6bcdb2b99d58b9a0ffd86deb606eac">  328</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_w_r___type_def.html#aeb6bcdb2b99d58b9a0ffd86deb606eac">CR</a>;   </div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#ae17097e69c88b6c00033d6fb84a8182b">  329</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_w_r___type_def.html#ae17097e69c88b6c00033d6fb84a8182b">CSR</a>;  </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;} <a class="code" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html">  336</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;{</div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#abcb9ff48b9afb990283fefad0554b5b3">  338</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#abcb9ff48b9afb990283fefad0554b5b3">CR</a>;            </div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a2a7ccb4e23cb05a574f243f6278b7b26">  339</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a2a7ccb4e23cb05a574f243f6278b7b26">PLLCFGR</a>;       </div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a0721b1b729c313211126709559fad371">  340</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a0721b1b729c313211126709559fad371">CFGR</a>;          </div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#aeadf3a69dd5795db4638f71938704ff0">  341</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#aeadf3a69dd5795db4638f71938704ff0">CIR</a>;           </div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ad6abf71a348744aa3f2b7e8b214c1ca4">  342</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#ad6abf71a348744aa3f2b7e8b214c1ca4">AHB1RSTR</a>;      </div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a343e0230ded55920ff2a04fbde0e5bcd">  343</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a343e0230ded55920ff2a04fbde0e5bcd">AHB2RSTR</a>;      </div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a39a90d838fbd0b8515f03e4a1be6374f">  344</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a39a90d838fbd0b8515f03e4a1be6374f">AHB3RSTR</a>;      </div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a646631532167f3386763a2d10a881a04">  345</a></span>&#160;  uint32_t      <a class="code" href="struct_r_c_c___type_def.html#a646631532167f3386763a2d10a881a04">RESERVED0</a>;     </div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a600f4d6d592f43edb2fc653c5cba023a">  346</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a600f4d6d592f43edb2fc653c5cba023a">APB1RSTR</a>;      </div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a4491ab20a44b70bf7abd247791676a59">  347</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a4491ab20a44b70bf7abd247791676a59">APB2RSTR</a>;      </div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a291f9ae23a96c1bfbab257aad87597a5">  348</a></span>&#160;  uint32_t      RESERVED1[2];  </div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#af58a7ad868f07f8759eac3e31b6fa79e">  349</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#af58a7ad868f07f8759eac3e31b6fa79e">AHB1ENR</a>;       </div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#af326cb98c318fc08894a8dd79c2c675f">  350</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#af326cb98c318fc08894a8dd79c2c675f">AHB2ENR</a>;       </div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ad4ea7be562b42e2ae1a84db44121195d">  351</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#ad4ea7be562b42e2ae1a84db44121195d">AHB3ENR</a>;       </div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a94cb7e7b923ebacab99c967d0f808235">  352</a></span>&#160;  uint32_t      <a class="code" href="struct_r_c_c___type_def.html#a94cb7e7b923ebacab99c967d0f808235">RESERVED2</a>;     </div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#aec7622ba90341c9faf843d9ee54a759f">  353</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#aec7622ba90341c9faf843d9ee54a759f">APB1ENR</a>;       </div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a619b4c22f630a269dfd0c331f90f6868">  354</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a619b4c22f630a269dfd0c331f90f6868">APB2ENR</a>;       </div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a74071ea325d6bc064817ed0a7a4d7def">  355</a></span>&#160;  uint32_t      RESERVED3[2];  </div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a89d6c21f02196b7f59bcc30c1061dd87">  356</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a89d6c21f02196b7f59bcc30c1061dd87">AHB1LPENR</a>;     </div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a1de344446cba3f4dd15c56fbe20eb0dd">  357</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a1de344446cba3f4dd15c56fbe20eb0dd">AHB2LPENR</a>;     </div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a95edda857c3725bfb410d3a4707edfd8">  358</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a95edda857c3725bfb410d3a4707edfd8">AHB3LPENR</a>;     </div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a0f009e4bd1777ac1b86ca27e23361a0e">  359</a></span>&#160;  uint32_t      <a class="code" href="struct_r_c_c___type_def.html#a0f009e4bd1777ac1b86ca27e23361a0e">RESERVED4</a>;     </div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a5c8e710c40b642dcbf296201a7ecb2da">  360</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a5c8e710c40b642dcbf296201a7ecb2da">APB1LPENR</a>;     </div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a7e46c65220f00a6858a5b35b74a37b51">  361</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a7e46c65220f00a6858a5b35b74a37b51">APB2LPENR</a>;     </div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#af9159a971013ef0592be8be3e256a344">  362</a></span>&#160;  uint32_t      RESERVED5[2];  </div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a05be375db50e8c9dd24fb3bcf42d7cf1">  363</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a05be375db50e8c9dd24fb3bcf42d7cf1">BDCR</a>;          </div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a7e913b8bf59d4351e1f3d19387bd05b9">  364</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a7e913b8bf59d4351e1f3d19387bd05b9">CSR</a>;           </div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a30cfd1a2f2eb931bacfd2be965e53d1b">  365</a></span>&#160;  uint32_t      RESERVED6[2];  </div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a52270ad1423c68cd536f62657bb669f5">  366</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a52270ad1423c68cd536f62657bb669f5">SSCGR</a>;         </div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac3beb02dccd9131d6ce55bb29c5fa69f">  367</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#ac3beb02dccd9131d6ce55bb29c5fa69f">PLLI2SCFGR</a>;    </div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#abcd04be226dcaaa5a329998927f54222">  368</a></span>&#160;  uint32_t      RESERVED7[1];  </div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a877ad70fcd4a215bc8f9bb31fdc8d3d1">  369</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a877ad70fcd4a215bc8f9bb31fdc8d3d1">DCKCFGR</a>;       </div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;} <a class="code" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; </div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html">  376</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;{</div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2e8783857f8644a4eb80ebc51e1cba42">  378</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a2e8783857f8644a4eb80ebc51e1cba42">TR</a>;      </div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a8750eae683cb3d382476dc7cdcd92b96">  379</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a8750eae683cb3d382476dc7cdcd92b96">DR</a>;      </div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a731d9209ce40dce6ea61fcc6f818c892">  380</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a731d9209ce40dce6ea61fcc6f818c892">CR</a>;      </div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a5a7b104d80b48b5708b50cdc487d6a78">  381</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a5a7b104d80b48b5708b50cdc487d6a78">ISR</a>;     </div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a5f43a11e0873212f598e41db5f2dcf6a">  382</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a5f43a11e0873212f598e41db5f2dcf6a">PRER</a>;    </div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ad93017bb0a778a2aad9cd71211fc770a">  383</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ad93017bb0a778a2aad9cd71211fc770a">WUTR</a>;    </div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2403d29b2bfffb734ebef6642c0d2724">  384</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a2403d29b2bfffb734ebef6642c0d2724">CALIBR</a>;  </div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ad7e54d5c5a4b9fd1e26aca85b1e36c7f">  385</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ad7e54d5c5a4b9fd1e26aca85b1e36c7f">ALRMAR</a>;  </div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a9816616e1f00955c8982469d0dd9c953">  386</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a9816616e1f00955c8982469d0dd9c953">ALRMBR</a>;  </div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ad54765af56784498a3ae08686b79a1ff">  387</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ad54765af56784498a3ae08686b79a1ff">WPR</a>;     </div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aefbd38be87117d1fced289bf9c534414">  388</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#aefbd38be87117d1fced289bf9c534414">SSR</a>;     </div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6082856c9191f5003b6163c0d3afcaff">  389</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6082856c9191f5003b6163c0d3afcaff">SHIFTR</a>;  </div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a1ddbb2a5eaa54ff43835026dec99ae1c">  390</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a1ddbb2a5eaa54ff43835026dec99ae1c">TSTR</a>;    </div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aa4633dbcdb5dd41a714020903fd67c82">  391</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#aa4633dbcdb5dd41a714020903fd67c82">TSDR</a>;    </div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a1e8b4b987496ee1c0c6f16b0a94ea1a1">  392</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a1e8b4b987496ee1c0c6f16b0a94ea1a1">TSSSR</a>;   </div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aea66ea813830c2f3ff207464794397a4">  393</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#aea66ea813830c2f3ff207464794397a4">CALR</a>;    </div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a498ecce9715c916dd09134fddd0072c0">  394</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a498ecce9715c916dd09134fddd0072c0">TAFCR</a>;   </div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac5b2e3c0dcdcb569f3fe15dfe3794bc1">  395</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac5b2e3c0dcdcb569f3fe15dfe3794bc1">ALRMASSR</a>;</div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a249009cd672e7bcd52df1a41de4619e1">  396</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a249009cd672e7bcd52df1a41de4619e1">ALRMBSSR</a>;</div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a09936292ef8d82974b55a03a1080534e">  397</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___type_def.html#a09936292ef8d82974b55a03a1080534e">RESERVED7</a>;    </div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab32c76ca1f3bd0f0f46d42c2dfa74524">  398</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ab32c76ca1f3bd0f0f46d42c2dfa74524">BKP0R</a>;   </div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a5439bfca3708c6b8be6a74626f06111f">  399</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a5439bfca3708c6b8be6a74626f06111f">BKP1R</a>;   </div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aa845c401b24d2ef1049f489f26d35626">  400</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#aa845c401b24d2ef1049f489f26d35626">BKP2R</a>;   </div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac3802c3b17482a0667fb34ddd1863434">  401</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac3802c3b17482a0667fb34ddd1863434">BKP3R</a>;   </div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6131b2f2896c122cf223206e4cfd2bd0">  402</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6131b2f2896c122cf223206e4cfd2bd0">BKP4R</a>;   </div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a0f3a33de81247ec5729e400a1261f917">  403</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a0f3a33de81247ec5729e400a1261f917">BKP5R</a>;   </div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a766e2071c5826e3a299ae1cd5bbf06f7">  404</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a766e2071c5826e3a299ae1cd5bbf06f7">BKP6R</a>;   </div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a9934af6ae6b3f5660204d48ceb2f3192">  405</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a9934af6ae6b3f5660204d48ceb2f3192">BKP7R</a>;   </div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a0e7fca11f1c953270ee0ee6028860add">  406</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a0e7fca11f1c953270ee0ee6028860add">BKP8R</a>;   </div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#abadf1ac26350bf00575428be6a05708b">  407</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#abadf1ac26350bf00575428be6a05708b">BKP9R</a>;   </div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a5feba3d5adae3f234b3d172459163c5a">  408</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a5feba3d5adae3f234b3d172459163c5a">BKP10R</a>;  </div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a8fef38e1e122778601e18f5b757c037a">  409</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a8fef38e1e122778601e18f5b757c037a">BKP11R</a>;  </div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6606b5d249f923aa15ab74b382cbaf7e">  410</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6606b5d249f923aa15ab74b382cbaf7e">BKP12R</a>;  </div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a138903d4681455a660dccbaf3409263d">  411</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a138903d4681455a660dccbaf3409263d">BKP13R</a>;  </div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#adaae50f5c3213014fb9818eaee389676">  412</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#adaae50f5c3213014fb9818eaee389676">BKP14R</a>;  </div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a797f43f9cc1858baebd1799be288dff6">  413</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a797f43f9cc1858baebd1799be288dff6">BKP15R</a>;  </div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a181ad73082bde7d74010aac16bd373fc">  414</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a181ad73082bde7d74010aac16bd373fc">BKP16R</a>;  </div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a90a305a8e00b357f28daef5041e5a8b1">  415</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a90a305a8e00b357f28daef5041e5a8b1">BKP17R</a>;  </div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a171288f82cab2623832de779fb435d74">  416</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a171288f82cab2623832de779fb435d74">BKP18R</a>;  </div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a993f54e8feff9254f795dfd3e000fc55">  417</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a993f54e8feff9254f795dfd3e000fc55">BKP19R</a>;  </div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;} <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160; </div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html">  424</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;{</div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a7c156bc55f6d970a846a459d57a9e940">  426</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a7c156bc55f6d970a846a459d57a9e940">POWER</a>;                 </div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#aeb1e30ce2038628e45264f75e5e926bb">  427</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#aeb1e30ce2038628e45264f75e5e926bb">CLKCR</a>;                 </div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a3e24392875e98cd09043e54a0990ab7a">  428</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a3e24392875e98cd09043e54a0990ab7a">ARG</a>;                   </div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#abbbdc3174e12dab21123d746d65f345d">  429</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#abbbdc3174e12dab21123d746d65f345d">CMD</a>;                   </div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#ad0076eec3f30c0279c193da7173af543">  430</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#ad0076eec3f30c0279c193da7173af543">RESPCMD</a>;        </div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a53f4c92d9a06bfee520718c82f0027b1">  431</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#a53f4c92d9a06bfee520718c82f0027b1">RESP1</a>;          </div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#af06e60089c11f9402d69a56aa828edda">  432</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#af06e60089c11f9402d69a56aa828edda">RESP2</a>;          </div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a51c8a77f72757a2c17d38b61ff13f356">  433</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#a51c8a77f72757a2c17d38b61ff13f356">RESP3</a>;          </div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a2c4c03d0ead9405bf5b3b3224b36e639">  434</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#a2c4c03d0ead9405bf5b3b3224b36e639">RESP4</a>;          </div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a5af1984c7c00890598ca74fc85449f9f">  435</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a5af1984c7c00890598ca74fc85449f9f">DTIMER</a>;                </div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#aa98ab507ed05468ca4baccd1731231cd">  436</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#aa98ab507ed05468ca4baccd1731231cd">DLEN</a>;                  </div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a801519a7af801ad43b88007bf4e2e906">  437</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a801519a7af801ad43b88007bf4e2e906">DCTRL</a>;                 </div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a9055054e38631b8834a95730a2b1b1b9">  438</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#a9055054e38631b8834a95730a2b1b1b9">DCOUNT</a>;         </div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a48171dbf6fb65eba02b912209ef29cce">  439</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#a48171dbf6fb65eba02b912209ef29cce">STA</a>;            </div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#ae3c052b85cc438d2b3069f99620e5139">  440</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#ae3c052b85cc438d2b3069f99620e5139">ICR</a>;                   </div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a9a08e405ab985c60ff9031025ab37d31">  441</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a9a08e405ab985c60ff9031025ab37d31">MASK</a>;                  </div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a33cb9d9c17ad0f0c3071cac5e75297a9">  442</a></span>&#160;  uint32_t      RESERVED0[2];          </div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a463869ee8a7e62724f284e42d26aff7f">  443</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#a463869ee8a7e62724f284e42d26aff7f">FIFOCNT</a>;        </div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a4017b35303754e115249d3c75bdf6894">  444</a></span>&#160;  uint32_t      RESERVED1[13];         </div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#ab4757027388ea3a0a6f114d7de2ed4cf">  445</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#ab4757027388ea3a0a6f114d7de2ed4cf">FIFO</a>;                  </div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;} <a class="code" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a>;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160; </div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html">  452</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;{</div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">  454</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>;        </div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">  455</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>;        </div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">  456</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>;         </div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a02ef206dd5bb270e1f17fedd71284422">  457</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a02ef206dd5bb270e1f17fedd71284422">DR</a>;         </div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a609d2a279b1927846a991deb9d0dc0b0">  458</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a609d2a279b1927846a991deb9d0dc0b0">CRCPR</a>;      </div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a60f1f0e77c52e89cfd738999bee5c9d0">  459</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a60f1f0e77c52e89cfd738999bee5c9d0">RXCRCR</a>;     </div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a0b5a7f6383eb478bbcc22a36c5e95ae6">  460</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a0b5a7f6383eb478bbcc22a36c5e95ae6">TXCRCR</a>;     </div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">  461</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">I2SCFGR</a>;    </div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aff2f386a2566c722f7962377b495f1a2">  462</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#aff2f386a2566c722f7962377b495f1a2">I2SPR</a>;      </div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;} <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160; </div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160; </div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html">  470</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;{</div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">  472</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>;         </div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">  473</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>;         </div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">  474</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>;        </div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">  475</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>;        </div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">  476</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>;          </div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">  477</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>;         </div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">  478</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>;       </div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aa8129ca70a2232c91c8cfcaf375249f6">  479</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#aa8129ca70a2232c91c8cfcaf375249f6">CCMR2</a>;       </div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">  480</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>;        </div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">  481</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>;         </div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">  482</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">PSC</a>;         </div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">  483</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>;         </div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534">  484</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534">RCR</a>;         </div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">  485</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>;        </div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">  486</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>;        </div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">  487</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>;        </div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">  488</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>;        </div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">  489</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>;        </div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a7efe9ea8067044cac449ada756ebc2d1">  490</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a7efe9ea8067044cac449ada756ebc2d1">DCR</a>;         </div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#afb7114ac49dba07ba5d250c507dbf23d">  491</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#afb7114ac49dba07ba5d250c507dbf23d">DMAR</a>;        </div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">  492</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">OR</a>;          </div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;} <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160; </div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html">  499</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;{</div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a706005f59139b9ff8ee5755677e12bc7">  501</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a706005f59139b9ff8ee5755677e12bc7">SR</a>;         </div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a1db25b74d47af33dc4f4fe2177fc5da0">  502</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a1db25b74d47af33dc4f4fe2177fc5da0">DR</a>;         </div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a6ef06ba9d8dc2dc2a0855766369fa7c9">  503</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a6ef06ba9d8dc2dc2a0855766369fa7c9">BRR</a>;        </div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">  504</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>;        </div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">  505</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>;        </div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">  506</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>;        </div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#ae23acff49b4ff96fd29093e80fc7d72e">  507</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#ae23acff49b4ff96fd29093e80fc7d72e">GTPR</a>;       </div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;} <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160; </div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html">  514</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;{</div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#a4caf530d45f7428c9700d9c0057135f8">  516</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_w_d_g___type_def.html#a4caf530d45f7428c9700d9c0057135f8">CR</a>;   </div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#adcd6a7e5d75022e46ce60291f4b8544c">  517</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_w_d_g___type_def.html#adcd6a7e5d75022e46ce60291f4b8544c">CFR</a>;  </div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#a15655cda4854cc794db1f27b3c0bba38">  518</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_w_d_g___type_def.html#a15655cda4854cc794db1f27b3c0bba38">SR</a>;   </div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;} <a class="code" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html">  523</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;{</div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a44d3a8825526e6f362da26bbdfb9c71d">  525</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a44d3a8825526e6f362da26bbdfb9c71d">GOTGCTL</a>;              </div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a09055525656d2be5adce9471c2590c49">  526</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a09055525656d2be5adce9471c2590c49">GOTGINT</a>;              </div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a212059dc4a38136fee7fb358fc74c0d0">  527</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a212059dc4a38136fee7fb358fc74c0d0">GAHBCFG</a>;              </div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a2094f12e3e4d4e6cc45047dedbfd0acd">  528</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a2094f12e3e4d4e6cc45047dedbfd0acd">GUSBCFG</a>;              </div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a75148d8257eaeec482aa99f8b4a8b0fb">  529</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a75148d8257eaeec482aa99f8b4a8b0fb">GRSTCTL</a>;              </div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a0c0a00511f6c07b8609b54adb14319da">  530</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a0c0a00511f6c07b8609b54adb14319da">GINTSTS</a>;              </div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a42668fa352b82eb13164a99664956271">  531</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a42668fa352b82eb13164a99664956271">GINTMSK</a>;              </div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a77b651a1120fc5fb647eaccac6f002c6">  532</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a77b651a1120fc5fb647eaccac6f002c6">GRXSTSR</a>;              </div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a060364111cf507dfab9bb6503477983a">  533</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a060364111cf507dfab9bb6503477983a">GRXSTSP</a>;              </div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#ade50afc41de620913eaf1bc66d93cd3a">  534</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#ade50afc41de620913eaf1bc66d93cd3a">GRXFSIZ</a>;              </div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#aa68d26991ddeec06897297c110c11503">  535</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#aa68d26991ddeec06897297c110c11503">DIEPTXF0_HNPTXFSIZ</a>;   </div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a99c998f37e7a88a26f22defb10a1e83a">  536</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a99c998f37e7a88a26f22defb10a1e83a">HNPTXSTS</a>;             </div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a978a73c27d2afe65def81f28b881e138">  537</a></span>&#160;  uint32_t Reserved30[2];             </div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a9f94762e8ec6d3984e2da3f48bae8a7b">  538</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a9f94762e8ec6d3984e2da3f48bae8a7b">GCCFG</a>;                </div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a5c67046606b7e64fb03c4ac550156156">  539</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#a5c67046606b7e64fb03c4ac550156156">CID</a>;                  </div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#ab32b3885e27effc89f6ffe83d46ddd8e">  540</a></span>&#160;  uint32_t  Reserved40[48];           </div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#ad50445f076f99e6b3d0cfb2643f40fac">  541</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html#ad50445f076f99e6b3d0cfb2643f40fac">HPTXFSIZ</a>;             </div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a8027d5b1a53306f5440506ae4915dd52">  542</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIEPTXF[0x0F];        </div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;} <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a>;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160; </div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html">  548</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;{</div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a9a9dac417f09f6a2d9a4b3110aa99b53">  550</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a9a9dac417f09f6a2d9a4b3110aa99b53">DCFG</a>;            </div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a091e9adaacbe0860ac18eb3792e2e3bb">  551</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a091e9adaacbe0860ac18eb3792e2e3bb">DCTL</a>;            </div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a203b4c02e7f98d9be696b84f2f118263">  552</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a203b4c02e7f98d9be696b84f2f118263">DSTS</a>;            </div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a954d7e94f74e00af915feadd074eb98e">  553</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a954d7e94f74e00af915feadd074eb98e">Reserved0C</a>;           </div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a98f214f983aa10b4a7adbddcfe086bf6">  554</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a98f214f983aa10b4a7adbddcfe086bf6">DIEPMSK</a>;         </div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#ae446389c3fb6d62537abe36a0d7e564f">  555</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#ae446389c3fb6d62537abe36a0d7e564f">DOEPMSK</a>;         </div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a5d28aaa3ea2e4e2246f9ba7025c6a8e7">  556</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a5d28aaa3ea2e4e2246f9ba7025c6a8e7">DAINT</a>;           </div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a26dc7ee19b8bd8c82378575cfddface4">  557</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a26dc7ee19b8bd8c82378575cfddface4">DAINTMSK</a>;        </div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a3f2fce7767f4fcea1912046f26ebcc72">  558</a></span>&#160;  uint32_t  <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a3f2fce7767f4fcea1912046f26ebcc72">Reserved20</a>;          </div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a7d7b3f7c72c92856e77d149c43200709">  559</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a7d7b3f7c72c92856e77d149c43200709">Reserved9</a>;            </div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a033ac90bbc8ed2442100b2836344ef4e">  560</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a033ac90bbc8ed2442100b2836344ef4e">DVBUSDIS</a>;        </div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a81acf064ede336d1e0e1e9a6264f3f2b">  561</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a81acf064ede336d1e0e1e9a6264f3f2b">DVBUSPULSE</a>;      </div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#af0a7a07413a095432031eddc900031cd">  562</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#af0a7a07413a095432031eddc900031cd">DTHRCTL</a>;         </div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a6dca86482073d69a44c8e0e3a5efe068">  563</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a6dca86482073d69a44c8e0e3a5efe068">DIEPEMPMSK</a>;      </div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a881208a5819f6a8bfb1f16a2d7cd05a1">  564</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a881208a5819f6a8bfb1f16a2d7cd05a1">DEACHINT</a>;        </div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#ab10e5be5517065dccac3d098cc1b9894">  565</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#ab10e5be5517065dccac3d098cc1b9894">DEACHMSK</a>;        </div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a4356045c881b1f037c3016473e580679">  566</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a4356045c881b1f037c3016473e580679">Reserved40</a>;           </div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a6dccbd3d18fe0e4e552aefc9f6f469fa">  567</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#a6dccbd3d18fe0e4e552aefc9f6f469fa">DINEP1MSK</a>;       </div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a6bb6a88a8d92f9cb65d104f40934844b">  568</a></span>&#160;  uint32_t  Reserved44[15];      </div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#aabe0c08efd8c18aa1f85e4a38a3d2469">  569</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html#aabe0c08efd8c18aa1f85e4a38a3d2469">DOUTEP1MSK</a>;      </div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;} <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html">USB_OTG_DeviceTypeDef</a>;</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160; </div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html">  575</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;{</div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a7ae9a62fb2acdc8981930ceb8ba5f100">  577</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a7ae9a62fb2acdc8981930ceb8ba5f100">DIEPCTL</a>;           </div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#ab40b947e437eea142bb6682282b073d6">  578</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#ab40b947e437eea142bb6682282b073d6">Reserved04</a>;             </div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#af66b4da67fb3732d6fd4f98dd0e9f824">  579</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#af66b4da67fb3732d6fd4f98dd0e9f824">DIEPINT</a>;           </div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a30c3ab77aa3174965375dfe1a01bdddb">  580</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a30c3ab77aa3174965375dfe1a01bdddb">Reserved0C</a>;             </div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#aeda9700dcd52e252d7809cabed971bab">  581</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#aeda9700dcd52e252d7809cabed971bab">DIEPTSIZ</a>;          </div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a8a7731263a0403b02e369ca387dce8e0">  582</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a8a7731263a0403b02e369ca387dce8e0">DIEPDMA</a>;           </div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a2343fef0358d8713918d26eb93f1fa8b">  583</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a2343fef0358d8713918d26eb93f1fa8b">DTXFSTS</a>;           </div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a525d6997cba563967fd7ea22898ed4f6">  584</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a525d6997cba563967fd7ea22898ed4f6">Reserved18</a>;             </div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;} <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html">USB_OTG_INEndpointTypeDef</a>;</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160; </div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html">  590</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;{</div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a86a62895d4b90531c30f5a48f404ddea">  592</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a86a62895d4b90531c30f5a48f404ddea">DOEPCTL</a>;       </div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a76533e00218c269a8064cf68c3daf7e9">  593</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a76533e00218c269a8064cf68c3daf7e9">Reserved04</a>;         </div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a0b8b826828cba51585aabe9b73074d07">  594</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a0b8b826828cba51585aabe9b73074d07">DOEPINT</a>;       </div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a1d7bc9b546c4dd8ce2fe792945cf7a9d">  595</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a1d7bc9b546c4dd8ce2fe792945cf7a9d">Reserved0C</a>;         </div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a5e4876bb58a4a01eacf675b69f36df26">  596</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a5e4876bb58a4a01eacf675b69f36df26">DOEPTSIZ</a>;      </div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a189d59fa4e34c96ce7eb25c0afd50cd7">  597</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a189d59fa4e34c96ce7eb25c0afd50cd7">DOEPDMA</a>;       </div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a51b162457add1bb7cc254b7aeb9f94bd">  598</a></span>&#160;  uint32_t Reserved18[2];      </div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;} <a class="code" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html">USB_OTG_OUTEndpointTypeDef</a>;</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160; </div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html">  604</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;{</div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#ab44a72e139c005445aac54e866f7750f">  606</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_type_def.html#ab44a72e139c005445aac54e866f7750f">HCFG</a>;             </div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#a509fd299e7540892623954ea4dc1313c">  607</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_type_def.html#a509fd299e7540892623954ea4dc1313c">HFIR</a>;             </div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#ab4f17f7ef96cf4933e30b1950925c613">  608</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_type_def.html#ab4f17f7ef96cf4933e30b1950925c613">HFNUM</a>;            </div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#a0d4a262443e6d12c065adcafabf787ee">  609</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_type_def.html#a0d4a262443e6d12c065adcafabf787ee">Reserved40C</a>;           </div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#af095d2e3da9e07f63ed7da99276eaaca">  610</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_type_def.html#af095d2e3da9e07f63ed7da99276eaaca">HPTXSTS</a>;          </div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#af3c15285d6f2efdf4890ea5b27258aca">  611</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_type_def.html#af3c15285d6f2efdf4890ea5b27258aca">HAINT</a>;            </div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#aa4ec75921a9699f77ee14f377e1b86dc">  612</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_type_def.html#aa4ec75921a9699f77ee14f377e1b86dc">HAINTMSK</a>;         </div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;} <a class="code" href="struct_u_s_b___o_t_g___host_type_def.html">USB_OTG_HostTypeDef</a>;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160; </div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html">  618</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;{</div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#a6f1e046a654010fb0da5eec942fb9a8d">  620</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_channel_type_def.html#a6f1e046a654010fb0da5eec942fb9a8d">HCCHAR</a>;           </div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#a23b3abb27cf5acff0edc709c90e2e5cb">  621</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_channel_type_def.html#a23b3abb27cf5acff0edc709c90e2e5cb">HCSPLT</a>;           </div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#a6735bbd8fbc28f897f1b44df95f52873">  622</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_channel_type_def.html#a6735bbd8fbc28f897f1b44df95f52873">HCINT</a>;            </div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#a8edfae19390d323525449d2444e93984">  623</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_channel_type_def.html#a8edfae19390d323525449d2444e93984">HCINTMSK</a>;         </div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#a14cb8c8dbbafdef182c82c0493ca48ab">  624</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_channel_type_def.html#a14cb8c8dbbafdef182c82c0493ca48ab">HCTSIZ</a>;           </div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#a4204a2dcbc14fb11d371fc45b9f3170f">  625</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b___o_t_g___host_channel_type_def.html#a4204a2dcbc14fb11d371fc45b9f3170f">HCDMA</a>;            </div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#aa85d014d19b79d61bed7fdf134ed1037">  626</a></span>&#160;  uint32_t Reserved[2];           </div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;} <a class="code" href="struct_u_s_b___o_t_g___host_channel_type_def.html">USB_OTG_HostChannelTypeDef</a>;</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160; </div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  636</a></span>&#160;<span class="preprocessor">#define FLASH_BASE            0x08000000UL </span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd">  637</a></span>&#160;<span class="preprocessor">#define SRAM1_BASE            0x20000000UL </span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">  638</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE           0x40000000UL </span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">  639</a></span>&#160;<span class="preprocessor">#define SRAM1_BB_BASE         0x22000000UL </span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">  640</a></span>&#160;<span class="preprocessor">#define PERIPH_BB_BASE        0x42000000UL </span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaee19a30c9fa326bb10b547e4eaf4e250">  641</a></span>&#160;<span class="preprocessor">#define BKPSRAM_BB_BASE       0x42480000UL </span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8be554f354e5aa65370f6db63d4f3ee4">  642</a></span>&#160;<span class="preprocessor">#define FLASH_END             0x0807FFFFUL </span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga91d296a67aec0da8f31c368cbc0eea94">  643</a></span>&#160;<span class="preprocessor">#define FLASH_OTP_BASE        0x1FFF7800UL </span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5bec9c5a91e312fca36f256f508ceee1">  644</a></span>&#160;<span class="preprocessor">#define FLASH_OTP_END         0x1FFF7A0FUL </span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define SRAM_BASE             SRAM1_BASE</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define SRAM_BB_BASE          SRAM1_BB_BASE</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160; </div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000UL)</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000UL)</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x10000000UL)</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160; </div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000UL)</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400UL)</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800UL)</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00UL)</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800UL)</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00UL)</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000UL)</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define I2S2ext_BASE          (APB1PERIPH_BASE + 0x3400UL)</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800UL)</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00UL)</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define I2S3ext_BASE          (APB1PERIPH_BASE + 0x4000UL)</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400UL)</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400UL)</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800UL)</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define I2C3_BASE             (APB1PERIPH_BASE + 0x5C00UL)</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000UL)</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160; </div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x0000UL)</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x1000UL)</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define USART6_BASE           (APB2PERIPH_BASE + 0x1400UL)</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x2000UL)</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define ADC1_COMMON_BASE      (APB2PERIPH_BASE + 0x2300UL)</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">/* Legacy define */</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define ADC_BASE               ADC1_COMMON_BASE</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define SDIO_BASE             (APB2PERIPH_BASE + 0x2C00UL)</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000UL)</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define SPI4_BASE             (APB2PERIPH_BASE + 0x3400UL)</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x3800UL)</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x3C00UL)</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define TIM9_BASE             (APB2PERIPH_BASE + 0x4000UL)</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define TIM10_BASE            (APB2PERIPH_BASE + 0x4400UL)</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define TIM11_BASE            (APB2PERIPH_BASE + 0x4800UL)</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160; </div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define GPIOA_BASE            (AHB1PERIPH_BASE + 0x0000UL)</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define GPIOB_BASE            (AHB1PERIPH_BASE + 0x0400UL)</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define GPIOC_BASE            (AHB1PERIPH_BASE + 0x0800UL)</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define GPIOD_BASE            (AHB1PERIPH_BASE + 0x0C00UL)</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define GPIOE_BASE            (AHB1PERIPH_BASE + 0x1000UL)</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define GPIOH_BASE            (AHB1PERIPH_BASE + 0x1C00UL)</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define CRC_BASE              (AHB1PERIPH_BASE + 0x3000UL)</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define RCC_BASE              (AHB1PERIPH_BASE + 0x3800UL)</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHB1PERIPH_BASE + 0x3C00UL)</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHB1PERIPH_BASE + 0x6000UL)</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define DMA1_Stream0_BASE     (DMA1_BASE + 0x010UL)</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define DMA1_Stream1_BASE     (DMA1_BASE + 0x028UL)</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define DMA1_Stream2_BASE     (DMA1_BASE + 0x040UL)</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define DMA1_Stream3_BASE     (DMA1_BASE + 0x058UL)</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define DMA1_Stream4_BASE     (DMA1_BASE + 0x070UL)</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define DMA1_Stream5_BASE     (DMA1_BASE + 0x088UL)</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define DMA1_Stream6_BASE     (DMA1_BASE + 0x0A0UL)</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define DMA1_Stream7_BASE     (DMA1_BASE + 0x0B8UL)</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define DMA2_BASE             (AHB1PERIPH_BASE + 0x6400UL)</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define DMA2_Stream0_BASE     (DMA2_BASE + 0x010UL)</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define DMA2_Stream1_BASE     (DMA2_BASE + 0x028UL)</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define DMA2_Stream2_BASE     (DMA2_BASE + 0x040UL)</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define DMA2_Stream3_BASE     (DMA2_BASE + 0x058UL)</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define DMA2_Stream4_BASE     (DMA2_BASE + 0x070UL)</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define DMA2_Stream5_BASE     (DMA2_BASE + 0x088UL)</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define DMA2_Stream6_BASE     (DMA2_BASE + 0x0A0UL)</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define DMA2_Stream7_BASE     (DMA2_BASE + 0x0B8UL)</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160; </div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160; </div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define DBGMCU_BASE           0xE0042000UL</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define USB_OTG_FS_PERIPH_BASE               0x50000000UL</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160; </div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define USB_OTG_GLOBAL_BASE                  0x000UL</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define USB_OTG_DEVICE_BASE                  0x800UL</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define USB_OTG_IN_ENDPOINT_BASE             0x900UL</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define USB_OTG_OUT_ENDPOINT_BASE            0xB00UL</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define USB_OTG_EP_REG_SIZE                  0x20UL</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define USB_OTG_HOST_BASE                    0x400UL</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define USB_OTG_HOST_PORT_BASE               0x440UL</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define USB_OTG_HOST_CHANNEL_BASE            0x500UL</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define USB_OTG_HOST_CHANNEL_SIZE            0x20UL</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_BASE                 0xE00UL</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define USB_OTG_FIFO_BASE                    0x1000UL</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define USB_OTG_FIFO_SIZE                    0x1000UL</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160; </div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">  739</a></span>&#160;<span class="preprocessor">#define UID_BASE                     0x1FFF7A10UL           </span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">  740</a></span>&#160;<span class="preprocessor">#define FLASHSIZE_BASE               0x1FFF7A22UL           </span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096">  741</a></span>&#160;<span class="preprocessor">#define PACKAGE_BASE                 0x1FFF7BF0UL           </span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define TIM4                ((TIM_TypeDef *) TIM4_BASE)</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define TIM5                ((TIM_TypeDef *) TIM5_BASE)</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define I2S2ext             ((SPI_TypeDef *) I2S2ext_BASE)</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define SPI3                ((SPI_TypeDef *) SPI3_BASE)</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define I2S3ext             ((SPI_TypeDef *) I2S3ext_BASE)</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define I2C3                ((I2C_TypeDef *) I2C3_BASE)</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define USART6              ((USART_TypeDef *) USART6_BASE)</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">/* Legacy define */</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define ADC                  ADC1_COMMON</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define SDIO                ((SDIO_TypeDef *) SDIO_BASE)</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define SPI4                ((SPI_TypeDef *) SPI4_BASE)</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define TIM9                ((TIM_TypeDef *) TIM9_BASE)</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define TIM10               ((TIM_TypeDef *) TIM10_BASE)</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define TIM11               ((TIM_TypeDef *) TIM11_BASE)</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define DMA1_Stream0        ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define DMA1_Stream1        ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define DMA1_Stream2        ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define DMA1_Stream3        ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define DMA1_Stream4        ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define DMA1_Stream5        ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define DMA1_Stream6        ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define DMA1_Stream7        ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define DMA2_Stream0        ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define DMA2_Stream1        ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define DMA2_Stream2        ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define DMA2_Stream3        ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define DMA2_Stream4        ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define DMA2_Stream5        ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define DMA2_Stream6        ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define DMA2_Stream7        ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define USB_OTG_FS          ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160; </div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">/*                         Peripheral Registers_Bits_Definition               */</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160; </div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">/*                        Analog to Digital Converter                         */</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160; </div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define ADC_SR_AWD_Pos            (0U)                                         </span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f5cef448ce47b4bf2e3d71ed7debf3">  834</a></span>&#160;<span class="preprocessor">#define ADC_SR_AWD_Msk            (0x1UL &lt;&lt; ADC_SR_AWD_Pos)                     </span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">  835</a></span>&#160;<span class="preprocessor">#define ADC_SR_AWD                ADC_SR_AWD_Msk                               </span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define ADC_SR_EOC_Pos            (1U)                                         </span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga370d791b736d2b691df00221dbd3041a">  837</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOC_Msk            (0x1UL &lt;&lt; ADC_SR_EOC_Pos)                     </span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53">  838</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOC                ADC_SR_EOC_Msk                               </span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define ADC_SR_JEOC_Pos           (2U)                                         </span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e5d245721d37e76b53660c9d2094000">  840</a></span>&#160;<span class="preprocessor">#define ADC_SR_JEOC_Msk           (0x1UL &lt;&lt; ADC_SR_JEOC_Pos)                    </span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56">  841</a></span>&#160;<span class="preprocessor">#define ADC_SR_JEOC               ADC_SR_JEOC_Msk                              </span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define ADC_SR_JSTRT_Pos          (3U)                                         </span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72dec61b0a9eaf8380b4ba19e8bd3750">  843</a></span>&#160;<span class="preprocessor">#define ADC_SR_JSTRT_Msk          (0x1UL &lt;&lt; ADC_SR_JSTRT_Pos)                   </span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">  844</a></span>&#160;<span class="preprocessor">#define ADC_SR_JSTRT              ADC_SR_JSTRT_Msk                             </span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define ADC_SR_STRT_Pos           (4U)                                         </span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabffe4cd9e85d28f2e29d16acf305c48">  846</a></span>&#160;<span class="preprocessor">#define ADC_SR_STRT_Msk           (0x1UL &lt;&lt; ADC_SR_STRT_Pos)                    </span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">  847</a></span>&#160;<span class="preprocessor">#define ADC_SR_STRT               ADC_SR_STRT_Msk                              </span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define ADC_SR_OVR_Pos            (5U)                                         </span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f963f57c46a01cd982b88b3a71574eb">  849</a></span>&#160;<span class="preprocessor">#define ADC_SR_OVR_Msk            (0x1UL &lt;&lt; ADC_SR_OVR_Pos)                     </span></div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">  850</a></span>&#160;<span class="preprocessor">#define ADC_SR_OVR                ADC_SR_OVR_Msk                               </span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_Pos         (0U)                                         </span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cc3a347eb0150e7f476f67df64e2276">  854</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_Msk         (0x1FUL &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">  855</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH             ADC_CR1_AWDCH_Msk                            </span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">  856</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_0           (0x01UL &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">  857</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_1           (0x02UL &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">  858</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_2           (0x04UL &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">  859</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_3           (0x08UL &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">  860</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_4           (0x10UL &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define ADC_CR1_EOCIE_Pos         (5U)                                         </span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cb8db4061b4ebb927dbf6bef84e9ae0">  862</a></span>&#160;<span class="preprocessor">#define ADC_CR1_EOCIE_Msk         (0x1UL &lt;&lt; ADC_CR1_EOCIE_Pos)                  </span></div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">  863</a></span>&#160;<span class="preprocessor">#define ADC_CR1_EOCIE             ADC_CR1_EOCIE_Msk                            </span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define ADC_CR1_AWDIE_Pos         (6U)                                         </span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c5eb25f1b9dc807fabc06c90fe9df6">  865</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDIE_Msk         (0x1UL &lt;&lt; ADC_CR1_AWDIE_Pos)                  </span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">  866</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDIE             ADC_CR1_AWDIE_Msk                            </span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define ADC_CR1_JEOCIE_Pos        (7U)                                         </span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c41e259f643939c71619ce4f743554a">  868</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JEOCIE_Msk        (0x1UL &lt;&lt; ADC_CR1_JEOCIE_Pos)                 </span></div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">  869</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JEOCIE            ADC_CR1_JEOCIE_Msk                           </span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define ADC_CR1_SCAN_Pos          (8U)                                         </span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae87fc99e54856233fe19c05947821d">  871</a></span>&#160;<span class="preprocessor">#define ADC_CR1_SCAN_Msk          (0x1UL &lt;&lt; ADC_CR1_SCAN_Pos)                   </span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">  872</a></span>&#160;<span class="preprocessor">#define ADC_CR1_SCAN              ADC_CR1_SCAN_Msk                             </span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define ADC_CR1_AWDSGL_Pos        (9U)                                         </span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a58382bba04769e4baef8f36390f648">  874</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDSGL_Msk        (0x1UL &lt;&lt; ADC_CR1_AWDSGL_Pos)                 </span></div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">  875</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDSGL            ADC_CR1_AWDSGL_Msk                           </span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define ADC_CR1_JAUTO_Pos         (10U)                                        </span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cfa0d38cd6dfd5ed09673558ccadacf">  877</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAUTO_Msk         (0x1UL &lt;&lt; ADC_CR1_JAUTO_Pos)                  </span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">  878</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAUTO             ADC_CR1_JAUTO_Msk                            </span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define ADC_CR1_DISCEN_Pos        (11U)                                        </span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad69e1c5ba0421fe9b33109a3789be1a5">  880</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCEN_Msk        (0x1UL &lt;&lt; ADC_CR1_DISCEN_Pos)                 </span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">  881</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCEN            ADC_CR1_DISCEN_Msk                           </span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define ADC_CR1_JDISCEN_Pos       (12U)                                        </span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5059f8684f70119fff571d8c79bbaf">  883</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JDISCEN_Msk       (0x1UL &lt;&lt; ADC_CR1_JDISCEN_Pos)                </span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">  884</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JDISCEN           ADC_CR1_JDISCEN_Msk                          </span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_Pos       (13U)                                        </span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafee42b4ef0f4cb5b0ab45fc78f3e27f9">  886</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_Msk       (0x7UL &lt;&lt; ADC_CR1_DISCNUM_Pos)                </span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">  887</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM           ADC_CR1_DISCNUM_Msk                          </span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">  888</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_0         (0x1UL &lt;&lt; ADC_CR1_DISCNUM_Pos)                </span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">  889</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_1         (0x2UL &lt;&lt; ADC_CR1_DISCNUM_Pos)                </span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">  890</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_2         (0x4UL &lt;&lt; ADC_CR1_DISCNUM_Pos)                </span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define ADC_CR1_JAWDEN_Pos        (22U)                                        </span></div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29a30d56ef1ba75b52db631e367b13bb">  892</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAWDEN_Msk        (0x1UL &lt;&lt; ADC_CR1_JAWDEN_Pos)                 </span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">  893</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAWDEN            ADC_CR1_JAWDEN_Msk                           </span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define ADC_CR1_AWDEN_Pos         (23U)                                        </span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815cfd0e3ad3eed4424caf312550da16">  895</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDEN_Msk         (0x1UL &lt;&lt; ADC_CR1_AWDEN_Pos)                  </span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">  896</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDEN             ADC_CR1_AWDEN_Msk                            </span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define ADC_CR1_RES_Pos           (24U)                                        </span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5645a309568931b9f783dbca969ff487">  898</a></span>&#160;<span class="preprocessor">#define ADC_CR1_RES_Msk           (0x3UL &lt;&lt; ADC_CR1_RES_Pos)                    </span></div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">  899</a></span>&#160;<span class="preprocessor">#define ADC_CR1_RES               ADC_CR1_RES_Msk                              </span></div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfc432ddbd2140a92d877f6d9dc52417">  900</a></span>&#160;<span class="preprocessor">#define ADC_CR1_RES_0             (0x1UL &lt;&lt; ADC_CR1_RES_Pos)                    </span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10">  901</a></span>&#160;<span class="preprocessor">#define ADC_CR1_RES_1             (0x2UL &lt;&lt; ADC_CR1_RES_Pos)                    </span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define ADC_CR1_OVRIE_Pos         (26U)                                        </span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada4ec8e732a43f37a4568049593aa146">  903</a></span>&#160;<span class="preprocessor">#define ADC_CR1_OVRIE_Msk         (0x1UL &lt;&lt; ADC_CR1_OVRIE_Pos)                  </span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba">  904</a></span>&#160;<span class="preprocessor">#define ADC_CR1_OVRIE             ADC_CR1_OVRIE_Msk                            </span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define ADC_CR2_ADON_Pos          (0U)                                         </span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga523c9c51b9eefe42cc33dec9dbcd7091">  908</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ADON_Msk          (0x1UL &lt;&lt; ADC_CR2_ADON_Pos)                   </span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">  909</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ADON              ADC_CR2_ADON_Msk                             </span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define ADC_CR2_CONT_Pos          (1U)                                         </span></div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a1c4bf40a36bd05804f1083f745914">  911</a></span>&#160;<span class="preprocessor">#define ADC_CR2_CONT_Msk          (0x1UL &lt;&lt; ADC_CR2_CONT_Pos)                   </span></div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">  912</a></span>&#160;<span class="preprocessor">#define ADC_CR2_CONT              ADC_CR2_CONT_Msk                             </span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define ADC_CR2_DMA_Pos           (8U)                                         </span></div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9bfa1dd15f4531ef79131a4a2810342">  914</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DMA_Msk           (0x1UL &lt;&lt; ADC_CR2_DMA_Pos)                    </span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">  915</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DMA               ADC_CR2_DMA_Msk                              </span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define ADC_CR2_DDS_Pos           (9U)                                         </span></div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96fbc51781aa1e2cb18d72ac67e748fe">  917</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DDS_Msk           (0x1UL &lt;&lt; ADC_CR2_DDS_Pos)                    </span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">  918</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DDS               ADC_CR2_DDS_Msk                              </span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define ADC_CR2_EOCS_Pos          (10U)                                        </span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee54d4669ca3fd1c2e760cbe1a0dcbd">  920</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EOCS_Msk          (0x1UL &lt;&lt; ADC_CR2_EOCS_Pos)                   </span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">  921</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EOCS              ADC_CR2_EOCS_Msk                             </span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define ADC_CR2_ALIGN_Pos         (11U)                                        </span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0bca3543546c0f5c893a4a99a4ddcc">  923</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ALIGN_Msk         (0x1UL &lt;&lt; ADC_CR2_ALIGN_Pos)                  </span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">  924</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ALIGN             ADC_CR2_ALIGN_Msk                            </span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_Pos       (16U)                                        </span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57147ca3b182775bc6708bd7edad0a8d">  926</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_Msk       (0xFUL &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">  927</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL           ADC_CR2_JEXTSEL_Msk                          </span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">  928</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_0         (0x1UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">  929</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_1         (0x2UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">  930</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_2         (0x4UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">  931</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_3         (0x8UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN_Pos        (20U)                                        </span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac444a034ccfbea8f0a0a1b3a40abb600">  933</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN_Msk        (0x3UL &lt;&lt; ADC_CR2_JEXTEN_Pos)                 </span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">  934</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN            ADC_CR2_JEXTEN_Msk                           </span></div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b">  935</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN_0          (0x1UL &lt;&lt; ADC_CR2_JEXTEN_Pos)                 </span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832">  936</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN_1          (0x2UL &lt;&lt; ADC_CR2_JEXTEN_Pos)                 </span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define ADC_CR2_JSWSTART_Pos      (22U)                                        </span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1555cd00a88accf874a2bda2c0ac8d4">  938</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JSWSTART_Msk      (0x1UL &lt;&lt; ADC_CR2_JSWSTART_Pos)               </span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">  939</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JSWSTART          ADC_CR2_JSWSTART_Msk                         </span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_Pos        (24U)                                        </span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4979d74537d34ce18573d072e33408">  941</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_Msk        (0xFUL &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">  942</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL            ADC_CR2_EXTSEL_Msk                           </span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">  943</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_0          (0x1UL &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">  944</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_1          (0x2UL &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">  945</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_2          (0x4UL &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">  946</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_3          (0x8UL &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN_Pos         (28U)                                        </span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac97138f7c2e3ecbb31756679589c9b62">  948</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN_Msk         (0x3UL &lt;&lt; ADC_CR2_EXTEN_Pos)                  </span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">  949</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN             ADC_CR2_EXTEN_Msk                            </span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6">  950</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN_0           (0x1UL &lt;&lt; ADC_CR2_EXTEN_Pos)                  </span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d">  951</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN_1           (0x2UL &lt;&lt; ADC_CR2_EXTEN_Pos)                  </span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define ADC_CR2_SWSTART_Pos       (30U)                                        </span></div>
<div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c16a177295208be4bed45f350c315e">  953</a></span>&#160;<span class="preprocessor">#define ADC_CR2_SWSTART_Msk       (0x1UL &lt;&lt; ADC_CR2_SWSTART_Pos)                </span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">  954</a></span>&#160;<span class="preprocessor">#define ADC_CR2_SWSTART           ADC_CR2_SWSTART_Msk                          </span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_Pos       (0U)                                         </span></div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa436e3f99d6260a7c0d93c2c7b9e06e0">  958</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP10_Pos)                </span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0">  959</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10           ADC_SMPR1_SMP10_Msk                          </span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf">  960</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP10_Pos)                </span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61">  961</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP10_Pos)                </span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded">  962</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP10_Pos)                </span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_Pos       (3U)                                         </span></div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bed6ca83db1864feb7eb926d8228c85">  964</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP11_Pos)                </span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800">  965</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11           ADC_SMPR1_SMP11_Msk                          </span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28">  966</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP11_Pos)                </span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d">  967</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP11_Pos)                </span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2">  968</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP11_Pos)                </span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_Pos       (6U)                                         </span></div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae18d279a21d7ce940d6969500a25a13b">  970</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP12_Pos)                </span></div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc">  971</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12           ADC_SMPR1_SMP12_Msk                          </span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2">  972</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP12_Pos)                </span></div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c">  973</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP12_Pos)                </span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9">  974</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP12_Pos)                </span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_Pos       (9U)                                         </span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b2a1ff66bccc991c783ceca1d69cfd">  976</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP13_Pos)                </span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e">  977</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13           ADC_SMPR1_SMP13_Msk                          </span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553">  978</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP13_Pos)                </span></div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1">  979</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP13_Pos)                </span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c">  980</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP13_Pos)                </span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_Pos       (12U)                                        </span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410946d711bfd8069e7eb95d6d83e832">  982</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP14_Pos)                </span></div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781">  983</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14           ADC_SMPR1_SMP14_Msk                          </span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78">  984</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP14_Pos)                </span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22">  985</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP14_Pos)                </span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e">  986</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP14_Pos)                </span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_Pos       (15U)                                        </span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bd307278f68d42fad28c9a549cee495">  988</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP15_Pos)                </span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf">  989</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15           ADC_SMPR1_SMP15_Msk                          </span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584">  990</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP15_Pos)                </span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac">  991</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP15_Pos)                </span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117">  992</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP15_Pos)                </span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_Pos       (18U)                                        </span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf22b25f0b78dab59b1f8d2e1bbceeb">  994</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP16_Pos)                </span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec">  995</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16           ADC_SMPR1_SMP16_Msk                          </span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be">  996</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP16_Pos)                </span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15">  997</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP16_Pos)                </span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686">  998</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP16_Pos)                </span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_Pos       (21U)                                        </span></div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9ca754667b1437b01fb0da560d36e10"> 1000</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP17_Pos)                </span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581"> 1001</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17           ADC_SMPR1_SMP17_Msk                          </span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480"> 1002</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP17_Pos)                </span></div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1"> 1003</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP17_Pos)                </span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273"> 1004</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP17_Pos)                </span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP18_Pos       (24U)                                        </span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c670627d1f5c73fae79914ba1f04475"> 1006</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP18_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP18_Pos)                </span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3c7d84a92899d950de236fe9d14df2c"> 1007</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP18           ADC_SMPR1_SMP18_Msk                          </span></div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6862168bb7688638764defc72120716b"> 1008</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP18_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP18_Pos)                </span></div>
<div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72a01c59a0a785b18235641b36735090"> 1009</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP18_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP18_Pos)                </span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1addc9c417b4b7693768817b058059"> 1010</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP18_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP18_Pos)                </span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_Pos        (0U)                                         </span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46fc7c440c9969355b4fd542b9a6447"> 1014</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP0_Pos)                 </span></div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e"> 1015</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0            ADC_SMPR2_SMP0_Msk                           </span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c"> 1016</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP0_Pos)                 </span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6"> 1017</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP0_Pos)                 </span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc"> 1018</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP0_Pos)                 </span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_Pos        (3U)                                         </span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b8904a2aa672a622471712507c39c7"> 1020</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP1_Pos)                 </span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36"> 1021</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1            ADC_SMPR2_SMP1_Msk                           </span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6"> 1022</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP1_Pos)                 </span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2"> 1023</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP1_Pos)                 </span></div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a"> 1024</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP1_Pos)                 </span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_Pos        (6U)                                         </span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf47f3ef6dad5ad4ab6a70f7256cce7bf"> 1026</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP2_Pos)                 </span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683"> 1027</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2            ADC_SMPR2_SMP2_Msk                           </span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"> 1028</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP2_Pos)                 </span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199"> 1029</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP2_Pos)                 </span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122"> 1030</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP2_Pos)                 </span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_Pos        (9U)                                         </span></div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305cad42f0aae469c0f63a79de6bbf2a"> 1032</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP3_Pos)                 </span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0"> 1033</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3            ADC_SMPR2_SMP3_Msk                           </span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01"> 1034</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP3_Pos)                 </span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0"> 1035</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP3_Pos)                 </span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46"> 1036</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP3_Pos)                 </span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_Pos        (12U)                                        </span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41d006fba68f1e84ff3bd0ec21f61233"> 1038</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP4_Pos)                 </span></div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64"> 1039</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4            ADC_SMPR2_SMP4_Msk                           </span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2"> 1040</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP4_Pos)                 </span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763"> 1041</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP4_Pos)                 </span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245"> 1042</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP4_Pos)                 </span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_Pos        (15U)                                        </span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b8b4a18f347d72459aa84fd6a2629a8"> 1044</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP5_Pos)                 </span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849"> 1045</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5            ADC_SMPR2_SMP5_Msk                           </span></div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"> 1046</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP5_Pos)                 </span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88"> 1047</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP5_Pos)                 </span></div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e"> 1048</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP5_Pos)                 </span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_Pos        (18U)                                        </span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63b337299939afb7336f2579bd3a727c"> 1050</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP6_Pos)                 </span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae"> 1051</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6            ADC_SMPR2_SMP6_Msk                           </span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44"> 1052</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP6_Pos)                 </span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3"> 1053</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP6_Pos)                 </span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909"> 1054</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP6_Pos)                 </span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_Pos        (21U)                                        </span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f8b7b73b7ac647dd48d114f683afc55"> 1056</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP7_Pos)                 </span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500"> 1057</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7            ADC_SMPR2_SMP7_Msk                           </span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a"> 1058</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP7_Pos)                 </span></div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068"> 1059</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP7_Pos)                 </span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca"> 1060</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP7_Pos)                 </span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_Pos        (24U)                                        </span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0390786a9cb491305c18fe615acfd13f"> 1062</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP8_Pos)                 </span></div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3"> 1063</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8            ADC_SMPR2_SMP8_Msk                           </span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6"> 1064</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP8_Pos)                 </span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250"> 1065</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP8_Pos)                 </span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d"> 1066</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP8_Pos)                 </span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_Pos        (27U)                                        </span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b124d3d088448db3cd97db242b125cf"> 1068</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP9_Pos)                 </span></div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005"> 1069</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9            ADC_SMPR2_SMP9_Msk                           </span></div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423"> 1070</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP9_Pos)                 </span></div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc"> 1071</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP9_Pos)                 </span></div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1"> 1072</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP9_Pos)                 </span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define ADC_JOFR1_JOFFSET1_Pos    (0U)                                         </span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeb01e5e14a55e3de62770ff3b3d0fd"> 1076</a></span>&#160;<span class="preprocessor">#define ADC_JOFR1_JOFFSET1_Msk    (0xFFFUL &lt;&lt; ADC_JOFR1_JOFFSET1_Pos)           </span></div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c"> 1077</a></span>&#160;<span class="preprocessor">#define ADC_JOFR1_JOFFSET1        ADC_JOFR1_JOFFSET1_Msk                       </span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define ADC_JOFR2_JOFFSET2_Pos    (0U)                                         </span></div>
<div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21ef3d2ed0de640e567ecefb4c902df4"> 1081</a></span>&#160;<span class="preprocessor">#define ADC_JOFR2_JOFFSET2_Msk    (0xFFFUL &lt;&lt; ADC_JOFR2_JOFFSET2_Pos)           </span></div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c"> 1082</a></span>&#160;<span class="preprocessor">#define ADC_JOFR2_JOFFSET2        ADC_JOFR2_JOFFSET2_Msk                       </span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define ADC_JOFR3_JOFFSET3_Pos    (0U)                                         </span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e742777e82d2e3a58f789f7785fa530"> 1086</a></span>&#160;<span class="preprocessor">#define ADC_JOFR3_JOFFSET3_Msk    (0xFFFUL &lt;&lt; ADC_JOFR3_JOFFSET3_Pos)           </span></div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985"> 1087</a></span>&#160;<span class="preprocessor">#define ADC_JOFR3_JOFFSET3        ADC_JOFR3_JOFFSET3_Msk                       </span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define ADC_JOFR4_JOFFSET4_Pos    (0U)                                         </span></div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983eba37929e630bc6bec3c1ab411db5"> 1091</a></span>&#160;<span class="preprocessor">#define ADC_JOFR4_JOFFSET4_Msk    (0xFFFUL &lt;&lt; ADC_JOFR4_JOFFSET4_Pos)           </span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d"> 1092</a></span>&#160;<span class="preprocessor">#define ADC_JOFR4_JOFFSET4        ADC_JOFR4_JOFFSET4_Msk                       </span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define ADC_HTR_HT_Pos            (0U)                                         </span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9097907041c9d3893ab46b359ade4b00"> 1096</a></span>&#160;<span class="preprocessor">#define ADC_HTR_HT_Msk            (0xFFFUL &lt;&lt; ADC_HTR_HT_Pos)                   </span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d"> 1097</a></span>&#160;<span class="preprocessor">#define ADC_HTR_HT                ADC_HTR_HT_Msk                               </span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define ADC_LTR_LT_Pos            (0U)                                         </span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c59cf6098c3ba86d00ff2eabbee680"> 1101</a></span>&#160;<span class="preprocessor">#define ADC_LTR_LT_Msk            (0xFFFUL &lt;&lt; ADC_LTR_LT_Pos)                   </span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24"> 1102</a></span>&#160;<span class="preprocessor">#define ADC_LTR_LT                ADC_LTR_LT_Msk                               </span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_Pos         (0U)                                         </span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08e9c7dc59718bbfbf1a3db4eba22f86"> 1106</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_Msk         (0x1FUL &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc"> 1107</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13             ADC_SQR1_SQ13_Msk                            </span></div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08"> 1108</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_0           (0x01UL &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f"> 1109</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_1           (0x02UL &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad"> 1110</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_2           (0x04UL &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778"> 1111</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_3           (0x08UL &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028"> 1112</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_4           (0x10UL &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_Pos         (5U)                                         </span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16eaf610307245433e59aee05bfe254"> 1114</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_Msk         (0x1FUL &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585"> 1115</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14             ADC_SQR1_SQ14_Msk                            </span></div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212"> 1116</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_0           (0x01UL &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"> 1117</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_1           (0x02UL &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0"> 1118</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_2           (0x04UL &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae"> 1119</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_3           (0x08UL &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e"> 1120</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_4           (0x10UL &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_Pos         (10U)                                        </span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcdc56b5476a5cbed60e74735574831"> 1122</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_Msk         (0x1FUL &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f"> 1123</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15             ADC_SQR1_SQ15_Msk                            </span></div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b"> 1124</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_0           (0x01UL &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a"> 1125</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_1           (0x02UL &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03"> 1126</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_2           (0x04UL &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852"> 1127</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_3           (0x08UL &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2"> 1128</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_4           (0x10UL &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_Pos         (15U)                                        </span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddb795f3c7a42aba72d3961e19cc7fc"> 1130</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_Msk         (0x1FUL &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7"> 1131</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16             ADC_SQR1_SQ16_Msk                            </span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9"> 1132</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_0           (0x01UL &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1"> 1133</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_1           (0x02UL &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5"> 1134</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_2           (0x04UL &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55"> 1135</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_3           (0x08UL &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd"> 1136</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_4           (0x10UL &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_Pos            (20U)                                        </span></div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57"> 1138</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_Msk            (0xFUL &lt;&lt; ADC_SQR1_L_Pos)                     </span></div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 1139</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L                ADC_SQR1_L_Msk                               </span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c"> 1140</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_0              (0x1UL &lt;&lt; ADC_SQR1_L_Pos)                     </span></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd"> 1141</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_1              (0x2UL &lt;&lt; ADC_SQR1_L_Pos)                     </span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 1142</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_2              (0x4UL &lt;&lt; ADC_SQR1_L_Pos)                     </span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47"> 1143</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_3              (0x8UL &lt;&lt; ADC_SQR1_L_Pos)                     </span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_Pos          (0U)                                         </span></div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe"> 1147</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_Msk          (0x1FUL &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4"> 1148</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7              ADC_SQR2_SQ7_Msk                             </span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96"> 1149</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_0            (0x01UL &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div>
<div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6"> 1150</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_1            (0x02UL &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52"> 1151</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_2            (0x04UL &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af"> 1152</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_3            (0x08UL &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div>
<div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac"> 1153</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_4            (0x10UL &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_Pos          (5U)                                         </span></div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956"> 1155</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_Msk          (0x1FUL &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div>
<div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e"> 1156</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8              ADC_SQR2_SQ8_Msk                             </span></div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13"> 1157</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_0            (0x01UL &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a"> 1158</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_1            (0x02UL &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b"> 1159</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_2            (0x04UL &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412"> 1160</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_3            (0x08UL &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63"> 1161</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_4            (0x10UL &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_Pos          (10U)                                        </span></div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a"> 1163</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_Msk          (0x1FUL &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91"> 1164</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9              ADC_SQR2_SQ9_Msk                             </span></div>
<div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b"> 1165</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_0            (0x01UL &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div>
<div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891"> 1166</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_1            (0x02UL &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d"> 1167</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_2            (0x04UL &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div>
<div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71"> 1168</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_3            (0x08UL &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2"> 1169</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_4            (0x10UL &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_Pos         (15U)                                        </span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a438cb8cfa6116018759eca4d2c2fbb"> 1171</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_Msk         (0x1FUL &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb"> 1172</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10             ADC_SQR2_SQ10_Msk                            </span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262"> 1173</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_0           (0x01UL &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044"> 1174</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_1           (0x02UL &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9"> 1175</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_2           (0x04UL &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e"> 1176</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_3           (0x08UL &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb"> 1177</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_4           (0x10UL &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_Pos         (20U)                                        </span></div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f72a350259ac99fdcda7a97eb6fe2a8"> 1179</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_Msk         (0x1FUL &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e"> 1180</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11             ADC_SQR2_SQ11_Msk                            </span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e"> 1181</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_0           (0x01UL &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5"> 1182</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_1           (0x02UL &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c"> 1183</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_2           (0x04UL &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225"> 1184</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_3           (0x08UL &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0"> 1185</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_4           (0x10UL &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_Pos         (25U)                                        </span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8e8248a0fe8bbf43de3e6f06984a85"> 1187</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_Msk         (0x1FUL &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184"> 1188</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12             ADC_SQR2_SQ12_Msk                            </span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0"> 1189</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_0           (0x01UL &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601"> 1190</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_1           (0x02UL &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66"> 1191</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_2           (0x04UL &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857"> 1192</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_3           (0x08UL &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7"> 1193</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_4           (0x10UL &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_Pos          (0U)                                         </span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158e02c01bc2ee902ff9d4ca8c767184"> 1197</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_Msk          (0x1FUL &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9"> 1198</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1              ADC_SQR3_SQ1_Msk                             </span></div>
<div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4"> 1199</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_0            (0x01UL &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af"> 1200</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_1            (0x02UL &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc"> 1201</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_2            (0x04UL &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556"> 1202</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_3            (0x08UL &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0"> 1203</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_4            (0x10UL &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_Pos          (5U)                                         </span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5a7d30b953796355d6e134aefa7fc3"> 1205</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_Msk          (0x1FUL &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c"> 1206</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2              ADC_SQR3_SQ2_Msk                             </span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937"> 1207</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_0            (0x01UL &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508"> 1208</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_1            (0x02UL &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c"> 1209</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_2            (0x04UL &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389"> 1210</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_3            (0x08UL &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6"> 1211</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_4            (0x10UL &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_Pos          (10U)                                        </span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea87ead7a01cad5a05b3212eb1b5ce35"> 1213</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_Msk          (0x1FUL &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1"> 1214</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3              ADC_SQR3_SQ3_Msk                             </span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313"> 1215</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_0            (0x01UL &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4"> 1216</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_1            (0x02UL &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe"> 1217</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_2            (0x04UL &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0"> 1218</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_3            (0x08UL &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042"> 1219</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_4            (0x10UL &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_Pos          (15U)                                        </span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6ee00d27c507e9b088b1f6b825ab55"> 1221</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_Msk          (0x1FUL &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b"> 1222</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4              ADC_SQR3_SQ4_Msk                             </span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93"> 1223</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_0            (0x01UL &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c"> 1224</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_1            (0x02UL &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb"> 1225</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_2            (0x04UL &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae"> 1226</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_3            (0x08UL &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083"> 1227</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_4            (0x10UL &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_Pos          (20U)                                        </span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaade1e4985264c9bc583a6803cc54e7cf"> 1229</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_Msk          (0x1FUL &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f"> 1230</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5              ADC_SQR3_SQ5_Msk                             </span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b"> 1231</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_0            (0x01UL &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172"> 1232</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_1            (0x02UL &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373"> 1233</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_2            (0x04UL &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e"> 1234</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_3            (0x08UL &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885"> 1235</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_4            (0x10UL &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_Pos          (25U)                                        </span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01b48333516c485500fcf186f861bf3"> 1237</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_Msk          (0x1FUL &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6"> 1238</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6              ADC_SQR3_SQ6_Msk                             </span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335"> 1239</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_0            (0x01UL &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e"> 1240</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_1            (0x02UL &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab"> 1241</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_2            (0x04UL &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922"> 1242</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_3            (0x08UL &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff"> 1243</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_4            (0x10UL &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_Pos         (0U)                                         </span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e"> 1247</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_Msk         (0x1FUL &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 1248</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1             ADC_JSQR_JSQ1_Msk                            </span></div>
<div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292"> 1249</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_0           (0x01UL &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509"> 1250</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_1           (0x02UL &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671"> 1251</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_2           (0x04UL &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 1252</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_3           (0x08UL &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594"> 1253</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_4           (0x10UL &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_Pos         (5U)                                         </span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74"> 1255</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_Msk         (0x1FUL &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4"> 1256</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2             ADC_JSQR_JSQ2_Msk                            </span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d"> 1257</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_0           (0x01UL &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div>
<div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378"> 1258</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_1           (0x02UL &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581"> 1259</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_2           (0x04UL &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a"> 1260</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_3           (0x08UL &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div>
<div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59"> 1261</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_4           (0x10UL &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_Pos         (10U)                                        </span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b"> 1263</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_Msk         (0x1FUL &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 1264</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3             ADC_JSQR_JSQ3_Msk                            </span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98"> 1265</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_0           (0x01UL &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 1266</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_1           (0x02UL &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9"> 1267</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_2           (0x04UL &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e"> 1268</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_3           (0x08UL &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac"> 1269</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_4           (0x10UL &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_Pos         (15U)                                        </span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd"> 1271</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_Msk         (0x1FUL &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4"> 1272</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4             ADC_JSQR_JSQ4_Msk                            </span></div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649"> 1273</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_0           (0x01UL &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7"> 1274</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_1           (0x02UL &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 1275</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_2           (0x04UL &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917"> 1276</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_3           (0x08UL &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca"> 1277</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_4           (0x10UL &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_Pos           (20U)                                        </span></div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05"> 1279</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_Msk           (0x3UL &lt;&lt; ADC_JSQR_JL_Pos)                    </span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232"> 1280</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL               ADC_JSQR_JL_Msk                              </span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58"> 1281</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_0             (0x1UL &lt;&lt; ADC_JSQR_JL_Pos)                    </span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e"> 1282</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_1             (0x2UL &lt;&lt; ADC_JSQR_JL_Pos)                    </span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_Pos        (0U)                                         </span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d"> 1286</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_Msk        (0xFFFFUL &lt;&lt; ADC_JDR1_JDATA_Pos)              </span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558"> 1287</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA            ADC_JDR1_JDATA_Msk                           </span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_Pos        (0U)                                         </span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670"> 1291</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_Msk        (0xFFFFUL &lt;&lt; ADC_JDR2_JDATA_Pos)              </span></div>
<div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8"> 1292</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA            ADC_JDR2_JDATA_Msk                           </span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_Pos        (0U)                                         </span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683"> 1296</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_Msk        (0xFFFFUL &lt;&lt; ADC_JDR3_JDATA_Pos)              </span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef"> 1297</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA            ADC_JDR3_JDATA_Msk                           </span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_Pos        (0U)                                         </span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef"> 1301</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_Msk        (0xFFFFUL &lt;&lt; ADC_JDR4_JDATA_Pos)              </span></div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1"> 1302</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA            ADC_JDR4_JDATA_Msk                           </span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define ADC_DR_DATA_Pos           (0U)                                         </span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7"> 1306</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_Msk           (0xFFFFUL &lt;&lt; ADC_DR_DATA_Pos)                 </span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038"> 1307</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA               ADC_DR_DATA_Msk                              </span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define ADC_DR_ADC2DATA_Pos       (16U)                                        </span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86da874944121326b9f268295d8ce9b9"> 1309</a></span>&#160;<span class="preprocessor">#define ADC_DR_ADC2DATA_Msk       (0xFFFFUL &lt;&lt; ADC_DR_ADC2DATA_Pos)             </span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98"> 1310</a></span>&#160;<span class="preprocessor">#define ADC_DR_ADC2DATA           ADC_DR_ADC2DATA_Msk                          </span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CSR register  ********************/</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1_Pos          (0U)                                         </span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc1dc3f69bc55d0dc278a8cfe172200"> 1314</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1_Msk          (0x1UL &lt;&lt; ADC_CSR_AWD1_Pos)                   </span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e640f7443f14d01a37e29cff004223f"> 1315</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1              ADC_CSR_AWD1_Msk                             </span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define ADC_CSR_EOC1_Pos          (1U)                                         </span></div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaca4cc88bbeca3aee454610c500d2fc"> 1317</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOC1_Msk          (0x1UL &lt;&lt; ADC_CSR_EOC1_Pos)                   </span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga715bcb019d713187aacd46f4482fa5f9"> 1318</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOC1              ADC_CSR_EOC1_Msk                             </span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC1_Pos         (2U)                                         </span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga954441bd559cdbe9da94c7ff0172c859"> 1320</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC1_Msk         (0x1UL &lt;&lt; ADC_CSR_JEOC1_Pos)                  </span></div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6"> 1321</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC1             ADC_CSR_JEOC1_Msk                            </span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define ADC_CSR_JSTRT1_Pos        (3U)                                         </span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e0c41a114f966849054e2e43ee9b115"> 1323</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JSTRT1_Msk        (0x1UL &lt;&lt; ADC_CSR_JSTRT1_Pos)                 </span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e6578b14d71c6d972c6d6f6d48eaa"> 1324</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JSTRT1            ADC_CSR_JSTRT1_Msk                           </span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define ADC_CSR_STRT1_Pos         (4U)                                         </span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d9691131e58b26068e792ad4b458bd6"> 1326</a></span>&#160;<span class="preprocessor">#define ADC_CSR_STRT1_Msk         (0x1UL &lt;&lt; ADC_CSR_STRT1_Pos)                  </span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78ff468cfaa299ef62ab7b8b9910e142"> 1327</a></span>&#160;<span class="preprocessor">#define ADC_CSR_STRT1             ADC_CSR_STRT1_Msk                            </span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define ADC_CSR_OVR1_Pos          (5U)                                         </span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab0daf58c1ac552862c36465fc864cc"> 1329</a></span>&#160;<span class="preprocessor">#define ADC_CSR_OVR1_Msk          (0x1UL &lt;&lt; ADC_CSR_OVR1_Pos)                   </span></div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52c109fe013835222183c22b26d6edec"> 1330</a></span>&#160;<span class="preprocessor">#define ADC_CSR_OVR1              ADC_CSR_OVR1_Msk                             </span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define  ADC_CSR_DOVR1                        ADC_CSR_OVR1</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160; </div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CCR register  ********************/</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_Pos         (0U)                                         </span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga535eaa79d3a77403b2e0981641f10f81"> 1337</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_Msk         (0x1FUL &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf70ab04667c7c7da0f29c0e5a6c48e68"> 1338</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI             ADC_CCR_MULTI_Msk                            </span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4e7104ce01e3a79b8f6138d87dc3684"> 1339</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_0           (0x01UL &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8781dec7f076b475b85f8470aee94d06"> 1340</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_1           (0x02UL &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6a5be6cff1227431b8d54dffcc1ce88"> 1341</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_2           (0x04UL &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae55be7b911b4c0272543f98a0dba5f20"> 1342</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_3           (0x08UL &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5087b3cb0d4570b80b3138c277bcbf6c"> 1343</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MULTI_4           (0x10UL &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_Pos         (8U)                                         </span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c1c63139684661c857ece4937a72415"> 1345</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_Msk         (0xFUL &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198"> 1346</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY             ADC_CCR_DELAY_Msk                            </span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b71e9df8b1fca93802ad602341eb0b"> 1347</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_0           (0x1UL &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0d5785cb6c75e700517e88af188573"> 1348</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_1           (0x2UL &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17f85cbda5dcf9a392a29befb73c6ceb"> 1349</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_2           (0x4UL &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0216de7d6fcfa507c9aa1400972d862"> 1350</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_3           (0x8UL &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define ADC_CCR_DDS_Pos           (13U)                                        </span></div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41720d885d32a33cb04782a2a2a74f9"> 1352</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DDS_Msk           (0x1UL &lt;&lt; ADC_CCR_DDS_Pos)                    </span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e745513bbc2e5e5a76ae999d5d535af"> 1353</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DDS               ADC_CCR_DDS_Msk                              </span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define ADC_CCR_DMA_Pos           (14U)                                        </span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7933afb88d395724816248ec8fa9b76"> 1355</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DMA_Msk           (0x3UL &lt;&lt; ADC_CCR_DMA_Pos)                    </span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e346b21afcaeced784e6c80b3aa1fb4"> 1356</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DMA               ADC_CCR_DMA_Msk                              </span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a42ee6ec5115244aef8f60d35abcc47"> 1357</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DMA_0             (0x1UL &lt;&lt; ADC_CCR_DMA_Pos)                    </span></div>
<div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdc9d29cafdd54e5c0dd752c358e1bc8"> 1358</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DMA_1             (0x2UL &lt;&lt; ADC_CCR_DMA_Pos)                    </span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE_Pos        (16U)                                        </span></div>
<div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2458ab94917987a44a275e1ed886e825"> 1360</a></span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE_Msk        (0x3UL &lt;&lt; ADC_CCR_ADCPRE_Pos)                 </span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c"> 1361</a></span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE            ADC_CCR_ADCPRE_Msk                           </span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313"> 1362</a></span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE_0          (0x1UL &lt;&lt; ADC_CCR_ADCPRE_Pos)                 </span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5"> 1363</a></span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE_1          (0x2UL &lt;&lt; ADC_CCR_ADCPRE_Pos)                 </span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define ADC_CCR_VBATE_Pos         (22U)                                        </span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d86d837c7c40d14882728116a3722b"> 1365</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VBATE_Msk         (0x1UL &lt;&lt; ADC_CCR_VBATE_Pos)                  </span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga519645e42dcf6b19af9c05dc40300abb"> 1366</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VBATE             ADC_CCR_VBATE_Msk                            </span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define ADC_CCR_TSVREFE_Pos       (23U)                                        </span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1a3df0d33a0c78197ad8c161c22a7a"> 1368</a></span>&#160;<span class="preprocessor">#define ADC_CCR_TSVREFE_Msk       (0x1UL &lt;&lt; ADC_CCR_TSVREFE_Pos)                </span></div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc"> 1369</a></span>&#160;<span class="preprocessor">#define ADC_CCR_TSVREFE           ADC_CCR_TSVREFE_Msk                          </span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CDR register  ********************/</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define ADC_CDR_DATA1_Pos         (0U)                                         </span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb4c80caea7b29ec5b2b863e84288cf1"> 1373</a></span>&#160;<span class="preprocessor">#define ADC_CDR_DATA1_Msk         (0xFFFFUL &lt;&lt; ADC_CDR_DATA1_Pos)               </span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d7a0a18c77816c45c5682c3884e3d56"> 1374</a></span>&#160;<span class="preprocessor">#define ADC_CDR_DATA1             ADC_CDR_DATA1_Msk                            </span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define ADC_CDR_DATA2_Pos         (16U)                                        </span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e8ac90ba8958b4d858c24e2896f7733"> 1376</a></span>&#160;<span class="preprocessor">#define ADC_CDR_DATA2_Msk         (0xFFFFUL &lt;&lt; ADC_CDR_DATA2_Pos)               </span></div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55f0776b9bf2612c194c1ab478d8a371"> 1377</a></span>&#160;<span class="preprocessor">#define ADC_CDR_DATA2             ADC_CDR_DATA2_Msk                            </span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_MST         ADC_CDR_DATA1</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define ADC_CDR_RDATA_SLV         ADC_CDR_DATA2</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160; </div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">/*                          CRC calculation unit                              */</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define CRC_DR_DR_Pos       (0U)                                               </span></div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1"> 1390</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR_Msk       (0xFFFFFFFFUL &lt;&lt; CRC_DR_DR_Pos)                     </span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 1391</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR           CRC_DR_DR_Msk                                      </span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define CRC_IDR_IDR_Pos     (0U)                                               </span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a"> 1396</a></span>&#160;<span class="preprocessor">#define CRC_IDR_IDR_Msk     (0xFFUL &lt;&lt; CRC_IDR_IDR_Pos)                         </span></div>
<div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 1397</a></span>&#160;<span class="preprocessor">#define CRC_IDR_IDR         CRC_IDR_IDR_Msk                                    </span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Pos    (0U)                                               </span></div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5"> 1402</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Msk    (0x1UL &lt;&lt; CRC_CR_RESET_Pos)                         </span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7"> 1403</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET        CRC_CR_RESET_Msk                                   </span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment">/*                             DMA Controller                                 */</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="comment">/********************  Bits definition for DMA_SxCR register  *****************/</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_Pos       (25U)                                         </span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27c7e607fbf7db7b5515bacbb9070346"> 1413</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_Msk       (0x7UL &lt;&lt; DMA_SxCR_CHSEL_Pos)                  </span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL           DMA_SxCR_CHSEL_Msk                            </span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_0         0x02000000U                                   </span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_1         0x04000000U                                   </span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_2         0x08000000U                                   </span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_Pos      (23U)                                         </span></div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa451942408f8a368a57eb9c45e43e7c8"> 1419</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_Msk      (0x3UL &lt;&lt; DMA_SxCR_MBURST_Pos)                 </span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST          DMA_SxCR_MBURST_Msk                           </span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e3931a8f14ffe008b8717e1b3232fca"> 1421</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_0        (0x1UL &lt;&lt; DMA_SxCR_MBURST_Pos)                 </span></div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74"> 1422</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_1        (0x2UL &lt;&lt; DMA_SxCR_MBURST_Pos)                 </span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_Pos      (21U)                                         </span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0522a557e1c258b7973e76da59cb7bbb"> 1424</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_Msk      (0x3UL &lt;&lt; DMA_SxCR_PBURST_Pos)                 </span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST          DMA_SxCR_PBURST_Msk                           </span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf0eee1ad1788868a194f95107057a16"> 1426</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_0        (0x1UL &lt;&lt; DMA_SxCR_PBURST_Pos)                 </span></div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga061207b2c654a0dd62e40187c9557eda"> 1427</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_1        (0x2UL &lt;&lt; DMA_SxCR_PBURST_Pos)                 </span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define DMA_SxCR_CT_Pos          (19U)                                         </span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3ef149321f19c6fdda5eea2d622b78e"> 1429</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CT_Msk          (0x1UL &lt;&lt; DMA_SxCR_CT_Pos)                     </span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define DMA_SxCR_CT              DMA_SxCR_CT_Msk                               </span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define DMA_SxCR_DBM_Pos         (18U)                                         </span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460b7d274a9e54d2ddabddc9832425b4"> 1432</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DBM_Msk         (0x1UL &lt;&lt; DMA_SxCR_DBM_Pos)                    </span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">#define DMA_SxCR_DBM             DMA_SxCR_DBM_Msk                              </span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_Pos          (16U)                                         </span></div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc66d05a0b6c646926e155f584c2164"> 1435</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_Msk          (0x3UL &lt;&lt; DMA_SxCR_PL_Pos)                     </span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define DMA_SxCR_PL              DMA_SxCR_PL_Msk                               </span></div>
<div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b1b2f7bd6f0af932ff0fb7df9336b6"> 1437</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_0            (0x1UL &lt;&lt; DMA_SxCR_PL_Pos)                     </span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81817adc8c0ee54dea0f67a1a9e8eb77"> 1438</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_1            (0x2UL &lt;&lt; DMA_SxCR_PL_Pos)                     </span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define DMA_SxCR_PINCOS_Pos      (15U)                                         </span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78df7ff746fecc4afaa5e980f11de4d6"> 1440</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PINCOS_Msk      (0x1UL &lt;&lt; DMA_SxCR_PINCOS_Pos)                 </span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define DMA_SxCR_PINCOS          DMA_SxCR_PINCOS_Msk                           </span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_Pos       (13U)                                         </span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769dd95d6aa84f0bc0080891094cd5bd"> 1443</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_Msk       (0x3UL &lt;&lt; DMA_SxCR_MSIZE_Pos)                  </span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE           DMA_SxCR_MSIZE_Msk                            </span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39adb60b3394b61366691b45b8c2b80f"> 1445</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_0         (0x1UL &lt;&lt; DMA_SxCR_MSIZE_Pos)                  </span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c2ef08ab52de52b4e1fd785f60e263"> 1446</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_1         (0x2UL &lt;&lt; DMA_SxCR_MSIZE_Pos)                  </span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_Pos       (11U)                                         </span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ddb21769dcff3c41c4bb61e66d8459a"> 1448</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_Msk       (0x3UL &lt;&lt; DMA_SxCR_PSIZE_Pos)                  </span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE           DMA_SxCR_PSIZE_Msk                            </span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab05cf3e3f7c9edae5c70d59b3b75b14f"> 1450</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_0         (0x1UL &lt;&lt; DMA_SxCR_PSIZE_Pos)                  </span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f376d0900380a3045cbeadd6a037302"> 1451</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_1         (0x2UL &lt;&lt; DMA_SxCR_PSIZE_Pos)                  </span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define DMA_SxCR_MINC_Pos        (10U)                                         </span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b9b94c796c25b6dac673c711f74eb48"> 1453</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MINC_Msk        (0x1UL &lt;&lt; DMA_SxCR_MINC_Pos)                   </span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define DMA_SxCR_MINC            DMA_SxCR_MINC_Msk                             </span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#define DMA_SxCR_PINC_Pos        (9U)                                          </span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0829e862db027069781244f9820113ab"> 1456</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PINC_Msk        (0x1UL &lt;&lt; DMA_SxCR_PINC_Pos)                   </span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define DMA_SxCR_PINC            DMA_SxCR_PINC_Msk                             </span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define DMA_SxCR_CIRC_Pos        (8U)                                          </span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga873f1581fb2b88c20d6621143a5751ac"> 1459</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CIRC_Msk        (0x1UL &lt;&lt; DMA_SxCR_CIRC_Pos)                   </span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define DMA_SxCR_CIRC            DMA_SxCR_CIRC_Msk                             </span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_Pos         (6U)                                          </span></div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6c4f77554490fc06ecbd63e0e81a696"> 1462</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_Msk         (0x3UL &lt;&lt; DMA_SxCR_DIR_Pos)                    </span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR             DMA_SxCR_DIR_Msk                              </span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadca9547536f3d2f76577275964b4875e"> 1464</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_0           (0x1UL &lt;&lt; DMA_SxCR_DIR_Pos)                    </span></div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac52c8d6ecad03bfe531867fa7457f2ae"> 1465</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_1           (0x2UL &lt;&lt; DMA_SxCR_DIR_Pos)                    </span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define DMA_SxCR_PFCTRL_Pos      (5U)                                          </span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab67e3396d4689bc81191afda92e1864c"> 1467</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PFCTRL_Msk      (0x1UL &lt;&lt; DMA_SxCR_PFCTRL_Pos)                 </span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define DMA_SxCR_PFCTRL          DMA_SxCR_PFCTRL_Msk                           </span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define DMA_SxCR_TCIE_Pos        (4U)                                          </span></div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86e6592b451e33103e1d6d119046a5e3"> 1470</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_TCIE_Msk        (0x1UL &lt;&lt; DMA_SxCR_TCIE_Pos)                   </span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define DMA_SxCR_TCIE            DMA_SxCR_TCIE_Msk                             </span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">#define DMA_SxCR_HTIE_Pos        (3U)                                          </span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2b5b47a0da93f112effd85edf7e27b"> 1473</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_HTIE_Msk        (0x1UL &lt;&lt; DMA_SxCR_HTIE_Pos)                   </span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define DMA_SxCR_HTIE            DMA_SxCR_HTIE_Msk                             </span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#define DMA_SxCR_TEIE_Pos        (2U)                                          </span></div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e7331240fc8545d3dba92568b243039"> 1476</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_TEIE_Msk        (0x1UL &lt;&lt; DMA_SxCR_TEIE_Pos)                   </span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define DMA_SxCR_TEIE            DMA_SxCR_TEIE_Msk                             </span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define DMA_SxCR_DMEIE_Pos       (1U)                                          </span></div>
<div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga640f196b45fc4e81ac468cbc3503148b"> 1479</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DMEIE_Msk       (0x1UL &lt;&lt; DMA_SxCR_DMEIE_Pos)                  </span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define DMA_SxCR_DMEIE           DMA_SxCR_DMEIE_Msk                            </span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define DMA_SxCR_EN_Pos          (0U)                                          </span></div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga038999913cf4b5608f4b06bde0f5b6f1"> 1482</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_EN_Msk          (0x1UL &lt;&lt; DMA_SxCR_EN_Pos)                     </span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define DMA_SxCR_EN              DMA_SxCR_EN_Msk                               </span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160; </div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define DMA_SxCR_ACK_Pos         (20U)                                         </span></div>
<div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03b6c12b1fc9d635ce6abac4b15006e"> 1487</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_ACK_Msk         (0x1UL &lt;&lt; DMA_SxCR_ACK_Pos)                    </span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define DMA_SxCR_ACK             DMA_SxCR_ACK_Msk                              </span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160; </div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">/********************  Bits definition for DMA_SxCNDTR register  **************/</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define DMA_SxNDT_Pos            (0U)                                          </span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9525ced3fadc78d4d5bb8234d226a52"> 1492</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_Msk            (0xFFFFUL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define DMA_SxNDT                DMA_SxNDT_Msk                                 </span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae52f0e22e621d60861143ca6027852"> 1494</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_0              (0x0001UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4223f0a871ccfee403988befa42d94"> 1495</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_1              (0x0002UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4766cc41262f7b530351ecc5939fc222"> 1496</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_2              (0x0004UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa43d96546fce4a436e4478a99ac0394"> 1497</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_3              (0x0008UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81412c27b9d192be6c8c251b3a750e3c"> 1498</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_4              (0x0010UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeff6beaa117fca4b6d1bbd87de34f674"> 1499</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_5              (0x0020UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7533a77655a960f82d08edfd2f4bf7ee"> 1500</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_6              (0x0040UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2791b19fcf8586ffd28204bab2f2b4"> 1501</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_7              (0x0080UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6d77fc0aa9e027fc906f70f8e6a4aca"> 1502</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_8              (0x0100UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b4f096ed9b7f778e5b6beec36ca9698"> 1503</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_9              (0x0200UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64a0c2548db60b344bbbda72b53089ca"> 1504</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_10             (0x0400UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e37fe0da3a0c2e6ac94f999c8455187"> 1505</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_11             (0x0800UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27c8ece8e904ef16ea45be9f7733103"> 1506</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_12             (0x1000UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f320a375482fe097d3f1579925013bb"> 1507</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_13             (0x2000UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8882d292259d683b075bf6c4e009b3ae"> 1508</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_14             (0x4000UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386a1a2048a470bed80654cd548dea65"> 1509</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_15             (0x8000UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">/********************  Bits definition for DMA_SxFCR register  ****************/</span> </div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FEIE_Pos       (7U)                                          </span></div>
<div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadff36ebec91293d8106a40bbf580be00"> 1513</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FEIE_Msk       (0x1UL &lt;&lt; DMA_SxFCR_FEIE_Pos)                  </span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FEIE           DMA_SxFCR_FEIE_Msk                            </span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_Pos         (3U)                                          </span></div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46ecd57c9b56be53a38263c02d25c50f"> 1516</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_Msk         (0x7UL &lt;&lt; DMA_SxFCR_FS_Pos)                    </span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS             DMA_SxFCR_FS_Msk                              </span></div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0cb1a99fb8265535b15fc6a428060"> 1518</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_0           (0x1UL &lt;&lt; DMA_SxFCR_FS_Pos)                    </span></div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b5dd8e40fe393762866522caa0ab842"> 1519</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_1           (0x2UL &lt;&lt; DMA_SxFCR_FS_Pos)                    </span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51558a53d17a6deeed3937c15787361c"> 1520</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_2           (0x4UL &lt;&lt; DMA_SxFCR_FS_Pos)                    </span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define DMA_SxFCR_DMDIS_Pos      (2U)                                          </span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadedd400be2f182737e484d52be6b80c1"> 1522</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_DMDIS_Msk      (0x1UL &lt;&lt; DMA_SxFCR_DMDIS_Pos)                 </span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define DMA_SxFCR_DMDIS          DMA_SxFCR_DMDIS_Msk                           </span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_Pos        (0U)                                          </span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e436952c24ada5a0c553043092285e7"> 1525</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_Msk        (0x3UL &lt;&lt; DMA_SxFCR_FTH_Pos)                   </span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH            DMA_SxFCR_FTH_Msk                             </span></div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63716e11d34bca95927671055aa63fe8"> 1527</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_0          (0x1UL &lt;&lt; DMA_SxFCR_FTH_Pos)                   </span></div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d780fc1222a183071c73e62a0524a1"> 1528</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_1          (0x2UL &lt;&lt; DMA_SxFCR_FTH_Pos)                   </span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment">/********************  Bits definition for DMA_LISR register  *****************/</span> </div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF3_Pos       (27U)                                         </span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcbb22f764dbcd84f9f7679ba140fd8"> 1532</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF3_Msk       (0x1UL &lt;&lt; DMA_LISR_TCIF3_Pos)                  </span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF3           DMA_LISR_TCIF3_Msk                            </span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF3_Pos       (26U)                                         </span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga202e6ae73e145494851e4c40f5c2eb2e"> 1535</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF3_Msk       (0x1UL &lt;&lt; DMA_LISR_HTIF3_Pos)                  </span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF3           DMA_LISR_HTIF3_Msk                            </span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF3_Pos       (25U)                                         </span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga770b6645dff14ef5d2950aff2995ec72"> 1538</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF3_Msk       (0x1UL &lt;&lt; DMA_LISR_TEIF3_Pos)                  </span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF3           DMA_LISR_TEIF3_Msk                            </span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF3_Pos      (24U)                                         </span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4331e1ec530a0dc0cbee400d5950b3a"> 1541</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF3_Msk      (0x1UL &lt;&lt; DMA_LISR_DMEIF3_Pos)                 </span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF3          DMA_LISR_DMEIF3_Msk                           </span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF3_Pos       (22U)                                         </span></div>
<div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46bd312d438cb54d4b68b189cf120fd1"> 1544</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF3_Msk       (0x1UL &lt;&lt; DMA_LISR_FEIF3_Pos)                  </span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF3           DMA_LISR_FEIF3_Msk                            </span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF2_Pos       (21U)                                         </span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae271580139c8f7d241532d0c833afe06"> 1547</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF2_Msk       (0x1UL &lt;&lt; DMA_LISR_TCIF2_Pos)                  </span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF2           DMA_LISR_TCIF2_Msk                            </span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF2_Pos       (20U)                                         </span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83c87fe2679a6130003dd72b363e9c53"> 1550</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF2_Msk       (0x1UL &lt;&lt; DMA_LISR_HTIF2_Pos)                  </span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF2           DMA_LISR_HTIF2_Msk                            </span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF2_Pos       (19U)                                         </span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f9f609e2612044dd911f853c401ce9"> 1553</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF2_Msk       (0x1UL &lt;&lt; DMA_LISR_TEIF2_Pos)                  </span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF2           DMA_LISR_TEIF2_Msk                            </span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF2_Pos      (18U)                                         </span></div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f7a3d352057475b51e9627d497bf8d5"> 1556</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF2_Msk      (0x1UL &lt;&lt; DMA_LISR_DMEIF2_Pos)                 </span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF2          DMA_LISR_DMEIF2_Msk                           </span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF2_Pos       (16U)                                         </span></div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d4c97aa0bf50b5ff36e271bde6b2285"> 1559</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF2_Msk       (0x1UL &lt;&lt; DMA_LISR_FEIF2_Pos)                  </span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF2           DMA_LISR_FEIF2_Msk                            </span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF1_Pos       (11U)                                         </span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338a63d76a175d0ef90bd5469232cc69"> 1562</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF1_Msk       (0x1UL &lt;&lt; DMA_LISR_TCIF1_Pos)                  </span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF1           DMA_LISR_TCIF1_Msk                            </span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF1_Pos       (10U)                                         </span></div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c9343cd010bd919a13bf32f9a8d998f"> 1565</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF1_Msk       (0x1UL &lt;&lt; DMA_LISR_HTIF1_Pos)                  </span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF1           DMA_LISR_HTIF1_Msk                            </span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF1_Pos       (9U)                                          </span></div>
<div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014420a4087c5f7fa521536fed95a57b"> 1568</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF1_Msk       (0x1UL &lt;&lt; DMA_LISR_TEIF1_Pos)                  </span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF1           DMA_LISR_TEIF1_Msk                            </span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF1_Pos      (8U)                                          </span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71ddcdc61bbf235161b59b2fa356fa3b"> 1571</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF1_Msk      (0x1UL &lt;&lt; DMA_LISR_DMEIF1_Pos)                 </span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF1          DMA_LISR_DMEIF1_Msk                           </span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF1_Pos       (6U)                                          </span></div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa932a51d97ae0952a1cf37b876ac9cbc"> 1574</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF1_Msk       (0x1UL &lt;&lt; DMA_LISR_FEIF1_Pos)                  </span></div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF1           DMA_LISR_FEIF1_Msk                            </span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF0_Pos       (5U)                                          </span></div>
<div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a6dc2ab51b3f572bf7dba9ee25354b"> 1577</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF0_Msk       (0x1UL &lt;&lt; DMA_LISR_TCIF0_Pos)                  </span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF0           DMA_LISR_TCIF0_Msk                            </span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF0_Pos       (4U)                                          </span></div>
<div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5a05c426a6fc95eee5f6b387139293"> 1580</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF0_Msk       (0x1UL &lt;&lt; DMA_LISR_HTIF0_Pos)                  </span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF0           DMA_LISR_HTIF0_Msk                            </span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF0_Pos       (3U)                                          </span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8213385927a3d6b07c3e035b331fead4"> 1583</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF0_Msk       (0x1UL &lt;&lt; DMA_LISR_TEIF0_Pos)                  </span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF0           DMA_LISR_TEIF0_Msk                            </span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF0_Pos      (2U)                                          </span></div>
<div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66347e1824698903c1533784c2413f84"> 1586</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF0_Msk      (0x1UL &lt;&lt; DMA_LISR_DMEIF0_Pos)                 </span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF0          DMA_LISR_DMEIF0_Msk                           </span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF0_Pos       (0U)                                          </span></div>
<div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4ecaf3690c72bee4bd08746779615dd"> 1589</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF0_Msk       (0x1UL &lt;&lt; DMA_LISR_FEIF0_Pos)                  </span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF0           DMA_LISR_FEIF0_Msk                            </span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160; </div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment">/********************  Bits definition for DMA_HISR register  *****************/</span> </div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF7_Pos       (27U)                                         </span></div>
<div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cecdf83cc7589761412e00b3d71e657"> 1594</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF7_Msk       (0x1UL &lt;&lt; DMA_HISR_TCIF7_Pos)                  </span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF7           DMA_HISR_TCIF7_Msk                            </span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF7_Pos       (26U)                                         </span></div>
<div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32a223400ca195866f036f2a3cdf2029"> 1597</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF7_Msk       (0x1UL &lt;&lt; DMA_HISR_HTIF7_Pos)                  </span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF7           DMA_HISR_HTIF7_Msk                            </span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF7_Pos       (25U)                                         </span></div>
<div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2754f465bbced1dec2e45bbb8fc9a3c4"> 1600</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF7_Msk       (0x1UL &lt;&lt; DMA_HISR_TEIF7_Pos)                  </span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF7           DMA_HISR_TEIF7_Msk                            </span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF7_Pos      (24U)                                         </span></div>
<div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c027560b6bf31fb7926439500c32d6c"> 1603</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF7_Msk      (0x1UL &lt;&lt; DMA_HISR_DMEIF7_Pos)                 </span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF7          DMA_HISR_DMEIF7_Msk                           </span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF7_Pos       (22U)                                         </span></div>
<div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe1e3a74167419160edbbc759ca3789"> 1606</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF7_Msk       (0x1UL &lt;&lt; DMA_HISR_FEIF7_Pos)                  </span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF7           DMA_HISR_FEIF7_Msk                            </span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF6_Pos       (21U)                                         </span></div>
<div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8504bd4d44054ecc0974a59578f6f6ce"> 1609</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF6_Msk       (0x1UL &lt;&lt; DMA_HISR_TCIF6_Pos)                  </span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF6           DMA_HISR_TCIF6_Msk                            </span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF6_Pos       (20U)                                         </span></div>
<div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga722b24166ff10769a7f325a6bda26272"> 1612</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF6_Msk       (0x1UL &lt;&lt; DMA_HISR_HTIF6_Pos)                  </span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF6           DMA_HISR_HTIF6_Msk                            </span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF6_Pos       (19U)                                         </span></div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d3a65ce374edd183b14be4f40356e2"> 1615</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF6_Msk       (0x1UL &lt;&lt; DMA_HISR_TEIF6_Pos)                  </span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF6           DMA_HISR_TEIF6_Msk                            </span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF6_Pos      (18U)                                         </span></div>
<div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903b58a651a1aaf08e3058d9aefb2e76"> 1618</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF6_Msk      (0x1UL &lt;&lt; DMA_HISR_DMEIF6_Pos)                 </span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF6          DMA_HISR_DMEIF6_Msk                           </span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF6_Pos       (16U)                                         </span></div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1736288bfd961d56e8571bdc91bd65b"> 1621</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF6_Msk       (0x1UL &lt;&lt; DMA_HISR_FEIF6_Pos)                  </span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF6           DMA_HISR_FEIF6_Msk                            </span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF5_Pos       (11U)                                         </span></div>
<div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57c25c3b163cfb7c292d5ebce785a2b7"> 1624</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF5_Msk       (0x1UL &lt;&lt; DMA_HISR_TCIF5_Pos)                  </span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF5           DMA_HISR_TCIF5_Msk                            </span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF5_Pos       (10U)                                         </span></div>
<div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad021f5ec7b128f0493f3f0989ad154ce"> 1627</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF5_Msk       (0x1UL &lt;&lt; DMA_HISR_HTIF5_Pos)                  </span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF5           DMA_HISR_HTIF5_Msk                            </span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF5_Pos       (9U)                                          </span></div>
<div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga706c81ee1877cd6f10dd96fd1668d0f8"> 1630</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF5_Msk       (0x1UL &lt;&lt; DMA_HISR_TEIF5_Pos)                  </span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF5           DMA_HISR_TEIF5_Msk                            </span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF5_Pos      (8U)                                          </span></div>
<div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae170cce8a55fc679cc5a50b1b947969d"> 1633</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF5_Msk      (0x1UL &lt;&lt; DMA_HISR_DMEIF5_Pos)                 </span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF5          DMA_HISR_DMEIF5_Msk                           </span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF5_Pos       (6U)                                          </span></div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc4fff852e4fcf19079f79234caf9ae"> 1636</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF5_Msk       (0x1UL &lt;&lt; DMA_HISR_FEIF5_Pos)                  </span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF5           DMA_HISR_FEIF5_Msk                            </span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF4_Pos       (5U)                                          </span></div>
<div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0436cbb07d44b1049a8c9ff1e5438c48"> 1639</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF4_Msk       (0x1UL &lt;&lt; DMA_HISR_TCIF4_Pos)                  </span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF4           DMA_HISR_TCIF4_Msk                            </span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF4_Pos       (4U)                                          </span></div>
<div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6117628ef3e354f4e6ce4ac3656bcd70"> 1642</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF4_Msk       (0x1UL &lt;&lt; DMA_HISR_HTIF4_Pos)                  </span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF4           DMA_HISR_HTIF4_Msk                            </span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF4_Pos       (3U)                                          </span></div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac851827ca11788591231f3d29f4ecc1c"> 1645</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF4_Msk       (0x1UL &lt;&lt; DMA_HISR_TEIF4_Pos)                  </span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF4           DMA_HISR_TEIF4_Msk                            </span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF4_Pos      (2U)                                          </span></div>
<div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3bcb3c175f9e00b37de22d0d5cc041d"> 1648</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF4_Msk      (0x1UL &lt;&lt; DMA_HISR_DMEIF4_Pos)                 </span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF4          DMA_HISR_DMEIF4_Msk                           </span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF4_Pos       (0U)                                          </span></div>
<div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dd4eb12e7b05343a0bddd0dd413ba4c"> 1651</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF4_Msk       (0x1UL &lt;&lt; DMA_HISR_FEIF4_Pos)                  </span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF4           DMA_HISR_FEIF4_Msk                            </span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160; </div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="comment">/********************  Bits definition for DMA_LIFCR register  ****************/</span> </div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF3_Pos     (27U)                                         </span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae2b6bed517a5d5f1f39e8fdd5ff18a"> 1656</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF3_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTCIF3_Pos)                </span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF3         DMA_LIFCR_CTCIF3_Msk                          </span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF3_Pos     (26U)                                         </span></div>
<div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36f893f7c820962403289cc0f05e58bd"> 1659</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF3_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CHTIF3_Pos)                </span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF3         DMA_LIFCR_CHTIF3_Msk                          </span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF3_Pos     (25U)                                         </span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeab970135917ddac9a49e5c5d246188"> 1662</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF3_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTEIF3_Pos)                </span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF3         DMA_LIFCR_CTEIF3_Msk                          </span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF3_Pos    (24U)                                         </span></div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87881333fb961788c6b31d08a9705cc5"> 1665</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF3_Msk    (0x1UL &lt;&lt; DMA_LIFCR_CDMEIF3_Pos)               </span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF3        DMA_LIFCR_CDMEIF3_Msk                         </span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF3_Pos     (22U)                                         </span></div>
<div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1733762b49e7da8c32a4d27044966872"> 1668</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF3_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CFEIF3_Pos)                </span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF3         DMA_LIFCR_CFEIF3_Msk                          </span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF2_Pos     (21U)                                         </span></div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19e090383d9196956fa52d732415263d"> 1671</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF2_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTCIF2_Pos)                </span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF2         DMA_LIFCR_CTCIF2_Msk                          </span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF2_Pos     (20U)                                         </span></div>
<div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac756f07e62c4b7f720924d67b42b9af7"> 1674</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF2_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CHTIF2_Pos)                </span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF2         DMA_LIFCR_CHTIF2_Msk                          </span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF2_Pos     (19U)                                         </span></div>
<div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d209fe8a4bec205b32f36435895a3a"> 1677</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF2_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTEIF2_Pos)                </span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF2         DMA_LIFCR_CTEIF2_Msk                          </span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF2_Pos    (18U)                                         </span></div>
<div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacac8f0e26e7170255fb9d9fd31b1ccbe"> 1680</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF2_Msk    (0x1UL &lt;&lt; DMA_LIFCR_CDMEIF2_Pos)               </span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF2        DMA_LIFCR_CDMEIF2_Msk                         </span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF2_Pos     (16U)                                         </span></div>
<div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117212472340bb8a793f05a4dcb98f03"> 1683</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF2_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CFEIF2_Pos)                </span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF2         DMA_LIFCR_CFEIF2_Msk                          </span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF1_Pos     (11U)                                         </span></div>
<div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81fc3bbc2471af2fc722698c394b5595"> 1686</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF1_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTCIF1_Pos)                </span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF1         DMA_LIFCR_CTCIF1_Msk                          </span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF1_Pos     (10U)                                         </span></div>
<div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c3edca2d07701c0b50a844454593d54"> 1689</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF1_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CHTIF1_Pos)                </span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF1         DMA_LIFCR_CHTIF1_Msk                          </span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF1_Pos     (9U)                                          </span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf08b5acf028d011d3ccf519066f4e58e"> 1692</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF1_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTEIF1_Pos)                </span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF1         DMA_LIFCR_CTEIF1_Msk                          </span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF1_Pos    (8U)                                          </span></div>
<div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5941929a8582fdaf1e413063b56728"> 1695</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF1_Msk    (0x1UL &lt;&lt; DMA_LIFCR_CDMEIF1_Pos)               </span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF1        DMA_LIFCR_CDMEIF1_Msk                         </span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF1_Pos     (6U)                                          </span></div>
<div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0809a566feea19caa99820c0beb7593a"> 1698</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF1_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CFEIF1_Pos)                </span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF1         DMA_LIFCR_CFEIF1_Msk                          </span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF0_Pos     (5U)                                          </span></div>
<div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a99e08422f2f1ab8858824e873f0a5d"> 1701</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF0_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTCIF0_Pos)                </span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF0         DMA_LIFCR_CTCIF0_Msk                          </span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF0_Pos     (4U)                                          </span></div>
<div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca0f3b2beb4ae475024f013bfbe7813e"> 1704</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF0_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CHTIF0_Pos)                </span></div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF0         DMA_LIFCR_CHTIF0_Msk                          </span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF0_Pos     (3U)                                          </span></div>
<div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e2bd6764a2c823750659f82e6ab82e4"> 1707</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF0_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTEIF0_Pos)                </span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF0         DMA_LIFCR_CTEIF0_Msk                          </span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF0_Pos    (2U)                                          </span></div>
<div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad09384dd4e933d5ae8490599f09b60f"> 1710</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF0_Msk    (0x1UL &lt;&lt; DMA_LIFCR_CDMEIF0_Pos)               </span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF0        DMA_LIFCR_CDMEIF0_Msk                         </span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF0_Pos     (0U)                                          </span></div>
<div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5e3b1026a57f00f382879e844835e95"> 1713</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF0_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CFEIF0_Pos)                </span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF0         DMA_LIFCR_CFEIF0_Msk                          </span></div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160; </div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment">/********************  Bits definition for DMA_HIFCR  register  ****************/</span> </div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF7_Pos     (27U)                                         </span></div>
<div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade1f557e9a94cd3841f22f0955ab2a43"> 1718</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF7_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTCIF7_Pos)                </span></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF7         DMA_HIFCR_CTCIF7_Msk                          </span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF7_Pos     (26U)                                         </span></div>
<div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256a0e76673c186a39f9f717af2e2287"> 1721</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF7_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CHTIF7_Pos)                </span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF7         DMA_HIFCR_CHTIF7_Msk                          </span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF7_Pos     (25U)                                         </span></div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c1daec30b9644c55db577867afe491"> 1724</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF7_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTEIF7_Pos)                </span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF7         DMA_HIFCR_CTEIF7_Msk                          </span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF7_Pos    (24U)                                         </span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb5c753438fac42cee45e0e9a34fab6c"> 1727</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF7_Msk    (0x1UL &lt;&lt; DMA_HIFCR_CDMEIF7_Pos)               </span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF7        DMA_HIFCR_CDMEIF7_Msk                         </span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF7_Pos     (22U)                                         </span></div>
<div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962da3b48acc29b53beae6ae483f5331"> 1730</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF7_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CFEIF7_Pos)                </span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF7         DMA_HIFCR_CFEIF7_Msk                          </span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF6_Pos     (21U)                                         </span></div>
<div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8367ef52cfc4bb3dd4e1bbf8c01fc189"> 1733</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF6_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTCIF6_Pos)                </span></div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF6         DMA_HIFCR_CTCIF6_Msk                          </span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF6_Pos     (20U)                                         </span></div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6464e076a7b905e1b4a73e367fb4488e"> 1736</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF6_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CHTIF6_Pos)                </span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF6         DMA_HIFCR_CHTIF6_Msk                          </span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF6_Pos     (19U)                                         </span></div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4328c04dd38fc2360b7333d6e22d8f73"> 1739</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF6_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTEIF6_Pos)                </span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF6         DMA_HIFCR_CTEIF6_Msk                          </span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF6_Pos    (18U)                                         </span></div>
<div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga798be301c7de50d3015965037a8ec2bd"> 1742</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF6_Msk    (0x1UL &lt;&lt; DMA_HIFCR_CDMEIF6_Pos)               </span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF6        DMA_HIFCR_CDMEIF6_Msk                         </span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF6_Pos     (16U)                                         </span></div>
<div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4bb45a54e669718435808019bd2b9fb"> 1745</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF6_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CFEIF6_Pos)                </span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF6         DMA_HIFCR_CFEIF6_Msk                          </span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF5_Pos     (11U)                                         </span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bec2f8ae9244ef971aed8aa9253f7fe"> 1748</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF5_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTCIF5_Pos)                </span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF5         DMA_HIFCR_CTCIF5_Msk                          </span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF5_Pos     (10U)                                         </span></div>
<div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1ff3abfbb813d2e7c030d9b16786d00"> 1751</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF5_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CHTIF5_Pos)                </span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF5         DMA_HIFCR_CHTIF5_Msk                          </span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF5_Pos     (9U)                                          </span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca104c26dd5e9190434023a88d0dc4ac"> 1754</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF5_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTEIF5_Pos)                </span></div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF5         DMA_HIFCR_CTEIF5_Msk                          </span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF5_Pos    (8U)                                          </span></div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b99d7b4f3c6346ccafa79d425ee6873"> 1757</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF5_Msk    (0x1UL &lt;&lt; DMA_HIFCR_CDMEIF5_Pos)               </span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF5        DMA_HIFCR_CDMEIF5_Msk                         </span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF5_Pos     (6U)                                          </span></div>
<div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab48755800a0d03cf51f6c69848c6e1ce"> 1760</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF5_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CFEIF5_Pos)                </span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF5         DMA_HIFCR_CFEIF5_Msk                          </span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF4_Pos     (5U)                                          </span></div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae02d30716d6c3e975c13073ae65f69e5"> 1763</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF4_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTCIF4_Pos)                </span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF4         DMA_HIFCR_CTCIF4_Msk                          </span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF4_Pos     (4U)                                          </span></div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa1aa9781098072d161c20890c3d1918"> 1766</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF4_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CHTIF4_Pos)                </span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF4         DMA_HIFCR_CHTIF4_Msk                          </span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF4_Pos     (3U)                                          </span></div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aa004e3db2fb6845a6678bd30d9a604"> 1769</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF4_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTEIF4_Pos)                </span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF4         DMA_HIFCR_CTEIF4_Msk                          </span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF4_Pos    (2U)                                          </span></div>
<div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c5757329dbf0633cbe2ff33591b7f2d"> 1772</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF4_Msk    (0x1UL &lt;&lt; DMA_HIFCR_CDMEIF4_Pos)               </span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF4        DMA_HIFCR_CDMEIF4_Msk                         </span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF4_Pos     (0U)                                          </span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6d4a4e8764fa0406a1c9dd1bc4535f"> 1775</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF4_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CFEIF4_Pos)                </span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF4         DMA_HIFCR_CFEIF4_Msk                          </span></div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160; </div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">/******************  Bit definition for DMA_SxPAR register  ********************/</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#define DMA_SxPAR_PA_Pos         (0U)                                          </span></div>
<div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19727ba46d26c121b0133381ceb4b521"> 1780</a></span>&#160;<span class="preprocessor">#define DMA_SxPAR_PA_Msk         (0xFFFFFFFFUL &lt;&lt; DMA_SxPAR_PA_Pos)             </span></div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ea0d30f566ad469a7794e088b93ecf"> 1781</a></span>&#160;<span class="preprocessor">#define DMA_SxPAR_PA             DMA_SxPAR_PA_Msk                              </span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="comment">/******************  Bit definition for DMA_SxM0AR register  ********************/</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define DMA_SxM0AR_M0A_Pos       (0U)                                          </span></div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9675f5a5f6306fe441e0ee395b055d36"> 1785</a></span>&#160;<span class="preprocessor">#define DMA_SxM0AR_M0A_Msk       (0xFFFFFFFFUL &lt;&lt; DMA_SxM0AR_M0A_Pos)           </span></div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad87688b73616d4ff9503421a820f1cf"> 1786</a></span>&#160;<span class="preprocessor">#define DMA_SxM0AR_M0A           DMA_SxM0AR_M0A_Msk                            </span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">/******************  Bit definition for DMA_SxM1AR register  ********************/</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define DMA_SxM1AR_M1A_Pos       (0U)                                          </span></div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d1e5bcfadadcb890897b907225cd73"> 1790</a></span>&#160;<span class="preprocessor">#define DMA_SxM1AR_M1A_Msk       (0xFFFFFFFFUL &lt;&lt; DMA_SxM1AR_M1A_Pos)           </span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae057bfb6e5d7b553b668a050fcdb152d"> 1791</a></span>&#160;<span class="preprocessor">#define DMA_SxM1AR_M1A           DMA_SxM1AR_M1A_Msk                            </span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment">/*                    External Interrupt/Event Controller                     */</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0_Pos          (0U)                                         </span></div>
<div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce"> 1801</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR0_Pos)                   </span></div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097"> 1802</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0              EXTI_IMR_MR0_Msk                             </span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1_Pos          (1U)                                         </span></div>
<div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd"> 1804</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR1_Pos)                   </span></div>
<div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 1805</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1              EXTI_IMR_MR1_Msk                             </span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2_Pos          (2U)                                         </span></div>
<div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f"> 1807</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR2_Pos)                   </span></div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 1808</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2              EXTI_IMR_MR2_Msk                             </span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3_Pos          (3U)                                         </span></div>
<div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90"> 1810</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR3_Pos)                   </span></div>
<div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 1811</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3              EXTI_IMR_MR3_Msk                             </span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4_Pos          (4U)                                         </span></div>
<div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086"> 1813</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR4_Pos)                   </span></div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3"> 1814</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4              EXTI_IMR_MR4_Msk                             </span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5_Pos          (5U)                                         </span></div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2"> 1816</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR5_Pos)                   </span></div>
<div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 1817</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5              EXTI_IMR_MR5_Msk                             </span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6_Pos          (6U)                                         </span></div>
<div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a"> 1819</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR6_Pos)                   </span></div>
<div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 1820</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6              EXTI_IMR_MR6_Msk                             </span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7_Pos          (7U)                                         </span></div>
<div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755"> 1822</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR7_Pos)                   </span></div>
<div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 1823</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7              EXTI_IMR_MR7_Msk                             </span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8_Pos          (8U)                                         </span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416"> 1825</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR8_Pos)                   </span></div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 1826</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8              EXTI_IMR_MR8_Msk                             </span></div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9_Pos          (9U)                                         </span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3"> 1828</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR9_Pos)                   </span></div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 1829</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9              EXTI_IMR_MR9_Msk                             </span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10_Pos         (10U)                                        </span></div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d"> 1831</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR10_Pos)                  </span></div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 1832</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10             EXTI_IMR_MR10_Msk                            </span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11_Pos         (11U)                                        </span></div>
<div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd"> 1834</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR11_Pos)                  </span></div>
<div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 1835</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11             EXTI_IMR_MR11_Msk                            </span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12_Pos         (12U)                                        </span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720"> 1837</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR12_Pos)                  </span></div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e"> 1838</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12             EXTI_IMR_MR12_Msk                            </span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13_Pos         (13U)                                        </span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc"> 1840</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR13_Pos)                  </span></div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 1841</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13             EXTI_IMR_MR13_Msk                            </span></div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14_Pos         (14U)                                        </span></div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6"> 1843</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR14_Pos)                  </span></div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab"> 1844</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14             EXTI_IMR_MR14_Msk                            </span></div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15_Pos         (15U)                                        </span></div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b"> 1846</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR15_Pos)                  </span></div>
<div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 1847</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15             EXTI_IMR_MR15_Msk                            </span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16_Pos         (16U)                                        </span></div>
<div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e"> 1849</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR16_Pos)                  </span></div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 1850</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16             EXTI_IMR_MR16_Msk                            </span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17_Pos         (17U)                                        </span></div>
<div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8"> 1852</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR17_Pos)                  </span></div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 1853</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17             EXTI_IMR_MR17_Msk                            </span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18_Pos         (18U)                                        </span></div>
<div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26"> 1855</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR18_Pos)                  </span></div>
<div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f"> 1856</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18             EXTI_IMR_MR18_Msk                            </span></div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19_Pos         (19U)                                        </span></div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55fbb64891a3120b3d5c53984abe6ca"> 1858</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR19_Pos)                  </span></div>
<div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c"> 1859</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19             EXTI_IMR_MR19_Msk                            </span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR20_Pos         (20U)                                        </span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e9bb3e1445d27d46816b0be57cbfbbd"> 1861</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR20_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR20_Pos)                  </span></div>
<div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa"> 1862</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR20             EXTI_IMR_MR20_Msk                            </span></div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR21_Pos         (21U)                                        </span></div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae66e025fa607e21af5498613c7ec7ebf"> 1864</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR21_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR21_Pos)                  </span></div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36"> 1865</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR21             EXTI_IMR_MR21_Msk                            </span></div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR22_Pos         (22U)                                        </span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20c62ffabf9a216bc5d682fc0f1ad5f6"> 1867</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR22_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR22_Pos)                  </span></div>
<div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1"> 1868</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR22             EXTI_IMR_MR22_Msk                            </span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment">/* Reference Defines */</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM0                        EXTI_IMR_MR0</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM1                        EXTI_IMR_MR1</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM2                        EXTI_IMR_MR2</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM3                        EXTI_IMR_MR3</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM4                        EXTI_IMR_MR4</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM5                        EXTI_IMR_MR5</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM6                        EXTI_IMR_MR6</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM7                        EXTI_IMR_MR7</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM8                        EXTI_IMR_MR8</span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM9                        EXTI_IMR_MR9</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM10                       EXTI_IMR_MR10</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM11                       EXTI_IMR_MR11</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM12                       EXTI_IMR_MR12</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM13                       EXTI_IMR_MR13</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM14                       EXTI_IMR_MR14</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM15                       EXTI_IMR_MR15</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM16                       EXTI_IMR_MR16</span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM17                       EXTI_IMR_MR17</span></div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM18                       EXTI_IMR_MR18</span></div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM19                       EXTI_IMR_MR19</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM20                       EXTI_IMR_MR20</span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM21                       EXTI_IMR_MR21</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM22                       EXTI_IMR_MR22</span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM_Pos           (0U)                                         </span></div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d"> 1895</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM_Msk           (0x7FFFFFUL &lt;&lt; EXTI_IMR_IM_Pos)               </span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50"> 1896</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM               EXTI_IMR_IM_Msk                              </span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span></div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0_Pos          (0U)                                         </span></div>
<div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc"> 1900</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR0_Pos)                   </span></div>
<div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 1901</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0              EXTI_EMR_MR0_Msk                             </span></div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1_Pos          (1U)                                         </span></div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63"> 1903</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR1_Pos)                   </span></div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 1904</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1              EXTI_EMR_MR1_Msk                             </span></div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2_Pos          (2U)                                         </span></div>
<div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3"> 1906</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR2_Pos)                   </span></div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 1907</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2              EXTI_EMR_MR2_Msk                             </span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3_Pos          (3U)                                         </span></div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74"> 1909</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR3_Pos)                   </span></div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 1910</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3              EXTI_EMR_MR3_Msk                             </span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4_Pos          (4U)                                         </span></div>
<div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7"> 1912</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR4_Pos)                   </span></div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03"> 1913</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4              EXTI_EMR_MR4_Msk                             </span></div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5_Pos          (5U)                                         </span></div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304"> 1915</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR5_Pos)                   </span></div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59"> 1916</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5              EXTI_EMR_MR5_Msk                             </span></div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6_Pos          (6U)                                         </span></div>
<div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6"> 1918</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR6_Pos)                   </span></div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 1919</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6              EXTI_EMR_MR6_Msk                             </span></div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7_Pos          (7U)                                         </span></div>
<div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282"> 1921</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR7_Pos)                   </span></div>
<div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be"> 1922</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7              EXTI_EMR_MR7_Msk                             </span></div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8_Pos          (8U)                                         </span></div>
<div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5"> 1924</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR8_Pos)                   </span></div>
<div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 1925</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8              EXTI_EMR_MR8_Msk                             </span></div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9_Pos          (9U)                                         </span></div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd"> 1927</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR9_Pos)                   </span></div>
<div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a"> 1928</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9              EXTI_EMR_MR9_Msk                             </span></div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10_Pos         (10U)                                        </span></div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e"> 1930</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR10_Pos)                  </span></div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 1931</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10             EXTI_EMR_MR10_Msk                            </span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11_Pos         (11U)                                        </span></div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633"> 1933</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR11_Pos)                  </span></div>
<div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 1934</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11             EXTI_EMR_MR11_Msk                            </span></div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12_Pos         (12U)                                        </span></div>
<div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32"> 1936</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR12_Pos)                  </span></div>
<div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 1937</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12             EXTI_EMR_MR12_Msk                            </span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13_Pos         (13U)                                        </span></div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452"> 1939</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR13_Pos)                  </span></div>
<div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 1940</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13             EXTI_EMR_MR13_Msk                            </span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14_Pos         (14U)                                        </span></div>
<div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b"> 1942</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR14_Pos)                  </span></div>
<div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 1943</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14             EXTI_EMR_MR14_Msk                            </span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15_Pos         (15U)                                        </span></div>
<div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28"> 1945</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR15_Pos)                  </span></div>
<div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 1946</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15             EXTI_EMR_MR15_Msk                            </span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16_Pos         (16U)                                        </span></div>
<div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4"> 1948</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR16_Pos)                  </span></div>
<div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374"> 1949</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16             EXTI_EMR_MR16_Msk                            </span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17_Pos         (17U)                                        </span></div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d"> 1951</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR17_Pos)                  </span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 1952</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17             EXTI_EMR_MR17_Msk                            </span></div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18_Pos         (18U)                                        </span></div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398"> 1954</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR18_Pos)                  </span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5"> 1955</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18             EXTI_EMR_MR18_Msk                            </span></div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19_Pos         (19U)                                        </span></div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga514f26dc55f8e37ec8ac8bef9dfcadd4"> 1957</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR19_Pos)                  </span></div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994"> 1958</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19             EXTI_EMR_MR19_Msk                            </span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR20_Pos         (20U)                                        </span></div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae190c58438ea386748cb39b06fc2d62c"> 1960</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR20_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR20_Pos)                  </span></div>
<div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa"> 1961</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR20             EXTI_EMR_MR20_Msk                            </span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR21_Pos         (21U)                                        </span></div>
<div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga525d06c52556b824cbf29d85a8925532"> 1963</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR21_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR21_Pos)                  </span></div>
<div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a"> 1964</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR21             EXTI_EMR_MR21_Msk                            </span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR22_Pos         (22U)                                        </span></div>
<div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c121c40bb976f66094ced0a851419a"> 1966</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR22_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR22_Pos)                  </span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813"> 1967</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR22             EXTI_EMR_MR22_Msk                            </span></div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="comment">/* Reference Defines */</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM0                        EXTI_EMR_MR0</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM1                        EXTI_EMR_MR1</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM2                        EXTI_EMR_MR2</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM3                        EXTI_EMR_MR3</span></div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM4                        EXTI_EMR_MR4</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM5                        EXTI_EMR_MR5</span></div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM6                        EXTI_EMR_MR6</span></div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM7                        EXTI_EMR_MR7</span></div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM8                        EXTI_EMR_MR8</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM9                        EXTI_EMR_MR9</span></div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM10                       EXTI_EMR_MR10</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM11                       EXTI_EMR_MR11</span></div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM12                       EXTI_EMR_MR12</span></div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM13                       EXTI_EMR_MR13</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM14                       EXTI_EMR_MR14</span></div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM15                       EXTI_EMR_MR15</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM16                       EXTI_EMR_MR16</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM17                       EXTI_EMR_MR17</span></div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM18                       EXTI_EMR_MR18</span></div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM19                       EXTI_EMR_MR19</span></div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM20                       EXTI_EMR_MR20</span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM21                       EXTI_EMR_MR21</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM22                       EXTI_EMR_MR22</span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160; </div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0_Pos         (0U)                                         </span></div>
<div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487"> 1996</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR0_Pos)                  </span></div>
<div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 1997</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0             EXTI_RTSR_TR0_Msk                            </span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1_Pos         (1U)                                         </span></div>
<div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1"> 1999</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR1_Pos)                  </span></div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 2000</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1             EXTI_RTSR_TR1_Msk                            </span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2_Pos         (2U)                                         </span></div>
<div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046"> 2002</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR2_Pos)                  </span></div>
<div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 2003</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2             EXTI_RTSR_TR2_Msk                            </span></div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3_Pos         (3U)                                         </span></div>
<div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be"> 2005</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR3_Pos)                  </span></div>
<div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 2006</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3             EXTI_RTSR_TR3_Msk                            </span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4_Pos         (4U)                                         </span></div>
<div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860"> 2008</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR4_Pos)                  </span></div>
<div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 2009</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4             EXTI_RTSR_TR4_Msk                            </span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5_Pos         (5U)                                         </span></div>
<div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d"> 2011</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR5_Pos)                  </span></div>
<div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 2012</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5             EXTI_RTSR_TR5_Msk                            </span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6_Pos         (6U)                                         </span></div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4"> 2014</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR6_Pos)                  </span></div>
<div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 2015</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6             EXTI_RTSR_TR6_Msk                            </span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7_Pos         (7U)                                         </span></div>
<div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47"> 2017</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR7_Pos)                  </span></div>
<div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 2018</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7             EXTI_RTSR_TR7_Msk                            </span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8_Pos         (8U)                                         </span></div>
<div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82"> 2020</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR8_Pos)                  </span></div>
<div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 2021</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8             EXTI_RTSR_TR8_Msk                            </span></div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9_Pos         (9U)                                         </span></div>
<div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b"> 2023</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR9_Pos)                  </span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 2024</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9             EXTI_RTSR_TR9_Msk                            </span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10_Pos        (10U)                                        </span></div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf"> 2026</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR10_Pos)                 </span></div>
<div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 2027</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10            EXTI_RTSR_TR10_Msk                           </span></div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11_Pos        (11U)                                        </span></div>
<div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2"> 2029</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR11_Pos)                 </span></div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 2030</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11            EXTI_RTSR_TR11_Msk                           </span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12_Pos        (12U)                                        </span></div>
<div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e"> 2032</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR12_Pos)                 </span></div>
<div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 2033</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12            EXTI_RTSR_TR12_Msk                           </span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13_Pos        (13U)                                        </span></div>
<div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae"> 2035</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR13_Pos)                 </span></div>
<div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 2036</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13            EXTI_RTSR_TR13_Msk                           </span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14_Pos        (14U)                                        </span></div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee"> 2038</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR14_Pos)                 </span></div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 2039</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14            EXTI_RTSR_TR14_Msk                           </span></div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15_Pos        (15U)                                        </span></div>
<div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1"> 2041</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR15_Pos)                 </span></div>
<div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 2042</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15            EXTI_RTSR_TR15_Msk                           </span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16_Pos        (16U)                                        </span></div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33"> 2044</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR16_Pos)                 </span></div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 2045</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16            EXTI_RTSR_TR16_Msk                           </span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17_Pos        (17U)                                        </span></div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681"> 2047</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR17_Pos)                 </span></div>
<div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 2048</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17            EXTI_RTSR_TR17_Msk                           </span></div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR18_Pos        (18U)                                        </span></div>
<div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga708076360f04650ae4bfdd6695caa617"> 2050</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR18_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR18_Pos)                 </span></div>
<div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62"> 2051</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR18            EXTI_RTSR_TR18_Msk                           </span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19_Pos        (19U)                                        </span></div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab40d59af38c6adbe9621b8ab68dbdbe"> 2053</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR19_Pos)                 </span></div>
<div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e"> 2054</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19            EXTI_RTSR_TR19_Msk                           </span></div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR20_Pos        (20U)                                        </span></div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3497416ddbe940f3f87bdbe94dcb423"> 2056</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR20_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR20_Pos)                 </span></div>
<div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd"> 2057</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR20            EXTI_RTSR_TR20_Msk                           </span></div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR21_Pos        (21U)                                        </span></div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0acfd045c5ef66801c4f70a7a529a210"> 2059</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR21_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR21_Pos)                 </span></div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d"> 2060</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR21            EXTI_RTSR_TR21_Msk                           </span></div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR22_Pos        (22U)                                        </span></div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcf74a99ed3d1bc23d06f4e6d634b46f"> 2062</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR22_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR22_Pos)                 </span></div>
<div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82"> 2063</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR22            EXTI_RTSR_TR22_Msk                           </span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0_Pos         (0U)                                         </span></div>
<div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc"> 2067</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR0_Pos)                  </span></div>
<div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 2068</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0             EXTI_FTSR_TR0_Msk                            </span></div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1_Pos         (1U)                                         </span></div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8"> 2070</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR1_Pos)                  </span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 2071</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1             EXTI_FTSR_TR1_Msk                            </span></div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2_Pos         (2U)                                         </span></div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3"> 2073</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR2_Pos)                  </span></div>
<div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 2074</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2             EXTI_FTSR_TR2_Msk                            </span></div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3_Pos         (3U)                                         </span></div>
<div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e"> 2076</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR3_Pos)                  </span></div>
<div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 2077</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3             EXTI_FTSR_TR3_Msk                            </span></div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4_Pos         (4U)                                         </span></div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475"> 2079</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR4_Pos)                  </span></div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 2080</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4             EXTI_FTSR_TR4_Msk                            </span></div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5_Pos         (5U)                                         </span></div>
<div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4"> 2082</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR5_Pos)                  </span></div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 2083</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5             EXTI_FTSR_TR5_Msk                            </span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6_Pos         (6U)                                         </span></div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c"> 2085</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR6_Pos)                  </span></div>
<div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 2086</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6             EXTI_FTSR_TR6_Msk                            </span></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7_Pos         (7U)                                         </span></div>
<div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20"> 2088</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR7_Pos)                  </span></div>
<div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 2089</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7             EXTI_FTSR_TR7_Msk                            </span></div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8_Pos         (8U)                                         </span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e"> 2091</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR8_Pos)                  </span></div>
<div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 2092</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8             EXTI_FTSR_TR8_Msk                            </span></div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9_Pos         (9U)                                         </span></div>
<div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0"> 2094</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR9_Pos)                  </span></div>
<div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 2095</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9             EXTI_FTSR_TR9_Msk                            </span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10_Pos        (10U)                                        </span></div>
<div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093"> 2097</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR10_Pos)                 </span></div>
<div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 2098</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10            EXTI_FTSR_TR10_Msk                           </span></div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11_Pos        (11U)                                        </span></div>
<div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551"> 2100</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR11_Pos)                 </span></div>
<div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 2101</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11            EXTI_FTSR_TR11_Msk                           </span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12_Pos        (12U)                                        </span></div>
<div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462"> 2103</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR12_Pos)                 </span></div>
<div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 2104</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12            EXTI_FTSR_TR12_Msk                           </span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13_Pos        (13U)                                        </span></div>
<div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7"> 2106</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR13_Pos)                 </span></div>
<div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 2107</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13            EXTI_FTSR_TR13_Msk                           </span></div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14_Pos        (14U)                                        </span></div>
<div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0"> 2109</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR14_Pos)                 </span></div>
<div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 2110</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14            EXTI_FTSR_TR14_Msk                           </span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15_Pos        (15U)                                        </span></div>
<div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21"> 2112</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR15_Pos)                 </span></div>
<div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 2113</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15            EXTI_FTSR_TR15_Msk                           </span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16_Pos        (16U)                                        </span></div>
<div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4"> 2115</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR16_Pos)                 </span></div>
<div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 2116</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16            EXTI_FTSR_TR16_Msk                           </span></div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17_Pos        (17U)                                        </span></div>
<div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c"> 2118</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR17_Pos)                 </span></div>
<div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 2119</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17            EXTI_FTSR_TR17_Msk                           </span></div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR18_Pos        (18U)                                        </span></div>
<div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac793e138d33f0b8106662bb5783b0eaf"> 2121</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR18_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR18_Pos)                 </span></div>
<div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e"> 2122</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR18            EXTI_FTSR_TR18_Msk                           </span></div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19_Pos        (19U)                                        </span></div>
<div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a59ec9892e009f734e6c7703af85c4"> 2124</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR19_Pos)                 </span></div>
<div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af"> 2125</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19            EXTI_FTSR_TR19_Msk                           </span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR20_Pos        (20U)                                        </span></div>
<div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f627753cee5eab2cc5111bc5698fd36"> 2127</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR20_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR20_Pos)                 </span></div>
<div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477"> 2128</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR20            EXTI_FTSR_TR20_Msk                           </span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR21_Pos        (21U)                                        </span></div>
<div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bb39db3d5a47c3e7baf4240b5738064"> 2130</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR21_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR21_Pos)                 </span></div>
<div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826"> 2131</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR21            EXTI_FTSR_TR21_Msk                           </span></div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR22_Pos        (22U)                                        </span></div>
<div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf39fdb81f4c5e0e4a566369b17b1a88a"> 2133</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR22_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR22_Pos)                 </span></div>
<div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e"> 2134</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR22            EXTI_FTSR_TR22_Msk                           </span></div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span></div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0_Pos     (0U)                                         </span></div>
<div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7"> 2138</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER0_Pos)              </span></div>
<div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 2139</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0         EXTI_SWIER_SWIER0_Msk                        </span></div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1_Pos     (1U)                                         </span></div>
<div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490"> 2141</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER1_Pos)              </span></div>
<div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 2142</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1         EXTI_SWIER_SWIER1_Msk                        </span></div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2_Pos     (2U)                                         </span></div>
<div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1"> 2144</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER2_Pos)              </span></div>
<div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 2145</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2         EXTI_SWIER_SWIER2_Msk                        </span></div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3_Pos     (3U)                                         </span></div>
<div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce"> 2147</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER3_Pos)              </span></div>
<div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 2148</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3         EXTI_SWIER_SWIER3_Msk                        </span></div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4_Pos     (4U)                                         </span></div>
<div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72"> 2150</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER4_Pos)              </span></div>
<div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 2151</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4         EXTI_SWIER_SWIER4_Msk                        </span></div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5_Pos     (5U)                                         </span></div>
<div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226"> 2153</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER5_Pos)              </span></div>
<div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 2154</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5         EXTI_SWIER_SWIER5_Msk                        </span></div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6_Pos     (6U)                                         </span></div>
<div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64"> 2156</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER6_Pos)              </span></div>
<div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 2157</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6         EXTI_SWIER_SWIER6_Msk                        </span></div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7_Pos     (7U)                                         </span></div>
<div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22"> 2159</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER7_Pos)              </span></div>
<div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 2160</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7         EXTI_SWIER_SWIER7_Msk                        </span></div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8_Pos     (8U)                                         </span></div>
<div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a"> 2162</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER8_Pos)              </span></div>
<div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 2163</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8         EXTI_SWIER_SWIER8_Msk                        </span></div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9_Pos     (9U)                                         </span></div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b"> 2165</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER9_Pos)              </span></div>
<div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 2166</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9         EXTI_SWIER_SWIER9_Msk                        </span></div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10_Pos    (10U)                                        </span></div>
<div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925"> 2168</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER10_Pos)             </span></div>
<div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 2169</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10        EXTI_SWIER_SWIER10_Msk                       </span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11_Pos    (11U)                                        </span></div>
<div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3"> 2171</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER11_Pos)             </span></div>
<div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 2172</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11        EXTI_SWIER_SWIER11_Msk                       </span></div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12_Pos    (12U)                                        </span></div>
<div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1"> 2174</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER12_Pos)             </span></div>
<div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 2175</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12        EXTI_SWIER_SWIER12_Msk                       </span></div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13_Pos    (13U)                                        </span></div>
<div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd"> 2177</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER13_Pos)             </span></div>
<div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 2178</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13        EXTI_SWIER_SWIER13_Msk                       </span></div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14_Pos    (14U)                                        </span></div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e"> 2180</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER14_Pos)             </span></div>
<div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 2181</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14        EXTI_SWIER_SWIER14_Msk                       </span></div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15_Pos    (15U)                                        </span></div>
<div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6"> 2183</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER15_Pos)             </span></div>
<div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 2184</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15        EXTI_SWIER_SWIER15_Msk                       </span></div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16_Pos    (16U)                                        </span></div>
<div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf"> 2186</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER16_Pos)             </span></div>
<div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 2187</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16        EXTI_SWIER_SWIER16_Msk                       </span></div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17_Pos    (17U)                                        </span></div>
<div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108"> 2189</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER17_Pos)             </span></div>
<div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 2190</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17        EXTI_SWIER_SWIER17_Msk                       </span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER18_Pos    (18U)                                        </span></div>
<div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db116e94a090f461d8551591f829002"> 2192</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER18_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER18_Pos)             </span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068"> 2193</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER18        EXTI_SWIER_SWIER18_Msk                       </span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19_Pos    (19U)                                        </span></div>
<div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fddcdc43381e5daa122589d1a769c41"> 2195</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER19_Pos)             </span></div>
<div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b"> 2196</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19        EXTI_SWIER_SWIER19_Msk                       </span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER20_Pos    (20U)                                        </span></div>
<div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed39df1c85fd5856af03e80a5f42e445"> 2198</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER20_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER20_Pos)             </span></div>
<div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b"> 2199</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER20        EXTI_SWIER_SWIER20_Msk                       </span></div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER21_Pos    (21U)                                        </span></div>
<div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab53e7b09746e33f833ad4143bfeb4977"> 2201</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER21_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER21_Pos)             </span></div>
<div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6"> 2202</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER21        EXTI_SWIER_SWIER21_Msk                       </span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER22_Pos    (22U)                                        </span></div>
<div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf58cca6423fc2497df3e6a9ff5942ff3"> 2204</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER22_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER22_Pos)             </span></div>
<div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02"> 2205</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER22        EXTI_SWIER_SWIER22_Msk                       </span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span></div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">#define EXTI_PR_PR0_Pos           (0U)                                         </span></div>
<div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596"> 2209</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0_Msk           (0x1UL &lt;&lt; EXTI_PR_PR0_Pos)                    </span></div>
<div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 2210</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0               EXTI_PR_PR0_Msk                              </span></div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">#define EXTI_PR_PR1_Pos           (1U)                                         </span></div>
<div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850"> 2212</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1_Msk           (0x1UL &lt;&lt; EXTI_PR_PR1_Pos)                    </span></div>
<div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 2213</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1               EXTI_PR_PR1_Msk                              </span></div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">#define EXTI_PR_PR2_Pos           (2U)                                         </span></div>
<div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d"> 2215</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2_Msk           (0x1UL &lt;&lt; EXTI_PR_PR2_Pos)                    </span></div>
<div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 2216</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2               EXTI_PR_PR2_Msk                              </span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor">#define EXTI_PR_PR3_Pos           (3U)                                         </span></div>
<div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee"> 2218</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3_Msk           (0x1UL &lt;&lt; EXTI_PR_PR3_Pos)                    </span></div>
<div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 2219</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3               EXTI_PR_PR3_Msk                              </span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor">#define EXTI_PR_PR4_Pos           (4U)                                         </span></div>
<div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61"> 2221</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4_Msk           (0x1UL &lt;&lt; EXTI_PR_PR4_Pos)                    </span></div>
<div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 2222</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4               EXTI_PR_PR4_Msk                              </span></div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">#define EXTI_PR_PR5_Pos           (5U)                                         </span></div>
<div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c"> 2224</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5_Msk           (0x1UL &lt;&lt; EXTI_PR_PR5_Pos)                    </span></div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 2225</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5               EXTI_PR_PR5_Msk                              </span></div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor">#define EXTI_PR_PR6_Pos           (6U)                                         </span></div>
<div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380"> 2227</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6_Msk           (0x1UL &lt;&lt; EXTI_PR_PR6_Pos)                    </span></div>
<div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 2228</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6               EXTI_PR_PR6_Msk                              </span></div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">#define EXTI_PR_PR7_Pos           (7U)                                         </span></div>
<div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c"> 2230</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7_Msk           (0x1UL &lt;&lt; EXTI_PR_PR7_Pos)                    </span></div>
<div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 2231</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7               EXTI_PR_PR7_Msk                              </span></div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define EXTI_PR_PR8_Pos           (8U)                                         </span></div>
<div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543"> 2233</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8_Msk           (0x1UL &lt;&lt; EXTI_PR_PR8_Pos)                    </span></div>
<div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 2234</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8               EXTI_PR_PR8_Msk                              </span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor">#define EXTI_PR_PR9_Pos           (9U)                                         </span></div>
<div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019"> 2236</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9_Msk           (0x1UL &lt;&lt; EXTI_PR_PR9_Pos)                    </span></div>
<div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 2237</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9               EXTI_PR_PR9_Msk                              </span></div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define EXTI_PR_PR10_Pos          (10U)                                        </span></div>
<div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4"> 2239</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10_Msk          (0x1UL &lt;&lt; EXTI_PR_PR10_Pos)                   </span></div>
<div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 2240</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10              EXTI_PR_PR10_Msk                             </span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor">#define EXTI_PR_PR11_Pos          (11U)                                        </span></div>
<div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7"> 2242</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11_Msk          (0x1UL &lt;&lt; EXTI_PR_PR11_Pos)                   </span></div>
<div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 2243</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11              EXTI_PR_PR11_Msk                             </span></div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor">#define EXTI_PR_PR12_Pos          (12U)                                        </span></div>
<div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88"> 2245</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12_Msk          (0x1UL &lt;&lt; EXTI_PR_PR12_Pos)                   </span></div>
<div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 2246</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12              EXTI_PR_PR12_Msk                             </span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor">#define EXTI_PR_PR13_Pos          (13U)                                        </span></div>
<div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e"> 2248</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13_Msk          (0x1UL &lt;&lt; EXTI_PR_PR13_Pos)                   </span></div>
<div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 2249</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13              EXTI_PR_PR13_Msk                             </span></div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor">#define EXTI_PR_PR14_Pos          (14U)                                        </span></div>
<div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1"> 2251</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14_Msk          (0x1UL &lt;&lt; EXTI_PR_PR14_Pos)                   </span></div>
<div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 2252</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14              EXTI_PR_PR14_Msk                             </span></div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor">#define EXTI_PR_PR15_Pos          (15U)                                        </span></div>
<div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94"> 2254</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15_Msk          (0x1UL &lt;&lt; EXTI_PR_PR15_Pos)                   </span></div>
<div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 2255</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15              EXTI_PR_PR15_Msk                             </span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">#define EXTI_PR_PR16_Pos          (16U)                                        </span></div>
<div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4"> 2257</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16_Msk          (0x1UL &lt;&lt; EXTI_PR_PR16_Pos)                   </span></div>
<div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 2258</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16              EXTI_PR_PR16_Msk                             </span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#define EXTI_PR_PR17_Pos          (17U)                                        </span></div>
<div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497"> 2260</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17_Msk          (0x1UL &lt;&lt; EXTI_PR_PR17_Pos)                   </span></div>
<div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 2261</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17              EXTI_PR_PR17_Msk                             </span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define EXTI_PR_PR18_Pos          (18U)                                        </span></div>
<div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09184330e3d3e7839d58dec6b07c284a"> 2263</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR18_Msk          (0x1UL &lt;&lt; EXTI_PR_PR18_Pos)                   </span></div>
<div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d"> 2264</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR18              EXTI_PR_PR18_Msk                             </span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define EXTI_PR_PR19_Pos          (19U)                                        </span></div>
<div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2b3167c29bb083e4c0e025846069a78"> 2266</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR19_Msk          (0x1UL &lt;&lt; EXTI_PR_PR19_Pos)                   </span></div>
<div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5"> 2267</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR19              EXTI_PR_PR19_Msk                             </span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#define EXTI_PR_PR20_Pos          (20U)                                        </span></div>
<div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac02bf4106a2d978a81fc825c808eace4"> 2269</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR20_Msk          (0x1UL &lt;&lt; EXTI_PR_PR20_Pos)                   </span></div>
<div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32"> 2270</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR20              EXTI_PR_PR20_Msk                             </span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">#define EXTI_PR_PR21_Pos          (21U)                                        </span></div>
<div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe3b7c51abb06113eb6b53ca2c963fba"> 2272</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR21_Msk          (0x1UL &lt;&lt; EXTI_PR_PR21_Pos)                   </span></div>
<div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df"> 2273</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR21              EXTI_PR_PR21_Msk                             </span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">#define EXTI_PR_PR22_Pos          (22U)                                        </span></div>
<div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa13b7a89ed2d6deef9017757d311e52a"> 2275</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR22_Msk          (0x1UL &lt;&lt; EXTI_PR_PR22_Pos)                   </span></div>
<div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07"> 2276</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR22              EXTI_PR_PR22_Msk                             </span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="comment">/*                                    FLASH                                   */</span></div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_ACR register  *****************/</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Pos          (0U)</span></div>
<div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3"> 2285</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Msk          (0x7UL &lt;&lt; FLASH_ACR_LATENCY_Pos)         </span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY              FLASH_ACR_LATENCY_Msk</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_0WS          0x00000000U</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_1WS          0x00000001U</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_2WS          0x00000002U</span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_3WS          0x00000003U</span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_4WS          0x00000004U</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_5WS          0x00000005U</span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_6WS          0x00000006U</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_7WS          0x00000007U</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160; </div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160; </div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTEN_Pos           (8U)                                    </span></div>
<div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179"> 2298</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTEN_Msk           (0x1UL &lt;&lt; FLASH_ACR_PRFTEN_Pos)          </span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTEN               FLASH_ACR_PRFTEN_Msk                    </span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#define FLASH_ACR_ICEN_Pos             (9U)                                    </span></div>
<div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b43999203bce2ccdea6eba1f9925b9"> 2301</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_ICEN_Msk             (0x1UL &lt;&lt; FLASH_ACR_ICEN_Pos)            </span></div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define FLASH_ACR_ICEN                 FLASH_ACR_ICEN_Msk                      </span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#define FLASH_ACR_DCEN_Pos             (10U)                                   </span></div>
<div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d8386ca0c38a2a5546714a068e63d5"> 2304</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_DCEN_Msk             (0x1UL &lt;&lt; FLASH_ACR_DCEN_Pos)            </span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor">#define FLASH_ACR_DCEN                 FLASH_ACR_DCEN_Msk                      </span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#define FLASH_ACR_ICRST_Pos            (11U)                                   </span></div>
<div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009d7ec202f2ec4e6322d6051731dcea"> 2307</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_ICRST_Msk            (0x1UL &lt;&lt; FLASH_ACR_ICRST_Pos)           </span></div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#define FLASH_ACR_ICRST                FLASH_ACR_ICRST_Msk                     </span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor">#define FLASH_ACR_DCRST_Pos            (12U)                                   </span></div>
<div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab292276bf617270acde9e91828cbaede"> 2310</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_DCRST_Msk            (0x1UL &lt;&lt; FLASH_ACR_DCRST_Pos)           </span></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor">#define FLASH_ACR_DCRST                FLASH_ACR_DCRST_Msk                     </span></div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE0_ADDRESS_Pos    (10U)                                   </span></div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e53f8ca7c06552c5383884a01908a58"> 2313</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE0_ADDRESS_Msk    (0x10008FUL &lt;&lt; FLASH_ACR_BYTE0_ADDRESS_Pos) </span></div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE0_ADDRESS        FLASH_ACR_BYTE0_ADDRESS_Msk             </span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE2_ADDRESS_Pos    (0U)                                    </span></div>
<div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb60f05f974d5fa62cea9de4dc907d1"> 2316</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE2_ADDRESS_Msk    (0x40023C03UL &lt;&lt; FLASH_ACR_BYTE2_ADDRESS_Pos) </span></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE2_ADDRESS        FLASH_ACR_BYTE2_ADDRESS_Msk             </span></div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160; </div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_SR register  ******************/</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Pos               (0U)                                    </span></div>
<div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed"> 2321</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Msk               (0x1UL &lt;&lt; FLASH_SR_EOP_Pos)              </span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor">#define FLASH_SR_EOP                   FLASH_SR_EOP_Msk                        </span></div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor">#define FLASH_SR_SOP_Pos               (1U)                                    </span></div>
<div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd0272b01aaf5f6f7d69cd5906f3d755"> 2324</a></span>&#160;<span class="preprocessor">#define FLASH_SR_SOP_Msk               (0x1UL &lt;&lt; FLASH_SR_SOP_Pos)              </span></div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor">#define FLASH_SR_SOP                   FLASH_SR_SOP_Msk                        </span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR_Pos            (4U)                                    </span></div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659"> 2327</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR_Msk            (0x1UL &lt;&lt; FLASH_SR_WRPERR_Pos)           </span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR                FLASH_SR_WRPERR_Msk                     </span></div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor">#define FLASH_SR_PGAERR_Pos            (5U)                                    </span></div>
<div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de"> 2330</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGAERR_Msk            (0x1UL &lt;&lt; FLASH_SR_PGAERR_Pos)           </span></div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">#define FLASH_SR_PGAERR                FLASH_SR_PGAERR_Msk                     </span></div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor">#define FLASH_SR_PGPERR_Pos            (6U)                                    </span></div>
<div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6caf6ab98ec1dd59205297dcf582c945"> 2333</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGPERR_Msk            (0x1UL &lt;&lt; FLASH_SR_PGPERR_Pos)           </span></div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">#define FLASH_SR_PGPERR                FLASH_SR_PGPERR_Msk                     </span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#define FLASH_SR_PGSERR_Pos            (7U)                                    </span></div>
<div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf315476e1c4d69765908a72e0d1946be"> 2336</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGSERR_Msk            (0x1UL &lt;&lt; FLASH_SR_PGSERR_Pos)           </span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">#define FLASH_SR_PGSERR                FLASH_SR_PGSERR_Msk                     </span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor">#define FLASH_SR_RDERR_Pos            (8U)                                    </span></div>
<div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d0e0debbd78e7ce2553cea4f904fd8"> 2339</a></span>&#160;<span class="preprocessor">#define FLASH_SR_RDERR_Msk            (0x1UL &lt;&lt; FLASH_SR_RDERR_Pos)             </span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor">#define FLASH_SR_RDERR                FLASH_SR_RDERR_Msk                     </span></div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Pos               (16U)                                   </span></div>
<div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045"> 2342</a></span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Msk               (0x1UL &lt;&lt; FLASH_SR_BSY_Pos)              </span></div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor">#define FLASH_SR_BSY                   FLASH_SR_BSY_Msk                        </span></div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160; </div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_CR register  ******************/</span></div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor">#define FLASH_CR_PG_Pos                (0U)                                    </span></div>
<div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a"> 2347</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PG_Msk                (0x1UL &lt;&lt; FLASH_CR_PG_Pos)               </span></div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor">#define FLASH_CR_PG                    FLASH_CR_PG_Msk                         </span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor">#define FLASH_CR_SER_Pos               (1U)                                    </span></div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6479f79813e55ff738208840dd3abfeb"> 2350</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SER_Msk               (0x1UL &lt;&lt; FLASH_CR_SER_Pos)              </span></div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor">#define FLASH_CR_SER                   FLASH_CR_SER_Msk                        </span></div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor">#define FLASH_CR_MER_Pos               (2U)                                    </span></div>
<div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888"> 2353</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER_Msk               (0x1UL &lt;&lt; FLASH_CR_MER_Pos)              </span></div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor">#define FLASH_CR_MER                   FLASH_CR_MER_Msk                        </span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_Pos               (3U)                                    </span></div>
<div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67d162f1700e851ee1f94a541f761c7d"> 2356</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_Msk               (0x1FUL &lt;&lt; FLASH_CR_SNB_Pos)             </span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="preprocessor">#define FLASH_CR_SNB                   FLASH_CR_SNB_Msk                        </span></div>
<div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9937f2386c7127f9855f68e2ec121448"> 2358</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_0                 (0x01UL &lt;&lt; FLASH_CR_SNB_Pos)             </span></div>
<div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c4abfe231ffeab3f34a97c171427b"> 2359</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_1                 (0x02UL &lt;&lt; FLASH_CR_SNB_Pos)             </span></div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23c44361d3aaf062fc6b288b1d44b988"> 2360</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_2                 (0x04UL &lt;&lt; FLASH_CR_SNB_Pos)             </span></div>
<div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga417708b5b7aabfe219fb671f2955af31"> 2361</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_3                 (0x08UL &lt;&lt; FLASH_CR_SNB_Pos)             </span></div>
<div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga734972442e2704a86bfb69c5707b33a1"> 2362</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_4                 (0x10UL &lt;&lt; FLASH_CR_SNB_Pos)             </span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE_Pos             (8U)                                    </span></div>
<div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f6b8486e155b78a7617fe046bade831"> 2364</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE_Msk             (0x3UL &lt;&lt; FLASH_CR_PSIZE_Pos)            </span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE                 FLASH_CR_PSIZE_Msk                      </span></div>
<div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadbc673f47f1ed33ca4144e9eee91ad6"> 2366</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE_0               (0x1UL &lt;&lt; FLASH_CR_PSIZE_Pos)            </span></div>
<div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga196dca8b265486bf05782e6bbe81d854"> 2367</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE_1               (0x2UL &lt;&lt; FLASH_CR_PSIZE_Pos)            </span></div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#define FLASH_CR_STRT_Pos              (16U)                                   </span></div>
<div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496"> 2369</a></span>&#160;<span class="preprocessor">#define FLASH_CR_STRT_Msk              (0x1UL &lt;&lt; FLASH_CR_STRT_Pos)             </span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">#define FLASH_CR_STRT                  FLASH_CR_STRT_Msk                       </span></div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE_Pos             (24U)                                   </span></div>
<div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd"> 2372</a></span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE_Msk             (0x1UL &lt;&lt; FLASH_CR_EOPIE_Pos)            </span></div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE                 FLASH_CR_EOPIE_Msk                      </span></div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK_Pos              (31U)                                   </span></div>
<div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966"> 2375</a></span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK_Msk              (0x1UL &lt;&lt; FLASH_CR_LOCK_Pos)             </span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK                  FLASH_CR_LOCK_Msk                       </span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160; </div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_OPTCR register  ***************/</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTLOCK_Pos        (0U)                                    </span></div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4fb506626a51c8b29c864573f6c2835"> 2380</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTLOCK_Msk        (0x1UL &lt;&lt; FLASH_OPTCR_OPTLOCK_Pos)       </span></div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTLOCK            FLASH_OPTCR_OPTLOCK_Msk                 </span></div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTSTRT_Pos        (1U)                                    </span></div>
<div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf93699ed3b5dc9bb83833f2bf1610b11"> 2383</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTSTRT_Msk        (0x1UL &lt;&lt; FLASH_OPTCR_OPTSTRT_Pos)       </span></div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTSTRT            FLASH_OPTCR_OPTSTRT_Msk                 </span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160; </div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_0          0x00000004U                             </span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_1          0x00000008U                             </span></div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_Pos        (2U)                                    </span></div>
<div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bbb4145b4e60c9aba5a41b52ca7de42"> 2389</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_Msk        (0x3UL &lt;&lt; FLASH_OPTCR_BOR_LEV_Pos)       </span></div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV            FLASH_OPTCR_BOR_LEV_Msk                 </span></div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_WDG_SW_Pos         (5U)                                    </span></div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a820fdb171a46fddcc020aa769a7b87"> 2392</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_WDG_SW_Msk         (0x1UL &lt;&lt; FLASH_OPTCR_WDG_SW_Pos)        </span></div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_WDG_SW             FLASH_OPTCR_WDG_SW_Msk                  </span></div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STOP_Pos      (6U)                                    </span></div>
<div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203b0fae4100b7cb942d38ab22459793"> 2395</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STOP_Msk      (0x1UL &lt;&lt; FLASH_OPTCR_nRST_STOP_Pos)     </span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STOP          FLASH_OPTCR_nRST_STOP_Msk               </span></div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STDBY_Pos     (7U)                                    </span></div>
<div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c3e4e48e88b93407109e671e8aaf0e"> 2398</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STDBY_Msk     (0x1UL &lt;&lt; FLASH_OPTCR_nRST_STDBY_Pos)    </span></div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STDBY         FLASH_OPTCR_nRST_STDBY_Msk              </span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_Pos            (8U)                                    </span></div>
<div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc4c590daea652ce57f3a44a6a67d84"> 2401</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_Msk            (0xFFUL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP                FLASH_OPTCR_RDP_Msk                     </span></div>
<div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd79ca0fb8dd121074f40b83b2313d12"> 2403</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_0              (0x01UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935fe4b6ea955b3dc26110f19e894e60"> 2404</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_1              (0x02UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02ba844244e374fe8105a7cad59ad523"> 2405</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_2              (0x04UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844d4d62b7de476c90dd5f971f5e9041"> 2406</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_3              (0x08UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73bffe5ebb8d12020ebf3f2875f4a709"> 2407</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_4              (0x10UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fef54b7b6c44afcc50e4f20ba461fd"> 2408</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_5              (0x20UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18946cdea0f463f1e5386f42986f7e67"> 2409</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_6              (0x40UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad00a8584a84d18d76e147e4873740b4d"> 2410</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_7              (0x80UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_Pos           (16U)                                   </span></div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae33aa677769879cad328db0ee92829df"> 2412</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_Msk           (0xFFFUL &lt;&lt; FLASH_OPTCR_nWRP_Pos)        </span></div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP               FLASH_OPTCR_nWRP_Msk                    </span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_0             0x00010000U                             </span></div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_1             0x00020000U                             </span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_2             0x00040000U                             </span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_3             0x00080000U                             </span></div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_4             0x00100000U                             </span></div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_5             0x00200000U                             </span></div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_6             0x00400000U                             </span></div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_7             0x00800000U                             </span></div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_8             0x01000000U                             </span></div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_9             0x02000000U                             </span></div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_10            0x04000000U                             </span></div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_11            0x08000000U                             </span></div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;                                             </div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="comment">/******************  Bits definition for FLASH_OPTCR1 register  ***************/</span></div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_Pos          (16U)                                   </span></div>
<div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga584b3c849783bc64b9fde5f4f15090b6"> 2429</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_Msk          (0xFFFUL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP              FLASH_OPTCR1_nWRP_Msk                   </span></div>
<div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8704f7d9b4f2ed666a36fd524200393"> 2431</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_0            (0x001UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dbe2ea161a6b8f8f9410097b56e7f37"> 2432</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_1            (0x002UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95055e7aee08960157182164896ab53e"> 2433</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_2            (0x004UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga215ec5e70d6f8e9bcfc23e808720b7b5"> 2434</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_3            (0x008UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552186f19bc88ebbceb4b20fd17fa15c"> 2435</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_4            (0x010UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4370733a7b56759492f1af72272d086"> 2436</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_5            (0x020UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecb61b8efdc36c40fce01e4cd1d5907"> 2437</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_6            (0x040UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e3446bcd7be06c230bc6cbceadae5cf"> 2438</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_7            (0x080UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97aac6b31d856505401e3bef486df10f"> 2439</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_8            (0x100UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab067bd8ab9645c93e6acf3b839dd8d"> 2440</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_9            (0x200UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf08f9db2b0ca30861faac54b6df672e"> 2441</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_10           (0x400UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga244656eb3ca465d38aba14e92f8c5870"> 2442</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_11           (0x800UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="comment">/*                            General Purpose I/O                             */</span></div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="comment">/******************  Bits definition for GPIO_MODER register  *****************/</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_Pos            (0U)                                  </span></div>
<div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd"> 2451</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER0_Pos)       </span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0                GPIO_MODER_MODER0_Msk                 </span></div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723"> 2453</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_0              (0x1UL &lt;&lt; GPIO_MODER_MODER0_Pos)       </span></div>
<div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef"> 2454</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_1              (0x2UL &lt;&lt; GPIO_MODER_MODER0_Pos)       </span></div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_Pos            (2U)                                  </span></div>
<div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d"> 2456</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER1_Pos)       </span></div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1                GPIO_MODER_MODER1_Msk                 </span></div>
<div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371"> 2458</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_0              (0x1UL &lt;&lt; GPIO_MODER_MODER1_Pos)       </span></div>
<div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746"> 2459</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_1              (0x2UL &lt;&lt; GPIO_MODER_MODER1_Pos)       </span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_Pos            (4U)                                  </span></div>
<div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83"> 2461</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER2_Pos)       </span></div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2                GPIO_MODER_MODER2_Msk                 </span></div>
<div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0"> 2463</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_0              (0x1UL &lt;&lt; GPIO_MODER_MODER2_Pos)       </span></div>
<div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665"> 2464</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_1              (0x2UL &lt;&lt; GPIO_MODER_MODER2_Pos)       </span></div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_Pos            (6U)                                  </span></div>
<div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25"> 2466</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER3_Pos)       </span></div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3                GPIO_MODER_MODER3_Msk                 </span></div>
<div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6"> 2468</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_0              (0x1UL &lt;&lt; GPIO_MODER_MODER3_Pos)       </span></div>
<div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0"> 2469</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_1              (0x2UL &lt;&lt; GPIO_MODER_MODER3_Pos)       </span></div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_Pos            (8U)                                  </span></div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5"> 2471</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER4_Pos)       </span></div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4                GPIO_MODER_MODER4_Msk                 </span></div>
<div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795"> 2473</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_0              (0x1UL &lt;&lt; GPIO_MODER_MODER4_Pos)       </span></div>
<div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567"> 2474</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_1              (0x2UL &lt;&lt; GPIO_MODER_MODER4_Pos)       </span></div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_Pos            (10U)                                 </span></div>
<div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac"> 2476</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER5_Pos)       </span></div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5                GPIO_MODER_MODER5_Msk                 </span></div>
<div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad"> 2478</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_0              (0x1UL &lt;&lt; GPIO_MODER_MODER5_Pos)       </span></div>
<div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630"> 2479</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_1              (0x2UL &lt;&lt; GPIO_MODER_MODER5_Pos)       </span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_Pos            (12U)                                 </span></div>
<div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab"> 2481</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER6_Pos)       </span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6                GPIO_MODER_MODER6_Msk                 </span></div>
<div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3"> 2483</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_0              (0x1UL &lt;&lt; GPIO_MODER_MODER6_Pos)       </span></div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371"> 2484</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_1              (0x2UL &lt;&lt; GPIO_MODER_MODER6_Pos)       </span></div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_Pos            (14U)                                 </span></div>
<div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5"> 2486</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER7_Pos)       </span></div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7                GPIO_MODER_MODER7_Msk                 </span></div>
<div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43"> 2488</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_0              (0x1UL &lt;&lt; GPIO_MODER_MODER7_Pos)       </span></div>
<div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05"> 2489</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_1              (0x2UL &lt;&lt; GPIO_MODER_MODER7_Pos)       </span></div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_Pos            (16U)                                 </span></div>
<div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaddfeb2d4f139bd00fdcd2ce538f2087"> 2491</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER8_Pos)       </span></div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8                GPIO_MODER_MODER8_Msk                 </span></div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d"> 2493</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_0              (0x1UL &lt;&lt; GPIO_MODER_MODER8_Pos)       </span></div>
<div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782"> 2494</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_1              (0x2UL &lt;&lt; GPIO_MODER_MODER8_Pos)       </span></div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_Pos            (18U)                                 </span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b"> 2496</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER9_Pos)       </span></div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9                GPIO_MODER_MODER9_Msk                 </span></div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418"> 2498</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_0              (0x1UL &lt;&lt; GPIO_MODER_MODER9_Pos)       </span></div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df"> 2499</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_1              (0x2UL &lt;&lt; GPIO_MODER_MODER9_Pos)       </span></div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_Pos           (20U)                                 </span></div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178"> 2501</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER10_Pos)      </span></div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10               GPIO_MODER_MODER10_Msk                </span></div>
<div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95"> 2503</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_0             (0x1UL &lt;&lt; GPIO_MODER_MODER10_Pos)      </span></div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4"> 2504</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_1             (0x2UL &lt;&lt; GPIO_MODER_MODER10_Pos)      </span></div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_Pos           (22U)                                 </span></div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d"> 2506</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER11_Pos)      </span></div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11               GPIO_MODER_MODER11_Msk                </span></div>
<div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458"> 2508</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_0             (0x1UL &lt;&lt; GPIO_MODER_MODER11_Pos)      </span></div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263"> 2509</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_1             (0x2UL &lt;&lt; GPIO_MODER_MODER11_Pos)      </span></div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_Pos           (24U)                                 </span></div>
<div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd"> 2511</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER12_Pos)      </span></div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12               GPIO_MODER_MODER12_Msk                </span></div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788"> 2513</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_0             (0x1UL &lt;&lt; GPIO_MODER_MODER12_Pos)      </span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8"> 2514</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_1             (0x2UL &lt;&lt; GPIO_MODER_MODER12_Pos)      </span></div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_Pos           (26U)                                 </span></div>
<div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e"> 2516</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER13_Pos)      </span></div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13               GPIO_MODER_MODER13_Msk                </span></div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa"> 2518</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_0             (0x1UL &lt;&lt; GPIO_MODER_MODER13_Pos)      </span></div>
<div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e"> 2519</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_1             (0x2UL &lt;&lt; GPIO_MODER_MODER13_Pos)      </span></div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_Pos           (28U)                                 </span></div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0"> 2521</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER14_Pos)      </span></div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14               GPIO_MODER_MODER14_Msk                </span></div>
<div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0"> 2523</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_0             (0x1UL &lt;&lt; GPIO_MODER_MODER14_Pos)      </span></div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288"> 2524</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_1             (0x2UL &lt;&lt; GPIO_MODER_MODER14_Pos)      </span></div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_Pos           (30U)                                 </span></div>
<div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad"> 2526</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER15_Pos)      </span></div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15               GPIO_MODER_MODER15_Msk                </span></div>
<div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564"> 2528</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_0             (0x1UL &lt;&lt; GPIO_MODER_MODER15_Pos)      </span></div>
<div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c"> 2529</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_1             (0x2UL &lt;&lt; GPIO_MODER_MODER15_Pos)      </span></div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE0_Pos             GPIO_MODER_MODER0_Pos                                  </span></div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE0_Msk             GPIO_MODER_MODER0_Msk</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE0                 GPIO_MODER_MODER0                 </span></div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE0_0               GPIO_MODER_MODER0_0</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE0_1               GPIO_MODER_MODER0_1</span></div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE1_Pos             GPIO_MODER_MODER1_Pos                                  </span></div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE1_Msk             GPIO_MODER_MODER1_Msk</span></div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE1                 GPIO_MODER_MODER1                  </span></div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE1_0               GPIO_MODER_MODER1_0</span></div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE1_1               GPIO_MODER_MODER1_1</span></div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE2_Pos             GPIO_MODER_MODER2_Pos</span></div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE2_Msk             GPIO_MODER_MODER2_Msk</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE2                 GPIO_MODER_MODER2                 </span></div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE2_0               GPIO_MODER_MODER2_0</span></div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE2_1               GPIO_MODER_MODER2_1</span></div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE3_Pos             GPIO_MODER_MODER3_Pos                                </span></div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE3_Msk             GPIO_MODER_MODER3_Msk</span></div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE3                 GPIO_MODER_MODER3</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE3_0               GPIO_MODER_MODER3_0</span></div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE3_1               GPIO_MODER_MODER3_1</span></div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE4_Pos             GPIO_MODER_MODER4_Pos</span></div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE4_Msk             GPIO_MODER_MODER4_Msk</span></div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE4                 GPIO_MODER_MODER4</span></div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE4_0               GPIO_MODER_MODER4_0</span></div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE4_1               GPIO_MODER_MODER4_1</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE5_Pos             GPIO_MODER_MODER5_Pos</span></div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE5_Msk             GPIO_MODER_MODER5_Msk</span></div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE5                 GPIO_MODER_MODER5</span></div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE5_0               GPIO_MODER_MODER5_0</span></div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE5_1               GPIO_MODER_MODER5_1</span></div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE6_Pos             GPIO_MODER_MODER6_Pos</span></div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE6_Msk             GPIO_MODER_MODER6_Msk</span></div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE6                 GPIO_MODER_MODER6</span></div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE6_0               GPIO_MODER_MODER6_0</span></div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE6_1               GPIO_MODER_MODER6_1</span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE7_Pos             GPIO_MODER_MODER7_Pos</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE7_Msk             GPIO_MODER_MODER7_Msk</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE7                 GPIO_MODER_MODER7</span></div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE7_0               GPIO_MODER_MODER7_0</span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE7_1               GPIO_MODER_MODER7_1</span></div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE8_Pos             GPIO_MODER_MODER8_Pos</span></div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE8_Msk             GPIO_MODER_MODER8_Msk</span></div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE8                 GPIO_MODER_MODER8</span></div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE8_0               GPIO_MODER_MODER8_0</span></div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE8_1               GPIO_MODER_MODER8_1</span></div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE9_Pos             GPIO_MODER_MODER9_Pos</span></div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE9_Msk             GPIO_MODER_MODER9_Msk</span></div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE9                 GPIO_MODER_MODER9</span></div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE9_0               GPIO_MODER_MODER9_0</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE9_1               GPIO_MODER_MODER9_1</span></div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE10_Pos            GPIO_MODER_MODER10_Pos</span></div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE10_Msk            GPIO_MODER_MODER10_Msk</span></div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE10                GPIO_MODER_MODER10</span></div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE10_0              GPIO_MODER_MODER10_0</span></div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE10_1              GPIO_MODER_MODER10_1</span></div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE11_Pos            GPIO_MODER_MODER11_Pos</span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE11_Msk            GPIO_MODER_MODER11_Msk</span></div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE11                GPIO_MODER_MODER11</span></div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE11_0              GPIO_MODER_MODER11_0</span></div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE11_1              GPIO_MODER_MODER11_1</span></div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE12_Pos            GPIO_MODER_MODER12_Pos</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE12_Msk            GPIO_MODER_MODER12_Msk</span></div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE12                GPIO_MODER_MODER12</span></div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE12_0              GPIO_MODER_MODER12_0</span></div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE12_1              GPIO_MODER_MODER12_1</span></div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE13_Pos            GPIO_MODER_MODER13_Pos</span></div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE13_Msk            GPIO_MODER_MODER13_Msk</span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE13                GPIO_MODER_MODER13</span></div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE13_0              GPIO_MODER_MODER13_0</span></div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE13_1              GPIO_MODER_MODER13_1</span></div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE14_Pos            GPIO_MODER_MODER14_Pos</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE14_Msk            GPIO_MODER_MODER14_Msk</span></div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE14                GPIO_MODER_MODER14</span></div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE14_0              GPIO_MODER_MODER14_0</span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE14_1              GPIO_MODER_MODER14_1</span></div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE15_Pos            GPIO_MODER_MODER15_Pos</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE15_Msk            GPIO_MODER_MODER15_Msk</span></div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE15                GPIO_MODER_MODER15</span></div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE15_0              GPIO_MODER_MODER15_0</span></div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODE15_1              GPIO_MODER_MODER15_1</span></div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160; </div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="comment">/******************  Bits definition for GPIO_OTYPER register  ****************/</span></div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT0_Pos              (0U)                                  </span></div>
<div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbf22f662367e7f4033c6ef85f69162"> 2615</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT0_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT0_Pos)         </span></div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT0                  GPIO_OTYPER_OT0_Msk                   </span></div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT1_Pos              (1U)                                  </span></div>
<div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d6d2752a99a69a1ed6fde751477f65e"> 2618</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT1_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT1_Pos)         </span></div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT1                  GPIO_OTYPER_OT1_Msk                   </span></div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT2_Pos              (2U)                                  </span></div>
<div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90c1021a385b3e3ad84b5c3f55dcd2bd"> 2621</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT2_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT2_Pos)         </span></div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT2                  GPIO_OTYPER_OT2_Msk                   </span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT3_Pos              (3U)                                  </span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac467eaf271fc0abc674a0f1657b754b9"> 2624</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT3_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT3_Pos)         </span></div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT3                  GPIO_OTYPER_OT3_Msk                   </span></div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT4_Pos              (4U)                                  </span></div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab826bfea8ea3e5500900e31d24603a3f"> 2627</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT4_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT4_Pos)         </span></div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT4                  GPIO_OTYPER_OT4_Msk                   </span></div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT5_Pos              (5U)                                  </span></div>
<div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa41f6d81f21b5d4c984d318c3d5ea5fc"> 2630</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT5_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT5_Pos)         </span></div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT5                  GPIO_OTYPER_OT5_Msk                   </span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT6_Pos              (6U)                                  </span></div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04845f8e00f58279129c9d7cbc40340"> 2633</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT6_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT6_Pos)         </span></div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT6                  GPIO_OTYPER_OT6_Msk                   </span></div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT7_Pos              (7U)                                  </span></div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4371991d169bbce9043ef03eebc3e7"> 2636</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT7_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT7_Pos)         </span></div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT7                  GPIO_OTYPER_OT7_Msk                   </span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT8_Pos              (8U)                                  </span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88986ea0ef6829d98ea063355ed574bd"> 2639</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT8_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT8_Pos)         </span></div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT8                  GPIO_OTYPER_OT8_Msk                   </span></div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT9_Pos              (9U)                                  </span></div>
<div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23374263ed146dfa55de5e09a9984520"> 2642</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT9_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT9_Pos)         </span></div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT9                  GPIO_OTYPER_OT9_Msk                   </span></div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT10_Pos             (10U)                                 </span></div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga108993b457894e46ee48421cf847d6b6"> 2645</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT10_Msk             (0x1UL &lt;&lt; GPIO_OTYPER_OT10_Pos)        </span></div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT10                 GPIO_OTYPER_OT10_Msk                  </span></div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT11_Pos             (11U)                                 </span></div>
<div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f833cf9e36cd48b282a838ee5d4d269"> 2648</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT11_Msk             (0x1UL &lt;&lt; GPIO_OTYPER_OT11_Pos)        </span></div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT11                 GPIO_OTYPER_OT11_Msk                  </span></div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT12_Pos             (12U)                                 </span></div>
<div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac138e0a10703e6da87ff724a9e8314e6"> 2651</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT12_Msk             (0x1UL &lt;&lt; GPIO_OTYPER_OT12_Pos)        </span></div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT12                 GPIO_OTYPER_OT12_Msk                  </span></div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT13_Pos             (13U)                                 </span></div>
<div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc65a535136ed14fbaba9d5557d766a9"> 2654</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT13_Msk             (0x1UL &lt;&lt; GPIO_OTYPER_OT13_Pos)        </span></div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT13                 GPIO_OTYPER_OT13_Msk                  </span></div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT14_Pos             (14U)                                 </span></div>
<div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a50883c2c1f5f71ffed16b182b4690"> 2657</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT14_Msk             (0x1UL &lt;&lt; GPIO_OTYPER_OT14_Pos)        </span></div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT14                 GPIO_OTYPER_OT14_Msk                  </span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT15_Pos             (15U)                                 </span></div>
<div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe5d4eaffe4617f72cc460127fc20cf5"> 2660</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT15_Msk             (0x1UL &lt;&lt; GPIO_OTYPER_OT15_Pos)        </span></div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT15                 GPIO_OTYPER_OT15_Msk                  </span></div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160; </div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_0                 GPIO_OTYPER_OT0</span></div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_1                 GPIO_OTYPER_OT1</span></div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_2                 GPIO_OTYPER_OT2</span></div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_3                 GPIO_OTYPER_OT3</span></div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_4                 GPIO_OTYPER_OT4</span></div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_5                 GPIO_OTYPER_OT5</span></div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_6                 GPIO_OTYPER_OT6</span></div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_7                 GPIO_OTYPER_OT7</span></div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_8                 GPIO_OTYPER_OT8</span></div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_9                 GPIO_OTYPER_OT9</span></div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_10                GPIO_OTYPER_OT10</span></div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_11                GPIO_OTYPER_OT11</span></div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_12                GPIO_OTYPER_OT12</span></div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_13                GPIO_OTYPER_OT13</span></div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_14                GPIO_OTYPER_OT14</span></div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_15                GPIO_OTYPER_OT15</span></div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160; </div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="comment">/******************  Bits definition for GPIO_OSPEEDR register  ***************/</span></div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_Pos         (0U)                                  </span></div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab411afa3d01185fcac7de1834855b03b"> 2683</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)    </span></div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0             GPIO_OSPEEDR_OSPEED0_Msk              </span></div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae999b23bc1e7f750599e3919db67bba7"> 2685</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)    </span></div>
<div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa211d91a2e8fa199d4d1c64e20c2283c"> 2686</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)    </span></div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_Pos         (2U)                                  </span></div>
<div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga788188c5bf4669f2b316aa0c6b723e9e"> 2688</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)    </span></div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1             GPIO_OSPEEDR_OSPEED1_Msk              </span></div>
<div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08097ab565c4771df00762e15e93642c"> 2690</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)    </span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb2eaafcac4ea42ea17c030512fd59d"> 2691</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)    </span></div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_Pos         (4U)                                  </span></div>
<div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a287b69df598692ea5425ac903ee934"> 2693</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)    </span></div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2             GPIO_OSPEEDR_OSPEED2_Msk              </span></div>
<div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e96818c186656af3af439dcfa16528b"> 2695</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)    </span></div>
<div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2548db9b2371c3502f92f75566344141"> 2696</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)    </span></div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_Pos         (6U)                                  </span></div>
<div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1932d5de59094f3b77d1c38c3363e022"> 2698</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)    </span></div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3             GPIO_OSPEEDR_OSPEED3_Msk              </span></div>
<div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d54448afbd578a80e745bf88141f15"> 2700</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)    </span></div>
<div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7445a434c85d73f0343f07e4b1abd2e"> 2701</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)    </span></div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_Pos         (8U)                                  </span></div>
<div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91182962d406df7459584b8cb9646e9e"> 2703</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)    </span></div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4             GPIO_OSPEEDR_OSPEED4_Msk              </span></div>
<div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bc92d4bc48eb29f15eeda3b4f2b7729"> 2705</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)    </span></div>
<div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1074b9afc9555d005eed1283990ee2e"> 2706</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)    </span></div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_Pos         (10U)                                 </span></div>
<div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fe5071dcf994ca5836756cd44c7df76"> 2708</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)    </span></div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5             GPIO_OSPEEDR_OSPEED5_Msk              </span></div>
<div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51db6938ff53112b1546ea2955c6bec8"> 2710</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)    </span></div>
<div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33507bcb6d4a5f11748cd0f81483e900"> 2711</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)    </span></div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_Pos         (12U)                                 </span></div>
<div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f07ebb84c0aa6967ca9057d75f3d5cc"> 2713</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)    </span></div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6             GPIO_OSPEEDR_OSPEED6_Msk              </span></div>
<div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab28c483d24d4f8aefdf89578af2a66a5"> 2715</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)    </span></div>
<div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d7d80ccb16466efc06dc08334539fe"> 2716</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)    </span></div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_Pos         (14U)                                 </span></div>
<div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab238b715009a8081e4299a04464f8fba"> 2718</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)    </span></div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7             GPIO_OSPEEDR_OSPEED7_Msk              </span></div>
<div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga241f032a5afcf9fbaf7a03ca6756dae3"> 2720</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)    </span></div>
<div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55510fcf6f51a1badbd0507b0174ca82"> 2721</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)    </span></div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_Pos         (16U)                                 </span></div>
<div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b220cadf1c6f35a7a5ee9141b353361"> 2723</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)    </span></div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8             GPIO_OSPEEDR_OSPEED8_Msk              </span></div>
<div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9cc347eada649f592544fe46a60d61f"> 2725</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)    </span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001e0393d3563dce9de7822581d99f74"> 2726</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)    </span></div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_Pos         (18U)                                 </span></div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf713561b3fe73574b8566e54dbb7da"> 2728</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)    </span></div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9             GPIO_OSPEEDR_OSPEED9_Msk              </span></div>
<div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3d503027ce61ba59f5362579c8c75"> 2730</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)    </span></div>
<div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf1f4b8620e0003ea2ee281c4d1a86e"> 2731</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)    </span></div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_Pos        (20U)                                 </span></div>
<div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aa2187e9c9634216889077d878c85ae"> 2733</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_Msk        (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)   </span></div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10            GPIO_OSPEEDR_OSPEED10_Msk             </span></div>
<div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4af74162b730df90c198dd5375c93db"> 2735</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_0          (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)   </span></div>
<div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42c58e1c4f708bb1702b980d7335481"> 2736</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_1          (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)   </span></div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_Pos        (22U)                                 </span></div>
<div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc4df43b3ca66616ef75c75d828031f"> 2738</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_Msk        (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)   </span></div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11            GPIO_OSPEEDR_OSPEED11_Msk             </span></div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac1765e06791c8f44a8ab2771ce6e3e0"> 2740</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_0          (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)   </span></div>
<div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad48d309936025096bfc6cb30fa37464c"> 2741</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_1          (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)   </span></div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_Pos        (24U)                                 </span></div>
<div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga941e03858f17e677f54ee229faacdeaa"> 2743</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_Msk        (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)   </span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12            GPIO_OSPEEDR_OSPEED12_Msk             </span></div>
<div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ef84ae7d0d0ed7f2e01c26804ad0b"> 2745</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_0          (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)   </span></div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e694529900596202d4cdd7ba188427"> 2746</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_1          (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)   </span></div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_Pos        (26U)                                 </span></div>
<div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087816fdc310c1d74fa885b608c620c9"> 2748</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_Msk        (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)   </span></div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13            GPIO_OSPEEDR_OSPEED13_Msk             </span></div>
<div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d214e42ae822601fe8469c5310337d"> 2750</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_0          (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)   </span></div>
<div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ce26af8af11b3592c5e70fddf24a1a"> 2751</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_1          (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)   </span></div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_Pos        (28U)                                 </span></div>
<div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb875fe73210c3a4e1c269e030a357b"> 2753</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_Msk        (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)   </span></div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14            GPIO_OSPEEDR_OSPEED14_Msk             </span></div>
<div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf32f167e31bfe8d231d99369cad3a932"> 2755</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_0          (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)   </span></div>
<div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7a469a29270897c6a7f44e94fca1f2"> 2756</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_1          (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)   </span></div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_Pos        (30U)                                 </span></div>
<div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c126130830699c993c2d790c31f5e6"> 2758</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_Msk        (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)   </span></div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15            GPIO_OSPEEDR_OSPEED15_Msk             </span></div>
<div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4114c96c51d3cee45535ff5265b47b2"> 2760</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_0          (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)   </span></div>
<div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01afd6d3720d359e6b8c76d03e6c5eb9"> 2761</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_1          (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)   </span></div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0           GPIO_OSPEEDR_OSPEED0</span></div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0         GPIO_OSPEEDR_OSPEED0_0</span></div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1         GPIO_OSPEEDR_OSPEED0_1</span></div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1           GPIO_OSPEEDR_OSPEED1</span></div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0         GPIO_OSPEEDR_OSPEED1_0</span></div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1         GPIO_OSPEEDR_OSPEED1_1</span></div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2           GPIO_OSPEEDR_OSPEED2</span></div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0         GPIO_OSPEEDR_OSPEED2_0</span></div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1         GPIO_OSPEEDR_OSPEED2_1</span></div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3           GPIO_OSPEEDR_OSPEED3</span></div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0         GPIO_OSPEEDR_OSPEED3_0</span></div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1         GPIO_OSPEEDR_OSPEED3_1</span></div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4           GPIO_OSPEEDR_OSPEED4</span></div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0         GPIO_OSPEEDR_OSPEED4_0</span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1         GPIO_OSPEEDR_OSPEED4_1</span></div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5           GPIO_OSPEEDR_OSPEED5</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0         GPIO_OSPEEDR_OSPEED5_0</span></div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1         GPIO_OSPEEDR_OSPEED5_1</span></div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6           GPIO_OSPEEDR_OSPEED6</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0         GPIO_OSPEEDR_OSPEED6_0</span></div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1         GPIO_OSPEEDR_OSPEED6_1</span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7           GPIO_OSPEEDR_OSPEED7</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0         GPIO_OSPEEDR_OSPEED7_0</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1         GPIO_OSPEEDR_OSPEED7_1</span></div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8           GPIO_OSPEEDR_OSPEED8</span></div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0         GPIO_OSPEEDR_OSPEED8_0</span></div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1         GPIO_OSPEEDR_OSPEED8_1</span></div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9           GPIO_OSPEEDR_OSPEED9</span></div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0         GPIO_OSPEEDR_OSPEED9_0</span></div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1         GPIO_OSPEEDR_OSPEED9_1</span></div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10          GPIO_OSPEEDR_OSPEED10</span></div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0        GPIO_OSPEEDR_OSPEED10_0</span></div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1        GPIO_OSPEEDR_OSPEED10_1</span></div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11          GPIO_OSPEEDR_OSPEED11</span></div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0        GPIO_OSPEEDR_OSPEED11_0</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1        GPIO_OSPEEDR_OSPEED11_1</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12          GPIO_OSPEEDR_OSPEED12</span></div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0        GPIO_OSPEEDR_OSPEED12_0</span></div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1        GPIO_OSPEEDR_OSPEED12_1</span></div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13          GPIO_OSPEEDR_OSPEED13</span></div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0        GPIO_OSPEEDR_OSPEED13_0</span></div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1        GPIO_OSPEEDR_OSPEED13_1</span></div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14          GPIO_OSPEEDR_OSPEED14</span></div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0        GPIO_OSPEEDR_OSPEED14_0</span></div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1        GPIO_OSPEEDR_OSPEED14_1</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15          GPIO_OSPEEDR_OSPEED15</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0        GPIO_OSPEEDR_OSPEED15_0</span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1        GPIO_OSPEEDR_OSPEED15_1</span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160; </div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="comment">/******************  Bits definition for GPIO_PUPDR register  *****************/</span></div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD0_Pos             (0U)                                  </span></div>
<div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20"> 2815</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD0_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)        </span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD0                 GPIO_PUPDR_PUPD0_Msk                  </span></div>
<div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ecb6eae6b933d78446834bf320cc235"> 2817</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD0_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)        </span></div>
<div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d8177954b7806374d1cbba3bbbfe034"> 2818</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD0_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)        </span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD1_Pos             (2U)                                  </span></div>
<div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882"> 2820</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD1_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)        </span></div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD1                 GPIO_PUPDR_PUPD1_Msk                  </span></div>
<div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6512d7fee2b400279ebd0843a5e481c"> 2822</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD1_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)        </span></div>
<div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb010cc75a60effd883969c35611f5c8"> 2823</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD1_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)        </span></div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD2_Pos             (4U)                                  </span></div>
<div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a"> 2825</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD2_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)        </span></div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD2                 GPIO_PUPDR_PUPD2_Msk                  </span></div>
<div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga044bf572e114a7746127135a3f38caef"> 2827</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD2_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)        </span></div>
<div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06efd822240e0026cb83e661b88a9e3c"> 2828</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD2_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)        </span></div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD3_Pos             (6U)                                  </span></div>
<div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3"> 2830</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD3_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)        </span></div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD3                 GPIO_PUPDR_PUPD3_Msk                  </span></div>
<div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f885f83700f6710d75e8a23135e4449"> 2832</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD3_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)        </span></div>
<div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713dc2ffd7e76239f05399299043538a"> 2833</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD3_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)        </span></div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD4_Pos             (8U)                                  </span></div>
<div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf"> 2835</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD4_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)        </span></div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD4                 GPIO_PUPDR_PUPD4_Msk                  </span></div>
<div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25af0133be08cc46bd64d19913f090c"> 2837</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD4_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)        </span></div>
<div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac699c89b1b15ad635a1a1109cbe2963e"> 2838</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD4_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)        </span></div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD5_Pos             (10U)                                 </span></div>
<div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222"> 2840</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD5_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)        </span></div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD5                 GPIO_PUPDR_PUPD5_Msk                  </span></div>
<div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31e7a8da20fb184d4bca472726c98058"> 2842</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD5_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)        </span></div>
<div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d"> 2843</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD5_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)        </span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD6_Pos             (12U)                                 </span></div>
<div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072"> 2845</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD6_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)        </span></div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD6                 GPIO_PUPDR_PUPD6_Msk                  </span></div>
<div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b"> 2847</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD6_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)        </span></div>
<div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5d490177e16ae30cd5264012feaa87"> 2848</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD6_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)        </span></div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD7_Pos             (14U)                                 </span></div>
<div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad"> 2850</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD7_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)        </span></div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD7                 GPIO_PUPDR_PUPD7_Msk                  </span></div>
<div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4"> 2852</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD7_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)        </span></div>
<div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb959dd401c4890303c5c7fd962bcc08"> 2853</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD7_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)        </span></div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD8_Pos             (16U)                                 </span></div>
<div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c"> 2855</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD8_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)        </span></div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD8                 GPIO_PUPDR_PUPD8_Msk                  </span></div>
<div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430de706497b304d9821b50b3a51ac49"> 2857</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD8_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)        </span></div>
<div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89"> 2858</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD8_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)        </span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD9_Pos             (18U)                                 </span></div>
<div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8"> 2860</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD9_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)        </span></div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD9                 GPIO_PUPDR_PUPD9_Msk                  </span></div>
<div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6a86ea34af6c236caa23893d34e6d2"> 2862</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD9_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)        </span></div>
<div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07fb1faf433996b633d49c8307ce9bb2"> 2863</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD9_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)        </span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD10_Pos            (20U)                                 </span></div>
<div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1"> 2865</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD10_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)       </span></div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD10                GPIO_PUPDR_PUPD10_Msk                 </span></div>
<div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71dc18b0db03b06216a30e15bb08c81f"> 2867</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD10_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)       </span></div>
<div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga955fdb4da04d3702e3566d5068d9fd0a"> 2868</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD10_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)       </span></div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD11_Pos            (22U)                                 </span></div>
<div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429"> 2870</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD11_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)       </span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD11                GPIO_PUPDR_PUPD11_Msk                 </span></div>
<div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5acc6eda43958a03426815a0db4a494b"> 2872</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD11_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)       </span></div>
<div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430"> 2873</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD11_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)       </span></div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD12_Pos            (24U)                                 </span></div>
<div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc"> 2875</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD12_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)       </span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD12                GPIO_PUPDR_PUPD12_Msk                 </span></div>
<div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabac3dea5943de3917f93772936539e74"> 2877</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD12_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)       </span></div>
<div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600"> 2878</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD12_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)       </span></div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD13_Pos            (26U)                                 </span></div>
<div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd"> 2880</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD13_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)       </span></div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD13                GPIO_PUPDR_PUPD13_Msk                 </span></div>
<div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4f37903148418084e6059041ac2d3c8"> 2882</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD13_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)       </span></div>
<div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4dd950825a4c5bb9e89e44f4398f050"> 2883</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD13_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)       </span></div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD14_Pos            (28U)                                 </span></div>
<div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4"> 2885</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD14_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)       </span></div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD14                GPIO_PUPDR_PUPD14_Msk                 </span></div>
<div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2312d606bfcd3b62e9885d7d7b316b39"> 2887</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD14_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)       </span></div>
<div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88f904affe99bf7a5045c1c3704d1146"> 2888</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD14_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)       </span></div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD15_Pos            (30U)                                 </span></div>
<div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67"> 2890</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD15_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)       </span></div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD15                GPIO_PUPDR_PUPD15_Msk                 </span></div>
<div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46"> 2892</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD15_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)       </span></div>
<div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24352127803f5fbe718ff22e7a1062b4"> 2893</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPD15_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)       </span></div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0                GPIO_PUPDR_PUPD0</span></div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0              GPIO_PUPDR_PUPD0_0</span></div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1              GPIO_PUPDR_PUPD0_1</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1                GPIO_PUPDR_PUPD1</span></div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0              GPIO_PUPDR_PUPD1_0</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1              GPIO_PUPDR_PUPD1_1</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2                GPIO_PUPDR_PUPD2</span></div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0              GPIO_PUPDR_PUPD2_0</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1              GPIO_PUPDR_PUPD2_1</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3                GPIO_PUPDR_PUPD3</span></div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0              GPIO_PUPDR_PUPD3_0</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1              GPIO_PUPDR_PUPD3_1</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4                GPIO_PUPDR_PUPD4</span></div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0              GPIO_PUPDR_PUPD4_0</span></div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1              GPIO_PUPDR_PUPD4_1</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5                GPIO_PUPDR_PUPD5</span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0              GPIO_PUPDR_PUPD5_0</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1              GPIO_PUPDR_PUPD5_1</span></div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6                GPIO_PUPDR_PUPD6</span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0              GPIO_PUPDR_PUPD6_0</span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1              GPIO_PUPDR_PUPD6_1</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7                GPIO_PUPDR_PUPD7</span></div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0              GPIO_PUPDR_PUPD7_0</span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1              GPIO_PUPDR_PUPD7_1</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8                GPIO_PUPDR_PUPD8</span></div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0              GPIO_PUPDR_PUPD8_0</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1              GPIO_PUPDR_PUPD8_1</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9                GPIO_PUPDR_PUPD9</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0              GPIO_PUPDR_PUPD9_0</span></div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1              GPIO_PUPDR_PUPD9_1</span></div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10               GPIO_PUPDR_PUPD10</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0             GPIO_PUPDR_PUPD10_0</span></div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1             GPIO_PUPDR_PUPD10_1</span></div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11               GPIO_PUPDR_PUPD11</span></div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0             GPIO_PUPDR_PUPD11_0</span></div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1             GPIO_PUPDR_PUPD11_1</span></div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12               GPIO_PUPDR_PUPD12</span></div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0             GPIO_PUPDR_PUPD12_0</span></div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1             GPIO_PUPDR_PUPD12_1</span></div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13               GPIO_PUPDR_PUPD13</span></div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0             GPIO_PUPDR_PUPD13_0</span></div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1             GPIO_PUPDR_PUPD13_1</span></div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14               GPIO_PUPDR_PUPD14</span></div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0             GPIO_PUPDR_PUPD14_0</span></div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1             GPIO_PUPDR_PUPD14_1</span></div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15               GPIO_PUPDR_PUPD15</span></div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0             GPIO_PUPDR_PUPD15_0</span></div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1             GPIO_PUPDR_PUPD15_1</span></div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160; </div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="comment">/******************  Bits definition for GPIO_IDR register  *******************/</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID0_Pos                 (0U)                                  </span></div>
<div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321"> 2947</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID0_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID0_Pos)            </span></div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID0                     GPIO_IDR_ID0_Msk                      </span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID1_Pos                 (1U)                                  </span></div>
<div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba"> 2950</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID1_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID1_Pos)            </span></div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID1                     GPIO_IDR_ID1_Msk                      </span></div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID2_Pos                 (2U)                                  </span></div>
<div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340"> 2953</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID2_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID2_Pos)            </span></div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID2                     GPIO_IDR_ID2_Msk                      </span></div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID3_Pos                 (3U)                                  </span></div>
<div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3"> 2956</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID3_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID3_Pos)            </span></div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID3                     GPIO_IDR_ID3_Msk                      </span></div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID4_Pos                 (4U)                                  </span></div>
<div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207"> 2959</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID4_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID4_Pos)            </span></div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID4                     GPIO_IDR_ID4_Msk                      </span></div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID5_Pos                 (5U)                                  </span></div>
<div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148"> 2962</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID5_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID5_Pos)            </span></div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID5                     GPIO_IDR_ID5_Msk                      </span></div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID6_Pos                 (6U)                                  </span></div>
<div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa"> 2965</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID6_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID6_Pos)            </span></div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID6                     GPIO_IDR_ID6_Msk                      </span></div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID7_Pos                 (7U)                                  </span></div>
<div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a"> 2968</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID7_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID7_Pos)            </span></div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID7                     GPIO_IDR_ID7_Msk                      </span></div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID8_Pos                 (8U)                                  </span></div>
<div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74"> 2971</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID8_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID8_Pos)            </span></div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID8                     GPIO_IDR_ID8_Msk                      </span></div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID9_Pos                 (9U)                                  </span></div>
<div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315"> 2974</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID9_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID9_Pos)            </span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID9                     GPIO_IDR_ID9_Msk                      </span></div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID10_Pos                (10U)                                 </span></div>
<div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54"> 2977</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID10_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID10_Pos)           </span></div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID10                    GPIO_IDR_ID10_Msk                     </span></div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID11_Pos                (11U)                                 </span></div>
<div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758"> 2980</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID11_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID11_Pos)           </span></div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID11                    GPIO_IDR_ID11_Msk                     </span></div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID12_Pos                (12U)                                 </span></div>
<div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c"> 2983</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID12_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID12_Pos)           </span></div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID12                    GPIO_IDR_ID12_Msk                     </span></div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID13_Pos                (13U)                                 </span></div>
<div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e"> 2986</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID13_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID13_Pos)           </span></div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID13                    GPIO_IDR_ID13_Msk                     </span></div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID14_Pos                (14U)                                 </span></div>
<div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3"> 2989</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID14_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID14_Pos)           </span></div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID14                    GPIO_IDR_ID14_Msk                     </span></div>
<div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID15_Pos                (15U)                                 </span></div>
<div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5"> 2992</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_ID15_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID15_Pos)           </span></div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">#define GPIO_IDR_ID15                    GPIO_IDR_ID15_Msk                     </span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160; </div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_0                   GPIO_IDR_ID0</span></div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_1                   GPIO_IDR_ID1</span></div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_2                   GPIO_IDR_ID2</span></div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_3                   GPIO_IDR_ID3</span></div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_4                   GPIO_IDR_ID4</span></div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_5                   GPIO_IDR_ID5</span></div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_6                   GPIO_IDR_ID6</span></div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_7                   GPIO_IDR_ID7</span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_8                   GPIO_IDR_ID8</span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_9                   GPIO_IDR_ID9</span></div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_10                  GPIO_IDR_ID10</span></div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_11                  GPIO_IDR_ID11</span></div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_12                  GPIO_IDR_ID12</span></div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_13                  GPIO_IDR_ID13</span></div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_14                  GPIO_IDR_ID14</span></div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_15                  GPIO_IDR_ID15</span></div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160; </div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="comment">/******************  Bits definition for GPIO_ODR register  *******************/</span></div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD0_Pos                 (0U)                                  </span></div>
<div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f"> 3015</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD0_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD0_Pos)            </span></div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD0                     GPIO_ODR_OD0_Msk                      </span></div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD1_Pos                 (1U)                                  </span></div>
<div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767"> 3018</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD1_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD1_Pos)            </span></div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD1                     GPIO_ODR_OD1_Msk                      </span></div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD2_Pos                 (2U)                                  </span></div>
<div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063"> 3021</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD2_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD2_Pos)            </span></div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD2                     GPIO_ODR_OD2_Msk                      </span></div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD3_Pos                 (3U)                                  </span></div>
<div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c"> 3024</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD3_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD3_Pos)            </span></div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD3                     GPIO_ODR_OD3_Msk                      </span></div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD4_Pos                 (4U)                                  </span></div>
<div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13"> 3027</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD4_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD4_Pos)            </span></div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD4                     GPIO_ODR_OD4_Msk                      </span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD5_Pos                 (5U)                                  </span></div>
<div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631"> 3030</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD5_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD5_Pos)            </span></div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD5                     GPIO_ODR_OD5_Msk                      </span></div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD6_Pos                 (6U)                                  </span></div>
<div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622"> 3033</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD6_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD6_Pos)            </span></div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD6                     GPIO_ODR_OD6_Msk                      </span></div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD7_Pos                 (7U)                                  </span></div>
<div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25"> 3036</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD7_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD7_Pos)            </span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD7                     GPIO_ODR_OD7_Msk                      </span></div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD8_Pos                 (8U)                                  </span></div>
<div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b"> 3039</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD8_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD8_Pos)            </span></div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD8                     GPIO_ODR_OD8_Msk                      </span></div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD9_Pos                 (9U)                                  </span></div>
<div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87"> 3042</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD9_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD9_Pos)            </span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD9                     GPIO_ODR_OD9_Msk                      </span></div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD10_Pos                (10U)                                 </span></div>
<div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae"> 3045</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD10_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD10_Pos)           </span></div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD10                    GPIO_ODR_OD10_Msk                     </span></div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD11_Pos                (11U)                                 </span></div>
<div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d"> 3048</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD11_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD11_Pos)           </span></div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD11                    GPIO_ODR_OD11_Msk                     </span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD12_Pos                (12U)                                 </span></div>
<div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23"> 3051</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD12_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD12_Pos)           </span></div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD12                    GPIO_ODR_OD12_Msk                     </span></div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD13_Pos                (13U)                                 </span></div>
<div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13"> 3054</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD13_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD13_Pos)           </span></div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD13                    GPIO_ODR_OD13_Msk                     </span></div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD14_Pos                (14U)                                 </span></div>
<div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062"> 3057</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD14_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD14_Pos)           </span></div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD14                    GPIO_ODR_OD14_Msk                     </span></div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD15_Pos                (15U)                                 </span></div>
<div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288"> 3060</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_OD15_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD15_Pos)           </span></div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor">#define GPIO_ODR_OD15                    GPIO_ODR_OD15_Msk                     </span></div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_0                   GPIO_ODR_OD0</span></div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_1                   GPIO_ODR_OD1</span></div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_2                   GPIO_ODR_OD2</span></div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_3                   GPIO_ODR_OD3</span></div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_4                   GPIO_ODR_OD4</span></div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_5                   GPIO_ODR_OD5</span></div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_6                   GPIO_ODR_OD6</span></div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_7                   GPIO_ODR_OD7</span></div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_8                   GPIO_ODR_OD8</span></div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_9                   GPIO_ODR_OD9</span></div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_10                  GPIO_ODR_OD10</span></div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_11                  GPIO_ODR_OD11</span></div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_12                  GPIO_ODR_OD12</span></div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_13                  GPIO_ODR_OD13</span></div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_14                  GPIO_ODR_OD14</span></div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_15                  GPIO_ODR_OD15</span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160; </div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="comment">/******************  Bits definition for GPIO_BSRR register  ******************/</span></div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS0_Pos                (0U)                                  </span></div>
<div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc"> 3082</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS0_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS0_Pos)           </span></div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS0                    GPIO_BSRR_BS0_Msk                     </span></div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS1_Pos                (1U)                                  </span></div>
<div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49"> 3085</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS1_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS1_Pos)           </span></div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS1                    GPIO_BSRR_BS1_Msk                     </span></div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS2_Pos                (2U)                                  </span></div>
<div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac"> 3088</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS2_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS2_Pos)           </span></div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS2                    GPIO_BSRR_BS2_Msk                     </span></div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS3_Pos                (3U)                                  </span></div>
<div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099"> 3091</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS3_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS3_Pos)           </span></div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS3                    GPIO_BSRR_BS3_Msk                     </span></div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS4_Pos                (4U)                                  </span></div>
<div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf"> 3094</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS4_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS4_Pos)           </span></div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS4                    GPIO_BSRR_BS4_Msk                     </span></div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS5_Pos                (5U)                                  </span></div>
<div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8"> 3097</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS5_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS5_Pos)           </span></div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS5                    GPIO_BSRR_BS5_Msk                     </span></div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS6_Pos                (6U)                                  </span></div>
<div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63"> 3100</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS6_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS6_Pos)           </span></div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS6                    GPIO_BSRR_BS6_Msk                     </span></div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS7_Pos                (7U)                                  </span></div>
<div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6"> 3103</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS7_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS7_Pos)           </span></div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS7                    GPIO_BSRR_BS7_Msk                     </span></div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS8_Pos                (8U)                                  </span></div>
<div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a"> 3106</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS8_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS8_Pos)           </span></div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS8                    GPIO_BSRR_BS8_Msk                     </span></div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS9_Pos                (9U)                                  </span></div>
<div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0"> 3109</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS9_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS9_Pos)           </span></div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS9                    GPIO_BSRR_BS9_Msk                     </span></div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS10_Pos               (10U)                                 </span></div>
<div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1"> 3112</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS10_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BS10_Pos)          </span></div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS10                   GPIO_BSRR_BS10_Msk                    </span></div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS11_Pos               (11U)                                 </span></div>
<div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769"> 3115</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS11_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BS11_Pos)          </span></div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS11                   GPIO_BSRR_BS11_Msk                    </span></div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS12_Pos               (12U)                                 </span></div>
<div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393"> 3118</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS12_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BS12_Pos)          </span></div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS12                   GPIO_BSRR_BS12_Msk                    </span></div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS13_Pos               (13U)                                 </span></div>
<div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe"> 3121</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS13_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BS13_Pos)          </span></div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS13                   GPIO_BSRR_BS13_Msk                    </span></div>
<div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS14_Pos               (14U)                                 </span></div>
<div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5"> 3124</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS14_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BS14_Pos)          </span></div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS14                   GPIO_BSRR_BS14_Msk                    </span></div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS15_Pos               (15U)                                 </span></div>
<div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb"> 3127</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS15_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BS15_Pos)          </span></div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS15                   GPIO_BSRR_BS15_Msk                    </span></div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR0_Pos                (16U)                                 </span></div>
<div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5"> 3130</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR0_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR0_Pos)           </span></div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR0                    GPIO_BSRR_BR0_Msk                     </span></div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR1_Pos                (17U)                                 </span></div>
<div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df"> 3133</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR1_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR1_Pos)           </span></div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR1                    GPIO_BSRR_BR1_Msk                     </span></div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR2_Pos                (18U)                                 </span></div>
<div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1"> 3136</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR2_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR2_Pos)           </span></div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR2                    GPIO_BSRR_BR2_Msk                     </span></div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR3_Pos                (19U)                                 </span></div>
<div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1"> 3139</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR3_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR3_Pos)           </span></div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR3                    GPIO_BSRR_BR3_Msk                     </span></div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR4_Pos                (20U)                                 </span></div>
<div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f"> 3142</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR4_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR4_Pos)           </span></div>
<div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR4                    GPIO_BSRR_BR4_Msk                     </span></div>
<div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR5_Pos                (21U)                                 </span></div>
<div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af"> 3145</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR5_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR5_Pos)           </span></div>
<div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR5                    GPIO_BSRR_BR5_Msk                     </span></div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR6_Pos                (22U)                                 </span></div>
<div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad"> 3148</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR6_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR6_Pos)           </span></div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR6                    GPIO_BSRR_BR6_Msk                     </span></div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR7_Pos                (23U)                                 </span></div>
<div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74"> 3151</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR7_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR7_Pos)           </span></div>
<div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR7                    GPIO_BSRR_BR7_Msk                     </span></div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR8_Pos                (24U)                                 </span></div>
<div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b"> 3154</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR8_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR8_Pos)           </span></div>
<div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR8                    GPIO_BSRR_BR8_Msk                     </span></div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR9_Pos                (25U)                                 </span></div>
<div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19"> 3157</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR9_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR9_Pos)           </span></div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR9                    GPIO_BSRR_BR9_Msk                     </span></div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR10_Pos               (26U)                                 </span></div>
<div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd"> 3160</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR10_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BR10_Pos)          </span></div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR10                   GPIO_BSRR_BR10_Msk                    </span></div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR11_Pos               (27U)                                 </span></div>
<div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f"> 3163</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR11_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BR11_Pos)          </span></div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR11                   GPIO_BSRR_BR11_Msk                    </span></div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR12_Pos               (28U)                                 </span></div>
<div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8"> 3166</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR12_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BR12_Pos)          </span></div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR12                   GPIO_BSRR_BR12_Msk                    </span></div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR13_Pos               (29U)                                 </span></div>
<div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422"> 3169</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR13_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BR13_Pos)          </span></div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR13                   GPIO_BSRR_BR13_Msk                    </span></div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR14_Pos               (30U)                                 </span></div>
<div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f"> 3172</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR14_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BR14_Pos)          </span></div>
<div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR14                   GPIO_BSRR_BR14_Msk                    </span></div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR15_Pos               (31U)                                 </span></div>
<div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79"> 3175</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR15_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BR15_Pos)          </span></div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR15                   GPIO_BSRR_BR15_Msk                    </span></div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160; </div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_0                   GPIO_BSRR_BS0</span></div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_1                   GPIO_BSRR_BS1</span></div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_2                   GPIO_BSRR_BS2</span></div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_3                   GPIO_BSRR_BS3</span></div>
<div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_4                   GPIO_BSRR_BS4</span></div>
<div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_5                   GPIO_BSRR_BS5</span></div>
<div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_6                   GPIO_BSRR_BS6</span></div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_7                   GPIO_BSRR_BS7</span></div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_8                   GPIO_BSRR_BS8</span></div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_9                   GPIO_BSRR_BS9</span></div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_10                  GPIO_BSRR_BS10</span></div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_11                  GPIO_BSRR_BS11</span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_12                  GPIO_BSRR_BS12</span></div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_13                  GPIO_BSRR_BS13</span></div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_14                  GPIO_BSRR_BS14</span></div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_15                  GPIO_BSRR_BS15</span></div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_0                   GPIO_BSRR_BR0</span></div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_1                   GPIO_BSRR_BR1</span></div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_2                   GPIO_BSRR_BR2</span></div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_3                   GPIO_BSRR_BR3</span></div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_4                   GPIO_BSRR_BR4</span></div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_5                   GPIO_BSRR_BR5</span></div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_6                   GPIO_BSRR_BR6</span></div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_7                   GPIO_BSRR_BR7</span></div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_8                   GPIO_BSRR_BR8</span></div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_9                   GPIO_BSRR_BR9</span></div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_10                  GPIO_BSRR_BR10</span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_11                  GPIO_BSRR_BR11</span></div>
<div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_12                  GPIO_BSRR_BR12</span></div>
<div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_13                  GPIO_BSRR_BR13</span></div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_14                  GPIO_BSRR_BR14</span></div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_15                  GPIO_BSRR_BR15</span></div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR0                     GPIO_BSRR_BR0</span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR0_Pos                 GPIO_BSRR_BR0_Pos</span></div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR0_Msk                 GPIO_BSRR_BR0_Msk</span></div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR1                     GPIO_BSRR_BR1</span></div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR1_Pos                 GPIO_BSRR_BR1_Pos</span></div>
<div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR1_Msk                 GPIO_BSRR_BR1_Msk</span></div>
<div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR2                     GPIO_BSRR_BR2</span></div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR2_Pos                 GPIO_BSRR_BR2_Pos</span></div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR2_Msk                 GPIO_BSRR_BR2_Msk</span></div>
<div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR3                     GPIO_BSRR_BR3</span></div>
<div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR3_Pos                 GPIO_BSRR_BR3_Pos</span></div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR3_Msk                 GPIO_BSRR_BR3_Msk</span></div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR4                     GPIO_BSRR_BR4</span></div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR4_Pos                 GPIO_BSRR_BR4_Pos</span></div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR4_Msk                 GPIO_BSRR_BR4_Msk</span></div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR5                     GPIO_BSRR_BR5</span></div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR5_Pos                 GPIO_BSRR_BR5_Pos</span></div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR5_Msk                 GPIO_BSRR_BR5_Msk</span></div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR6                     GPIO_BSRR_BR6</span></div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR6_Pos                 GPIO_BSRR_BR6_Pos</span></div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR6_Msk                 GPIO_BSRR_BR6_Msk</span></div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR7                     GPIO_BSRR_BR7</span></div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR7_Pos                 GPIO_BSRR_BR7_Pos</span></div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR7_Msk                 GPIO_BSRR_BR7_Msk</span></div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR8                     GPIO_BSRR_BR8</span></div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR8_Pos                 GPIO_BSRR_BR8_Pos</span></div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR8_Msk                 GPIO_BSRR_BR8_Msk</span></div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR9                     GPIO_BSRR_BR9</span></div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR9_Pos                 GPIO_BSRR_BR9_Pos</span></div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR9_Msk                 GPIO_BSRR_BR9_Msk</span></div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR10                    GPIO_BSRR_BR10</span></div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR10_Pos                GPIO_BSRR_BR10_Pos</span></div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR10_Msk                GPIO_BSRR_BR10_Msk</span></div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR11                    GPIO_BSRR_BR11</span></div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR11_Pos                GPIO_BSRR_BR11_Pos</span></div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR11_Msk                GPIO_BSRR_BR11_Msk</span></div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR12                    GPIO_BSRR_BR12</span></div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR12_Pos                GPIO_BSRR_BR12_Pos</span></div>
<div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR12_Msk                GPIO_BSRR_BR12_Msk</span></div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR13                    GPIO_BSRR_BR13</span></div>
<div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR13_Pos                GPIO_BSRR_BR13_Pos</span></div>
<div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR13_Msk                GPIO_BSRR_BR13_Msk</span></div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR14                    GPIO_BSRR_BR14</span></div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR14_Pos                GPIO_BSRR_BR14_Pos</span></div>
<div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR14_Msk                GPIO_BSRR_BR14_Msk</span></div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR15                    GPIO_BSRR_BR15</span></div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR15_Pos                GPIO_BSRR_BR15_Pos</span></div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR15_Msk                GPIO_BSRR_BR15_Msk </span></div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="comment">/****************** Bit definition for GPIO_LCKR register *********************/</span></div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Pos               (0U)                                  </span></div>
<div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd"> 3261</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK0_Pos)          </span></div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0                   GPIO_LCKR_LCK0_Msk                    </span></div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Pos               (1U)                                  </span></div>
<div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633"> 3264</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK1_Pos)          </span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1                   GPIO_LCKR_LCK1_Msk                    </span></div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Pos               (2U)                                  </span></div>
<div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf"> 3267</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK2_Pos)          </span></div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2                   GPIO_LCKR_LCK2_Msk                    </span></div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Pos               (3U)                                  </span></div>
<div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0"> 3270</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK3_Pos)          </span></div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3                   GPIO_LCKR_LCK3_Msk                    </span></div>
<div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Pos               (4U)                                  </span></div>
<div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639"> 3273</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK4_Pos)          </span></div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4                   GPIO_LCKR_LCK4_Msk                    </span></div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Pos               (5U)                                  </span></div>
<div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be"> 3276</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK5_Pos)          </span></div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5                   GPIO_LCKR_LCK5_Msk                    </span></div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Pos               (6U)                                  </span></div>
<div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c"> 3279</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK6_Pos)          </span></div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6                   GPIO_LCKR_LCK6_Msk                    </span></div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Pos               (7U)                                  </span></div>
<div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e"> 3282</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK7_Pos)          </span></div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7                   GPIO_LCKR_LCK7_Msk                    </span></div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Pos               (8U)                                  </span></div>
<div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e"> 3285</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK8_Pos)          </span></div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8                   GPIO_LCKR_LCK8_Msk                    </span></div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Pos               (9U)                                  </span></div>
<div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f"> 3288</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK9_Pos)          </span></div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9                   GPIO_LCKR_LCK9_Msk                    </span></div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Pos              (10U)                                 </span></div>
<div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae"> 3291</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK10_Pos)         </span></div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10                  GPIO_LCKR_LCK10_Msk                   </span></div>
<div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Pos              (11U)                                 </span></div>
<div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde"> 3294</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK11_Pos)         </span></div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11                  GPIO_LCKR_LCK11_Msk                   </span></div>
<div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Pos              (12U)                                 </span></div>
<div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309"> 3297</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK12_Pos)         </span></div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12                  GPIO_LCKR_LCK12_Msk                   </span></div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Pos              (13U)                                 </span></div>
<div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c"> 3300</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK13_Pos)         </span></div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13                  GPIO_LCKR_LCK13_Msk                   </span></div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Pos              (14U)                                 </span></div>
<div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714"> 3303</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK14_Pos)         </span></div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14                  GPIO_LCKR_LCK14_Msk                   </span></div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Pos              (15U)                                 </span></div>
<div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec"> 3306</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK15_Pos)         </span></div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15                  GPIO_LCKR_LCK15_Msk                   </span></div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Pos               (16U)                                 </span></div>
<div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5"> 3309</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCKK_Pos)          </span></div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK                   GPIO_LCKR_LCKK_Msk                    </span></div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRL register *********************/</span></div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0_Pos             (0U)                                  </span></div>
<div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f"> 3313</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0                 GPIO_AFRL_AFSEL0_Msk                  </span></div>
<div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d64770b98ab6db5eee36068d6e0c45a"> 3315</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div>
<div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf16f4a3f9458d9576accc1695bed4a"> 3316</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div>
<div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab872e44f9df01f18e4f78cee45d5cf43"> 3317</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div>
<div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a83a0eb943535ea970419f7bb87fa52"> 3318</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1_Pos             (4U)                                  </span></div>
<div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b"> 3320</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1                 GPIO_AFRL_AFSEL1_Msk                  </span></div>
<div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6834a1a64ce4c42bd71cdb0bc685f06"> 3322</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div>
<div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f1e8fe3cf48f2dcdd6cd96c88b5754"> 3323</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div>
<div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38c620ad920142f38db8ef78674df56"> 3324</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div>
<div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ee3c6fd5280247ff5cb1e4c139ab85d"> 3325</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2_Pos             (8U)                                  </span></div>
<div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4"> 3327</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2                 GPIO_AFRL_AFSEL2_Msk                  </span></div>
<div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga566eef02569b14ba89745698e4c7f4cb"> 3329</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div>
<div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99704f0bd6543a391b934faae9f86c0e"> 3330</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div>
<div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e90655a95edd288bda4552137310e7c"> 3331</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div>
<div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a2b8fe31b1620d99caaa0d5b00214fc"> 3332</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3_Pos             (12U)                                 </span></div>
<div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d"> 3334</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3                 GPIO_AFRL_AFSEL3_Msk                  </span></div>
<div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0eb39bec095e2b4661141b20c1bd80d"> 3336</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div>
<div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97101a6c182091257d9a86f38bbf8015"> 3337</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div>
<div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf97dd08bfd9439ae9a8be2aae31572ab"> 3338</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div>
<div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga640b17198ae3a4dca834c93941bb459e"> 3339</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4_Pos             (16U)                                 </span></div>
<div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a"> 3341</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4                 GPIO_AFRL_AFSEL4_Msk                  </span></div>
<div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga958dcb0150574251c77490397469d443"> 3343</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div>
<div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f30587f699e9b28347b41b1752d846"> 3344</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div>
<div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeb379dcb35516d7744e8a7467aa9ddf"> 3345</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div>
<div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c7a684490eaf01f5e1bd29f89bebfb8"> 3346</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div>
<div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5_Pos             (20U)                                 </span></div>
<div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051"> 3348</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div>
<div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5                 GPIO_AFRL_AFSEL5_Msk                  </span></div>
<div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fba4a0c264295148200fdbea3645efb"> 3350</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div>
<div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532421a6d6665eb9dd82752aa71bda6"> 3351</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div>
<div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600caf3a081a223a0c9bbd22c1d65fd7"> 3352</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div>
<div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf281224f66730f522948ce2f16a9dc"> 3353</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6_Pos             (24U)                                 </span></div>
<div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade"> 3355</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div>
<div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6                 GPIO_AFRL_AFSEL6_Msk                  </span></div>
<div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4eb2b4e77d1338ae80e889bb7f98159"> 3357</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div>
<div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87ae4b89cf40e01fc3d0c1cca38db1de"> 3358</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div>
<div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace077c57cb72736ef5dca98052403b72"> 3359</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div>
<div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1fee857fd7d1b412ed64b1c6572280"> 3360</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7_Pos             (28U)                                 </span></div>
<div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0"> 3362</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7                 GPIO_AFRL_AFSEL7_Msk                  </span></div>
<div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35641566dd5e2c3483d8ac494ff9e50d"> 3364</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div>
<div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a155fcc736492a694dac6b25c803f85"> 3365</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div>
<div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a4fdc80b155797db598779ae7a242f"> 3366</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div>
<div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11328845c720331b1d6a12003b3f4d3"> 3367</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0                  GPIO_AFRL_AFSEL0</span></div>
<div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0_0                GPIO_AFRL_AFSEL0_0</span></div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0_1                GPIO_AFRL_AFSEL0_1</span></div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0_2                GPIO_AFRL_AFSEL0_2</span></div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0_3                GPIO_AFRL_AFSEL0_3</span></div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1                  GPIO_AFRL_AFSEL1</span></div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1_0                GPIO_AFRL_AFSEL1_0</span></div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1_1                GPIO_AFRL_AFSEL1_1</span></div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1_2                GPIO_AFRL_AFSEL1_2</span></div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1_3                GPIO_AFRL_AFSEL1_3</span></div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2                  GPIO_AFRL_AFSEL2</span></div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2_0                GPIO_AFRL_AFSEL2_0</span></div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2_1                GPIO_AFRL_AFSEL2_1</span></div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2_2                GPIO_AFRL_AFSEL2_2</span></div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2_3                GPIO_AFRL_AFSEL2_3</span></div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3                  GPIO_AFRL_AFSEL3</span></div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3_0                GPIO_AFRL_AFSEL3_0</span></div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3_1                GPIO_AFRL_AFSEL3_1</span></div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3_2                GPIO_AFRL_AFSEL3_2</span></div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3_3                GPIO_AFRL_AFSEL3_3</span></div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4                  GPIO_AFRL_AFSEL4</span></div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4_0                GPIO_AFRL_AFSEL4_0</span></div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4_1                GPIO_AFRL_AFSEL4_1</span></div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4_2                GPIO_AFRL_AFSEL4_2</span></div>
<div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4_3                GPIO_AFRL_AFSEL4_3</span></div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5                  GPIO_AFRL_AFSEL5</span></div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5_0                GPIO_AFRL_AFSEL5_0</span></div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5_1                GPIO_AFRL_AFSEL5_1</span></div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5_2                GPIO_AFRL_AFSEL5_2</span></div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5_3                GPIO_AFRL_AFSEL5_3</span></div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6                  GPIO_AFRL_AFSEL6</span></div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6_0                GPIO_AFRL_AFSEL6_0</span></div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6_1                GPIO_AFRL_AFSEL6_1</span></div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6_2                GPIO_AFRL_AFSEL6_2</span></div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6_3                GPIO_AFRL_AFSEL6_3</span></div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7                  GPIO_AFRL_AFSEL7</span></div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7_0                GPIO_AFRL_AFSEL7_0</span></div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7_1                GPIO_AFRL_AFSEL7_1</span></div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7_2                GPIO_AFRL_AFSEL7_2</span></div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7_3                GPIO_AFRL_AFSEL7_3</span></div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160; </div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRH register *********************/</span></div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8_Pos             (0U)                                  </span></div>
<div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2"> 3413</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8_Msk             (0xFUL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8                 GPIO_AFRH_AFSEL8_Msk                  </span></div>
<div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72cc5ca956395dbb409019f45601727d"> 3415</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8_0               (0x1UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div>
<div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23cb04d03ed3fc80a827dd4fcd092e92"> 3416</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8_1               (0x2UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div>
<div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d2ccbadd52c0de148593218c735ed3"> 3417</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8_2               (0x4UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div>
<div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd9fc9adc13e5e90df54b8885522f98e"> 3418</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8_3               (0x8UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9_Pos             (4U)                                  </span></div>
<div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71"> 3420</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9_Msk             (0xFUL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div>
<div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9                 GPIO_AFRH_AFSEL9_Msk                  </span></div>
<div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f61f3cb607268196179fa0a28b051e"> 3422</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9_0               (0x1UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div>
<div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6093967302f540000072f05d3e64bf6f"> 3423</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9_1               (0x2UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div>
<div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d91556fe4f170bbd818e6d88f5bc56"> 3424</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9_2               (0x4UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div>
<div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab68b3750a95f3627dea9867fb5cf4689"> 3425</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9_3               (0x8UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div>
<div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10_Pos            (8U)                                  </span></div>
<div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105"> 3427</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10_Msk            (0xFUL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10                GPIO_AFRH_AFSEL10_Msk                 </span></div>
<div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9771de8ec013027f8f26d799e7a3fe"> 3429</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10_0              (0x1UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div>
<div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8f7170c263301f7b7c55dcdf1acb832"> 3430</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10_1              (0x2UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div>
<div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b280a9f8a751dcb4a27cf2e9a73598"> 3431</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10_2              (0x4UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div>
<div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1431b847bccbc8841d8ab9a6aa36e5"> 3432</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10_3              (0x8UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11_Pos            (12U)                                 </span></div>
<div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8"> 3434</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11_Msk            (0xFUL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11                GPIO_AFRH_AFSEL11_Msk                 </span></div>
<div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga711beadb293e4ef285bb813b2e9feb6d"> 3436</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11_0              (0x1UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div>
<div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad64e530b4cf96c745f69ac97d23195"> 3437</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11_1              (0x2UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div>
<div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffb839fbc0a35b148f17363553f6647"> 3438</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11_2              (0x4UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div>
<div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga570aa5e92e75568945191853f0196321"> 3439</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11_3              (0x8UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div>
<div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12_Pos            (16U)                                 </span></div>
<div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f"> 3441</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12_Msk            (0xFUL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div>
<div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12                GPIO_AFRH_AFSEL12_Msk                 </span></div>
<div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe1b4dcd4e796a2e145df206f35d6ea"> 3443</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12_0              (0x1UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div>
<div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5933c2c73fec3d2f3c41d32fb64bfa"> 3444</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12_1              (0x2UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div>
<div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed0f0c148e3c52bf041ab53af1d88bf"> 3445</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12_2              (0x4UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div>
<div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbd6cfac7c23742a6e1fe120adfe3183"> 3446</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12_3              (0x8UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13_Pos            (20U)                                 </span></div>
<div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91"> 3448</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13_Msk            (0xFUL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13                GPIO_AFRH_AFSEL13_Msk                 </span></div>
<div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74ce92f856d5f687b069166f211ecaf"> 3450</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13_0              (0x1UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div>
<div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d2985f042e79fb320b402a6e1c425f7"> 3451</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13_1              (0x2UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div>
<div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59cb8d2b8ca336c6c169c0e1a07cb2eb"> 3452</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13_2              (0x4UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div>
<div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2ff66c2036fd651e7ae366db237b76c"> 3453</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13_3              (0x8UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div>
<div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14_Pos            (24U)                                 </span></div>
<div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8"> 3455</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14_Msk            (0xFUL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14                GPIO_AFRH_AFSEL14_Msk                 </span></div>
<div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf5b6ebd9c3a8039b46748dcbd3eda99"> 3457</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14_0              (0x1UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div>
<div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21985995f6f22d63ba1170ee629bcf02"> 3458</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14_1              (0x2UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div>
<div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c98e75f198a3d84038029711c3f299f"> 3459</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14_2              (0x4UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div>
<div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41d1c1c7ac6886975bca9cc8ef57c73d"> 3460</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14_3              (0x8UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15_Pos            (28U)                                 </span></div>
<div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6"> 3462</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15_Msk            (0xFUL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15                GPIO_AFRH_AFSEL15_Msk                 </span></div>
<div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga841bd65d5afd409fd7f2bf5f1e859348"> 3464</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15_0              (0x1UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div>
<div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga233f1ae0a856a18e7b706093c80a6274"> 3465</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15_1              (0x2UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div>
<div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaae51ed82039c62ec075b42a192c861"> 3466</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15_2              (0x4UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div>
<div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8699f7ff5369b8c20eaa32cfecbe7daf"> 3467</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15_3              (0x8UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div>
<div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0                  GPIO_AFRH_AFSEL8</span></div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0_0                GPIO_AFRH_AFSEL8_0</span></div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0_1                GPIO_AFRH_AFSEL8_1</span></div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0_2                GPIO_AFRH_AFSEL8_2</span></div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0_3                GPIO_AFRH_AFSEL8_3</span></div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1                  GPIO_AFRH_AFSEL9</span></div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1_0                GPIO_AFRH_AFSEL9_0</span></div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1_1                GPIO_AFRH_AFSEL9_1</span></div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1_2                GPIO_AFRH_AFSEL9_2</span></div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1_3                GPIO_AFRH_AFSEL9_3</span></div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2                  GPIO_AFRH_AFSEL10</span></div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2_0                GPIO_AFRH_AFSEL10_0</span></div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2_1                GPIO_AFRH_AFSEL10_1</span></div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2_2                GPIO_AFRH_AFSEL10_2</span></div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2_3                GPIO_AFRH_AFSEL10_3</span></div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3                  GPIO_AFRH_AFSEL11</span></div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3_0                GPIO_AFRH_AFSEL11_0</span></div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3_1                GPIO_AFRH_AFSEL11_1</span></div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3_2                GPIO_AFRH_AFSEL11_2</span></div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3_3                GPIO_AFRH_AFSEL11_3</span></div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4                  GPIO_AFRH_AFSEL12</span></div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4_0                GPIO_AFRH_AFSEL12_0</span></div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4_1                GPIO_AFRH_AFSEL12_1</span></div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4_2                GPIO_AFRH_AFSEL12_2</span></div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4_3                GPIO_AFRH_AFSEL12_3</span></div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5                  GPIO_AFRH_AFSEL13</span></div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5_0                GPIO_AFRH_AFSEL13_0</span></div>
<div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5_1                GPIO_AFRH_AFSEL13_1</span></div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5_2                GPIO_AFRH_AFSEL13_2</span></div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5_3                GPIO_AFRH_AFSEL13_3</span></div>
<div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6                  GPIO_AFRH_AFSEL14</span></div>
<div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6_0                GPIO_AFRH_AFSEL14_0</span></div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6_1                GPIO_AFRH_AFSEL14_1</span></div>
<div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6_2                GPIO_AFRH_AFSEL14_2</span></div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6_3                GPIO_AFRH_AFSEL14_3</span></div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7                  GPIO_AFRH_AFSEL15</span></div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7_0                GPIO_AFRH_AFSEL15_0</span></div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7_1                GPIO_AFRH_AFSEL15_1</span></div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7_2                GPIO_AFRH_AFSEL15_2</span></div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7_3                GPIO_AFRH_AFSEL15_3</span></div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160; </div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160; </div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="comment">/*                      Inter-integrated Circuit Interface                    */</span></div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span></div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Pos            (0U)                                         </span></div>
<div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986"> 3519</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Msk            (0x1UL &lt;&lt; I2C_CR1_PE_Pos)                     </span></div>
<div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 3520</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE                I2C_CR1_PE_Msk                               </span></div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS_Pos         (1U)                                         </span></div>
<div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf62afbb725efae2aa5a18c7841cfc51"> 3522</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS_Msk         (0x1UL &lt;&lt; I2C_CR1_SMBUS_Pos)                  </span></div>
<div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc"> 3523</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS             I2C_CR1_SMBUS_Msk                            </span></div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE_Pos       (3U)                                         </span></div>
<div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a812813bce3b9996dec37eff310945"> 3525</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE_Msk       (0x1UL &lt;&lt; I2C_CR1_SMBTYPE_Pos)                </span></div>
<div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9"> 3526</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE           I2C_CR1_SMBTYPE_Msk                          </span></div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP_Pos         (4U)                                         </span></div>
<div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga608ec88f391d4617d8d196acf88ae4c3"> 3528</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP_Msk         (0x1UL &lt;&lt; I2C_CR1_ENARP_Pos)                  </span></div>
<div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac"> 3529</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP             I2C_CR1_ENARP_Msk                            </span></div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC_Pos         (5U)                                         </span></div>
<div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047dbff196b5cc2e0ca679cf09daad7d"> 3531</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC_Msk         (0x1UL &lt;&lt; I2C_CR1_ENPEC_Pos)                  </span></div>
<div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42"> 3532</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC             I2C_CR1_ENPEC_Msk                            </span></div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC_Pos          (6U)                                         </span></div>
<div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eff07d7a774d45f0c0b853be70b1a06"> 3534</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC_Msk          (0x1UL &lt;&lt; I2C_CR1_ENGC_Pos)                   </span></div>
<div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912"> 3535</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC              I2C_CR1_ENGC_Msk                             </span></div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Pos     (7U)                                         </span></div>
<div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804"> 3537</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Msk     (0x1UL &lt;&lt; I2C_CR1_NOSTRETCH_Pos)              </span></div>
<div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 3538</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH         I2C_CR1_NOSTRETCH_Msk                        </span></div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor">#define I2C_CR1_START_Pos         (8U)                                         </span></div>
<div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20183fa72a3acfb6eb7cd333569af62b"> 3540</a></span>&#160;<span class="preprocessor">#define I2C_CR1_START_Msk         (0x1UL &lt;&lt; I2C_CR1_START_Pos)                  </span></div>
<div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143"> 3541</a></span>&#160;<span class="preprocessor">#define I2C_CR1_START             I2C_CR1_START_Msk                            </span></div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="preprocessor">#define I2C_CR1_STOP_Pos          (9U)                                         </span></div>
<div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac560445dddd085e2ec78b6c38d290893"> 3543</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOP_Msk          (0x1UL &lt;&lt; I2C_CR1_STOP_Pos)                   </span></div>
<div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223"> 3544</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOP              I2C_CR1_STOP_Msk                             </span></div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="preprocessor">#define I2C_CR1_ACK_Pos           (10U)                                        </span></div>
<div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga901752f0d8d57314c1bf5841b4d15927"> 3546</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ACK_Msk           (0x1UL &lt;&lt; I2C_CR1_ACK_Pos)                    </span></div>
<div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d"> 3547</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ACK               I2C_CR1_ACK_Msk                              </span></div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor">#define I2C_CR1_POS_Pos           (11U)                                        </span></div>
<div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44cbb4dfe0bace0e0f63516352cdd686"> 3549</a></span>&#160;<span class="preprocessor">#define I2C_CR1_POS_Msk           (0x1UL &lt;&lt; I2C_CR1_POS_Pos)                    </span></div>
<div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3"> 3550</a></span>&#160;<span class="preprocessor">#define I2C_CR1_POS               I2C_CR1_POS_Msk                              </span></div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">#define I2C_CR1_PEC_Pos           (12U)                                        </span></div>
<div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad603ba46a4c90d87755bc21032343a8e"> 3552</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PEC_Msk           (0x1UL &lt;&lt; I2C_CR1_PEC_Pos)                    </span></div>
<div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12"> 3553</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PEC               I2C_CR1_PEC_Msk                              </span></div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT_Pos         (13U)                                        </span></div>
<div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1f4432707ef457508aa265173d3ce6"> 3555</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT_Msk         (0x1UL &lt;&lt; I2C_CR1_ALERT_Pos)                  </span></div>
<div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c"> 3556</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT             I2C_CR1_ALERT_Msk                            </span></div>
<div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Pos         (15U)                                        </span></div>
<div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0"> 3558</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Msk         (0x1UL &lt;&lt; I2C_CR1_SWRST_Pos)                  </span></div>
<div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 3559</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST             I2C_CR1_SWRST_Msk                            </span></div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span></div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_Pos          (0U)                                         </span></div>
<div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga409296c2e8ff17ef7633266fad88d5ea"> 3563</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_Msk          (0x3FUL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7"> 3564</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ              I2C_CR2_FREQ_Msk                             </span></div>
<div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23"> 3565</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_0            (0x01UL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c"> 3566</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_1            (0x02UL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845"> 3567</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_2            (0x04UL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d"> 3568</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_3            (0x08UL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386"> 3569</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_4            (0x10UL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20"> 3570</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_5            (0x20UL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN_Pos       (8U)                                         </span></div>
<div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbb0dde5e57765d211af8595a728029"> 3573</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN_Msk       (0x1UL &lt;&lt; I2C_CR2_ITERREN_Pos)                </span></div>
<div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974"> 3574</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN           I2C_CR2_ITERREN_Msk                          </span></div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN_Pos       (9U)                                         </span></div>
<div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a4a92cd2663c4e4e690fe5f66a1706"> 3576</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN_Msk       (0x1UL &lt;&lt; I2C_CR2_ITEVTEN_Pos)                </span></div>
<div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2"> 3577</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN           I2C_CR2_ITEVTEN_Msk                          </span></div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN_Pos       (10U)                                        </span></div>
<div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765fa0272f4a94eed64fba9b3cdac713"> 3579</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN_Msk       (0x1UL &lt;&lt; I2C_CR2_ITBUFEN_Pos)                </span></div>
<div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a"> 3580</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN           I2C_CR2_ITBUFEN_Msk                          </span></div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN_Pos         (11U)                                        </span></div>
<div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2987290a42860b8700c2dcfb8eaef399"> 3582</a></span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN_Msk         (0x1UL &lt;&lt; I2C_CR2_DMAEN_Pos)                  </span></div>
<div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69"> 3583</a></span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN             I2C_CR2_DMAEN_Msk                            </span></div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="preprocessor">#define I2C_CR2_LAST_Pos          (12U)                                        </span></div>
<div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9c22f3c0a1abb70e0255c765b30382"> 3585</a></span>&#160;<span class="preprocessor">#define I2C_CR2_LAST_Msk          (0x1UL &lt;&lt; I2C_CR2_LAST_Pos)                   </span></div>
<div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609"> 3586</a></span>&#160;<span class="preprocessor">#define I2C_CR2_LAST              I2C_CR2_LAST_Msk                             </span></div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span></div>
<div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864"> 3589</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1_7           0x000000FEU                                  </span></div>
<div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1"> 3590</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8_9           0x00000300U                                  </span></div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD0_Pos         (0U)                                         </span></div>
<div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315ebd53e115b321f02d945a5a485356"> 3593</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD0_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD0_Pos)                  </span></div>
<div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7"> 3594</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD0             I2C_OAR1_ADD0_Msk                            </span></div>
<div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1_Pos         (1U)                                         </span></div>
<div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedbc5009a53817d14a5b61b81abe47eb"> 3596</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD1_Pos)                  </span></div>
<div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769"> 3597</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1             I2C_OAR1_ADD1_Msk                            </span></div>
<div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD2_Pos         (2U)                                         </span></div>
<div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d6b1ee8556d79db1f804871576381e"> 3599</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD2_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD2_Pos)                  </span></div>
<div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3"> 3600</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD2             I2C_OAR1_ADD2_Msk                            </span></div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD3_Pos         (3U)                                         </span></div>
<div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd895166f6d0f2b1fe5bdb245495e7c"> 3602</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD3_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD3_Pos)                  </span></div>
<div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b"> 3603</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD3             I2C_OAR1_ADD3_Msk                            </span></div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD4_Pos         (4U)                                         </span></div>
<div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3261bcc4b1d94f2800cc78d26ef6a638"> 3605</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD4_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD4_Pos)                  </span></div>
<div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97"> 3606</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD4             I2C_OAR1_ADD4_Msk                            </span></div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD5_Pos         (5U)                                         </span></div>
<div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga078a30f84550430baa5ea4ce4b424afd"> 3608</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD5_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD5_Pos)                  </span></div>
<div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca"> 3609</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD5             I2C_OAR1_ADD5_Msk                            </span></div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD6_Pos         (6U)                                         </span></div>
<div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga708c99b9b7c44311be6a91fa01e2603d"> 3611</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD6_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD6_Pos)                  </span></div>
<div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca"> 3612</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD6             I2C_OAR1_ADD6_Msk                            </span></div>
<div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD7_Pos         (7U)                                         </span></div>
<div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c9645decd676803bd6a1cb9e5cca0f8"> 3614</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD7_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD7_Pos)                  </span></div>
<div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c"> 3615</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD7             I2C_OAR1_ADD7_Msk                            </span></div>
<div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8_Pos         (8U)                                         </span></div>
<div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga484398bbd79662011f8fb6467c127d65"> 3617</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD8_Pos)                  </span></div>
<div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264"> 3618</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8             I2C_OAR1_ADD8_Msk                            </span></div>
<div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD9_Pos         (9U)                                         </span></div>
<div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1cdf0196ac2b11475fbf7078a852a2"> 3620</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD9_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD9_Pos)                  </span></div>
<div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430"> 3621</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD9             I2C_OAR1_ADD9_Msk                            </span></div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADDMODE_Pos      (15U)                                        </span></div>
<div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465856ef24302471bd5562be5f4d8418"> 3624</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADDMODE_Msk      (0x1UL &lt;&lt; I2C_OAR1_ADDMODE_Pos)               </span></div>
<div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639"> 3625</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADDMODE          I2C_OAR1_ADDMODE_Msk                         </span></div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span></div>
<div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL_Pos       (0U)                                         </span></div>
<div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28fa608f2cec586e6bdb98ae510022d9"> 3629</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL_Msk       (0x1UL &lt;&lt; I2C_OAR2_ENDUAL_Pos)                </span></div>
<div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94"> 3630</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL           I2C_OAR2_ENDUAL_Msk                          </span></div>
<div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2_Pos         (1U)                                         </span></div>
<div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18d179042a15bdc94dd4477b990082c5"> 3632</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2_Msk         (0x7FUL &lt;&lt; I2C_OAR2_ADD2_Pos)                 </span></div>
<div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4"> 3633</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2             I2C_OAR2_ADD2_Msk                            </span></div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="comment">/********************  Bit definition for I2C_DR register  ********************/</span></div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor">#define I2C_DR_DR_Pos             (0U)                                         </span></div>
<div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b487d8e08e84b2ef59c6de0e92316b1"> 3637</a></span>&#160;<span class="preprocessor">#define I2C_DR_DR_Msk             (0xFFUL &lt;&lt; I2C_DR_DR_Pos)                     </span></div>
<div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5"> 3638</a></span>&#160;<span class="preprocessor">#define I2C_DR_DR                 I2C_DR_DR_Msk                                </span></div>
<div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span></div>
<div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="preprocessor">#define I2C_SR1_SB_Pos            (0U)                                         </span></div>
<div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d2227f20b51eda4af2fb9e9dd4f6df"> 3642</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SB_Msk            (0x1UL &lt;&lt; I2C_SR1_SB_Pos)                     </span></div>
<div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4"> 3643</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SB                I2C_SR1_SB_Msk                               </span></div>
<div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR_Pos          (1U)                                         </span></div>
<div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387882c1ac38b5af80a88ac6c5c8961f"> 3645</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR_Msk          (0x1UL &lt;&lt; I2C_SR1_ADDR_Pos)                   </span></div>
<div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d"> 3646</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR              I2C_SR1_ADDR_Msk                             </span></div>
<div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">#define I2C_SR1_BTF_Pos           (2U)                                         </span></div>
<div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1"> 3648</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BTF_Msk           (0x1UL &lt;&lt; I2C_SR1_BTF_Pos)                    </span></div>
<div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1"> 3649</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BTF               I2C_SR1_BTF_Msk                              </span></div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10_Pos         (3U)                                         </span></div>
<div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01a4be991adeeffbdf18b5767ea30b"> 3651</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10_Msk         (0x1UL &lt;&lt; I2C_SR1_ADD10_Pos)                  </span></div>
<div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d"> 3652</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10             I2C_SR1_ADD10_Msk                            </span></div>
<div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF_Pos         (4U)                                         </span></div>
<div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1679ebac13f8ad5aad54acd446f70e4"> 3654</a></span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF_Msk         (0x1UL &lt;&lt; I2C_SR1_STOPF_Pos)                  </span></div>
<div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c"> 3655</a></span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF             I2C_SR1_STOPF_Msk                            </span></div>
<div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="preprocessor">#define I2C_SR1_RXNE_Pos          (6U)                                         </span></div>
<div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf56d0f5cc9b333a2d287baf96e1ca62"> 3657</a></span>&#160;<span class="preprocessor">#define I2C_SR1_RXNE_Msk          (0x1UL &lt;&lt; I2C_SR1_RXNE_Pos)                   </span></div>
<div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5"> 3658</a></span>&#160;<span class="preprocessor">#define I2C_SR1_RXNE              I2C_SR1_RXNE_Msk                             </span></div>
<div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor">#define I2C_SR1_TXE_Pos           (7U)                                         </span></div>
<div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea"> 3660</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TXE_Msk           (0x1UL &lt;&lt; I2C_SR1_TXE_Pos)                    </span></div>
<div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7"> 3661</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TXE               I2C_SR1_TXE_Msk                              </span></div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor">#define I2C_SR1_BERR_Pos          (8U)                                         </span></div>
<div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga591f9c02dd6c1b393f295ddd9be5f28d"> 3663</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BERR_Msk          (0x1UL &lt;&lt; I2C_SR1_BERR_Pos)                   </span></div>
<div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227"> 3664</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BERR              I2C_SR1_BERR_Msk                             </span></div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO_Pos          (9U)                                         </span></div>
<div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7859c854cc27fefc075eb3a6d67410da"> 3666</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO_Msk          (0x1UL &lt;&lt; I2C_SR1_ARLO_Pos)                   </span></div>
<div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2"> 3667</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO              I2C_SR1_ARLO_Msk                             </span></div>
<div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="preprocessor">#define I2C_SR1_AF_Pos            (10U)                                        </span></div>
<div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64af2b76c8fc655547f07d0eda3c8d6"> 3669</a></span>&#160;<span class="preprocessor">#define I2C_SR1_AF_Msk            (0x1UL &lt;&lt; I2C_SR1_AF_Pos)                     </span></div>
<div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88"> 3670</a></span>&#160;<span class="preprocessor">#define I2C_SR1_AF                I2C_SR1_AF_Msk                               </span></div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor">#define I2C_SR1_OVR_Pos           (11U)                                        </span></div>
<div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeca6c423a2a9d7495c35517b3cc9a9b8"> 3672</a></span>&#160;<span class="preprocessor">#define I2C_SR1_OVR_Msk           (0x1UL &lt;&lt; I2C_SR1_OVR_Pos)                    </span></div>
<div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4"> 3673</a></span>&#160;<span class="preprocessor">#define I2C_SR1_OVR               I2C_SR1_OVR_Msk                              </span></div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR_Pos        (12U)                                        </span></div>
<div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafd640f94fa388e27d4747c5eb8fc938"> 3675</a></span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR_Msk        (0x1UL &lt;&lt; I2C_SR1_PECERR_Pos)                 </span></div>
<div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71"> 3676</a></span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR            I2C_SR1_PECERR_Msk                           </span></div>
<div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT_Pos       (14U)                                        </span></div>
<div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c0209188a2791eddad0c143ac7f9416"> 3678</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT_Msk       (0x1UL &lt;&lt; I2C_SR1_TIMEOUT_Pos)                </span></div>
<div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9"> 3679</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT           I2C_SR1_TIMEOUT_Msk                          </span></div>
<div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT_Pos      (15U)                                        </span></div>
<div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga617464b325a3649c9a36ad80386558b6"> 3681</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT_Msk      (0x1UL &lt;&lt; I2C_SR1_SMBALERT_Pos)               </span></div>
<div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c"> 3682</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT          I2C_SR1_SMBALERT_Msk                         </span></div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span></div>
<div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor">#define I2C_SR2_MSL_Pos           (0U)                                         </span></div>
<div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad723df35fcda84431aefaace405b62b2"> 3686</a></span>&#160;<span class="preprocessor">#define I2C_SR2_MSL_Msk           (0x1UL &lt;&lt; I2C_SR2_MSL_Pos)                    </span></div>
<div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d"> 3687</a></span>&#160;<span class="preprocessor">#define I2C_SR2_MSL               I2C_SR2_MSL_Msk                              </span></div>
<div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY_Pos          (1U)                                         </span></div>
<div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43693f4a5b2f232a145eee42f26a1110"> 3689</a></span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY_Msk          (0x1UL &lt;&lt; I2C_SR2_BUSY_Pos)                   </span></div>
<div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179"> 3690</a></span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY              I2C_SR2_BUSY_Msk                             </span></div>
<div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="preprocessor">#define I2C_SR2_TRA_Pos           (2U)                                         </span></div>
<div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga260f5bfa56cd55a6e25ae1585fc1381e"> 3692</a></span>&#160;<span class="preprocessor">#define I2C_SR2_TRA_Msk           (0x1UL &lt;&lt; I2C_SR2_TRA_Pos)                    </span></div>
<div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca"> 3693</a></span>&#160;<span class="preprocessor">#define I2C_SR2_TRA               I2C_SR2_TRA_Msk                              </span></div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL_Pos       (4U)                                         </span></div>
<div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada42e3c3d8e62bfab1117a382def5383"> 3695</a></span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL_Msk       (0x1UL &lt;&lt; I2C_SR2_GENCALL_Pos)                </span></div>
<div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab"> 3696</a></span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL           I2C_SR2_GENCALL_Msk                          </span></div>
<div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT_Pos    (5U)                                         </span></div>
<div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa390034d42a7873287b68e9ae3935a26"> 3698</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT_Msk    (0x1UL &lt;&lt; I2C_SR2_SMBDEFAULT_Pos)             </span></div>
<div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe"> 3699</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT        I2C_SR2_SMBDEFAULT_Msk                       </span></div>
<div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST_Pos       (6U)                                         </span></div>
<div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bd5daae1a83a7a62584be9f601ec52d"> 3701</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST_Msk       (0x1UL &lt;&lt; I2C_SR2_SMBHOST_Pos)                </span></div>
<div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80"> 3702</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST           I2C_SR2_SMBHOST_Msk                          </span></div>
<div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF_Pos         (7U)                                         </span></div>
<div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338ddbff50ca2b01dacc4b8e93014f30"> 3704</a></span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF_Msk         (0x1UL &lt;&lt; I2C_SR2_DUALF_Pos)                  </span></div>
<div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798"> 3705</a></span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF             I2C_SR2_DUALF_Msk                            </span></div>
<div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor">#define I2C_SR2_PEC_Pos           (8U)                                         </span></div>
<div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a9dceb742f98aa0f27e5ae8dc427a88"> 3707</a></span>&#160;<span class="preprocessor">#define I2C_SR2_PEC_Msk           (0xFFUL &lt;&lt; I2C_SR2_PEC_Pos)                   </span></div>
<div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732"> 3708</a></span>&#160;<span class="preprocessor">#define I2C_SR2_PEC               I2C_SR2_PEC_Msk                              </span></div>
<div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span></div>
<div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor">#define I2C_CCR_CCR_Pos           (0U)                                         </span></div>
<div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3f68b672f4ff2fa9a6ba3e79e9e302b"> 3712</a></span>&#160;<span class="preprocessor">#define I2C_CCR_CCR_Msk           (0xFFFUL &lt;&lt; I2C_CCR_CCR_Pos)                  </span></div>
<div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"> 3713</a></span>&#160;<span class="preprocessor">#define I2C_CCR_CCR               I2C_CCR_CCR_Msk                              </span></div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY_Pos          (14U)                                        </span></div>
<div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e91ff511dab94ae774aaa9c3052fbc6"> 3715</a></span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY_Msk          (0x1UL &lt;&lt; I2C_CCR_DUTY_Pos)                   </span></div>
<div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5"> 3716</a></span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY              I2C_CCR_DUTY_Msk                             </span></div>
<div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="preprocessor">#define I2C_CCR_FS_Pos            (15U)                                        </span></div>
<div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1823d70e520da08c5b40320ed2f8331e"> 3718</a></span>&#160;<span class="preprocessor">#define I2C_CCR_FS_Msk            (0x1UL &lt;&lt; I2C_CCR_FS_Pos)                     </span></div>
<div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def"> 3719</a></span>&#160;<span class="preprocessor">#define I2C_CCR_FS                I2C_CCR_FS_Msk                               </span></div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span></div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE_Pos       (0U)                                         </span></div>
<div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3152b3f16c453126cc1cef41b765fe"> 3723</a></span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE_Msk       (0x3FUL &lt;&lt; I2C_TRISE_TRISE_Pos)               </span></div>
<div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218"> 3724</a></span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE           I2C_TRISE_TRISE_Msk                          </span></div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="comment">/******************  Bit definition for I2C_FLTR register  *******************/</span></div>
<div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="preprocessor">#define I2C_FLTR_DNF_Pos          (0U)                                         </span></div>
<div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2366c5012d3662571a9577145d9a3b84"> 3728</a></span>&#160;<span class="preprocessor">#define I2C_FLTR_DNF_Msk          (0xFUL &lt;&lt; I2C_FLTR_DNF_Pos)                   </span></div>
<div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe4c34d459e53d73c92e0a6fd383795"> 3729</a></span>&#160;<span class="preprocessor">#define I2C_FLTR_DNF              I2C_FLTR_DNF_Msk                             </span></div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor">#define I2C_FLTR_ANOFF_Pos        (4U)                                         </span></div>
<div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214eda503ba769772d183ee34da4ed8d"> 3731</a></span>&#160;<span class="preprocessor">#define I2C_FLTR_ANOFF_Msk        (0x1UL &lt;&lt; I2C_FLTR_ANOFF_Pos)                 </span></div>
<div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f312cebb37d3e5d0a690dc6fda86f32"> 3732</a></span>&#160;<span class="preprocessor">#define I2C_FLTR_ANOFF            I2C_FLTR_ANOFF_Msk                           </span></div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="comment">/*                           Independent WATCHDOG                             */</span></div>
<div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Pos     (0U)                                               </span></div>
<div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e"> 3741</a></span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Msk     (0xFFFFUL &lt;&lt; IWDG_KR_KEY_Pos)                       </span></div>
<div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 3742</a></span>&#160;<span class="preprocessor">#define IWDG_KR_KEY         IWDG_KR_KEY_Msk                                    </span></div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span></div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Pos      (0U)                                               </span></div>
<div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff"> 3746</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Msk      (0x7UL &lt;&lt; IWDG_PR_PR_Pos)                           </span></div>
<div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 3747</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR          IWDG_PR_PR_Msk                                     </span></div>
<div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 3748</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_0        (0x1UL &lt;&lt; IWDG_PR_PR_Pos)                           </span></div>
<div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 3749</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_1        (0x2UL &lt;&lt; IWDG_PR_PR_Pos)                           </span></div>
<div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 3750</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_2        (0x4UL &lt;&lt; IWDG_PR_PR_Pos)                           </span></div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span></div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Pos     (0U)                                               </span></div>
<div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12"> 3754</a></span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Msk     (0xFFFUL &lt;&lt; IWDG_RLR_RL_Pos)                        </span></div>
<div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 3755</a></span>&#160;<span class="preprocessor">#define IWDG_RLR_RL         IWDG_RLR_RL_Msk                                    </span></div>
<div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span></div>
<div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Pos     (0U)                                               </span></div>
<div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96"> 3759</a></span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Msk     (0x1UL &lt;&lt; IWDG_SR_PVU_Pos)                          </span></div>
<div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 3760</a></span>&#160;<span class="preprocessor">#define IWDG_SR_PVU         IWDG_SR_PVU_Msk                                    </span></div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Pos     (1U)                                               </span></div>
<div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28"> 3762</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Msk     (0x1UL &lt;&lt; IWDG_SR_RVU_Pos)                          </span></div>
<div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 3763</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU         IWDG_SR_RVU_Msk                                    </span></div>
<div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="comment">/*                             Power Control                                  */</span></div>
<div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor">#define PWR_CR_LPDS_Pos        (0U)                                            </span></div>
<div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8"> 3774</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPDS_Msk        (0x1UL &lt;&lt; PWR_CR_LPDS_Pos)                       </span></div>
<div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66"> 3775</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPDS            PWR_CR_LPDS_Msk                                 </span></div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Pos        (1U)                                            </span></div>
<div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05"> 3777</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Msk        (0x1UL &lt;&lt; PWR_CR_PDDS_Pos)                       </span></div>
<div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115"> 3778</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS            PWR_CR_PDDS_Msk                                 </span></div>
<div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Pos        (2U)                                            </span></div>
<div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a"> 3780</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Msk        (0x1UL &lt;&lt; PWR_CR_CWUF_Pos)                       </span></div>
<div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7"> 3781</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF            PWR_CR_CWUF_Msk                                 </span></div>
<div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Pos        (3U)                                            </span></div>
<div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912"> 3783</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Msk        (0x1UL &lt;&lt; PWR_CR_CSBF_Pos)                       </span></div>
<div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a"> 3784</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF            PWR_CR_CSBF_Msk                                 </span></div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="preprocessor">#define PWR_CR_PVDE_Pos        (4U)                                            </span></div>
<div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad"> 3786</a></span>&#160;<span class="preprocessor">#define PWR_CR_PVDE_Msk        (0x1UL &lt;&lt; PWR_CR_PVDE_Pos)                       </span></div>
<div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5"> 3787</a></span>&#160;<span class="preprocessor">#define PWR_CR_PVDE            PWR_CR_PVDE_Msk                                 </span></div>
<div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_Pos         (5U)                                            </span></div>
<div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7"> 3790</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_Msk         (0x7UL &lt;&lt; PWR_CR_PLS_Pos)                        </span></div>
<div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435"> 3791</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS             PWR_CR_PLS_Msk                                  </span></div>
<div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e"> 3792</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_0           (0x1UL &lt;&lt; PWR_CR_PLS_Pos)                        </span></div>
<div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623"> 3793</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_1           (0x2UL &lt;&lt; PWR_CR_PLS_Pos)                        </span></div>
<div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2           (0x4UL &lt;&lt; PWR_CR_PLS_Pos)                        </span></div>
<div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216"> 3797</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV0        0x00000000U                                     </span></div>
<div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818"> 3798</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV1        0x00000020U                                     </span></div>
<div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e"> 3799</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV2        0x00000040U                                     </span></div>
<div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174"> 3800</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV3        0x00000060U                                     </span></div>
<div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85"> 3801</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV4        0x00000080U                                     </span></div>
<div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2"> 3802</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV5        0x000000A0U                                     </span></div>
<div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf"> 3803</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV6        0x000000C0U                                     </span></div>
<div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b"> 3804</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV7        0x000000E0U                                     </span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Pos         (8U)                                            </span></div>
<div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8"> 3806</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Msk         (0x1UL &lt;&lt; PWR_CR_DBP_Pos)                        </span></div>
<div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718"> 3807</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP             PWR_CR_DBP_Msk                                  </span></div>
<div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor">#define PWR_CR_FPDS_Pos        (9U)                                            </span></div>
<div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86e13d0b0eb3f05a11893752cc372677"> 3809</a></span>&#160;<span class="preprocessor">#define PWR_CR_FPDS_Msk        (0x1UL &lt;&lt; PWR_CR_FPDS_Pos)                       </span></div>
<div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc01f8b6d4bd0294f745fde6d8e57002"> 3810</a></span>&#160;<span class="preprocessor">#define PWR_CR_FPDS            PWR_CR_FPDS_Msk                                 </span></div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="preprocessor">#define PWR_CR_LPLVDS_Pos      (10U)                                           </span></div>
<div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9da4ac8ebb5a8e8b25549c976b19846d"> 3812</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPLVDS_Msk      (0x1UL &lt;&lt; PWR_CR_LPLVDS_Pos)                     </span></div>
<div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495"> 3813</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPLVDS          PWR_CR_LPLVDS_Msk                               </span></div>
<div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="preprocessor">#define PWR_CR_MRLVDS_Pos      (11U)                                           </span></div>
<div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6262d1ec4de8436a758f687a031d5b2a"> 3815</a></span>&#160;<span class="preprocessor">#define PWR_CR_MRLVDS_Msk      (0x1UL &lt;&lt; PWR_CR_MRLVDS_Pos)                     </span></div>
<div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e8c390899e9e836f1c52d90b64488d"> 3816</a></span>&#160;<span class="preprocessor">#define PWR_CR_MRLVDS          PWR_CR_MRLVDS_Msk                               </span></div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor">#define PWR_CR_ADCDC1_Pos      (13U)                                           </span></div>
<div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b4f121622dfe445dd8c6951207f2ebf"> 3818</a></span>&#160;<span class="preprocessor">#define PWR_CR_ADCDC1_Msk      (0x1UL &lt;&lt; PWR_CR_ADCDC1_Pos)                     </span></div>
<div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga977b89f2739e32b704194a6995d3d33d"> 3819</a></span>&#160;<span class="preprocessor">#define PWR_CR_ADCDC1          PWR_CR_ADCDC1_Msk                               </span></div>
<div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="preprocessor">#define PWR_CR_VOS_Pos         (14U)                                           </span></div>
<div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a"> 3821</a></span>&#160;<span class="preprocessor">#define PWR_CR_VOS_Msk         (0x3UL &lt;&lt; PWR_CR_VOS_Pos)                        </span></div>
<div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030"> 3822</a></span>&#160;<span class="preprocessor">#define PWR_CR_VOS             PWR_CR_VOS_Msk                                  </span></div>
<div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59"> 3823</a></span>&#160;<span class="preprocessor">#define PWR_CR_VOS_0           0x00004000U                                     </span></div>
<div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4"> 3824</a></span>&#160;<span class="preprocessor">#define PWR_CR_VOS_1           0x00008000U                                     </span></div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="comment">/* Legacy define */</span></div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="preprocessor">#define  PWR_CR_PMODE                        PWR_CR_VOS</span></div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160; </div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span></div>
<div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Pos        (0U)                                            </span></div>
<div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24"> 3831</a></span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Msk        (0x1UL &lt;&lt; PWR_CSR_WUF_Pos)                       </span></div>
<div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6"> 3832</a></span>&#160;<span class="preprocessor">#define PWR_CSR_WUF            PWR_CSR_WUF_Msk                                 </span></div>
<div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Pos        (1U)                                            </span></div>
<div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783"> 3834</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Msk        (0x1UL &lt;&lt; PWR_CSR_SBF_Pos)                       </span></div>
<div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb"> 3835</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF            PWR_CSR_SBF_Msk                                 </span></div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO_Pos       (2U)                                            </span></div>
<div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548"> 3837</a></span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO_Msk       (0x1UL &lt;&lt; PWR_CSR_PVDO_Pos)                      </span></div>
<div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c"> 3838</a></span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO           PWR_CSR_PVDO_Msk                                </span></div>
<div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="preprocessor">#define PWR_CSR_BRR_Pos        (3U)                                            </span></div>
<div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06752058548d6fbcc57dbc032fdde76d"> 3840</a></span>&#160;<span class="preprocessor">#define PWR_CSR_BRR_Msk        (0x1UL &lt;&lt; PWR_CSR_BRR_Pos)                       </span></div>
<div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga939410de980c5bc297ff04bcf30875cc"> 3841</a></span>&#160;<span class="preprocessor">#define PWR_CSR_BRR            PWR_CSR_BRR_Msk                                 </span></div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP_Pos       (8U)                                            </span></div>
<div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0b862445449f084acf74d1105f687da"> 3843</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP_Msk       (0x1UL &lt;&lt; PWR_CSR_EWUP_Pos)                      </span></div>
<div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580"> 3844</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP           PWR_CSR_EWUP_Msk                                </span></div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="preprocessor">#define PWR_CSR_BRE_Pos        (9U)                                            </span></div>
<div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaed35bfe3de356d9e6def115ef87b9d"> 3846</a></span>&#160;<span class="preprocessor">#define PWR_CSR_BRE_Msk        (0x1UL &lt;&lt; PWR_CSR_BRE_Pos)                       </span></div>
<div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f99becaceb185431dbf46fb22718d0a"> 3847</a></span>&#160;<span class="preprocessor">#define PWR_CSR_BRE            PWR_CSR_BRE_Msk                                 </span></div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="preprocessor">#define PWR_CSR_VOSRDY_Pos     (14U)                                           </span></div>
<div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac90d2b7cd8836e014ee405815273ba9"> 3849</a></span>&#160;<span class="preprocessor">#define PWR_CSR_VOSRDY_Msk     (0x1UL &lt;&lt; PWR_CSR_VOSRDY_Pos)                    </span></div>
<div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4126ed19cce54a5411ff8dd440171695"> 3850</a></span>&#160;<span class="preprocessor">#define PWR_CSR_VOSRDY         PWR_CSR_VOSRDY_Msk                              </span></div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="comment">/* Legacy define */</span></div>
<div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor">#define  PWR_CSR_REGRDY                      PWR_CSR_VOSRDY</span></div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160; </div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="comment">/*                         Reset and Clock Control                            */</span></div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Pos                   (0U)                                </span></div>
<div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0"> 3862</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Msk                   (0x1UL &lt;&lt; RCC_CR_HSION_Pos)          </span></div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor">#define RCC_CR_HSION                       RCC_CR_HSION_Msk                    </span></div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Pos                  (1U)                                </span></div>
<div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947"> 3865</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Msk                  (0x1UL &lt;&lt; RCC_CR_HSIRDY_Pos)         </span></div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY                      RCC_CR_HSIRDY_Msk                   </span></div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160; </div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_Pos                 (3U)                                </span></div>
<div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add"> 3869</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_Msk                 (0x1FUL &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM                     RCC_CR_HSITRIM_Msk                  </span></div>
<div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb"> 3871</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_0                   (0x01UL &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div>
<div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c"> 3872</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_1                   (0x02UL &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div>
<div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5"> 3873</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_2                   (0x04UL &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div>
<div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9"> 3874</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_3                   (0x08UL &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div>
<div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1"> 3875</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_4                   (0x10UL &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_Pos                  (8U)                                </span></div>
<div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3"> 3878</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_Msk                  (0xFFUL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL                      RCC_CR_HSICAL_Msk                   </span></div>
<div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a"> 3880</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_0                    (0x01UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08"> 3881</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_1                    (0x02UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f"> 3882</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_2                    (0x04UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12"> 3883</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_3                    (0x08UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50"> 3884</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_4                    (0x10UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87"> 3885</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_5                    (0x20UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7"> 3886</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_6                    (0x40UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29"> 3887</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_7                    (0x80UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Pos                   (16U)                               </span></div>
<div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1"> 3890</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Msk                   (0x1UL &lt;&lt; RCC_CR_HSEON_Pos)          </span></div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="preprocessor">#define RCC_CR_HSEON                       RCC_CR_HSEON_Msk                    </span></div>
<div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Pos                  (17U)                               </span></div>
<div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64"> 3893</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Msk                  (0x1UL &lt;&lt; RCC_CR_HSERDY_Pos)         </span></div>
<div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY                      RCC_CR_HSERDY_Msk                   </span></div>
<div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Pos                  (18U)                               </span></div>
<div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45"> 3896</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Msk                  (0x1UL &lt;&lt; RCC_CR_HSEBYP_Pos)         </span></div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP                      RCC_CR_HSEBYP_Msk                   </span></div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_Pos                   (19U)                               </span></div>
<div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5"> 3899</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_Msk                   (0x1UL &lt;&lt; RCC_CR_CSSON_Pos)          </span></div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor">#define RCC_CR_CSSON                       RCC_CR_CSSON_Msk                    </span></div>
<div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Pos                   (24U)                               </span></div>
<div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87"> 3902</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Msk                   (0x1UL &lt;&lt; RCC_CR_PLLON_Pos)          </span></div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="preprocessor">#define RCC_CR_PLLON                       RCC_CR_PLLON_Msk                    </span></div>
<div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Pos                  (25U)                               </span></div>
<div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df"> 3905</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Msk                  (0x1UL &lt;&lt; RCC_CR_PLLRDY_Pos)         </span></div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY                      RCC_CR_PLLRDY_Msk                   </span></div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)</span></div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac48c0893e590b49fa8079830a0ae8abb"> 3910</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2S_SUPPORT                                                     </span></div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SON_Pos                (26U)                               </span></div>
<div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82caf73e368dd6e0af79ffff40c4c158"> 3913</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SON_Msk                (0x1UL &lt;&lt; RCC_CR_PLLI2SON_Pos)       </span></div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SON                    RCC_CR_PLLI2SON_Msk                 </span></div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SRDY_Pos               (27U)                               </span></div>
<div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac102f1739d82c9f002f6d107e37c6d63"> 3916</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SRDY_Msk               (0x1UL &lt;&lt; RCC_CR_PLLI2SRDY_Pos)      </span></div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SRDY                   RCC_CR_PLLI2SRDY_Msk                </span></div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160; </div>
<div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="comment">/********************  Bit definition for RCC_PLLCFGR register  ***************/</span></div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_Pos               (0U)                                </span></div>
<div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d893187396788d18a3eb1cc7028686"> 3921</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_Msk               (0x3FUL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM                   RCC_PLLCFGR_PLLM_Msk                </span></div>
<div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01"> 3923</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_0                 (0x01UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10"> 3924</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_1                 (0x02UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6"> 3925</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_2                 (0x04UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c"> 3926</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_3                 (0x08UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898"> 3927</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_4                 (0x10UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225"> 3928</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM_5                 (0x20UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_Pos               (6U)                                </span></div>
<div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc41ec903faa2ebee1356f88451a70be"> 3931</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_Msk               (0x1FFUL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN                   RCC_PLLCFGR_PLLN_Msk                </span></div>
<div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade84dfb497ed82c0cbbc40049ef3da2c"> 3933</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_0                 (0x001UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54b80f8edb3a1f34d390382580edaf3"> 3934</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_1                 (0x002UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c165a47d134f31f9dff12d1e6f709f3"> 3935</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_2                 (0x004UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b19e3e1f2dbe4c2327ebee7e9647365"> 3936</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_3                 (0x008UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb4707942496f45d3cf85acfdeb37475"> 3937</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_4                 (0x010UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb9ac3678faab95ddc7d42b2316b8ab"> 3938</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_5                 (0x020UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddfba8f0f4b9b772986a0d214dcced39"> 3939</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_6                 (0x040UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df4b12cec2263d6acec32015035fe54"> 3940</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_7                 (0x080UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff473b6dc417ef6fa361017b2f107c06"> 3941</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN_8                 (0x100UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLP_Pos               (16U)                               </span></div>
<div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga944643170311f50335c87c581ee11eca"> 3944</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLP_Msk               (0x3UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)      </span></div>
<div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLP                   RCC_PLLCFGR_PLLP_Msk                </span></div>
<div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd"> 3946</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLP_0                 (0x1UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)      </span></div>
<div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73"> 3947</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLP_1                 (0x2UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)      </span></div>
<div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_Pos             (22U)                               </span></div>
<div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30516f483e85323f76dab980af3be393"> 3950</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_Msk             (0x1UL &lt;&lt; RCC_PLLCFGR_PLLSRC_Pos)    </span></div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC                 RCC_PLLCFGR_PLLSRC_Msk              </span></div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE_Pos         (22U)                               </span></div>
<div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858f2c21bc43e423136f370f6c410909"> 3953</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE_Msk         (0x1UL &lt;&lt; RCC_PLLCFGR_PLLSRC_HSE_Pos) </span></div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE             RCC_PLLCFGR_PLLSRC_HSE_Msk          </span></div>
<div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSI             0x00000000U                         </span></div>
<div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160; </div>
<div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_Pos               (24U)                               </span></div>
<div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e97c300a1e833572204b270398158f"> 3958</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_Msk               (0xFUL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div>
<div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ                   RCC_PLLCFGR_PLLQ_Msk                </span></div>
<div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451"> 3960</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_0                 (0x1UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div>
<div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00"> 3961</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_1                 (0x2UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div>
<div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6"> 3962</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_2                 (0x4UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div>
<div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5"> 3963</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ_3                 (0x8UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="comment">/********************  Bit definition for RCC_CFGR register  ******************/</span></div>
<div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160"> 3968</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Pos                    (0U)                                </span></div>
<div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa"> 3969</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Msk                    (0x3UL &lt;&lt; RCC_CFGR_SW_Pos)           </span></div>
<div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 3970</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW                        RCC_CFGR_SW_Msk                     </span></div>
<div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 3971</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_0                      (0x1UL &lt;&lt; RCC_CFGR_SW_Pos)           </span></div>
<div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 3972</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_1                      (0x2UL &lt;&lt; RCC_CFGR_SW_Pos)           </span></div>
<div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 3974</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSI                    0x00000000U                         </span></div>
<div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705"> 3975</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSE                    0x00000001U                         </span></div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_PLL                    0x00000002U                         </span></div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Pos                   (2U)                                </span></div>
<div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25"> 3980</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Msk                   (0x3UL &lt;&lt; RCC_CFGR_SWS_Pos)          </span></div>
<div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 3981</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS                       RCC_CFGR_SWS_Msk                    </span></div>
<div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f"> 3982</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_0                     (0x1UL &lt;&lt; RCC_CFGR_SWS_Pos)          </span></div>
<div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 3983</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_1                     (0x2UL &lt;&lt; RCC_CFGR_SWS_Pos)          </span></div>
<div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 3985</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSI                   0x00000000U                         </span></div>
<div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08"> 3986</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSE                   0x00000004U                         </span></div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_PLL                   0x00000008U                         </span></div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Pos                  (4U)                                </span></div>
<div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460"> 3991</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Msk                  (0xFUL &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div>
<div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 3992</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE                      RCC_CFGR_HPRE_Msk                   </span></div>
<div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 3993</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_0                    (0x1UL &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div>
<div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 3994</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_1                    (0x2UL &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div>
<div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 3995</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_2                    (0x4UL &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div>
<div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 3996</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_3                    (0x8UL &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div>
<div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 3998</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV1                 0x00000000U                         </span></div>
<div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 3999</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV2                 0x00000080U                         </span></div>
<div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 4000</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV4                 0x00000090U                         </span></div>
<div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 4001</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV8                 0x000000A0U                         </span></div>
<div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 4002</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV16                0x000000B0U                         </span></div>
<div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 4003</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV64                0x000000C0U                         </span></div>
<div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 4004</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV128               0x000000D0U                         </span></div>
<div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b"> 4005</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV256               0x000000E0U                         </span></div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV512               0x000000F0U                         </span></div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_Pos                 (10U)                               </span></div>
<div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773"> 4010</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_Msk                 (0x7UL &lt;&lt; RCC_CFGR_PPRE1_Pos)        </span></div>
<div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 4011</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1                     RCC_CFGR_PPRE1_Msk                  </span></div>
<div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7"> 4012</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_0                   (0x1UL &lt;&lt; RCC_CFGR_PPRE1_Pos)        </span></div>
<div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 4013</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_1                   (0x2UL &lt;&lt; RCC_CFGR_PPRE1_Pos)        </span></div>
<div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 4014</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_2                   (0x4UL &lt;&lt; RCC_CFGR_PPRE1_Pos)        </span></div>
<div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 4016</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV1                0x00000000U                         </span></div>
<div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d"> 4017</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV2                0x00001000U                         </span></div>
<div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 4018</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV4                0x00001400U                         </span></div>
<div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72"> 4019</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV8                0x00001800U                         </span></div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV16               0x00001C00U                         </span></div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_Pos                 (13U)                               </span></div>
<div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67"> 4024</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_Msk                 (0x7UL &lt;&lt; RCC_CFGR_PPRE2_Pos)        </span></div>
<div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 4025</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2                     RCC_CFGR_PPRE2_Msk                  </span></div>
<div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 4026</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_0                   (0x1UL &lt;&lt; RCC_CFGR_PPRE2_Pos)        </span></div>
<div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 4027</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_1                   (0x2UL &lt;&lt; RCC_CFGR_PPRE2_Pos)        </span></div>
<div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db"> 4028</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_2                   (0x4UL &lt;&lt; RCC_CFGR_PPRE2_Pos)        </span></div>
<div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a"> 4030</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV1                0x00000000U                         </span></div>
<div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b"> 4031</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV2                0x00008000U                         </span></div>
<div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715"> 4032</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV4                0x0000A000U                         </span></div>
<div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552"> 4033</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV8                0x0000C000U                         </span></div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV16               0x0000E000U                         </span></div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor">#define RCC_CFGR_RTCPRE_Pos                (16U)                               </span></div>
<div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga850304b36d321ade71b90ca011ee5f74"> 4038</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_RTCPRE_Msk                (0x1FUL &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor">#define RCC_CFGR_RTCPRE                    RCC_CFGR_RTCPRE_Msk                 </span></div>
<div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d"> 4040</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_RTCPRE_0                  (0x01UL &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div>
<div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4"> 4041</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_RTCPRE_1                  (0x02UL &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div>
<div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb"> 4042</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_RTCPRE_2                  (0x04UL &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div>
<div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41"> 4043</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_RTCPRE_3                  (0x08UL &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="preprocessor">#define RCC_CFGR_RTCPRE_4                  (0x10UL &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1_Pos                  (21U)                               </span></div>
<div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b21a49230470856ce978e05fb9c47b"> 4048</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1_Msk                  (0x3UL &lt;&lt; RCC_CFGR_MCO1_Pos)         </span></div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1                      RCC_CFGR_MCO1_Msk                   </span></div>
<div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe73b3ad484eeecfa1556021677ecf4a"> 4050</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1_0                    (0x1UL &lt;&lt; RCC_CFGR_MCO1_Pos)         </span></div>
<div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7e8d1da534f052ce835f06227a9b7a"> 4051</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1_1                    (0x2UL &lt;&lt; RCC_CFGR_MCO1_Pos)         </span></div>
<div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="preprocessor">#define RCC_CFGR_I2SSRC_Pos                (23U)                               </span></div>
<div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaa5cae9d2b4ddc11fbe5a1858ead900"> 4054</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_I2SSRC_Msk                (0x1UL &lt;&lt; RCC_CFGR_I2SSRC_Pos)       </span></div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="preprocessor">#define RCC_CFGR_I2SSRC                    RCC_CFGR_I2SSRC_Msk                 </span></div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160; </div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1PRE_Pos               (24U)                               </span></div>
<div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada571dab4e704e380153b6e901b60ba8"> 4058</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1PRE_Msk               (0x7UL &lt;&lt; RCC_CFGR_MCO1PRE_Pos)      </span></div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1PRE                   RCC_CFGR_MCO1PRE_Msk                </span></div>
<div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e"> 4060</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1PRE_0                 (0x1UL &lt;&lt; RCC_CFGR_MCO1PRE_Pos)      </span></div>
<div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092"> 4061</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1PRE_1                 (0x2UL &lt;&lt; RCC_CFGR_MCO1PRE_Pos)      </span></div>
<div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e"> 4062</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1PRE_2                 (0x4UL &lt;&lt; RCC_CFGR_MCO1PRE_Pos)      </span></div>
<div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2PRE_Pos               (27U)                               </span></div>
<div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56af08fd6ae55e0047d84c2e5cb44877"> 4065</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2PRE_Msk               (0x7UL &lt;&lt; RCC_CFGR_MCO2PRE_Pos)      </span></div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2PRE                   RCC_CFGR_MCO2PRE_Msk                </span></div>
<div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83dfcd5a1ce89869c82723f7eb9223ed"> 4067</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2PRE_0                 (0x1UL &lt;&lt; RCC_CFGR_MCO2PRE_Pos)      </span></div>
<div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8d7cb746efc7511fa97ddfef2df793"> 4068</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2PRE_1                 (0x2UL &lt;&lt; RCC_CFGR_MCO2PRE_Pos)      </span></div>
<div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8773dfae91e6576d490fbee4aa2a639"> 4069</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2PRE_2                 (0x4UL &lt;&lt; RCC_CFGR_MCO2PRE_Pos)      </span></div>
<div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2_Pos                  (30U)                               </span></div>
<div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga193bf927828d92f9249975a792c738d5"> 4072</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2_Msk                  (0x3UL &lt;&lt; RCC_CFGR_MCO2_Pos)         </span></div>
<div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2                      RCC_CFGR_MCO2_Msk                   </span></div>
<div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203156a3f57e2c4498999c7901e0defd"> 4074</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2_0                    (0x1UL &lt;&lt; RCC_CFGR_MCO2_Pos)         </span></div>
<div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fdba9682ff474255248f84e6851932a"> 4075</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2_1                    (0x2UL &lt;&lt; RCC_CFGR_MCO2_Pos)         </span></div>
<div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="comment">/********************  Bit definition for RCC_CIR register  *******************/</span></div>
<div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF_Pos                (0U)                                </span></div>
<div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091"> 4079</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF_Msk                (0x1UL &lt;&lt; RCC_CIR_LSIRDYF_Pos)       </span></div>
<div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF                    RCC_CIR_LSIRDYF_Msk                 </span></div>
<div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF_Pos                (1U)                                </span></div>
<div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f"> 4082</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF_Msk                (0x1UL &lt;&lt; RCC_CIR_LSERDYF_Pos)       </span></div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF                    RCC_CIR_LSERDYF_Msk                 </span></div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF_Pos                (2U)                                </span></div>
<div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6"> 4085</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF_Msk                (0x1UL &lt;&lt; RCC_CIR_HSIRDYF_Pos)       </span></div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF                    RCC_CIR_HSIRDYF_Msk                 </span></div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF_Pos                (3U)                                </span></div>
<div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e"> 4088</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF_Msk                (0x1UL &lt;&lt; RCC_CIR_HSERDYF_Pos)       </span></div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF                    RCC_CIR_HSERDYF_Msk                 </span></div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF_Pos                (4U)                                </span></div>
<div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c"> 4091</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF_Msk                (0x1UL &lt;&lt; RCC_CIR_PLLRDYF_Pos)       </span></div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF                    RCC_CIR_PLLRDYF_Msk                 </span></div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYF_Pos             (5U)                                </span></div>
<div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e88621c6cbc397e6c0872c98f11151"> 4094</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYF_Msk             (0x1UL &lt;&lt; RCC_CIR_PLLI2SRDYF_Pos)    </span></div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYF                 RCC_CIR_PLLI2SRDYF_Msk              </span></div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160; </div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF_Pos                   (7U)                                </span></div>
<div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"> 4098</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF_Msk                   (0x1UL &lt;&lt; RCC_CIR_CSSF_Pos)          </span></div>
<div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF                       RCC_CIR_CSSF_Msk                    </span></div>
<div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE_Pos               (8U)                                </span></div>
<div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a"> 4101</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE_Msk               (0x1UL &lt;&lt; RCC_CIR_LSIRDYIE_Pos)      </span></div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE                   RCC_CIR_LSIRDYIE_Msk                </span></div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE_Pos               (9U)                                </span></div>
<div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822"> 4104</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE_Msk               (0x1UL &lt;&lt; RCC_CIR_LSERDYIE_Pos)      </span></div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE                   RCC_CIR_LSERDYIE_Msk                </span></div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE_Pos               (10U)                               </span></div>
<div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e"> 4107</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE_Msk               (0x1UL &lt;&lt; RCC_CIR_HSIRDYIE_Pos)      </span></div>
<div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE                   RCC_CIR_HSIRDYIE_Msk                </span></div>
<div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE_Pos               (11U)                               </span></div>
<div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9"> 4110</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE_Msk               (0x1UL &lt;&lt; RCC_CIR_HSERDYIE_Pos)      </span></div>
<div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE                   RCC_CIR_HSERDYIE_Msk                </span></div>
<div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE_Pos               (12U)                               </span></div>
<div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5"> 4113</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE_Msk               (0x1UL &lt;&lt; RCC_CIR_PLLRDYIE_Pos)      </span></div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE                   RCC_CIR_PLLRDYIE_Msk                </span></div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYIE_Pos            (13U)                               </span></div>
<div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6af4a5b0b017c2dde04fa660950578cc"> 4116</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYIE_Msk            (0x1UL &lt;&lt; RCC_CIR_PLLI2SRDYIE_Pos)   </span></div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYIE                RCC_CIR_PLLI2SRDYIE_Msk             </span></div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160; </div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC_Pos                (16U)                               </span></div>
<div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9"> 4120</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC_Msk                (0x1UL &lt;&lt; RCC_CIR_LSIRDYC_Pos)       </span></div>
<div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC                    RCC_CIR_LSIRDYC_Msk                 </span></div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC_Pos                (17U)                               </span></div>
<div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426"> 4123</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC_Msk                (0x1UL &lt;&lt; RCC_CIR_LSERDYC_Pos)       </span></div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC                    RCC_CIR_LSERDYC_Msk                 </span></div>
<div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC_Pos                (18U)                               </span></div>
<div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a"> 4126</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC_Msk                (0x1UL &lt;&lt; RCC_CIR_HSIRDYC_Pos)       </span></div>
<div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC                    RCC_CIR_HSIRDYC_Msk                 </span></div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC_Pos                (19U)                               </span></div>
<div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713"> 4129</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC_Msk                (0x1UL &lt;&lt; RCC_CIR_HSERDYC_Pos)       </span></div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC                    RCC_CIR_HSERDYC_Msk                 </span></div>
<div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC_Pos                (20U)                               </span></div>
<div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1"> 4132</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC_Msk                (0x1UL &lt;&lt; RCC_CIR_PLLRDYC_Pos)       </span></div>
<div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC                    RCC_CIR_PLLRDYC_Msk                 </span></div>
<div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYC_Pos             (21U)                               </span></div>
<div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6a1a17873c5e712e9ed47d92fbc99cd"> 4135</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYC_Msk             (0x1UL &lt;&lt; RCC_CIR_PLLI2SRDYC_Pos)    </span></div>
<div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYC                 RCC_CIR_PLLI2SRDYC_Msk              </span></div>
<div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160; </div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC_Pos                   (23U)                               </span></div>
<div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e"> 4139</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC_Msk                   (0x1UL &lt;&lt; RCC_CIR_CSSC_Pos)          </span></div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC                       RCC_CIR_CSSC_Msk                    </span></div>
<div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160; </div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB1RSTR register  **************/</span></div>
<div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOARST_Pos          (0U)                                </span></div>
<div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ca733a89ed0ddeb8c6ad7d4df334baf"> 4144</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOARST_Msk          (0x1UL &lt;&lt; RCC_AHB1RSTR_GPIOARST_Pos) </span></div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOARST              RCC_AHB1RSTR_GPIOARST_Msk           </span></div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOBRST_Pos          (1U)                                </span></div>
<div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70a227671a2b417929ad0959d9e899c8"> 4147</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOBRST_Msk          (0x1UL &lt;&lt; RCC_AHB1RSTR_GPIOBRST_Pos) </span></div>
<div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOBRST              RCC_AHB1RSTR_GPIOBRST_Msk           </span></div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOCRST_Pos          (2U)                                </span></div>
<div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f25d081a1bb38f34f8d11fc32bdc7d7"> 4150</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOCRST_Msk          (0x1UL &lt;&lt; RCC_AHB1RSTR_GPIOCRST_Pos) </span></div>
<div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOCRST              RCC_AHB1RSTR_GPIOCRST_Msk           </span></div>
<div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIODRST_Pos          (3U)                                </span></div>
<div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e4b57d9e0d9c72055b51a222d388f5"> 4153</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIODRST_Msk          (0x1UL &lt;&lt; RCC_AHB1RSTR_GPIODRST_Pos) </span></div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIODRST              RCC_AHB1RSTR_GPIODRST_Msk           </span></div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOERST_Pos          (4U)                                </span></div>
<div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2330cc824d6e097fc95f311730778243"> 4156</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOERST_Msk          (0x1UL &lt;&lt; RCC_AHB1RSTR_GPIOERST_Pos) </span></div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOERST              RCC_AHB1RSTR_GPIOERST_Msk           </span></div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOHRST_Pos          (7U)                                </span></div>
<div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6853aabc577ec17d0d7f894e520a693"> 4159</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOHRST_Msk          (0x1UL &lt;&lt; RCC_AHB1RSTR_GPIOHRST_Pos) </span></div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOHRST              RCC_AHB1RSTR_GPIOHRST_Msk           </span></div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_CRCRST_Pos            (12U)                               </span></div>
<div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf0f9e76b934af78155abddaacf568e4"> 4162</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_CRCRST_Msk            (0x1UL &lt;&lt; RCC_AHB1RSTR_CRCRST_Pos)   </span></div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_CRCRST                RCC_AHB1RSTR_CRCRST_Msk             </span></div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST_Pos           (21U)                               </span></div>
<div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c336fca84fc656b8412d0a0dab8317e"> 4165</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST_Msk           (0x1UL &lt;&lt; RCC_AHB1RSTR_DMA1RST_Pos)  </span></div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST               RCC_AHB1RSTR_DMA1RST_Msk            </span></div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST_Pos           (22U)                               </span></div>
<div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e2d5af9f21f5df26e53863392f46ce"> 4168</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST_Msk           (0x1UL &lt;&lt; RCC_AHB1RSTR_DMA2RST_Pos)  </span></div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST               RCC_AHB1RSTR_DMA2RST_Msk            </span></div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160; </div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB2RSTR register  **************/</span></div>
<div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_OTGFSRST_Pos          (7U)                                </span></div>
<div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacba439d5c37535fc904630d55dd8d204"> 4173</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_OTGFSRST_Msk          (0x1UL &lt;&lt; RCC_AHB2RSTR_OTGFSRST_Pos) </span></div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_OTGFSRST              RCC_AHB2RSTR_OTGFSRST_Msk           </span></div>
<div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB3RSTR register  **************/</span></div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160; </div>
<div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160; </div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB1RSTR register  **************/</span></div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Pos           (0U)                                </span></div>
<div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb"> 4180</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_TIM2RST_Pos)  </span></div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST               RCC_APB1RSTR_TIM2RST_Msk            </span></div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Pos           (1U)                                </span></div>
<div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1"> 4183</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_TIM3RST_Pos)  </span></div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST               RCC_APB1RSTR_TIM3RST_Msk            </span></div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4RST_Pos           (2U)                                </span></div>
<div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1adc26ee7ca9aeb6316ca372633c95e"> 4186</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_TIM4RST_Pos)  </span></div>
<div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4RST               RCC_APB1RSTR_TIM4RST_Msk            </span></div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM5RST_Pos           (3U)                                </span></div>
<div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5cfd79c37096bf00916e7bda1df220"> 4189</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM5RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_TIM5RST_Pos)  </span></div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM5RST               RCC_APB1RSTR_TIM5RST_Msk            </span></div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Pos           (11U)                               </span></div>
<div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748"> 4192</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos)  </span></div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST               RCC_APB1RSTR_WWDGRST_Msk            </span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Pos           (14U)                               </span></div>
<div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54"> 4195</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_SPI2RST_Pos)  </span></div>
<div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST               RCC_APB1RSTR_SPI2RST_Msk            </span></div>
<div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3RST_Pos           (15U)                               </span></div>
<div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0566a08a6cbd33046ff893d7c3b7bf1"> 4198</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_SPI3RST_Pos)  </span></div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3RST               RCC_APB1RSTR_SPI3RST_Msk            </span></div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Pos         (17U)                               </span></div>
<div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43"> 4201</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR_USART2RST_Pos) </span></div>
<div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST             RCC_APB1RSTR_USART2RST_Msk          </span></div>
<div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Pos           (21U)                               </span></div>
<div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214"> 4204</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos)  </span></div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST               RCC_APB1RSTR_I2C1RST_Msk            </span></div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Pos           (22U)                               </span></div>
<div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3"> 4207</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_I2C2RST_Pos)  </span></div>
<div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST               RCC_APB1RSTR_I2C2RST_Msk            </span></div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C3RST_Pos           (23U)                               </span></div>
<div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49214147f146965ef75c3bfa906cd3d9"> 4210</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C3RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_I2C3RST_Pos)  </span></div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C3RST               RCC_APB1RSTR_I2C3RST_Msk            </span></div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Pos            (28U)                               </span></div>
<div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a"> 4213</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR_PWRRST_Pos)   </span></div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST                RCC_APB1RSTR_PWRRST_Msk             </span></div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160; </div>
<div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB2RSTR register  **************/</span></div>
<div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Pos           (0U)                                </span></div>
<div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e"> 4218</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_TIM1RST_Pos)  </span></div>
<div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST               RCC_APB2RSTR_TIM1RST_Msk            </span></div>
<div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Pos         (4U)                                </span></div>
<div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005"> 4221</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Msk         (0x1UL &lt;&lt; RCC_APB2RSTR_USART1RST_Pos) </span></div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST             RCC_APB2RSTR_USART1RST_Msk          </span></div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART6RST_Pos         (5U)                                </span></div>
<div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63e37e8ac731047e3df29ca5c7e553cc"> 4224</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART6RST_Msk         (0x1UL &lt;&lt; RCC_APB2RSTR_USART6RST_Pos) </span></div>
<div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART6RST             RCC_APB2RSTR_USART6RST_Msk          </span></div>
<div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Pos            (8U)                                </span></div>
<div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6"> 4227</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Msk            (0x1UL &lt;&lt; RCC_APB2RSTR_ADCRST_Pos)   </span></div>
<div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST                RCC_APB2RSTR_ADCRST_Msk             </span></div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SDIORST_Pos           (11U)                               </span></div>
<div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67f4f982e0636f1d86be7d4223cdaf1"> 4230</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SDIORST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_SDIORST_Pos)  </span></div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SDIORST               RCC_APB2RSTR_SDIORST_Msk            </span></div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Pos           (12U)                               </span></div>
<div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689"> 4233</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos)  </span></div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST               RCC_APB2RSTR_SPI1RST_Msk            </span></div>
<div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI4RST_Pos           (13U)                               </span></div>
<div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ba823e1afa67e1b5db5faa1094b200c"> 4236</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI4RST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_SPI4RST_Pos)  </span></div>
<div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI4RST               RCC_APB2RSTR_SPI4RST_Msk            </span></div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Pos         (14U)                               </span></div>
<div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45"> 4239</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Msk         (0x1UL &lt;&lt; RCC_APB2RSTR_SYSCFGRST_Pos) </span></div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST             RCC_APB2RSTR_SYSCFGRST_Msk          </span></div>
<div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM9RST_Pos           (16U)                               </span></div>
<div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71d516052c6afded3292ada76c392a2"> 4242</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM9RST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_TIM9RST_Pos)  </span></div>
<div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM9RST               RCC_APB2RSTR_TIM9RST_Msk            </span></div>
<div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM10RST_Pos          (17U)                               </span></div>
<div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga077ef7ed92b0241e49f2ecad1a8bd241"> 4245</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM10RST_Msk          (0x1UL &lt;&lt; RCC_APB2RSTR_TIM10RST_Pos) </span></div>
<div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM10RST              RCC_APB2RSTR_TIM10RST_Msk           </span></div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM11RST_Pos          (18U)                               </span></div>
<div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ffe8d460fb9abc55ec65d00d39564b3"> 4248</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM11RST_Msk          (0x1UL &lt;&lt; RCC_APB2RSTR_TIM11RST_Pos) </span></div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM11RST              RCC_APB2RSTR_TIM11RST_Msk           </span></div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160; </div>
<div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="comment">/* Old SPI1RST bit definition, maintained for legacy purpose */</span></div>
<div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI1                   RCC_APB2RSTR_SPI1RST</span></div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160; </div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB1ENR register  ***************/</span></div>
<div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOAEN_Pos            (0U)                                </span></div>
<div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1610c0bcc3f778000c9ffe4ceaaf7a8"> 4256</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOAEN_Msk            (0x1UL &lt;&lt; RCC_AHB1ENR_GPIOAEN_Pos)   </span></div>
<div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOAEN                RCC_AHB1ENR_GPIOAEN_Msk             </span></div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOBEN_Pos            (1U)                                </span></div>
<div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79f6e5e212dee1b54f1103aa6c5b63c8"> 4259</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOBEN_Msk            (0x1UL &lt;&lt; RCC_AHB1ENR_GPIOBEN_Pos)   </span></div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOBEN                RCC_AHB1ENR_GPIOBEN_Msk             </span></div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOCEN_Pos            (2U)                                </span></div>
<div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d7e8d23a1214b25dca4d0838324371b"> 4262</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOCEN_Msk            (0x1UL &lt;&lt; RCC_AHB1ENR_GPIOCEN_Pos)   </span></div>
<div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOCEN                RCC_AHB1ENR_GPIOCEN_Msk             </span></div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIODEN_Pos            (3U)                                </span></div>
<div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da72a3a599290c99b251cf0e40d579a"> 4265</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIODEN_Msk            (0x1UL &lt;&lt; RCC_AHB1ENR_GPIODEN_Pos)   </span></div>
<div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIODEN                RCC_AHB1ENR_GPIODEN_Msk             </span></div>
<div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOEEN_Pos            (4U)                                </span></div>
<div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574a0ff2d711679c81d62a365efe9b25"> 4268</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOEEN_Msk            (0x1UL &lt;&lt; RCC_AHB1ENR_GPIOEEN_Pos)   </span></div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOEEN                RCC_AHB1ENR_GPIOEEN_Msk             </span></div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOHEN_Pos            (7U)                                </span></div>
<div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee11e4e6ddeff9db3ddd22873d1ca8d5"> 4271</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOHEN_Msk            (0x1UL &lt;&lt; RCC_AHB1ENR_GPIOHEN_Pos)   </span></div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOHEN                RCC_AHB1ENR_GPIOHEN_Msk             </span></div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_CRCEN_Pos              (12U)                               </span></div>
<div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b467a2c6329ecb8ca42c1d9e1116035"> 4274</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_CRCEN_Msk              (0x1UL &lt;&lt; RCC_AHB1ENR_CRCEN_Pos)     </span></div>
<div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_CRCEN                  RCC_AHB1ENR_CRCEN_Msk               </span></div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_DMA1EN_Pos             (21U)                               </span></div>
<div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04b66dc0d69d098db894416722e9871"> 4277</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_DMA1EN_Msk             (0x1UL &lt;&lt; RCC_AHB1ENR_DMA1EN_Pos)    </span></div>
<div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_DMA1EN                 RCC_AHB1ENR_DMA1EN_Msk              </span></div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_DMA2EN_Pos             (22U)                               </span></div>
<div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb95b569d5ea1d4c9483fbfd7df37f3a"> 4280</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_DMA2EN_Msk             (0x1UL &lt;&lt; RCC_AHB1ENR_DMA2EN_Pos)    </span></div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_DMA2EN                 RCC_AHB1ENR_DMA2EN_Msk              </span></div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB2ENR register  ***************/</span></div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)</span></div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47614352bcc5025572abc4277cf28e9"> 4286</a></span>&#160;<span class="preprocessor">#define RCC_AHB2_SUPPORT                   </span></div>
<div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_OTGFSEN_Pos            (7U)                                </span></div>
<div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c92c5e4271a2a493a92fb41fbc7e3fd"> 4289</a></span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_OTGFSEN_Msk            (0x1UL &lt;&lt; RCC_AHB2ENR_OTGFSEN_Pos)   </span></div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_OTGFSEN                RCC_AHB2ENR_OTGFSEN_Msk             </span></div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160; </div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB1ENR register  ***************/</span></div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Pos             (0U)                                </span></div>
<div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a"> 4294</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_TIM2EN_Pos)    </span></div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN                 RCC_APB1ENR_TIM2EN_Msk              </span></div>
<div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Pos             (1U)                                </span></div>
<div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c"> 4297</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_TIM3EN_Pos)    </span></div>
<div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN                 RCC_APB1ENR_TIM3EN_Msk              </span></div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM4EN_Pos             (2U)                                </span></div>
<div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef489da1fe7bd776d2fc27eb689fd9c4"> 4300</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM4EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_TIM4EN_Pos)    </span></div>
<div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM4EN                 RCC_APB1ENR_TIM4EN_Msk              </span></div>
<div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM5EN_Pos             (3U)                                </span></div>
<div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50e3f7f788191131f045cd40594e5c15"> 4303</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM5EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_TIM5EN_Pos)    </span></div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM5EN                 RCC_APB1ENR_TIM5EN_Msk              </span></div>
<div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Pos             (11U)                               </span></div>
<div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798"> 4306</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_WWDGEN_Pos)    </span></div>
<div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN                 RCC_APB1ENR_WWDGEN_Msk              </span></div>
<div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Pos             (14U)                               </span></div>
<div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65"> 4309</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_SPI2EN_Pos)    </span></div>
<div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN                 RCC_APB1ENR_SPI2EN_Msk              </span></div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI3EN_Pos             (15U)                               </span></div>
<div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3852cf58a863e5b0133d5bc84bcede3f"> 4312</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI3EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_SPI3EN_Pos)    </span></div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI3EN                 RCC_APB1ENR_SPI3EN_Msk              </span></div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN_Pos           (17U)                               </span></div>
<div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf"> 4315</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR_USART2EN_Pos)  </span></div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN               RCC_APB1ENR_USART2EN_Msk            </span></div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Pos             (21U)                               </span></div>
<div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee"> 4318</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_I2C1EN_Pos)    </span></div>
<div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN                 RCC_APB1ENR_I2C1EN_Msk              </span></div>
<div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Pos             (22U)                               </span></div>
<div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce"> 4321</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_I2C2EN_Pos)    </span></div>
<div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN                 RCC_APB1ENR_I2C2EN_Msk              </span></div>
<div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C3EN_Pos             (23U)                               </span></div>
<div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3287ea960eceb4499698cfc8e4ffbf36"> 4324</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C3EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_I2C3EN_Pos)    </span></div>
<div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C3EN                 RCC_APB1ENR_I2C3EN_Msk              </span></div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Pos              (28U)                               </span></div>
<div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad"> 4327</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR_PWREN_Pos)     </span></div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN                  RCC_APB1ENR_PWREN_Msk               </span></div>
<div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160; </div>
<div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB2ENR register  ***************/</span></div>
<div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Pos             (0U)                                </span></div>
<div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa"> 4332</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_TIM1EN_Pos)    </span></div>
<div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN                 RCC_APB2ENR_TIM1EN_Msk              </span></div>
<div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Pos           (4U)                                </span></div>
<div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b"> 4335</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Msk           (0x1UL &lt;&lt; RCC_APB2ENR_USART1EN_Pos)  </span></div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN               RCC_APB2ENR_USART1EN_Msk            </span></div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART6EN_Pos           (5U)                                </span></div>
<div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d196a71620aa24b125657dfdc9c85bf"> 4338</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART6EN_Msk           (0x1UL &lt;&lt; RCC_APB2ENR_USART6EN_Pos)  </span></div>
<div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART6EN               RCC_APB2ENR_USART6EN_Msk            </span></div>
<div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC1EN_Pos             (8U)                                </span></div>
<div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c50e2378b7a8d15c9a2eb89f561efe"> 4341</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC1EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_ADC1EN_Pos)    </span></div>
<div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC1EN                 RCC_APB2ENR_ADC1EN_Msk              </span></div>
<div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SDIOEN_Pos             (11U)                               </span></div>
<div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f570456b6725105e600c0700cdc0bd"> 4344</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SDIOEN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_SDIOEN_Pos)    </span></div>
<div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SDIOEN                 RCC_APB2ENR_SDIOEN_Msk              </span></div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Pos             (12U)                               </span></div>
<div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b"> 4347</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_SPI1EN_Pos)    </span></div>
<div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN                 RCC_APB2ENR_SPI1EN_Msk              </span></div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI4EN_Pos             (13U)                               </span></div>
<div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga416e2104fa8eb2d2cb4500e529557a79"> 4350</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI4EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_SPI4EN_Pos)    </span></div>
<div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI4EN                 RCC_APB2ENR_SPI4EN_Msk              </span></div>
<div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Pos           (14U)                               </span></div>
<div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5"> 4353</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Msk           (0x1UL &lt;&lt; RCC_APB2ENR_SYSCFGEN_Pos)  </span></div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN               RCC_APB2ENR_SYSCFGEN_Msk            </span></div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM9EN_Pos             (16U)                               </span></div>
<div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7973b960b45268bd0160c1f5f21acf2"> 4356</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM9EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_TIM9EN_Pos)    </span></div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM9EN                 RCC_APB2ENR_TIM9EN_Msk              </span></div>
<div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM10EN_Pos            (17U)                               </span></div>
<div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga539dc20498c8b8abdf208bd2b98a46c6"> 4359</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM10EN_Msk            (0x1UL &lt;&lt; RCC_APB2ENR_TIM10EN_Pos)   </span></div>
<div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM10EN                RCC_APB2ENR_TIM10EN_Msk             </span></div>
<div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM11EN_Pos            (18U)                               </span></div>
<div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5273bcf1abc8db0bf1617c747bab5ec"> 4362</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM11EN_Msk            (0x1UL &lt;&lt; RCC_APB2ENR_TIM11EN_Pos)   </span></div>
<div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM11EN                RCC_APB2ENR_TIM11EN_Msk             </span></div>
<div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160; </div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB1LPENR register  *************/</span></div>
<div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOALPEN_Pos        (0U)                                </span></div>
<div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01076ddb6708e4c0ff9d6c4f22fa809"> 4367</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOALPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_GPIOALPEN_Pos) </span></div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOALPEN            RCC_AHB1LPENR_GPIOALPEN_Msk         </span></div>
<div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOBLPEN_Pos        (1U)                                </span></div>
<div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad765dcf02bb5f215ff3a77a63c16f746"> 4370</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOBLPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_GPIOBLPEN_Pos) </span></div>
<div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOBLPEN            RCC_AHB1LPENR_GPIOBLPEN_Msk         </span></div>
<div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOCLPEN_Pos        (2U)                                </span></div>
<div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26ff370d6adef4823a87bd98c5767a42"> 4373</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOCLPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_GPIOCLPEN_Pos) </span></div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOCLPEN            RCC_AHB1LPENR_GPIOCLPEN_Msk         </span></div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIODLPEN_Pos        (3U)                                </span></div>
<div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b81052c9334056e60b2b47e12d8ccef"> 4376</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIODLPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_GPIODLPEN_Pos) </span></div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIODLPEN            RCC_AHB1LPENR_GPIODLPEN_Msk         </span></div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOELPEN_Pos        (4U)                                </span></div>
<div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga379b06aa2db224e0e6e2812e33e5bc88"> 4379</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOELPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_GPIOELPEN_Pos) </span></div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOELPEN            RCC_AHB1LPENR_GPIOELPEN_Msk         </span></div>
<div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOHLPEN_Pos        (7U)                                </span></div>
<div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5420182a12449790d9316927e05bab4b"> 4382</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOHLPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_GPIOHLPEN_Pos) </span></div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOHLPEN            RCC_AHB1LPENR_GPIOHLPEN_Msk         </span></div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_CRCLPEN_Pos          (12U)                               </span></div>
<div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87b177e8246a207541fbce277d4f48ab"> 4385</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_CRCLPEN_Msk          (0x1UL &lt;&lt; RCC_AHB1LPENR_CRCLPEN_Pos) </span></div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_CRCLPEN              RCC_AHB1LPENR_CRCLPEN_Msk           </span></div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_FLITFLPEN_Pos        (15U)                               </span></div>
<div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb7485a44d40e2da16270de53aa8171"> 4388</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_FLITFLPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_FLITFLPEN_Pos) </span></div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_FLITFLPEN            RCC_AHB1LPENR_FLITFLPEN_Msk         </span></div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_SRAM1LPEN_Pos        (16U)                               </span></div>
<div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3165c825e9a88a606803cd08a85d9dd9"> 4391</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_SRAM1LPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_SRAM1LPEN_Pos) </span></div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_SRAM1LPEN            RCC_AHB1LPENR_SRAM1LPEN_Msk         </span></div>
<div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_DMA1LPEN_Pos         (21U)                               </span></div>
<div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c9b77b3b402f07fd5196bc6ced33032"> 4394</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_DMA1LPEN_Msk         (0x1UL &lt;&lt; RCC_AHB1LPENR_DMA1LPEN_Pos) </span></div>
<div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_DMA1LPEN             RCC_AHB1LPENR_DMA1LPEN_Msk          </span></div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_DMA2LPEN_Pos         (22U)                               </span></div>
<div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a4daa369b439dbff3744661225897bc"> 4397</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_DMA2LPEN_Msk         (0x1UL &lt;&lt; RCC_AHB1LPENR_DMA2LPEN_Pos) </span></div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_DMA2LPEN             RCC_AHB1LPENR_DMA2LPEN_Msk          </span></div>
<div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160; </div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160; </div>
<div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB2LPENR register  *************/</span></div>
<div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_OTGFSLPEN_Pos        (7U)                                </span></div>
<div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga235d86e1b22afa92651c1cb0c31660cd"> 4403</a></span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_OTGFSLPEN_Msk        (0x1UL &lt;&lt; RCC_AHB2LPENR_OTGFSLPEN_Pos) </span></div>
<div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_OTGFSLPEN            RCC_AHB2LPENR_OTGFSLPEN_Msk         </span></div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160; </div>
<div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB3LPENR register  *************/</span></div>
<div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160; </div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB1LPENR register  *************/</span></div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM2LPEN_Pos         (0U)                                </span></div>
<div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef88837af2b396c012ec1225a4d8a65"> 4410</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM2LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_TIM2LPEN_Pos) </span></div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM2LPEN             RCC_APB1LPENR_TIM2LPEN_Msk          </span></div>
<div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM3LPEN_Pos         (1U)                                </span></div>
<div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0231e0f1fbb26813e6a67b4e17d2578"> 4413</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM3LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_TIM3LPEN_Pos) </span></div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM3LPEN             RCC_APB1LPENR_TIM3LPEN_Msk          </span></div>
<div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM4LPEN_Pos         (2U)                                </span></div>
<div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a807ed1ed77d84c24ad990e689b1600"> 4416</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM4LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_TIM4LPEN_Pos) </span></div>
<div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM4LPEN             RCC_APB1LPENR_TIM4LPEN_Msk          </span></div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN_Pos         (3U)                                </span></div>
<div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73c7205ba8d0f5e12584ccf932efbc74"> 4419</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_TIM5LPEN_Pos) </span></div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN             RCC_APB1LPENR_TIM5LPEN_Msk          </span></div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN_Pos         (11U)                               </span></div>
<div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24b3760635c135839bffebcdce62aa90"> 4422</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_WWDGLPEN_Pos) </span></div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN             RCC_APB1LPENR_WWDGLPEN_Msk          </span></div>
<div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN_Pos         (14U)                               </span></div>
<div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada9dd21c62e16d73115a855bffc5a98a"> 4425</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_SPI2LPEN_Pos) </span></div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN             RCC_APB1LPENR_SPI2LPEN_Msk          </span></div>
<div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI3LPEN_Pos         (15U)                               </span></div>
<div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a00b05657ebd904eb04349ce6625799"> 4428</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI3LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_SPI3LPEN_Pos) </span></div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI3LPEN             RCC_APB1LPENR_SPI3LPEN_Msk          </span></div>
<div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN_Pos       (17U)                               </span></div>
<div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaffb3fa84a480055b7b9547cc09ed8cb"> 4431</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN_Msk       (0x1UL &lt;&lt; RCC_APB1LPENR_USART2LPEN_Pos) </span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN           RCC_APB1LPENR_USART2LPEN_Msk        </span></div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN_Pos         (21U)                               </span></div>
<div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afe0c2a2e36921403357bb10f168790"> 4434</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_I2C1LPEN_Pos) </span></div>
<div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN             RCC_APB1LPENR_I2C1LPEN_Msk          </span></div>
<div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN_Pos         (22U)                               </span></div>
<div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76e2c1200c865395531d57931327097d"> 4437</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_I2C2LPEN_Pos) </span></div>
<div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN             RCC_APB1LPENR_I2C2LPEN_Msk          </span></div>
<div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C3LPEN_Pos         (23U)                               </span></div>
<div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga336e724329c3f2adaba3ed13af63de09"> 4440</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C3LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_I2C3LPEN_Pos) </span></div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C3LPEN             RCC_APB1LPENR_I2C3LPEN_Msk          </span></div>
<div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN_Pos          (28U)                               </span></div>
<div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653ef9d97213f971b3ace653a8f7f4f0"> 4443</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN_Msk          (0x1UL &lt;&lt; RCC_APB1LPENR_PWRLPEN_Pos) </span></div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN              RCC_APB1LPENR_PWRLPEN_Msk           </span></div>
<div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160; </div>
<div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB2LPENR register  *************/</span></div>
<div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM1LPEN_Pos         (0U)                                </span></div>
<div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858c7e6effbead8e2953c8af89451f05"> 4448</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM1LPEN_Msk         (0x1UL &lt;&lt; RCC_APB2LPENR_TIM1LPEN_Pos) </span></div>
<div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM1LPEN             RCC_APB2LPENR_TIM1LPEN_Msk          </span></div>
<div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN_Pos       (4U)                                </span></div>
<div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294b9579075d948ff613d153a7a3c3ca"> 4451</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN_Msk       (0x1UL &lt;&lt; RCC_APB2LPENR_USART1LPEN_Pos) </span></div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN           RCC_APB2LPENR_USART1LPEN_Msk        </span></div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART6LPEN_Pos       (5U)                                </span></div>
<div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4262d6ef04c2c0ebe14c133021f0ae03"> 4454</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART6LPEN_Msk       (0x1UL &lt;&lt; RCC_APB2LPENR_USART6LPEN_Pos) </span></div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART6LPEN           RCC_APB2LPENR_USART6LPEN_Msk        </span></div>
<div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_ADC1LPEN_Pos         (8U)                                </span></div>
<div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga116ac44e1a83643de5be822458c9f42b"> 4457</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_ADC1LPEN_Msk         (0x1UL &lt;&lt; RCC_APB2LPENR_ADC1LPEN_Pos) </span></div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_ADC1LPEN             RCC_APB2LPENR_ADC1LPEN_Msk          </span></div>
<div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SDIOLPEN_Pos         (11U)                               </span></div>
<div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407fda261b548cac4ba4f70d13250a0e"> 4460</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SDIOLPEN_Msk         (0x1UL &lt;&lt; RCC_APB2LPENR_SDIOLPEN_Pos) </span></div>
<div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SDIOLPEN             RCC_APB2LPENR_SDIOLPEN_Msk          </span></div>
<div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN_Pos         (12U)                               </span></div>
<div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3b71e51ae5bffdaf53ceb522f147892"> 4463</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN_Msk         (0x1UL &lt;&lt; RCC_APB2LPENR_SPI1LPEN_Pos) </span></div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN             RCC_APB2LPENR_SPI1LPEN_Msk          </span></div>
<div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SPI4LPEN_Pos         (13U)                               </span></div>
<div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabead3d10b439f6dfcaaec5f78cafd833"> 4466</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SPI4LPEN_Msk         (0x1UL &lt;&lt; RCC_APB2LPENR_SPI4LPEN_Pos) </span></div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SPI4LPEN             RCC_APB2LPENR_SPI4LPEN_Msk          </span></div>
<div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN_Pos       (14U)                               </span></div>
<div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d070a25b830752decd55b74a452cda"> 4469</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN_Msk       (0x1UL &lt;&lt; RCC_APB2LPENR_SYSCFGLPEN_Pos) </span></div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN           RCC_APB2LPENR_SYSCFGLPEN_Msk        </span></div>
<div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN_Pos         (16U)                               </span></div>
<div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d30a083acde66ba393ef2e7e2d3424"> 4472</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN_Msk         (0x1UL &lt;&lt; RCC_APB2LPENR_TIM9LPEN_Pos) </span></div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN             RCC_APB2LPENR_TIM9LPEN_Msk          </span></div>
<div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM10LPEN_Pos        (17U)                               </span></div>
<div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8e04154247e0db474da2cc8eccac1f2"> 4475</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM10LPEN_Msk        (0x1UL &lt;&lt; RCC_APB2LPENR_TIM10LPEN_Pos) </span></div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM10LPEN            RCC_APB2LPENR_TIM10LPEN_Msk         </span></div>
<div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN_Pos        (18U)                               </span></div>
<div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cabf028115d0694b1bba23610d23da8"> 4478</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN_Msk        (0x1UL &lt;&lt; RCC_APB2LPENR_TIM11LPEN_Pos) </span></div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN            RCC_APB2LPENR_TIM11LPEN_Msk         </span></div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160; </div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="comment">/********************  Bit definition for RCC_BDCR register  ******************/</span></div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON_Pos                 (0U)                                </span></div>
<div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4"> 4483</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON_Msk                 (0x1UL &lt;&lt; RCC_BDCR_LSEON_Pos)        </span></div>
<div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON                     RCC_BDCR_LSEON_Msk                  </span></div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY_Pos                (1U)                                </span></div>
<div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c"> 4486</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY_Msk                (0x1UL &lt;&lt; RCC_BDCR_LSERDY_Pos)       </span></div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY                    RCC_BDCR_LSERDY_Msk                 </span></div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP_Pos                (2U)                                </span></div>
<div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2"> 4489</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP_Msk                (0x1UL &lt;&lt; RCC_BDCR_LSEBYP_Pos)       </span></div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP                    RCC_BDCR_LSEBYP_Msk                 </span></div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160; </div>
<div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_Pos                (8U)                                </span></div>
<div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e"> 4493</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_Msk                (0x3UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)       </span></div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL                    RCC_BDCR_RTCSEL_Msk                 </span></div>
<div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0"> 4495</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_0                  (0x1UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)       </span></div>
<div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4"> 4496</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_1                  (0x2UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)       </span></div>
<div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_Pos                 (15U)                               </span></div>
<div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2"> 4499</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_Msk                 (0x1UL &lt;&lt; RCC_BDCR_RTCEN_Pos)        </span></div>
<div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN                     RCC_BDCR_RTCEN_Msk                  </span></div>
<div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_Pos                 (16U)                               </span></div>
<div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17"> 4502</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_Msk                 (0x1UL &lt;&lt; RCC_BDCR_BDRST_Pos)        </span></div>
<div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST                     RCC_BDCR_BDRST_Msk                  </span></div>
<div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160; </div>
<div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="comment">/********************  Bit definition for RCC_CSR register  *******************/</span></div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Pos                  (0U)                                </span></div>
<div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248"> 4507</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Msk                  (0x1UL &lt;&lt; RCC_CSR_LSION_Pos)         </span></div>
<div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION                      RCC_CSR_LSION_Msk                   </span></div>
<div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Pos                 (1U)                                </span></div>
<div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373"> 4510</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Msk                 (0x1UL &lt;&lt; RCC_CSR_LSIRDY_Pos)        </span></div>
<div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY                     RCC_CSR_LSIRDY_Msk                  </span></div>
<div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Pos                   (24U)                               </span></div>
<div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c"> 4513</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Msk                   (0x1UL &lt;&lt; RCC_CSR_RMVF_Pos)          </span></div>
<div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF                       RCC_CSR_RMVF_Msk                    </span></div>
<div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="preprocessor">#define RCC_CSR_BORRSTF_Pos                (25U)                               </span></div>
<div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55345f6a3e5c36cad82d85c3c7c9114c"> 4516</a></span>&#160;<span class="preprocessor">#define RCC_CSR_BORRSTF_Msk                (0x1UL &lt;&lt; RCC_CSR_BORRSTF_Pos)       </span></div>
<div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor">#define RCC_CSR_BORRSTF                    RCC_CSR_BORRSTF_Msk                 </span></div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Pos                (26U)</span></div>
<div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6"> 4519</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Msk                (0x1UL &lt;&lt; RCC_CSR_PINRSTF_Pos)       </span></div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF                    RCC_CSR_PINRSTF_Msk</span></div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Pos                (27U)                               </span></div>
<div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd"> 4522</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Msk                (0x1UL &lt;&lt; RCC_CSR_PORRSTF_Pos)       </span></div>
<div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF                    RCC_CSR_PORRSTF_Msk                 </span></div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Pos                (28U)                               </span></div>
<div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225"> 4525</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Msk                (0x1UL &lt;&lt; RCC_CSR_SFTRSTF_Pos)       </span></div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF                    RCC_CSR_SFTRSTF_Msk                 </span></div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Pos               (29U)</span></div>
<div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97"> 4528</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Msk               (0x1UL &lt;&lt; RCC_CSR_IWDGRSTF_Pos)      </span></div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF                   RCC_CSR_IWDGRSTF_Msk</span></div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Pos               (30U)                               </span></div>
<div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d"> 4531</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Msk               (0x1UL &lt;&lt; RCC_CSR_WWDGRSTF_Pos)      </span></div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF                   RCC_CSR_WWDGRSTF_Msk                </span></div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Pos               (31U)                               </span></div>
<div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a"> 4534</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Msk               (0x1UL &lt;&lt; RCC_CSR_LPWRRSTF_Pos)      </span></div>
<div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF                   RCC_CSR_LPWRRSTF_Msk</span></div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define RCC_CSR_PADRSTF                    RCC_CSR_PINRSTF</span></div>
<div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor">#define RCC_CSR_WDGRSTF                    RCC_CSR_IWDGRSTF</span></div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160; </div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="comment">/********************  Bit definition for RCC_SSCGR register  *****************/</span></div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor">#define RCC_SSCGR_MODPER_Pos               (0U)                                </span></div>
<div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4446b54ba7ada897a42e3311b946182"> 4542</a></span>&#160;<span class="preprocessor">#define RCC_SSCGR_MODPER_Msk               (0x1FFFUL &lt;&lt; RCC_SSCGR_MODPER_Pos)   </span></div>
<div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor">#define RCC_SSCGR_MODPER                   RCC_SSCGR_MODPER_Msk                </span></div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="preprocessor">#define RCC_SSCGR_INCSTEP_Pos              (13U)                               </span></div>
<div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea77ceb4a2430c2d297ac24a7ad9303d"> 4545</a></span>&#160;<span class="preprocessor">#define RCC_SSCGR_INCSTEP_Msk              (0x7FFFUL &lt;&lt; RCC_SSCGR_INCSTEP_Pos)  </span></div>
<div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="preprocessor">#define RCC_SSCGR_INCSTEP                  RCC_SSCGR_INCSTEP_Msk               </span></div>
<div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="preprocessor">#define RCC_SSCGR_SPREADSEL_Pos            (30U)                               </span></div>
<div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a8dce731d21ecb6c8bcb873023b979b"> 4548</a></span>&#160;<span class="preprocessor">#define RCC_SSCGR_SPREADSEL_Msk            (0x1UL &lt;&lt; RCC_SSCGR_SPREADSEL_Pos)   </span></div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor">#define RCC_SSCGR_SPREADSEL                RCC_SSCGR_SPREADSEL_Msk             </span></div>
<div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="preprocessor">#define RCC_SSCGR_SSCGEN_Pos               (31U)                               </span></div>
<div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77656e179e5741014ea95703f65a4f99"> 4551</a></span>&#160;<span class="preprocessor">#define RCC_SSCGR_SSCGEN_Msk               (0x1UL &lt;&lt; RCC_SSCGR_SSCGEN_Pos)      </span></div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor">#define RCC_SSCGR_SSCGEN                   RCC_SSCGR_SSCGEN_Msk                </span></div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160; </div>
<div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="comment">/********************  Bit definition for RCC_PLLI2SCFGR register  ************/</span></div>
<div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_Pos         (6U)                                </span></div>
<div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb8781000aaf194d241cee23a637e95e"> 4556</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_Msk         (0x1FFUL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN             RCC_PLLI2SCFGR_PLLI2SN_Msk          </span></div>
<div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ea60de76e294b8ba23d229b2c8a1d"> 4558</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_0           (0x001UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60eec842a298febfaadd7b5f79898b00"> 4559</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_1           (0x002UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2be70f723d8e89b4566a9438a671f49"> 4560</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_2           (0x004UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63743438e947f632c0757a6daf2838af"> 4561</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_3           (0x008UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f94003cdc00380b298b54c485ca743"> 4562</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_4           (0x010UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03c368d0e6199b212e7c185663dd2aa8"> 4563</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_5           (0x020UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d9931c3638779af7042d901a01aabf"> 4564</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_6           (0x040UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc32ee35e426332598db98b5e0b230b"> 4565</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_7           (0x080UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec1c1bad2b7126f36b2ba26e657e84a"> 4566</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_8           (0x100UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR_Pos         (28U)                               </span></div>
<div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ab724070f564a647a4a1ef4e46183e"> 4569</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR_Msk         (0x7UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos) </span></div>
<div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR             RCC_PLLI2SCFGR_PLLI2SR_Msk          </span></div>
<div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2b9c8dc6b0e853ace99e16818d55d12"> 4571</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR_0           (0x1UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos) </span></div>
<div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb49236fe3c41edb56f8ffb8ab505d86"> 4572</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR_1           (0x2UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos) </span></div>
<div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03e58dd5ac710e271fc6ca9113b7e846"> 4573</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR_2           (0x4UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos) </span></div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="comment">/********************  Bit definition for RCC_DCKCFGR register  ***************/</span></div>
<div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160; </div>
<div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_TIMPRE_Pos             (24U)                               </span></div>
<div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5d925a89776aa0bee03e7ab374c6bc"> 4578</a></span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_TIMPRE_Msk             (0x1UL &lt;&lt; RCC_DCKCFGR_TIMPRE_Pos)    </span></div>
<div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_TIMPRE                 RCC_DCKCFGR_TIMPRE_Msk              </span></div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160; </div>
<div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160; </div>
<div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span></div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="preprocessor">#define RTC_TR_PM_Pos                 (22U)                                    </span></div>
<div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679"> 4589</a></span>&#160;<span class="preprocessor">#define RTC_TR_PM_Msk                 (0x1UL &lt;&lt; RTC_TR_PM_Pos)                  </span></div>
<div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor">#define RTC_TR_PM                     RTC_TR_PM_Msk                            </span></div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="preprocessor">#define RTC_TR_HT_Pos                 (20U)                                    </span></div>
<div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94"> 4592</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_Msk                 (0x3UL &lt;&lt; RTC_TR_HT_Pos)                  </span></div>
<div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="preprocessor">#define RTC_TR_HT                     RTC_TR_HT_Msk                            </span></div>
<div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 4594</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_0                   (0x1UL &lt;&lt; RTC_TR_HT_Pos)                  </span></div>
<div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 4595</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_1                   (0x2UL &lt;&lt; RTC_TR_HT_Pos)                  </span></div>
<div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="preprocessor">#define RTC_TR_HU_Pos                 (16U)                                    </span></div>
<div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63"> 4597</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_Msk                 (0xFUL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="preprocessor">#define RTC_TR_HU                     RTC_TR_HU_Msk                            </span></div>
<div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be"> 4599</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_0                   (0x1UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 4600</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_1                   (0x2UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 4601</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_2                   (0x4UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 4602</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_3                   (0x8UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="preprocessor">#define RTC_TR_MNT_Pos                (12U)                                    </span></div>
<div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f"> 4604</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_Msk                (0x7UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="preprocessor">#define RTC_TR_MNT                    RTC_TR_MNT_Msk                           </span></div>
<div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 4606</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_0                  (0x1UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 4607</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_1                  (0x2UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 4608</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_2                  (0x4UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="preprocessor">#define RTC_TR_MNU_Pos                (8U)                                     </span></div>
<div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd"> 4610</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_Msk                (0xFUL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="preprocessor">#define RTC_TR_MNU                    RTC_TR_MNU_Msk                           </span></div>
<div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b"> 4612</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_0                  (0x1UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 4613</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_1                  (0x2UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 4614</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_2                  (0x4UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 4615</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_3                  (0x8UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor">#define RTC_TR_ST_Pos                 (4U)                                     </span></div>
<div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419"> 4617</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_Msk                 (0x7UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="preprocessor">#define RTC_TR_ST                     RTC_TR_ST_Msk                            </span></div>
<div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 4619</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_0                   (0x1UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 4620</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_1                   (0x2UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 4621</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_2                   (0x4UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor">#define RTC_TR_SU_Pos                 (0U)                                     </span></div>
<div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5"> 4623</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_Msk                 (0xFUL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="preprocessor">#define RTC_TR_SU                     RTC_TR_SU_Msk                            </span></div>
<div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 4625</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_0                   (0x1UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500"> 4626</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_1                   (0x2UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2"> 4627</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_2                   (0x4UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 4628</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_3                   (0x8UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span></div>
<div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="preprocessor">#define RTC_DR_YT_Pos                 (20U)                                    </span></div>
<div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759"> 4632</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_Msk                 (0xFUL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="preprocessor">#define RTC_DR_YT                     RTC_DR_YT_Msk                            </span></div>
<div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 4634</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_0                   (0x1UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 4635</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_1                   (0x2UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 4636</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_2                   (0x4UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555"> 4637</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_3                   (0x8UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="preprocessor">#define RTC_DR_YU_Pos                 (16U)                                    </span></div>
<div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb"> 4639</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_Msk                 (0xFUL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor">#define RTC_DR_YU                     RTC_DR_YU_Msk                            </span></div>
<div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 4641</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_0                   (0x1UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249"> 4642</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_1                   (0x2UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601"> 4643</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_2                   (0x4UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 4644</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_3                   (0x8UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor">#define RTC_DR_WDU_Pos                (13U)                                    </span></div>
<div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7"> 4646</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_Msk                (0x7UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="preprocessor">#define RTC_DR_WDU                    RTC_DR_WDU_Msk                           </span></div>
<div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61"> 4648</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_0                  (0x1UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 4649</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_1                  (0x2UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 4650</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_2                  (0x4UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="preprocessor">#define RTC_DR_MT_Pos                 (12U)                                    </span></div>
<div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483"> 4652</a></span>&#160;<span class="preprocessor">#define RTC_DR_MT_Msk                 (0x1UL &lt;&lt; RTC_DR_MT_Pos)                  </span></div>
<div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="preprocessor">#define RTC_DR_MT                     RTC_DR_MT_Msk                            </span></div>
<div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="preprocessor">#define RTC_DR_MU_Pos                 (8U)                                     </span></div>
<div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb"> 4655</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_Msk                 (0xFUL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="preprocessor">#define RTC_DR_MU                     RTC_DR_MU_Msk                            </span></div>
<div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 4657</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_0                   (0x1UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 4658</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_1                   (0x2UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe"> 4659</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_2                   (0x4UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1"> 4660</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_3                   (0x8UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="preprocessor">#define RTC_DR_DT_Pos                 (4U)                                     </span></div>
<div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09"> 4662</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_Msk                 (0x3UL &lt;&lt; RTC_DR_DT_Pos)                  </span></div>
<div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="preprocessor">#define RTC_DR_DT                     RTC_DR_DT_Msk                            </span></div>
<div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 4664</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_0                   (0x1UL &lt;&lt; RTC_DR_DT_Pos)                  </span></div>
<div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d"> 4665</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_1                   (0x2UL &lt;&lt; RTC_DR_DT_Pos)                  </span></div>
<div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define RTC_DR_DU_Pos                 (0U)                                     </span></div>
<div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158"> 4667</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_Msk                 (0xFUL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor">#define RTC_DR_DU                     RTC_DR_DU_Msk                            </span></div>
<div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 4669</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_0                   (0x1UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4"> 4670</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_1                   (0x2UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b"> 4671</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_2                   (0x4UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66"> 4672</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_3                   (0x8UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span></div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="preprocessor">#define RTC_CR_COE_Pos                (23U)                                    </span></div>
<div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b"> 4676</a></span>&#160;<span class="preprocessor">#define RTC_CR_COE_Msk                (0x1UL &lt;&lt; RTC_CR_COE_Pos)                 </span></div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="preprocessor">#define RTC_CR_COE                    RTC_CR_COE_Msk                           </span></div>
<div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_Pos               (21U)                                    </span></div>
<div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f"> 4679</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_Msk               (0x3UL &lt;&lt; RTC_CR_OSEL_Pos)                </span></div>
<div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL                   RTC_CR_OSEL_Msk                          </span></div>
<div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 4681</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_0                 (0x1UL &lt;&lt; RTC_CR_OSEL_Pos)                </span></div>
<div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 4682</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_1                 (0x2UL &lt;&lt; RTC_CR_OSEL_Pos)                </span></div>
<div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="preprocessor">#define RTC_CR_POL_Pos                (20U)                                    </span></div>
<div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4"> 4684</a></span>&#160;<span class="preprocessor">#define RTC_CR_POL_Msk                (0x1UL &lt;&lt; RTC_CR_POL_Pos)                 </span></div>
<div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="preprocessor">#define RTC_CR_POL                    RTC_CR_POL_Msk                           </span></div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="preprocessor">#define RTC_CR_COSEL_Pos              (19U)                                    </span></div>
<div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc"> 4687</a></span>&#160;<span class="preprocessor">#define RTC_CR_COSEL_Msk              (0x1UL &lt;&lt; RTC_CR_COSEL_Pos)               </span></div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="preprocessor">#define RTC_CR_COSEL                  RTC_CR_COSEL_Msk                         </span></div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor">#define RTC_CR_BKP_Pos                 (18U)                                   </span></div>
<div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2"> 4690</a></span>&#160;<span class="preprocessor">#define RTC_CR_BKP_Msk                 (0x1UL &lt;&lt; RTC_CR_BKP_Pos)                </span></div>
<div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="preprocessor">#define RTC_CR_BKP                     RTC_CR_BKP_Msk                          </span></div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H_Pos              (17U)                                    </span></div>
<div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880"> 4693</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H_Msk              (0x1UL &lt;&lt; RTC_CR_SUB1H_Pos)               </span></div>
<div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H                  RTC_CR_SUB1H_Msk                         </span></div>
<div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H_Pos              (16U)                                    </span></div>
<div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417"> 4696</a></span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H_Msk              (0x1UL &lt;&lt; RTC_CR_ADD1H_Pos)               </span></div>
<div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H                  RTC_CR_ADD1H_Msk                         </span></div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor">#define RTC_CR_TSIE_Pos               (15U)                                    </span></div>
<div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31"> 4699</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSIE_Msk               (0x1UL &lt;&lt; RTC_CR_TSIE_Pos)                </span></div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor">#define RTC_CR_TSIE                   RTC_CR_TSIE_Msk                          </span></div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE_Pos              (14U)                                    </span></div>
<div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b"> 4702</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE_Msk              (0x1UL &lt;&lt; RTC_CR_WUTIE_Pos)               </span></div>
<div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE                  RTC_CR_WUTIE_Msk                         </span></div>
<div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE_Pos             (13U)                                    </span></div>
<div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260"> 4705</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE_Msk             (0x1UL &lt;&lt; RTC_CR_ALRBIE_Pos)              </span></div>
<div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE                 RTC_CR_ALRBIE_Msk                        </span></div>
<div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE_Pos             (12U)                                    </span></div>
<div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e"> 4708</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE_Msk             (0x1UL &lt;&lt; RTC_CR_ALRAIE_Pos)              </span></div>
<div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE                 RTC_CR_ALRAIE_Msk                        </span></div>
<div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="preprocessor">#define RTC_CR_TSE_Pos                (11U)                                    </span></div>
<div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc"> 4711</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSE_Msk                (0x1UL &lt;&lt; RTC_CR_TSE_Pos)                 </span></div>
<div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor">#define RTC_CR_TSE                    RTC_CR_TSE_Msk                           </span></div>
<div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="preprocessor">#define RTC_CR_WUTE_Pos               (10U)                                    </span></div>
<div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a"> 4714</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTE_Msk               (0x1UL &lt;&lt; RTC_CR_WUTE_Pos)                </span></div>
<div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="preprocessor">#define RTC_CR_WUTE                   RTC_CR_WUTE_Msk                          </span></div>
<div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE_Pos              (9U)                                     </span></div>
<div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a"> 4717</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE_Msk              (0x1UL &lt;&lt; RTC_CR_ALRBE_Pos)               </span></div>
<div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE                  RTC_CR_ALRBE_Msk                         </span></div>
<div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE_Pos              (8U)                                     </span></div>
<div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40"> 4720</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE_Msk              (0x1UL &lt;&lt; RTC_CR_ALRAE_Pos)               </span></div>
<div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE                  RTC_CR_ALRAE_Msk                         </span></div>
<div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="preprocessor">#define RTC_CR_DCE_Pos                (7U)                                     </span></div>
<div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga005e60bfb5de91f5d9635d1e8e63f6d3"> 4723</a></span>&#160;<span class="preprocessor">#define RTC_CR_DCE_Msk                (0x1UL &lt;&lt; RTC_CR_DCE_Pos)                 </span></div>
<div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="preprocessor">#define RTC_CR_DCE                    RTC_CR_DCE_Msk                           </span></div>
<div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="preprocessor">#define RTC_CR_FMT_Pos                (6U)                                     </span></div>
<div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347"> 4726</a></span>&#160;<span class="preprocessor">#define RTC_CR_FMT_Msk                (0x1UL &lt;&lt; RTC_CR_FMT_Pos)                 </span></div>
<div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="preprocessor">#define RTC_CR_FMT                    RTC_CR_FMT_Msk                           </span></div>
<div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD_Pos            (5U)                                     </span></div>
<div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c"> 4729</a></span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD_Msk            (0x1UL &lt;&lt; RTC_CR_BYPSHAD_Pos)             </span></div>
<div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD                RTC_CR_BYPSHAD_Msk                       </span></div>
<div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON_Pos            (4U)                                     </span></div>
<div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54"> 4732</a></span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON_Msk            (0x1UL &lt;&lt; RTC_CR_REFCKON_Pos)             </span></div>
<div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON                RTC_CR_REFCKON_Msk                       </span></div>
<div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE_Pos             (3U)                                     </span></div>
<div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e"> 4735</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE_Msk             (0x1UL &lt;&lt; RTC_CR_TSEDGE_Pos)              </span></div>
<div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE                 RTC_CR_TSEDGE_Msk                        </span></div>
<div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_Pos            (0U)                                     </span></div>
<div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a"> 4738</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_Msk            (0x7UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL                RTC_CR_WUCKSEL_Msk                       </span></div>
<div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79"> 4740</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_0              (0x1UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215"> 4741</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_1              (0x2UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923"> 4742</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_2              (0x4UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="preprocessor">#define RTC_CR_BCK                     RTC_CR_BKP</span></div>
<div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160; </div>
<div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="comment">/********************  Bits definition for RTC_ISR register  ******************/</span></div>
<div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF_Pos           (16U)                                    </span></div>
<div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea"> 4749</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF_Msk           (0x1UL &lt;&lt; RTC_ISR_RECALPF_Pos)            </span></div>
<div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF               RTC_ISR_RECALPF_Msk                      </span></div>
<div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F_Pos            (13U)                                    </span></div>
<div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d"> 4752</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F_Msk            (0x1UL &lt;&lt; RTC_ISR_TAMP1F_Pos)             </span></div>
<div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F                RTC_ISR_TAMP1F_Msk                       </span></div>
<div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F_Pos            (14U)                                    </span></div>
<div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914"> 4755</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F_Msk            (0x1UL &lt;&lt; RTC_ISR_TAMP2F_Pos)             </span></div>
<div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F                RTC_ISR_TAMP2F_Msk                       </span></div>
<div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF_Pos             (12U)                                    </span></div>
<div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e"> 4758</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF_Msk             (0x1UL &lt;&lt; RTC_ISR_TSOVF_Pos)              </span></div>
<div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF                 RTC_ISR_TSOVF_Msk                        </span></div>
<div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="preprocessor">#define RTC_ISR_TSF_Pos               (11U)                                    </span></div>
<div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f"> 4761</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSF_Msk               (0x1UL &lt;&lt; RTC_ISR_TSF_Pos)                </span></div>
<div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="preprocessor">#define RTC_ISR_TSF                   RTC_ISR_TSF_Msk                          </span></div>
<div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF_Pos              (10U)                                    </span></div>
<div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372"> 4764</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF_Msk              (0x1UL &lt;&lt; RTC_ISR_WUTF_Pos)               </span></div>
<div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF                  RTC_ISR_WUTF_Msk                         </span></div>
<div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF_Pos             (9U)                                     </span></div>
<div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87"> 4767</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF_Msk             (0x1UL &lt;&lt; RTC_ISR_ALRBF_Pos)              </span></div>
<div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF                 RTC_ISR_ALRBF_Msk                        </span></div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF_Pos             (8U)                                     </span></div>
<div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e"> 4770</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF_Msk             (0x1UL &lt;&lt; RTC_ISR_ALRAF_Pos)              </span></div>
<div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF                 RTC_ISR_ALRAF_Msk                        </span></div>
<div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;<span class="preprocessor">#define RTC_ISR_INIT_Pos              (7U)                                     </span></div>
<div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74"> 4773</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INIT_Msk              (0x1UL &lt;&lt; RTC_ISR_INIT_Pos)               </span></div>
<div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="preprocessor">#define RTC_ISR_INIT                  RTC_ISR_INIT_Msk                         </span></div>
<div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="preprocessor">#define RTC_ISR_INITF_Pos             (6U)                                     </span></div>
<div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1"> 4776</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITF_Msk             (0x1UL &lt;&lt; RTC_ISR_INITF_Pos)              </span></div>
<div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="preprocessor">#define RTC_ISR_INITF                 RTC_ISR_INITF_Msk                        </span></div>
<div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="preprocessor">#define RTC_ISR_RSF_Pos               (5U)                                     </span></div>
<div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32"> 4779</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RSF_Msk               (0x1UL &lt;&lt; RTC_ISR_RSF_Pos)                </span></div>
<div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="preprocessor">#define RTC_ISR_RSF                   RTC_ISR_RSF_Msk                          </span></div>
<div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="preprocessor">#define RTC_ISR_INITS_Pos             (4U)                                     </span></div>
<div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4"> 4782</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITS_Msk             (0x1UL &lt;&lt; RTC_ISR_INITS_Pos)              </span></div>
<div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="preprocessor">#define RTC_ISR_INITS                 RTC_ISR_INITS_Msk                        </span></div>
<div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF_Pos              (3U)                                     </span></div>
<div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d"> 4785</a></span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF_Msk              (0x1UL &lt;&lt; RTC_ISR_SHPF_Pos)               </span></div>
<div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF                  RTC_ISR_SHPF_Msk                         </span></div>
<div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF_Pos             (2U)                                     </span></div>
<div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2"> 4788</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF_Msk             (0x1UL &lt;&lt; RTC_ISR_WUTWF_Pos)              </span></div>
<div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF                 RTC_ISR_WUTWF_Msk                        </span></div>
<div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF_Pos            (1U)                                     </span></div>
<div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b"> 4791</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF_Msk            (0x1UL &lt;&lt; RTC_ISR_ALRBWF_Pos)             </span></div>
<div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF                RTC_ISR_ALRBWF_Msk                       </span></div>
<div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF_Pos            (0U)                                     </span></div>
<div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d"> 4794</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF_Msk            (0x1UL &lt;&lt; RTC_ISR_ALRAWF_Pos)             </span></div>
<div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF                RTC_ISR_ALRAWF_Msk                       </span></div>
<div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160; </div>
<div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div>
<div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A_Pos         (16U)                                    </span></div>
<div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15"> 4799</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A_Msk         (0x7FUL &lt;&lt; RTC_PRER_PREDIV_A_Pos)         </span></div>
<div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A             RTC_PRER_PREDIV_A_Msk                    </span></div>
<div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S_Pos         (0U)                                     </span></div>
<div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab"> 4802</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S_Msk         (0x7FFFUL &lt;&lt; RTC_PRER_PREDIV_S_Pos)       </span></div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S             RTC_PRER_PREDIV_S_Msk                    </span></div>
<div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160; </div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span></div>
<div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT_Pos              (0U)                                     </span></div>
<div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0"> 4807</a></span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT_Msk              (0xFFFFUL &lt;&lt; RTC_WUTR_WUT_Pos)            </span></div>
<div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT                  RTC_WUTR_WUT_Msk                         </span></div>
<div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160; </div>
<div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="comment">/********************  Bits definition for RTC_CALIBR register  ***************/</span></div>
<div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="preprocessor">#define RTC_CALIBR_DCS_Pos            (7U)                                     </span></div>
<div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac975f6abc1ae98deb38d1c523a564431"> 4812</a></span>&#160;<span class="preprocessor">#define RTC_CALIBR_DCS_Msk            (0x1UL &lt;&lt; RTC_CALIBR_DCS_Pos)             </span></div>
<div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="preprocessor">#define RTC_CALIBR_DCS                RTC_CALIBR_DCS_Msk                       </span></div>
<div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="preprocessor">#define RTC_CALIBR_DC_Pos             (0U)                                     </span></div>
<div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0820dbde8c1188a5c045e6e264c1f8"> 4815</a></span>&#160;<span class="preprocessor">#define RTC_CALIBR_DC_Msk             (0x1FUL &lt;&lt; RTC_CALIBR_DC_Pos)             </span></div>
<div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="preprocessor">#define RTC_CALIBR_DC                 RTC_CALIBR_DC_Msk                        </span></div>
<div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160; </div>
<div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div>
<div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4_Pos           (31U)                                    </span></div>
<div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500"> 4820</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4_Msk           (0x1UL &lt;&lt; RTC_ALRMAR_MSK4_Pos)            </span></div>
<div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4               RTC_ALRMAR_MSK4_Msk                      </span></div>
<div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL_Pos          (30U)                                    </span></div>
<div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b"> 4823</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_WDSEL_Pos)           </span></div>
<div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL              RTC_ALRMAR_WDSEL_Msk                     </span></div>
<div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_Pos             (28U)                                    </span></div>
<div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f"> 4826</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_Msk             (0x3UL &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div>
<div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT                 RTC_ALRMAR_DT_Msk                        </span></div>
<div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc"> 4828</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_0               (0x1UL &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div>
<div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58"> 4829</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_1               (0x2UL &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div>
<div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_Pos             (24U)                                    </span></div>
<div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1"> 4831</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_Msk             (0xFUL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU                 RTC_ALRMAR_DU_Msk                        </span></div>
<div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9"> 4833</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_0               (0x1UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd"> 4834</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_1               (0x2UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a"> 4835</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_2               (0x4UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297"> 4836</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_3               (0x8UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3_Pos           (23U)                                    </span></div>
<div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e"> 4838</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3_Msk           (0x1UL &lt;&lt; RTC_ALRMAR_MSK3_Pos)            </span></div>
<div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3               RTC_ALRMAR_MSK3_Msk                      </span></div>
<div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM_Pos             (22U)                                    </span></div>
<div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a"> 4841</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM_Msk             (0x1UL &lt;&lt; RTC_ALRMAR_PM_Pos)              </span></div>
<div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM                 RTC_ALRMAR_PM_Msk                        </span></div>
<div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_Pos             (20U)                                    </span></div>
<div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37"> 4844</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_Msk             (0x3UL &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div>
<div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT                 RTC_ALRMAR_HT_Msk                        </span></div>
<div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453"> 4846</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_0               (0x1UL &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div>
<div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77"> 4847</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_1               (0x2UL &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div>
<div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_Pos             (16U)                                    </span></div>
<div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201"> 4849</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_Msk             (0xFUL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU                 RTC_ALRMAR_HU_Msk                        </span></div>
<div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c"> 4851</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_0               (0x1UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef"> 4852</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_1               (0x2UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35"> 4853</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_2               (0x4UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a"> 4854</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_3               (0x8UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2_Pos           (15U)                                    </span></div>
<div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409"> 4856</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2_Msk           (0x1UL &lt;&lt; RTC_ALRMAR_MSK2_Pos)            </span></div>
<div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2               RTC_ALRMAR_MSK2_Msk                      </span></div>
<div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_Pos            (12U)                                    </span></div>
<div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e"> 4859</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_Msk            (0x7UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT                RTC_ALRMAR_MNT_Msk                       </span></div>
<div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6"> 4861</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_0              (0x1UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968"> 4862</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_1              (0x2UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d"> 4863</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_2              (0x4UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_Pos            (8U)                                     </span></div>
<div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2"> 4865</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_Msk            (0xFUL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU                RTC_ALRMAR_MNU_Msk                       </span></div>
<div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f"> 4867</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_0              (0x1UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66"> 4868</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_1              (0x2UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374"> 4869</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_2              (0x4UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772"> 4870</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_3              (0x8UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1_Pos           (7U)                                     </span></div>
<div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb"> 4872</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1_Msk           (0x1UL &lt;&lt; RTC_ALRMAR_MSK1_Pos)            </span></div>
<div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1               RTC_ALRMAR_MSK1_Msk                      </span></div>
<div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_Pos             (4U)                                     </span></div>
<div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0"> 4875</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_Msk             (0x7UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST                 RTC_ALRMAR_ST_Msk                        </span></div>
<div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca"> 4877</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_0               (0x1UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a"> 4878</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_1               (0x2UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97"> 4879</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_2               (0x4UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_Pos             (0U)                                     </span></div>
<div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866"> 4881</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_Msk             (0xFUL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU                 RTC_ALRMAR_SU_Msk                        </span></div>
<div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe"> 4883</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_0               (0x1UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c"> 4884</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_1               (0x2UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f"> 4885</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_2               (0x4UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2"> 4886</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_3               (0x8UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span></div>
<div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4_Pos           (31U)                                    </span></div>
<div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320"> 4890</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4_Msk           (0x1UL &lt;&lt; RTC_ALRMBR_MSK4_Pos)            </span></div>
<div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4               RTC_ALRMBR_MSK4_Msk                      </span></div>
<div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL_Pos          (30U)                                    </span></div>
<div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0"> 4893</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_WDSEL_Pos)           </span></div>
<div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL              RTC_ALRMBR_WDSEL_Msk                     </span></div>
<div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_Pos             (28U)                                    </span></div>
<div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e"> 4896</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_Msk             (0x3UL &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div>
<div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT                 RTC_ALRMBR_DT_Msk                        </span></div>
<div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8"> 4898</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_0               (0x1UL &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div>
<div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d"> 4899</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_1               (0x2UL &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div>
<div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_Pos             (24U)                                    </span></div>
<div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83"> 4901</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_Msk             (0xFUL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU                 RTC_ALRMBR_DU_Msk                        </span></div>
<div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5"> 4903</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_0               (0x1UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85"> 4904</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_1               (0x2UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192"> 4905</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_2               (0x4UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a"> 4906</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_3               (0x8UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3_Pos           (23U)                                    </span></div>
<div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30"> 4908</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3_Msk           (0x1UL &lt;&lt; RTC_ALRMBR_MSK3_Pos)            </span></div>
<div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3               RTC_ALRMBR_MSK3_Msk                      </span></div>
<div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM_Pos             (22U)                                    </span></div>
<div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1"> 4911</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM_Msk             (0x1UL &lt;&lt; RTC_ALRMBR_PM_Pos)              </span></div>
<div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM                 RTC_ALRMBR_PM_Msk                        </span></div>
<div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_Pos             (20U)                                    </span></div>
<div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad"> 4914</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_Msk             (0x3UL &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div>
<div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT                 RTC_ALRMBR_HT_Msk                        </span></div>
<div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362"> 4916</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_0               (0x1UL &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div>
<div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb"> 4917</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_1               (0x2UL &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div>
<div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_Pos             (16U)                                    </span></div>
<div class="line"><a name="l04919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a"> 4919</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_Msk             (0xFUL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU                 RTC_ALRMBR_HU_Msk                        </span></div>
<div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e"> 4921</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_0               (0x1UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443"> 4922</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_1               (0x2UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479"> 4923</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_2               (0x4UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5"> 4924</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_3               (0x8UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2_Pos           (15U)                                    </span></div>
<div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10"> 4926</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2_Msk           (0x1UL &lt;&lt; RTC_ALRMBR_MSK2_Pos)            </span></div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2               RTC_ALRMBR_MSK2_Msk                      </span></div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_Pos            (12U)                                    </span></div>
<div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250"> 4929</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_Msk            (0x7UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT                RTC_ALRMBR_MNT_Msk                       </span></div>
<div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3"> 4931</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_0              (0x1UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40"> 4932</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_1              (0x2UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220"> 4933</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_2              (0x4UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_Pos            (8U)                                     </span></div>
<div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b"> 4935</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_Msk            (0xFUL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU                RTC_ALRMBR_MNU_Msk                       </span></div>
<div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda"> 4937</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_0              (0x1UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef"> 4938</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_1              (0x2UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0"> 4939</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_2              (0x4UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243"> 4940</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_3              (0x8UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1_Pos           (7U)                                     </span></div>
<div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d"> 4942</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1_Msk           (0x1UL &lt;&lt; RTC_ALRMBR_MSK1_Pos)            </span></div>
<div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1               RTC_ALRMBR_MSK1_Msk                      </span></div>
<div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_Pos             (4U)                                     </span></div>
<div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7"> 4945</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_Msk             (0x7UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST                 RTC_ALRMBR_ST_Msk                        </span></div>
<div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859"> 4947</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_0               (0x1UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27"> 4948</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_1               (0x2UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c"> 4949</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_2               (0x4UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_Pos             (0U)                                     </span></div>
<div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2"> 4951</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_Msk             (0xFUL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU                 RTC_ALRMBR_SU_Msk                        </span></div>
<div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652"> 4953</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_0               (0x1UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5"> 4954</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_1               (0x2UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91"> 4955</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_2               (0x4UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b"> 4956</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_3               (0x8UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span></div>
<div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY_Pos               (0U)                                     </span></div>
<div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1"> 4960</a></span>&#160;<span class="preprocessor">#define RTC_WPR_KEY_Msk               (0xFFUL &lt;&lt; RTC_WPR_KEY_Pos)               </span></div>
<div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY                   RTC_WPR_KEY_Msk                          </span></div>
<div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160; </div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="preprocessor">#define RTC_SSR_SS_Pos                (0U)                                     </span></div>
<div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304"> 4965</a></span>&#160;<span class="preprocessor">#define RTC_SSR_SS_Msk                (0xFFFFUL &lt;&lt; RTC_SSR_SS_Pos)              </span></div>
<div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="preprocessor">#define RTC_SSR_SS                    RTC_SSR_SS_Msk                           </span></div>
<div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160; </div>
<div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div>
<div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS_Pos          (0U)                                     </span></div>
<div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86"> 4970</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS_Msk          (0x7FFFUL &lt;&lt; RTC_SHIFTR_SUBFS_Pos)        </span></div>
<div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS              RTC_SHIFTR_SUBFS_Msk                     </span></div>
<div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S_Pos          (31U)                                    </span></div>
<div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63"> 4973</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S_Msk          (0x1UL &lt;&lt; RTC_SHIFTR_ADD1S_Pos)           </span></div>
<div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S              RTC_SHIFTR_ADD1S_Msk                     </span></div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160; </div>
<div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div>
<div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM_Pos               (22U)                                    </span></div>
<div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a"> 4978</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_PM_Msk               (0x1UL &lt;&lt; RTC_TSTR_PM_Pos)                </span></div>
<div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM                   RTC_TSTR_PM_Msk                          </span></div>
<div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_Pos               (20U)                                    </span></div>
<div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba"> 4981</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_Msk               (0x3UL &lt;&lt; RTC_TSTR_HT_Pos)                </span></div>
<div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT                   RTC_TSTR_HT_Msk                          </span></div>
<div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325"> 4983</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_0                 (0x1UL &lt;&lt; RTC_TSTR_HT_Pos)                </span></div>
<div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf"> 4984</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_1                 (0x2UL &lt;&lt; RTC_TSTR_HT_Pos)                </span></div>
<div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_Pos               (16U)                                    </span></div>
<div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375"> 4986</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_Msk               (0xFUL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU                   RTC_TSTR_HU_Msk                          </span></div>
<div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d"> 4988</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_0                 (0x1UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7"> 4989</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_1                 (0x2UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3"> 4990</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_2                 (0x4UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7"> 4991</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_3                 (0x8UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_Pos              (12U)                                    </span></div>
<div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597"> 4993</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_Msk              (0x7UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT                  RTC_TSTR_MNT_Msk                         </span></div>
<div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce"> 4995</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_0                (0x1UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83"> 4996</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_1                (0x2UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5"> 4997</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_2                (0x4UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_Pos              (8U)                                     </span></div>
<div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57"> 4999</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_Msk              (0xFUL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU                  RTC_TSTR_MNU_Msk                         </span></div>
<div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44"> 5001</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_0                (0x1UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c"> 5002</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_1                (0x2UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e"> 5003</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_2                (0x4UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0"> 5004</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_3                (0x8UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_Pos               (4U)                                     </span></div>
<div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9"> 5006</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_Msk               (0x7UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST                   RTC_TSTR_ST_Msk                          </span></div>
<div class="line"><a name="l05008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32"> 5008</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_0                 (0x1UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a"> 5009</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_1                 (0x2UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13"> 5010</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_2                 (0x4UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_Pos               (0U)                                     </span></div>
<div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4"> 5012</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_Msk               (0xFUL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU                   RTC_TSTR_SU_Msk                          </span></div>
<div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e"> 5014</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_0                 (0x1UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4"> 5015</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_1                 (0x2UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587"> 5016</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_2                 (0x4UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb"> 5017</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_3                 (0x8UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span></div>
<div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_Pos              (13U)                                    </span></div>
<div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf"> 5021</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_Msk              (0x7UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU                  RTC_TSDR_WDU_Msk                         </span></div>
<div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1"> 5023</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_0                (0x1UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91"> 5024</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_1                (0x2UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852"> 5025</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_2                (0x4UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor">#define RTC_TSDR_MT_Pos               (12U)                                    </span></div>
<div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da"> 5027</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MT_Msk               (0x1UL &lt;&lt; RTC_TSDR_MT_Pos)                </span></div>
<div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="preprocessor">#define RTC_TSDR_MT                   RTC_TSDR_MT_Msk                          </span></div>
<div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_Pos               (8U)                                     </span></div>
<div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e"> 5030</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_Msk               (0xFUL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU                   RTC_TSDR_MU_Msk                          </span></div>
<div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35"> 5032</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_0                 (0x1UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692"> 5033</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_1                 (0x2UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5"> 5034</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_2                 (0x4UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827"> 5035</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_3                 (0x8UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_Pos               (4U)                                     </span></div>
<div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811"> 5037</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_Msk               (0x3UL &lt;&lt; RTC_TSDR_DT_Pos)                </span></div>
<div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT                   RTC_TSDR_DT_Msk                          </span></div>
<div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533"> 5039</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_0                 (0x1UL &lt;&lt; RTC_TSDR_DT_Pos)                </span></div>
<div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f"> 5040</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_1                 (0x2UL &lt;&lt; RTC_TSDR_DT_Pos)                </span></div>
<div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_Pos               (0U)                                     </span></div>
<div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde"> 5042</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_Msk               (0xFUL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU                   RTC_TSDR_DU_Msk                          </span></div>
<div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad"> 5044</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_0                 (0x1UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce"> 5045</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_1                 (0x2UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059"> 5046</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_2                 (0x4UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8"> 5047</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_3                 (0x8UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span></div>
<div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS_Pos              (0U)                                     </span></div>
<div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd"> 5051</a></span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS_Msk              (0xFFFFUL &lt;&lt; RTC_TSSSR_SS_Pos)            </span></div>
<div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS                  RTC_TSSSR_SS_Msk                         </span></div>
<div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160; </div>
<div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="comment">/********************  Bits definition for RTC_CAL register  *****************/</span></div>
<div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP_Pos             (15U)                                    </span></div>
<div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24"> 5056</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALP_Msk             (0x1UL &lt;&lt; RTC_CALR_CALP_Pos)              </span></div>
<div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP                 RTC_CALR_CALP_Msk                        </span></div>
<div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8_Pos            (14U)                                    </span></div>
<div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e"> 5059</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8_Msk            (0x1UL &lt;&lt; RTC_CALR_CALW8_Pos)             </span></div>
<div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8                RTC_CALR_CALW8_Msk                       </span></div>
<div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16_Pos           (13U)                                    </span></div>
<div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2"> 5062</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16_Msk           (0x1UL &lt;&lt; RTC_CALR_CALW16_Pos)            </span></div>
<div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16               RTC_CALR_CALW16_Msk                      </span></div>
<div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_Pos             (0U)                                     </span></div>
<div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8"> 5065</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_Msk             (0x1FFUL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM                 RTC_CALR_CALM_Msk                        </span></div>
<div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd"> 5067</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_0               (0x001UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff"> 5068</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_1               (0x002UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6"> 5069</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_2               (0x004UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90"> 5070</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_3               (0x008UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b"> 5071</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_4               (0x010UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375"> 5072</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_5               (0x020UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834"> 5073</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_6               (0x040UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683"> 5074</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_7               (0x080UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a"> 5075</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_8               (0x100UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="comment">/********************  Bits definition for RTC_TAFCR register  ****************/</span></div>
<div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE_Pos    (18U)                                    </span></div>
<div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070badc7e2d642aeff89371370f5cb7d"> 5079</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE_Msk    (0x1UL &lt;&lt; RTC_TAFCR_ALARMOUTTYPE_Pos)     </span></div>
<div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE        RTC_TAFCR_ALARMOUTTYPE_Msk               </span></div>
<div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TSINSEL_Pos         (17U)                                    </span></div>
<div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafffa3d4d97beee57ef7c1b80a20fee7e"> 5082</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TSINSEL_Msk         (0x1UL &lt;&lt; RTC_TAFCR_TSINSEL_Pos)          </span></div>
<div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TSINSEL             RTC_TAFCR_TSINSEL_Msk                    </span></div>
<div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1INSEL_Pos      (16U)                                    </span></div>
<div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6032dc793590fd715ea61340429b1848"> 5085</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1INSEL_Msk      (0x1UL &lt;&lt; RTC_TAFCR_TAMP1INSEL_Pos)        </span></div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1INSEL          RTC_TAFCR_TAMP1INSEL_Msk                  </span></div>
<div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS_Pos       (15U)                                    </span></div>
<div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0"> 5088</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS_Msk       (0x1UL &lt;&lt; RTC_TAFCR_TAMPPUDIS_Pos)        </span></div>
<div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS           RTC_TAFCR_TAMPPUDIS_Msk                  </span></div>
<div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_Pos        (13U)                                    </span></div>
<div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f"> 5091</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_Msk        (0x3UL &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)         </span></div>
<div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH            RTC_TAFCR_TAMPPRCH_Msk                   </span></div>
<div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546"> 5093</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_0          (0x1UL &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)         </span></div>
<div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41"> 5094</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_1          (0x2UL &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)         </span></div>
<div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_Pos         (11U)                                    </span></div>
<div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c"> 5096</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_Msk         (0x3UL &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)          </span></div>
<div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT             RTC_TAFCR_TAMPFLT_Msk                    </span></div>
<div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4"> 5098</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_0           (0x1UL &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)          </span></div>
<div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e"> 5099</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_1           (0x2UL &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)          </span></div>
<div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_Pos        (8U)                                     </span></div>
<div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb"> 5101</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_Msk        (0x7UL &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)         </span></div>
<div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ            RTC_TAFCR_TAMPFREQ_Msk                   </span></div>
<div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea"> 5103</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_0          (0x1UL &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)         </span></div>
<div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7"> 5104</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_1          (0x2UL &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)         </span></div>
<div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5"> 5105</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_2          (0x4UL &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)         </span></div>
<div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS_Pos          (7U)                                     </span></div>
<div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d"> 5107</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS_Msk          (0x1UL &lt;&lt; RTC_TAFCR_TAMPTS_Pos)           </span></div>
<div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS              RTC_TAFCR_TAMPTS_Msk                     </span></div>
<div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG_Pos        (4U)                                     </span></div>
<div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852"> 5110</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG_Msk        (0x1UL &lt;&lt; RTC_TAFCR_TAMP2TRG_Pos)         </span></div>
<div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG            RTC_TAFCR_TAMP2TRG_Msk                   </span></div>
<div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E_Pos          (3U)                                     </span></div>
<div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152"> 5113</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E_Msk          (0x1UL &lt;&lt; RTC_TAFCR_TAMP2E_Pos)           </span></div>
<div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E              RTC_TAFCR_TAMP2E_Msk                     </span></div>
<div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE_Pos          (2U)                                     </span></div>
<div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48"> 5116</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE_Msk          (0x1UL &lt;&lt; RTC_TAFCR_TAMPIE_Pos)           </span></div>
<div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE              RTC_TAFCR_TAMPIE_Msk                     </span></div>
<div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG_Pos        (1U)                                     </span></div>
<div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02"> 5119</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG_Msk        (0x1UL &lt;&lt; RTC_TAFCR_TAMP1TRG_Pos)         </span></div>
<div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG            RTC_TAFCR_TAMP1TRG_Msk                   </span></div>
<div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E_Pos          (0U)                                     </span></div>
<div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb"> 5122</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E_Msk          (0x1UL &lt;&lt; RTC_TAFCR_TAMP1E_Pos)           </span></div>
<div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E              RTC_TAFCR_TAMP1E_Msk                     </span></div>
<div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160; </div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPINSEL           RTC_TAFCR_TAMP1INSEL</span></div>
<div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160; </div>
<div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div>
<div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Pos       (24U)                                    </span></div>
<div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936"> 5130</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Msk       (0xFUL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS           RTC_ALRMASSR_MASKSS_Msk                  </span></div>
<div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b"> 5132</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0         (0x1UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a name="l05133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57"> 5133</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1         (0x2UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870"> 5134</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2         (0x4UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0"> 5135</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3         (0x8UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS_Pos           (0U)                                     </span></div>
<div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229"> 5137</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS_Msk           (0x7FFFUL &lt;&lt; RTC_ALRMASSR_SS_Pos)         </span></div>
<div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS               RTC_ALRMASSR_SS_Msk                      </span></div>
<div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160; </div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span></div>
<div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Pos       (24U)                                    </span></div>
<div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f"> 5142</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Msk       (0xFUL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS           RTC_ALRMBSSR_MASKSS_Msk                  </span></div>
<div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f"> 5144</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0         (0x1UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df"> 5145</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1         (0x2UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc"> 5146</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2         (0x4UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b"> 5147</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3         (0x8UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS_Pos           (0U)                                     </span></div>
<div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe"> 5149</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS_Msk           (0x7FFFUL &lt;&lt; RTC_ALRMBSSR_SS_Pos)         </span></div>
<div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS               RTC_ALRMBSSR_SS_Msk                      </span></div>
<div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160; </div>
<div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP0R register  ****************/</span></div>
<div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="preprocessor">#define RTC_BKP0R_Pos                 (0U)                                     </span></div>
<div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b"> 5154</a></span>&#160;<span class="preprocessor">#define RTC_BKP0R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP0R_Pos)           </span></div>
<div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="preprocessor">#define RTC_BKP0R                     RTC_BKP0R_Msk                            </span></div>
<div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160; </div>
<div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP1R register  ****************/</span></div>
<div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="preprocessor">#define RTC_BKP1R_Pos                 (0U)                                     </span></div>
<div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686"> 5159</a></span>&#160;<span class="preprocessor">#define RTC_BKP1R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP1R_Pos)           </span></div>
<div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor">#define RTC_BKP1R                     RTC_BKP1R_Msk                            </span></div>
<div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160; </div>
<div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP2R register  ****************/</span></div>
<div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="preprocessor">#define RTC_BKP2R_Pos                 (0U)                                     </span></div>
<div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1"> 5164</a></span>&#160;<span class="preprocessor">#define RTC_BKP2R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP2R_Pos)           </span></div>
<div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="preprocessor">#define RTC_BKP2R                     RTC_BKP2R_Msk                            </span></div>
<div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160; </div>
<div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP3R register  ****************/</span></div>
<div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor">#define RTC_BKP3R_Pos                 (0U)                                     </span></div>
<div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf"> 5169</a></span>&#160;<span class="preprocessor">#define RTC_BKP3R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP3R_Pos)           </span></div>
<div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="preprocessor">#define RTC_BKP3R                     RTC_BKP3R_Msk                            </span></div>
<div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160; </div>
<div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP4R register  ****************/</span></div>
<div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="preprocessor">#define RTC_BKP4R_Pos                 (0U)                                     </span></div>
<div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab"> 5174</a></span>&#160;<span class="preprocessor">#define RTC_BKP4R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP4R_Pos)           </span></div>
<div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="preprocessor">#define RTC_BKP4R                     RTC_BKP4R_Msk                            </span></div>
<div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160; </div>
<div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP5R register  ****************/</span></div>
<div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="preprocessor">#define RTC_BKP5R_Pos                 (0U)                                     </span></div>
<div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2335682b85414d8d53d4fffdfc3bf190"> 5179</a></span>&#160;<span class="preprocessor">#define RTC_BKP5R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP5R_Pos)           </span></div>
<div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="preprocessor">#define RTC_BKP5R                     RTC_BKP5R_Msk                            </span></div>
<div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160; </div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP6R register  ****************/</span></div>
<div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="preprocessor">#define RTC_BKP6R_Pos                 (0U)                                     </span></div>
<div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cca326be267e10381f4d4f9d5951c32"> 5184</a></span>&#160;<span class="preprocessor">#define RTC_BKP6R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP6R_Pos)           </span></div>
<div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="preprocessor">#define RTC_BKP6R                     RTC_BKP6R_Msk                            </span></div>
<div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160; </div>
<div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP7R register  ****************/</span></div>
<div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;<span class="preprocessor">#define RTC_BKP7R_Pos                 (0U)                                     </span></div>
<div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ad5bf67535cba7d3de78d72ae79d79"> 5189</a></span>&#160;<span class="preprocessor">#define RTC_BKP7R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP7R_Pos)           </span></div>
<div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="preprocessor">#define RTC_BKP7R                     RTC_BKP7R_Msk                            </span></div>
<div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160; </div>
<div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP8R register  ****************/</span></div>
<div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="preprocessor">#define RTC_BKP8R_Pos                 (0U)                                     </span></div>
<div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ae366e9c0ad90225479d0d6d4e1544"> 5194</a></span>&#160;<span class="preprocessor">#define RTC_BKP8R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP8R_Pos)           </span></div>
<div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="preprocessor">#define RTC_BKP8R                     RTC_BKP8R_Msk                            </span></div>
<div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160; </div>
<div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP9R register  ****************/</span></div>
<div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="preprocessor">#define RTC_BKP9R_Pos                 (0U)                                     </span></div>
<div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf039d5e2bf31dc293bd3b84a186bd8c8"> 5199</a></span>&#160;<span class="preprocessor">#define RTC_BKP9R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP9R_Pos)           </span></div>
<div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="preprocessor">#define RTC_BKP9R                     RTC_BKP9R_Msk                            </span></div>
<div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160; </div>
<div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP10R register  ***************/</span></div>
<div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="preprocessor">#define RTC_BKP10R_Pos                (0U)                                     </span></div>
<div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga425836775a344f3d199760028c01b22f"> 5204</a></span>&#160;<span class="preprocessor">#define RTC_BKP10R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP10R_Pos)          </span></div>
<div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="preprocessor">#define RTC_BKP10R                    RTC_BKP10R_Msk                           </span></div>
<div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160; </div>
<div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP11R register  ***************/</span></div>
<div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="preprocessor">#define RTC_BKP11R_Pos                (0U)                                     </span></div>
<div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803ec730ae4020d5b80df83b21990b31"> 5209</a></span>&#160;<span class="preprocessor">#define RTC_BKP11R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP11R_Pos)          </span></div>
<div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="preprocessor">#define RTC_BKP11R                    RTC_BKP11R_Msk                           </span></div>
<div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160; </div>
<div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP12R register  ***************/</span></div>
<div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="preprocessor">#define RTC_BKP12R_Pos                (0U)                                     </span></div>
<div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed050277146eb1c2fa2a8e8eb778888"> 5214</a></span>&#160;<span class="preprocessor">#define RTC_BKP12R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP12R_Pos)          </span></div>
<div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="preprocessor">#define RTC_BKP12R                    RTC_BKP12R_Msk                           </span></div>
<div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160; </div>
<div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP13R register  ***************/</span></div>
<div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor">#define RTC_BKP13R_Pos                (0U)                                     </span></div>
<div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1c04da88aaae10d0bcf45816608b8e"> 5219</a></span>&#160;<span class="preprocessor">#define RTC_BKP13R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP13R_Pos)          </span></div>
<div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor">#define RTC_BKP13R                    RTC_BKP13R_Msk                           </span></div>
<div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160; </div>
<div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP14R register  ***************/</span></div>
<div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="preprocessor">#define RTC_BKP14R_Pos                (0U)                                     </span></div>
<div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceeefc705b2bd138b6ec84bd606dbe86"> 5224</a></span>&#160;<span class="preprocessor">#define RTC_BKP14R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP14R_Pos)          </span></div>
<div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="preprocessor">#define RTC_BKP14R                    RTC_BKP14R_Msk                           </span></div>
<div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160; </div>
<div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP15R register  ***************/</span></div>
<div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="preprocessor">#define RTC_BKP15R_Pos                (0U)                                     </span></div>
<div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae55844e319f165ba23ba0b2d5a9ff2ee"> 5229</a></span>&#160;<span class="preprocessor">#define RTC_BKP15R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP15R_Pos)          </span></div>
<div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor">#define RTC_BKP15R                    RTC_BKP15R_Msk                           </span></div>
<div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160; </div>
<div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP16R register  ***************/</span></div>
<div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="preprocessor">#define RTC_BKP16R_Pos                (0U)                                     </span></div>
<div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad53cd82e4d08160a2169cf0d6122ba7a"> 5234</a></span>&#160;<span class="preprocessor">#define RTC_BKP16R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP16R_Pos)          </span></div>
<div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor">#define RTC_BKP16R                    RTC_BKP16R_Msk                           </span></div>
<div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160; </div>
<div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP17R register  ***************/</span></div>
<div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="preprocessor">#define RTC_BKP17R_Pos                (0U)                                     </span></div>
<div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb00d71ec7bae68636740347f971bb05"> 5239</a></span>&#160;<span class="preprocessor">#define RTC_BKP17R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP17R_Pos)          </span></div>
<div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="preprocessor">#define RTC_BKP17R                    RTC_BKP17R_Msk                           </span></div>
<div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160; </div>
<div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP18R register  ***************/</span></div>
<div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="preprocessor">#define RTC_BKP18R_Pos                (0U)                                     </span></div>
<div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad06553479e94b2bbd23fde19bbcf0667"> 5244</a></span>&#160;<span class="preprocessor">#define RTC_BKP18R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP18R_Pos)          </span></div>
<div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="preprocessor">#define RTC_BKP18R                    RTC_BKP18R_Msk                           </span></div>
<div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160; </div>
<div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP19R register  ***************/</span></div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor">#define RTC_BKP19R_Pos                (0U)                                     </span></div>
<div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dd25b421b61fc893df921c7ea4d58f1"> 5249</a></span>&#160;<span class="preprocessor">#define RTC_BKP19R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP19R_Pos)          </span></div>
<div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">#define RTC_BKP19R                    RTC_BKP19R_Msk                           </span></div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160; </div>
<div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="comment">/******************** Number of backup registers ******************************/</span></div>
<div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor">#define RTC_BKP_NUMBER                       0x000000014U</span></div>
<div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160; </div>
<div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160; </div>
<div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="comment">/*                          SD host Interface                                 */</span></div>
<div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="comment">/******************  Bit definition for SDIO_POWER register  ******************/</span></div>
<div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="preprocessor">#define SDIO_POWER_PWRCTRL_Pos         (0U)                                    </span></div>
<div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85685239a200e250d95c38f310fb9609"> 5263</a></span>&#160;<span class="preprocessor">#define SDIO_POWER_PWRCTRL_Msk         (0x3UL &lt;&lt; SDIO_POWER_PWRCTRL_Pos)        </span></div>
<div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f"> 5264</a></span>&#160;<span class="preprocessor">#define SDIO_POWER_PWRCTRL             SDIO_POWER_PWRCTRL_Msk                  </span></div>
<div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098"> 5265</a></span>&#160;<span class="preprocessor">#define SDIO_POWER_PWRCTRL_0           (0x1UL &lt;&lt; SDIO_POWER_PWRCTRL_Pos)        </span></div>
<div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e"> 5266</a></span>&#160;<span class="preprocessor">#define SDIO_POWER_PWRCTRL_1           (0x2UL &lt;&lt; SDIO_POWER_PWRCTRL_Pos)        </span></div>
<div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="comment">/******************  Bit definition for SDIO_CLKCR register  ******************/</span></div>
<div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_CLKDIV_Pos          (0U)                                    </span></div>
<div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9207dc12eed614d38a8faa4397a6c27"> 5270</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_CLKDIV_Msk          (0xFFUL &lt;&lt; SDIO_CLKCR_CLKDIV_Pos)        </span></div>
<div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424"> 5271</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_CLKDIV              SDIO_CLKCR_CLKDIV_Msk                   </span></div>
<div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_CLKEN_Pos           (8U)                                    </span></div>
<div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0952e49876e16cf5b7a15c2523b210d7"> 5273</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_CLKEN_Msk           (0x1UL &lt;&lt; SDIO_CLKCR_CLKEN_Pos)          </span></div>
<div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f"> 5274</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_CLKEN               SDIO_CLKCR_CLKEN_Msk                    </span></div>
<div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_PWRSAV_Pos          (9U)                                    </span></div>
<div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga258035422cd74f19e644272dc0eb2fa8"> 5276</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_PWRSAV_Msk          (0x1UL &lt;&lt; SDIO_CLKCR_PWRSAV_Pos)         </span></div>
<div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118"> 5277</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_PWRSAV              SDIO_CLKCR_PWRSAV_Msk                   </span></div>
<div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_BYPASS_Pos          (10U)                                   </span></div>
<div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590aa2168f77032139685f5880229c2d"> 5279</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_BYPASS_Msk          (0x1UL &lt;&lt; SDIO_CLKCR_BYPASS_Pos)         </span></div>
<div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b"> 5280</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_BYPASS              SDIO_CLKCR_BYPASS_Msk                   </span></div>
<div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_WIDBUS_Pos          (11U)                                   </span></div>
<div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d6f1ccab2c96629906dcf01ed68439f"> 5283</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_WIDBUS_Msk          (0x3UL &lt;&lt; SDIO_CLKCR_WIDBUS_Pos)         </span></div>
<div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7"> 5284</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_WIDBUS              SDIO_CLKCR_WIDBUS_Msk                   </span></div>
<div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151"> 5285</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_WIDBUS_0            (0x1UL &lt;&lt; SDIO_CLKCR_WIDBUS_Pos)         </span></div>
<div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21"> 5286</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_WIDBUS_1            (0x2UL &lt;&lt; SDIO_CLKCR_WIDBUS_Pos)         </span></div>
<div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_NEGEDGE_Pos         (13U)                                   </span></div>
<div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a4df6f204feaf9a52a36b6bbf8987ef"> 5289</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_NEGEDGE_Msk         (0x1UL &lt;&lt; SDIO_CLKCR_NEGEDGE_Pos)        </span></div>
<div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2"> 5290</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_NEGEDGE             SDIO_CLKCR_NEGEDGE_Msk                  </span></div>
<div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor">#define SDIO_CLKCR_HWFC_EN_Pos         (14U)                                   </span></div>
<div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae43747a95ebebe7388114ed6990b976"> 5292</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_HWFC_EN_Msk         (0x1UL &lt;&lt; SDIO_CLKCR_HWFC_EN_Pos)        </span></div>
<div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc"> 5293</a></span>&#160;<span class="preprocessor">#define SDIO_CLKCR_HWFC_EN             SDIO_CLKCR_HWFC_EN_Msk                  </span></div>
<div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="comment">/*******************  Bit definition for SDIO_ARG register  *******************/</span></div>
<div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor">#define SDIO_ARG_CMDARG_Pos            (0U)                                    </span></div>
<div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0c162d6eb9a15399e1fdc00a8a711f"> 5297</a></span>&#160;<span class="preprocessor">#define SDIO_ARG_CMDARG_Msk            (0xFFFFFFFFUL &lt;&lt; SDIO_ARG_CMDARG_Pos)    </span></div>
<div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819"> 5298</a></span>&#160;<span class="preprocessor">#define SDIO_ARG_CMDARG                SDIO_ARG_CMDARG_Msk                     </span></div>
<div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="comment">/*******************  Bit definition for SDIO_CMD register  *******************/</span></div>
<div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor">#define SDIO_CMD_CMDINDEX_Pos          (0U)                                    </span></div>
<div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5864df752017e82b545ecbef7a434000"> 5302</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_CMDINDEX_Msk          (0x3FUL &lt;&lt; SDIO_CMD_CMDINDEX_Pos)        </span></div>
<div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8"> 5303</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_CMDINDEX              SDIO_CMD_CMDINDEX_Msk                   </span></div>
<div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITRESP_Pos          (6U)                                    </span></div>
<div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c83bc85012033738be4722741c644e"> 5306</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITRESP_Msk          (0x3UL &lt;&lt; SDIO_CMD_WAITRESP_Pos)         </span></div>
<div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f"> 5307</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITRESP              SDIO_CMD_WAITRESP_Msk                   </span></div>
<div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa"> 5308</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITRESP_0            (0x1UL &lt;&lt; SDIO_CMD_WAITRESP_Pos)         </span></div>
<div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373"> 5309</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITRESP_1            (0x2UL &lt;&lt; SDIO_CMD_WAITRESP_Pos)         </span></div>
<div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITINT_Pos           (8U)                                    </span></div>
<div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214e7747364d52fe038e33df70453c7b"> 5312</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITINT_Msk           (0x1UL &lt;&lt; SDIO_CMD_WAITINT_Pos)          </span></div>
<div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58"> 5313</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITINT               SDIO_CMD_WAITINT_Msk                    </span></div>
<div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITPEND_Pos          (9U)                                    </span></div>
<div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae565c2ebe48768e1e6a8638c5f8df583"> 5315</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITPEND_Msk          (0x1UL &lt;&lt; SDIO_CMD_WAITPEND_Pos)         </span></div>
<div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9"> 5316</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_WAITPEND              SDIO_CMD_WAITPEND_Msk                   </span></div>
<div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="preprocessor">#define SDIO_CMD_CPSMEN_Pos            (10U)                                   </span></div>
<div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f7c4c45069c802f2118cc0135d12dfe"> 5318</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_CPSMEN_Msk            (0x1UL &lt;&lt; SDIO_CMD_CPSMEN_Pos)           </span></div>
<div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8"> 5319</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_CPSMEN                SDIO_CMD_CPSMEN_Msk                     </span></div>
<div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="preprocessor">#define SDIO_CMD_SDIOSUSPEND_Pos       (11U)                                   </span></div>
<div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecad1b553de683cb5cf9010d84b70d6"> 5321</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_SDIOSUSPEND_Msk       (0x1UL &lt;&lt; SDIO_CMD_SDIOSUSPEND_Pos)      </span></div>
<div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368"> 5322</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_SDIOSUSPEND           SDIO_CMD_SDIOSUSPEND_Msk                </span></div>
<div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;<span class="preprocessor">#define SDIO_CMD_ENCMDCOMPL_Pos        (12U)                                   </span></div>
<div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf48c2b726056d5e994836644481617"> 5324</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_ENCMDCOMPL_Msk        (0x1UL &lt;&lt; SDIO_CMD_ENCMDCOMPL_Pos)       </span></div>
<div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b"> 5325</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_ENCMDCOMPL            SDIO_CMD_ENCMDCOMPL_Msk                 </span></div>
<div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="preprocessor">#define SDIO_CMD_NIEN_Pos              (13U)                                   </span></div>
<div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa07629f3e99beeb0e3d2ec96a6584f5a"> 5327</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_NIEN_Msk              (0x1UL &lt;&lt; SDIO_CMD_NIEN_Pos)             </span></div>
<div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81"> 5328</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_NIEN                  SDIO_CMD_NIEN_Msk                       </span></div>
<div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="preprocessor">#define SDIO_CMD_CEATACMD_Pos          (14U)                                   </span></div>
<div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68429f74d1213129ab97de545b433d83"> 5330</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_CEATACMD_Msk          (0x1UL &lt;&lt; SDIO_CMD_CEATACMD_Pos)         </span></div>
<div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87422225274de986e7abe6b2a91a79c5"> 5331</a></span>&#160;<span class="preprocessor">#define SDIO_CMD_CEATACMD              SDIO_CMD_CEATACMD_Msk                   </span></div>
<div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="comment">/*****************  Bit definition for SDIO_RESPCMD register  *****************/</span></div>
<div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="preprocessor">#define SDIO_RESPCMD_RESPCMD_Pos       (0U)                                    </span></div>
<div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f937e878d203e9f9dda3e12cec73153"> 5335</a></span>&#160;<span class="preprocessor">#define SDIO_RESPCMD_RESPCMD_Msk       (0x3FUL &lt;&lt; SDIO_RESPCMD_RESPCMD_Pos)     </span></div>
<div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7"> 5336</a></span>&#160;<span class="preprocessor">#define SDIO_RESPCMD_RESPCMD           SDIO_RESPCMD_RESPCMD_Msk                </span></div>
<div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="comment">/******************  Bit definition for SDIO_RESP0 register  ******************/</span></div>
<div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="preprocessor">#define SDIO_RESP0_CARDSTATUS0_Pos     (0U)                                    </span></div>
<div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f6aa725abdb56f38c3c8783b9f15e47"> 5340</a></span>&#160;<span class="preprocessor">#define SDIO_RESP0_CARDSTATUS0_Msk     (0xFFFFFFFFUL &lt;&lt; SDIO_RESP0_CARDSTATUS0_Pos) </span></div>
<div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc"> 5341</a></span>&#160;<span class="preprocessor">#define SDIO_RESP0_CARDSTATUS0         SDIO_RESP0_CARDSTATUS0_Msk              </span></div>
<div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="comment">/******************  Bit definition for SDIO_RESP1 register  ******************/</span></div>
<div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="preprocessor">#define SDIO_RESP1_CARDSTATUS1_Pos     (0U)                                    </span></div>
<div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccbe896832554a212ce0eb8d7650b850"> 5345</a></span>&#160;<span class="preprocessor">#define SDIO_RESP1_CARDSTATUS1_Msk     (0xFFFFFFFFUL &lt;&lt; SDIO_RESP1_CARDSTATUS1_Pos) </span></div>
<div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1"> 5346</a></span>&#160;<span class="preprocessor">#define SDIO_RESP1_CARDSTATUS1         SDIO_RESP1_CARDSTATUS1_Msk              </span></div>
<div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="comment">/******************  Bit definition for SDIO_RESP2 register  ******************/</span></div>
<div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="preprocessor">#define SDIO_RESP2_CARDSTATUS2_Pos     (0U)                                    </span></div>
<div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0ef49057b923f3518c6f055a79b605"> 5350</a></span>&#160;<span class="preprocessor">#define SDIO_RESP2_CARDSTATUS2_Msk     (0xFFFFFFFFUL &lt;&lt; SDIO_RESP2_CARDSTATUS2_Pos) </span></div>
<div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066"> 5351</a></span>&#160;<span class="preprocessor">#define SDIO_RESP2_CARDSTATUS2         SDIO_RESP2_CARDSTATUS2_Msk              </span></div>
<div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;<span class="comment">/******************  Bit definition for SDIO_RESP3 register  ******************/</span></div>
<div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="preprocessor">#define SDIO_RESP3_CARDSTATUS3_Pos     (0U)                                    </span></div>
<div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab48a641918cdc42f1f8da11703329a04"> 5355</a></span>&#160;<span class="preprocessor">#define SDIO_RESP3_CARDSTATUS3_Msk     (0xFFFFFFFFUL &lt;&lt; SDIO_RESP3_CARDSTATUS3_Pos) </span></div>
<div class="line"><a name="l05356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf"> 5356</a></span>&#160;<span class="preprocessor">#define SDIO_RESP3_CARDSTATUS3         SDIO_RESP3_CARDSTATUS3_Msk              </span></div>
<div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="comment">/******************  Bit definition for SDIO_RESP4 register  ******************/</span></div>
<div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor">#define SDIO_RESP4_CARDSTATUS4_Pos     (0U)                                    </span></div>
<div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38cdffc0bf0950e987e8380d8f89f4c0"> 5360</a></span>&#160;<span class="preprocessor">#define SDIO_RESP4_CARDSTATUS4_Msk     (0xFFFFFFFFUL &lt;&lt; SDIO_RESP4_CARDSTATUS4_Pos) </span></div>
<div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26"> 5361</a></span>&#160;<span class="preprocessor">#define SDIO_RESP4_CARDSTATUS4         SDIO_RESP4_CARDSTATUS4_Msk              </span></div>
<div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="comment">/******************  Bit definition for SDIO_DTIMER register  *****************/</span></div>
<div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="preprocessor">#define SDIO_DTIMER_DATATIME_Pos       (0U)                                    </span></div>
<div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca7786fe8c3ebf5bf4b107ad2693b77"> 5365</a></span>&#160;<span class="preprocessor">#define SDIO_DTIMER_DATATIME_Msk       (0xFFFFFFFFUL &lt;&lt; SDIO_DTIMER_DATATIME_Pos) </span></div>
<div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690"> 5366</a></span>&#160;<span class="preprocessor">#define SDIO_DTIMER_DATATIME           SDIO_DTIMER_DATATIME_Msk                </span></div>
<div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="comment">/******************  Bit definition for SDIO_DLEN register  *******************/</span></div>
<div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="preprocessor">#define SDIO_DLEN_DATALENGTH_Pos       (0U)                                    </span></div>
<div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c419dbe5ccdf09fe276a876c5b644cf"> 5370</a></span>&#160;<span class="preprocessor">#define SDIO_DLEN_DATALENGTH_Msk       (0x1FFFFFFUL &lt;&lt; SDIO_DLEN_DATALENGTH_Pos) </span></div>
<div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb"> 5371</a></span>&#160;<span class="preprocessor">#define SDIO_DLEN_DATALENGTH           SDIO_DLEN_DATALENGTH_Msk                </span></div>
<div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="comment">/******************  Bit definition for SDIO_DCTRL register  ******************/</span></div>
<div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTEN_Pos            (0U)                                    </span></div>
<div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01116e33cb68129902284211af9f0e2e"> 5375</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTEN_Msk            (0x1UL &lt;&lt; SDIO_DCTRL_DTEN_Pos)           </span></div>
<div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"> 5376</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTEN                SDIO_DCTRL_DTEN_Msk                     </span></div>
<div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTDIR_Pos           (1U)                                    </span></div>
<div class="line"><a name="l05378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f8fcebfcdcd58383a72b8503f74597f"> 5378</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTDIR_Msk           (0x1UL &lt;&lt; SDIO_DCTRL_DTDIR_Pos)          </span></div>
<div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93"> 5379</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTDIR               SDIO_DCTRL_DTDIR_Msk                    </span></div>
<div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTMODE_Pos          (2U)                                    </span></div>
<div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a712204e817e6ce1a96ffa421107fb"> 5381</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTMODE_Msk          (0x1UL &lt;&lt; SDIO_DCTRL_DTMODE_Pos)         </span></div>
<div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513"> 5382</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DTMODE              SDIO_DCTRL_DTMODE_Msk                   </span></div>
<div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DMAEN_Pos           (3U)                                    </span></div>
<div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga947764dd929d0a703312d684ea22f214"> 5384</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DMAEN_Msk           (0x1UL &lt;&lt; SDIO_DCTRL_DMAEN_Pos)          </span></div>
<div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008"> 5385</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DMAEN               SDIO_DCTRL_DMAEN_Msk                    </span></div>
<div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_Pos      (4U)                                    </span></div>
<div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2493217bf1583aa33c8f1d755904a6"> 5388</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_Msk      (0xFUL &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos)     </span></div>
<div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a"> 5389</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE          SDIO_DCTRL_DBLOCKSIZE_Msk               </span></div>
<div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db"> 5390</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_0        (0x1UL &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos)     </span></div>
<div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f"> 5391</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_1        (0x2UL &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos)     </span></div>
<div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec"> 5392</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_2        (0x4UL &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos)     </span></div>
<div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799"> 5393</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_3        (0x8UL &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos)     </span></div>
<div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWSTART_Pos         (8U)                                    </span></div>
<div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c075ad5172d81d8a0ebbba7bd368a1"> 5396</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWSTART_Msk         (0x1UL &lt;&lt; SDIO_DCTRL_RWSTART_Pos)        </span></div>
<div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9"> 5397</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWSTART             SDIO_DCTRL_RWSTART_Msk                  </span></div>
<div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWSTOP_Pos          (9U)                                    </span></div>
<div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b25f8c2f40d6767bd6b61edb4891e7b"> 5399</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWSTOP_Msk          (0x1UL &lt;&lt; SDIO_DCTRL_RWSTOP_Pos)         </span></div>
<div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e"> 5400</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWSTOP              SDIO_DCTRL_RWSTOP_Msk                   </span></div>
<div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWMOD_Pos           (10U)                                   </span></div>
<div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cbe9685d3f55431f7492463b902655b"> 5402</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWMOD_Msk           (0x1UL &lt;&lt; SDIO_DCTRL_RWMOD_Pos)          </span></div>
<div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a"> 5403</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_RWMOD               SDIO_DCTRL_RWMOD_Msk                    </span></div>
<div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="preprocessor">#define SDIO_DCTRL_SDIOEN_Pos          (11U)                                   </span></div>
<div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbedb5de0b884547782c44dc914795c9"> 5405</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_SDIOEN_Msk          (0x1UL &lt;&lt; SDIO_DCTRL_SDIOEN_Pos)         </span></div>
<div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21"> 5406</a></span>&#160;<span class="preprocessor">#define SDIO_DCTRL_SDIOEN              SDIO_DCTRL_SDIOEN_Msk                   </span></div>
<div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="comment">/******************  Bit definition for SDIO_DCOUNT register  *****************/</span></div>
<div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="preprocessor">#define SDIO_DCOUNT_DATACOUNT_Pos      (0U)                                    </span></div>
<div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac482f1add1ce39f8fb7c3bc9d8653f77"> 5410</a></span>&#160;<span class="preprocessor">#define SDIO_DCOUNT_DATACOUNT_Msk      (0x1FFFFFFUL &lt;&lt; SDIO_DCOUNT_DATACOUNT_Pos) </span></div>
<div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde"> 5411</a></span>&#160;<span class="preprocessor">#define SDIO_DCOUNT_DATACOUNT          SDIO_DCOUNT_DATACOUNT_Msk               </span></div>
<div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="comment">/******************  Bit definition for SDIO_STA register  ********************/</span></div>
<div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor">#define SDIO_STA_CCRCFAIL_Pos          (0U)                                    </span></div>
<div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72a4ab40725d2063cb2900512f79e57"> 5415</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CCRCFAIL_Msk          (0x1UL &lt;&lt; SDIO_STA_CCRCFAIL_Pos)         </span></div>
<div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef"> 5416</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CCRCFAIL              SDIO_STA_CCRCFAIL_Msk                   </span></div>
<div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor">#define SDIO_STA_DCRCFAIL_Pos          (1U)                                    </span></div>
<div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51a35e09d9332c7402e7db2dd3b63d2"> 5418</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DCRCFAIL_Msk          (0x1UL &lt;&lt; SDIO_STA_DCRCFAIL_Pos)         </span></div>
<div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31"> 5419</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DCRCFAIL              SDIO_STA_DCRCFAIL_Msk                   </span></div>
<div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="preprocessor">#define SDIO_STA_CTIMEOUT_Pos          (2U)                                    </span></div>
<div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27433ab3bb7c09bfd6c7e65daee2c1c2"> 5421</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CTIMEOUT_Msk          (0x1UL &lt;&lt; SDIO_STA_CTIMEOUT_Pos)         </span></div>
<div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc"> 5422</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CTIMEOUT              SDIO_STA_CTIMEOUT_Msk                   </span></div>
<div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor">#define SDIO_STA_DTIMEOUT_Pos          (3U)                                    </span></div>
<div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c4e52bb9c5041bd2be2eb216dd9e7c"> 5424</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DTIMEOUT_Msk          (0x1UL &lt;&lt; SDIO_STA_DTIMEOUT_Pos)         </span></div>
<div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b"> 5425</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DTIMEOUT              SDIO_STA_DTIMEOUT_Msk                   </span></div>
<div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="preprocessor">#define SDIO_STA_TXUNDERR_Pos          (4U)                                    </span></div>
<div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac651b75734596780cc225b1c1688741d"> 5427</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXUNDERR_Msk          (0x1UL &lt;&lt; SDIO_STA_TXUNDERR_Pos)         </span></div>
<div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa"> 5428</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXUNDERR              SDIO_STA_TXUNDERR_Msk                   </span></div>
<div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="preprocessor">#define SDIO_STA_RXOVERR_Pos           (5U)                                    </span></div>
<div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd1da9061309343205c1421250ec2ac"> 5430</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXOVERR_Msk           (0x1UL &lt;&lt; SDIO_STA_RXOVERR_Pos)          </span></div>
<div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc"> 5431</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXOVERR               SDIO_STA_RXOVERR_Msk                    </span></div>
<div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="preprocessor">#define SDIO_STA_CMDREND_Pos           (6U)                                    </span></div>
<div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ab895524d8a5cbf1b1104abcdf013fe"> 5433</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CMDREND_Msk           (0x1UL &lt;&lt; SDIO_STA_CMDREND_Pos)          </span></div>
<div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6"> 5434</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CMDREND               SDIO_STA_CMDREND_Msk                    </span></div>
<div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="preprocessor">#define SDIO_STA_CMDSENT_Pos           (7U)                                    </span></div>
<div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff987cbe6f2afc731016591f7dca4f7"> 5436</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CMDSENT_Msk           (0x1UL &lt;&lt; SDIO_STA_CMDSENT_Pos)          </span></div>
<div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284"> 5437</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CMDSENT               SDIO_STA_CMDSENT_Msk                    </span></div>
<div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="preprocessor">#define SDIO_STA_DATAEND_Pos           (8U)                                    </span></div>
<div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39ffad41e1ac6eb225eb1f06f320a9c2"> 5439</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DATAEND_Msk           (0x1UL &lt;&lt; SDIO_STA_DATAEND_Pos)          </span></div>
<div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b"> 5440</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DATAEND               SDIO_STA_DATAEND_Msk                    </span></div>
<div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="preprocessor">#define SDIO_STA_STBITERR_Pos          (9U)                                    </span></div>
<div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c826404242f6e6ff56c3b6b3e42863a"> 5442</a></span>&#160;<span class="preprocessor">#define SDIO_STA_STBITERR_Msk          (0x1UL &lt;&lt; SDIO_STA_STBITERR_Pos)         </span></div>
<div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9ef8e72604e9997da23601a2dd84a4"> 5443</a></span>&#160;<span class="preprocessor">#define SDIO_STA_STBITERR              SDIO_STA_STBITERR_Msk                   </span></div>
<div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor">#define SDIO_STA_DBCKEND_Pos           (10U)                                   </span></div>
<div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9c1646ceeca1e8e93ca1f4bbb2fd12f"> 5445</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DBCKEND_Msk           (0x1UL &lt;&lt; SDIO_STA_DBCKEND_Pos)          </span></div>
<div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c"> 5446</a></span>&#160;<span class="preprocessor">#define SDIO_STA_DBCKEND               SDIO_STA_DBCKEND_Msk                    </span></div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor">#define SDIO_STA_CMDACT_Pos            (11U)                                   </span></div>
<div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9c9c8a3be5f8615d36927da8c7152c2"> 5448</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CMDACT_Msk            (0x1UL &lt;&lt; SDIO_STA_CMDACT_Pos)           </span></div>
<div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc"> 5449</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CMDACT                SDIO_STA_CMDACT_Msk                     </span></div>
<div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="preprocessor">#define SDIO_STA_TXACT_Pos             (12U)                                   </span></div>
<div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8013f5e0b7c82bd29351e0428af7240f"> 5451</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXACT_Msk             (0x1UL &lt;&lt; SDIO_STA_TXACT_Pos)            </span></div>
<div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784"> 5452</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXACT                 SDIO_STA_TXACT_Msk                      </span></div>
<div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="preprocessor">#define SDIO_STA_RXACT_Pos             (13U)                                   </span></div>
<div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6804febb98fae68a60c58b4c1e0935e3"> 5454</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXACT_Msk             (0x1UL &lt;&lt; SDIO_STA_RXACT_Pos)            </span></div>
<div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796"> 5455</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXACT                 SDIO_STA_RXACT_Msk                      </span></div>
<div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOHE_Pos          (14U)                                   </span></div>
<div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41135726ff869b6aa9a2f0ed1383ea53"> 5457</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOHE_Msk          (0x1UL &lt;&lt; SDIO_STA_TXFIFOHE_Pos)         </span></div>
<div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd"> 5458</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOHE              SDIO_STA_TXFIFOHE_Msk                   </span></div>
<div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOHF_Pos          (15U)                                   </span></div>
<div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a590a016f50e757d6eb58248f9af026"> 5460</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOHF_Msk          (0x1UL &lt;&lt; SDIO_STA_RXFIFOHF_Pos)         </span></div>
<div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d"> 5461</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOHF              SDIO_STA_RXFIFOHF_Msk                   </span></div>
<div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOF_Pos           (16U)                                   </span></div>
<div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d17bbac6dd7388ed367c5ccfa5be1c"> 5463</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOF_Msk           (0x1UL &lt;&lt; SDIO_STA_TXFIFOF_Pos)          </span></div>
<div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05"> 5464</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOF               SDIO_STA_TXFIFOF_Msk                    </span></div>
<div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOF_Pos           (17U)                                   </span></div>
<div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af9ed233f8115b8d3123bb274d197ec"> 5466</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOF_Msk           (0x1UL &lt;&lt; SDIO_STA_RXFIFOF_Pos)          </span></div>
<div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446"> 5467</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOF               SDIO_STA_RXFIFOF_Msk                    </span></div>
<div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOE_Pos           (18U)                                   </span></div>
<div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae851570f79529e3027cd6ae80b9a19"> 5469</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOE_Msk           (0x1UL &lt;&lt; SDIO_STA_TXFIFOE_Pos)          </span></div>
<div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86"> 5470</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXFIFOE               SDIO_STA_TXFIFOE_Msk                    </span></div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOE_Pos           (19U)                                   </span></div>
<div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad68af59ab8a514fc2ec9735db58bc4bf"> 5472</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOE_Msk           (0x1UL &lt;&lt; SDIO_STA_RXFIFOE_Pos)          </span></div>
<div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464"> 5473</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXFIFOE               SDIO_STA_RXFIFOE_Msk                    </span></div>
<div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor">#define SDIO_STA_TXDAVL_Pos            (20U)                                   </span></div>
<div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ce2c8660375bdf8f10e49af1966f64f"> 5475</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXDAVL_Msk            (0x1UL &lt;&lt; SDIO_STA_TXDAVL_Pos)           </span></div>
<div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517"> 5476</a></span>&#160;<span class="preprocessor">#define SDIO_STA_TXDAVL                SDIO_STA_TXDAVL_Msk                     </span></div>
<div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor">#define SDIO_STA_RXDAVL_Pos            (21U)                                   </span></div>
<div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3c400c578bed5233c91c6e9570a651d"> 5478</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXDAVL_Msk            (0x1UL &lt;&lt; SDIO_STA_RXDAVL_Pos)           </span></div>
<div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803"> 5479</a></span>&#160;<span class="preprocessor">#define SDIO_STA_RXDAVL                SDIO_STA_RXDAVL_Msk                     </span></div>
<div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="preprocessor">#define SDIO_STA_SDIOIT_Pos            (22U)                                   </span></div>
<div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20bfd0933cc814ac479a82f720ab423"> 5481</a></span>&#160;<span class="preprocessor">#define SDIO_STA_SDIOIT_Msk            (0x1UL &lt;&lt; SDIO_STA_SDIOIT_Pos)           </span></div>
<div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc"> 5482</a></span>&#160;<span class="preprocessor">#define SDIO_STA_SDIOIT                SDIO_STA_SDIOIT_Msk                     </span></div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="preprocessor">#define SDIO_STA_CEATAEND_Pos          (23U)                                   </span></div>
<div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa51fdc310e3b16750da76a9d850278a3"> 5484</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CEATAEND_Msk          (0x1UL &lt;&lt; SDIO_STA_CEATAEND_Pos)         </span></div>
<div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c"> 5485</a></span>&#160;<span class="preprocessor">#define SDIO_STA_CEATAEND              SDIO_STA_CEATAEND_Msk                   </span></div>
<div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="comment">/*******************  Bit definition for SDIO_ICR register  *******************/</span></div>
<div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="preprocessor">#define SDIO_ICR_CCRCFAILC_Pos         (0U)                                    </span></div>
<div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9217341f3df0a8ff9f874c86a12ce2b"> 5489</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CCRCFAILC_Msk         (0x1UL &lt;&lt; SDIO_ICR_CCRCFAILC_Pos)        </span></div>
<div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43"> 5490</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CCRCFAILC             SDIO_ICR_CCRCFAILC_Msk                  </span></div>
<div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="preprocessor">#define SDIO_ICR_DCRCFAILC_Pos         (1U)                                    </span></div>
<div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1da8c0983fb1afa1403cbb59e453ad8"> 5492</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DCRCFAILC_Msk         (0x1UL &lt;&lt; SDIO_ICR_DCRCFAILC_Pos)        </span></div>
<div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0"> 5493</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DCRCFAILC             SDIO_ICR_DCRCFAILC_Msk                  </span></div>
<div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="preprocessor">#define SDIO_ICR_CTIMEOUTC_Pos         (2U)                                    </span></div>
<div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e808d2c69f391700674c1a5e438b453"> 5495</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CTIMEOUTC_Msk         (0x1UL &lt;&lt; SDIO_ICR_CTIMEOUTC_Pos)        </span></div>
<div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297"> 5496</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CTIMEOUTC             SDIO_ICR_CTIMEOUTC_Msk                  </span></div>
<div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="preprocessor">#define SDIO_ICR_DTIMEOUTC_Pos         (3U)                                    </span></div>
<div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca4ee048763e8a5a9205b8e3238ac2d"> 5498</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DTIMEOUTC_Msk         (0x1UL &lt;&lt; SDIO_ICR_DTIMEOUTC_Pos)        </span></div>
<div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b"> 5499</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DTIMEOUTC             SDIO_ICR_DTIMEOUTC_Msk                  </span></div>
<div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;<span class="preprocessor">#define SDIO_ICR_TXUNDERRC_Pos         (4U)                                    </span></div>
<div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a396bca8fa34f0e4d8387b814b9832"> 5501</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_TXUNDERRC_Msk         (0x1UL &lt;&lt; SDIO_ICR_TXUNDERRC_Pos)        </span></div>
<div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8"> 5502</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_TXUNDERRC             SDIO_ICR_TXUNDERRC_Msk                  </span></div>
<div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;<span class="preprocessor">#define SDIO_ICR_RXOVERRC_Pos          (5U)                                    </span></div>
<div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafab6dbc8ca0e4e78139131e59683aad7"> 5504</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_RXOVERRC_Msk          (0x1UL &lt;&lt; SDIO_ICR_RXOVERRC_Pos)         </span></div>
<div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e"> 5505</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_RXOVERRC              SDIO_ICR_RXOVERRC_Msk                   </span></div>
<div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="preprocessor">#define SDIO_ICR_CMDRENDC_Pos          (6U)                                    </span></div>
<div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338691a5f364aa9d5c2e31741bf5e520"> 5507</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CMDRENDC_Msk          (0x1UL &lt;&lt; SDIO_ICR_CMDRENDC_Pos)         </span></div>
<div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f"> 5508</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CMDRENDC              SDIO_ICR_CMDRENDC_Msk                   </span></div>
<div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="preprocessor">#define SDIO_ICR_CMDSENTC_Pos          (7U)                                    </span></div>
<div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f77128e853dcdb4202ef930d242cc80"> 5510</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CMDSENTC_Msk          (0x1UL &lt;&lt; SDIO_ICR_CMDSENTC_Pos)         </span></div>
<div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196"> 5511</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CMDSENTC              SDIO_ICR_CMDSENTC_Msk                   </span></div>
<div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor">#define SDIO_ICR_DATAENDC_Pos          (8U)                                    </span></div>
<div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3222f8b80e53b265fca0c903baaf3f"> 5513</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DATAENDC_Msk          (0x1UL &lt;&lt; SDIO_ICR_DATAENDC_Pos)         </span></div>
<div class="line"><a name="l05514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e"> 5514</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DATAENDC              SDIO_ICR_DATAENDC_Msk                   </span></div>
<div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor">#define SDIO_ICR_STBITERRC_Pos         (9U)                                    </span></div>
<div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccd50f6a808007427eec1f2c823e78c5"> 5516</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_STBITERRC_Msk         (0x1UL &lt;&lt; SDIO_ICR_STBITERRC_Pos)        </span></div>
<div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c"> 5517</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_STBITERRC             SDIO_ICR_STBITERRC_Msk                  </span></div>
<div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="preprocessor">#define SDIO_ICR_DBCKENDC_Pos          (10U)                                   </span></div>
<div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79f2c2204f0e3ea155189811ce855802"> 5519</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DBCKENDC_Msk          (0x1UL &lt;&lt; SDIO_ICR_DBCKENDC_Pos)         </span></div>
<div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b"> 5520</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_DBCKENDC              SDIO_ICR_DBCKENDC_Msk                   </span></div>
<div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="preprocessor">#define SDIO_ICR_SDIOITC_Pos           (22U)                                   </span></div>
<div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6439a7e034a5af888f93c0e393119573"> 5522</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_SDIOITC_Msk           (0x1UL &lt;&lt; SDIO_ICR_SDIOITC_Pos)          </span></div>
<div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761"> 5523</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_SDIOITC               SDIO_ICR_SDIOITC_Msk                    </span></div>
<div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="preprocessor">#define SDIO_ICR_CEATAENDC_Pos         (23U)                                   </span></div>
<div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51b6347d4f3229d35547e5ce5a27f481"> 5525</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CEATAENDC_Msk         (0x1UL &lt;&lt; SDIO_ICR_CEATAENDC_Pos)        </span></div>
<div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34"> 5526</a></span>&#160;<span class="preprocessor">#define SDIO_ICR_CEATAENDC             SDIO_ICR_CEATAENDC_Msk                  </span></div>
<div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="comment">/******************  Bit definition for SDIO_MASK register  *******************/</span></div>
<div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="preprocessor">#define SDIO_MASK_CCRCFAILIE_Pos       (0U)                                    </span></div>
<div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74c97fa260e2834d977ab7537bdd4ef"> 5530</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CCRCFAILIE_Msk       (0x1UL &lt;&lt; SDIO_MASK_CCRCFAILIE_Pos)      </span></div>
<div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3"> 5531</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CCRCFAILIE           SDIO_MASK_CCRCFAILIE_Msk                </span></div>
<div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="preprocessor">#define SDIO_MASK_DCRCFAILIE_Pos       (1U)                                    </span></div>
<div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd0eb870977ae895b80ac57187a1d112"> 5533</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DCRCFAILIE_Msk       (0x1UL &lt;&lt; SDIO_MASK_DCRCFAILIE_Pos)      </span></div>
<div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09"> 5534</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DCRCFAILIE           SDIO_MASK_DCRCFAILIE_Msk                </span></div>
<div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="preprocessor">#define SDIO_MASK_CTIMEOUTIE_Pos       (2U)                                    </span></div>
<div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b92fda0043d94bfef382fb74bf588b"> 5536</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CTIMEOUTIE_Msk       (0x1UL &lt;&lt; SDIO_MASK_CTIMEOUTIE_Pos)      </span></div>
<div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014"> 5537</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CTIMEOUTIE           SDIO_MASK_CTIMEOUTIE_Msk                </span></div>
<div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="preprocessor">#define SDIO_MASK_DTIMEOUTIE_Pos       (3U)                                    </span></div>
<div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc92448e7adf15a3410f4c0a4c760eeb"> 5539</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DTIMEOUTIE_Msk       (0x1UL &lt;&lt; SDIO_MASK_DTIMEOUTIE_Pos)      </span></div>
<div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b"> 5540</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DTIMEOUTIE           SDIO_MASK_DTIMEOUTIE_Msk                </span></div>
<div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="preprocessor">#define SDIO_MASK_TXUNDERRIE_Pos       (4U)                                    </span></div>
<div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga245c0ebe407cfe97f42c98563070a7ef"> 5542</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXUNDERRIE_Msk       (0x1UL &lt;&lt; SDIO_MASK_TXUNDERRIE_Pos)      </span></div>
<div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d"> 5543</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXUNDERRIE           SDIO_MASK_TXUNDERRIE_Msk                </span></div>
<div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="preprocessor">#define SDIO_MASK_RXOVERRIE_Pos        (5U)                                    </span></div>
<div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a0b758cbc6aed0e4a7633e451b55303"> 5545</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXOVERRIE_Msk        (0x1UL &lt;&lt; SDIO_MASK_RXOVERRIE_Pos)       </span></div>
<div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4"> 5546</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXOVERRIE            SDIO_MASK_RXOVERRIE_Msk                 </span></div>
<div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDRENDIE_Pos        (6U)                                    </span></div>
<div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74564e18483f0efdea46c242d9c3b3a5"> 5548</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDRENDIE_Msk        (0x1UL &lt;&lt; SDIO_MASK_CMDRENDIE_Pos)       </span></div>
<div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1"> 5549</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDRENDIE            SDIO_MASK_CMDRENDIE_Msk                 </span></div>
<div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDSENTIE_Pos        (7U)                                    </span></div>
<div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbd551da11e6e93c52b6727075baf9f"> 5551</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDSENTIE_Msk        (0x1UL &lt;&lt; SDIO_MASK_CMDSENTIE_Pos)       </span></div>
<div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff"> 5552</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDSENTIE            SDIO_MASK_CMDSENTIE_Msk                 </span></div>
<div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="preprocessor">#define SDIO_MASK_DATAENDIE_Pos        (8U)                                    </span></div>
<div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28535e2fb4bbf3caf2764a47535e837f"> 5554</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DATAENDIE_Msk        (0x1UL &lt;&lt; SDIO_MASK_DATAENDIE_Pos)       </span></div>
<div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466"> 5555</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DATAENDIE            SDIO_MASK_DATAENDIE_Msk                 </span></div>
<div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="preprocessor">#define SDIO_MASK_STBITERRIE_Pos       (9U)                                    </span></div>
<div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0192872018530a05a2cec00d61a6a39"> 5557</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_STBITERRIE_Msk       (0x1UL &lt;&lt; SDIO_MASK_STBITERRIE_Pos)      </span></div>
<div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4194bed51eb4a951a58a5d4062ba978f"> 5558</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_STBITERRIE           SDIO_MASK_STBITERRIE_Msk                </span></div>
<div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;<span class="preprocessor">#define SDIO_MASK_DBCKENDIE_Pos        (10U)                                   </span></div>
<div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafd5167ec8f17f72e3d604c3f628bd06"> 5560</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DBCKENDIE_Msk        (0x1UL &lt;&lt; SDIO_MASK_DBCKENDIE_Pos)       </span></div>
<div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00"> 5561</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_DBCKENDIE            SDIO_MASK_DBCKENDIE_Msk                 </span></div>
<div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDACTIE_Pos         (11U)                                   </span></div>
<div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44d7772868e54b7a90f90a4a52520ec"> 5563</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDACTIE_Msk         (0x1UL &lt;&lt; SDIO_MASK_CMDACTIE_Pos)        </span></div>
<div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88"> 5564</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CMDACTIE             SDIO_MASK_CMDACTIE_Msk                  </span></div>
<div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="preprocessor">#define SDIO_MASK_TXACTIE_Pos          (12U)                                   </span></div>
<div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3bc5a7e08f3f427ccd7769c67233e5d"> 5566</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXACTIE_Msk          (0x1UL &lt;&lt; SDIO_MASK_TXACTIE_Pos)         </span></div>
<div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0"> 5567</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXACTIE              SDIO_MASK_TXACTIE_Msk                   </span></div>
<div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="preprocessor">#define SDIO_MASK_RXACTIE_Pos          (13U)                                   </span></div>
<div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70e765da34a593f616c4435093d0a1d8"> 5569</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXACTIE_Msk          (0x1UL &lt;&lt; SDIO_MASK_RXACTIE_Pos)         </span></div>
<div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae"> 5570</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXACTIE              SDIO_MASK_RXACTIE_Msk                   </span></div>
<div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOHEIE_Pos       (14U)                                   </span></div>
<div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a0538971e372ab926c3a9f935b2502"> 5572</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOHEIE_Msk       (0x1UL &lt;&lt; SDIO_MASK_TXFIFOHEIE_Pos)      </span></div>
<div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7"> 5573</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOHEIE           SDIO_MASK_TXFIFOHEIE_Msk                </span></div>
<div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOHFIE_Pos       (15U)                                   </span></div>
<div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4590335a3dcdb764c68d8f31bc58d2ba"> 5575</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOHFIE_Msk       (0x1UL &lt;&lt; SDIO_MASK_RXFIFOHFIE_Pos)      </span></div>
<div class="line"><a name="l05576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102"> 5576</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOHFIE           SDIO_MASK_RXFIFOHFIE_Msk                </span></div>
<div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOFIE_Pos        (16U)                                   </span></div>
<div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60848e2a91f045224142d4a9ba87baf"> 5578</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOFIE_Msk        (0x1UL &lt;&lt; SDIO_MASK_TXFIFOFIE_Pos)       </span></div>
<div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172"> 5579</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOFIE            SDIO_MASK_TXFIFOFIE_Msk                 </span></div>
<div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOFIE_Pos        (17U)                                   </span></div>
<div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4550fadc2377f998ad61c94f37047e41"> 5581</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOFIE_Msk        (0x1UL &lt;&lt; SDIO_MASK_RXFIFOFIE_Pos)       </span></div>
<div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb"> 5582</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOFIE            SDIO_MASK_RXFIFOFIE_Msk                 </span></div>
<div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOEIE_Pos        (18U)                                   </span></div>
<div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05690f47ab17f3296f9e7c1f775546f1"> 5584</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOEIE_Msk        (0x1UL &lt;&lt; SDIO_MASK_TXFIFOEIE_Pos)       </span></div>
<div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372"> 5585</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXFIFOEIE            SDIO_MASK_TXFIFOEIE_Msk                 </span></div>
<div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOEIE_Pos        (19U)                                   </span></div>
<div class="line"><a name="l05587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga432a6fa01c2c45135e5d7c43fef9f21b"> 5587</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOEIE_Msk        (0x1UL &lt;&lt; SDIO_MASK_RXFIFOEIE_Pos)       </span></div>
<div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412"> 5588</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXFIFOEIE            SDIO_MASK_RXFIFOEIE_Msk                 </span></div>
<div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="preprocessor">#define SDIO_MASK_TXDAVLIE_Pos         (20U)                                   </span></div>
<div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36e2a9aae5673ab117a1e33c2af0d801"> 5590</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXDAVLIE_Msk         (0x1UL &lt;&lt; SDIO_MASK_TXDAVLIE_Pos)        </span></div>
<div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da"> 5591</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_TXDAVLIE             SDIO_MASK_TXDAVLIE_Msk                  </span></div>
<div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="preprocessor">#define SDIO_MASK_RXDAVLIE_Pos         (21U)                                   </span></div>
<div class="line"><a name="l05593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20d7d199042e90d08b1542fbf551d756"> 5593</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXDAVLIE_Msk         (0x1UL &lt;&lt; SDIO_MASK_RXDAVLIE_Pos)        </span></div>
<div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696"> 5594</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_RXDAVLIE             SDIO_MASK_RXDAVLIE_Msk                  </span></div>
<div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="preprocessor">#define SDIO_MASK_SDIOITIE_Pos         (22U)                                   </span></div>
<div class="line"><a name="l05596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab53292cf69bf87c65f8b41970b06c4fd"> 5596</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_SDIOITIE_Msk         (0x1UL &lt;&lt; SDIO_MASK_SDIOITIE_Pos)        </span></div>
<div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138"> 5597</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_SDIOITIE             SDIO_MASK_SDIOITIE_Msk                  </span></div>
<div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor">#define SDIO_MASK_CEATAENDIE_Pos       (23U)                                   </span></div>
<div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7131c534b24505a7ec74cfbcd2d2fbca"> 5599</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CEATAENDIE_Msk       (0x1UL &lt;&lt; SDIO_MASK_CEATAENDIE_Pos)      </span></div>
<div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a19dd3039888ebdc40b2406be400749"> 5600</a></span>&#160;<span class="preprocessor">#define SDIO_MASK_CEATAENDIE           SDIO_MASK_CEATAENDIE_Msk                </span></div>
<div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;<span class="comment">/*****************  Bit definition for SDIO_FIFOCNT register  *****************/</span></div>
<div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="preprocessor">#define SDIO_FIFOCNT_FIFOCOUNT_Pos     (0U)                                    </span></div>
<div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6da07732f3b3e77ffabfed13a613ea"> 5604</a></span>&#160;<span class="preprocessor">#define SDIO_FIFOCNT_FIFOCOUNT_Msk     (0xFFFFFFUL &lt;&lt; SDIO_FIFOCNT_FIFOCOUNT_Pos) </span></div>
<div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2"> 5605</a></span>&#160;<span class="preprocessor">#define SDIO_FIFOCNT_FIFOCOUNT         SDIO_FIFOCNT_FIFOCOUNT_Msk              </span></div>
<div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="comment">/******************  Bit definition for SDIO_FIFO register  *******************/</span></div>
<div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="preprocessor">#define SDIO_FIFO_FIFODATA_Pos         (0U)                                    </span></div>
<div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2000ca9b6103ee2ad7588b34283cfff"> 5609</a></span>&#160;<span class="preprocessor">#define SDIO_FIFO_FIFODATA_Msk         (0xFFFFFFFFUL &lt;&lt; SDIO_FIFO_FIFODATA_Pos) </span></div>
<div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25"> 5610</a></span>&#160;<span class="preprocessor">#define SDIO_FIFO_FIFODATA             SDIO_FIFO_FIFODATA_Msk                  </span></div>
<div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="comment">/*                        Serial Peripheral Interface                         */</span></div>
<div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf384b964839c07357ce8503464436ed"> 5617</a></span>&#160;<span class="preprocessor">#define SPI_I2S_FULLDUPLEX_SUPPORT                                             </span></div>
<div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div>
<div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Pos            (0U)                                       </span></div>
<div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522"> 5621</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Msk            (0x1UL &lt;&lt; SPI_CR1_CPHA_Pos)                 </span></div>
<div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 5622</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           </span></div>
<div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Pos            (1U)                                       </span></div>
<div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0"> 5624</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Msk            (0x1UL &lt;&lt; SPI_CR1_CPOL_Pos)                 </span></div>
<div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 5625</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           </span></div>
<div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Pos            (2U)                                       </span></div>
<div class="line"><a name="l05627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d"> 5627</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Msk            (0x1UL &lt;&lt; SPI_CR1_MSTR_Pos)                 </span></div>
<div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 5628</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           </span></div>
<div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Pos              (3U)                                       </span></div>
<div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23"> 5631</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Msk              (0x7UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936"> 5632</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             </span></div>
<div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321"> 5633</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_0                (0x1UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 5634</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_1                (0x2UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 5635</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_2                (0x4UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Pos             (6U)                                       </span></div>
<div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb"> 5638</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Msk             (0x1UL &lt;&lt; SPI_CR1_SPE_Pos)                  </span></div>
<div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 5639</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            </span></div>
<div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Pos        (7U)                                       </span></div>
<div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"> 5641</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Msk        (0x1UL &lt;&lt; SPI_CR1_LSBFIRST_Pos)             </span></div>
<div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 5642</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       </span></div>
<div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Pos             (8U)                                       </span></div>
<div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89"> 5644</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Msk             (0x1UL &lt;&lt; SPI_CR1_SSI_Pos)                  </span></div>
<div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 5645</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            </span></div>
<div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Pos             (9U)                                       </span></div>
<div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb"> 5647</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Msk             (0x1UL &lt;&lt; SPI_CR1_SSM_Pos)                  </span></div>
<div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382"> 5648</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            </span></div>
<div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Pos          (10U)                                      </span></div>
<div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64"> 5650</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Msk          (0x1UL &lt;&lt; SPI_CR1_RXONLY_Pos)               </span></div>
<div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 5651</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         </span></div>
<div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="preprocessor">#define SPI_CR1_DFF_Pos             (11U)                                      </span></div>
<div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a87fe55ac0f85e207a58fcd73610f46"> 5653</a></span>&#160;<span class="preprocessor">#define SPI_CR1_DFF_Msk             (0x1UL &lt;&lt; SPI_CR1_DFF_Pos)                  </span></div>
<div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd"> 5654</a></span>&#160;<span class="preprocessor">#define SPI_CR1_DFF                 SPI_CR1_DFF_Msk                            </span></div>
<div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Pos         (12U)                                      </span></div>
<div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816"> 5656</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Msk         (0x1UL &lt;&lt; SPI_CR1_CRCNEXT_Pos)              </span></div>
<div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 5657</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        </span></div>
<div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Pos           (13U)                                      </span></div>
<div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3"> 5659</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Msk           (0x1UL &lt;&lt; SPI_CR1_CRCEN_Pos)                </span></div>
<div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 5660</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          </span></div>
<div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Pos          (14U)                                      </span></div>
<div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca"> 5662</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Msk          (0x1UL &lt;&lt; SPI_CR1_BIDIOE_Pos)               </span></div>
<div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f"> 5663</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         </span></div>
<div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Pos        (15U)                                      </span></div>
<div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15"> 5665</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Msk        (0x1UL &lt;&lt; SPI_CR1_BIDIMODE_Pos)             </span></div>
<div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e"> 5666</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       </span></div>
<div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span></div>
<div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Pos         (0U)                                       </span></div>
<div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e"> 5670</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Msk         (0x1UL &lt;&lt; SPI_CR2_RXDMAEN_Pos)              </span></div>
<div class="line"><a name="l05671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da"> 5671</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        </span></div>
<div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Pos         (1U)                                       </span></div>
<div class="line"><a name="l05673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678"> 5673</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Msk         (0x1UL &lt;&lt; SPI_CR2_TXDMAEN_Pos)              </span></div>
<div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210"> 5674</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        </span></div>
<div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Pos            (2U)                                       </span></div>
<div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1"> 5676</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Msk            (0x1UL &lt;&lt; SPI_CR2_SSOE_Pos)                 </span></div>
<div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd"> 5677</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           </span></div>
<div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="preprocessor">#define SPI_CR2_FRF_Pos             (4U)                                       </span></div>
<div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1"> 5679</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRF_Msk             (0x1UL &lt;&lt; SPI_CR2_FRF_Pos)                  </span></div>
<div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2"> 5680</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            </span></div>
<div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Pos           (5U)                                       </span></div>
<div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92"> 5682</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Msk           (0x1UL &lt;&lt; SPI_CR2_ERRIE_Pos)                </span></div>
<div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 5683</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          </span></div>
<div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Pos          (6U)                                       </span></div>
<div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44"> 5685</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Msk          (0x1UL &lt;&lt; SPI_CR2_RXNEIE_Pos)               </span></div>
<div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 5686</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         </span></div>
<div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Pos           (7U)                                       </span></div>
<div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641"> 5688</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Msk           (0x1UL &lt;&lt; SPI_CR2_TXEIE_Pos)                </span></div>
<div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 5689</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          </span></div>
<div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span></div>
<div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Pos             (0U)                                       </span></div>
<div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e"> 5693</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Msk             (0x1UL &lt;&lt; SPI_SR_RXNE_Pos)                  </span></div>
<div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 5694</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            </span></div>
<div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Pos              (1U)                                       </span></div>
<div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03"> 5696</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Msk              (0x1UL &lt;&lt; SPI_SR_TXE_Pos)                   </span></div>
<div class="line"><a name="l05697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 5697</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             </span></div>
<div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE_Pos           (2U)                                       </span></div>
<div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4"> 5699</a></span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE_Msk           (0x1UL &lt;&lt; SPI_SR_CHSIDE_Pos)                </span></div>
<div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 5700</a></span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          </span></div>
<div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="preprocessor">#define SPI_SR_UDR_Pos              (3U)                                       </span></div>
<div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e"> 5702</a></span>&#160;<span class="preprocessor">#define SPI_SR_UDR_Msk              (0x1UL &lt;&lt; SPI_SR_UDR_Pos)                   </span></div>
<div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6"> 5703</a></span>&#160;<span class="preprocessor">#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             </span></div>
<div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Pos           (4U)                                       </span></div>
<div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48"> 5705</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Msk           (0x1UL &lt;&lt; SPI_SR_CRCERR_Pos)                </span></div>
<div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b"> 5706</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          </span></div>
<div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Pos             (5U)                                       </span></div>
<div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c"> 5708</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Msk             (0x1UL &lt;&lt; SPI_SR_MODF_Pos)                  </span></div>
<div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf"> 5709</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            </span></div>
<div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Pos              (6U)                                       </span></div>
<div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd"> 5711</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Msk              (0x1UL &lt;&lt; SPI_SR_OVR_Pos)                   </span></div>
<div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232"> 5712</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             </span></div>
<div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Pos              (7U)                                       </span></div>
<div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421"> 5714</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Msk              (0x1UL &lt;&lt; SPI_SR_BSY_Pos)                   </span></div>
<div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf"> 5715</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             </span></div>
<div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor">#define SPI_SR_FRE_Pos              (8U)                                       </span></div>
<div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338"> 5717</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRE_Msk              (0x1UL &lt;&lt; SPI_SR_FRE_Pos)                   </span></div>
<div class="line"><a name="l05718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6"> 5718</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             </span></div>
<div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span></div>
<div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor">#define SPI_DR_DR_Pos               (0U)                                       </span></div>
<div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966"> 5722</a></span>&#160;<span class="preprocessor">#define SPI_DR_DR_Msk               (0xFFFFUL &lt;&lt; SPI_DR_DR_Pos)                 </span></div>
<div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad"> 5723</a></span>&#160;<span class="preprocessor">#define SPI_DR_DR                   SPI_DR_DR_Msk                              </span></div>
<div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span></div>
<div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Pos       (0U)                                       </span></div>
<div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056"> 5727</a></span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL &lt;&lt; SPI_CRCPR_CRCPOLY_Pos)         </span></div>
<div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247"> 5728</a></span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      </span></div>
<div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span></div>
<div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Pos        (0U)                                       </span></div>
<div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da"> 5732</a></span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL &lt;&lt; SPI_RXCRCR_RXCRC_Pos)          </span></div>
<div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 5733</a></span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       </span></div>
<div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;<span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span></div>
<div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Pos        (0U)                                       </span></div>
<div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d"> 5737</a></span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL &lt;&lt; SPI_TXCRCR_TXCRC_Pos)          </span></div>
<div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09"> 5738</a></span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       </span></div>
<div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span></div>
<div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Pos       (0U)                                       </span></div>
<div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50"> 5742</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL &lt;&lt; SPI_I2SCFGR_CHLEN_Pos)            </span></div>
<div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f"> 5743</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      </span></div>
<div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Pos      (1U)                                       </span></div>
<div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169"> 5746</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div>
<div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae"> 5747</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     </span></div>
<div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa"> 5748</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_0        (0x1UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div>
<div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412"> 5749</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_1        (0x2UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div>
<div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Pos       (3U)                                       </span></div>
<div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5"> 5752</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL &lt;&lt; SPI_I2SCFGR_CKPOL_Pos)            </span></div>
<div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f"> 5753</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      </span></div>
<div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Pos      (4U)                                       </span></div>
<div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a"> 5756</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div>
<div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f"> 5757</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     </span></div>
<div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8"> 5758</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_0        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div>
<div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a"> 5759</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_1        (0x2UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div>
<div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)                                       </span></div>
<div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1"> 5762</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL &lt;&lt; SPI_I2SCFGR_PCMSYNC_Pos)          </span></div>
<div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b"> 5763</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    </span></div>
<div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Pos      (8U)                                       </span></div>
<div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"> 5766</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div>
<div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68"> 5767</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     </span></div>
<div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e"> 5768</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_0        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div>
<div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352"> 5769</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_1        (0x2UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div>
<div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE_Pos        (10U)                                      </span></div>
<div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b"> 5772</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE_Msk        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SE_Pos)             </span></div>
<div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3"> 5773</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       </span></div>
<div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Pos      (11U)                                      </span></div>
<div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a"> 5775</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)           </span></div>
<div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701"> 5776</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     </span></div>
<div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span></div>
<div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV_Pos        (0U)                                       </span></div>
<div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4"> 5780</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL &lt;&lt; SPI_I2SPR_I2SDIV_Pos)            </span></div>
<div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543"> 5781</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       </span></div>
<div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD_Pos           (8U)                                       </span></div>
<div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc"> 5783</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD_Msk           (0x1UL &lt;&lt; SPI_I2SPR_ODD_Pos)                </span></div>
<div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a"> 5784</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          </span></div>
<div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE_Pos         (9U)                                       </span></div>
<div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4"> 5786</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE_Msk         (0x1UL &lt;&lt; SPI_I2SPR_MCKOE_Pos)              </span></div>
<div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0"> 5787</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        </span></div>
<div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;<span class="comment">/*                                 SYSCFG                                     */</span></div>
<div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="comment">/******************  Bit definition for SYSCFG_MEMRMP register  ***************/</span></div>
<div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_Pos           (0U)                              </span></div>
<div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1309dcedba4fee11e085cdfaf974cc3d"> 5796</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_Msk           (0x3UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos) </span></div>
<div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258"> 5797</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE               SYSCFG_MEMRMP_MEM_MODE_Msk        </span></div>
<div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b"> 5798</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_0             (0x1UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos) </span></div>
<div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be"> 5799</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_1             (0x2UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos) </span></div>
<div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="comment">/******************  Bit definition for SYSCFG_PMC register  ******************/</span></div>
<div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC1DC2_Pos               (16U)                             </span></div>
<div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacda66074fdac84d2d88a486050891910"> 5802</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC1DC2_Msk               (0x1UL &lt;&lt; SYSCFG_PMC_ADC1DC2_Pos)  </span></div>
<div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69d0997434d521e50c9e7339d268482e"> 5803</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC1DC2                   SYSCFG_PMC_ADC1DC2_Msk            </span></div>
<div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span></div>
<div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Pos             (0U)                              </span></div>
<div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8"> 5807</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI0_Pos) </span></div>
<div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884"> 5808</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0                 SYSCFG_EXTICR1_EXTI0_Msk          </span></div>
<div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Pos             (4U)                              </span></div>
<div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd"> 5810</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI1_Pos) </span></div>
<div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d"> 5811</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1                 SYSCFG_EXTICR1_EXTI1_Msk          </span></div>
<div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Pos             (8U)                              </span></div>
<div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545"> 5813</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI2_Pos) </span></div>
<div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd"> 5814</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2                 SYSCFG_EXTICR1_EXTI2_Msk          </span></div>
<div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Pos             (12U)                             </span></div>
<div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf"> 5816</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI3_Pos) </span></div>
<div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4"> 5817</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3                 SYSCFG_EXTICR1_EXTI3_Msk          </span></div>
<div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1"> 5821</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA              0x0000U                           </span></div>
<div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69"> 5822</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB              0x0001U                           </span></div>
<div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51"> 5823</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC              0x0002U                           </span></div>
<div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee"> 5824</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PD              0x0003U                           </span></div>
<div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef"> 5825</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PE              0x0004U                           </span></div>
<div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f"> 5826</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PH              0x0007U                           </span></div>
<div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d"> 5831</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA              0x0000U                           </span></div>
<div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6"> 5832</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB              0x0010U                           </span></div>
<div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a"> 5833</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC              0x0020U                           </span></div>
<div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb"> 5834</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PD              0x0030U                           </span></div>
<div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6"> 5835</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PE              0x0040U                           </span></div>
<div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d"> 5836</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PH              0x0070U                           </span></div>
<div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1"> 5841</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA              0x0000U                           </span></div>
<div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5"> 5842</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB              0x0100U                           </span></div>
<div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e"> 5843</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC              0x0200U                           </span></div>
<div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b"> 5844</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD              0x0300U                           </span></div>
<div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618"> 5845</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PE              0x0400U                           </span></div>
<div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5ffab92c39cbfc695ce57a4e6177e5"> 5846</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PH              0x0700U                           </span></div>
<div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0"> 5851</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA              0x0000U                           </span></div>
<div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257"> 5852</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB              0x1000U                           </span></div>
<div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929"> 5853</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC              0x2000U                           </span></div>
<div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202"> 5854</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PD              0x3000U                           </span></div>
<div class="line"><a name="l05855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda"> 5855</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PE              0x4000U                           </span></div>
<div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae49def2961bf528448a4fbb4aa9c9d94"> 5856</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PH              0x7000U                           </span></div>
<div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/</span></div>
<div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Pos             (0U)                              </span></div>
<div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640"> 5860</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI4_Pos) </span></div>
<div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e"> 5861</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4                 SYSCFG_EXTICR2_EXTI4_Msk          </span></div>
<div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Pos             (4U)                              </span></div>
<div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656"> 5863</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI5_Pos) </span></div>
<div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17"> 5864</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5                 SYSCFG_EXTICR2_EXTI5_Msk          </span></div>
<div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Pos             (8U)                              </span></div>
<div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66"> 5866</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI6_Pos) </span></div>
<div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b"> 5867</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6                 SYSCFG_EXTICR2_EXTI6_Msk          </span></div>
<div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Pos             (12U)                             </span></div>
<div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e"> 5869</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI7_Pos) </span></div>
<div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950"> 5870</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7                 SYSCFG_EXTICR2_EXTI7_Msk          </span></div>
<div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889"> 5875</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA              0x0000U                           </span></div>
<div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47"> 5876</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB              0x0001U                           </span></div>
<div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613"> 5877</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC              0x0002U                           </span></div>
<div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642"> 5878</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PD              0x0003U                           </span></div>
<div class="line"><a name="l05879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b"> 5879</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PE              0x0004U                           </span></div>
<div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga339f8994c317190a387a96b857aa79d0"> 5880</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PH              0x0007U                           </span></div>
<div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794"> 5885</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA              0x0000U                           </span></div>
<div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74"> 5886</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB              0x0010U                           </span></div>
<div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046"> 5887</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC              0x0020U                           </span></div>
<div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70"> 5888</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PD              0x0030U                           </span></div>
<div class="line"><a name="l05889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e"> 5889</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PE              0x0040U                           </span></div>
<div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a06842a64138b5010186d980cb594f9"> 5890</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PH              0x0070U                           </span></div>
<div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9"> 5895</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA              0x0000U                           </span></div>
<div class="line"><a name="l05896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70"> 5896</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB              0x0100U                           </span></div>
<div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac"> 5897</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC              0x0200U                           </span></div>
<div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc"> 5898</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PD              0x0300U                           </span></div>
<div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3"> 5899</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PE              0x0400U                           </span></div>
<div class="line"><a name="l05900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283486dccd660fbf830e8c44b0161a63"> 5900</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PH              0x0700U                           </span></div>
<div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a"> 5905</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA              0x0000U                           </span></div>
<div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7"> 5906</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB              0x1000U                           </span></div>
<div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a"> 5907</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC              0x2000U                           </span></div>
<div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63"> 5908</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PD              0x3000U                           </span></div>
<div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4"> 5909</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PE              0x4000U                           </span></div>
<div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ce56e15f4eb86a3e262deaa845cb99"> 5910</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PH              0x7000U                           </span></div>
<div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/</span></div>
<div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Pos             (0U)                              </span></div>
<div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673"> 5914</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI8_Pos) </span></div>
<div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935"> 5915</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8                 SYSCFG_EXTICR3_EXTI8_Msk          </span></div>
<div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Pos             (4U)                              </span></div>
<div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689"> 5917</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI9_Pos) </span></div>
<div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575"> 5918</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9                 SYSCFG_EXTICR3_EXTI9_Msk          </span></div>
<div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Pos            (8U)                              </span></div>
<div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4"> 5920</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Msk            (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI10_Pos) </span></div>
<div class="line"><a name="l05921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80"> 5921</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10                SYSCFG_EXTICR3_EXTI10_Msk         </span></div>
<div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Pos            (12U)                             </span></div>
<div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842"> 5923</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Msk            (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI11_Pos) </span></div>
<div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67"> 5924</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11                SYSCFG_EXTICR3_EXTI11_Msk         </span></div>
<div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10"> 5929</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA              0x0000U                           </span></div>
<div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5"> 5930</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB              0x0001U                           </span></div>
<div class="line"><a name="l05931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2"> 5931</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC              0x0002U                           </span></div>
<div class="line"><a name="l05932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3"> 5932</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PD              0x0003U                           </span></div>
<div class="line"><a name="l05933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d"> 5933</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PE              0x0004U                           </span></div>
<div class="line"><a name="l05934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4"> 5934</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PH              0x0007U                           </span></div>
<div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4"> 5939</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA              0x0000U                           </span></div>
<div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260"> 5940</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB              0x0010U                           </span></div>
<div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48"> 5941</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC              0x0020U                           </span></div>
<div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064"> 5942</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PD              0x0030U                           </span></div>
<div class="line"><a name="l05943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6"> 5943</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PE              0x0040U                           </span></div>
<div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31fdedc4a90328881fe8817f4eef61b2"> 5944</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PH              0x0070U                           </span></div>
<div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee"> 5949</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA             0x0000U                           </span></div>
<div class="line"><a name="l05950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e"> 5950</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB             0x0100U                           </span></div>
<div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484"> 5951</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC             0x0200U                           </span></div>
<div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79"> 5952</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PD             0x0300U                           </span></div>
<div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9"> 5953</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PE             0x0400U                           </span></div>
<div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791e7d2bd23ae969540e5509c6718255"> 5954</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PH             0x0700U                           </span></div>
<div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366"> 5959</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA             0x0000U                           </span></div>
<div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8"> 5960</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB             0x1000U                           </span></div>
<div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5"> 5961</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC             0x2000U                           </span></div>
<div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d"> 5962</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PD             0x3000U                           </span></div>
<div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412"> 5963</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PE             0x4000U                           </span></div>
<div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58cfe5d03072c259582ba8fefa322bf"> 5964</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PH             0x7000U                           </span></div>
<div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  ***************/</span></div>
<div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Pos            (0U)                              </span></div>
<div class="line"><a name="l05968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5"> 5968</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Msk            (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI12_Pos) </span></div>
<div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1"> 5969</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12                SYSCFG_EXTICR4_EXTI12_Msk         </span></div>
<div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Pos            (4U)                              </span></div>
<div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656"> 5971</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Msk            (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI13_Pos) </span></div>
<div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1"> 5972</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13                SYSCFG_EXTICR4_EXTI13_Msk         </span></div>
<div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Pos            (8U)                              </span></div>
<div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a"> 5974</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Msk            (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI14_Pos) </span></div>
<div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa"> 5975</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14                SYSCFG_EXTICR4_EXTI14_Msk         </span></div>
<div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Pos            (12U)                             </span></div>
<div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a"> 5977</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Msk            (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI15_Pos) </span></div>
<div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e"> 5978</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15                SYSCFG_EXTICR4_EXTI15_Msk         </span></div>
<div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0"> 5983</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA             0x0000U                           </span></div>
<div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710"> 5984</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB             0x0001U                           </span></div>
<div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970"> 5985</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC             0x0002U                           </span></div>
<div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff"> 5986</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PD             0x0003U                           </span></div>
<div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e"> 5987</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PE             0x0004U                           </span></div>
<div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7baa5b844b78d3e05326607b2910a6"> 5988</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PH             0x0007U                           </span></div>
<div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b"> 5993</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA             0x0000U                           </span></div>
<div class="line"><a name="l05994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff"> 5994</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB             0x0010U                           </span></div>
<div class="line"><a name="l05995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14"> 5995</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC             0x0020U                           </span></div>
<div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c"> 5996</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PD             0x0030U                           </span></div>
<div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da"> 5997</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PE             0x0040U                           </span></div>
<div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61214ec3d87450f54b959aab49ea65b6"> 5998</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PH             0x0070U                           </span></div>
<div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9"> 6003</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA             0x0000U                           </span></div>
<div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617"> 6004</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB             0x0100U                           </span></div>
<div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19"> 6005</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC             0x0200U                           </span></div>
<div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe"> 6006</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PD             0x0300U                           </span></div>
<div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf"> 6007</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PE             0x0400U                           </span></div>
<div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b38f38fa3957c6bc45ef4282b58377"> 6008</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PH             0x0700U                           </span></div>
<div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2"> 6013</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA             0x0000U                           </span></div>
<div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09"> 6014</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB             0x1000U                           </span></div>
<div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148"> 6015</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC             0x2000U                           </span></div>
<div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885"> 6016</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PD             0x3000U                           </span></div>
<div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944"> 6017</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PE             0x4000U                           </span></div>
<div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701c1065ec215a34329017bae69046c3"> 6018</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PH             0x7000U                           </span></div>
<div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="comment">/******************  Bit definition for SYSCFG_CMPCR register  ****************/</span></div>
<div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_CMP_PD_Pos              (0U)                              </span></div>
<div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff39240a251120eebbc18e4955be5db"> 6022</a></span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_CMP_PD_Msk              (0x1UL &lt;&lt; SYSCFG_CMPCR_CMP_PD_Pos) </span></div>
<div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261292a3a7ca1f767915b2e2ec3a7806"> 6023</a></span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_CMP_PD                  SYSCFG_CMPCR_CMP_PD_Msk           </span></div>
<div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_READY_Pos               (8U)                              </span></div>
<div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4d9717bd2df4c0742d09a2db4caa1ea"> 6025</a></span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_READY_Msk               (0x1UL &lt;&lt; SYSCFG_CMPCR_READY_Pos)  </span></div>
<div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae16bcca9b727e68f11467b6b3dad6215"> 6026</a></span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_READY                   SYSCFG_CMPCR_READY_Msk            </span></div>
<div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="comment">/*                                    TIM                                     */</span></div>
<div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div>
<div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Pos           (0U)                                         </span></div>
<div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5"> 6035</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Msk           (0x1UL &lt;&lt; TIM_CR1_CEN_Pos)                    </span></div>
<div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 6036</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              </span></div>
<div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Pos          (1U)                                         </span></div>
<div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982"> 6038</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Msk          (0x1UL &lt;&lt; TIM_CR1_UDIS_Pos)                   </span></div>
<div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 6039</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             </span></div>
<div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Pos           (2U)                                         </span></div>
<div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18"> 6041</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Msk           (0x1UL &lt;&lt; TIM_CR1_URS_Pos)                    </span></div>
<div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 6042</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS               TIM_CR1_URS_Msk                              </span></div>
<div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Pos           (3U)                                         </span></div>
<div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a"> 6044</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Msk           (0x1UL &lt;&lt; TIM_CR1_OPM_Pos)                    </span></div>
<div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 6045</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              </span></div>
<div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Pos           (4U)                                         </span></div>
<div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa"> 6047</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Msk           (0x1UL &lt;&lt; TIM_CR1_DIR_Pos)                    </span></div>
<div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa"> 6048</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              </span></div>
<div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Pos           (5U)                                         </span></div>
<div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee"> 6051</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Msk           (0x3UL &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div>
<div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1"> 6052</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              </span></div>
<div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 6053</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_0             (0x1UL &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div>
<div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 6054</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_1             (0x2UL &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div>
<div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Pos          (7U)                                         </span></div>
<div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8"> 6057</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Msk          (0x1UL &lt;&lt; TIM_CR1_ARPE_Pos)                   </span></div>
<div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 6058</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             </span></div>
<div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Pos           (8U)                                         </span></div>
<div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd"> 6061</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Msk           (0x3UL &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div>
<div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 6062</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              </span></div>
<div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f"> 6063</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_0             (0x1UL &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div>
<div class="line"><a name="l06064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 6064</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_1             (0x2UL &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div>
<div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span></div>
<div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC_Pos          (0U)                                         </span></div>
<div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9"> 6068</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC_Msk          (0x1UL &lt;&lt; TIM_CR2_CCPC_Pos)                   </span></div>
<div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e"> 6069</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             </span></div>
<div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS_Pos          (2U)                                         </span></div>
<div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347"> 6071</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS_Msk          (0x1UL &lt;&lt; TIM_CR2_CCUS_Pos)                   </span></div>
<div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5"> 6072</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             </span></div>
<div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Pos          (3U)                                         </span></div>
<div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b"> 6074</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Msk          (0x1UL &lt;&lt; TIM_CR2_CCDS_Pos)                   </span></div>
<div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e"> 6075</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             </span></div>
<div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Pos           (4U)                                         </span></div>
<div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4"> 6078</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Msk           (0x7UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 6079</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              </span></div>
<div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6"> 6080</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_0             (0x1UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3"> 6081</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_1             (0x2UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 6082</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_2             (0x4UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Pos          (7U)                                         </span></div>
<div class="line"><a name="l06085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed"> 6085</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Msk          (0x1UL &lt;&lt; TIM_CR2_TI1S_Pos)                   </span></div>
<div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c"> 6086</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             </span></div>
<div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1_Pos          (8U)                                         </span></div>
<div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1"> 6088</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS1_Pos)                   </span></div>
<div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358"> 6089</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             </span></div>
<div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N_Pos         (9U)                                         </span></div>
<div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc"> 6091</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS1N_Pos)                  </span></div>
<div class="line"><a name="l06092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69"> 6092</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            </span></div>
<div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2_Pos          (10U)                                        </span></div>
<div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446"> 6094</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS2_Pos)                   </span></div>
<div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa"> 6095</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             </span></div>
<div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N_Pos         (11U)                                        </span></div>
<div class="line"><a name="l06097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37"> 6097</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS2N_Pos)                  </span></div>
<div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4"> 6098</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            </span></div>
<div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3_Pos          (12U)                                        </span></div>
<div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a"> 6100</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS3_Pos)                   </span></div>
<div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565"> 6101</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             </span></div>
<div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N_Pos         (13U)                                        </span></div>
<div class="line"><a name="l06103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08"> 6103</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS3N_Pos)                  </span></div>
<div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae"> 6104</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            </span></div>
<div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4_Pos          (14U)                                        </span></div>
<div class="line"><a name="l06106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48"> 6106</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS4_Pos)                   </span></div>
<div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e"> 6107</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             </span></div>
<div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;<span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span></div>
<div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Pos          (0U)                                         </span></div>
<div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace"> 6111</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Msk          (0x7UL &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div>
<div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea"> 6112</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             </span></div>
<div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 6113</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_0            (0x1UL &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div>
<div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e"> 6114</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_1            (0x2UL &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div>
<div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed"> 6115</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_2            (0x4UL &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div>
<div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Pos           (4U)                                         </span></div>
<div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1"> 6118</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Msk           (0x7UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc"> 6119</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              </span></div>
<div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 6120</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_0             (0x1UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d"> 6121</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_1             (0x2UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 6122</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_2             (0x4UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Pos          (7U)                                         </span></div>
<div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2"> 6125</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Msk          (0x1UL &lt;&lt; TIM_SMCR_MSM_Pos)                   </span></div>
<div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 6126</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             </span></div>
<div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Pos          (8U)                                         </span></div>
<div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12"> 6129</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Msk          (0xFUL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 6130</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             </span></div>
<div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 6131</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_0            (0x1UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 6132</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_1            (0x2UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a name="l06133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2"> 6133</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_2            (0x4UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14"> 6134</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_3            (0x8UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Pos         (12U)                                        </span></div>
<div class="line"><a name="l06137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4"> 6137</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Msk         (0x3UL &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div>
<div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386"> 6138</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            </span></div>
<div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8"> 6139</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_0           (0x1UL &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div>
<div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b"> 6140</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_1           (0x2UL &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div>
<div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Pos          (14U)                                        </span></div>
<div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"> 6143</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Msk          (0x1UL &lt;&lt; TIM_SMCR_ECE_Pos)                   </span></div>
<div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651"> 6144</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             </span></div>
<div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Pos          (15U)                                        </span></div>
<div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3"> 6146</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Msk          (0x1UL &lt;&lt; TIM_SMCR_ETP_Pos)                   </span></div>
<div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 6147</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             </span></div>
<div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;<span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span></div>
<div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Pos          (0U)                                         </span></div>
<div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662"> 6151</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Msk          (0x1UL &lt;&lt; TIM_DIER_UIE_Pos)                   </span></div>
<div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 6152</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             </span></div>
<div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Pos        (1U)                                         </span></div>
<div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"> 6154</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC1IE_Pos)                 </span></div>
<div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 6155</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           </span></div>
<div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Pos        (2U)                                         </span></div>
<div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e"> 6157</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC2IE_Pos)                 </span></div>
<div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15"> 6158</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           </span></div>
<div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Pos        (3U)                                         </span></div>
<div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779"> 6160</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC3IE_Pos)                 </span></div>
<div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e"> 6161</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           </span></div>
<div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Pos        (4U)                                         </span></div>
<div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf"> 6163</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC4IE_Pos)                 </span></div>
<div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b"> 6164</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           </span></div>
<div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE_Pos        (5U)                                         </span></div>
<div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f"> 6166</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE_Msk        (0x1UL &lt;&lt; TIM_DIER_COMIE_Pos)                 </span></div>
<div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe"> 6167</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           </span></div>
<div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Pos          (6U)                                         </span></div>
<div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a"> 6169</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Msk          (0x1UL &lt;&lt; TIM_DIER_TIE_Pos)                   </span></div>
<div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 6170</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             </span></div>
<div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;<span class="preprocessor">#define TIM_DIER_BIE_Pos          (7U)                                         </span></div>
<div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982"> 6172</a></span>&#160;<span class="preprocessor">#define TIM_DIER_BIE_Msk          (0x1UL &lt;&lt; TIM_DIER_BIE_Pos)                   </span></div>
<div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a"> 6173</a></span>&#160;<span class="preprocessor">#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             </span></div>
<div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Pos          (8U)                                         </span></div>
<div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09"> 6175</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Msk          (0x1UL &lt;&lt; TIM_DIER_UDE_Pos)                   </span></div>
<div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811"> 6176</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             </span></div>
<div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Pos        (9U)                                         </span></div>
<div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22"> 6178</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC1DE_Pos)                 </span></div>
<div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd"> 6179</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           </span></div>
<div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Pos        (10U)                                        </span></div>
<div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d"> 6181</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC2DE_Pos)                 </span></div>
<div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e"> 6182</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           </span></div>
<div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Pos        (11U)                                        </span></div>
<div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"> 6184</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC3DE_Pos)                 </span></div>
<div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 6185</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           </span></div>
<div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Pos        (12U)                                        </span></div>
<div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba"> 6187</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC4DE_Pos)                 </span></div>
<div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614"> 6188</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           </span></div>
<div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE_Pos        (13U)                                        </span></div>
<div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6"> 6190</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE_Msk        (0x1UL &lt;&lt; TIM_DIER_COMDE_Pos)                 </span></div>
<div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc"> 6191</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           </span></div>
<div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Pos          (14U)                                        </span></div>
<div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020"> 6193</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Msk          (0x1UL &lt;&lt; TIM_DIER_TDE_Pos)                   </span></div>
<div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d"> 6194</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             </span></div>
<div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span></div>
<div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Pos            (0U)                                         </span></div>
<div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2"> 6198</a></span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Msk            (0x1UL &lt;&lt; TIM_SR_UIF_Pos)                     </span></div>
<div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 6199</a></span>&#160;<span class="preprocessor">#define TIM_SR_UIF                TIM_SR_UIF_Msk                               </span></div>
<div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Pos          (1U)                                         </span></div>
<div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5"> 6201</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC1IF_Pos)                   </span></div>
<div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9"> 6202</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             </span></div>
<div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Pos          (2U)                                         </span></div>
<div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902"> 6204</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC2IF_Pos)                   </span></div>
<div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8"> 6205</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             </span></div>
<div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Pos          (3U)                                         </span></div>
<div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54"> 6207</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC3IF_Pos)                   </span></div>
<div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2"> 6208</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             </span></div>
<div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Pos          (4U)                                         </span></div>
<div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442"> 6210</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC4IF_Pos)                   </span></div>
<div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac"> 6211</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             </span></div>
<div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor">#define TIM_SR_COMIF_Pos          (5U)                                         </span></div>
<div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337"> 6213</a></span>&#160;<span class="preprocessor">#define TIM_SR_COMIF_Msk          (0x1UL &lt;&lt; TIM_SR_COMIF_Pos)                   </span></div>
<div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a"> 6214</a></span>&#160;<span class="preprocessor">#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             </span></div>
<div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Pos            (6U)                                         </span></div>
<div class="line"><a name="l06216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a"> 6216</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Msk            (0x1UL &lt;&lt; TIM_SR_TIF_Pos)                     </span></div>
<div class="line"><a name="l06217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e"> 6217</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF                TIM_SR_TIF_Msk                               </span></div>
<div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;<span class="preprocessor">#define TIM_SR_BIF_Pos            (7U)                                         </span></div>
<div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826"> 6219</a></span>&#160;<span class="preprocessor">#define TIM_SR_BIF_Msk            (0x1UL &lt;&lt; TIM_SR_BIF_Pos)                     </span></div>
<div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097"> 6220</a></span>&#160;<span class="preprocessor">#define TIM_SR_BIF                TIM_SR_BIF_Msk                               </span></div>
<div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Pos          (9U)                                         </span></div>
<div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f"> 6222</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC1OF_Pos)                   </span></div>
<div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c"> 6223</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             </span></div>
<div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Pos          (10U)                                        </span></div>
<div class="line"><a name="l06225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4"> 6225</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC2OF_Pos)                   </span></div>
<div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050"> 6226</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             </span></div>
<div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Pos          (11U)                                        </span></div>
<div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d"> 6228</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC3OF_Pos)                   </span></div>
<div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358"> 6229</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             </span></div>
<div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Pos          (12U)                                        </span></div>
<div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5"> 6231</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC4OF_Pos)                   </span></div>
<div class="line"><a name="l06232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740"> 6232</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             </span></div>
<div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span></div>
<div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Pos            (0U)                                         </span></div>
<div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462"> 6236</a></span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Msk            (0x1UL &lt;&lt; TIM_EGR_UG_Pos)                     </span></div>
<div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91"> 6237</a></span>&#160;<span class="preprocessor">#define TIM_EGR_UG                TIM_EGR_UG_Msk                               </span></div>
<div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Pos          (1U)                                         </span></div>
<div class="line"><a name="l06239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3"> 6239</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC1G_Pos)                   </span></div>
<div class="line"><a name="l06240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a"> 6240</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             </span></div>
<div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Pos          (2U)                                         </span></div>
<div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67"> 6242</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC2G_Pos)                   </span></div>
<div class="line"><a name="l06243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055"> 6243</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             </span></div>
<div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Pos          (3U)                                         </span></div>
<div class="line"><a name="l06245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672"> 6245</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC3G_Pos)                   </span></div>
<div class="line"><a name="l06246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07"> 6246</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             </span></div>
<div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Pos          (4U)                                         </span></div>
<div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e"> 6248</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC4G_Pos)                   </span></div>
<div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 6249</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             </span></div>
<div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="preprocessor">#define TIM_EGR_COMG_Pos          (5U)                                         </span></div>
<div class="line"><a name="l06251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20"> 6251</a></span>&#160;<span class="preprocessor">#define TIM_EGR_COMG_Msk          (0x1UL &lt;&lt; TIM_EGR_COMG_Pos)                   </span></div>
<div class="line"><a name="l06252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b"> 6252</a></span>&#160;<span class="preprocessor">#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             </span></div>
<div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Pos            (6U)                                         </span></div>
<div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5"> 6254</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Msk            (0x1UL &lt;&lt; TIM_EGR_TG_Pos)                     </span></div>
<div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585"> 6255</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG                TIM_EGR_TG_Msk                               </span></div>
<div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="preprocessor">#define TIM_EGR_BG_Pos            (7U)                                         </span></div>
<div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941"> 6257</a></span>&#160;<span class="preprocessor">#define TIM_EGR_BG_Msk            (0x1UL &lt;&lt; TIM_EGR_BG_Pos)                     </span></div>
<div class="line"><a name="l06258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18"> 6258</a></span>&#160;<span class="preprocessor">#define TIM_EGR_BG                TIM_EGR_BG_Msk                               </span></div>
<div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span></div>
<div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Pos        (0U)                                         </span></div>
<div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80"> 6262</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Msk        (0x3UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div>
<div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb"> 6263</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           </span></div>
<div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d"> 6264</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_0          (0x1UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div>
<div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe"> 6265</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_1          (0x2UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div>
<div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Pos       (2U)                                         </span></div>
<div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626"> 6268</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1FE_Pos)                </span></div>
<div class="line"><a name="l06269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 6269</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          </span></div>
<div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Pos       (3U)                                         </span></div>
<div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02"> 6271</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1PE_Pos)                </span></div>
<div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 6272</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          </span></div>
<div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Pos        (4U)                                         </span></div>
<div class="line"><a name="l06275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1"> 6275</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Msk        (0x7UL &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div>
<div class="line"><a name="l06276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b"> 6276</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           </span></div>
<div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 6277</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_0          (0x1UL &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div>
<div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 6278</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_1          (0x2UL &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div>
<div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b"> 6279</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_2          (0x4UL &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div>
<div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Pos       (7U)                                         </span></div>
<div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045"> 6282</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1CE_Pos)                </span></div>
<div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba"> 6283</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          </span></div>
<div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Pos        (8U)                                         </span></div>
<div class="line"><a name="l06286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3"> 6286</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Msk        (0x3UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div>
<div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 6287</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           </span></div>
<div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874"> 6288</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_0          (0x1UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div>
<div class="line"><a name="l06289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 6289</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_1          (0x2UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div>
<div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Pos       (10U)                                        </span></div>
<div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569"> 6292</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2FE_Pos)                </span></div>
<div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 6293</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          </span></div>
<div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Pos       (11U)                                        </span></div>
<div class="line"><a name="l06295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395"> 6295</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2PE_Pos)                </span></div>
<div class="line"><a name="l06296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370"> 6296</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          </span></div>
<div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Pos        (12U)                                        </span></div>
<div class="line"><a name="l06299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb"> 6299</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Msk        (0x7UL &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div>
<div class="line"><a name="l06300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 6300</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           </span></div>
<div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c"> 6301</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_0          (0x1UL &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div>
<div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4"> 6302</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_1          (0x2UL &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div>
<div class="line"><a name="l06303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 6303</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_2          (0x4UL &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div>
<div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Pos       (15U)                                        </span></div>
<div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5"> 6306</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2CE_Pos)                </span></div>
<div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 6307</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          </span></div>
<div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160; </div>
<div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Pos      (2U)                                         </span></div>
<div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2"> 6312</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div>
<div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72"> 6313</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         </span></div>
<div class="line"><a name="l06314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d"> 6314</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_0        (0x1UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div>
<div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add"> 6315</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_1        (0x2UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div>
<div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Pos        (4U)                                         </span></div>
<div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13"> 6318</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Msk        (0xFUL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 6319</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           </span></div>
<div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6"> 6320</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_0          (0x1UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84"> 6321</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_1          (0x2UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b"> 6322</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_2          (0x4UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42"> 6323</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_3          (0x8UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Pos      (10U)                                        </span></div>
<div class="line"><a name="l06326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e"> 6326</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div>
<div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 6327</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         </span></div>
<div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 6328</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_0        (0x1UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div>
<div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841"> 6329</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_1        (0x2UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div>
<div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Pos        (12U)                                        </span></div>
<div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887"> 6332</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Msk        (0xFUL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb"> 6333</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           </span></div>
<div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f"> 6334</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_0          (0x1UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 6335</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_1          (0x2UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107"> 6336</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_2          (0x4UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8"> 6337</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_3          (0x8UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;<span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span></div>
<div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Pos        (0U)                                         </span></div>
<div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392"> 6341</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Msk        (0x3UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div>
<div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260"> 6342</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           </span></div>
<div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0"> 6343</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_0          (0x1UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div>
<div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc"> 6344</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_1          (0x2UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div>
<div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Pos       (2U)                                         </span></div>
<div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226"> 6347</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3FE_Pos)                </span></div>
<div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba"> 6348</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          </span></div>
<div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Pos       (3U)                                         </span></div>
<div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9"> 6350</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3PE_Pos)                </span></div>
<div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24"> 6351</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          </span></div>
<div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Pos        (4U)                                         </span></div>
<div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06"> 6354</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Msk        (0x7UL &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div>
<div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a"> 6355</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           </span></div>
<div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f"> 6356</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_0          (0x1UL &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div>
<div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8"> 6357</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_1          (0x2UL &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div>
<div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5"> 6358</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_2          (0x4UL &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div>
<div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Pos       (7U)                                         </span></div>
<div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942"> 6361</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3CE_Pos)                </span></div>
<div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a"> 6362</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          </span></div>
<div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Pos        (8U)                                         </span></div>
<div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b"> 6365</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Msk        (0x3UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div>
<div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048"> 6366</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           </span></div>
<div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499"> 6367</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_0          (0x1UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div>
<div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893"> 6368</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_1          (0x2UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div>
<div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Pos       (10U)                                        </span></div>
<div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880"> 6371</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4FE_Pos)                </span></div>
<div class="line"><a name="l06372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57"> 6372</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          </span></div>
<div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Pos       (11U)                                        </span></div>
<div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4"> 6374</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4PE_Pos)                </span></div>
<div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 6375</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          </span></div>
<div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Pos        (12U)                                        </span></div>
<div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f"> 6378</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Msk        (0x7UL &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div>
<div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 6379</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           </span></div>
<div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5"> 6380</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_0          (0x1UL &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div>
<div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af"> 6381</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_1          (0x2UL &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div>
<div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 6382</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_2          (0x4UL &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div>
<div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Pos       (15U)                                        </span></div>
<div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc"> 6385</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4CE_Pos)                </span></div>
<div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 6386</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          </span></div>
<div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160; </div>
<div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Pos      (2U)                                         </span></div>
<div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2"> 6391</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div>
<div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 6392</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         </span></div>
<div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c"> 6393</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_0        (0x1UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div>
<div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d"> 6394</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_1        (0x2UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div>
<div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Pos        (4U)                                         </span></div>
<div class="line"><a name="l06397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c"> 6397</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Msk        (0xFUL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd"> 6398</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           </span></div>
<div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 6399</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_0          (0x1UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a name="l06400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849"> 6400</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_1          (0x2UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 6401</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_2          (0x4UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 6402</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_3          (0x8UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Pos      (10U)                                        </span></div>
<div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4"> 6405</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div>
<div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 6406</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         </span></div>
<div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4"> 6407</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_0        (0x1UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div>
<div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66"> 6408</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_1        (0x2UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div>
<div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Pos        (12U)                                        </span></div>
<div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c"> 6411</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Msk        (0xFUL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e"> 6412</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           </span></div>
<div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 6413</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_0          (0x1UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85"> 6414</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_1          (0x2UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c"> 6415</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_2          (0x4UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09"> 6416</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_3          (0x8UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span></div>
<div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Pos         (0U)                                         </span></div>
<div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c"> 6420</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC1E_Pos)                  </span></div>
<div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 6421</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            </span></div>
<div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Pos         (1U)                                         </span></div>
<div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f"> 6423</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC1P_Pos)                  </span></div>
<div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291"> 6424</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            </span></div>
<div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE_Pos        (2U)                                         </span></div>
<div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6"> 6426</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC1NE_Pos)                 </span></div>
<div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e"> 6427</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           </span></div>
<div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Pos        (3U)                                         </span></div>
<div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700"> 6429</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC1NP_Pos)                 </span></div>
<div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36"> 6430</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           </span></div>
<div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Pos         (4U)                                         </span></div>
<div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215"> 6432</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC2E_Pos)                  </span></div>
<div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c"> 6433</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            </span></div>
<div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Pos         (5U)                                         </span></div>
<div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1"> 6435</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC2P_Pos)                  </span></div>
<div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912"> 6436</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            </span></div>
<div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE_Pos        (6U)                                         </span></div>
<div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b"> 6438</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC2NE_Pos)                 </span></div>
<div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156"> 6439</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           </span></div>
<div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Pos        (7U)                                         </span></div>
<div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70"> 6441</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC2NP_Pos)                 </span></div>
<div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f"> 6442</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           </span></div>
<div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Pos         (8U)                                         </span></div>
<div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08"> 6444</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC3E_Pos)                  </span></div>
<div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 6445</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            </span></div>
<div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Pos         (9U)                                         </span></div>
<div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6"> 6447</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC3P_Pos)                  </span></div>
<div class="line"><a name="l06448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 6448</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            </span></div>
<div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE_Pos        (10U)                                        </span></div>
<div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3"> 6450</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC3NE_Pos)                 </span></div>
<div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa"> 6451</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           </span></div>
<div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Pos        (11U)                                        </span></div>
<div class="line"><a name="l06453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f"> 6453</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC3NP_Pos)                 </span></div>
<div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521"> 6454</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           </span></div>
<div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Pos         (12U)                                        </span></div>
<div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05"> 6456</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC4E_Pos)                  </span></div>
<div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621"> 6457</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            </span></div>
<div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Pos         (13U)                                        </span></div>
<div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7"> 6459</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC4P_Pos)                  </span></div>
<div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 6460</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            </span></div>
<div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP_Pos        (15U)                                        </span></div>
<div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e"> 6462</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC4NP_Pos)                 </span></div>
<div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260"> 6463</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           </span></div>
<div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span></div>
<div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Pos           (0U)                                             </span></div>
<div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0"> 6467</a></span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL &lt;&lt; TIM_CNT_CNT_Pos)                 </span></div>
<div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc"> 6468</a></span>&#160;<span class="preprocessor">#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                                  </span></div>
<div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span></div>
<div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Pos           (0U)                                         </span></div>
<div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df"> 6472</a></span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Msk           (0xFFFFUL &lt;&lt; TIM_PSC_PSC_Pos)                 </span></div>
<div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35"> 6473</a></span>&#160;<span class="preprocessor">#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              </span></div>
<div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span></div>
<div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Pos           (0U)                                         </span></div>
<div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3"> 6477</a></span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL &lt;&lt; TIM_ARR_ARR_Pos)             </span></div>
<div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9"> 6478</a></span>&#160;<span class="preprocessor">#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              </span></div>
<div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;<span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span></div>
<div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="preprocessor">#define TIM_RCR_REP_Pos           (0U)                                         </span></div>
<div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc"> 6482</a></span>&#160;<span class="preprocessor">#define TIM_RCR_REP_Msk           (0xFFUL &lt;&lt; TIM_RCR_REP_Pos)                   </span></div>
<div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7"> 6483</a></span>&#160;<span class="preprocessor">#define TIM_RCR_REP               TIM_RCR_REP_Msk                              </span></div>
<div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span></div>
<div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Pos         (0U)                                         </span></div>
<div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb"> 6487</a></span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Msk         (0xFFFFUL &lt;&lt; TIM_CCR1_CCR1_Pos)               </span></div>
<div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0"> 6488</a></span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            </span></div>
<div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span></div>
<div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Pos         (0U)                                         </span></div>
<div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1"> 6492</a></span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Msk         (0xFFFFUL &lt;&lt; TIM_CCR2_CCR2_Pos)               </span></div>
<div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 6493</a></span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            </span></div>
<div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span></div>
<div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Pos         (0U)                                         </span></div>
<div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024"> 6497</a></span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Msk         (0xFFFFUL &lt;&lt; TIM_CCR3_CCR3_Pos)               </span></div>
<div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1"> 6498</a></span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            </span></div>
<div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span></div>
<div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Pos         (0U)                                         </span></div>
<div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f"> 6502</a></span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Msk         (0xFFFFUL &lt;&lt; TIM_CCR4_CCR4_Pos)               </span></div>
<div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca"> 6503</a></span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            </span></div>
<div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;<span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span></div>
<div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_Pos          (0U)                                         </span></div>
<div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875"> 6507</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_Msk          (0xFFUL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67"> 6508</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             </span></div>
<div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc"> 6509</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_0            (0x01UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d"> 6510</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_1            (0x02UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c"> 6511</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_2            (0x04UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43"> 6512</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_3            (0x08UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213"> 6513</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_4            (0x10UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f"> 6514</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_5            (0x20UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e"> 6515</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_6            (0x40UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b"> 6516</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_7            (0x80UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_Pos         (8U)                                         </span></div>
<div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82"> 6519</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_Msk         (0x3UL &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div>
<div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651"> 6520</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            </span></div>
<div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf"> 6521</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_0           (0x1UL &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div>
<div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee"> 6522</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_1           (0x2UL &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div>
<div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI_Pos         (10U)                                        </span></div>
<div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420"> 6525</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI_Msk         (0x1UL &lt;&lt; TIM_BDTR_OSSI_Pos)                  </span></div>
<div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a"> 6526</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            </span></div>
<div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR_Pos         (11U)                                        </span></div>
<div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c"> 6528</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR_Msk         (0x1UL &lt;&lt; TIM_BDTR_OSSR_Pos)                  </span></div>
<div class="line"><a name="l06529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e"> 6529</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            </span></div>
<div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE_Pos          (12U)                                        </span></div>
<div class="line"><a name="l06531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415"> 6531</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE_Msk          (0x1UL &lt;&lt; TIM_BDTR_BKE_Pos)                   </span></div>
<div class="line"><a name="l06532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8"> 6532</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             </span></div>
<div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP_Pos          (13U)                                        </span></div>
<div class="line"><a name="l06534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130"> 6534</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP_Msk          (0x1UL &lt;&lt; TIM_BDTR_BKP_Pos)                   </span></div>
<div class="line"><a name="l06535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e"> 6535</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             </span></div>
<div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE_Pos          (14U)                                        </span></div>
<div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda"> 6537</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE_Msk          (0x1UL &lt;&lt; TIM_BDTR_AOE_Pos)                   </span></div>
<div class="line"><a name="l06538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509"> 6538</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             </span></div>
<div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE_Pos          (15U)                                        </span></div>
<div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e"> 6540</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE_Msk          (0x1UL &lt;&lt; TIM_BDTR_MOE_Pos)                   </span></div>
<div class="line"><a name="l06541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc"> 6541</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             </span></div>
<div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;<span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span></div>
<div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Pos           (0U)                                         </span></div>
<div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d"> 6545</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Msk           (0x1FUL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 6546</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              </span></div>
<div class="line"><a name="l06547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 6547</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_0             (0x01UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a name="l06548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e"> 6548</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_1             (0x02UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1"> 6549</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_2             (0x04UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430"> 6550</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_3             (0x08UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc"> 6551</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_4             (0x10UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Pos           (8U)                                         </span></div>
<div class="line"><a name="l06554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068"> 6554</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Msk           (0x1FUL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb"> 6555</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              </span></div>
<div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9"> 6556</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_0             (0x01UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea"> 6557</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_1             (0x02UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a name="l06558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c"> 6558</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_2             (0x04UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03"> 6559</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_3             (0x08UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9"> 6560</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_4             (0x10UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span></div>
<div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Pos         (0U)                                         </span></div>
<div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a"> 6564</a></span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Msk         (0xFFFFUL &lt;&lt; TIM_DMAR_DMAB_Pos)               </span></div>
<div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83"> 6565</a></span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            </span></div>
<div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;<span class="comment">/*******************  Bit definition for TIM_OR register  *********************/</span></div>
<div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;<span class="preprocessor">#define TIM_OR_TI1_RMP_Pos        (0U)                                          </span></div>
<div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8ec8a0faf4bc51e04f909e3b13708e"> 6569</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI1_RMP_Msk        (0x3UL &lt;&lt; TIM_OR_TI1_RMP_Pos)                 </span></div>
<div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd0ec0e64e354c9670015c91aaf54c2e"> 6570</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI1_RMP            TIM_OR_TI1_RMP_Msk                           </span></div>
<div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59fa1246d851959d5231b5b0796fd3a5"> 6571</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI1_RMP_0          (0x1UL &lt;&lt; TIM_OR_TI1_RMP_Pos)                 </span></div>
<div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98d9cdc55111a548e48df0819922852b"> 6572</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI1_RMP_1          (0x2UL &lt;&lt; TIM_OR_TI1_RMP_Pos)                 </span></div>
<div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP_Pos        (6U)                                         </span></div>
<div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef046d565911337566adcc67904847ea"> 6575</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP_Msk        (0x3UL &lt;&lt; TIM_OR_TI4_RMP_Pos)                 </span></div>
<div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2916847c3545c06578d7ba8c381a4c20"> 6576</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP            TIM_OR_TI4_RMP_Msk                           </span></div>
<div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aea4f8a0abedbf08bb1e686933c1120"> 6577</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP_0          (0x1UL &lt;&lt; TIM_OR_TI4_RMP_Pos)                 </span></div>
<div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2a46aa18f15f2074b93233a18e85629"> 6578</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP_1          (0x2UL &lt;&lt; TIM_OR_TI4_RMP_Pos)                 </span></div>
<div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP_Pos       (10U)                                        </span></div>
<div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc0672804e61da192e6063e0bb82ed3"> 6580</a></span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP_Msk       (0x3UL &lt;&lt; TIM_OR_ITR1_RMP_Pos)                </span></div>
<div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f413eac7f503dfddc9a9914efa555ac"> 6581</a></span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP           TIM_OR_ITR1_RMP_Msk                          </span></div>
<div class="line"><a name="l06582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7141f22c81a83134d9bb35cdeca5549"> 6582</a></span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP_0         (0x1UL &lt;&lt; TIM_OR_ITR1_RMP_Pos)                </span></div>
<div class="line"><a name="l06583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba54d02d962d04d2bdf16df11c7ccd0"> 6583</a></span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP_1         (0x2UL &lt;&lt; TIM_OR_ITR1_RMP_Pos)                </span></div>
<div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;<span class="comment">/*         Universal Synchronous Asynchronous Receiver Transmitter            */</span></div>
<div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;<span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span></div>
<div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;<span class="preprocessor">#define USART_SR_PE_Pos               (0U)                                     </span></div>
<div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b7f81b87e70796a8cffaae0eb9ba9a"> 6593</a></span>&#160;<span class="preprocessor">#define USART_SR_PE_Msk               (0x1UL &lt;&lt; USART_SR_PE_Pos)                </span></div>
<div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14"> 6594</a></span>&#160;<span class="preprocessor">#define USART_SR_PE                   USART_SR_PE_Msk                          </span></div>
<div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="preprocessor">#define USART_SR_FE_Pos               (1U)                                     </span></div>
<div class="line"><a name="l06596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3050686c973903a8821196e0a7166f3"> 6596</a></span>&#160;<span class="preprocessor">#define USART_SR_FE_Msk               (0x1UL &lt;&lt; USART_SR_FE_Pos)                </span></div>
<div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804"> 6597</a></span>&#160;<span class="preprocessor">#define USART_SR_FE                   USART_SR_FE_Msk                          </span></div>
<div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;<span class="preprocessor">#define USART_SR_NE_Pos               (2U)                                     </span></div>
<div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4150c4eff1939e0c1c474dce82ed76bf"> 6599</a></span>&#160;<span class="preprocessor">#define USART_SR_NE_Msk               (0x1UL &lt;&lt; USART_SR_NE_Pos)                </span></div>
<div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572"> 6600</a></span>&#160;<span class="preprocessor">#define USART_SR_NE                   USART_SR_NE_Msk                          </span></div>
<div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="preprocessor">#define USART_SR_ORE_Pos              (3U)                                     </span></div>
<div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga654b0cd0fb1fdf02de8f1af223eca9d5"> 6602</a></span>&#160;<span class="preprocessor">#define USART_SR_ORE_Msk              (0x1UL &lt;&lt; USART_SR_ORE_Pos)               </span></div>
<div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558"> 6603</a></span>&#160;<span class="preprocessor">#define USART_SR_ORE                  USART_SR_ORE_Msk                         </span></div>
<div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="preprocessor">#define USART_SR_IDLE_Pos             (4U)                                     </span></div>
<div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2b2420f9c84d2adbb47dce8d0e65497"> 6605</a></span>&#160;<span class="preprocessor">#define USART_SR_IDLE_Msk             (0x1UL &lt;&lt; USART_SR_IDLE_Pos)              </span></div>
<div class="line"><a name="l06606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f"> 6606</a></span>&#160;<span class="preprocessor">#define USART_SR_IDLE                 USART_SR_IDLE_Msk                        </span></div>
<div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="preprocessor">#define USART_SR_RXNE_Pos             (5U)                                     </span></div>
<div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64611f0aa4ba3dcafb6d934e831279e9"> 6608</a></span>&#160;<span class="preprocessor">#define USART_SR_RXNE_Msk             (0x1UL &lt;&lt; USART_SR_RXNE_Pos)              </span></div>
<div class="line"><a name="l06609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836"> 6609</a></span>&#160;<span class="preprocessor">#define USART_SR_RXNE                 USART_SR_RXNE_Msk                        </span></div>
<div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;<span class="preprocessor">#define USART_SR_TC_Pos               (6U)                                     </span></div>
<div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga972584d838f708691ef3c153ad8233ac"> 6611</a></span>&#160;<span class="preprocessor">#define USART_SR_TC_Msk               (0x1UL &lt;&lt; USART_SR_TC_Pos)                </span></div>
<div class="line"><a name="l06612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1"> 6612</a></span>&#160;<span class="preprocessor">#define USART_SR_TC                   USART_SR_TC_Msk                          </span></div>
<div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="preprocessor">#define USART_SR_TXE_Pos              (7U)                                     </span></div>
<div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe75a9021a84919f6c1ea3e3c08a23e0"> 6614</a></span>&#160;<span class="preprocessor">#define USART_SR_TXE_Msk              (0x1UL &lt;&lt; USART_SR_TXE_Pos)               </span></div>
<div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980"> 6615</a></span>&#160;<span class="preprocessor">#define USART_SR_TXE                  USART_SR_TXE_Msk                         </span></div>
<div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;<span class="preprocessor">#define USART_SR_LBD_Pos              (8U)                                     </span></div>
<div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga233a2963e3a24a14f98865224183d93d"> 6617</a></span>&#160;<span class="preprocessor">#define USART_SR_LBD_Msk              (0x1UL &lt;&lt; USART_SR_LBD_Pos)               </span></div>
<div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628"> 6618</a></span>&#160;<span class="preprocessor">#define USART_SR_LBD                  USART_SR_LBD_Msk                         </span></div>
<div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;<span class="preprocessor">#define USART_SR_CTS_Pos              (9U)                                     </span></div>
<div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d241b440c4595aac4bdf1ffee9c22f9"> 6620</a></span>&#160;<span class="preprocessor">#define USART_SR_CTS_Msk              (0x1UL &lt;&lt; USART_SR_CTS_Pos)               </span></div>
<div class="line"><a name="l06621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541"> 6621</a></span>&#160;<span class="preprocessor">#define USART_SR_CTS                  USART_SR_CTS_Msk                         </span></div>
<div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;<span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span></div>
<div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;<span class="preprocessor">#define USART_DR_DR_Pos               (0U)                                     </span></div>
<div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911912bd628fd1fc33a1d8819d27e81f"> 6625</a></span>&#160;<span class="preprocessor">#define USART_DR_DR_Msk               (0x1FFUL &lt;&lt; USART_DR_DR_Pos)              </span></div>
<div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff"> 6626</a></span>&#160;<span class="preprocessor">#define USART_DR_DR                   USART_DR_DR_Msk                          </span></div>
<div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;<span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span></div>
<div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Fraction_Pos    (0U)                                     </span></div>
<div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc35155a1120da23f3fc72cb26b4aea"> 6630</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Fraction_Msk    (0xFUL &lt;&lt; USART_BRR_DIV_Fraction_Pos)     </span></div>
<div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046"> 6631</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Fraction        USART_BRR_DIV_Fraction_Msk               </span></div>
<div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Mantissa_Pos    (4U)                                     </span></div>
<div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace4259fb84cf5a9096ad62cd2453d28e"> 6633</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Mantissa_Msk    (0xFFFUL &lt;&lt; USART_BRR_DIV_Mantissa_Pos)   </span></div>
<div class="line"><a name="l06634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e"> 6634</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Mantissa        USART_BRR_DIV_Mantissa_Msk               </span></div>
<div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;<span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div>
<div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;<span class="preprocessor">#define USART_CR1_SBK_Pos             (0U)                                     </span></div>
<div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f06150e7efb4ee5858a0863c0af36e1"> 6638</a></span>&#160;<span class="preprocessor">#define USART_CR1_SBK_Msk             (0x1UL &lt;&lt; USART_CR1_SBK_Pos)              </span></div>
<div class="line"><a name="l06639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1"> 6639</a></span>&#160;<span class="preprocessor">#define USART_CR1_SBK                 USART_CR1_SBK_Msk                        </span></div>
<div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;<span class="preprocessor">#define USART_CR1_RWU_Pos             (1U)                                     </span></div>
<div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0cafa55c289e39145287325f9d7cf4"> 6641</a></span>&#160;<span class="preprocessor">#define USART_CR1_RWU_Msk             (0x1UL &lt;&lt; USART_CR1_RWU_Pos)              </span></div>
<div class="line"><a name="l06642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b"> 6642</a></span>&#160;<span class="preprocessor">#define USART_CR1_RWU                 USART_CR1_RWU_Msk                        </span></div>
<div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="preprocessor">#define USART_CR1_RE_Pos              (2U)                                     </span></div>
<div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682"> 6644</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE_Msk              (0x1UL &lt;&lt; USART_CR1_RE_Pos)               </span></div>
<div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb"> 6645</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE                  USART_CR1_RE_Msk                         </span></div>
<div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;<span class="preprocessor">#define USART_CR1_TE_Pos              (3U)                                     </span></div>
<div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce"> 6647</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE_Msk              (0x1UL &lt;&lt; USART_CR1_TE_Pos)               </span></div>
<div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622"> 6648</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE                  USART_CR1_TE_Msk                         </span></div>
<div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Pos          (4U)                                     </span></div>
<div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa"> 6650</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Msk          (0x1UL &lt;&lt; USART_CR1_IDLEIE_Pos)           </span></div>
<div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8"> 6651</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE              USART_CR1_IDLEIE_Msk                     </span></div>
<div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Pos          (5U)                                     </span></div>
<div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543"> 6653</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Msk          (0x1UL &lt;&lt; USART_CR1_RXNEIE_Pos)           </span></div>
<div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04"> 6654</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE              USART_CR1_RXNEIE_Msk                     </span></div>
<div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Pos            (6U)                                     </span></div>
<div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7"> 6656</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Msk            (0x1UL &lt;&lt; USART_CR1_TCIE_Pos)             </span></div>
<div class="line"><a name="l06657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e"> 6657</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE                USART_CR1_TCIE_Msk                       </span></div>
<div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Pos           (7U)                                     </span></div>
<div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5"> 6659</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Msk           (0x1UL &lt;&lt; USART_CR1_TXEIE_Pos)            </span></div>
<div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9"> 6660</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE               USART_CR1_TXEIE_Msk                      </span></div>
<div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Pos            (8U)                                     </span></div>
<div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1"> 6662</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Msk            (0x1UL &lt;&lt; USART_CR1_PEIE_Pos)             </span></div>
<div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875"> 6663</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE                USART_CR1_PEIE_Msk                       </span></div>
<div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;<span class="preprocessor">#define USART_CR1_PS_Pos              (9U)                                     </span></div>
<div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e"> 6665</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS_Msk              (0x1UL &lt;&lt; USART_CR1_PS_Pos)               </span></div>
<div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 6666</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS                  USART_CR1_PS_Msk                         </span></div>
<div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Pos             (10U)                                    </span></div>
<div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1"> 6668</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Msk             (0x1UL &lt;&lt; USART_CR1_PCE_Pos)              </span></div>
<div class="line"><a name="l06669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074"> 6669</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE                 USART_CR1_PCE_Msk                        </span></div>
<div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Pos            (11U)                                    </span></div>
<div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6"> 6671</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Msk            (0x1UL &lt;&lt; USART_CR1_WAKE_Pos)             </span></div>
<div class="line"><a name="l06672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d"> 6672</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE                USART_CR1_WAKE_Msk                       </span></div>
<div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;<span class="preprocessor">#define USART_CR1_M_Pos               (12U)                                    </span></div>
<div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634"> 6674</a></span>&#160;<span class="preprocessor">#define USART_CR1_M_Msk               (0x1UL &lt;&lt; USART_CR1_M_Pos)                </span></div>
<div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 6675</a></span>&#160;<span class="preprocessor">#define USART_CR1_M                   USART_CR1_M_Msk                          </span></div>
<div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;<span class="preprocessor">#define USART_CR1_UE_Pos              (13U)                                    </span></div>
<div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83"> 6677</a></span>&#160;<span class="preprocessor">#define USART_CR1_UE_Msk              (0x1UL &lt;&lt; USART_CR1_UE_Pos)               </span></div>
<div class="line"><a name="l06678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947"> 6678</a></span>&#160;<span class="preprocessor">#define USART_CR1_UE                  USART_CR1_UE_Msk                         </span></div>
<div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;<span class="preprocessor">#define USART_CR1_OVER8_Pos           (15U)                                    </span></div>
<div class="line"><a name="l06680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02"> 6680</a></span>&#160;<span class="preprocessor">#define USART_CR1_OVER8_Msk           (0x1UL &lt;&lt; USART_CR1_OVER8_Pos)            </span></div>
<div class="line"><a name="l06681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2"> 6681</a></span>&#160;<span class="preprocessor">#define USART_CR1_OVER8               USART_CR1_OVER8_Msk                      </span></div>
<div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;<span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span></div>
<div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Pos             (0U)                                     </span></div>
<div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28"> 6685</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Msk             (0xFUL &lt;&lt; USART_CR2_ADD_Pos)              </span></div>
<div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3"> 6686</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD                 USART_CR2_ADD_Msk                        </span></div>
<div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;<span class="preprocessor">#define USART_CR2_LBDL_Pos            (5U)                                     </span></div>
<div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5"> 6688</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDL_Msk            (0x1UL &lt;&lt; USART_CR2_LBDL_Pos)             </span></div>
<div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed"> 6689</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDL                USART_CR2_LBDL_Msk                       </span></div>
<div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE_Pos           (6U)                                     </span></div>
<div class="line"><a name="l06691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b"> 6691</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE_Msk           (0x1UL &lt;&lt; USART_CR2_LBDIE_Pos)            </span></div>
<div class="line"><a name="l06692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4"> 6692</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE               USART_CR2_LBDIE_Msk                      </span></div>
<div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Pos            (8U)                                     </span></div>
<div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94"> 6694</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Msk            (0x1UL &lt;&lt; USART_CR2_LBCL_Pos)             </span></div>
<div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e"> 6695</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL                USART_CR2_LBCL_Msk                       </span></div>
<div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Pos            (9U)                                     </span></div>
<div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34"> 6697</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Msk            (0x1UL &lt;&lt; USART_CR2_CPHA_Pos)             </span></div>
<div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb"> 6698</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA                USART_CR2_CPHA_Msk                       </span></div>
<div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Pos            (10U)                                    </span></div>
<div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a"> 6700</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Msk            (0x1UL &lt;&lt; USART_CR2_CPOL_Pos)             </span></div>
<div class="line"><a name="l06701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 6701</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL                USART_CR2_CPOL_Msk                       </span></div>
<div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Pos           (11U)                                    </span></div>
<div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2"> 6703</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Msk           (0x1UL &lt;&lt; USART_CR2_CLKEN_Pos)            </span></div>
<div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853"> 6704</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN               USART_CR2_CLKEN_Msk                      </span></div>
<div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Pos            (12U)                                    </span></div>
<div class="line"><a name="l06707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c"> 6707</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Msk            (0x3UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6"> 6708</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP                USART_CR2_STOP_Msk                       </span></div>
<div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 6709</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_0              (0x1UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b"> 6710</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_1              (0x2UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="preprocessor">#define USART_CR2_LINEN_Pos           (14U)                                    </span></div>
<div class="line"><a name="l06713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8"> 6713</a></span>&#160;<span class="preprocessor">#define USART_CR2_LINEN_Msk           (0x1UL &lt;&lt; USART_CR2_LINEN_Pos)            </span></div>
<div class="line"><a name="l06714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef"> 6714</a></span>&#160;<span class="preprocessor">#define USART_CR2_LINEN               USART_CR2_LINEN_Msk                      </span></div>
<div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;<span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span></div>
<div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Pos             (0U)                                     </span></div>
<div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0"> 6718</a></span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Msk             (0x1UL &lt;&lt; USART_CR3_EIE_Pos)              </span></div>
<div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0"> 6719</a></span>&#160;<span class="preprocessor">#define USART_CR3_EIE                 USART_CR3_EIE_Msk                        </span></div>
<div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="preprocessor">#define USART_CR3_IREN_Pos            (1U)                                     </span></div>
<div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c"> 6721</a></span>&#160;<span class="preprocessor">#define USART_CR3_IREN_Msk            (0x1UL &lt;&lt; USART_CR3_IREN_Pos)             </span></div>
<div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd"> 6722</a></span>&#160;<span class="preprocessor">#define USART_CR3_IREN                USART_CR3_IREN_Msk                       </span></div>
<div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;<span class="preprocessor">#define USART_CR3_IRLP_Pos            (2U)                                     </span></div>
<div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633"> 6724</a></span>&#160;<span class="preprocessor">#define USART_CR3_IRLP_Msk            (0x1UL &lt;&lt; USART_CR3_IRLP_Pos)             </span></div>
<div class="line"><a name="l06725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80"> 6725</a></span>&#160;<span class="preprocessor">#define USART_CR3_IRLP                USART_CR3_IRLP_Msk                       </span></div>
<div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Pos           (3U)                                     </span></div>
<div class="line"><a name="l06727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d"> 6727</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Msk           (0x1UL &lt;&lt; USART_CR3_HDSEL_Pos)            </span></div>
<div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01"> 6728</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL               USART_CR3_HDSEL_Msk                      </span></div>
<div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;<span class="preprocessor">#define USART_CR3_NACK_Pos            (4U)                                     </span></div>
<div class="line"><a name="l06730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a"> 6730</a></span>&#160;<span class="preprocessor">#define USART_CR3_NACK_Msk            (0x1UL &lt;&lt; USART_CR3_NACK_Pos)             </span></div>
<div class="line"><a name="l06731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c"> 6731</a></span>&#160;<span class="preprocessor">#define USART_CR3_NACK                USART_CR3_NACK_Msk                       </span></div>
<div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;<span class="preprocessor">#define USART_CR3_SCEN_Pos            (5U)                                     </span></div>
<div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8"> 6733</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCEN_Msk            (0x1UL &lt;&lt; USART_CR3_SCEN_Pos)             </span></div>
<div class="line"><a name="l06734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27"> 6734</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCEN                USART_CR3_SCEN_Msk                       </span></div>
<div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Pos            (6U)                                     </span></div>
<div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf"> 6736</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Msk            (0x1UL &lt;&lt; USART_CR3_DMAR_Pos)             </span></div>
<div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a"> 6737</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR                USART_CR3_DMAR_Msk                       </span></div>
<div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Pos            (7U)                                     </span></div>
<div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29"> 6739</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Msk            (0x1UL &lt;&lt; USART_CR3_DMAT_Pos)             </span></div>
<div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993"> 6740</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT                USART_CR3_DMAT_Msk                       </span></div>
<div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Pos            (8U)                                     </span></div>
<div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152"> 6742</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Msk            (0x1UL &lt;&lt; USART_CR3_RTSE_Pos)             </span></div>
<div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 6743</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE                USART_CR3_RTSE_Msk                       </span></div>
<div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Pos            (9U)                                     </span></div>
<div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4"> 6745</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Msk            (0x1UL &lt;&lt; USART_CR3_CTSE_Pos)             </span></div>
<div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265"> 6746</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE                USART_CR3_CTSE_Msk                       </span></div>
<div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Pos           (10U)                                    </span></div>
<div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc"> 6748</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Msk           (0x1UL &lt;&lt; USART_CR3_CTSIE_Pos)            </span></div>
<div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 6749</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE               USART_CR3_CTSIE_Msk                      </span></div>
<div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT_Pos          (11U)                                    </span></div>
<div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac"> 6751</a></span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT_Msk          (0x1UL &lt;&lt; USART_CR3_ONEBIT_Pos)           </span></div>
<div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826"> 6752</a></span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT              USART_CR3_ONEBIT_Msk                     </span></div>
<div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;<span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span></div>
<div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Pos            (0U)                                     </span></div>
<div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588"> 6756</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Msk            (0xFFUL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 6757</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC                USART_GTPR_PSC_Msk                       </span></div>
<div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb"> 6758</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_0              (0x01UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b"> 6759</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_1              (0x02UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"> 6760</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_2              (0x04UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486"> 6761</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_3              (0x08UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a"> 6762</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_4              (0x10UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b"> 6763</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_5              (0x20UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a name="l06764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a"> 6764</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_6              (0x40UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc"> 6765</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_7              (0x80UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Pos             (8U)                                     </span></div>
<div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780"> 6768</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Msk             (0xFFUL &lt;&lt; USART_GTPR_GT_Pos)             </span></div>
<div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b"> 6769</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT                 USART_GTPR_GT_Msk                        </span></div>
<div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;<span class="comment">/*                            Window WATCHDOG                                 */</span></div>
<div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div>
<div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;<span class="preprocessor">#define WWDG_CR_T_Pos           (0U)                                           </span></div>
<div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed"> 6778</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_Msk           (0x7FUL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70"> 6779</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T               WWDG_CR_T_Msk                                  </span></div>
<div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c"> 6780</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_0             (0x01UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409"> 6781</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_1             (0x02UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229"> 6782</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_2             (0x04UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930"> 6783</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_3             (0x08UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe"> 6784</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_4             (0x10UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64"> 6785</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_5             (0x20UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632"> 6786</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_6             (0x40UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l06788"></a><span class="lineno"> 6788</span>&#160;<span class="preprocessor">#define  WWDG_CR_T0                          WWDG_CR_T_0</span></div>
<div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;<span class="preprocessor">#define  WWDG_CR_T1                          WWDG_CR_T_1</span></div>
<div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;<span class="preprocessor">#define  WWDG_CR_T2                          WWDG_CR_T_2</span></div>
<div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;<span class="preprocessor">#define  WWDG_CR_T3                          WWDG_CR_T_3</span></div>
<div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;<span class="preprocessor">#define  WWDG_CR_T4                          WWDG_CR_T_4</span></div>
<div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;<span class="preprocessor">#define  WWDG_CR_T5                          WWDG_CR_T_5</span></div>
<div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;<span class="preprocessor">#define  WWDG_CR_T6                          WWDG_CR_T_6</span></div>
<div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160; </div>
<div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Pos        (7U)                                           </span></div>
<div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390"> 6797</a></span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Msk        (0x1UL &lt;&lt; WWDG_CR_WDGA_Pos)                     </span></div>
<div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f"> 6798</a></span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               </span></div>
<div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span></div>
<div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Pos          (0U)                                           </span></div>
<div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d"> 6802</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Msk          (0x7FUL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 6803</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 </span></div>
<div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d"> 6804</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_0            (0x01UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a name="l06805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3"> 6805</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_1            (0x02UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d"> 6806</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_2            (0x04UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99"> 6807</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_3            (0x08UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7"> 6808</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_4            (0x10UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9"> 6809</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_5            (0x20UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17"> 6810</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_6            (0x40UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0                         WWDG_CFR_W_0</span></div>
<div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1                         WWDG_CFR_W_1</span></div>
<div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2                         WWDG_CFR_W_2</span></div>
<div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3                         WWDG_CFR_W_3</span></div>
<div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4                         WWDG_CFR_W_4</span></div>
<div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5                         WWDG_CFR_W_5</span></div>
<div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6                         WWDG_CFR_W_6</span></div>
<div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160; </div>
<div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Pos      (7U)                                           </span></div>
<div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64"> 6821</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Msk      (0x3UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div>
<div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638"> 6822</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             </span></div>
<div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695"> 6823</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_0        (0x1UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div>
<div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401"> 6824</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_1        (0x2UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div>
<div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0                     WWDG_CFR_WDGTB_0</span></div>
<div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1                     WWDG_CFR_WDGTB_1</span></div>
<div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160; </div>
<div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Pos        (9U)                                           </span></div>
<div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117"> 6830</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Msk        (0x1UL &lt;&lt; WWDG_CFR_EWI_Pos)                     </span></div>
<div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9"> 6831</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               </span></div>
<div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span></div>
<div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Pos        (0U)                                           </span></div>
<div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c"> 6835</a></span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Msk        (0x1UL &lt;&lt; WWDG_SR_EWIF_Pos)                     </span></div>
<div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69"> 6836</a></span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               </span></div>
<div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;<span class="comment">/*                                DBG                                         */</span></div>
<div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_IDCODE register  *************/</span></div>
<div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Pos                     (0U)                      </span></div>
<div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33"> 6846</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Msk                     (0xFFFUL &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos) </span></div>
<div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID                         DBGMCU_IDCODE_DEV_ID_Msk  </span></div>
<div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Pos                     (16U)                     </span></div>
<div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258"> 6849</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Msk                     (0xFFFFUL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID                         DBGMCU_IDCODE_REV_ID_Msk  </span></div>
<div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160; </div>
<div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_CR register  *****************/</span></div>
<div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Pos                      (0U)                      </span></div>
<div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61"> 6854</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Msk                      (0x1UL &lt;&lt; DBGMCU_CR_DBG_SLEEP_Pos) </span></div>
<div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP                          DBGMCU_CR_DBG_SLEEP_Msk   </span></div>
<div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Pos                       (1U)                      </span></div>
<div class="line"><a name="l06857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349"> 6857</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Msk                       (0x1UL &lt;&lt; DBGMCU_CR_DBG_STOP_Pos) </span></div>
<div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP                           DBGMCU_CR_DBG_STOP_Msk    </span></div>
<div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Pos                    (2U)                      </span></div>
<div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff"> 6860</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Msk                    (0x1UL &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos) </span></div>
<div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY                        DBGMCU_CR_DBG_STANDBY_Msk </span></div>
<div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Pos                     (5U)                      </span></div>
<div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18007dc2c11d41a5dc449e37cb8c0c56"> 6863</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Msk                     (0x1UL &lt;&lt; DBGMCU_CR_TRACE_IOEN_Pos) </span></div>
<div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN                         DBGMCU_CR_TRACE_IOEN_Msk  </span></div>
<div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160; </div>
<div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Pos                     (6U)                      </span></div>
<div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad641a08b344645d47a0789ffa25d7079"> 6867</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Msk                     (0x3UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE                         DBGMCU_CR_TRACE_MODE_Msk  </span></div>
<div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85"> 6869</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_0                       (0x1UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e"> 6870</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_1                       (0x2UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_APB1_FZ register  ************/</span></div>
<div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos             (0U)                      </span></div>
<div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf96a2b1fb00169f78d3c8fb050ca35be"> 6874</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) </span></div>
<div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP                 DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk </span></div>
<div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos             (1U)                      </span></div>
<div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab210ab764b68711904243c0d11631b8"> 6877</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) </span></div>
<div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP                 DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk </span></div>
<div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos             (2U)                      </span></div>
<div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7dfb56349db84ef1ef5753e13cf2f48"> 6880</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos) </span></div>
<div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM4_STOP                 DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk </span></div>
<div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos             (3U)                      </span></div>
<div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e288f717db03126942d03a1a6fafd8"> 6883</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) </span></div>
<div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM5_STOP                 DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk </span></div>
<div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos              (10U)                     </span></div>
<div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a"> 6886</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk              (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) </span></div>
<div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP                  DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk </span></div>
<div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos             (11U)                     </span></div>
<div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4"> 6889</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) </span></div>
<div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP                 DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk </span></div>
<div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos             (12U)                     </span></div>
<div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa"> 6892</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) </span></div>
<div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP                 DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk </span></div>
<div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos    (21U)                     </span></div>
<div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga202de646d5890eec98b04ad2be808604"> 6895</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk    (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) </span></div>
<div class="line"><a name="l06896"></a><span class="lineno"> 6896</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk </span></div>
<div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos    (22U)                     </span></div>
<div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03e6603b8d1af65a2b5c026c8379908"> 6898</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk    (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) </span></div>
<div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk </span></div>
<div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos    (23U)                     </span></div>
<div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb7cd7e57d8d9888025cfbdea082b4"> 6901</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk    (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos) </span></div>
<div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk </span></div>
<div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;<span class="comment">/* Old IWDGSTOP bit definition, maintained for legacy purpose */</span></div>
<div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_IWDEG_STOP           DBGMCU_APB1_FZ_DBG_IWDG_STOP</span></div>
<div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160; </div>
<div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_APB2_FZ register  ************/</span></div>
<div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos             (0U)                      </span></div>
<div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74cb9644d7d1eaf1a71254121f926169"> 6908</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) </span></div>
<div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP                 DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk </span></div>
<div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos             (16U)                     </span></div>
<div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983432f2957617c4215fe406dd932080"> 6911</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) </span></div>
<div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM9_STOP                 DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk </span></div>
<div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos            (17U)                     </span></div>
<div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9390f2c13a5b525bd1e7bbd6501c7a67"> 6914</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk            (0x1UL &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) </span></div>
<div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM10_STOP                DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk </span></div>
<div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos            (18U)                     </span></div>
<div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea914b4c8a46cb0be4909dfd4e3199d6"> 6917</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk            (0x1UL &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) </span></div>
<div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM11_STOP                DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk </span></div>
<div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160; </div>
<div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;<span class="comment">/*                                       USB_OTG                              */</span></div>
<div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_GOTGCTL register  ***********/</span></div>
<div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_SRQSCS_Pos               (0U)                          </span></div>
<div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27144da12fabf5f20058022b7a060375"> 6927</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_SRQSCS_Msk               (0x1UL &lt;&lt; USB_OTG_GOTGCTL_SRQSCS_Pos) </span></div>
<div class="line"><a name="l06928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09ab672e632dfd87bfb97e10563dfac"> 6928</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_SRQSCS                   USB_OTG_GOTGCTL_SRQSCS_Msk    </span></div>
<div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_SRQ_Pos                  (1U)                          </span></div>
<div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911bbd5c9dff39b1539db5afda218133"> 6930</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_SRQ_Msk                  (0x1UL &lt;&lt; USB_OTG_GOTGCTL_SRQ_Pos) </span></div>
<div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade39c1039ab30f1ca7ff7c33dd3e1c1b"> 6931</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_SRQ                      USB_OTG_GOTGCTL_SRQ_Msk       </span></div>
<div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HNGSCS_Pos               (8U)                          </span></div>
<div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1172acd99753812214a91f822770fad"> 6933</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HNGSCS_Msk               (0x1UL &lt;&lt; USB_OTG_GOTGCTL_HNGSCS_Pos) </span></div>
<div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0325825760f66d4792be59cde2a6fb36"> 6934</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HNGSCS                   USB_OTG_GOTGCTL_HNGSCS_Msk    </span></div>
<div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HNPRQ_Pos                (9U)                          </span></div>
<div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ce59b4eac11aed163f9b0a40ebd830"> 6936</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HNPRQ_Msk                (0x1UL &lt;&lt; USB_OTG_GOTGCTL_HNPRQ_Pos) </span></div>
<div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5db1466d8363575ab2cc8e61855b6d9"> 6937</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HNPRQ                    USB_OTG_GOTGCTL_HNPRQ_Msk     </span></div>
<div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HSHNPEN_Pos              (10U)                         </span></div>
<div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac02604ee9f359f998fac804332d8e82e"> 6939</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HSHNPEN_Msk              (0x1UL &lt;&lt; USB_OTG_GOTGCTL_HSHNPEN_Pos) </span></div>
<div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62b67d7ea4c4a3d92b031b1dc4e2d014"> 6940</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HSHNPEN                  USB_OTG_GOTGCTL_HSHNPEN_Msk   </span></div>
<div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_DHNPEN_Pos               (11U)                         </span></div>
<div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c847c2f7db2b4f25a4b807847cf5fd"> 6942</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_DHNPEN_Msk               (0x1UL &lt;&lt; USB_OTG_GOTGCTL_DHNPEN_Pos) </span></div>
<div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad29b2224940ad3324855355f4fb52c51"> 6943</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_DHNPEN                   USB_OTG_GOTGCTL_DHNPEN_Msk    </span></div>
<div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_CIDSTS_Pos               (16U)                         </span></div>
<div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcbeabffac3327cd545d469b58baf2f2"> 6945</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_CIDSTS_Msk               (0x1UL &lt;&lt; USB_OTG_GOTGCTL_CIDSTS_Pos) </span></div>
<div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ab7a1464a20fd128370a41c6b2c5db"> 6946</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_CIDSTS                   USB_OTG_GOTGCTL_CIDSTS_Msk    </span></div>
<div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_DBCT_Pos                 (17U)                         </span></div>
<div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cb7bd418b6f7625dd90c36be4a20008"> 6948</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_DBCT_Msk                 (0x1UL &lt;&lt; USB_OTG_GOTGCTL_DBCT_Pos) </span></div>
<div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac28cd7384fa1d08b1aa518d5d8ed622d"> 6949</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_DBCT                     USB_OTG_GOTGCTL_DBCT_Msk      </span></div>
<div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_ASVLD_Pos                (18U)                         </span></div>
<div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga845bbc4c94240d4de22010b542f47ba8"> 6951</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_ASVLD_Msk                (0x1UL &lt;&lt; USB_OTG_GOTGCTL_ASVLD_Pos) </span></div>
<div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd37f8bf64b304c6e4d053849f56748c"> 6952</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_ASVLD                    USB_OTG_GOTGCTL_ASVLD_Msk     </span></div>
<div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_BSVLD_Pos                (19U)                         </span></div>
<div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4110e90ebb7c55aeb8b429fb5171e378"> 6954</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_BSVLD_Msk                (0x1UL &lt;&lt; USB_OTG_GOTGCTL_BSVLD_Pos) </span></div>
<div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc2ae24138663e92bdca36c8017b6c13"> 6955</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_BSVLD                    USB_OTG_GOTGCTL_BSVLD_Msk     </span></div>
<div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="comment">/********************  Bit definition forUSB_OTG_HCFG register  ********************/</span></div>
<div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160; </div>
<div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSPCS_Pos                 (0U)                          </span></div>
<div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2eed76dce0ee687f52e08f16bc4c1b"> 6960</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSPCS_Msk                 (0x3UL &lt;&lt; USB_OTG_HCFG_FSLSPCS_Pos) </span></div>
<div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a881de3c707878018490b8b3db282f7"> 6961</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSPCS                     USB_OTG_HCFG_FSLSPCS_Msk      </span></div>
<div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad229aff8e0584e5b5abbf80629e141cc"> 6962</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSPCS_0                   (0x1UL &lt;&lt; USB_OTG_HCFG_FSLSPCS_Pos) </span></div>
<div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga981001cbade2d922b72e1b06d6069da0"> 6963</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSPCS_1                   (0x2UL &lt;&lt; USB_OTG_HCFG_FSLSPCS_Pos) </span></div>
<div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSS_Pos                   (2U)                          </span></div>
<div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebb27b8d77f15f8100c1d27149fb7186"> 6965</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSS_Msk                   (0x1UL &lt;&lt; USB_OTG_HCFG_FSLSS_Pos) </span></div>
<div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98190493ea5b039322c77341e3cf61f8"> 6966</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSS                       USB_OTG_HCFG_FSLSS_Msk        </span></div>
<div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DCFG register  ********************/</span></div>
<div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160; </div>
<div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DSPD_Pos                    (0U)                          </span></div>
<div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6bf36ee06f07105efb0568bfb3c06d"> 6971</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DSPD_Msk                    (0x3UL &lt;&lt; USB_OTG_DCFG_DSPD_Pos) </span></div>
<div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f008e2b969946597b56824fef3cc7ef"> 6972</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DSPD                        USB_OTG_DCFG_DSPD_Msk         </span></div>
<div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f73c1cb1213fd6e28ce7409fc3c63d1"> 6973</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DSPD_0                      (0x1UL &lt;&lt; USB_OTG_DCFG_DSPD_Pos) </span></div>
<div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7d4f6f3e5002c73be03457ab3ac4023"> 6974</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DSPD_1                      (0x2UL &lt;&lt; USB_OTG_DCFG_DSPD_Pos) </span></div>
<div class="line"><a name="l06975"></a><span class="lineno"> 6975</span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_NZLSOHSK_Pos                (2U)                          </span></div>
<div class="line"><a name="l06976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa785273cbe79b53e609ed2715cfbf98"> 6976</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_NZLSOHSK_Msk                (0x1UL &lt;&lt; USB_OTG_DCFG_NZLSOHSK_Pos) </span></div>
<div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c492b6fc8389b58b1879aa7d822137f"> 6977</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_NZLSOHSK                    USB_OTG_DCFG_NZLSOHSK_Msk     </span></div>
<div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_Pos                     (4U)                          </span></div>
<div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fabe86ac6ef650b9ad01a026b67a5d"> 6980</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_Msk                     (0x7FUL &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div>
<div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9fd5819883e2d18cad4c19af8146e1d"> 6981</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD                         USB_OTG_DCFG_DAD_Msk          </span></div>
<div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34aa0076cdeff59113e9880458ae79ba"> 6982</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_0                       (0x01UL &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div>
<div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646ba21ce25f42e2fbf706295a5ad031"> 6983</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_1                       (0x02UL &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div>
<div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d495202852341acc620ce02043281a6"> 6984</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_2                       (0x04UL &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div>
<div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa407810d17c7f3795fe268bd01120b"> 6985</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_3                       (0x08UL &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div>
<div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72351ad7cdbbd7992f70892b49a2a669"> 6986</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_4                       (0x10UL &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div>
<div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61f0d5b909af5196782bbe6e03855f06"> 6987</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_5                       (0x20UL &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div>
<div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae949fe90d15c793eb011958a4f600ac"> 6988</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_6                       (0x40UL &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div>
<div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PFIVL_Pos                   (11U)                         </span></div>
<div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga273b5f0a16f8276d0f0e76f216caa03f"> 6991</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PFIVL_Msk                   (0x3UL &lt;&lt; USB_OTG_DCFG_PFIVL_Pos) </span></div>
<div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ae423d6325aa35bb037304ba8f8235"> 6992</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PFIVL                       USB_OTG_DCFG_PFIVL_Msk        </span></div>
<div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4e78c573f8cd0548bce86ce8593353d"> 6993</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PFIVL_0                     (0x1UL &lt;&lt; USB_OTG_DCFG_PFIVL_Pos) </span></div>
<div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9cc973db831fb86b1e122443a58aa7c"> 6994</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PFIVL_1                     (0x2UL &lt;&lt; USB_OTG_DCFG_PFIVL_Pos) </span></div>
<div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_XCVRDLY_Pos                 (14U)                         </span></div>
<div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a4c6ac40e44ccfe90a65c583c202b2"> 6997</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_XCVRDLY_Msk                 (0x1UL &lt;&lt; USB_OTG_DCFG_XCVRDLY_Pos) </span></div>
<div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fbc004fabda6fa9cda2977d45755e42"> 6998</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_XCVRDLY                     USB_OTG_DCFG_XCVRDLY_Msk        </span></div>
<div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_ERRATIM_Pos                 (15U)                         </span></div>
<div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd12755447b5773fd5db5b71b5ea292a"> 7001</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_ERRATIM_Msk                 (0x1UL &lt;&lt; USB_OTG_DCFG_ERRATIM_Pos) </span></div>
<div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36b7cce75bb4e60fe38760c78167b2ac"> 7002</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_ERRATIM                     USB_OTG_DCFG_ERRATIM_Msk        </span></div>
<div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PERSCHIVL_Pos               (24U)                         </span></div>
<div class="line"><a name="l07005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4407194cfda70b7408523c537ba03060"> 7005</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PERSCHIVL_Msk               (0x3UL &lt;&lt; USB_OTG_DCFG_PERSCHIVL_Pos) </span></div>
<div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb78d02bad573871d6b9d92100561a4"> 7006</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PERSCHIVL                   USB_OTG_DCFG_PERSCHIVL_Msk    </span></div>
<div class="line"><a name="l07007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eef8bf8e73d8b94b0caf98caa978c11"> 7007</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PERSCHIVL_0                 (0x1UL &lt;&lt; USB_OTG_DCFG_PERSCHIVL_Pos) </span></div>
<div class="line"><a name="l07008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e47455432a6c8c7c7400024427c25d8"> 7008</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PERSCHIVL_1                 (0x2UL &lt;&lt; USB_OTG_DCFG_PERSCHIVL_Pos) </span></div>
<div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_PCGCR register  ********************/</span></div>
<div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_STPPCLK_Pos                (0U)                          </span></div>
<div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f118ddd4551c474f8edc23058876fdf"> 7012</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_STPPCLK_Msk                (0x1UL &lt;&lt; USB_OTG_PCGCR_STPPCLK_Pos) </span></div>
<div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac696153ff9f165deadff3fe0225849e8"> 7013</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_STPPCLK                    USB_OTG_PCGCR_STPPCLK_Msk     </span></div>
<div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_GATEHCLK_Pos               (1U)                          </span></div>
<div class="line"><a name="l07015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14c302139df9ab546ce190277ecbc090"> 7015</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_GATEHCLK_Msk               (0x1UL &lt;&lt; USB_OTG_PCGCR_GATEHCLK_Pos) </span></div>
<div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d6bcb65b4cb112d17466cf24c42e37f"> 7016</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_GATEHCLK                   USB_OTG_PCGCR_GATEHCLK_Msk    </span></div>
<div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_PHYSUSP_Pos                (4U)                          </span></div>
<div class="line"><a name="l07018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bd9eee61333c5bd9565e74be8daacb2"> 7018</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_PHYSUSP_Msk                (0x1UL &lt;&lt; USB_OTG_PCGCR_PHYSUSP_Pos) </span></div>
<div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b8c8a29c623fc354c03942a6a414c06"> 7019</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_PHYSUSP                    USB_OTG_PCGCR_PHYSUSP_Msk     </span></div>
<div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_GOTGINT register  ********************/</span></div>
<div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_SEDET_Pos                (2U)                          </span></div>
<div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa244dfb48bb953763802745e978649b2"> 7023</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_SEDET_Msk                (0x1UL &lt;&lt; USB_OTG_GOTGINT_SEDET_Pos) </span></div>
<div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e79a60810179da2479104fbf514a70"> 7024</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_SEDET                    USB_OTG_GOTGINT_SEDET_Msk     </span></div>
<div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_SRSSCHG_Pos              (8U)                          </span></div>
<div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga750e5c8cbb573197c89318c8b99771e0"> 7026</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_SRSSCHG_Msk              (0x1UL &lt;&lt; USB_OTG_GOTGINT_SRSSCHG_Pos) </span></div>
<div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5094462de3569f89fdcc641ead7d47"> 7027</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_SRSSCHG                  USB_OTG_GOTGINT_SRSSCHG_Msk   </span></div>
<div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_HNSSCHG_Pos              (9U)                          </span></div>
<div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83eeecbc4aa4d8bc1c1c6cac82695577"> 7029</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_HNSSCHG_Msk              (0x1UL &lt;&lt; USB_OTG_GOTGINT_HNSSCHG_Pos) </span></div>
<div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50fcdec0f5ff7e594b726dc63175a1f3"> 7030</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_HNSSCHG                  USB_OTG_GOTGINT_HNSSCHG_Msk   </span></div>
<div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_HNGDET_Pos               (17U)                         </span></div>
<div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c87ba48d57c205ce011dfa8b6888a9f"> 7032</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_HNGDET_Msk               (0x1UL &lt;&lt; USB_OTG_GOTGINT_HNGDET_Pos) </span></div>
<div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16a656720e4914c0935ef597f9719ef"> 7033</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_HNGDET                   USB_OTG_GOTGINT_HNGDET_Msk    </span></div>
<div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_ADTOCHG_Pos              (18U)                         </span></div>
<div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2f3eeb46b9addf20afbc0f4e0c3196"> 7035</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_ADTOCHG_Msk              (0x1UL &lt;&lt; USB_OTG_GOTGINT_ADTOCHG_Pos) </span></div>
<div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73e4e50f0fbe8376e87b833872f4b40"> 7036</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_ADTOCHG                  USB_OTG_GOTGINT_ADTOCHG_Msk   </span></div>
<div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_DBCDNE_Pos               (19U)                         </span></div>
<div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e2ad3f6e96de9fbe88f1e5f6d3be7d4"> 7038</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_DBCDNE_Msk               (0x1UL &lt;&lt; USB_OTG_GOTGINT_DBCDNE_Pos) </span></div>
<div class="line"><a name="l07039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa17e41c826fded604c1837cacae0b66"> 7039</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_DBCDNE                   USB_OTG_GOTGINT_DBCDNE_Msk    </span></div>
<div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DCTL register  ********************/</span></div>
<div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_RWUSIG_Pos                  (0U)                          </span></div>
<div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6caa072b60a7c1c580d47f5ac1d4a63d"> 7043</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_RWUSIG_Msk                  (0x1UL &lt;&lt; USB_OTG_DCTL_RWUSIG_Pos) </span></div>
<div class="line"><a name="l07044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e87febbcda52c3b0b4679ce4fc10aae"> 7044</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_RWUSIG                      USB_OTG_DCTL_RWUSIG_Msk       </span></div>
<div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SDIS_Pos                    (1U)                          </span></div>
<div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34f43895b41cdf03141fd07278679e9c"> 7046</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SDIS_Msk                    (0x1UL &lt;&lt; USB_OTG_DCTL_SDIS_Pos) </span></div>
<div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga148c9f1be1abbca2c8568a079894c9d0"> 7047</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SDIS                        USB_OTG_DCTL_SDIS_Msk         </span></div>
<div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_GINSTS_Pos                  (2U)                          </span></div>
<div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf928315cb36f5a39a14f58cb15468ec8"> 7049</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_GINSTS_Msk                  (0x1UL &lt;&lt; USB_OTG_DCTL_GINSTS_Pos) </span></div>
<div class="line"><a name="l07050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d6c5c6827fad61f6f8fa5553935fa"> 7050</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_GINSTS                      USB_OTG_DCTL_GINSTS_Msk       </span></div>
<div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_GONSTS_Pos                  (3U)                          </span></div>
<div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa880c9c7c5ee16534e0156380cf04d28"> 7052</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_GONSTS_Msk                  (0x1UL &lt;&lt; USB_OTG_DCTL_GONSTS_Pos) </span></div>
<div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199625403480a432df8f653b9bee0bd4"> 7053</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_GONSTS                      USB_OTG_DCTL_GONSTS_Msk       </span></div>
<div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_TCTL_Pos                    (4U)                          </span></div>
<div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad771cd9b6f19e1f335016426d41dec48"> 7056</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_TCTL_Msk                    (0x7UL &lt;&lt; USB_OTG_DCTL_TCTL_Pos) </span></div>
<div class="line"><a name="l07057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebcf7c6c98c93f075f635cf0969c16f4"> 7057</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_TCTL                        USB_OTG_DCTL_TCTL_Msk         </span></div>
<div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48750394a0e7d020b3b1e4c4b73b981f"> 7058</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_TCTL_0                      (0x1UL &lt;&lt; USB_OTG_DCTL_TCTL_Pos) </span></div>
<div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27636cb092fce5a35e0dd25debc50294"> 7059</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_TCTL_1                      (0x2UL &lt;&lt; USB_OTG_DCTL_TCTL_Pos) </span></div>
<div class="line"><a name="l07060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ad49a50f4cb5a7c310e94d92daa889"> 7060</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_TCTL_2                      (0x4UL &lt;&lt; USB_OTG_DCTL_TCTL_Pos) </span></div>
<div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SGINAK_Pos                  (7U)                          </span></div>
<div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa822717fd13eed433f8496f8c0b81482"> 7062</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SGINAK_Msk                  (0x1UL &lt;&lt; USB_OTG_DCTL_SGINAK_Pos) </span></div>
<div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde278c400411575329026a0a8a67fa0"> 7063</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SGINAK                      USB_OTG_DCTL_SGINAK_Msk       </span></div>
<div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_CGINAK_Pos                  (8U)                          </span></div>
<div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45fb8854f9cb1d9e5aa9b55e4392af8b"> 7065</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_CGINAK_Msk                  (0x1UL &lt;&lt; USB_OTG_DCTL_CGINAK_Pos) </span></div>
<div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga200f87e323c35612737fbaeb7b1c52f2"> 7066</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_CGINAK                      USB_OTG_DCTL_CGINAK_Msk       </span></div>
<div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SGONAK_Pos                  (9U)                          </span></div>
<div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54678325db99694db585d8ec50f46ae6"> 7068</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SGONAK_Msk                  (0x1UL &lt;&lt; USB_OTG_DCTL_SGONAK_Pos) </span></div>
<div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717ea6d52263b0b9938ebf1f3ef4b409"> 7069</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SGONAK                      USB_OTG_DCTL_SGONAK_Msk       </span></div>
<div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_CGONAK_Pos                  (10U)                         </span></div>
<div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b9fd237b82bf4b3556a7a344a0058c"> 7071</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_CGONAK_Msk                  (0x1UL &lt;&lt; USB_OTG_DCTL_CGONAK_Pos) </span></div>
<div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga232f28bae3c9cd354b2fca1be518d043"> 7072</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_CGONAK                      USB_OTG_DCTL_CGONAK_Msk       </span></div>
<div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_POPRGDNE_Pos                (11U)                         </span></div>
<div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2daaa82f3b3ea2bbfb3c0677c46b93b"> 7074</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_POPRGDNE_Msk                (0x1UL &lt;&lt; USB_OTG_DCTL_POPRGDNE_Pos) </span></div>
<div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace837326945cc056aef6969fc24e1a09"> 7075</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_POPRGDNE                    USB_OTG_DCTL_POPRGDNE_Msk     </span></div>
<div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_HFIR register  ********************/</span></div>
<div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="preprocessor">#define USB_OTG_HFIR_FRIVL_Pos                   (0U)                          </span></div>
<div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadcdb6f745b118b51a607d89bbf864a0"> 7079</a></span>&#160;<span class="preprocessor">#define USB_OTG_HFIR_FRIVL_Msk                   (0xFFFFUL &lt;&lt; USB_OTG_HFIR_FRIVL_Pos) </span></div>
<div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8345933ec4180c4ea9013291ce085a2d"> 7080</a></span>&#160;<span class="preprocessor">#define USB_OTG_HFIR_FRIVL                       USB_OTG_HFIR_FRIVL_Msk        </span></div>
<div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_HFNUM register  ********************/</span></div>
<div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="preprocessor">#define USB_OTG_HFNUM_FRNUM_Pos                  (0U)                          </span></div>
<div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34a555bd57d9e8f2a41d5b9499ad7c44"> 7084</a></span>&#160;<span class="preprocessor">#define USB_OTG_HFNUM_FRNUM_Msk                  (0xFFFFUL &lt;&lt; USB_OTG_HFNUM_FRNUM_Pos) </span></div>
<div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab240bcea196fe42725639b82a3ceac75"> 7085</a></span>&#160;<span class="preprocessor">#define USB_OTG_HFNUM_FRNUM                      USB_OTG_HFNUM_FRNUM_Msk       </span></div>
<div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;<span class="preprocessor">#define USB_OTG_HFNUM_FTREM_Pos                  (16U)                         </span></div>
<div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad58aef8796a09f03191b07f54244b67f"> 7087</a></span>&#160;<span class="preprocessor">#define USB_OTG_HFNUM_FTREM_Msk                  (0xFFFFUL &lt;&lt; USB_OTG_HFNUM_FTREM_Pos) </span></div>
<div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51a24f44589040844690a0d6d2f23c13"> 7088</a></span>&#160;<span class="preprocessor">#define USB_OTG_HFNUM_FTREM                      USB_OTG_HFNUM_FTREM_Msk       </span></div>
<div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DSTS register  ********************/</span></div>
<div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_SUSPSTS_Pos                 (0U)                          </span></div>
<div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga474e845231f3f8f1de1d4be1e99167ca"> 7092</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_SUSPSTS_Msk                 (0x1UL &lt;&lt; USB_OTG_DSTS_SUSPSTS_Pos) </span></div>
<div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8faf1dcd3fb686cc4acf23ca6f4b71ec"> 7093</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_SUSPSTS                     USB_OTG_DSTS_SUSPSTS_Msk      </span></div>
<div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_ENUMSPD_Pos                 (1U)                          </span></div>
<div class="line"><a name="l07096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga270bfa6f7139f8a15af6a55c4b48c167"> 7096</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_ENUMSPD_Msk                 (0x3UL &lt;&lt; USB_OTG_DSTS_ENUMSPD_Pos) </span></div>
<div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68e749d3365b8b6aba2002718a16e94"> 7097</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_ENUMSPD                     USB_OTG_DSTS_ENUMSPD_Msk      </span></div>
<div class="line"><a name="l07098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b85a30093b2120bd2f0dca9a2fabd46"> 7098</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_ENUMSPD_0                   (0x1UL &lt;&lt; USB_OTG_DSTS_ENUMSPD_Pos) </span></div>
<div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38dcfba81d842a0514d24f42fbea815c"> 7099</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_ENUMSPD_1                   (0x2UL &lt;&lt; USB_OTG_DSTS_ENUMSPD_Pos) </span></div>
<div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_EERR_Pos                    (3U)                          </span></div>
<div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3125d311d52b88b33109ffd3b1c2b194"> 7101</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_EERR_Msk                    (0x1UL &lt;&lt; USB_OTG_DSTS_EERR_Pos) </span></div>
<div class="line"><a name="l07102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9787add94a212edfffa82dd2fe47863"> 7102</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_EERR                        USB_OTG_DSTS_EERR_Msk         </span></div>
<div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_FNSOF_Pos                   (8U)                          </span></div>
<div class="line"><a name="l07104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa7bb17de01b147c98b6c23e4f146cd"> 7104</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_FNSOF_Msk                   (0x3FFFUL &lt;&lt; USB_OTG_DSTS_FNSOF_Pos) </span></div>
<div class="line"><a name="l07105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047ff56c1d9fbd02b738f2a5bf768a45"> 7105</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_FNSOF                       USB_OTG_DSTS_FNSOF_Msk        </span></div>
<div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_GAHBCFG register  ********************/</span></div>
<div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_GINT_Pos                 (0U)                          </span></div>
<div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfab3e804f69049a10d08b30d986ecf0"> 7109</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_GINT_Msk                 (0x1UL &lt;&lt; USB_OTG_GAHBCFG_GINT_Pos) </span></div>
<div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd1bbe9e90d56d2aa225ff5532e15c6e"> 7110</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_GINT                     USB_OTG_GAHBCFG_GINT_Msk      </span></div>
<div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_Pos              (1U)                          </span></div>
<div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f129cc1f698c1a272851d848541397c"> 7112</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_Msk              (0xFUL &lt;&lt; USB_OTG_GAHBCFG_HBSTLEN_Pos) </span></div>
<div class="line"><a name="l07113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ffbca11bd10b4d94843a5084078fdd4"> 7113</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN                  USB_OTG_GAHBCFG_HBSTLEN_Msk   </span></div>
<div class="line"><a name="l07114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacccaf834ac65b3859e6f0519d2c4d75d"> 7114</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_0                (0x0UL &lt;&lt; USB_OTG_GAHBCFG_HBSTLEN_Pos) </span></div>
<div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga944e91046cd27e0bea8954bd56a45a94"> 7115</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_1                (0x1UL &lt;&lt; USB_OTG_GAHBCFG_HBSTLEN_Pos) </span></div>
<div class="line"><a name="l07116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b9994176dc5115431b0a537ad26900c"> 7116</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_2                (0x3UL &lt;&lt; USB_OTG_GAHBCFG_HBSTLEN_Pos) </span></div>
<div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ac6781cf82fd4c21a342b4e8c8f25f8"> 7117</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_3                (0x5UL &lt;&lt; USB_OTG_GAHBCFG_HBSTLEN_Pos) </span></div>
<div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60a1aed37523932d2cbfa6e78963e28"> 7118</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_4                (0x7UL &lt;&lt; USB_OTG_GAHBCFG_HBSTLEN_Pos) </span></div>
<div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_DMAEN_Pos                (5U)                          </span></div>
<div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67d9f42ed7111f4a498e213ceae2d357"> 7120</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_DMAEN_Msk                (0x1UL &lt;&lt; USB_OTG_GAHBCFG_DMAEN_Pos) </span></div>
<div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b9ace9572bb6ec977594c8b4b0825f"> 7121</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_DMAEN                    USB_OTG_GAHBCFG_DMAEN_Msk     </span></div>
<div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_TXFELVL_Pos              (7U)                          </span></div>
<div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbed93fcc3e44debab0f9a6b8f56a4e4"> 7123</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_TXFELVL_Msk              (0x1UL &lt;&lt; USB_OTG_GAHBCFG_TXFELVL_Pos) </span></div>
<div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a8af9d1d89b731426db773905ae4450"> 7124</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_TXFELVL                  USB_OTG_GAHBCFG_TXFELVL_Msk   </span></div>
<div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_PTXFELVL_Pos             (8U)                          </span></div>
<div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce05358bc5a54302af1f296bd1338c4"> 7126</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_PTXFELVL_Msk             (0x1UL &lt;&lt; USB_OTG_GAHBCFG_PTXFELVL_Pos) </span></div>
<div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7443f8ddb5b67b506637b282923a0c57"> 7127</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_PTXFELVL                 USB_OTG_GAHBCFG_PTXFELVL_Msk  </span></div>
<div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_GUSBCFG register  ********************/</span></div>
<div class="line"><a name="l07130"></a><span class="lineno"> 7130</span>&#160; </div>
<div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL_Pos                (0U)                          </span></div>
<div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03324441e7f1d314a3d553097a97d98"> 7132</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL_Msk                (0x7UL &lt;&lt; USB_OTG_GUSBCFG_TOCAL_Pos) </span></div>
<div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb035573c48f1055126d94a3c15dd5f3"> 7133</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL                    USB_OTG_GUSBCFG_TOCAL_Msk     </span></div>
<div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9afeebc0fdfffa134586228627d0994"> 7134</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL_0                  (0x1UL &lt;&lt; USB_OTG_GUSBCFG_TOCAL_Pos) </span></div>
<div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad406f5ebd83521f075d973f1afae39f8"> 7135</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL_1                  (0x2UL &lt;&lt; USB_OTG_GUSBCFG_TOCAL_Pos) </span></div>
<div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c336a75d6e5035c376667f9794d9aae"> 7136</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL_2                  (0x4UL &lt;&lt; USB_OTG_GUSBCFG_TOCAL_Pos) </span></div>
<div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PHYSEL_Pos               (6U)                          </span></div>
<div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3373712099429d9b7186af1f2bf1e662"> 7138</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PHYSEL_Msk               (0x1UL &lt;&lt; USB_OTG_GUSBCFG_PHYSEL_Pos) </span></div>
<div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2148059ec3e6a804d102ed9964c9a005"> 7139</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PHYSEL                   USB_OTG_GUSBCFG_PHYSEL_Msk    </span></div>
<div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_SRPCAP_Pos               (8U)                          </span></div>
<div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdc662f62192d4b3b04c2967dc17499"> 7141</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_SRPCAP_Msk               (0x1UL &lt;&lt; USB_OTG_GUSBCFG_SRPCAP_Pos) </span></div>
<div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cadf8d7d278615a2681c308d69a1f4"> 7142</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_SRPCAP                   USB_OTG_GUSBCFG_SRPCAP_Msk    </span></div>
<div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_HNPCAP_Pos               (9U)                          </span></div>
<div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014d25d1f767f3db5ad0c60e7c752607"> 7144</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_HNPCAP_Msk               (0x1UL &lt;&lt; USB_OTG_GUSBCFG_HNPCAP_Pos) </span></div>
<div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e220d23f5739e07442461204a70a2c7"> 7145</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_HNPCAP                   USB_OTG_GUSBCFG_HNPCAP_Msk    </span></div>
<div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_Pos                 (10U)                         </span></div>
<div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec02000199e190ce726adc091bd9fc18"> 7147</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_Msk                 (0xFUL &lt;&lt; USB_OTG_GUSBCFG_TRDT_Pos) </span></div>
<div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedf4c990f79714f2747232ccb7470d4c"> 7148</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT                     USB_OTG_GUSBCFG_TRDT_Msk      </span></div>
<div class="line"><a name="l07149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09f21fcd7d2ba96955088e33afa034e5"> 7149</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_0                   (0x1UL &lt;&lt; USB_OTG_GUSBCFG_TRDT_Pos) </span></div>
<div class="line"><a name="l07150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad316e69d3679d7fa0a73caf577e1d2b8"> 7150</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_1                   (0x2UL &lt;&lt; USB_OTG_GUSBCFG_TRDT_Pos) </span></div>
<div class="line"><a name="l07151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ecdc45ec0654c353bee6da6d17a9a6"> 7151</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_2                   (0x4UL &lt;&lt; USB_OTG_GUSBCFG_TRDT_Pos) </span></div>
<div class="line"><a name="l07152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga019e347f4b9b5a2bf980b90e921c23f0"> 7152</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_3                   (0x8UL &lt;&lt; USB_OTG_GUSBCFG_TRDT_Pos) </span></div>
<div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PHYLPCS_Pos              (15U)                         </span></div>
<div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga754ace191e8556620eec7c93ba53a914"> 7154</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PHYLPCS_Msk              (0x1UL &lt;&lt; USB_OTG_GUSBCFG_PHYLPCS_Pos) </span></div>
<div class="line"><a name="l07155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87e134cc67f7b77efcb1506f7ca57b64"> 7155</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PHYLPCS                  USB_OTG_GUSBCFG_PHYLPCS_Msk   </span></div>
<div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIFSLS_Pos             (17U)                         </span></div>
<div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff2a24486b52bc1e86707e5e4f9ebbd9"> 7157</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIFSLS_Msk             (0x1UL &lt;&lt; USB_OTG_GUSBCFG_ULPIFSLS_Pos) </span></div>
<div class="line"><a name="l07158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad0a14d1e0b69f72209ac0de8290862"> 7158</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIFSLS                 USB_OTG_GUSBCFG_ULPIFSLS_Msk  </span></div>
<div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIAR_Pos               (18U)                         </span></div>
<div class="line"><a name="l07160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2787eb50165fdc318425a15808e195d7"> 7160</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIAR_Msk               (0x1UL &lt;&lt; USB_OTG_GUSBCFG_ULPIAR_Pos) </span></div>
<div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9996da3f96fd45ce80d12a1db533b89d"> 7161</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIAR                   USB_OTG_GUSBCFG_ULPIAR_Msk    </span></div>
<div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPICSM_Pos              (19U)                         </span></div>
<div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb75fefda7133445f8372502ee6dc415"> 7163</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPICSM_Msk              (0x1UL &lt;&lt; USB_OTG_GUSBCFG_ULPICSM_Pos) </span></div>
<div class="line"><a name="l07164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7f25e19a542791bcb97956262637e9b"> 7164</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPICSM                  USB_OTG_GUSBCFG_ULPICSM_Msk   </span></div>
<div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos           (20U)                         </span></div>
<div class="line"><a name="l07166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51f99055d4e1309feeba94e88c767f03"> 7166</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk           (0x1UL &lt;&lt; USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) </span></div>
<div class="line"><a name="l07167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafad0b734f8f4511d7839385a01f105b6"> 7167</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSD               USB_OTG_GUSBCFG_ULPIEVBUSD_Msk </span></div>
<div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos           (21U)                         </span></div>
<div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04c1b32f50469cd6f5b5728b85af1ad0"> 7169</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk           (0x1UL &lt;&lt; USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) </span></div>
<div class="line"><a name="l07170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a57c032717ceeeef110b7fd33cddd79"> 7170</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSI               USB_OTG_GUSBCFG_ULPIEVBUSI_Msk </span></div>
<div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TSDPS_Pos                (22U)                         </span></div>
<div class="line"><a name="l07172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f3f8f8230c13d226cfc088d2ef2f5b"> 7172</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TSDPS_Msk                (0x1UL &lt;&lt; USB_OTG_GUSBCFG_TSDPS_Pos) </span></div>
<div class="line"><a name="l07173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1cdbe63bf7a5b2212e602f88a16796"> 7173</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TSDPS                    USB_OTG_GUSBCFG_TSDPS_Msk     </span></div>
<div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PCCI_Pos                 (23U)                         </span></div>
<div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013f30e987d548455287896e9f5600a6"> 7175</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PCCI_Msk                 (0x1UL &lt;&lt; USB_OTG_GUSBCFG_PCCI_Pos) </span></div>
<div class="line"><a name="l07176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae325703f616d90c6c22198c288fa4f28"> 7176</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PCCI                     USB_OTG_GUSBCFG_PCCI_Msk      </span></div>
<div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PTCI_Pos                 (24U)                         </span></div>
<div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab89a6d18ebdbf9a78551b167eedf7c2f"> 7178</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PTCI_Msk                 (0x1UL &lt;&lt; USB_OTG_GUSBCFG_PTCI_Pos) </span></div>
<div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55174040ef4566af2326b0a424bff30a"> 7179</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PTCI                     USB_OTG_GUSBCFG_PTCI_Msk      </span></div>
<div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIIPD_Pos              (25U)                         </span></div>
<div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2349edc84b6a82c2e350ae60c3c49b"> 7181</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIIPD_Msk              (0x1UL &lt;&lt; USB_OTG_GUSBCFG_ULPIIPD_Pos) </span></div>
<div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga240a106dc942384f0c0dae11a7efc018"> 7182</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIIPD                  USB_OTG_GUSBCFG_ULPIIPD_Msk   </span></div>
<div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_FHMOD_Pos                (29U)                         </span></div>
<div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b9aae8e1a49ed8a7d8b3d8a779581a3"> 7184</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_FHMOD_Msk                (0x1UL &lt;&lt; USB_OTG_GUSBCFG_FHMOD_Pos) </span></div>
<div class="line"><a name="l07185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2bafa204b663017c8c08dcd42c1c031"> 7185</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_FHMOD                    USB_OTG_GUSBCFG_FHMOD_Msk     </span></div>
<div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_FDMOD_Pos                (30U)                         </span></div>
<div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cc2f6447eb4b2e36588e604b66d2b8"> 7187</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_FDMOD_Msk                (0x1UL &lt;&lt; USB_OTG_GUSBCFG_FDMOD_Pos) </span></div>
<div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga012379ec9a2c86e7d28f5dc882fed0c5"> 7188</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_FDMOD                    USB_OTG_GUSBCFG_FDMOD_Msk     </span></div>
<div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_CTXPKT_Pos               (31U)                         </span></div>
<div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ac2f68e29f0584ba980f3d396eb1e2"> 7190</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_CTXPKT_Msk               (0x1UL &lt;&lt; USB_OTG_GUSBCFG_CTXPKT_Pos) </span></div>
<div class="line"><a name="l07191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0efb62f80533abcf9cecd96815200380"> 7191</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_CTXPKT                   USB_OTG_GUSBCFG_CTXPKT_Msk    </span></div>
<div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_GRSTCTL register  ********************/</span></div>
<div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_CSRST_Pos                (0U)                          </span></div>
<div class="line"><a name="l07195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff29d2fa7bd837e8130717b43e71a04"> 7195</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_CSRST_Msk                (0x1UL &lt;&lt; USB_OTG_GRSTCTL_CSRST_Pos) </span></div>
<div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2e85306ee6705e7120877dee47d50b0"> 7196</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_CSRST                    USB_OTG_GRSTCTL_CSRST_Msk     </span></div>
<div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_HSRST_Pos                (1U)                          </span></div>
<div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff92f8742438f99c8e81d37c63e8fbf0"> 7198</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_HSRST_Msk                (0x1UL &lt;&lt; USB_OTG_GRSTCTL_HSRST_Pos) </span></div>
<div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88a5f9be64498b49d12a3dc7b5bb4d0c"> 7199</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_HSRST                    USB_OTG_GRSTCTL_HSRST_Msk     </span></div>
<div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_FCRST_Pos                (2U)                          </span></div>
<div class="line"><a name="l07201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8b8125ce36876edcb9041304fb0d81"> 7201</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_FCRST_Msk                (0x1UL &lt;&lt; USB_OTG_GRSTCTL_FCRST_Pos) </span></div>
<div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6417d13d2568b05676800c9eda4bdfb"> 7202</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_FCRST                    USB_OTG_GRSTCTL_FCRST_Msk     </span></div>
<div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_RXFFLSH_Pos              (4U)                          </span></div>
<div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e6d47098a622dd1002f38438db5db6d"> 7204</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_RXFFLSH_Msk              (0x1UL &lt;&lt; USB_OTG_GRSTCTL_RXFFLSH_Pos) </span></div>
<div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe28fdd671e34e48f5d96119fd91cab"> 7205</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_RXFFLSH                  USB_OTG_GRSTCTL_RXFFLSH_Msk   </span></div>
<div class="line"><a name="l07206"></a><span class="lineno"> 7206</span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFFLSH_Pos              (5U)                          </span></div>
<div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a3ea77b9f0bdd2cb5e6c104d28278de"> 7207</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFFLSH_Msk              (0x1UL &lt;&lt; USB_OTG_GRSTCTL_TXFFLSH_Pos) </span></div>
<div class="line"><a name="l07208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac92d0ccd406f33733199edbee13eeb7b"> 7208</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFFLSH                  USB_OTG_GRSTCTL_TXFFLSH_Msk   </span></div>
<div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_Pos               (6U)                          </span></div>
<div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15516a0193e467d3a42dfe24a7a20b09"> 7212</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_Msk               (0x1FUL &lt;&lt; USB_OTG_GRSTCTL_TXFNUM_Pos) </span></div>
<div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d15f7c8d94dbf1b67b6d7fda680a5ad"> 7213</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM                   USB_OTG_GRSTCTL_TXFNUM_Msk    </span></div>
<div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d4785ae9db0a59b8e945be32582fa3"> 7214</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_0                 (0x01UL &lt;&lt; USB_OTG_GRSTCTL_TXFNUM_Pos) </span></div>
<div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga260a76595ceb569e47b30fc946ce7f84"> 7215</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_1                 (0x02UL &lt;&lt; USB_OTG_GRSTCTL_TXFNUM_Pos) </span></div>
<div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82fc2f146c00833e94244fdb640fcbd4"> 7216</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_2                 (0x04UL &lt;&lt; USB_OTG_GRSTCTL_TXFNUM_Pos) </span></div>
<div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625608800e950e7540f7888a281ab91e"> 7217</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_3                 (0x08UL &lt;&lt; USB_OTG_GRSTCTL_TXFNUM_Pos) </span></div>
<div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafacdf091f563680eafdd5500809c912f"> 7218</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_4                 (0x10UL &lt;&lt; USB_OTG_GRSTCTL_TXFNUM_Pos) </span></div>
<div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_DMAREQ_Pos               (30U)                         </span></div>
<div class="line"><a name="l07220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32cd68230279be0476ab2bafd5f8e1d"> 7220</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_DMAREQ_Msk               (0x1UL &lt;&lt; USB_OTG_GRSTCTL_DMAREQ_Pos) </span></div>
<div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf152b268977d411b34bf47e674a8239a"> 7221</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_DMAREQ                   USB_OTG_GRSTCTL_DMAREQ_Msk    </span></div>
<div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_AHBIDL_Pos               (31U)                         </span></div>
<div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd9f38aa1f6dcc20c4eeb13a6547a46"> 7223</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_AHBIDL_Msk               (0x1UL &lt;&lt; USB_OTG_GRSTCTL_AHBIDL_Pos) </span></div>
<div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc525ece665c5448d652166bf962b7a"> 7224</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_AHBIDL                   USB_OTG_GRSTCTL_AHBIDL_Msk    </span></div>
<div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DIEPMSK register  ********************/</span></div>
<div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_XFRCM_Pos                (0U)                          </span></div>
<div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d4f31482f2ac26051500e0c8f3a0869"> 7228</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_XFRCM_Msk                (0x1UL &lt;&lt; USB_OTG_DIEPMSK_XFRCM_Pos) </span></div>
<div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f5c0badd33dc95fa7897bd4bb558ad6"> 7229</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_XFRCM                    USB_OTG_DIEPMSK_XFRCM_Msk     </span></div>
<div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_EPDM_Pos                 (1U)                          </span></div>
<div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f93bf9a17e71b2f6d82c485ec81c464"> 7231</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_EPDM_Msk                 (0x1UL &lt;&lt; USB_OTG_DIEPMSK_EPDM_Pos) </span></div>
<div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd42de5994316c7c765e349aceaf1718"> 7232</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_EPDM                     USB_OTG_DIEPMSK_EPDM_Msk      </span></div>
<div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_TOM_Pos                  (3U)                          </span></div>
<div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3ef8fc38aa3179714c5ac82ac381e94"> 7234</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_TOM_Msk                  (0x1UL &lt;&lt; USB_OTG_DIEPMSK_TOM_Pos) </span></div>
<div class="line"><a name="l07235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7329fbd5f4d78564704e80cbdcfb6a8f"> 7235</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_TOM                      USB_OTG_DIEPMSK_TOM_Msk       </span></div>
<div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_ITTXFEMSK_Pos            (4U)                          </span></div>
<div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7c9ebfa6013f1aed7b853573298a0a"> 7237</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_ITTXFEMSK_Msk            (0x1UL &lt;&lt; USB_OTG_DIEPMSK_ITTXFEMSK_Pos) </span></div>
<div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a6c7819bcf9554d7f20c9ba4ad99dd"> 7238</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_ITTXFEMSK                USB_OTG_DIEPMSK_ITTXFEMSK_Msk </span></div>
<div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNMM_Pos              (5U)                          </span></div>
<div class="line"><a name="l07240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9558bbbb276b63f32baf0dc2c9e37a87"> 7240</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNMM_Msk              (0x1UL &lt;&lt; USB_OTG_DIEPMSK_INEPNMM_Pos) </span></div>
<div class="line"><a name="l07241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34f85531f0e6f963d30dbc284c23fb92"> 7241</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNMM                  USB_OTG_DIEPMSK_INEPNMM_Msk   </span></div>
<div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNEM_Pos              (6U)                          </span></div>
<div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4413974123f59fa698d3f79b8218016"> 7243</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNEM_Msk              (0x1UL &lt;&lt; USB_OTG_DIEPMSK_INEPNEM_Pos) </span></div>
<div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a366ee28afa322e37670c3eb5d0722"> 7244</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNEM                  USB_OTG_DIEPMSK_INEPNEM_Msk   </span></div>
<div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_TXFURM_Pos               (8U)                          </span></div>
<div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e7e1dc554fdd79e23762aac9e2338b0"> 7246</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_TXFURM_Msk               (0x1UL &lt;&lt; USB_OTG_DIEPMSK_TXFURM_Pos) </span></div>
<div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d10ab688d3bf47aaf8180daf0624e9d"> 7247</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_TXFURM                   USB_OTG_DIEPMSK_TXFURM_Msk    </span></div>
<div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_BIM_Pos                  (9U)                          </span></div>
<div class="line"><a name="l07249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf510f548548201cdaef6370c77bd644"> 7249</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_BIM_Msk                  (0x1UL &lt;&lt; USB_OTG_DIEPMSK_BIM_Pos) </span></div>
<div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dd5dbb2c67a3dd71a8fe6563441d243"> 7250</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_BIM                      USB_OTG_DIEPMSK_BIM_Msk       </span></div>
<div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_HPTXSTS register  ********************/</span></div>
<div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXFSAVL_Pos             (0U)                          </span></div>
<div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab49ec3e222a628b813a802f9ebb28448"> 7254</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXFSAVL_Msk             (0xFFFFUL &lt;&lt; USB_OTG_HPTXSTS_PTXFSAVL_Pos) </span></div>
<div class="line"><a name="l07255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab37734d4115211633d584e59cbeabe19"> 7255</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXFSAVL                 USB_OTG_HPTXSTS_PTXFSAVL_Msk  </span></div>
<div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_Pos              (16U)                         </span></div>
<div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57a34e5dc4826091ab53667fa1d0d6d7"> 7257</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_Msk              (0xFFUL &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div>
<div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338e5e7a3613da0d1dbca7bcdced15ca"> 7258</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV                  USB_OTG_HPTXSTS_PTXQSAV_Msk   </span></div>
<div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0029668daec1137fa7373e7b151099ac"> 7259</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_0                (0x01UL &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div>
<div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96badb4855acc006656a4045db4170f2"> 7260</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_1                (0x02UL &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div>
<div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e29269f12dd3a01bdccd31b5fefcdf"> 7261</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_2                (0x04UL &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div>
<div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac36241d1f9e6a781b55952f6ae8ca4ea"> 7262</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_3                (0x08UL &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div>
<div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf8f748b5a048fd46fc3c710daddf2a"> 7263</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_4                (0x10UL &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div>
<div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0ab79df9fad1b945edb6384dbc8e3d"> 7264</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_5                (0x20UL &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div>
<div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba458280e9d6532dd12837a90742f408"> 7265</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_6                (0x40UL &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div>
<div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga873ee2b3f86e357de46cd936a899ed31"> 7266</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_7                (0x80UL &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div>
<div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_Pos              (24U)                         </span></div>
<div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4378a888dfbf5185446cdf184521471b"> 7269</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_Msk              (0xFFUL &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div>
<div class="line"><a name="l07270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c9381ee78a71b8c91e76a974fd633f1"> 7270</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP                  USB_OTG_HPTXSTS_PTXQTOP_Msk   </span></div>
<div class="line"><a name="l07271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4f9d82388f22aedd70ffc2074f8526"> 7271</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_0                (0x01UL &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div>
<div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b75ae59aa46eb3f366e0c0eb18a953e"> 7272</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_1                (0x02UL &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div>
<div class="line"><a name="l07273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49c079a1cad8c676ff57e997fddcc939"> 7273</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_2                (0x04UL &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div>
<div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f71961a65f5c88a0bcfea71c88bfab"> 7274</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_3                (0x08UL &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div>
<div class="line"><a name="l07275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10291d16c7f539b1fb2d6e0b22fd7cbf"> 7275</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_4                (0x10UL &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div>
<div class="line"><a name="l07276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bac7d58ce0353c4570601a5a8c04090"> 7276</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_5                (0x20UL &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div>
<div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164af5e3ff7a7c104028840b5ccb8447"> 7277</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_6                (0x40UL &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div>
<div class="line"><a name="l07278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66e43fdfea8df808ae46b41537c5b0a"> 7278</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_7                (0x80UL &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div>
<div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_HAINT register  ********************/</span></div>
<div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;<span class="preprocessor">#define USB_OTG_HAINT_HAINT_Pos                  (0U)                          </span></div>
<div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d40f68bf4ce28cec78ad449152f16e2"> 7282</a></span>&#160;<span class="preprocessor">#define USB_OTG_HAINT_HAINT_Msk                  (0xFFFFUL &lt;&lt; USB_OTG_HAINT_HAINT_Pos) </span></div>
<div class="line"><a name="l07283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f6ce630f54df1a49314012a612d98d"> 7283</a></span>&#160;<span class="preprocessor">#define USB_OTG_HAINT_HAINT                      USB_OTG_HAINT_HAINT_Msk       </span></div>
<div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DOEPMSK register  ********************/</span></div>
<div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_XFRCM_Pos                (0U)                          </span></div>
<div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga722790431dd642e348bcded588d7e824"> 7287</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_XFRCM_Msk                (0x1UL &lt;&lt; USB_OTG_DOEPMSK_XFRCM_Pos) </span></div>
<div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e4371d47a5b0cfcc1235fbb9fbd7931"> 7288</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_XFRCM                    USB_OTG_DOEPMSK_XFRCM_Msk     </span></div>
<div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_EPDM_Pos                 (1U)                          </span></div>
<div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b3d4b03a79afdb9c3a5b9e40d07158"> 7290</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_EPDM_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPMSK_EPDM_Pos) </span></div>
<div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6078d0855016e26c85d0a5b935e6f6ba"> 7291</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_EPDM                     USB_OTG_DOEPMSK_EPDM_Msk      </span></div>
<div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_AHBERRM_Pos              (2U)</span></div>
<div class="line"><a name="l07293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec4375fe9d10b890e84c603398653dbd"> 7293</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_AHBERRM_Msk              (0x1UL &lt;&lt; USB_OTG_DOEPMSK_AHBERRM_Pos) </span></div>
<div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc5eeb0500ce7832cf607829de07dc06"> 7294</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_AHBERRM                  USB_OTG_DOEPMSK_AHBERRM_Msk   </span></div>
<div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_STUPM_Pos                (3U)                          </span></div>
<div class="line"><a name="l07296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafccb9d1a7a0af8c8ed2be97eff94a8d1"> 7296</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_STUPM_Msk                (0x1UL &lt;&lt; USB_OTG_DOEPMSK_STUPM_Pos) </span></div>
<div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb61e805f1e512b80a7b33efcca6182e"> 7297</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_STUPM                    USB_OTG_DOEPMSK_STUPM_Msk     </span></div>
<div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPDM_Pos               (4U)                          </span></div>
<div class="line"><a name="l07299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7df1cf9a2583c2a2c079c2743db0c0a"> 7299</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPDM_Msk               (0x1UL &lt;&lt; USB_OTG_DOEPMSK_OTEPDM_Pos) </span></div>
<div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad472667f09c79f0ca122586ae032e9df"> 7300</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPDM                   USB_OTG_DOEPMSK_OTEPDM_Msk    </span></div>
<div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPSPRM_Pos             (5U)                          </span></div>
<div class="line"><a name="l07302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2715f06a8df58db51a00016f761d6b0"> 7302</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPSPRM_Msk             (0x1UL &lt;&lt; USB_OTG_DOEPMSK_OTEPSPRM_Pos) </span></div>
<div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b959b8d57d5bace18e35d95de09a77"> 7303</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPSPRM                 USB_OTG_DOEPMSK_OTEPSPRM_Msk  </span></div>
<div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_B2BSTUP_Pos              (6U)                          </span></div>
<div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990e43476d2858b9b8b0a1e10ddd3ca1"> 7305</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_B2BSTUP_Msk              (0x1UL &lt;&lt; USB_OTG_DOEPMSK_B2BSTUP_Pos) </span></div>
<div class="line"><a name="l07306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ef878371c32d6157a619ec42144c09"> 7306</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_B2BSTUP                  USB_OTG_DOEPMSK_B2BSTUP_Msk   </span></div>
<div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OPEM_Pos                 (8U)                          </span></div>
<div class="line"><a name="l07308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf413b92fd7377313378c481fbf28c6f0"> 7308</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OPEM_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPMSK_OPEM_Pos) </span></div>
<div class="line"><a name="l07309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bf486957377a746a55ae6203ea697c"> 7309</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OPEM                     USB_OTG_DOEPMSK_OPEM_Msk      </span></div>
<div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_BOIM_Pos                 (9U)                          </span></div>
<div class="line"><a name="l07311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa93f1e928648830df23013e8868ed53a"> 7311</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_BOIM_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPMSK_BOIM_Pos) </span></div>
<div class="line"><a name="l07312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga980f37cfb000d12f7752530986d5069c"> 7312</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_BOIM                     USB_OTG_DOEPMSK_BOIM_Msk      </span></div>
<div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_BERRM_Pos                (12U)</span></div>
<div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad22af854eb20c0c8f6c718703aa06cc"> 7314</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_BERRM_Msk                (0x1UL &lt;&lt; USB_OTG_DOEPMSK_BERRM_Pos) </span></div>
<div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaac35f8747cd753d8534cfd8d6f4e6f2"> 7315</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_BERRM                    USB_OTG_DOEPMSK_BERRM_Msk      </span></div>
<div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_NAKM_Pos                 (13U)</span></div>
<div class="line"><a name="l07317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4282f15a3f24294c3de271447aa0b53a"> 7317</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_NAKM_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPMSK_NAKM_Pos) </span></div>
<div class="line"><a name="l07318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga377812e187288777184fec2d96929ac3"> 7318</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_NAKM                     USB_OTG_DOEPMSK_NAKM_Msk      </span></div>
<div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_NYETM_Pos                (14U)</span></div>
<div class="line"><a name="l07320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d2f79cc4d6c27cc7d24cc63b2103d0"> 7320</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_NYETM_Msk                (0x1UL &lt;&lt; USB_OTG_DOEPMSK_NYETM_Pos) </span></div>
<div class="line"><a name="l07321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a60db81ca4a7ab4ce864d70c5235498"> 7321</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_NYETM                    USB_OTG_DOEPMSK_NYETM_Msk     </span></div>
<div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_GINTSTS register  ********************/</span></div>
<div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_CMOD_Pos                 (0U)                          </span></div>
<div class="line"><a name="l07324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38b6e32c779099c6cdba55e857f33e0"> 7324</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_CMOD_Msk                 (0x1UL &lt;&lt; USB_OTG_GINTSTS_CMOD_Pos) </span></div>
<div class="line"><a name="l07325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga357496f2734867ddaf5a00cc61ff0191"> 7325</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_CMOD                     USB_OTG_GINTSTS_CMOD_Msk      </span></div>
<div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_MMIS_Pos                 (1U)                          </span></div>
<div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6421c9e8b57f5343e197c85008ae82d5"> 7327</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_MMIS_Msk                 (0x1UL &lt;&lt; USB_OTG_GINTSTS_MMIS_Pos) </span></div>
<div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c1ac0fa6a6a1b95d1dfc2b90383a39"> 7328</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_MMIS                     USB_OTG_GINTSTS_MMIS_Msk      </span></div>
<div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_OTGINT_Pos               (2U)                          </span></div>
<div class="line"><a name="l07330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7154d80c30c1c71720c35ce47aed996b"> 7330</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_OTGINT_Msk               (0x1UL &lt;&lt; USB_OTG_GINTSTS_OTGINT_Pos) </span></div>
<div class="line"><a name="l07331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a7ff1e46bfa5481522003726a1b6304"> 7331</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_OTGINT                   USB_OTG_GINTSTS_OTGINT_Msk    </span></div>
<div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_SOF_Pos                  (3U)                          </span></div>
<div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574b32ff2365c138b8454bec261a44e5"> 7333</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_SOF_Msk                  (0x1UL &lt;&lt; USB_OTG_GINTSTS_SOF_Pos) </span></div>
<div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478373e0aea76bfad1c9d8e93c33a2f8"> 7334</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_SOF                      USB_OTG_GINTSTS_SOF_Msk       </span></div>
<div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_RXFLVL_Pos               (4U)                          </span></div>
<div class="line"><a name="l07336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fb089db587ace41b14385dda34247e5"> 7336</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_RXFLVL_Msk               (0x1UL &lt;&lt; USB_OTG_GINTSTS_RXFLVL_Pos) </span></div>
<div class="line"><a name="l07337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7c264becfe7a116ae20933173b1e5b"> 7337</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_RXFLVL                   USB_OTG_GINTSTS_RXFLVL_Msk    </span></div>
<div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_NPTXFE_Pos               (5U)                          </span></div>
<div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga750ef2111fed4186378990d5b4604911"> 7339</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_NPTXFE_Msk               (0x1UL &lt;&lt; USB_OTG_GINTSTS_NPTXFE_Pos) </span></div>
<div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa84f417f4c311418505bcd04e6b9cbdf"> 7340</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_NPTXFE                   USB_OTG_GINTSTS_NPTXFE_Msk    </span></div>
<div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_GINAKEFF_Pos             (6U)                          </span></div>
<div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac8bce3f4c26db797f4d5bc1fbbf56a3"> 7342</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_GINAKEFF_Msk             (0x1UL &lt;&lt; USB_OTG_GINTSTS_GINAKEFF_Pos) </span></div>
<div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf16d8b480c90018eaf6a717c989100"> 7343</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_GINAKEFF                 USB_OTG_GINTSTS_GINAKEFF_Msk  </span></div>
<div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_BOUTNAKEFF_Pos           (7U)                          </span></div>
<div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2197d4cc945121d9c75d7d9701e64c5"> 7345</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_BOUTNAKEFF_Msk           (0x1UL &lt;&lt; USB_OTG_GINTSTS_BOUTNAKEFF_Pos) </span></div>
<div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2966f09bafa5de7b1ee2bbddfc2628fc"> 7346</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_BOUTNAKEFF               USB_OTG_GINTSTS_BOUTNAKEFF_Msk </span></div>
<div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ESUSP_Pos                (10U)                         </span></div>
<div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d506f6959a079205ed975944e8e1189"> 7348</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ESUSP_Msk                (0x1UL &lt;&lt; USB_OTG_GINTSTS_ESUSP_Pos) </span></div>
<div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d72bb12c0c5bf1d17290c49b392027"> 7349</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ESUSP                    USB_OTG_GINTSTS_ESUSP_Msk     </span></div>
<div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_USBSUSP_Pos              (11U)                         </span></div>
<div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e012bb063b871af8f27698f652d757d"> 7351</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_USBSUSP_Msk              (0x1UL &lt;&lt; USB_OTG_GINTSTS_USBSUSP_Pos) </span></div>
<div class="line"><a name="l07352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd16c90192e1c43d95c16265f86cdd5d"> 7352</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_USBSUSP                  USB_OTG_GINTSTS_USBSUSP_Msk   </span></div>
<div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_USBRST_Pos               (12U)                         </span></div>
<div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cc0c061635f5ac73557643af51a1441"> 7354</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_USBRST_Msk               (0x1UL &lt;&lt; USB_OTG_GINTSTS_USBRST_Pos) </span></div>
<div class="line"><a name="l07355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga446f240725aaa8a702b70763cef41661"> 7355</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_USBRST                   USB_OTG_GINTSTS_USBRST_Msk    </span></div>
<div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ENUMDNE_Pos              (13U)                         </span></div>
<div class="line"><a name="l07357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4300a8cbfa6b81490d1747b67966f63b"> 7357</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ENUMDNE_Msk              (0x1UL &lt;&lt; USB_OTG_GINTSTS_ENUMDNE_Pos) </span></div>
<div class="line"><a name="l07358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d4e3bdfdfc08a0cc2db20a34cbd598"> 7358</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ENUMDNE                  USB_OTG_GINTSTS_ENUMDNE_Msk   </span></div>
<div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ISOODRP_Pos              (14U)                         </span></div>
<div class="line"><a name="l07360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ca4fde1933a925bf08275f0dc66fab3"> 7360</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ISOODRP_Msk              (0x1UL &lt;&lt; USB_OTG_GINTSTS_ISOODRP_Pos) </span></div>
<div class="line"><a name="l07361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad550fd1c59868de214b47c06ef72af16"> 7361</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ISOODRP                  USB_OTG_GINTSTS_ISOODRP_Msk   </span></div>
<div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_EOPF_Pos                 (15U)                         </span></div>
<div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1c09e625f1d9bc1b803c5930d0e0298"> 7363</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_EOPF_Msk                 (0x1UL &lt;&lt; USB_OTG_GINTSTS_EOPF_Pos) </span></div>
<div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e72bb03e22a40500af8f0cf4a34d4a8"> 7364</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_EOPF                     USB_OTG_GINTSTS_EOPF_Msk      </span></div>
<div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_IEPINT_Pos               (18U)                         </span></div>
<div class="line"><a name="l07366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17b5ac65578ca653e41479144a6f1fc"> 7366</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_IEPINT_Msk               (0x1UL &lt;&lt; USB_OTG_GINTSTS_IEPINT_Pos) </span></div>
<div class="line"><a name="l07367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba3464cca97f65b232975c7ede5f3928"> 7367</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_IEPINT                   USB_OTG_GINTSTS_IEPINT_Msk    </span></div>
<div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_OEPINT_Pos               (19U)                         </span></div>
<div class="line"><a name="l07369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga005e49f60424a85b2abd5315691093dd"> 7369</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_OEPINT_Msk               (0x1UL &lt;&lt; USB_OTG_GINTSTS_OEPINT_Pos) </span></div>
<div class="line"><a name="l07370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7191a4ff25e5834f2ebdf0b61103294b"> 7370</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_OEPINT                   USB_OTG_GINTSTS_OEPINT_Msk    </span></div>
<div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_IISOIXFR_Pos             (20U)                         </span></div>
<div class="line"><a name="l07372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf380deb48e6ff5e99ab18c74684dd51e"> 7372</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_IISOIXFR_Msk             (0x1UL &lt;&lt; USB_OTG_GINTSTS_IISOIXFR_Pos) </span></div>
<div class="line"><a name="l07373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d9ad7356460a81cfb01e4a39d9fe14"> 7373</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_IISOIXFR                 USB_OTG_GINTSTS_IISOIXFR_Msk  </span></div>
<div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos    (21U)                         </span></div>
<div class="line"><a name="l07375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga038bf029239a7327a134697d89adf4d2"> 7375</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk    (0x1UL &lt;&lt; USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) </span></div>
<div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590d7ef0d41e8499b968429da4bbe289"> 7376</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT        USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk </span></div>
<div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_DATAFSUSP_Pos            (22U)                         </span></div>
<div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7b0f4c8c2bbc97f303685f3d236bb0b"> 7378</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_DATAFSUSP_Msk            (0x1UL &lt;&lt; USB_OTG_GINTSTS_DATAFSUSP_Pos) </span></div>
<div class="line"><a name="l07379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e3ca6a1a8087c2c60a6980fa365776d"> 7379</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_DATAFSUSP                USB_OTG_GINTSTS_DATAFSUSP_Msk </span></div>
<div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_HPRTINT_Pos              (24U)                         </span></div>
<div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d8553b58efc1196c9390088c8c28cac"> 7381</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_HPRTINT_Msk              (0x1UL &lt;&lt; USB_OTG_GINTSTS_HPRTINT_Pos) </span></div>
<div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea3470d78914a470f9aba4367f7609d"> 7382</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_HPRTINT                  USB_OTG_GINTSTS_HPRTINT_Msk   </span></div>
<div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_HCINT_Pos                (25U)                         </span></div>
<div class="line"><a name="l07384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga367de65d703dfe6cb6db52c76f996f85"> 7384</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_HCINT_Msk                (0x1UL &lt;&lt; USB_OTG_GINTSTS_HCINT_Pos) </span></div>
<div class="line"><a name="l07385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedc1e52a9576a68e762d473c74225d2a"> 7385</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_HCINT                    USB_OTG_GINTSTS_HCINT_Msk     </span></div>
<div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_PTXFE_Pos                (26U)                         </span></div>
<div class="line"><a name="l07387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16028501b6619df3019f71876b649884"> 7387</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_PTXFE_Msk                (0x1UL &lt;&lt; USB_OTG_GINTSTS_PTXFE_Pos) </span></div>
<div class="line"><a name="l07388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce397157106fc508c7f067d8efb7396"> 7388</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_PTXFE                    USB_OTG_GINTSTS_PTXFE_Msk     </span></div>
<div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_CIDSCHG_Pos              (28U)                         </span></div>
<div class="line"><a name="l07390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99288d13e884a0c4c554d3219bf56f51"> 7390</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_CIDSCHG_Msk              (0x1UL &lt;&lt; USB_OTG_GINTSTS_CIDSCHG_Pos) </span></div>
<div class="line"><a name="l07391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931ec3cde136bc655953191000a16855"> 7391</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_CIDSCHG                  USB_OTG_GINTSTS_CIDSCHG_Msk   </span></div>
<div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_DISCINT_Pos              (29U)                         </span></div>
<div class="line"><a name="l07393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bf091e3d68accaeb0237700d77c9fc3"> 7393</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_DISCINT_Msk              (0x1UL &lt;&lt; USB_OTG_GINTSTS_DISCINT_Pos) </span></div>
<div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7ef887fec0170857c82ad7a142cce98"> 7394</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_DISCINT                  USB_OTG_GINTSTS_DISCINT_Msk   </span></div>
<div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_SRQINT_Pos               (30U)                         </span></div>
<div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37cf1033876ca51d197c2652b87bd084"> 7396</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_SRQINT_Msk               (0x1UL &lt;&lt; USB_OTG_GINTSTS_SRQINT_Pos) </span></div>
<div class="line"><a name="l07397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6f152a76e8a4457cf7f2cd93a95d3fd"> 7397</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_SRQINT                   USB_OTG_GINTSTS_SRQINT_Msk    </span></div>
<div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_WKUINT_Pos               (31U)                         </span></div>
<div class="line"><a name="l07399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0607db8d81e1637d4f91fbddb26bc25"> 7399</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_WKUINT_Msk               (0x1UL &lt;&lt; USB_OTG_GINTSTS_WKUINT_Pos) </span></div>
<div class="line"><a name="l07400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60bc942876444a039c20070d3a91055e"> 7400</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_WKUINT                   USB_OTG_GINTSTS_WKUINT_Msk    </span></div>
<div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_GINTMSK register  ********************/</span></div>
<div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_MMISM_Pos                (1U)                          </span></div>
<div class="line"><a name="l07404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5ccb0f8c7955022c74175b060f1a5e4"> 7404</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_MMISM_Msk                (0x1UL &lt;&lt; USB_OTG_GINTMSK_MMISM_Pos) </span></div>
<div class="line"><a name="l07405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49ccdddf721bcdb2d44915f210b3e2e2"> 7405</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_MMISM                    USB_OTG_GINTMSK_MMISM_Msk     </span></div>
<div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_OTGINT_Pos               (2U)                          </span></div>
<div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff43c3b891b1e76c1e0242a2bab658c"> 7407</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_OTGINT_Msk               (0x1UL &lt;&lt; USB_OTG_GINTMSK_OTGINT_Pos) </span></div>
<div class="line"><a name="l07408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1138fd4386ac29900b5c46ec7754b4ff"> 7408</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_OTGINT                   USB_OTG_GINTMSK_OTGINT_Msk    </span></div>
<div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_SOFM_Pos                 (3U)                          </span></div>
<div class="line"><a name="l07410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03618e5abf25fbd2f495b47e6121402a"> 7410</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_SOFM_Msk                 (0x1UL &lt;&lt; USB_OTG_GINTMSK_SOFM_Pos) </span></div>
<div class="line"><a name="l07411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd83cf86e077c35fdc47e2a2666b391"> 7411</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_SOFM                     USB_OTG_GINTMSK_SOFM_Msk      </span></div>
<div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_RXFLVLM_Pos              (4U)                          </span></div>
<div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e0f9299eaf0a9987bb07d6d4ba05228"> 7413</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_RXFLVLM_Msk              (0x1UL &lt;&lt; USB_OTG_GINTMSK_RXFLVLM_Pos) </span></div>
<div class="line"><a name="l07414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacca853066f092884b6c6af005eee77ed"> 7414</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_RXFLVLM                  USB_OTG_GINTMSK_RXFLVLM_Msk   </span></div>
<div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_NPTXFEM_Pos              (5U)                          </span></div>
<div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67278c309dddbbaa4cc520416c60d9be"> 7416</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_NPTXFEM_Msk              (0x1UL &lt;&lt; USB_OTG_GINTMSK_NPTXFEM_Pos) </span></div>
<div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b7860f3dc90a9f46e46e2dc133f2e4"> 7417</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_NPTXFEM                  USB_OTG_GINTMSK_NPTXFEM_Msk   </span></div>
<div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_GINAKEFFM_Pos            (6U)                          </span></div>
<div class="line"><a name="l07419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53aed86becf8549f65f3038d0d5da115"> 7419</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_GINAKEFFM_Msk            (0x1UL &lt;&lt; USB_OTG_GINTMSK_GINAKEFFM_Pos) </span></div>
<div class="line"><a name="l07420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eb2bbcd11ddee87630472eb01897d3d"> 7420</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_GINAKEFFM                USB_OTG_GINTMSK_GINAKEFFM_Msk </span></div>
<div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_GONAKEFFM_Pos            (7U)                          </span></div>
<div class="line"><a name="l07422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360c770dba2809d002ba1cf317179988"> 7422</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_GONAKEFFM_Msk            (0x1UL &lt;&lt; USB_OTG_GINTMSK_GONAKEFFM_Pos) </span></div>
<div class="line"><a name="l07423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba9de7677f70e7fcb4dab90228bdb484"> 7423</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_GONAKEFFM                USB_OTG_GINTMSK_GONAKEFFM_Msk </span></div>
<div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ESUSPM_Pos               (10U)                         </span></div>
<div class="line"><a name="l07425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed33a7a408afafbce8c6243e2345433"> 7425</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ESUSPM_Msk               (0x1UL &lt;&lt; USB_OTG_GINTMSK_ESUSPM_Pos) </span></div>
<div class="line"><a name="l07426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa0fc70a7e7198d7d6f179d9cae29394"> 7426</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ESUSPM                   USB_OTG_GINTMSK_ESUSPM_Msk    </span></div>
<div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_USBSUSPM_Pos             (11U)                         </span></div>
<div class="line"><a name="l07428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44cee5301fb072bbea3e3b095d12e08d"> 7428</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_USBSUSPM_Msk             (0x1UL &lt;&lt; USB_OTG_GINTMSK_USBSUSPM_Pos) </span></div>
<div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7afb2b0396964430aeb1c7650012fe6"> 7429</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_USBSUSPM                 USB_OTG_GINTMSK_USBSUSPM_Msk  </span></div>
<div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_USBRST_Pos               (12U)                         </span></div>
<div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9356341b405c61209433fd206e5edc4"> 7431</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_USBRST_Msk               (0x1UL &lt;&lt; USB_OTG_GINTMSK_USBRST_Pos) </span></div>
<div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0935f9f5fb77fee0755ceaaa787bb7f6"> 7432</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_USBRST                   USB_OTG_GINTMSK_USBRST_Msk    </span></div>
<div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ENUMDNEM_Pos             (13U)                         </span></div>
<div class="line"><a name="l07434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc647118b4e7ef089e014a6da2e42f9e"> 7434</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ENUMDNEM_Msk             (0x1UL &lt;&lt; USB_OTG_GINTMSK_ENUMDNEM_Pos) </span></div>
<div class="line"><a name="l07435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066078d17a4216093855cc210ab6764"> 7435</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ENUMDNEM                 USB_OTG_GINTMSK_ENUMDNEM_Msk  </span></div>
<div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ISOODRPM_Pos             (14U)                         </span></div>
<div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga442bbb88091efa2c2f707909e51477f3"> 7437</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ISOODRPM_Msk             (0x1UL &lt;&lt; USB_OTG_GINTMSK_ISOODRPM_Pos) </span></div>
<div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e01710480bf4d5edf5c344798c88624"> 7438</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ISOODRPM                 USB_OTG_GINTMSK_ISOODRPM_Msk  </span></div>
<div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_EOPFM_Pos                (15U)                         </span></div>
<div class="line"><a name="l07440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53404953b235600349f7f631caff940b"> 7440</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_EOPFM_Msk                (0x1UL &lt;&lt; USB_OTG_GINTMSK_EOPFM_Pos) </span></div>
<div class="line"><a name="l07441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd06eee1627ac5ba7212a728f19e4fe8"> 7441</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_EOPFM                    USB_OTG_GINTMSK_EOPFM_Msk     </span></div>
<div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_EPMISM_Pos               (17U)                         </span></div>
<div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf538166d934b884ae39bdfe98cbd16b6"> 7443</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_EPMISM_Msk               (0x1UL &lt;&lt; USB_OTG_GINTMSK_EPMISM_Pos) </span></div>
<div class="line"><a name="l07444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35ecb8ef940b0ace19712f5fefa1193c"> 7444</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_EPMISM                   USB_OTG_GINTMSK_EPMISM_Msk    </span></div>
<div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_IEPINT_Pos               (18U)                         </span></div>
<div class="line"><a name="l07446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae283ace2a396c147245a581322b25761"> 7446</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_IEPINT_Msk               (0x1UL &lt;&lt; USB_OTG_GINTMSK_IEPINT_Pos) </span></div>
<div class="line"><a name="l07447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7b0d0879e3d57e3a21610ab590da6ae"> 7447</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_IEPINT                   USB_OTG_GINTMSK_IEPINT_Msk    </span></div>
<div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_OEPINT_Pos               (19U)                         </span></div>
<div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcdffda36a1a980f7d77038e2e5acb29"> 7449</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_OEPINT_Msk               (0x1UL &lt;&lt; USB_OTG_GINTMSK_OEPINT_Pos) </span></div>
<div class="line"><a name="l07450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff1341cabf6155e197f657b12237dbb8"> 7450</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_OEPINT                   USB_OTG_GINTMSK_OEPINT_Msk    </span></div>
<div class="line"><a name="l07451"></a><span class="lineno"> 7451</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_IISOIXFRM_Pos            (20U)                         </span></div>
<div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932753540aef5f14f8801ea26789cef4"> 7452</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_IISOIXFRM_Msk            (0x1UL &lt;&lt; USB_OTG_GINTMSK_IISOIXFRM_Pos) </span></div>
<div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a505c6af38c507dfe84028d6194e08e"> 7453</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_IISOIXFRM                USB_OTG_GINTMSK_IISOIXFRM_Msk </span></div>
<div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos      (21U)                         </span></div>
<div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7fc2d5326991ca1857dcc4825688d21"> 7455</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk      (0x1UL &lt;&lt; USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) </span></div>
<div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1"> 7456</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM          USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk </span></div>
<div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_FSUSPM_Pos               (22U)                         </span></div>
<div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga941f4e537d06501247b906cbd37410c7"> 7458</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_FSUSPM_Msk               (0x1UL &lt;&lt; USB_OTG_GINTMSK_FSUSPM_Pos) </span></div>
<div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29d6ecd5e6c802a6214b814f6466b58"> 7459</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_FSUSPM                   USB_OTG_GINTMSK_FSUSPM_Msk    </span></div>
<div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PRTIM_Pos                (24U)                         </span></div>
<div class="line"><a name="l07461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2f3349ecf1e586219b22452f93d3725"> 7461</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PRTIM_Msk                (0x1UL &lt;&lt; USB_OTG_GINTMSK_PRTIM_Pos) </span></div>
<div class="line"><a name="l07462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b1d4a903966e3ad62a8c299875a082"> 7462</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PRTIM                    USB_OTG_GINTMSK_PRTIM_Msk     </span></div>
<div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_HCIM_Pos                 (25U)                         </span></div>
<div class="line"><a name="l07464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91482bd34447d0e44c2bf4ad9b9e3aa0"> 7464</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_HCIM_Msk                 (0x1UL &lt;&lt; USB_OTG_GINTMSK_HCIM_Pos) </span></div>
<div class="line"><a name="l07465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff8e84db67f2f7c46998c2236f9c6cc"> 7465</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_HCIM                     USB_OTG_GINTMSK_HCIM_Msk      </span></div>
<div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PTXFEM_Pos               (26U)                         </span></div>
<div class="line"><a name="l07467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7146797fddc3a6bae1b081568810f35e"> 7467</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PTXFEM_Msk               (0x1UL &lt;&lt; USB_OTG_GINTMSK_PTXFEM_Pos) </span></div>
<div class="line"><a name="l07468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2744ae4d8e4c018a9a541af8ce68d01d"> 7468</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PTXFEM                   USB_OTG_GINTMSK_PTXFEM_Msk    </span></div>
<div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_CIDSCHGM_Pos             (28U)                         </span></div>
<div class="line"><a name="l07470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4b71ca238b78977cad1c0362044065"> 7470</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_CIDSCHGM_Msk             (0x1UL &lt;&lt; USB_OTG_GINTMSK_CIDSCHGM_Pos) </span></div>
<div class="line"><a name="l07471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe390b69b7379dc93f9c25b6b35a71f2"> 7471</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_CIDSCHGM                 USB_OTG_GINTMSK_CIDSCHGM_Msk  </span></div>
<div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_DISCINT_Pos              (29U)                         </span></div>
<div class="line"><a name="l07473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34f387040509ac1ea94b3dbc95302e54"> 7473</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_DISCINT_Msk              (0x1UL &lt;&lt; USB_OTG_GINTMSK_DISCINT_Pos) </span></div>
<div class="line"><a name="l07474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de24048cab1948503c26d09ee5a4397"> 7474</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_DISCINT                  USB_OTG_GINTMSK_DISCINT_Msk   </span></div>
<div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_SRQIM_Pos                (30U)                         </span></div>
<div class="line"><a name="l07476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga075abd906877496518197feccbd33643"> 7476</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_SRQIM_Msk                (0x1UL &lt;&lt; USB_OTG_GINTMSK_SRQIM_Pos) </span></div>
<div class="line"><a name="l07477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga896592b90dc012f3c4d004cd2280fb8f"> 7477</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_SRQIM                    USB_OTG_GINTMSK_SRQIM_Msk     </span></div>
<div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_WUIM_Pos                 (31U)                         </span></div>
<div class="line"><a name="l07479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf042e8854e22eacdba2faa356fe1b58"> 7479</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_WUIM_Msk                 (0x1UL &lt;&lt; USB_OTG_GINTMSK_WUIM_Pos) </span></div>
<div class="line"><a name="l07480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab641d285c79ab1b54c1d0c615afe87f5"> 7480</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_WUIM                     USB_OTG_GINTMSK_WUIM_Msk      </span></div>
<div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DAINT register  ********************/</span></div>
<div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;<span class="preprocessor">#define USB_OTG_DAINT_IEPINT_Pos                 (0U)                          </span></div>
<div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0458c7203562b2f88f6301ee5914b5be"> 7484</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINT_IEPINT_Msk                 (0xFFFFUL &lt;&lt; USB_OTG_DAINT_IEPINT_Pos) </span></div>
<div class="line"><a name="l07485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac640d7686606412f8b3593fc3bc76976"> 7485</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINT_IEPINT                     USB_OTG_DAINT_IEPINT_Msk      </span></div>
<div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="preprocessor">#define USB_OTG_DAINT_OEPINT_Pos                 (16U)                         </span></div>
<div class="line"><a name="l07487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae1224c9e9728d40025d9326e31a0c6b"> 7487</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINT_OEPINT_Msk                 (0xFFFFUL &lt;&lt; USB_OTG_DAINT_OEPINT_Pos) </span></div>
<div class="line"><a name="l07488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1da6e6b0cb689727710c7c23162fb5d"> 7488</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINT_OEPINT                     USB_OTG_DAINT_OEPINT_Msk      </span></div>
<div class="line"><a name="l07490"></a><span class="lineno"> 7490</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_HAINTMSK register  ********************/</span></div>
<div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;<span class="preprocessor">#define USB_OTG_HAINTMSK_HAINTM_Pos              (0U)                          </span></div>
<div class="line"><a name="l07492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326da6d7c5280028f57cf69bc5958b4a"> 7492</a></span>&#160;<span class="preprocessor">#define USB_OTG_HAINTMSK_HAINTM_Msk              (0xFFFFUL &lt;&lt; USB_OTG_HAINTMSK_HAINTM_Pos) </span></div>
<div class="line"><a name="l07493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1f2419baf94819340bd759b09004121"> 7493</a></span>&#160;<span class="preprocessor">#define USB_OTG_HAINTMSK_HAINTM                  USB_OTG_HAINTMSK_HAINTM_Msk   </span></div>
<div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_GRXSTSP register  ********************/</span></div>
<div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_EPNUM_Pos                (0U)                          </span></div>
<div class="line"><a name="l07497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34de745d37102b0c8d8bc0daac0437a4"> 7497</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_EPNUM_Msk                (0xFUL &lt;&lt; USB_OTG_GRXSTSP_EPNUM_Pos) </span></div>
<div class="line"><a name="l07498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09b6ae9c0db0348ae11d171912651bf2"> 7498</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_EPNUM                    USB_OTG_GRXSTSP_EPNUM_Msk     </span></div>
<div class="line"><a name="l07499"></a><span class="lineno"> 7499</span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_BCNT_Pos                 (4U)                          </span></div>
<div class="line"><a name="l07500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffd3da88ae4fb7c15b79e072e2230441"> 7500</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_BCNT_Msk                 (0x7FFUL &lt;&lt; USB_OTG_GRXSTSP_BCNT_Pos) </span></div>
<div class="line"><a name="l07501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7cc28354cac4479286e02df84b82eaa"> 7501</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_BCNT                     USB_OTG_GRXSTSP_BCNT_Msk      </span></div>
<div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_DPID_Pos                 (15U)                         </span></div>
<div class="line"><a name="l07503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f9198db9bcb93fc1823fe6278c06ad"> 7503</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_DPID_Msk                 (0x3UL &lt;&lt; USB_OTG_GRXSTSP_DPID_Pos) </span></div>
<div class="line"><a name="l07504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89a85cea9c8ee8cea016f80c1354b0e2"> 7504</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_DPID                     USB_OTG_GRXSTSP_DPID_Msk      </span></div>
<div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_PKTSTS_Pos               (17U)                         </span></div>
<div class="line"><a name="l07506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d6c9af341038ba6622a9ac14e0aeda"> 7506</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_PKTSTS_Msk               (0xFUL &lt;&lt; USB_OTG_GRXSTSP_PKTSTS_Pos) </span></div>
<div class="line"><a name="l07507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga968cdd119ee75647a2ab2a6beecd54fc"> 7507</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_PKTSTS                   USB_OTG_GRXSTSP_PKTSTS_Msk    </span></div>
<div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DAINTMSK register  ********************/</span></div>
<div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;<span class="preprocessor">#define USB_OTG_DAINTMSK_IEPM_Pos                (0U)                          </span></div>
<div class="line"><a name="l07511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff61f58b2d93be3d36f44794981e80c"> 7511</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINTMSK_IEPM_Msk                (0xFFFFUL &lt;&lt; USB_OTG_DAINTMSK_IEPM_Pos) </span></div>
<div class="line"><a name="l07512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eaacec55a1e6d5ea06babfacf6a77c"> 7512</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINTMSK_IEPM                    USB_OTG_DAINTMSK_IEPM_Msk     </span></div>
<div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;<span class="preprocessor">#define USB_OTG_DAINTMSK_OEPM_Pos                (16U)                         </span></div>
<div class="line"><a name="l07514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86dad56d8d5e8ced81ff1486b8f8b82c"> 7514</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINTMSK_OEPM_Msk                (0xFFFFUL &lt;&lt; USB_OTG_DAINTMSK_OEPM_Pos) </span></div>
<div class="line"><a name="l07515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1e90f8633158170a810a7b739d280aa"> 7515</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINTMSK_OEPM                    USB_OTG_DAINTMSK_OEPM_Msk     </span></div>
<div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_GRXFSIZ register  ********************/</span></div>
<div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;<span class="preprocessor">#define USB_OTG_GRXFSIZ_RXFD_Pos                 (0U)                          </span></div>
<div class="line"><a name="l07519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19912b7862dbda078a7c986251282051"> 7519</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXFSIZ_RXFD_Msk                 (0xFFFFUL &lt;&lt; USB_OTG_GRXFSIZ_RXFD_Pos) </span></div>
<div class="line"><a name="l07520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga645e153273d36f18999be31a5f9c152b"> 7520</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXFSIZ_RXFD                     USB_OTG_GRXFSIZ_RXFD_Msk      </span></div>
<div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DVBUSDIS register  ********************/</span></div>
<div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;<span class="preprocessor">#define USB_OTG_DVBUSDIS_VBUSDT_Pos              (0U)                          </span></div>
<div class="line"><a name="l07524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05d481daeec0e3867bc14ddbf33c668b"> 7524</a></span>&#160;<span class="preprocessor">#define USB_OTG_DVBUSDIS_VBUSDT_Msk              (0xFFFFUL &lt;&lt; USB_OTG_DVBUSDIS_VBUSDT_Pos) </span></div>
<div class="line"><a name="l07525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga749c7152aea411faaaeec1b43afb43e5"> 7525</a></span>&#160;<span class="preprocessor">#define USB_OTG_DVBUSDIS_VBUSDT                  USB_OTG_DVBUSDIS_VBUSDT_Msk   </span></div>
<div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;<span class="comment">/********************  Bit definition for OTG register  ********************/</span></div>
<div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;<span class="preprocessor">#define USB_OTG_NPTXFSA_Pos                      (0U)                          </span></div>
<div class="line"><a name="l07529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d574718d661d828fdbd50dd9de84f79"> 7529</a></span>&#160;<span class="preprocessor">#define USB_OTG_NPTXFSA_Msk                      (0xFFFFUL &lt;&lt; USB_OTG_NPTXFSA_Pos) </span></div>
<div class="line"><a name="l07530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7288bc9a03bd0068584bfbf7a00de132"> 7530</a></span>&#160;<span class="preprocessor">#define USB_OTG_NPTXFSA                          USB_OTG_NPTXFSA_Msk           </span></div>
<div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;<span class="preprocessor">#define USB_OTG_NPTXFD_Pos                       (16U)                         </span></div>
<div class="line"><a name="l07532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga925ee7600d2f4c33f4ada106ad2da436"> 7532</a></span>&#160;<span class="preprocessor">#define USB_OTG_NPTXFD_Msk                       (0xFFFFUL &lt;&lt; USB_OTG_NPTXFD_Pos) </span></div>
<div class="line"><a name="l07533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa42909f04dfa46977d5d95ba84a81f7a"> 7533</a></span>&#160;<span class="preprocessor">#define USB_OTG_NPTXFD                           USB_OTG_NPTXFD_Msk            </span></div>
<div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;<span class="preprocessor">#define USB_OTG_TX0FSA_Pos                       (0U)                          </span></div>
<div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1135e855d8d6bd816ab72978a82217d5"> 7535</a></span>&#160;<span class="preprocessor">#define USB_OTG_TX0FSA_Msk                       (0xFFFFUL &lt;&lt; USB_OTG_TX0FSA_Pos) </span></div>
<div class="line"><a name="l07536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga878564768aedb86dd987f933edd56ded"> 7536</a></span>&#160;<span class="preprocessor">#define USB_OTG_TX0FSA                           USB_OTG_TX0FSA_Msk            </span></div>
<div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="preprocessor">#define USB_OTG_TX0FD_Pos                        (16U)                         </span></div>
<div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9db88da5ed817b0e836a7fe631b8a3c"> 7538</a></span>&#160;<span class="preprocessor">#define USB_OTG_TX0FD_Msk                        (0xFFFFUL &lt;&lt; USB_OTG_TX0FD_Pos) </span></div>
<div class="line"><a name="l07539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd6ed0dba3c92506928f19a8dae4a4cd"> 7539</a></span>&#160;<span class="preprocessor">#define USB_OTG_TX0FD                            USB_OTG_TX0FD_Msk             </span></div>
<div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;<span class="comment">/********************  Bit definition forUSB_OTG_DVBUSPULSE register  ********************/</span></div>
<div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;<span class="preprocessor">#define USB_OTG_DVBUSPULSE_DVBUSP_Pos            (0U)                          </span></div>
<div class="line"><a name="l07543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0f53728ef57cfd0c9099458e5ede08b"> 7543</a></span>&#160;<span class="preprocessor">#define USB_OTG_DVBUSPULSE_DVBUSP_Msk            (0xFFFUL &lt;&lt; USB_OTG_DVBUSPULSE_DVBUSP_Pos) </span></div>
<div class="line"><a name="l07544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc9a44df3a6bf09319feb0ade70219b"> 7544</a></span>&#160;<span class="preprocessor">#define USB_OTG_DVBUSPULSE_DVBUSP                USB_OTG_DVBUSPULSE_DVBUSP_Msk </span></div>
<div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_GNPTXSTS register  ********************/</span></div>
<div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXFSAV_Pos            (0U)                          </span></div>
<div class="line"><a name="l07548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f2d1e26e3ce0e261b8fbe6fe2797edc"> 7548</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXFSAV_Msk            (0xFFFFUL &lt;&lt; USB_OTG_GNPTXSTS_NPTXFSAV_Pos) </span></div>
<div class="line"><a name="l07549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0f0efb60ff9965a1ef407bb36b0c9b"> 7549</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXFSAV                USB_OTG_GNPTXSTS_NPTXFSAV_Msk </span></div>
<div class="line"><a name="l07551"></a><span class="lineno"> 7551</span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_Pos            (16U)                         </span></div>
<div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca3b71a13949ca23c81dfd7901d5078e"> 7552</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_Msk            (0xFFUL &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div>
<div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dbb974d940609afd19b073574c40019"> 7553</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV                USB_OTG_GNPTXSTS_NPTQXSAV_Msk </span></div>
<div class="line"><a name="l07554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7731a3940c52add8741a9102d1d921b4"> 7554</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_0              (0x01UL &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div>
<div class="line"><a name="l07555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaead027a78b6c561c4ab16a7b138373c"> 7555</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_1              (0x02UL &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div>
<div class="line"><a name="l07556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0af12c08cce383a26e0eef3c6a6fa72"> 7556</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_2              (0x04UL &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div>
<div class="line"><a name="l07557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga896f6671b046ebcba5dde1f267508c2f"> 7557</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_3              (0x08UL &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div>
<div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga207fc30605e39e471f9790f69e3fac74"> 7558</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_4              (0x10UL &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div>
<div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2c61ea0a8811b95ea5880adf869e0b"> 7559</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_5              (0x20UL &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div>
<div class="line"><a name="l07560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga787291b79ab2b19dcd87a188a8ad0c7b"> 7560</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_6              (0x40UL &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div>
<div class="line"><a name="l07561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1212da7f367d7ccc3bb3db806c0293c"> 7561</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_7              (0x80UL &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div>
<div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_Pos            (24U)                         </span></div>
<div class="line"><a name="l07564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga730120d7b71007fb05f5e74b8d3e6264"> 7564</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_Msk            (0x7FUL &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div>
<div class="line"><a name="l07565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111271d7bfdc7155f029c2402d2bac41"> 7565</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP                USB_OTG_GNPTXSTS_NPTXQTOP_Msk </span></div>
<div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e940aac39f5922c0b7c6ffa797ce691"> 7566</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_0              (0x01UL &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div>
<div class="line"><a name="l07567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ff80fe229f3a0ca31450cf037ad3117"> 7567</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_1              (0x02UL &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div>
<div class="line"><a name="l07568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb3f5554d1d052c25cba115f406d6f07"> 7568</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_2              (0x04UL &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div>
<div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9fd208770d7a63c0c031fed2b650d19"> 7569</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_3              (0x08UL &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div>
<div class="line"><a name="l07570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963a180ae1705b5161555d23fc8f9a1e"> 7570</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_4              (0x10UL &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div>
<div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad681db11aef73b8b65b2528f31fa9668"> 7571</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_5              (0x20UL &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div>
<div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba22a705c0bd9f3c18a22afcddd3edc4"> 7572</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_6              (0x40UL &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div>
<div class="line"><a name="l07574"></a><span class="lineno"> 7574</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DTHRCTL register  ********************/</span></div>
<div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_NONISOTHREN_Pos          (0U)                          </span></div>
<div class="line"><a name="l07576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5a75e2c30cc44403d12a7fa3f3bbd6"> 7576</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_NONISOTHREN_Msk          (0x1UL &lt;&lt; USB_OTG_DTHRCTL_NONISOTHREN_Pos) </span></div>
<div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90deedb84e953f01c80f382926cc07f7"> 7577</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_NONISOTHREN              USB_OTG_DTHRCTL_NONISOTHREN_Msk </span></div>
<div class="line"><a name="l07578"></a><span class="lineno"> 7578</span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_ISOTHREN_Pos             (1U)                          </span></div>
<div class="line"><a name="l07579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1a2aa524f45130efc83e053acb865b"> 7579</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_ISOTHREN_Msk             (0x1UL &lt;&lt; USB_OTG_DTHRCTL_ISOTHREN_Pos) </span></div>
<div class="line"><a name="l07580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e741a79f38ab24adc52bd7143af049"> 7580</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_ISOTHREN                 USB_OTG_DTHRCTL_ISOTHREN_Msk  </span></div>
<div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_Pos             (2U)                          </span></div>
<div class="line"><a name="l07583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43e14dc940b6baf117c256d9c60aa2e0"> 7583</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_Msk             (0x1FFUL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89abc875678e55dd6f0404d06fd71ac4"> 7584</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN                 USB_OTG_DTHRCTL_TXTHRLEN_Msk  </span></div>
<div class="line"><a name="l07585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc7e5363efa0a295aa92980b6cc04fa"> 7585</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_0               (0x001UL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e5b0ffa7872b1a86a5c1b595e1010e"> 7586</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_1               (0x002UL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05f69f648818f4c055d939afc66946ae"> 7587</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_2               (0x004UL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf30c1d04c0cdd9d55beae15953ec7693"> 7588</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_3               (0x008UL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49b7ac9081652b86cba455dd0241ec67"> 7589</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_4               (0x010UL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5adde0e7e9543650a413afa08241a990"> 7590</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_5               (0x020UL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d34b0ad2fc0bb5c9fef41cf8d139a2"> 7591</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_6               (0x040UL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86ac850ea713f1545dcd207e2e5bd104"> 7592</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_7               (0x080UL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eafc52de58d4605d63ba125ceb08e93"> 7593</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_8               (0x100UL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHREN_Pos              (16U)                         </span></div>
<div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ea756a244f4f1c30f3d1feab40f90d"> 7595</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHREN_Msk              (0x1UL &lt;&lt; USB_OTG_DTHRCTL_RXTHREN_Pos) </span></div>
<div class="line"><a name="l07596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccd6ccdda30038743b8857ec89c897d0"> 7596</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHREN                  USB_OTG_DTHRCTL_RXTHREN_Msk   </span></div>
<div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_Pos             (17U)                         </span></div>
<div class="line"><a name="l07599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86e3d673a7dffea2edb0212199ca55d8"> 7599</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_Msk             (0x1FFUL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33dd5d34180983c398a1944eafd47fac"> 7600</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN                 USB_OTG_DTHRCTL_RXTHRLEN_Msk  </span></div>
<div class="line"><a name="l07601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb6edd2de6ee8c4680a604711920b83"> 7601</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_0               (0x001UL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga933148ffeb4784606b66a3229d77b921"> 7602</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_1               (0x002UL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4208cac73e194db119277ed12a69eedd"> 7603</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_2               (0x004UL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c499a8120b848257819105790c44aef"> 7604</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_3               (0x008UL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b8e7493d15184845243110b44ef4e45"> 7605</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_4               (0x010UL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1a10cc9b79775c3c0067a1b005862f0"> 7606</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_5               (0x020UL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee1447a1041c5a2b2a88fd2edacb9cdf"> 7607</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_6               (0x040UL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f753e4d8650b04a44a092c7581cda36"> 7608</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_7               (0x080UL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2dbf9b5e747cff136273b67258c36e"> 7609</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_8               (0x100UL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_ARPEN_Pos                (27U)                         </span></div>
<div class="line"><a name="l07611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23e9fc77b37f86b49a3e6f9bb4f711b"> 7611</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_ARPEN_Msk                (0x1UL &lt;&lt; USB_OTG_DTHRCTL_ARPEN_Pos) </span></div>
<div class="line"><a name="l07612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababbacdcc33bdd2be91513fd31c4efbc"> 7612</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_ARPEN                    USB_OTG_DTHRCTL_ARPEN_Msk     </span></div>
<div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DIEPEMPMSK register  ********************/</span></div>
<div class="line"><a name="l07615"></a><span class="lineno"> 7615</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos         (0U)                          </span></div>
<div class="line"><a name="l07616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5d9742bbb59530bdf7648a369aa31a"> 7616</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk         (0xFFFFUL &lt;&lt; USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) </span></div>
<div class="line"><a name="l07617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8129b6a9f51c5131fb60ae0b92887af"> 7617</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEMPMSK_INEPTXFEM             USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk </span></div>
<div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DEACHINT register  ********************/</span></div>
<div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINT_IEP1INT_Pos             (1U)                          </span></div>
<div class="line"><a name="l07621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad029d48387a2d3e0e29661bab1848c41"> 7621</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINT_IEP1INT_Msk             (0x1UL &lt;&lt; USB_OTG_DEACHINT_IEP1INT_Pos) </span></div>
<div class="line"><a name="l07622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc58bf6e4389a56f5482f3c3b9f0afae"> 7622</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINT_IEP1INT                 USB_OTG_DEACHINT_IEP1INT_Msk  </span></div>
<div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINT_OEP1INT_Pos             (17U)                         </span></div>
<div class="line"><a name="l07624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15176fb77b4e56480776944239113e2d"> 7624</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINT_OEP1INT_Msk             (0x1UL &lt;&lt; USB_OTG_DEACHINT_OEP1INT_Pos) </span></div>
<div class="line"><a name="l07625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303cb170236d7f710cc125fb1af37179"> 7625</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINT_OEP1INT                 USB_OTG_DEACHINT_OEP1INT_Msk  </span></div>
<div class="line"><a name="l07627"></a><span class="lineno"> 7627</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_GCCFG register  ********************/</span></div>
<div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_PWRDWN_Pos                 (16U)                         </span></div>
<div class="line"><a name="l07629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29705f28087b457d2e6d6ade469b8da8"> 7629</a></span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_PWRDWN_Msk                 (0x1UL &lt;&lt; USB_OTG_GCCFG_PWRDWN_Pos) </span></div>
<div class="line"><a name="l07630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c298cedbc73302fae613084ad098b22"> 7630</a></span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_PWRDWN                     USB_OTG_GCCFG_PWRDWN_Msk      </span></div>
<div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_I2CPADEN_Pos               (17U)                         </span></div>
<div class="line"><a name="l07632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4d5a74bbfa9c61ca56b7b1f5a511dd3"> 7632</a></span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_I2CPADEN_Msk               (0x1UL &lt;&lt; USB_OTG_GCCFG_I2CPADEN_Pos) </span></div>
<div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048469450e7d634cafa2e5677e5182b3"> 7633</a></span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_I2CPADEN                   USB_OTG_GCCFG_I2CPADEN_Msk    </span></div>
<div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_VBUSASEN_Pos               (18U)                         </span></div>
<div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa234c38562741de2c25aa2d87a53b2b9"> 7635</a></span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_VBUSASEN_Msk               (0x1UL &lt;&lt; USB_OTG_GCCFG_VBUSASEN_Pos) </span></div>
<div class="line"><a name="l07636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a0db31f98476dc46d77a77475c2991"> 7636</a></span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_VBUSASEN                   USB_OTG_GCCFG_VBUSASEN_Msk    </span></div>
<div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_VBUSBSEN_Pos               (19U)                         </span></div>
<div class="line"><a name="l07638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11b625bb997a725e1965d4a678f0bea4"> 7638</a></span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_VBUSBSEN_Msk               (0x1UL &lt;&lt; USB_OTG_GCCFG_VBUSBSEN_Pos) </span></div>
<div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa57c29a5c04621f54b2125536d11b2"> 7639</a></span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_VBUSBSEN                   USB_OTG_GCCFG_VBUSBSEN_Msk    </span></div>
<div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_SOFOUTEN_Pos               (20U)                         </span></div>
<div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e05968150501b4f565898b43d33aed8"> 7641</a></span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_SOFOUTEN_Msk               (0x1UL &lt;&lt; USB_OTG_GCCFG_SOFOUTEN_Pos) </span></div>
<div class="line"><a name="l07642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3caba9befa711f3bdeb99e0ed33d608"> 7642</a></span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_SOFOUTEN                   USB_OTG_GCCFG_SOFOUTEN_Msk    </span></div>
<div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_NOVBUSSENS_Pos             (21U)                         </span></div>
<div class="line"><a name="l07644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84a118dc6bff7012b8a6d944b15089b8"> 7644</a></span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_NOVBUSSENS_Msk             (0x1UL &lt;&lt; USB_OTG_GCCFG_NOVBUSSENS_Pos) </span></div>
<div class="line"><a name="l07645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b38845c9338d0637983b3d81fc0c95d"> 7645</a></span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_NOVBUSSENS                 USB_OTG_GCCFG_NOVBUSSENS_Msk  </span></div>
<div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;<span class="comment">/********************  Bit definition forUSB_OTG_DEACHINTMSK register  ********************/</span></div>
<div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINTMSK_IEP1INTM_Pos         (1U)                          </span></div>
<div class="line"><a name="l07649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8771cbb994263301333d9847621094e"> 7649</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINTMSK_IEP1INTM_Msk         (0x1UL &lt;&lt; USB_OTG_DEACHINTMSK_IEP1INTM_Pos) </span></div>
<div class="line"><a name="l07650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga258a2e60f2796217e28607252d4c57bf"> 7650</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINTMSK_IEP1INTM             USB_OTG_DEACHINTMSK_IEP1INTM_Msk </span></div>
<div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINTMSK_OEP1INTM_Pos         (17U)                         </span></div>
<div class="line"><a name="l07652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga429749723f28d5ac2c69768ec5340d17"> 7652</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINTMSK_OEP1INTM_Msk         (0x1UL &lt;&lt; USB_OTG_DEACHINTMSK_OEP1INTM_Pos) </span></div>
<div class="line"><a name="l07653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fc88b5e76ded044e77ec4bebbe91ec5"> 7653</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINTMSK_OEP1INTM             USB_OTG_DEACHINTMSK_OEP1INTM_Msk </span></div>
<div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_CID register  ********************/</span></div>
<div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;<span class="preprocessor">#define USB_OTG_CID_PRODUCT_ID_Pos               (0U)                          </span></div>
<div class="line"><a name="l07657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0749f0863635f439e2d8b760eeee17"> 7657</a></span>&#160;<span class="preprocessor">#define USB_OTG_CID_PRODUCT_ID_Msk               (0xFFFFFFFFUL &lt;&lt; USB_OTG_CID_PRODUCT_ID_Pos) </span></div>
<div class="line"><a name="l07658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bad40ec1b2cb101eaa49a5605f7a097"> 7658</a></span>&#160;<span class="preprocessor">#define USB_OTG_CID_PRODUCT_ID                   USB_OTG_CID_PRODUCT_ID_Msk    </span></div>
<div class="line"><a name="l07660"></a><span class="lineno"> 7660</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DIEPEACHMSK1 register  ********************/</span></div>
<div class="line"><a name="l07661"></a><span class="lineno"> 7661</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_XFRCM_Pos           (0U)                          </span></div>
<div class="line"><a name="l07662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e1c74dcd04816e72d4dcb0cb87407bb"> 7662</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_XFRCM_Msk           (0x1UL &lt;&lt; USB_OTG_DIEPEACHMSK1_XFRCM_Pos) </span></div>
<div class="line"><a name="l07663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3720d0a07deae3c6ff0c6c30c03543c"> 7663</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_XFRCM               USB_OTG_DIEPEACHMSK1_XFRCM_Msk </span></div>
<div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_EPDM_Pos            (1U)                          </span></div>
<div class="line"><a name="l07665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd0e0b574eba98114663d2eafcd3efd"> 7665</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_EPDM_Msk            (0x1UL &lt;&lt; USB_OTG_DIEPEACHMSK1_EPDM_Pos) </span></div>
<div class="line"><a name="l07666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62e4b8c28bb41136e5d6d3de217e5afd"> 7666</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_EPDM                USB_OTG_DIEPEACHMSK1_EPDM_Msk </span></div>
<div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TOM_Pos             (3U)                          </span></div>
<div class="line"><a name="l07668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460e8e6ba9daf019aa81f13d097a19fc"> 7668</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TOM_Msk             (0x1UL &lt;&lt; USB_OTG_DIEPEACHMSK1_TOM_Pos) </span></div>
<div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae910eb3d34714653d43579dcface4ead"> 7669</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TOM                 USB_OTG_DIEPEACHMSK1_TOM_Msk  </span></div>
<div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos       (4U)                          </span></div>
<div class="line"><a name="l07671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f86ddcb79c7f4467cdcd206e95dec7e"> 7671</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk       (0x1UL &lt;&lt; USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) </span></div>
<div class="line"><a name="l07672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96b7b0c15d5b36f6f3925e51d56990ac"> 7672</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK           USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk </span></div>
<div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos         (5U)                          </span></div>
<div class="line"><a name="l07674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc16990fc5f01933112bbba2fa079a9"> 7674</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk         (0x1UL &lt;&lt; USB_OTG_DIEPEACHMSK1_INEPNMM_Pos) </span></div>
<div class="line"><a name="l07675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcc0f1fab9aac10d6edff07dde25d5bc"> 7675</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNMM             USB_OTG_DIEPEACHMSK1_INEPNMM_Msk </span></div>
<div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos         (6U)                          </span></div>
<div class="line"><a name="l07677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga720ea28b3588862d6054ca5b13a7a883"> 7677</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk         (0x1UL &lt;&lt; USB_OTG_DIEPEACHMSK1_INEPNEM_Pos) </span></div>
<div class="line"><a name="l07678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8ee1bc04de47f522a90619d57086b06"> 7678</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNEM             USB_OTG_DIEPEACHMSK1_INEPNEM_Msk </span></div>
<div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TXFURM_Pos          (8U)                          </span></div>
<div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ade985d4eb585dc25efe080981d66"> 7680</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TXFURM_Msk          (0x1UL &lt;&lt; USB_OTG_DIEPEACHMSK1_TXFURM_Pos) </span></div>
<div class="line"><a name="l07681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6c8f64ad39f7ca4fe195b0b03067866"> 7681</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TXFURM              USB_OTG_DIEPEACHMSK1_TXFURM_Msk </span></div>
<div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_BIM_Pos             (9U)                          </span></div>
<div class="line"><a name="l07683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga942df01e1be13f057f2e7ecc286d1621"> 7683</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_BIM_Msk             (0x1UL &lt;&lt; USB_OTG_DIEPEACHMSK1_BIM_Pos) </span></div>
<div class="line"><a name="l07684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4445e5439cad7796d3fc5de74a2ed8"> 7684</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_BIM                 USB_OTG_DIEPEACHMSK1_BIM_Msk  </span></div>
<div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_NAKM_Pos            (13U)                         </span></div>
<div class="line"><a name="l07686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63e3d316ebc4d1b530ac5da37be23e6e"> 7686</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_NAKM_Msk            (0x1UL &lt;&lt; USB_OTG_DIEPEACHMSK1_NAKM_Pos) </span></div>
<div class="line"><a name="l07687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4089e9aeb641963584d76c932f78e06"> 7687</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_NAKM                USB_OTG_DIEPEACHMSK1_NAKM_Msk </span></div>
<div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_HPRT register  ********************/</span></div>
<div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PCSTS_Pos                   (0U)                          </span></div>
<div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6277ab1fc490e322b3da7f1ebab56dce"> 7691</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PCSTS_Msk                   (0x1UL &lt;&lt; USB_OTG_HPRT_PCSTS_Pos) </span></div>
<div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b303083e66f3018e57dbb275b6f4b5"> 7692</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PCSTS                       USB_OTG_HPRT_PCSTS_Msk        </span></div>
<div class="line"><a name="l07693"></a><span class="lineno"> 7693</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PCDET_Pos                   (1U)                          </span></div>
<div class="line"><a name="l07694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd445d6f75df03444eb8b978d39f1e6f"> 7694</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PCDET_Msk                   (0x1UL &lt;&lt; USB_OTG_HPRT_PCDET_Pos) </span></div>
<div class="line"><a name="l07695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bd9f8a9da09f9d52f19b8e68551c285"> 7695</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PCDET                       USB_OTG_HPRT_PCDET_Msk        </span></div>
<div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PENA_Pos                    (2U)                          </span></div>
<div class="line"><a name="l07697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8068309917d8be1de7bc9a2d9dea22e6"> 7697</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PENA_Msk                    (0x1UL &lt;&lt; USB_OTG_HPRT_PENA_Pos) </span></div>
<div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ad10f10631095aeb7a27e0475242f0"> 7698</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PENA                        USB_OTG_HPRT_PENA_Msk         </span></div>
<div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PENCHNG_Pos                 (3U)                          </span></div>
<div class="line"><a name="l07700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2e7655490c7bdff631166769d46838d"> 7700</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PENCHNG_Msk                 (0x1UL &lt;&lt; USB_OTG_HPRT_PENCHNG_Pos) </span></div>
<div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d84be9a2f9c7f8750ee448c99164821"> 7701</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PENCHNG                     USB_OTG_HPRT_PENCHNG_Msk      </span></div>
<div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_POCA_Pos                    (4U)                          </span></div>
<div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf14c79e04bc40d676bb24be0b41145ca"> 7703</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_POCA_Msk                    (0x1UL &lt;&lt; USB_OTG_HPRT_POCA_Pos) </span></div>
<div class="line"><a name="l07704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d510d6215d72faac65ad3109f009af"> 7704</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_POCA                        USB_OTG_HPRT_POCA_Msk         </span></div>
<div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_POCCHNG_Pos                 (5U)                          </span></div>
<div class="line"><a name="l07706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a4749bf5614ee8388364463ef039d6"> 7706</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_POCCHNG_Msk                 (0x1UL &lt;&lt; USB_OTG_HPRT_POCCHNG_Pos) </span></div>
<div class="line"><a name="l07707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc46d2c0e7f2525ad2d1dcb41c5e3814"> 7707</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_POCCHNG                     USB_OTG_HPRT_POCCHNG_Msk      </span></div>
<div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PRES_Pos                    (6U)                          </span></div>
<div class="line"><a name="l07709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf39420fbe05f13da97b9d4f54c753"> 7709</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PRES_Msk                    (0x1UL &lt;&lt; USB_OTG_HPRT_PRES_Pos) </span></div>
<div class="line"><a name="l07710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga643fdc3285aa718952214857d15dadfb"> 7710</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PRES                        USB_OTG_HPRT_PRES_Msk         </span></div>
<div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSUSP_Pos                   (7U)                          </span></div>
<div class="line"><a name="l07712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5b1f55077b63ba7fda82f1d5d06de23"> 7712</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSUSP_Msk                   (0x1UL &lt;&lt; USB_OTG_HPRT_PSUSP_Pos) </span></div>
<div class="line"><a name="l07713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98db6454c00ab942c1ca969ebb192f67"> 7713</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSUSP                       USB_OTG_HPRT_PSUSP_Msk        </span></div>
<div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PRST_Pos                    (8U)                          </span></div>
<div class="line"><a name="l07715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26c4eb727f6b37a90e1b9a2aaa64414d"> 7715</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PRST_Msk                    (0x1UL &lt;&lt; USB_OTG_HPRT_PRST_Pos) </span></div>
<div class="line"><a name="l07716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5741bb0728c8ccf320ef609699c3425a"> 7716</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PRST                        USB_OTG_HPRT_PRST_Msk         </span></div>
<div class="line"><a name="l07718"></a><span class="lineno"> 7718</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PLSTS_Pos                   (10U)                         </span></div>
<div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b757dac879fce7dae5214b192863ea2"> 7719</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PLSTS_Msk                   (0x3UL &lt;&lt; USB_OTG_HPRT_PLSTS_Pos) </span></div>
<div class="line"><a name="l07720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a3c8eb0d6b7eea1f4aaf60bb27b15c"> 7720</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PLSTS                       USB_OTG_HPRT_PLSTS_Msk        </span></div>
<div class="line"><a name="l07721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bbb5a9719331ba00d44ff01b267bf7d"> 7721</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PLSTS_0                     (0x1UL &lt;&lt; USB_OTG_HPRT_PLSTS_Pos) </span></div>
<div class="line"><a name="l07722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87cecc544d0c1d8e778c3a598da9276"> 7722</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PLSTS_1                     (0x2UL &lt;&lt; USB_OTG_HPRT_PLSTS_Pos) </span></div>
<div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PPWR_Pos                    (12U)                         </span></div>
<div class="line"><a name="l07724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cd2ac835835be4a80bc43659d300ebe"> 7724</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PPWR_Msk                    (0x1UL &lt;&lt; USB_OTG_HPRT_PPWR_Pos) </span></div>
<div class="line"><a name="l07725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20965e6de30c19d8b0f355f62680c180"> 7725</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PPWR                        USB_OTG_HPRT_PPWR_Msk         </span></div>
<div class="line"><a name="l07727"></a><span class="lineno"> 7727</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL_Pos                   (13U)                         </span></div>
<div class="line"><a name="l07728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a02e11d6a1f700ee19fcc08117ebe16"> 7728</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL_Msk                   (0xFUL &lt;&lt; USB_OTG_HPRT_PTCTL_Pos) </span></div>
<div class="line"><a name="l07729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01677a7e4ccb6c54d7bce0cba3899bfb"> 7729</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL                       USB_OTG_HPRT_PTCTL_Msk        </span></div>
<div class="line"><a name="l07730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f4faf063b47c7bc83c090e6000e9162"> 7730</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL_0                     (0x1UL &lt;&lt; USB_OTG_HPRT_PTCTL_Pos) </span></div>
<div class="line"><a name="l07731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791b063b5e86ffbbfd6980f447408e83"> 7731</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL_1                     (0x2UL &lt;&lt; USB_OTG_HPRT_PTCTL_Pos) </span></div>
<div class="line"><a name="l07732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6491b21dbe177ecb91628169d02b8c76"> 7732</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL_2                     (0x4UL &lt;&lt; USB_OTG_HPRT_PTCTL_Pos) </span></div>
<div class="line"><a name="l07733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087d26522b46212d380ca5a1e1c16fed"> 7733</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL_3                     (0x8UL &lt;&lt; USB_OTG_HPRT_PTCTL_Pos) </span></div>
<div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSPD_Pos                    (17U)                         </span></div>
<div class="line"><a name="l07736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c65cc05ea21eebd9013f9f84880385"> 7736</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSPD_Msk                    (0x3UL &lt;&lt; USB_OTG_HPRT_PSPD_Pos) </span></div>
<div class="line"><a name="l07737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a28ddd62304e263536ff9b5cd855ff5"> 7737</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSPD                        USB_OTG_HPRT_PSPD_Msk         </span></div>
<div class="line"><a name="l07738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac47d8caa24e4f5e6b66e4d70d549d5fa"> 7738</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSPD_0                      (0x1UL &lt;&lt; USB_OTG_HPRT_PSPD_Pos) </span></div>
<div class="line"><a name="l07739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b8f7977f0d956d6955efd2640530f73"> 7739</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSPD_1                      (0x2UL &lt;&lt; USB_OTG_HPRT_PSPD_Pos) </span></div>
<div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DOEPEACHMSK1 register  ********************/</span></div>
<div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_XFRCM_Pos           (0U)                          </span></div>
<div class="line"><a name="l07743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1124b10adb855eb49ab052fd8f7adf5"> 7743</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_XFRCM_Msk           (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_XFRCM_Pos) </span></div>
<div class="line"><a name="l07744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f709b5af2c771d66d240adef5d8be21"> 7744</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_XFRCM               USB_OTG_DOEPEACHMSK1_XFRCM_Msk </span></div>
<div class="line"><a name="l07745"></a><span class="lineno"> 7745</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_EPDM_Pos            (1U)                          </span></div>
<div class="line"><a name="l07746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c0d1dc807789f08756d5eebc35065e5"> 7746</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_EPDM_Msk            (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_EPDM_Pos) </span></div>
<div class="line"><a name="l07747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga866580df1a60ef8b3347d63b1369f76e"> 7747</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_EPDM                USB_OTG_DOEPEACHMSK1_EPDM_Msk </span></div>
<div class="line"><a name="l07748"></a><span class="lineno"> 7748</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TOM_Pos             (3U)                          </span></div>
<div class="line"><a name="l07749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae427974c1d2cd44962a72e5ad4d9e68"> 7749</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TOM_Msk             (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_TOM_Pos) </span></div>
<div class="line"><a name="l07750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga038706cd615636fe5bf10e6636b3c035"> 7750</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TOM                 USB_OTG_DOEPEACHMSK1_TOM_Msk  </span></div>
<div class="line"><a name="l07751"></a><span class="lineno"> 7751</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos       (4U)                          </span></div>
<div class="line"><a name="l07752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga958f2820ea10558695b00400bfed9927"> 7752</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk       (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) </span></div>
<div class="line"><a name="l07753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace8821806fb4cb204d97dbb965e5067d"> 7753</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK           USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk </span></div>
<div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos         (5U)                          </span></div>
<div class="line"><a name="l07755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0193a714c31b0cf57e25588071cc637"> 7755</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk         (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) </span></div>
<div class="line"><a name="l07756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20d91d742e89a430937207cca6dd0a1a"> 7756</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNMM             USB_OTG_DOEPEACHMSK1_INEPNMM_Msk </span></div>
<div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos         (6U)                          </span></div>
<div class="line"><a name="l07758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6b4fd478ae41b36f08356f9c98840d5"> 7758</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk         (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) </span></div>
<div class="line"><a name="l07759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73a879622564efeb3244262bf9419818"> 7759</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNEM             USB_OTG_DOEPEACHMSK1_INEPNEM_Msk </span></div>
<div class="line"><a name="l07760"></a><span class="lineno"> 7760</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TXFURM_Pos          (8U)                          </span></div>
<div class="line"><a name="l07761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd6db454cff3d758f6d9d36f8bac8c1"> 7761</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TXFURM_Msk          (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_TXFURM_Pos) </span></div>
<div class="line"><a name="l07762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3ca9111b1b74380566ce72b6c985560"> 7762</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TXFURM              USB_OTG_DOEPEACHMSK1_TXFURM_Msk </span></div>
<div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BIM_Pos             (9U)                          </span></div>
<div class="line"><a name="l07764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b101ae377598650c667420a8465cef"> 7764</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BIM_Msk             (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_BIM_Pos) </span></div>
<div class="line"><a name="l07765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa99f230d086cf41692cfab0c1aad0f26"> 7765</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BIM                 USB_OTG_DOEPEACHMSK1_BIM_Msk  </span></div>
<div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BERRM_Pos           (12U)                         </span></div>
<div class="line"><a name="l07767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8873ed6ca0091147855a58b22054ed"> 7767</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BERRM_Msk           (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_BERRM_Pos) </span></div>
<div class="line"><a name="l07768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eecdae7aa0c9b1b40f219e8b0c18879"> 7768</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BERRM               USB_OTG_DOEPEACHMSK1_BERRM_Msk </span></div>
<div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NAKM_Pos            (13U)                         </span></div>
<div class="line"><a name="l07770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94cf1998cd40af00f7295c221fd4850b"> 7770</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NAKM_Msk            (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_NAKM_Pos) </span></div>
<div class="line"><a name="l07771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98fa7db10f7b8e4998d30646a9e8e266"> 7771</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NAKM                USB_OTG_DOEPEACHMSK1_NAKM_Msk </span></div>
<div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NYETM_Pos           (14U)                         </span></div>
<div class="line"><a name="l07773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cfdf8dc17970f375d544ff23c3369fc"> 7773</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NYETM_Msk           (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_NYETM_Pos) </span></div>
<div class="line"><a name="l07774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcea3bd49b83367b4f62c554815770e"> 7774</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NYETM               USB_OTG_DOEPEACHMSK1_NYETM_Msk </span></div>
<div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_HPTXFSIZ register  ********************/</span></div>
<div class="line"><a name="l07777"></a><span class="lineno"> 7777</span>&#160;<span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXSA_Pos               (0U)                          </span></div>
<div class="line"><a name="l07778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9be1af071c308f74cf353d2ce3d691b9"> 7778</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXSA_Msk               (0xFFFFUL &lt;&lt; USB_OTG_HPTXFSIZ_PTXSA_Pos) </span></div>
<div class="line"><a name="l07779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62a28fc8c8ab16a52858febfbb0382ef"> 7779</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXSA                   USB_OTG_HPTXFSIZ_PTXSA_Msk    </span></div>
<div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160;<span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXFD_Pos               (16U)                         </span></div>
<div class="line"><a name="l07781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b5b79b979f2e9443324066faaa92245"> 7781</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXFD_Msk               (0xFFFFUL &lt;&lt; USB_OTG_HPTXFSIZ_PTXFD_Pos) </span></div>
<div class="line"><a name="l07782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a628f9094f55c620b2846635803781"> 7782</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXFD                   USB_OTG_HPTXFSIZ_PTXFD_Msk    </span></div>
<div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DIEPCTL register  ********************/</span></div>
<div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_MPSIZ_Pos                (0U)                          </span></div>
<div class="line"><a name="l07786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea4a7999fe1ba166d761a56a5f045aa"> 7786</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_MPSIZ_Msk                (0x7FFUL &lt;&lt; USB_OTG_DIEPCTL_MPSIZ_Pos) </span></div>
<div class="line"><a name="l07787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda35dcaaa3faa8443bec36b9edc438e"> 7787</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_MPSIZ                    USB_OTG_DIEPCTL_MPSIZ_Msk     </span></div>
<div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_USBAEP_Pos               (15U)                         </span></div>
<div class="line"><a name="l07789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2847317d82bfe14ae48839902c177dd"> 7789</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_USBAEP_Msk               (0x1UL &lt;&lt; USB_OTG_DIEPCTL_USBAEP_Pos) </span></div>
<div class="line"><a name="l07790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52604d4a0d7b24ad619a2860003e8fe3"> 7790</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_USBAEP                   USB_OTG_DIEPCTL_USBAEP_Msk    </span></div>
<div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EONUM_DPID_Pos           (16U)                         </span></div>
<div class="line"><a name="l07792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d849a015e877f7b9e4a82291a9997b"> 7792</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EONUM_DPID_Msk           (0x1UL &lt;&lt; USB_OTG_DIEPCTL_EONUM_DPID_Pos) </span></div>
<div class="line"><a name="l07793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f908cbb98598542f631c746bc3a85a1"> 7793</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EONUM_DPID               USB_OTG_DIEPCTL_EONUM_DPID_Msk </span></div>
<div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_NAKSTS_Pos               (17U)                         </span></div>
<div class="line"><a name="l07795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e2e960476f1b5e1e205bef19c30b5b"> 7795</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_NAKSTS_Msk               (0x1UL &lt;&lt; USB_OTG_DIEPCTL_NAKSTS_Pos) </span></div>
<div class="line"><a name="l07796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aa35782f7d920f0c6520db137bce768"> 7796</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_NAKSTS                   USB_OTG_DIEPCTL_NAKSTS_Msk    </span></div>
<div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPTYP_Pos                (18U)                         </span></div>
<div class="line"><a name="l07799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf416ce016be26169bcb25b1eea153f08"> 7799</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPTYP_Msk                (0x3UL &lt;&lt; USB_OTG_DIEPCTL_EPTYP_Pos) </span></div>
<div class="line"><a name="l07800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fc1b4e978ef3a22450da75f2608dff2"> 7800</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPTYP                    USB_OTG_DIEPCTL_EPTYP_Msk     </span></div>
<div class="line"><a name="l07801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4da4d418faa4245347a4ad3c1b8334d9"> 7801</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPTYP_0                  (0x1UL &lt;&lt; USB_OTG_DIEPCTL_EPTYP_Pos) </span></div>
<div class="line"><a name="l07802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ca76cb985239ed613062b1087075ab"> 7802</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPTYP_1                  (0x2UL &lt;&lt; USB_OTG_DIEPCTL_EPTYP_Pos) </span></div>
<div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_STALL_Pos                (21U)                         </span></div>
<div class="line"><a name="l07804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b289fbf1a810cefd61091e9affcf62"> 7804</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_STALL_Msk                (0x1UL &lt;&lt; USB_OTG_DIEPCTL_STALL_Pos) </span></div>
<div class="line"><a name="l07805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab313ac4b4a0d85f45af3733d574cb9a9"> 7805</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_STALL                    USB_OTG_DIEPCTL_STALL_Msk     </span></div>
<div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_Pos               (22U)                         </span></div>
<div class="line"><a name="l07808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e8e627baaad5f7ed0176d106ec0f43a"> 7808</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_Msk               (0xFUL &lt;&lt; USB_OTG_DIEPCTL_TXFNUM_Pos) </span></div>
<div class="line"><a name="l07809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a4ce33e0e644c9439c9cce59b2edfa"> 7809</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM                   USB_OTG_DIEPCTL_TXFNUM_Msk    </span></div>
<div class="line"><a name="l07810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0cd18c0071ac8c9676fbc010a07ef49"> 7810</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_0                 (0x1UL &lt;&lt; USB_OTG_DIEPCTL_TXFNUM_Pos) </span></div>
<div class="line"><a name="l07811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e710b13ec4621897335fe9e18c7398c"> 7811</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_1                 (0x2UL &lt;&lt; USB_OTG_DIEPCTL_TXFNUM_Pos) </span></div>
<div class="line"><a name="l07812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf5811bde53bd29c3c91ab07fdc2a5b"> 7812</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_2                 (0x4UL &lt;&lt; USB_OTG_DIEPCTL_TXFNUM_Pos) </span></div>
<div class="line"><a name="l07813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67a96234e062d1304a4af3afc938164"> 7813</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_3                 (0x8UL &lt;&lt; USB_OTG_DIEPCTL_TXFNUM_Pos) </span></div>
<div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_CNAK_Pos                 (26U)                         </span></div>
<div class="line"><a name="l07815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4398c0cf3ff27735935e0ec567d28dcc"> 7815</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_CNAK_Msk                 (0x1UL &lt;&lt; USB_OTG_DIEPCTL_CNAK_Pos) </span></div>
<div class="line"><a name="l07816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7aa93621e2379266fd2901742f9d652"> 7816</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_CNAK                     USB_OTG_DIEPCTL_CNAK_Msk      </span></div>
<div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SNAK_Pos                 (27U)                         </span></div>
<div class="line"><a name="l07818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c45bf1dcfa6b08ee039f3dde83926a"> 7818</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SNAK_Msk                 (0x1UL &lt;&lt; USB_OTG_DIEPCTL_SNAK_Pos) </span></div>
<div class="line"><a name="l07819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04939f2cc7cab01a34b516197883c542"> 7819</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SNAK                     USB_OTG_DIEPCTL_SNAK_Msk      </span></div>
<div class="line"><a name="l07820"></a><span class="lineno"> 7820</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos       (28U)                         </span></div>
<div class="line"><a name="l07821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cabb03e5a98b0496a9f019d337362dc"> 7821</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk       (0x1UL &lt;&lt; USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) </span></div>
<div class="line"><a name="l07822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5ea132b2710076fcc0ef9ebaffe7e1e"> 7822</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM           USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk </span></div>
<div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SODDFRM_Pos              (29U)                         </span></div>
<div class="line"><a name="l07824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e1743fc6505d240ba8929c579a807a"> 7824</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SODDFRM_Msk              (0x1UL &lt;&lt; USB_OTG_DIEPCTL_SODDFRM_Pos) </span></div>
<div class="line"><a name="l07825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae874b1d1b15b4ada193bab411634a37a"> 7825</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SODDFRM                  USB_OTG_DIEPCTL_SODDFRM_Msk   </span></div>
<div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPDIS_Pos                (30U)                         </span></div>
<div class="line"><a name="l07827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c56726a11ab538f4108a37ffd15f254"> 7827</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPDIS_Msk                (0x1UL &lt;&lt; USB_OTG_DIEPCTL_EPDIS_Pos) </span></div>
<div class="line"><a name="l07828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cc396ddf6cd0c0781acec4e278aa815"> 7828</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPDIS                    USB_OTG_DIEPCTL_EPDIS_Msk     </span></div>
<div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPENA_Pos                (31U)                         </span></div>
<div class="line"><a name="l07830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5eb8f53ab834ffe44f784baab031791"> 7830</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPENA_Msk                (0x1UL &lt;&lt; USB_OTG_DIEPCTL_EPENA_Pos) </span></div>
<div class="line"><a name="l07831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6951a1febc2510628114a0297170bce"> 7831</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPENA                    USB_OTG_DIEPCTL_EPENA_Msk     </span></div>
<div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_HCCHAR register  ********************/</span></div>
<div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MPSIZ_Pos                 (0U)                          </span></div>
<div class="line"><a name="l07835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacaf54f4394f57b2eea234e1aeb4bb43"> 7835</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MPSIZ_Msk                 (0x7FFUL &lt;&lt; USB_OTG_HCCHAR_MPSIZ_Pos) </span></div>
<div class="line"><a name="l07836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d25c42363f797cf4c2c308006de784"> 7836</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MPSIZ                     USB_OTG_HCCHAR_MPSIZ_Msk      </span></div>
<div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_Pos                 (11U)                         </span></div>
<div class="line"><a name="l07839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7341e59397aba116872d63a3606d0cb6"> 7839</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_Msk                 (0xFUL &lt;&lt; USB_OTG_HCCHAR_EPNUM_Pos) </span></div>
<div class="line"><a name="l07840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ac25b2f10b80c3f529c97f225be728"> 7840</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM                     USB_OTG_HCCHAR_EPNUM_Msk      </span></div>
<div class="line"><a name="l07841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fa97e03ed82c3f48b7b8ceb38db62bf"> 7841</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_0                   (0x1UL &lt;&lt; USB_OTG_HCCHAR_EPNUM_Pos) </span></div>
<div class="line"><a name="l07842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3898f15c5f3db168ab867f1dbfc8d3b"> 7842</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_1                   (0x2UL &lt;&lt; USB_OTG_HCCHAR_EPNUM_Pos) </span></div>
<div class="line"><a name="l07843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb6e82877f06b262cc0ec2143821ebf3"> 7843</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_2                   (0x4UL &lt;&lt; USB_OTG_HCCHAR_EPNUM_Pos) </span></div>
<div class="line"><a name="l07844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3977b57bb81f942fcdde8f4d5e9fe24"> 7844</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_3                   (0x8UL &lt;&lt; USB_OTG_HCCHAR_EPNUM_Pos) </span></div>
<div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPDIR_Pos                 (15U)                         </span></div>
<div class="line"><a name="l07846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cab809dbd5a48454d9370b5cc83571"> 7846</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPDIR_Msk                 (0x1UL &lt;&lt; USB_OTG_HCCHAR_EPDIR_Pos) </span></div>
<div class="line"><a name="l07847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303898c1943aede8d1ed6b9f259b9d0c"> 7847</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPDIR                     USB_OTG_HCCHAR_EPDIR_Msk      </span></div>
<div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_LSDEV_Pos                 (17U)                         </span></div>
<div class="line"><a name="l07849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3a41d259407f924e05803713ee882b5"> 7849</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_LSDEV_Msk                 (0x1UL &lt;&lt; USB_OTG_HCCHAR_LSDEV_Pos) </span></div>
<div class="line"><a name="l07850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20e48f56546fe73be76efe518c239114"> 7850</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_LSDEV                     USB_OTG_HCCHAR_LSDEV_Msk      </span></div>
<div class="line"><a name="l07852"></a><span class="lineno"> 7852</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPTYP_Pos                 (18U)                         </span></div>
<div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga108a8e59d323596cb35aae675e3422eb"> 7853</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPTYP_Msk                 (0x3UL &lt;&lt; USB_OTG_HCCHAR_EPTYP_Pos) </span></div>
<div class="line"><a name="l07854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dcca7cc02f8f9f2adf14fdd36b36055"> 7854</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPTYP                     USB_OTG_HCCHAR_EPTYP_Msk      </span></div>
<div class="line"><a name="l07855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a360a7769f0c9ec5a44bdf11b0787b5"> 7855</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPTYP_0                   (0x1UL &lt;&lt; USB_OTG_HCCHAR_EPTYP_Pos) </span></div>
<div class="line"><a name="l07856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88b483febece6e61c20347d02dd98b8e"> 7856</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPTYP_1                   (0x2UL &lt;&lt; USB_OTG_HCCHAR_EPTYP_Pos) </span></div>
<div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MC_Pos                    (20U)                         </span></div>
<div class="line"><a name="l07859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab76a960e55c3396d2d3ef9b790ff9d44"> 7859</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MC_Msk                    (0x3UL &lt;&lt; USB_OTG_HCCHAR_MC_Pos) </span></div>
<div class="line"><a name="l07860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373dce758b81f5555b484092be97f4f7"> 7860</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MC                        USB_OTG_HCCHAR_MC_Msk         </span></div>
<div class="line"><a name="l07861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f3c212ab7781f5f354c8081d4ef1a60"> 7861</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MC_0                      (0x1UL &lt;&lt; USB_OTG_HCCHAR_MC_Pos) </span></div>
<div class="line"><a name="l07862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9"> 7862</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MC_1                      (0x2UL &lt;&lt; USB_OTG_HCCHAR_MC_Pos) </span></div>
<div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_Pos                   (22U)                         </span></div>
<div class="line"><a name="l07865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08d35b165b6c8ca666c72993bee4a098"> 7865</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_Msk                   (0x7FUL &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div>
<div class="line"><a name="l07866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1ef60bbb223f7605a2b58d99b0c1734"> 7866</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD                       USB_OTG_HCCHAR_DAD_Msk        </span></div>
<div class="line"><a name="l07867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3fd299a559b62badc881da2a5372ebc"> 7867</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_0                     (0x01UL &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div>
<div class="line"><a name="l07868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172f14d42d36a6782891fc2bb8069258"> 7868</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_1                     (0x02UL &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div>
<div class="line"><a name="l07869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc7e9e1a9dee8376aaa948b7caf6f8e"> 7869</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_2                     (0x04UL &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div>
<div class="line"><a name="l07870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9209069e0fc607042c54ef7394aa6b61"> 7870</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_3                     (0x08UL &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div>
<div class="line"><a name="l07871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga835ff39312f6b7b6b8610cdf0dcd3b99"> 7871</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_4                     (0x10UL &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div>
<div class="line"><a name="l07872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ad8aecc4f86e9d3446691c747a48da"> 7872</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_5                     (0x20UL &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div>
<div class="line"><a name="l07873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0063e054d76ae8962838b7bf9d14ef2"> 7873</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_6                     (0x40UL &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div>
<div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_ODDFRM_Pos                (29U)                         </span></div>
<div class="line"><a name="l07875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b86db5b44b232005a73d7c660ee326"> 7875</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_ODDFRM_Msk                (0x1UL &lt;&lt; USB_OTG_HCCHAR_ODDFRM_Pos) </span></div>
<div class="line"><a name="l07876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866d817dedea4edb9514815ab3f5ae6"> 7876</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_ODDFRM                    USB_OTG_HCCHAR_ODDFRM_Msk     </span></div>
<div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_CHDIS_Pos                 (30U)                         </span></div>
<div class="line"><a name="l07878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917118333ba8be9747a356d0a27e71ae"> 7878</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_CHDIS_Msk                 (0x1UL &lt;&lt; USB_OTG_HCCHAR_CHDIS_Pos) </span></div>
<div class="line"><a name="l07879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39de05e23016253698aa5348fffdf8a2"> 7879</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_CHDIS                     USB_OTG_HCCHAR_CHDIS_Msk      </span></div>
<div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_CHENA_Pos                 (31U)                         </span></div>
<div class="line"><a name="l07881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfdd5a74cad64a4655be2486fce7230b"> 7881</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_CHENA_Msk                 (0x1UL &lt;&lt; USB_OTG_HCCHAR_CHENA_Pos) </span></div>
<div class="line"><a name="l07882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e7dc29241b644b8bcce53440658c93f"> 7882</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_CHENA                     USB_OTG_HCCHAR_CHENA_Msk      </span></div>
<div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_HCSPLT register  ********************/</span></div>
<div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160; </div>
<div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_Pos               (0U)                          </span></div>
<div class="line"><a name="l07887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf43d5ac1fcccf90a4a257da69fe9b9"> 7887</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_Msk               (0x7FUL &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div>
<div class="line"><a name="l07888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fdaef6145025430a8d9d3742b11bf06"> 7888</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR                   USB_OTG_HCSPLT_PRTADDR_Msk    </span></div>
<div class="line"><a name="l07889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga212d74a7af2379f1b7065bb46fbb9d2a"> 7889</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_0                 (0x01UL &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div>
<div class="line"><a name="l07890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0704e2d889ef64707ab85a66962e1004"> 7890</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_1                 (0x02UL &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div>
<div class="line"><a name="l07891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab33fa67bd58f2fa736d8f64bfbea4e5c"> 7891</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_2                 (0x04UL &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div>
<div class="line"><a name="l07892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac813f65324490b9885be03ff12328185"> 7892</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_3                 (0x08UL &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div>
<div class="line"><a name="l07893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6201a61e92821955efb64d3ccffb0da"> 7893</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_4                 (0x10UL &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div>
<div class="line"><a name="l07894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2617f8146fa1656b415f31e9717fd875"> 7894</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_5                 (0x20UL &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div>
<div class="line"><a name="l07895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c80e6a85b5960c708594433db74b713"> 7895</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_6                 (0x40UL &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div>
<div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_Pos               (7U)                          </span></div>
<div class="line"><a name="l07898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16a3d74ca420462ff6493c0a299b49f8"> 7898</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_Msk               (0x7FUL &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div>
<div class="line"><a name="l07899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01754e9ee191528767bb4e9c4acb92d8"> 7899</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR                   USB_OTG_HCSPLT_HUBADDR_Msk    </span></div>
<div class="line"><a name="l07900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6181cfe518eacf85a1fac93dd66327ec"> 7900</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_0                 (0x01UL &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div>
<div class="line"><a name="l07901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb05271f1a273bc14380c9ad00288701"> 7901</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_1                 (0x02UL &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div>
<div class="line"><a name="l07902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1c70b3d92a311b13635ff67f491ec0"> 7902</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_2                 (0x04UL &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div>
<div class="line"><a name="l07903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb8d9ca0465a572fa7be1afcfa430a8"> 7903</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_3                 (0x08UL &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div>
<div class="line"><a name="l07904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad738cccdb8cd3c9db582d8f4aebc3e25"> 7904</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_4                 (0x10UL &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div>
<div class="line"><a name="l07905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa7e01257224ccaedb6ac4b34b962cf"> 7905</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_5                 (0x20UL &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div>
<div class="line"><a name="l07906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32808c2fdb053958a30c5ca464534557"> 7906</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_6                 (0x40UL &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div>
<div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_XACTPOS_Pos               (14U)                         </span></div>
<div class="line"><a name="l07909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6229c6f4ebd9ee5ca4cc7feeda5d3e15"> 7909</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_XACTPOS_Msk               (0x3UL &lt;&lt; USB_OTG_HCSPLT_XACTPOS_Pos) </span></div>
<div class="line"><a name="l07910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8a144d40531b5f7565d81ca90012f2f"> 7910</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_XACTPOS                   USB_OTG_HCSPLT_XACTPOS_Msk    </span></div>
<div class="line"><a name="l07911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae22d65d33e06b57429f285a7ae7e655e"> 7911</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_XACTPOS_0                 (0x1UL &lt;&lt; USB_OTG_HCSPLT_XACTPOS_Pos) </span></div>
<div class="line"><a name="l07912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1c8241b689b9771dce804274470e08"> 7912</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_XACTPOS_1                 (0x2UL &lt;&lt; USB_OTG_HCSPLT_XACTPOS_Pos) </span></div>
<div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_COMPLSPLT_Pos             (16U)                         </span></div>
<div class="line"><a name="l07914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74893ad7550eb4c2d08e5568f1c75c6b"> 7914</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_COMPLSPLT_Msk             (0x1UL &lt;&lt; USB_OTG_HCSPLT_COMPLSPLT_Pos) </span></div>
<div class="line"><a name="l07915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f351343c90321b0a43d3a86902bff1"> 7915</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_COMPLSPLT                 USB_OTG_HCSPLT_COMPLSPLT_Msk  </span></div>
<div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_SPLITEN_Pos               (31U)                         </span></div>
<div class="line"><a name="l07917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa1a7031a99e4d180e1510827a84f09a"> 7917</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_SPLITEN_Msk               (0x1UL &lt;&lt; USB_OTG_HCSPLT_SPLITEN_Pos) </span></div>
<div class="line"><a name="l07918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa189a5468eabc8d2e05b2c94660060e4"> 7918</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_SPLITEN                   USB_OTG_HCSPLT_SPLITEN_Msk    </span></div>
<div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_HCINT register  ********************/</span></div>
<div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_XFRC_Pos                   (0U)                          </span></div>
<div class="line"><a name="l07922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae073b77821aa500ba31c336cc510a2dd"> 7922</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_XFRC_Msk                   (0x1UL &lt;&lt; USB_OTG_HCINT_XFRC_Pos) </span></div>
<div class="line"><a name="l07923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga332b761dd88ddfacac9ebff6fced8846"> 7923</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_XFRC                       USB_OTG_HCINT_XFRC_Msk        </span></div>
<div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_CHH_Pos                    (1U)                          </span></div>
<div class="line"><a name="l07925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga177761d89d797f8d6194e6618792be8d"> 7925</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_CHH_Msk                    (0x1UL &lt;&lt; USB_OTG_HCINT_CHH_Pos) </span></div>
<div class="line"><a name="l07926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4ecd695c1cc06335445a49780888bb1"> 7926</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_CHH                        USB_OTG_HCINT_CHH_Msk         </span></div>
<div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_AHBERR_Pos                 (2U)                          </span></div>
<div class="line"><a name="l07928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab7250908e6d8ad8ab40adccafdae4f9"> 7928</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_AHBERR_Msk                 (0x1UL &lt;&lt; USB_OTG_HCINT_AHBERR_Pos) </span></div>
<div class="line"><a name="l07929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8b909ca659271857d9f3fcc817d8a4a"> 7929</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_AHBERR                     USB_OTG_HCINT_AHBERR_Msk      </span></div>
<div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_STALL_Pos                  (3U)                          </span></div>
<div class="line"><a name="l07931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd9b71968e54876f10fca2af973a95fb"> 7931</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_STALL_Msk                  (0x1UL &lt;&lt; USB_OTG_HCINT_STALL_Pos) </span></div>
<div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1d65156f846dcecac479a451b5109e"> 7932</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_STALL                      USB_OTG_HCINT_STALL_Msk       </span></div>
<div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_NAK_Pos                    (4U)                          </span></div>
<div class="line"><a name="l07934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62c4fd21ba532f275b90104da9c69825"> 7934</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_NAK_Msk                    (0x1UL &lt;&lt; USB_OTG_HCINT_NAK_Pos) </span></div>
<div class="line"><a name="l07935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga069dfb657cf84125520ec5e4f20b8da0"> 7935</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_NAK                        USB_OTG_HCINT_NAK_Msk         </span></div>
<div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_ACK_Pos                    (5U)                          </span></div>
<div class="line"><a name="l07937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ab325ca96f65ccaea0b7abb66b33702"> 7937</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_ACK_Msk                    (0x1UL &lt;&lt; USB_OTG_HCINT_ACK_Pos) </span></div>
<div class="line"><a name="l07938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bdbdb2fe8526b144ca06b537c5acdd0"> 7938</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_ACK                        USB_OTG_HCINT_ACK_Msk         </span></div>
<div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_NYET_Pos                   (6U)                          </span></div>
<div class="line"><a name="l07940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga516eea514a6024132cc66218882582dd"> 7940</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_NYET_Msk                   (0x1UL &lt;&lt; USB_OTG_HCINT_NYET_Pos) </span></div>
<div class="line"><a name="l07941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f54751dc8abdbd65c786d2736cc2038"> 7941</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_NYET                       USB_OTG_HCINT_NYET_Msk        </span></div>
<div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_TXERR_Pos                  (7U)                          </span></div>
<div class="line"><a name="l07943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158802078f5364292b4b93103aef6b1f"> 7943</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_TXERR_Msk                  (0x1UL &lt;&lt; USB_OTG_HCINT_TXERR_Pos) </span></div>
<div class="line"><a name="l07944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e34974081aceef1865b83e47d48d158"> 7944</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_TXERR                      USB_OTG_HCINT_TXERR_Msk       </span></div>
<div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_BBERR_Pos                  (8U)                          </span></div>
<div class="line"><a name="l07946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71fa9e120a3bfed31484cfd157f11fbc"> 7946</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_BBERR_Msk                  (0x1UL &lt;&lt; USB_OTG_HCINT_BBERR_Pos) </span></div>
<div class="line"><a name="l07947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3b7e21abc4b3e5ea1eff06eb0850441"> 7947</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_BBERR                      USB_OTG_HCINT_BBERR_Msk       </span></div>
<div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_FRMOR_Pos                  (9U)                          </span></div>
<div class="line"><a name="l07949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98c0c3233732702f627741e818b08ae"> 7949</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_FRMOR_Msk                  (0x1UL &lt;&lt; USB_OTG_HCINT_FRMOR_Pos) </span></div>
<div class="line"><a name="l07950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7805a112e2897572bffee4c25042cc9"> 7950</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_FRMOR                      USB_OTG_HCINT_FRMOR_Msk       </span></div>
<div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_DTERR_Pos                  (10U)                         </span></div>
<div class="line"><a name="l07952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac35a8a3f2a57b8881cb825c07f263570"> 7952</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_DTERR_Msk                  (0x1UL &lt;&lt; USB_OTG_HCINT_DTERR_Pos) </span></div>
<div class="line"><a name="l07953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0089841c8301b5e572e29da28ef95467"> 7953</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_DTERR                      USB_OTG_HCINT_DTERR_Msk       </span></div>
<div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DIEPINT register  ********************/</span></div>
<div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_XFRC_Pos                 (0U)                          </span></div>
<div class="line"><a name="l07957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2947aa5667ae63ee9bcb747ae955a0b"> 7957</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_XFRC_Msk                 (0x1UL &lt;&lt; USB_OTG_DIEPINT_XFRC_Pos) </span></div>
<div class="line"><a name="l07958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01f771d126cb58a8cb83841e08bec9b"> 7958</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_XFRC                     USB_OTG_DIEPINT_XFRC_Msk      </span></div>
<div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_EPDISD_Pos               (1U)                          </span></div>
<div class="line"><a name="l07960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8a90367a919959f753ed93ac388259d"> 7960</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_EPDISD_Msk               (0x1UL &lt;&lt; USB_OTG_DIEPINT_EPDISD_Pos) </span></div>
<div class="line"><a name="l07961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657c139dc16514808c516bff6e523531"> 7961</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_EPDISD                   USB_OTG_DIEPINT_EPDISD_Msk    </span></div>
<div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_AHBERR_Pos               (2U)</span></div>
<div class="line"><a name="l07963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3854f2057e03eb6e282a34d4d26f5093"> 7963</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_AHBERR_Msk               (0x1UL &lt;&lt; USB_OTG_DIEPINT_AHBERR_Pos) </span></div>
<div class="line"><a name="l07964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga630e92ca04288a83f7f515cedbf01ca9"> 7964</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_AHBERR                   USB_OTG_DIEPINT_AHBERR_Msk   </span></div>
<div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TOC_Pos                  (3U)                          </span></div>
<div class="line"><a name="l07966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ca3db2648c05083065675eda6aaef0e"> 7966</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TOC_Msk                  (0x1UL &lt;&lt; USB_OTG_DIEPINT_TOC_Pos) </span></div>
<div class="line"><a name="l07967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga253fce8bc78be1504c85d684f232dc43"> 7967</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TOC                      USB_OTG_DIEPINT_TOC_Msk       </span></div>
<div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_ITTXFE_Pos               (4U)                          </span></div>
<div class="line"><a name="l07969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad15ffda9000245db34322f4a75b31780"> 7969</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_ITTXFE_Msk               (0x1UL &lt;&lt; USB_OTG_DIEPINT_ITTXFE_Pos) </span></div>
<div class="line"><a name="l07970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0f91471274c3411579a7ede5a7d80f8"> 7970</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_ITTXFE                   USB_OTG_DIEPINT_ITTXFE_Msk    </span></div>
<div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_INEPNM_Pos               (5U)</span></div>
<div class="line"><a name="l07972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c72659090e081560681486217bc9e21"> 7972</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_INEPNM_Msk               (0x1UL &lt;&lt; USB_OTG_DIEPINT_INEPNM_Pos) </span></div>
<div class="line"><a name="l07973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb8ac53eab340e711478e5509be40e13"> 7973</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_INEPNM                   USB_OTG_DIEPINT_INEPNM_Msk   </span></div>
<div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_INEPNE_Pos               (6U)                          </span></div>
<div class="line"><a name="l07975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98ecb4c61f48a1fc073cda01f1599ad6"> 7975</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_INEPNE_Msk               (0x1UL &lt;&lt; USB_OTG_DIEPINT_INEPNE_Pos) </span></div>
<div class="line"><a name="l07976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fbe18a5838e768b9afca5c1695dbb3"> 7976</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_INEPNE                   USB_OTG_DIEPINT_INEPNE_Msk    </span></div>
<div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TXFE_Pos                 (7U)                          </span></div>
<div class="line"><a name="l07978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea85fa99c59be521a394f7cfeeadf25"> 7978</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TXFE_Msk                 (0x1UL &lt;&lt; USB_OTG_DIEPINT_TXFE_Pos) </span></div>
<div class="line"><a name="l07979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4770cce2b4f601e88fb512f6db688ec"> 7979</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TXFE                     USB_OTG_DIEPINT_TXFE_Msk      </span></div>
<div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TXFIFOUDRN_Pos           (8U)                          </span></div>
<div class="line"><a name="l07981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc8a052f72319f433728b6571098ba0"> 7981</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TXFIFOUDRN_Msk           (0x1UL &lt;&lt; USB_OTG_DIEPINT_TXFIFOUDRN_Pos) </span></div>
<div class="line"><a name="l07982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934d166eae0af7663585c903567ebe2b"> 7982</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TXFIFOUDRN               USB_OTG_DIEPINT_TXFIFOUDRN_Msk </span></div>
<div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_BNA_Pos                  (9U)                          </span></div>
<div class="line"><a name="l07984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92124e1fe13558df5464e356658e67b2"> 7984</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_BNA_Msk                  (0x1UL &lt;&lt; USB_OTG_DIEPINT_BNA_Pos) </span></div>
<div class="line"><a name="l07985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22983c7c561dedc17e8688d313a50fb0"> 7985</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_BNA                      USB_OTG_DIEPINT_BNA_Msk       </span></div>
<div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_PKTDRPSTS_Pos            (11U)                         </span></div>
<div class="line"><a name="l07987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bbb4304aaa31dceb651eb6ebea21ca4"> 7987</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_PKTDRPSTS_Msk            (0x1UL &lt;&lt; USB_OTG_DIEPINT_PKTDRPSTS_Pos) </span></div>
<div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bf74048c663e9dcc21c282a8c7be576"> 7988</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_PKTDRPSTS                USB_OTG_DIEPINT_PKTDRPSTS_Msk </span></div>
<div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_BERR_Pos                 (12U)                         </span></div>
<div class="line"><a name="l07990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7902d1f040d0669ad22a9cb4a1e88bdd"> 7990</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_BERR_Msk                 (0x1UL &lt;&lt; USB_OTG_DIEPINT_BERR_Pos) </span></div>
<div class="line"><a name="l07991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga496c09a9096346e6141acc2464742b4c"> 7991</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_BERR                     USB_OTG_DIEPINT_BERR_Msk      </span></div>
<div class="line"><a name="l07992"></a><span class="lineno"> 7992</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_NAK_Pos                  (13U)                         </span></div>
<div class="line"><a name="l07993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb6909297147bb09786d5e20715656c"> 7993</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_NAK_Msk                  (0x1UL &lt;&lt; USB_OTG_DIEPINT_NAK_Pos) </span></div>
<div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d91e68b693b9c8ff6fb2236093975cf"> 7994</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_NAK                      USB_OTG_DIEPINT_NAK_Msk       </span></div>
<div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;<span class="comment">/********************  Bit definition forUSB_OTG_HCINTMSK register  ********************/</span></div>
<div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_XFRCM_Pos               (0U)                          </span></div>
<div class="line"><a name="l07998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e1633eb41c92d2a0716e893d10ea404"> 7998</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_XFRCM_Msk               (0x1UL &lt;&lt; USB_OTG_HCINTMSK_XFRCM_Pos) </span></div>
<div class="line"><a name="l07999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3647bba98a8f2c2234aadb2f9441874"> 7999</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_XFRCM                   USB_OTG_HCINTMSK_XFRCM_Msk    </span></div>
<div class="line"><a name="l08000"></a><span class="lineno"> 8000</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_CHHM_Pos                (1U)                          </span></div>
<div class="line"><a name="l08001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6cb390f8f0cf8a561f41a88a8339d7e"> 8001</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_CHHM_Msk                (0x1UL &lt;&lt; USB_OTG_HCINTMSK_CHHM_Pos) </span></div>
<div class="line"><a name="l08002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f359b89c79fba4414e0838645f13a6b"> 8002</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_CHHM                    USB_OTG_HCINTMSK_CHHM_Msk     </span></div>
<div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_AHBERR_Pos              (2U)                          </span></div>
<div class="line"><a name="l08004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70c101e1a4e376d61f77fcf4f5f32bf6"> 8004</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_AHBERR_Msk              (0x1UL &lt;&lt; USB_OTG_HCINTMSK_AHBERR_Pos) </span></div>
<div class="line"><a name="l08005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf281bb6b61c559e8b068ab32114572af"> 8005</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_AHBERR                  USB_OTG_HCINTMSK_AHBERR_Msk   </span></div>
<div class="line"><a name="l08006"></a><span class="lineno"> 8006</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_STALLM_Pos              (3U)                          </span></div>
<div class="line"><a name="l08007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f5b08f1a892221f86f3cb370260ef6"> 8007</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_STALLM_Msk              (0x1UL &lt;&lt; USB_OTG_HCINTMSK_STALLM_Pos) </span></div>
<div class="line"><a name="l08008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001d17d4511b40850fd7c338be250f08"> 8008</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_STALLM                  USB_OTG_HCINTMSK_STALLM_Msk   </span></div>
<div class="line"><a name="l08009"></a><span class="lineno"> 8009</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_NAKM_Pos                (4U)                          </span></div>
<div class="line"><a name="l08010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51cc9dd53764be5f1d2ff3d5c7241fd3"> 8010</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_NAKM_Msk                (0x1UL &lt;&lt; USB_OTG_HCINTMSK_NAKM_Pos) </span></div>
<div class="line"><a name="l08011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51b9246da6c3a45ab697edc1cac74651"> 8011</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_NAKM                    USB_OTG_HCINTMSK_NAKM_Msk     </span></div>
<div class="line"><a name="l08012"></a><span class="lineno"> 8012</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_ACKM_Pos                (5U)                          </span></div>
<div class="line"><a name="l08013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372e5e68431087f0fb3b25408ce9eec9"> 8013</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_ACKM_Msk                (0x1UL &lt;&lt; USB_OTG_HCINTMSK_ACKM_Pos) </span></div>
<div class="line"><a name="l08014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21eb5c0fa8aafa12a725ab52f85023d1"> 8014</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_ACKM                    USB_OTG_HCINTMSK_ACKM_Msk     </span></div>
<div class="line"><a name="l08015"></a><span class="lineno"> 8015</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_NYET_Pos                (6U)                          </span></div>
<div class="line"><a name="l08016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6b099d2da095f8d31fe49ad9b9ecc90"> 8016</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_NYET_Msk                (0x1UL &lt;&lt; USB_OTG_HCINTMSK_NYET_Pos) </span></div>
<div class="line"><a name="l08017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga059e35d45f848183cf19399ac1e21ff5"> 8017</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_NYET                    USB_OTG_HCINTMSK_NYET_Msk     </span></div>
<div class="line"><a name="l08018"></a><span class="lineno"> 8018</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_TXERRM_Pos              (7U)                          </span></div>
<div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bbe2d77401d28701eb827ac3d4cd149"> 8019</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_TXERRM_Msk              (0x1UL &lt;&lt; USB_OTG_HCINTMSK_TXERRM_Pos) </span></div>
<div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5322b79193b042004614b21c391d4880"> 8020</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_TXERRM                  USB_OTG_HCINTMSK_TXERRM_Msk   </span></div>
<div class="line"><a name="l08021"></a><span class="lineno"> 8021</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_BBERRM_Pos              (8U)                          </span></div>
<div class="line"><a name="l08022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f9165c1fbf87679bb83efa46571b96c"> 8022</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_BBERRM_Msk              (0x1UL &lt;&lt; USB_OTG_HCINTMSK_BBERRM_Pos) </span></div>
<div class="line"><a name="l08023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae263bd38eec1c423b0a70904b5099a"> 8023</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_BBERRM                  USB_OTG_HCINTMSK_BBERRM_Msk   </span></div>
<div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_FRMORM_Pos              (9U)                          </span></div>
<div class="line"><a name="l08025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada017fb34e00a15702d759ff174d33ff"> 8025</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_FRMORM_Msk              (0x1UL &lt;&lt; USB_OTG_HCINTMSK_FRMORM_Pos) </span></div>
<div class="line"><a name="l08026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2178eb0791f9ea69122edfbd567ba48"> 8026</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_FRMORM                  USB_OTG_HCINTMSK_FRMORM_Msk   </span></div>
<div class="line"><a name="l08027"></a><span class="lineno"> 8027</span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_DTERRM_Pos              (10U)                         </span></div>
<div class="line"><a name="l08028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cbd167749a70c575efd955503111f5c"> 8028</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_DTERRM_Msk              (0x1UL &lt;&lt; USB_OTG_HCINTMSK_DTERRM_Pos) </span></div>
<div class="line"><a name="l08029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab7105e77ce288988037b1df3406ab3"> 8029</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_DTERRM                  USB_OTG_HCINTMSK_DTERRM_Msk   </span></div>
<div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DIEPTSIZ register  ********************/</span></div>
<div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160; </div>
<div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_XFRSIZ_Pos              (0U)                          </span></div>
<div class="line"><a name="l08034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b953496e53318844d2444b0d3982d2d"> 8034</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_XFRSIZ_Msk              (0x7FFFFUL &lt;&lt; USB_OTG_DIEPTSIZ_XFRSIZ_Pos) </span></div>
<div class="line"><a name="l08035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5497667d259391162884390afd456f62"> 8035</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_XFRSIZ                  USB_OTG_DIEPTSIZ_XFRSIZ_Msk   </span></div>
<div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_PKTCNT_Pos              (19U)                         </span></div>
<div class="line"><a name="l08037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4032f4b698ca8efd7417e13471d834e0"> 8037</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_PKTCNT_Msk              (0x3FFUL &lt;&lt; USB_OTG_DIEPTSIZ_PKTCNT_Pos) </span></div>
<div class="line"><a name="l08038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664b39d163f9f2e400aa9fe2577ffc06"> 8038</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_PKTCNT                  USB_OTG_DIEPTSIZ_PKTCNT_Msk   </span></div>
<div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_MULCNT_Pos              (29U)                         </span></div>
<div class="line"><a name="l08040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2138444cba4a94fea9ab112d212e1c"> 8040</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_MULCNT_Msk              (0x3UL &lt;&lt; USB_OTG_DIEPTSIZ_MULCNT_Pos) </span></div>
<div class="line"><a name="l08041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga428da482bfd499096cff02a3d8aa6738"> 8041</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_MULCNT                  USB_OTG_DIEPTSIZ_MULCNT_Msk   </span></div>
<div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_HCTSIZ register  ********************/</span></div>
<div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_XFRSIZ_Pos                (0U)                          </span></div>
<div class="line"><a name="l08044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0ecc462bdb146edeb44b1e1bf3ae08"> 8044</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_XFRSIZ_Msk                (0x7FFFFUL &lt;&lt; USB_OTG_HCTSIZ_XFRSIZ_Pos) </span></div>
<div class="line"><a name="l08045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983ec8ca0ffac66eea9219acb008fe9c"> 8045</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_XFRSIZ                    USB_OTG_HCTSIZ_XFRSIZ_Msk     </span></div>
<div class="line"><a name="l08046"></a><span class="lineno"> 8046</span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_PKTCNT_Pos                (19U)                         </span></div>
<div class="line"><a name="l08047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae242d5b51bdad2968cc7f59f2356195b"> 8047</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_PKTCNT_Msk                (0x3FFUL &lt;&lt; USB_OTG_HCTSIZ_PKTCNT_Pos) </span></div>
<div class="line"><a name="l08048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2177151366a5539b446104cb87d3059"> 8048</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_PKTCNT                    USB_OTG_HCTSIZ_PKTCNT_Msk     </span></div>
<div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DOPING_Pos                (31U)                         </span></div>
<div class="line"><a name="l08050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63444676f787b5850bcd74a3dac24c06"> 8050</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DOPING_Msk                (0x1UL &lt;&lt; USB_OTG_HCTSIZ_DOPING_Pos) </span></div>
<div class="line"><a name="l08051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcc4677244eb50d430a62870b90c30c"> 8051</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DOPING                    USB_OTG_HCTSIZ_DOPING_Msk     </span></div>
<div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DPID_Pos                  (29U)                         </span></div>
<div class="line"><a name="l08053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66d5133c860991521246501b6e1c055d"> 8053</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DPID_Msk                  (0x3UL &lt;&lt; USB_OTG_HCTSIZ_DPID_Pos) </span></div>
<div class="line"><a name="l08054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7037fb804f6e2a4a3e0c08bd3e345f18"> 8054</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DPID                      USB_OTG_HCTSIZ_DPID_Msk       </span></div>
<div class="line"><a name="l08055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5509a0f869a4c7ba34f45be4b733b23"> 8055</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DPID_0                    (0x1UL &lt;&lt; USB_OTG_HCTSIZ_DPID_Pos) </span></div>
<div class="line"><a name="l08056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae95b441c770521507da1d1d4c51d18"> 8056</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DPID_1                    (0x2UL &lt;&lt; USB_OTG_HCTSIZ_DPID_Pos) </span></div>
<div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DIEPDMA register  ********************/</span></div>
<div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPDMA_DMAADDR_Pos              (0U)                          </span></div>
<div class="line"><a name="l08060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d3f62d2f03495bb28e7b65f00dbafa"> 8060</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPDMA_DMAADDR_Msk              (0xFFFFFFFFUL &lt;&lt; USB_OTG_DIEPDMA_DMAADDR_Pos) </span></div>
<div class="line"><a name="l08061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab177fc20463978ff09c399cb56e904bb"> 8061</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPDMA_DMAADDR                  USB_OTG_DIEPDMA_DMAADDR_Msk   </span></div>
<div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_HCDMA register  ********************/</span></div>
<div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;<span class="preprocessor">#define USB_OTG_HCDMA_DMAADDR_Pos                (0U)                          </span></div>
<div class="line"><a name="l08065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a98df839cd4108ef0b1b814d0f7020b"> 8065</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCDMA_DMAADDR_Msk                (0xFFFFFFFFUL &lt;&lt; USB_OTG_HCDMA_DMAADDR_Pos) </span></div>
<div class="line"><a name="l08066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2980c7f7c60bf5ff4842dc9e363ea7b"> 8066</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCDMA_DMAADDR                    USB_OTG_HCDMA_DMAADDR_Msk     </span></div>
<div class="line"><a name="l08068"></a><span class="lineno"> 8068</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DTXFSTS register  ********************/</span></div>
<div class="line"><a name="l08069"></a><span class="lineno"> 8069</span>&#160;<span class="preprocessor">#define USB_OTG_DTXFSTS_INEPTFSAV_Pos            (0U)                          </span></div>
<div class="line"><a name="l08070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1a0115d517ac979a61c81763f4ce8f"> 8070</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTXFSTS_INEPTFSAV_Msk            (0xFFFFUL &lt;&lt; USB_OTG_DTXFSTS_INEPTFSAV_Pos) </span></div>
<div class="line"><a name="l08071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1789e8c79b7a271a58f56cbff4bd03a"> 8071</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTXFSTS_INEPTFSAV                USB_OTG_DTXFSTS_INEPTFSAV_Msk </span></div>
<div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DIEPTXF register  ********************/</span></div>
<div class="line"><a name="l08074"></a><span class="lineno"> 8074</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXSA_Pos             (0U)                          </span></div>
<div class="line"><a name="l08075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5b86ac57a1176451f435dda801dbddb"> 8075</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXSA_Msk             (0xFFFFUL &lt;&lt; USB_OTG_DIEPTXF_INEPTXSA_Pos) </span></div>
<div class="line"><a name="l08076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731c1eaaf15ec1b7f24e055172f7e0cf"> 8076</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXSA                 USB_OTG_DIEPTXF_INEPTXSA_Msk  </span></div>
<div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXFD_Pos             (16U)                         </span></div>
<div class="line"><a name="l08078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafccb927bfa114a368eea25db7d46c85f"> 8078</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXFD_Msk             (0xFFFFUL &lt;&lt; USB_OTG_DIEPTXF_INEPTXFD_Pos) </span></div>
<div class="line"><a name="l08079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga015ec5caee27272afa335fa9d5892a40"> 8079</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXFD                 USB_OTG_DIEPTXF_INEPTXFD_Msk  </span></div>
<div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DOEPCTL register  ********************/</span></div>
<div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160; </div>
<div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_MPSIZ_Pos                (0U)                          </span></div>
<div class="line"><a name="l08084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga103ef4c7123cb64007a1eb050d96c4b7"> 8084</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_MPSIZ_Msk                (0x7FFUL &lt;&lt; USB_OTG_DOEPCTL_MPSIZ_Pos) </span></div>
<div class="line"><a name="l08085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebce086e91feb566f223ae07d01ff57"> 8085</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_MPSIZ                    USB_OTG_DOEPCTL_MPSIZ_Msk               </span></div>
<div class="line"><a name="l08086"></a><span class="lineno"> 8086</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_USBAEP_Pos               (15U)                         </span></div>
<div class="line"><a name="l08087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31ba8e0d0b5bf08b034ba5cf27eaef4c"> 8087</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_USBAEP_Msk               (0x1UL &lt;&lt; USB_OTG_DOEPCTL_USBAEP_Pos) </span></div>
<div class="line"><a name="l08088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed242624f140356cc793039988d89df"> 8088</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_USBAEP                   USB_OTG_DOEPCTL_USBAEP_Msk    </span></div>
<div class="line"><a name="l08089"></a><span class="lineno"> 8089</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_NAKSTS_Pos               (17U)                         </span></div>
<div class="line"><a name="l08090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacca51b95d03a684417745d2870bc02aa"> 8090</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_NAKSTS_Msk               (0x1UL &lt;&lt; USB_OTG_DOEPCTL_NAKSTS_Pos) </span></div>
<div class="line"><a name="l08091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1735002d3abf233ca0cbe473da2d8fb"> 8091</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_NAKSTS                   USB_OTG_DOEPCTL_NAKSTS_Msk    </span></div>
<div class="line"><a name="l08092"></a><span class="lineno"> 8092</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos       (28U)                         </span></div>
<div class="line"><a name="l08093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1b8b770cb957bf0f4148311ddfef503"> 8093</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk       (0x1UL &lt;&lt; USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) </span></div>
<div class="line"><a name="l08094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a06b55e9caa25873e734fb15cafbc51"> 8094</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM           USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk </span></div>
<div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SODDFRM_Pos              (29U)                         </span></div>
<div class="line"><a name="l08096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f4b73b3f5f6813412b392b8b619a1ae"> 8096</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SODDFRM_Msk              (0x1UL &lt;&lt; USB_OTG_DOEPCTL_SODDFRM_Pos) </span></div>
<div class="line"><a name="l08097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ddb336230fa5a497dbb2393a180ae6"> 8097</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SODDFRM                  USB_OTG_DOEPCTL_SODDFRM_Msk   </span></div>
<div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPTYP_Pos                (18U)                         </span></div>
<div class="line"><a name="l08099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5fea8cfdb01a643000019dc830fc30f"> 8099</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPTYP_Msk                (0x3UL &lt;&lt; USB_OTG_DOEPCTL_EPTYP_Pos) </span></div>
<div class="line"><a name="l08100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e347921b96b8435ec2ef6cc9b3470d8"> 8100</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPTYP                    USB_OTG_DOEPCTL_EPTYP_Msk     </span></div>
<div class="line"><a name="l08101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48b0660b499862424b72cd59bca9226e"> 8101</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPTYP_0                  (0x1UL &lt;&lt; USB_OTG_DOEPCTL_EPTYP_Pos) </span></div>
<div class="line"><a name="l08102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89595201dd98cc05712d046e98c142fd"> 8102</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPTYP_1                  (0x2UL &lt;&lt; USB_OTG_DOEPCTL_EPTYP_Pos) </span></div>
<div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SNPM_Pos                 (20U)                         </span></div>
<div class="line"><a name="l08104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592d0d387403b49dd841153e1c8ef922"> 8104</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SNPM_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPCTL_SNPM_Pos) </span></div>
<div class="line"><a name="l08105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ef1fba78e67a55f665495ae7f8732e"> 8105</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SNPM                     USB_OTG_DOEPCTL_SNPM_Msk      </span></div>
<div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_STALL_Pos                (21U)                         </span></div>
<div class="line"><a name="l08107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600dc33e80274fdf8ec793bce5df9ad4"> 8107</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_STALL_Msk                (0x1UL &lt;&lt; USB_OTG_DOEPCTL_STALL_Pos) </span></div>
<div class="line"><a name="l08108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e6aea29335780171f8ce42aba031699"> 8108</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_STALL                    USB_OTG_DOEPCTL_STALL_Msk     </span></div>
<div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_CNAK_Pos                 (26U)                         </span></div>
<div class="line"><a name="l08110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92c45d7d3e789caf1b5a8967592939ae"> 8110</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_CNAK_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPCTL_CNAK_Pos) </span></div>
<div class="line"><a name="l08111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd05c0aa7833e7467e0ff66cfa1f20cb"> 8111</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_CNAK                     USB_OTG_DOEPCTL_CNAK_Msk      </span></div>
<div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SNAK_Pos                 (27U)                         </span></div>
<div class="line"><a name="l08113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6be0f6d6ed75219981fc07465ba09298"> 8113</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SNAK_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPCTL_SNAK_Pos) </span></div>
<div class="line"><a name="l08114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05a3e120b2c56a13ff622b0a507f48ee"> 8114</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SNAK                     USB_OTG_DOEPCTL_SNAK_Msk      </span></div>
<div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPDIS_Pos                (30U)                         </span></div>
<div class="line"><a name="l08116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46881c1a50c0a2b48f4d107a9cdc540f"> 8116</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPDIS_Msk                (0x1UL &lt;&lt; USB_OTG_DOEPCTL_EPDIS_Pos) </span></div>
<div class="line"><a name="l08117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf170f97217b0a2e3f66a33a67257674e"> 8117</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPDIS                    USB_OTG_DOEPCTL_EPDIS_Msk     </span></div>
<div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPENA_Pos                (31U)                         </span></div>
<div class="line"><a name="l08119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891f80e6cdbf19579db62d0214bc09b5"> 8119</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPENA_Msk                (0x1UL &lt;&lt; USB_OTG_DOEPCTL_EPENA_Pos) </span></div>
<div class="line"><a name="l08120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8875f7311dfde66125b78dd715fd2d7c"> 8120</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPENA                    USB_OTG_DOEPCTL_EPENA_Msk     </span></div>
<div class="line"><a name="l08122"></a><span class="lineno"> 8122</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DOEPINT register  ********************/</span></div>
<div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_XFRC_Pos                 (0U)                          </span></div>
<div class="line"><a name="l08124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71bec204f2c5886251295d5ea7739331"> 8124</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_XFRC_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPINT_XFRC_Pos) </span></div>
<div class="line"><a name="l08125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e51a7b1cc412e304246176c207cbcb8"> 8125</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_XFRC                     USB_OTG_DOEPINT_XFRC_Msk      </span></div>
<div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_EPDISD_Pos               (1U)                          </span></div>
<div class="line"><a name="l08127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2bee78f4eead58dd6e9d772d77c843d"> 8127</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_EPDISD_Msk               (0x1UL &lt;&lt; USB_OTG_DOEPINT_EPDISD_Pos) </span></div>
<div class="line"><a name="l08128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32e18140ad2c7902fe788947cea557d2"> 8128</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_EPDISD                   USB_OTG_DOEPINT_EPDISD_Msk    </span></div>
<div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_AHBERR_Pos               (2U)</span></div>
<div class="line"><a name="l08130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dfe74336fa143f3b5a536a74ff77dcb"> 8130</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_AHBERR_Msk               (0x1UL &lt;&lt; USB_OTG_DOEPINT_AHBERR_Pos) </span></div>
<div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8957520b45ebd1ed0000d8a0c0cc9ef6"> 8131</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_AHBERR                   USB_OTG_DOEPINT_AHBERR_Msk   </span></div>
<div class="line"><a name="l08132"></a><span class="lineno"> 8132</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_STUP_Pos                 (3U)                          </span></div>
<div class="line"><a name="l08133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42dda03dc0034c884c0a51c1f749edfb"> 8133</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_STUP_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPINT_STUP_Pos) </span></div>
<div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76444bdecd4d6def6c718ed1bb8e8b8c"> 8134</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_STUP                     USB_OTG_DOEPINT_STUP_Msk      </span></div>
<div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_OTEPDIS_Pos              (4U)                          </span></div>
<div class="line"><a name="l08136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8a3dd1c173d5cd66abf1d5aff97f894"> 8136</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_OTEPDIS_Msk              (0x1UL &lt;&lt; USB_OTG_DOEPINT_OTEPDIS_Pos) </span></div>
<div class="line"><a name="l08137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f4c92b08606cf934de16b353053dd78"> 8137</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_OTEPDIS                  USB_OTG_DOEPINT_OTEPDIS_Msk   </span></div>
<div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_OTEPSPR_Pos              (5U)                          </span></div>
<div class="line"><a name="l08139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c064a7156878cca72817277cce28cef"> 8139</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_OTEPSPR_Msk              (0x1UL &lt;&lt; USB_OTG_DOEPINT_OTEPSPR_Pos) </span></div>
<div class="line"><a name="l08140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2451732dfee15831f09e28041dabf9ce"> 8140</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_OTEPSPR                  USB_OTG_DOEPINT_OTEPSPR_Msk   </span></div>
<div class="line"><a name="l08141"></a><span class="lineno"> 8141</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_B2BSTUP_Pos              (6U)                          </span></div>
<div class="line"><a name="l08142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7623d1db984217c12acc54117994337"> 8142</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_B2BSTUP_Msk              (0x1UL &lt;&lt; USB_OTG_DOEPINT_B2BSTUP_Pos) </span></div>
<div class="line"><a name="l08143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82261faaf818baade125d4de42f78fa5"> 8143</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_B2BSTUP                  USB_OTG_DOEPINT_B2BSTUP_Msk   </span></div>
<div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_OUTPKTERR_Pos            (8U)</span></div>
<div class="line"><a name="l08145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f5870176a1b59ee2048b23087b677ae"> 8145</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_OUTPKTERR_Msk            (0x1UL &lt;&lt; USB_OTG_DOEPINT_OUTPKTERR_Pos) </span></div>
<div class="line"><a name="l08146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf82df64a03b0a9f6915a36a750488ac"> 8146</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_OUTPKTERR                USB_OTG_DOEPINT_OUTPKTERR_Msk   </span></div>
<div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_NAK_Pos                  (13U)</span></div>
<div class="line"><a name="l08148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaa6114d1a7f5860c94bc9eb1ef1207c"> 8148</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_NAK_Msk                  (0x1UL &lt;&lt; USB_OTG_DOEPINT_NAK_Pos) </span></div>
<div class="line"><a name="l08149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d1b7add4ca4362bb47501b456d3bb8b"> 8149</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_NAK                      USB_OTG_DOEPINT_NAK_Msk   </span></div>
<div class="line"><a name="l08150"></a><span class="lineno"> 8150</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_NYET_Pos                 (14U)                         </span></div>
<div class="line"><a name="l08151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ea8387720c1dd29d7c4689f4b83792f"> 8151</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_NYET_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPINT_NYET_Pos) </span></div>
<div class="line"><a name="l08152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf63ba909dd472b7ce95b05e8ed984ac3"> 8152</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_NYET                     USB_OTG_DOEPINT_NYET_Msk      </span></div>
<div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_STPKTRX_Pos              (15U)</span></div>
<div class="line"><a name="l08154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c90fbb29ef97f0974e4040889d12e34"> 8154</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_STPKTRX_Msk              (0x1UL &lt;&lt; USB_OTG_DOEPINT_STPKTRX_Pos) </span></div>
<div class="line"><a name="l08155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d44e256af7596e109c61925dbdb6fd"> 8155</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_STPKTRX                  USB_OTG_DOEPINT_STPKTRX_Msk   </span></div>
<div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160;<span class="comment">/********************  Bit definition for USB_OTG_DOEPTSIZ register  ********************/</span></div>
<div class="line"><a name="l08157"></a><span class="lineno"> 8157</span>&#160; </div>
<div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_XFRSIZ_Pos              (0U)                          </span></div>
<div class="line"><a name="l08159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5ef41f398424f0a7e6a4c7cd6010c2"> 8159</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_XFRSIZ_Msk              (0x7FFFFUL &lt;&lt; USB_OTG_DOEPTSIZ_XFRSIZ_Pos) </span></div>
<div class="line"><a name="l08160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab954bdd4334a2643622e3d33fee16ad5"> 8160</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_XFRSIZ                  USB_OTG_DOEPTSIZ_XFRSIZ_Msk   </span></div>
<div class="line"><a name="l08161"></a><span class="lineno"> 8161</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_PKTCNT_Pos              (19U)                         </span></div>
<div class="line"><a name="l08162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga285281ff18968724fb73d8dc292b930b"> 8162</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_PKTCNT_Msk              (0x3FFUL &lt;&lt; USB_OTG_DOEPTSIZ_PKTCNT_Pos) </span></div>
<div class="line"><a name="l08163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7bc1fb16d2d5b7a8d92fce5a61a038f"> 8163</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_PKTCNT                  USB_OTG_DOEPTSIZ_PKTCNT_Msk   </span></div>
<div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_STUPCNT_Pos             (29U)                         </span></div>
<div class="line"><a name="l08166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcb0c6895cd600227f3a037dfbddbbc5"> 8166</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_STUPCNT_Msk             (0x3UL &lt;&lt; USB_OTG_DOEPTSIZ_STUPCNT_Pos) </span></div>
<div class="line"><a name="l08167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a99a82646ef5a7a7785bec2d07334b5"> 8167</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_STUPCNT                 USB_OTG_DOEPTSIZ_STUPCNT_Msk  </span></div>
<div class="line"><a name="l08168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cabae65ef4f05c5314de57beed11000"> 8168</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_STUPCNT_0               (0x1UL &lt;&lt; USB_OTG_DOEPTSIZ_STUPCNT_Pos) </span></div>
<div class="line"><a name="l08169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b109418cfad831c4f292eb86d132f0e"> 8169</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_STUPCNT_1               (0x2UL &lt;&lt; USB_OTG_DOEPTSIZ_STUPCNT_Pos) </span></div>
<div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;<span class="comment">/********************  Bit definition for PCGCCTL register  ********************/</span></div>
<div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_STOPCLK_Pos              (0U)                          </span></div>
<div class="line"><a name="l08173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d4f9a974fab851fcfb0803ba5380b8d"> 8173</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_STOPCLK_Msk              (0x1UL &lt;&lt; USB_OTG_PCGCCTL_STOPCLK_Pos) </span></div>
<div class="line"><a name="l08174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cb2d7ab53783663a7a6dd457d3ba25"> 8174</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_STOPCLK                  USB_OTG_PCGCCTL_STOPCLK_Msk   </span></div>
<div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_GATECLK_Pos              (1U)                          </span></div>
<div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa05b7e567009a05c0fbc460de78ece1f"> 8176</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_GATECLK_Msk              (0x1UL &lt;&lt; USB_OTG_PCGCCTL_GATECLK_Pos) </span></div>
<div class="line"><a name="l08177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8756280c79db9bdd546f6dabce92849"> 8177</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_GATECLK                  USB_OTG_PCGCCTL_GATECLK_Msk   </span></div>
<div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_PHYSUSP_Pos              (4U)                          </span></div>
<div class="line"><a name="l08179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29bcd967dad8f66da440480b32b7b5d"> 8179</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_PHYSUSP_Msk              (0x1UL &lt;&lt; USB_OTG_PCGCCTL_PHYSUSP_Pos) </span></div>
<div class="line"><a name="l08180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f07a7549ecc61ab2df0775ea177df12"> 8180</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_PHYSUSP                  USB_OTG_PCGCCTL_PHYSUSP_Msk   </span></div>
<div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;<span class="comment">/* Legacy define */</span></div>
<div class="line"><a name="l08183"></a><span class="lineno"> 8183</span>&#160;<span class="comment">/********************  Bit definition for OTG register  ********************/</span></div>
<div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_Pos                        (0U)                          </span></div>
<div class="line"><a name="l08185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46419059b5b49059f5bdebe1b72722ef"> 8185</a></span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_Msk                        (0xFUL &lt;&lt; USB_OTG_CHNUM_Pos)   </span></div>
<div class="line"><a name="l08186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e22ae686ec18ff21f8f576178463115"> 8186</a></span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM                            USB_OTG_CHNUM_Msk             </span></div>
<div class="line"><a name="l08187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1901249182b97582cbe4a3644f31d20f"> 8187</a></span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_0                          (0x1UL &lt;&lt; USB_OTG_CHNUM_Pos)   </span></div>
<div class="line"><a name="l08188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda64fd2296cefde4a9f304c0b5150e3"> 8188</a></span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_1                          (0x2UL &lt;&lt; USB_OTG_CHNUM_Pos)   </span></div>
<div class="line"><a name="l08189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e852ea3f7aca27ba6cd281d1fdc5117"> 8189</a></span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_2                          (0x4UL &lt;&lt; USB_OTG_CHNUM_Pos)   </span></div>
<div class="line"><a name="l08190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045af9896fe21c27d155de0bb98eb3bb"> 8190</a></span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_3                          (0x8UL &lt;&lt; USB_OTG_CHNUM_Pos)   </span></div>
<div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;<span class="preprocessor">#define USB_OTG_BCNT_Pos                         (4U)                          </span></div>
<div class="line"><a name="l08192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8835a43d2c40f61caee8af97be8de8d3"> 8192</a></span>&#160;<span class="preprocessor">#define USB_OTG_BCNT_Msk                         (0x7FFUL &lt;&lt; USB_OTG_BCNT_Pos)  </span></div>
<div class="line"><a name="l08193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85cc2bdcb428f49f2de38db43a6da61b"> 8193</a></span>&#160;<span class="preprocessor">#define USB_OTG_BCNT                             USB_OTG_BCNT_Msk              </span></div>
<div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;<span class="preprocessor">#define USB_OTG_DPID_Pos                         (15U)                         </span></div>
<div class="line"><a name="l08196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a99858955bd807f3b3ab817ccb22dbf"> 8196</a></span>&#160;<span class="preprocessor">#define USB_OTG_DPID_Msk                         (0x3UL &lt;&lt; USB_OTG_DPID_Pos)    </span></div>
<div class="line"><a name="l08197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba9fdf0a57d7a204dff9217d6b7e7a60"> 8197</a></span>&#160;<span class="preprocessor">#define USB_OTG_DPID                             USB_OTG_DPID_Msk              </span></div>
<div class="line"><a name="l08198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb8aeddd0bc7c194224de1c601c3aea"> 8198</a></span>&#160;<span class="preprocessor">#define USB_OTG_DPID_0                           (0x1UL &lt;&lt; USB_OTG_DPID_Pos)    </span></div>
<div class="line"><a name="l08199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8822d847cc21c903bfe427927f3ebd8f"> 8199</a></span>&#160;<span class="preprocessor">#define USB_OTG_DPID_1                           (0x2UL &lt;&lt; USB_OTG_DPID_Pos)    </span></div>
<div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_Pos                       (17U)                         </span></div>
<div class="line"><a name="l08202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0bbc3a438b82f7739fdb08721163c3b"> 8202</a></span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_Msk                       (0xFUL &lt;&lt; USB_OTG_PKTSTS_Pos)  </span></div>
<div class="line"><a name="l08203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04a5d91a12a215c4eeeb06ce604c22e5"> 8203</a></span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS                           USB_OTG_PKTSTS_Msk            </span></div>
<div class="line"><a name="l08204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77111a987b72536f21bfd7bb08594b35"> 8204</a></span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_0                         (0x1UL &lt;&lt; USB_OTG_PKTSTS_Pos)  </span></div>
<div class="line"><a name="l08205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2fb9acefebdda4d1178fd41152354a"> 8205</a></span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_1                         (0x2UL &lt;&lt; USB_OTG_PKTSTS_Pos)  </span></div>
<div class="line"><a name="l08206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab280bdccc1f515e8b031ca572a40dbeb"> 8206</a></span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_2                         (0x4UL &lt;&lt; USB_OTG_PKTSTS_Pos)  </span></div>
<div class="line"><a name="l08207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad095ea293b9f4a79f215502575bc3c70"> 8207</a></span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_3                         (0x8UL &lt;&lt; USB_OTG_PKTSTS_Pos)  </span></div>
<div class="line"><a name="l08209"></a><span class="lineno"> 8209</span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_Pos                        (0U)                          </span></div>
<div class="line"><a name="l08210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa45e8d6116688de705fd0d55680e1a87"> 8210</a></span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_Msk                        (0xFUL &lt;&lt; USB_OTG_EPNUM_Pos)   </span></div>
<div class="line"><a name="l08211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91d336fd8272e4c22fc474e468b81af9"> 8211</a></span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM                            USB_OTG_EPNUM_Msk             </span></div>
<div class="line"><a name="l08212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61585b0ce43fd0b1e6b228598afc219c"> 8212</a></span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_0                          (0x1UL &lt;&lt; USB_OTG_EPNUM_Pos)   </span></div>
<div class="line"><a name="l08213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga483d3ad09cb1f0a2c0b162c8a55ed7c6"> 8213</a></span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_1                          (0x2UL &lt;&lt; USB_OTG_EPNUM_Pos)   </span></div>
<div class="line"><a name="l08214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2438798104047b9b51f8c773d02858a"> 8214</a></span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_2                          (0x4UL &lt;&lt; USB_OTG_EPNUM_Pos)   </span></div>
<div class="line"><a name="l08215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42c2df6bfed558ca73545573166296bf"> 8215</a></span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_3                          (0x8UL &lt;&lt; USB_OTG_EPNUM_Pos)   </span></div>
<div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_Pos                       (21U)                         </span></div>
<div class="line"><a name="l08218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3dde44ba66dda008f4f22e73d6de3eb"> 8218</a></span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_Msk                       (0xFUL &lt;&lt; USB_OTG_FRMNUM_Pos)  </span></div>
<div class="line"><a name="l08219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69105bca4abdabe5c66a1c44ae714776"> 8219</a></span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM                           USB_OTG_FRMNUM_Msk            </span></div>
<div class="line"><a name="l08220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a9a2d9f4d804f38e9ee29038139498d"> 8220</a></span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_0                         (0x1UL &lt;&lt; USB_OTG_FRMNUM_Pos)  </span></div>
<div class="line"><a name="l08221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d93a3bde8de46b481691a1e87b36bfd"> 8221</a></span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_1                         (0x2UL &lt;&lt; USB_OTG_FRMNUM_Pos)  </span></div>
<div class="line"><a name="l08222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f8be72a63a9942462f0752d5371e619"> 8222</a></span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_2                         (0x4UL &lt;&lt; USB_OTG_FRMNUM_Pos)  </span></div>
<div class="line"><a name="l08223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b50095fee4cb94be4d1d02aadd3964e"> 8223</a></span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_3                         (0x8UL &lt;&lt; USB_OTG_FRMNUM_Pos)  </span></div>
<div class="line"><a name="l08236"></a><span class="lineno"> 8236</span>&#160;<span class="comment">/******************************* ADC Instances ********************************/</span></div>
<div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;<span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)</span></div>
<div class="line"><a name="l08238"></a><span class="lineno"> 8238</span>&#160; </div>
<div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;<span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)</span></div>
<div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;<span class="comment">/******************************* CRC Instances ********************************/</span></div>
<div class="line"><a name="l08241"></a><span class="lineno"> 8241</span>&#160;<span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div>
<div class="line"><a name="l08242"></a><span class="lineno"> 8242</span>&#160; </div>
<div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160; </div>
<div class="line"><a name="l08244"></a><span class="lineno"> 8244</span>&#160;<span class="comment">/******************************** DMA Instances *******************************/</span></div>
<div class="line"><a name="l08245"></a><span class="lineno"> 8245</span>&#160;<span class="preprocessor">#define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \</span></div>
<div class="line"><a name="l08246"></a><span class="lineno"> 8246</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream1) || \</span></div>
<div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream2) || \</span></div>
<div class="line"><a name="l08248"></a><span class="lineno"> 8248</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream3) || \</span></div>
<div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream4) || \</span></div>
<div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream5) || \</span></div>
<div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream6) || \</span></div>
<div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream7) || \</span></div>
<div class="line"><a name="l08253"></a><span class="lineno"> 8253</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream0) || \</span></div>
<div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream1) || \</span></div>
<div class="line"><a name="l08255"></a><span class="lineno"> 8255</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream2) || \</span></div>
<div class="line"><a name="l08256"></a><span class="lineno"> 8256</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream3) || \</span></div>
<div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream4) || \</span></div>
<div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream5) || \</span></div>
<div class="line"><a name="l08259"></a><span class="lineno"> 8259</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream6) || \</span></div>
<div class="line"><a name="l08260"></a><span class="lineno"> 8260</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream7))</span></div>
<div class="line"><a name="l08261"></a><span class="lineno"> 8261</span>&#160; </div>
<div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;<span class="comment">/******************************* GPIO Instances *******************************/</span></div>
<div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;<span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div>
<div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div>
<div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div>
<div class="line"><a name="l08266"></a><span class="lineno"> 8266</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOD) || \</span></div>
<div class="line"><a name="l08267"></a><span class="lineno"> 8267</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOE) || \</span></div>
<div class="line"><a name="l08268"></a><span class="lineno"> 8268</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOH))</span></div>
<div class="line"><a name="l08269"></a><span class="lineno"> 8269</span>&#160; </div>
<div class="line"><a name="l08270"></a><span class="lineno"> 8270</span>&#160;<span class="comment">/******************************** I2C Instances *******************************/</span></div>
<div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;<span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div>
<div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == I2C2) || \</span></div>
<div class="line"><a name="l08273"></a><span class="lineno"> 8273</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == I2C3))</span></div>
<div class="line"><a name="l08274"></a><span class="lineno"> 8274</span>&#160; </div>
<div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160;<span class="comment">/******************************* SMBUS Instances ******************************/</span></div>
<div class="line"><a name="l08276"></a><span class="lineno"> 8276</span>&#160;<span class="preprocessor">#define IS_SMBUS_ALL_INSTANCE         IS_I2C_ALL_INSTANCE</span></div>
<div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160; </div>
<div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;<span class="comment">/******************************** I2S Instances *******************************/</span></div>
<div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160; </div>
<div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;<span class="preprocessor">#define IS_I2S_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == SPI2) || \</span></div>
<div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI3))</span></div>
<div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160; </div>
<div class="line"><a name="l08283"></a><span class="lineno"> 8283</span>&#160;<span class="comment">/*************************** I2S Extended Instances ***************************/</span></div>
<div class="line"><a name="l08284"></a><span class="lineno"> 8284</span>&#160;<span class="preprocessor">#define IS_I2S_EXT_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2S2ext)|| \</span></div>
<div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == I2S3ext))</span></div>
<div class="line"><a name="l08286"></a><span class="lineno"> 8286</span>&#160;<span class="comment">/* Legacy Defines */</span></div>
<div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;<span class="preprocessor">#define IS_I2S_ALL_INSTANCE_EXT    IS_I2S_EXT_ALL_INSTANCE</span></div>
<div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160; </div>
<div class="line"><a name="l08289"></a><span class="lineno"> 8289</span>&#160; </div>
<div class="line"><a name="l08290"></a><span class="lineno"> 8290</span>&#160;<span class="comment">/****************************** RTC Instances *********************************/</span></div>
<div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160;<span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div>
<div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160; </div>
<div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160; </div>
<div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;<span class="comment">/******************************** SPI Instances *******************************/</span></div>
<div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;<span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \</span></div>
<div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI2) || \</span></div>
<div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI3) || \</span></div>
<div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI4))</span></div>
<div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160; </div>
<div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160; </div>
<div class="line"><a name="l08301"></a><span class="lineno"> 8301</span>&#160;<span class="comment">/****************** TIM Instances : All supported instances *******************/</span></div>
<div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;<span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a name="l08304"></a><span class="lineno"> 8304</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM4)   || \</span></div>
<div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM5)   || \</span></div>
<div class="line"><a name="l08307"></a><span class="lineno"> 8307</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM9)   || \</span></div>
<div class="line"><a name="l08308"></a><span class="lineno"> 8308</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM10)  || \</span></div>
<div class="line"><a name="l08309"></a><span class="lineno"> 8309</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM11))</span></div>
<div class="line"><a name="l08310"></a><span class="lineno"> 8310</span>&#160; </div>
<div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160; </div>
<div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;<span class="comment">/************* TIM Instances : at least 1 capture/compare channel *************/</span></div>
<div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;<span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a name="l08315"></a><span class="lineno"> 8315</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM3)  || \</span></div>
<div class="line"><a name="l08316"></a><span class="lineno"> 8316</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM4)  || \</span></div>
<div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5)  || \</span></div>
<div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM9)  || \</span></div>
<div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM10) || \</span></div>
<div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM11))</span></div>
<div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160; </div>
<div class="line"><a name="l08322"></a><span class="lineno"> 8322</span>&#160;<span class="comment">/************ TIM Instances : at least 2 capture/compare channels *************/</span></div>
<div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08325"></a><span class="lineno"> 8325</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM9))</span></div>
<div class="line"><a name="l08329"></a><span class="lineno"> 8329</span>&#160; </div>
<div class="line"><a name="l08330"></a><span class="lineno"> 8330</span>&#160;<span class="comment">/************ TIM Instances : at least 3 capture/compare channels *************/</span></div>
<div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160;<span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08334"></a><span class="lineno"> 8334</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160; </div>
<div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;<span class="comment">/************ TIM Instances : at least 4 capture/compare channels *************/</span></div>
<div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;<span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160; </div>
<div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;<span class="comment">/******************** TIM Instances : Advanced-control timers *****************/</span></div>
<div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;<span class="preprocessor">#define IS_TIM_ADVANCED_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)</span></div>
<div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160; </div>
<div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;<span class="comment">/******************* TIM Instances : Timer input XOR function *****************/</span></div>
<div class="line"><a name="l08348"></a><span class="lineno"> 8348</span>&#160;<span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l08353"></a><span class="lineno"> 8353</span>&#160; </div>
<div class="line"><a name="l08354"></a><span class="lineno"> 8354</span>&#160;<span class="comment">/****************** TIM Instances : DMA requests generation (UDE) *************/</span></div>
<div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08357"></a><span class="lineno"> 8357</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08358"></a><span class="lineno"> 8358</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l08360"></a><span class="lineno"> 8360</span>&#160; </div>
<div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;<span class="comment">/************ TIM Instances : DMA requests generation (CCxDE) *****************/</span></div>
<div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160; </div>
<div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;<span class="comment">/************ TIM Instances : DMA requests generation (COMDE) *****************/</span></div>
<div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;<span class="preprocessor">#define IS_TIM_CCDMA_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM5)) </span></div>
<div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160; </div>
<div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;<span class="comment">/******************** TIM Instances : DMA burst feature ***********************/</span></div>
<div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;<span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;<span class="preprocessor">                                             ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;<span class="preprocessor">                                             ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160;<span class="preprocessor">                                             ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;<span class="preprocessor">                                             ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l08381"></a><span class="lineno"> 8381</span>&#160; </div>
<div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;<span class="comment">/****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/</span></div>
<div class="line"><a name="l08383"></a><span class="lineno"> 8383</span>&#160;<span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08386"></a><span class="lineno"> 8386</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160; </div>
<div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;<span class="comment">/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/</span></div>
<div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;<span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08393"></a><span class="lineno"> 8393</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM9))</span></div>
<div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;<span class="comment">/********************** TIM Instances : 32 bit Counter ************************/</span></div>
<div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;<span class="preprocessor">#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160; </div>
<div class="line"><a name="l08400"></a><span class="lineno"> 8400</span>&#160;<span class="comment">/***************** TIM Instances : external trigger input availabe ************/</span></div>
<div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;<span class="preprocessor">#define IS_TIM_ETR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08403"></a><span class="lineno"> 8403</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160; </div>
<div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160;<span class="comment">/****************** TIM Instances : remapping capability **********************/</span></div>
<div class="line"><a name="l08408"></a><span class="lineno"> 8408</span>&#160;<span class="preprocessor">#define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a name="l08409"></a><span class="lineno"> 8409</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5)  || \</span></div>
<div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM11))</span></div>
<div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160; </div>
<div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;<span class="comment">/******************* TIM Instances : output(s) available **********************/</span></div>
<div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;<span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a name="l08414"></a><span class="lineno"> 8414</span>&#160;<span class="preprocessor">    ((((INSTANCE) == TIM1) &amp;&amp;                  \</span></div>
<div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l08416"></a><span class="lineno"> 8416</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a name="l08417"></a><span class="lineno"> 8417</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a name="l08418"></a><span class="lineno"> 8418</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM2) &amp;&amp;                   \</span></div>
<div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a name="l08425"></a><span class="lineno"> 8425</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l08426"></a><span class="lineno"> 8426</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM3) &amp;&amp;                   \</span></div>
<div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l08432"></a><span class="lineno"> 8432</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM4) &amp;&amp;                   \</span></div>
<div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l08438"></a><span class="lineno"> 8438</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM5) &amp;&amp;                   \</span></div>
<div class="line"><a name="l08439"></a><span class="lineno"> 8439</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a name="l08442"></a><span class="lineno"> 8442</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM9) &amp;&amp;                   \</span></div>
<div class="line"><a name="l08445"></a><span class="lineno"> 8445</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2)))           \</span></div>
<div class="line"><a name="l08447"></a><span class="lineno"> 8447</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l08448"></a><span class="lineno"> 8448</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM10) &amp;&amp;                  \</span></div>
<div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div>
<div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM11) &amp;&amp;                  \</span></div>
<div class="line"><a name="l08452"></a><span class="lineno"> 8452</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1))))</span></div>
<div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160; </div>
<div class="line"><a name="l08454"></a><span class="lineno"> 8454</span>&#160;<span class="comment">/************ TIM Instances : complementary output(s) available ***************/</span></div>
<div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;<span class="preprocessor">#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;<span class="preprocessor">   ((((INSTANCE) == TIM1) &amp;&amp;                    \</span></div>
<div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div>
<div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div>
<div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3))))</span></div>
<div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160; </div>
<div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;<span class="comment">/****************** TIM Instances : supporting counting mode selection ********/</span></div>
<div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;<span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a name="l08463"></a><span class="lineno"> 8463</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08464"></a><span class="lineno"> 8464</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08465"></a><span class="lineno"> 8465</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08466"></a><span class="lineno"> 8466</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l08467"></a><span class="lineno"> 8467</span>&#160; </div>
<div class="line"><a name="l08468"></a><span class="lineno"> 8468</span>&#160;<span class="comment">/****************** TIM Instances : supporting clock division *****************/</span></div>
<div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a name="l08471"></a><span class="lineno"> 8471</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a name="l08472"></a><span class="lineno"> 8472</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM4)   || \</span></div>
<div class="line"><a name="l08473"></a><span class="lineno"> 8473</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM5)   || \</span></div>
<div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM9)   || \</span></div>
<div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM10)  || \</span></div>
<div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM11))</span></div>
<div class="line"><a name="l08477"></a><span class="lineno"> 8477</span>&#160; </div>
<div class="line"><a name="l08478"></a><span class="lineno"> 8478</span>&#160; </div>
<div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;<span class="comment">/****************** TIM Instances : supporting commutation event generation ***/</span></div>
<div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160; </div>
<div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;<span class="preprocessor">#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)</span></div>
<div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160; </div>
<div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160;<span class="comment">/****************** TIM Instances : supporting OCxREF clear *******************/</span></div>
<div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;<span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a name="l08485"></a><span class="lineno"> 8485</span>&#160;<span class="preprocessor">                                                       ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;<span class="preprocessor">                                                       ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;<span class="preprocessor">                                                       ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08488"></a><span class="lineno"> 8488</span>&#160;<span class="preprocessor">                                                       ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160; </div>
<div class="line"><a name="l08490"></a><span class="lineno"> 8490</span>&#160;<span class="comment">/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/</span></div>
<div class="line"><a name="l08491"></a><span class="lineno"> 8491</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a name="l08492"></a><span class="lineno"> 8492</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08493"></a><span class="lineno"> 8493</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08494"></a><span class="lineno"> 8494</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08495"></a><span class="lineno"> 8495</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a name="l08496"></a><span class="lineno"> 8496</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM9))</span></div>
<div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160; </div>
<div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;<span class="comment">/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/</span></div>
<div class="line"><a name="l08499"></a><span class="lineno"> 8499</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| \</span></div>
<div class="line"><a name="l08500"></a><span class="lineno"> 8500</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08503"></a><span class="lineno"> 8503</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160; </div>
<div class="line"><a name="l08505"></a><span class="lineno"> 8505</span>&#160;<span class="comment">/****** TIM Instances : supporting external clock mode 1 for TIX inputs ******/</span></div>
<div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08508"></a><span class="lineno"> 8508</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08509"></a><span class="lineno"> 8509</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a name="l08511"></a><span class="lineno"> 8511</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM9))</span></div>
<div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160; </div>
<div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;<span class="comment">/********** TIM Instances : supporting internal trigger inputs(ITRX) *********/</span></div>
<div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08517"></a><span class="lineno"> 8517</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08518"></a><span class="lineno"> 8518</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM9))</span></div>
<div class="line"><a name="l08520"></a><span class="lineno"> 8520</span>&#160; </div>
<div class="line"><a name="l08521"></a><span class="lineno"> 8521</span>&#160;<span class="comment">/****************** TIM Instances : supporting repetition counter *************/</span></div>
<div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;<span class="preprocessor">#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1))</span></div>
<div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160; </div>
<div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;<span class="comment">/****************** TIM Instances : supporting encoder interface **************/</span></div>
<div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;<span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a name="l08526"></a><span class="lineno"> 8526</span>&#160;<span class="preprocessor">                                                      ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;<span class="preprocessor">                                                      ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08528"></a><span class="lineno"> 8528</span>&#160;<span class="preprocessor">                                                      ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08529"></a><span class="lineno"> 8529</span>&#160;<span class="preprocessor">                                                      ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;<span class="preprocessor">                                                      ((INSTANCE) == TIM9))</span></div>
<div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;<span class="comment">/****************** TIM Instances : supporting Hall sensor interface **********/</span></div>
<div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;<span class="preprocessor">#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a name="l08533"></a><span class="lineno"> 8533</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a name="l08535"></a><span class="lineno"> 8535</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a name="l08536"></a><span class="lineno"> 8536</span>&#160;<span class="preprocessor">                                                          ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;<span class="comment">/****************** TIM Instances : supporting the break function *************/</span></div>
<div class="line"><a name="l08538"></a><span class="lineno"> 8538</span>&#160;<span class="preprocessor">#define IS_TIM_BREAK_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1))</span></div>
<div class="line"><a name="l08539"></a><span class="lineno"> 8539</span>&#160; </div>
<div class="line"><a name="l08540"></a><span class="lineno"> 8540</span>&#160;<span class="comment">/******************** USART Instances : Synchronous mode **********************/</span></div>
<div class="line"><a name="l08541"></a><span class="lineno"> 8541</span>&#160;<span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l08542"></a><span class="lineno"> 8542</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART6))</span></div>
<div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160; </div>
<div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;<span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div>
<div class="line"><a name="l08546"></a><span class="lineno"> 8546</span>&#160;<span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l08547"></a><span class="lineno"> 8547</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == USART6))</span></div>
<div class="line"><a name="l08549"></a><span class="lineno"> 8549</span>&#160; </div>
<div class="line"><a name="l08550"></a><span class="lineno"> 8550</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l08551"></a><span class="lineno"> 8551</span>&#160;<span class="preprocessor">#define IS_UART_INSTANCE          IS_UART_HALFDUPLEX_INSTANCE</span></div>
<div class="line"><a name="l08552"></a><span class="lineno"> 8552</span>&#160; </div>
<div class="line"><a name="l08553"></a><span class="lineno"> 8553</span>&#160;<span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span></div>
<div class="line"><a name="l08554"></a><span class="lineno"> 8554</span>&#160;<span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l08556"></a><span class="lineno"> 8556</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART6))</span></div>
<div class="line"><a name="l08557"></a><span class="lineno"> 8557</span>&#160;<span class="comment">/******************** UART Instances : LIN mode **********************/</span></div>
<div class="line"><a name="l08558"></a><span class="lineno"> 8558</span>&#160;<span class="preprocessor">#define IS_UART_LIN_INSTANCE          IS_UART_HALFDUPLEX_INSTANCE</span></div>
<div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160; </div>
<div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;<span class="comment">/********************* UART Instances : Smart card mode ***********************/</span></div>
<div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;<span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l08563"></a><span class="lineno"> 8563</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART6))</span></div>
<div class="line"><a name="l08564"></a><span class="lineno"> 8564</span>&#160; </div>
<div class="line"><a name="l08565"></a><span class="lineno"> 8565</span>&#160;<span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div>
<div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;<span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l08568"></a><span class="lineno"> 8568</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART6))     </span></div>
<div class="line"><a name="l08569"></a><span class="lineno"> 8569</span>&#160; </div>
<div class="line"><a name="l08570"></a><span class="lineno"> 8570</span>&#160;<span class="comment">/*********************** PCD Instances ****************************************/</span></div>
<div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160;<span class="preprocessor">#define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS))</span></div>
<div class="line"><a name="l08572"></a><span class="lineno"> 8572</span>&#160; </div>
<div class="line"><a name="l08573"></a><span class="lineno"> 8573</span>&#160;<span class="comment">/*********************** HCD Instances ****************************************/</span></div>
<div class="line"><a name="l08574"></a><span class="lineno"> 8574</span>&#160;<span class="preprocessor">#define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS))</span></div>
<div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160; </div>
<div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;<span class="comment">/****************************** SDIO Instances ********************************/</span></div>
<div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;<span class="preprocessor">#define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)</span></div>
<div class="line"><a name="l08578"></a><span class="lineno"> 8578</span>&#160; </div>
<div class="line"><a name="l08579"></a><span class="lineno"> 8579</span>&#160;<span class="comment">/****************************** IWDG Instances ********************************/</span></div>
<div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;<span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div>
<div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160; </div>
<div class="line"><a name="l08582"></a><span class="lineno"> 8582</span>&#160;<span class="comment">/****************************** WWDG Instances ********************************/</span></div>
<div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;<span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div>
<div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160; </div>
<div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;<span class="comment">/****************************** USB Exported Constants ************************/</span></div>
<div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160;<span class="preprocessor">#define USB_OTG_FS_HOST_MAX_CHANNEL_NBR                8U</span></div>
<div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160;<span class="preprocessor">#define USB_OTG_FS_MAX_IN_ENDPOINTS                    4U    </span><span class="comment">/* Including EP0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08588"></a><span class="lineno"> 8588</span>&#160;<span class="preprocessor">#define USB_OTG_FS_MAX_OUT_ENDPOINTS                   4U    </span><span class="comment">/* Including EP0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08589"></a><span class="lineno"> 8589</span>&#160;<span class="preprocessor">#define USB_OTG_FS_TOTAL_FIFO_SIZE                     1280U </span><span class="comment">/* in Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160; </div>
<div class="line"><a name="l08591"></a><span class="lineno"> 8591</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;<span class="comment"> * @brief Specific devices reset values definitions</span></div>
<div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_RST_VALUE              0x24003010U</span></div>
<div class="line"><a name="l08595"></a><span class="lineno"> 8595</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_RST_VALUE           0x20003000U</span></div>
<div class="line"><a name="l08596"></a><span class="lineno"> 8596</span>&#160; </div>
<div class="line"><a name="l08597"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga08aeea283003a2c787227347087b5b1f"> 8597</a></span>&#160;<span class="preprocessor">#define RCC_MAX_FREQUENCY            84000000U         </span></div>
<div class="line"><a name="l08598"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga60fbed15643b623aa4541b9d8828d0f1"> 8598</a></span>&#160;<span class="preprocessor">#define RCC_MAX_FREQUENCY_SCALE3     60000000U         </span></div>
<div class="line"><a name="l08599"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gafcb2c5211d9cbed86b111c83a0ce427b"> 8599</a></span>&#160;<span class="preprocessor">#define RCC_MAX_FREQUENCY_SCALE2    RCC_MAX_FREQUENCY  </span></div>
<div class="line"><a name="l08600"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga85746dffdc6d015f5142d7e16489ca84"> 8600</a></span>&#160;<span class="preprocessor">#define RCC_PLLVCO_OUTPUT_MIN       192000000U       </span></div>
<div class="line"><a name="l08601"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga288d68c2604cea8548eccdef3873923f"> 8601</a></span>&#160;<span class="preprocessor">#define RCC_PLLVCO_INPUT_MIN           950000U       </span></div>
<div class="line"><a name="l08602"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad3fd37dbfa74739a3c698ab4755fa27e"> 8602</a></span>&#160;<span class="preprocessor">#define RCC_PLLVCO_INPUT_MAX          2100000U       </span></div>
<div class="line"><a name="l08603"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaba6ddae0375763847f8dc3e91173d714"> 8603</a></span>&#160;<span class="preprocessor">#define RCC_PLLVCO_OUTPUT_MAX       432000000U       </span></div>
<div class="line"><a name="l08605"></a><span class="lineno"> 8605</span>&#160;<span class="preprocessor">#define RCC_PLLN_MIN_VALUE                192U</span></div>
<div class="line"><a name="l08606"></a><span class="lineno"> 8606</span>&#160;<span class="preprocessor">#define RCC_PLLN_MAX_VALUE                432U</span></div>
<div class="line"><a name="l08607"></a><span class="lineno"> 8607</span>&#160; </div>
<div class="line"><a name="l08608"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga19ba80e0c72cd041274f831901f302f9"> 8608</a></span>&#160;<span class="preprocessor">#define FLASH_SCALE2_LATENCY1_FREQ    30000000U      </span></div>
<div class="line"><a name="l08609"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98847021d5de23ea0458b490c74e6299"> 8609</a></span>&#160;<span class="preprocessor">#define FLASH_SCALE2_LATENCY2_FREQ    60000000U      </span></div>
<div class="line"><a name="l08611"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga322840abc74aeafafe710d45e4f9c7cd"> 8611</a></span>&#160;<span class="preprocessor">#define FLASH_SCALE3_LATENCY1_FREQ    30000000U      </span></div>
<div class="line"><a name="l08612"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga9a6fd257610db9111ae2a291825a86d0"> 8612</a></span>&#160;<span class="preprocessor">#define FLASH_SCALE3_LATENCY2_FREQ    60000000U      </span></div>
<div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l08628"></a><span class="lineno"> 8628</span>&#160;}</div>
<div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160; </div>
<div class="line"><a name="l08631"></a><span class="lineno"> 8631</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F401xE_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160; </div>
<div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160; </div>
<div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160; </div>
<div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="acore__armv8mbl_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:196</div></div>
<div class="ttc" id="acore__cm4_8h_html"><div class="ttname"><a href="core__cm4_8h.html">core_cm4.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Core Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:67</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdeci">@ PendSV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:75</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a></div><div class="ttdeci">@ EXTI2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:86</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a></div><div class="ttdeci">@ DMA1_Stream2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:91</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a></div><div class="ttdeci">@ SDIO_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:117</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a></div><div class="ttdeci">@ RTC_WKUP_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:81</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a></div><div class="ttdeci">@ DMA2_Stream0_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:120</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a></div><div class="ttdeci">@ DMA2_Stream6_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:127</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a></div><div class="ttdeci">@ I2C1_ER_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:106</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a></div><div class="ttdeci">@ I2C2_EV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:107</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdeci">@ MemoryManagement_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:70</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a></div><div class="ttdeci">@ TIM4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:104</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdeci">@ TIM2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:102</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a></div><div class="ttdeci">@ DMA2_Stream7_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:128</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdeci">@ USART2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:112</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a></div><div class="ttdeci">@ DMA2_Stream3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:123</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdeci">@ SVCall_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:73</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a></div><div class="ttdeci">@ ADC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:96</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a></div><div class="ttdeci">@ SPI3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:119</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdeci">@ SPI2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:110</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdeci">@ RCC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:83</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a></div><div class="ttdeci">@ I2C2_ER_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:108</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdeci">@ UsageFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:72</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:76</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a></div><div class="ttdeci">@ I2C3_ER_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:131</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a></div><div class="ttdeci">@ I2C3_EV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:130</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdeci">@ BusFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:71</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdeci">@ DebugMonitor_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:74</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdeci">@ FLASH_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:82</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a></div><div class="ttdeci">@ DMA2_Stream5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:126</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdeci">@ WWDG_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:78</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a></div><div class="ttdeci">@ I2C1_EV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:105</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdeci">@ TIM3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:103</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a></div><div class="ttdeci">@ DMA2_Stream1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:121</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a></div><div class="ttdeci">@ DMA1_Stream0_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:89</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a></div><div class="ttdeci">@ EXTI15_10_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:113</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">SPI4_IRQn</a></div><div class="ttdeci">@ SPI4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:133</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a></div><div class="ttdeci">@ TIM1_UP_TIM10_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:99</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a></div><div class="ttdeci">@ EXTI9_5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:97</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a></div><div class="ttdeci">@ DMA1_Stream1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:90</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a></div><div class="ttdeci">@ OTG_FS_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:125</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a></div><div class="ttdeci">@ OTG_FS_WKUP_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:115</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a></div><div class="ttdeci">@ FPU_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:132</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a></div><div class="ttdeci">@ USART6_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:129</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdeci">@ SPI1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:109</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdeci">@ PVD_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:79</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a></div><div class="ttdeci">@ TIM1_TRG_COM_TIM11_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:100</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a></div><div class="ttdeci">@ TIM1_BRK_TIM9_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:98</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdeci">@ EXTI0_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:84</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdeci">@ EXTI4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:88</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a></div><div class="ttdeci">@ DMA2_Stream2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:122</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a></div><div class="ttdeci">@ TAMP_STAMP_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:80</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a></div><div class="ttdeci">@ DMA1_Stream5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:94</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdeci">@ USART1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:111</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdeci">@ EXTI3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:87</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdeci">@ NonMaskableInt_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:69</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdeci">@ EXTI1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:85</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a></div><div class="ttdeci">@ DMA2_Stream4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:124</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a></div><div class="ttdeci">@ TIM5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:118</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a></div><div class="ttdeci">@ DMA1_Stream7_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:116</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a></div><div class="ttdeci">@ DMA1_Stream4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:93</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a></div><div class="ttdeci">@ DMA1_Stream6_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:95</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdeci">@ TIM1_CC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:101</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a></div><div class="ttdeci">@ DMA1_Stream3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:92</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdeci">@ RTC_Alarm_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:114</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:177</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_a6f7399bf70f677ef5de46a3038f414e1"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a6f7399bf70f677ef5de46a3038f414e1">ADC_Common_TypeDef::CDR</a></div><div class="ttdeci">__IO uint32_t CDR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:180</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_ac38e24f600f9e134a54a0c43b976a4f4"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">ADC_Common_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:178</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_aee6d4af7571a1bad2fec9e7b53733277"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:179</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:153</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a0185aa54962ba987f192154fb7a2d673"><div class="ttname"><a href="struct_a_d_c___type_def.html#a0185aa54962ba987f192154fb7a2d673">ADC_TypeDef::SQR1</a></div><div class="ttdeci">__IO uint32_t SQR1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:165</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a1053a65a21af0d27afe1bf9cf7b7aca7"><div class="ttname"><a href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">ADC_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:156</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a297ac2d83a1837bfdc0333474b977de0"><div class="ttname"><a href="struct_a_d_c___type_def.html#a297ac2d83a1837bfdc0333474b977de0">ADC_TypeDef::HTR</a></div><div class="ttdeci">__IO uint32_t HTR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:163</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a40999cd0a255ef62b2340e2726695063"><div class="ttname"><a href="struct_a_d_c___type_def.html#a40999cd0a255ef62b2340e2726695063">ADC_TypeDef::JDR3</a></div><div class="ttdeci">__IO uint32_t JDR3</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:171</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a51dbdba74c4d3559157392109af68fc6"><div class="ttname"><a href="struct_a_d_c___type_def.html#a51dbdba74c4d3559157392109af68fc6">ADC_TypeDef::SQR3</a></div><div class="ttdeci">__IO uint32_t SQR3</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:167</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a5438a76a93ac1bd2526e92ef298dc193"><div class="ttname"><a href="struct_a_d_c___type_def.html#a5438a76a93ac1bd2526e92ef298dc193">ADC_TypeDef::JSQR</a></div><div class="ttdeci">__IO uint32_t JSQR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:168</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a6b6e55e6c667042e5a46a76518b73d5a"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6b6e55e6c667042e5a46a76518b73d5a">ADC_TypeDef::SQR2</a></div><div class="ttdeci">__IO uint32_t SQR2</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:166</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a73009a8122fcc628f467a4e997109347"><div class="ttname"><a href="struct_a_d_c___type_def.html#a73009a8122fcc628f467a4e997109347">ADC_TypeDef::SMPR1</a></div><div class="ttdeci">__IO uint32_t SMPR1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:157</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a84114accead82bd11a0e12a429cdfed9"><div class="ttname"><a href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:173</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a898b87cab4f099bcca981cc4c9318b51"><div class="ttname"><a href="struct_a_d_c___type_def.html#a898b87cab4f099bcca981cc4c9318b51">ADC_TypeDef::JDR2</a></div><div class="ttdeci">__IO uint32_t JDR2</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:170</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a89b1ff4376683dd2896ea8b32ded05b2"><div class="ttname"><a href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">ADC_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:155</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a92f5c1a5aaa8b286317f923482e09d35"><div class="ttname"><a href="struct_a_d_c___type_def.html#a92f5c1a5aaa8b286317f923482e09d35">ADC_TypeDef::JOFR4</a></div><div class="ttdeci">__IO uint32_t JOFR4</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:162</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a9745df96e98f3cdc2d05ccefce681f64"><div class="ttname"><a href="struct_a_d_c___type_def.html#a9745df96e98f3cdc2d05ccefce681f64">ADC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:154</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a9e68fe36c4c8fbbac294b5496ccf7130"><div class="ttname"><a href="struct_a_d_c___type_def.html#a9e68fe36c4c8fbbac294b5496ccf7130">ADC_TypeDef::SMPR2</a></div><div class="ttdeci">__IO uint32_t SMPR2</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:158</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_aa005e656f528aaad28d70d61c9db9b81"><div class="ttname"><a href="struct_a_d_c___type_def.html#aa005e656f528aaad28d70d61c9db9b81">ADC_TypeDef::JOFR1</a></div><div class="ttdeci">__IO uint32_t JOFR1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:159</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_aa20f76044c11042dde41c1060853fb82"><div class="ttname"><a href="struct_a_d_c___type_def.html#aa20f76044c11042dde41c1060853fb82">ADC_TypeDef::JOFR2</a></div><div class="ttdeci">__IO uint32_t JOFR2</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:160</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab4b0a79a9e4a9d5b0a24d7285cf55bdc"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab4b0a79a9e4a9d5b0a24d7285cf55bdc">ADC_TypeDef::JDR1</a></div><div class="ttdeci">__IO uint32_t JDR1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:169</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_abae6e9d688b16ef350878998f5e21c0b"><div class="ttname"><a href="struct_a_d_c___type_def.html#abae6e9d688b16ef350878998f5e21c0b">ADC_TypeDef::JDR4</a></div><div class="ttdeci">__IO uint32_t JDR4</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:172</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ae9c78142f6edf8122384263878d09015"><div class="ttname"><a href="struct_a_d_c___type_def.html#ae9c78142f6edf8122384263878d09015">ADC_TypeDef::JOFR3</a></div><div class="ttdeci">__IO uint32_t JOFR3</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:161</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_afdaf8050fb01739206a92c9ad610f396"><div class="ttname"><a href="struct_a_d_c___type_def.html#afdaf8050fb01739206a92c9ad610f396">ADC_TypeDef::LTR</a></div><div class="ttdeci">__IO uint32_t LTR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:164</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:189</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a50cb22870dbb9001241cec694994e5ef"><div class="ttname"><a href="struct_c_r_c___type_def.html#a50cb22870dbb9001241cec694994e5ef">CRC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:190</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a70dfd1730dba65041550ef55a44db87c"><div class="ttname"><a href="struct_c_r_c___type_def.html#a70dfd1730dba65041550ef55a44db87c">CRC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint8_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:192</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a8b205c6e25b1808ac016db2356b3021d"><div class="ttname"><a href="struct_c_r_c___type_def.html#a8b205c6e25b1808ac016db2356b3021d">CRC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:193</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_ad84e8694cd4b5375ee533c2d875c3b5a"><div class="ttname"><a href="struct_c_r_c___type_def.html#ad84e8694cd4b5375ee533c2d875c3b5a">CRC_TypeDef::IDR</a></div><div class="ttdeci">__IO uint8_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:191</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_af33fa5c173e1c102e6d0242fe60e569f"><div class="ttname"><a href="struct_c_r_c___type_def.html#af33fa5c173e1c102e6d0242fe60e569f">CRC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:194</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:202</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_a011f892d86367dbe786964b14bc515a6"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a011f892d86367dbe786964b14bc515a6">DBGMCU_TypeDef::APB2FZ</a></div><div class="ttdeci">__IO uint32_t APB2FZ</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:206</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_a0cc3561c124d06bb57dfa855e43ed99f"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a0cc3561c124d06bb57dfa855e43ed99f">DBGMCU_TypeDef::IDCODE</a></div><div class="ttdeci">__IO uint32_t IDCODE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:203</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_a15981828f2b915d38570cf6684e99a53"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a15981828f2b915d38570cf6684e99a53">DBGMCU_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:204</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_aac341c7e09cd5224327eeb7d9f122bed"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#aac341c7e09cd5224327eeb7d9f122bed">DBGMCU_TypeDef::APB1FZ</a></div><div class="ttdeci">__IO uint32_t APB1FZ</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:205</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:215</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_a142ca5a1145ba9cf4cfa557655af1c13"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#a142ca5a1145ba9cf4cfa557655af1c13">DMA_Stream_TypeDef::M1AR</a></div><div class="ttdeci">__IO uint32_t M1AR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:220</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_a2cc2a52628182f9e79ab1e49bb78a1eb"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#a2cc2a52628182f9e79ab1e49bb78a1eb">DMA_Stream_TypeDef::NDTR</a></div><div class="ttdeci">__IO uint32_t NDTR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:217</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_a965da718db7d0303bff185d367d96fd6"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#a965da718db7d0303bff185d367d96fd6">DMA_Stream_TypeDef::M0AR</a></div><div class="ttdeci">__IO uint32_t M0AR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:219</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_aad3d78ab35e7af48951be5be53392f9f"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#aad3d78ab35e7af48951be5be53392f9f">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:221</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_adbeac1d47cb85ab52dac71d520273947"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#adbeac1d47cb85ab52dac71d520273947">DMA_Stream_TypeDef::PAR</a></div><div class="ttdeci">__IO uint32_t PAR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:218</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_af893adc5e821b15d813237b2bfe4378b"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#af893adc5e821b15d813237b2bfe4378b">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:216</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:225</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a01a90a5fcd6459e10b81c0ab737dd2e3"><div class="ttname"><a href="struct_d_m_a___type_def.html#a01a90a5fcd6459e10b81c0ab737dd2e3">DMA_TypeDef::HISR</a></div><div class="ttdeci">__IO uint32_t HISR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:227</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a11adb689c874d38b49fa44990323b653"><div class="ttname"><a href="struct_d_m_a___type_def.html#a11adb689c874d38b49fa44990323b653">DMA_TypeDef::LIFCR</a></div><div class="ttdeci">__IO uint32_t LIFCR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:228</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a1e4f50b935bab2520788ae936f2e55c1"><div class="ttname"><a href="struct_d_m_a___type_def.html#a1e4f50b935bab2520788ae936f2e55c1">DMA_TypeDef::HIFCR</a></div><div class="ttdeci">__IO uint32_t HIFCR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:229</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_aacb4a0977d281bc809cb5974e178bc2b"><div class="ttname"><a href="struct_d_m_a___type_def.html#aacb4a0977d281bc809cb5974e178bc2b">DMA_TypeDef::LISR</a></div><div class="ttdeci">__IO uint32_t LISR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:226</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:237</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a133294b87dbe6a01e8d9584338abc39a"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a133294b87dbe6a01e8d9584338abc39a">EXTI_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:243</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a17d061db586d4a5aa646b68495a8e6a4"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a17d061db586d4a5aa646b68495a8e6a4">EXTI_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:238</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a5c1f538e64ee90918cd158b808f5d4de"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a5c1f538e64ee90918cd158b808f5d4de">EXTI_TypeDef::SWIER</a></div><div class="ttdeci">__IO uint32_t SWIER</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:242</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a9c5bff67bf9499933959df7eb91a1bd6"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a9c5bff67bf9499933959df7eb91a1bd6">EXTI_TypeDef::EMR</a></div><div class="ttdeci">__IO uint32_t EMR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:239</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_ac019d211d8c880b327a1b90a06cc0675"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#ac019d211d8c880b327a1b90a06cc0675">EXTI_TypeDef::RTSR</a></div><div class="ttdeci">__IO uint32_t RTSR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:240</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_aee667dc148250bbf37fdc66dc4a9874d"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#aee667dc148250bbf37fdc66dc4a9874d">EXTI_TypeDef::FTSR</a></div><div class="ttdeci">__IO uint32_t FTSR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:241</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:251</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a180354afdf5ff27d04befd794c46156d"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a180354afdf5ff27d04befd794c46156d">FLASH_TypeDef::OPTCR1</a></div><div class="ttdeci">__IO uint32_t OPTCR1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:258</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a52c4943c64904227a559bf6f14ce4de6"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a52c4943c64904227a559bf6f14ce4de6">FLASH_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:255</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a54026c3b5bc2059f1b187acb6c4817ac"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a54026c3b5bc2059f1b187acb6c4817ac">FLASH_TypeDef::OPTCR</a></div><div class="ttdeci">__IO uint32_t OPTCR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:257</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a7919306d0e032a855200420a57f884d7"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a7919306d0e032a855200420a57f884d7">FLASH_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:256</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a793cd13a4636c9785fdb99316f7fd7ab"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a793cd13a4636c9785fdb99316f7fd7ab">FLASH_TypeDef::OPTKEYR</a></div><div class="ttdeci">__IO uint32_t OPTKEYR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:254</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a802e9a26a89b44decd2d32d97f729dd3"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a802e9a26a89b44decd2d32d97f729dd3">FLASH_TypeDef::KEYR</a></div><div class="ttdeci">__IO uint32_t KEYR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:253</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_aaf432a8a8948613f4f66fcace5d2e5fe"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#aaf432a8a8948613f4f66fcace5d2e5fe">FLASH_TypeDef::ACR</a></div><div class="ttdeci">__IO uint32_t ACR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:252</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:266</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a0d233d720f18ae2050f9131fa6faf7c6"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6">GPIO_TypeDef::OSPEEDR</a></div><div class="ttdeci">__IO uint32_t OSPEEDR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:269</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a44ada3bfbe891e2efc1e06bda4c8014e"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a44ada3bfbe891e2efc1e06bda4c8014e">GPIO_TypeDef::PUPDR</a></div><div class="ttdeci">__IO uint32_t PUPDR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:270</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a6fb78f4a978a36032cdeac93ac3c9c8b"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a6fb78f4a978a36032cdeac93ac3c9c8b">GPIO_TypeDef::ODR</a></div><div class="ttdeci">__IO uint32_t ODR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:272</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a910885e4d881c3a459dd11640237107f"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a910885e4d881c3a459dd11640237107f">GPIO_TypeDef::OTYPER</a></div><div class="ttdeci">__IO uint32_t OTYPER</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:268</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a95a59d4b1d52be521f3246028be32f3e"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a95a59d4b1d52be521f3246028be32f3e">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">__IO uint32_t LCKR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:274</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_ac2505d096b6b650f1647b8e0ff8b196b"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#ac2505d096b6b650f1647b8e0ff8b196b">GPIO_TypeDef::MODER</a></div><div class="ttdeci">__IO uint32_t MODER</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:267</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_acd6f21e08912b484c030ca8b18e11cd6"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#acd6f21e08912b484c030ca8b18e11cd6">GPIO_TypeDef::BSRR</a></div><div class="ttdeci">__IO uint32_t BSRR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:273</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_acf11156409414ad8841bb0b62959ee96"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#acf11156409414ad8841bb0b62959ee96">GPIO_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:271</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:296</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a29eb47db03d5ad7e9b399f8895f1768c"><div class="ttname"><a href="struct_i2_c___type_def.html#a29eb47db03d5ad7e9b399f8895f1768c">I2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:298</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a4d81b61d23a54d0d1e28646c3bb9aac5"><div class="ttname"><a href="struct_i2_c___type_def.html#a4d81b61d23a54d0d1e28646c3bb9aac5">I2C_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:304</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a5c1beaa4935359da1c8f0ceb287f90be"><div class="ttname"><a href="struct_i2_c___type_def.html#a5c1beaa4935359da1c8f0ceb287f90be">I2C_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:301</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a639be124227c03bb3f5fe0e7faf84995"><div class="ttname"><a href="struct_i2_c___type_def.html#a639be124227c03bb3f5fe0e7faf84995">I2C_TypeDef::SR1</a></div><div class="ttdeci">__IO uint32_t SR1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:302</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a6b540b18ea0370e3e45f69902343320c"><div class="ttname"><a href="struct_i2_c___type_def.html#a6b540b18ea0370e3e45f69902343320c">I2C_TypeDef::FLTR</a></div><div class="ttdeci">__IO uint32_t FLTR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:306</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a73988a218be320999c74a641b3d6e3c1"><div class="ttname"><a href="struct_i2_c___type_def.html#a73988a218be320999c74a641b3d6e3c1">I2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint32_t OAR2</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:300</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a91782f7b81475b0e3c3779273abd26aa"><div class="ttname"><a href="struct_i2_c___type_def.html#a91782f7b81475b0e3c3779273abd26aa">I2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:297</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a9f1a5aee4a26b2fb30e08f88586c436d"><div class="ttname"><a href="struct_i2_c___type_def.html#a9f1a5aee4a26b2fb30e08f88586c436d">I2C_TypeDef::TRISE</a></div><div class="ttdeci">__IO uint32_t TRISE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:305</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ac509048af4b9ac67c808d584fdbc712e"><div class="ttname"><a href="struct_i2_c___type_def.html#ac509048af4b9ac67c808d584fdbc712e">I2C_TypeDef::SR2</a></div><div class="ttdeci">__IO uint32_t SR2</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:303</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ae8269169fcbdc2ecb580208d99c2f89f"><div class="ttname"><a href="struct_i2_c___type_def.html#ae8269169fcbdc2ecb580208d99c2f89f">I2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint32_t OAR1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:299</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:314</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_a5f2717885ff171e686e0347af9e6b68d"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a5f2717885ff171e686e0347af9e6b68d">IWDG_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:316</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_a63089aaa5f4ad34ee2677ebcdee49cd9"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a63089aaa5f4ad34ee2677ebcdee49cd9">IWDG_TypeDef::KR</a></div><div class="ttdeci">__IO uint32_t KR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:315</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_a9bbfbe921f2acfaf58251849bd0a511c"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a9bbfbe921f2acfaf58251849bd0a511c">IWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:318</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_aa3703eaa40e447dcacc69c0827595532"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#aa3703eaa40e447dcacc69c0827595532">IWDG_TypeDef::RLR</a></div><div class="ttdeci">__IO uint32_t RLR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:317</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:327</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_ae17097e69c88b6c00033d6fb84a8182b"><div class="ttname"><a href="struct_p_w_r___type_def.html#ae17097e69c88b6c00033d6fb84a8182b">PWR_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:329</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_aeb6bcdb2b99d58b9a0ffd86deb606eac"><div class="ttname"><a href="struct_p_w_r___type_def.html#aeb6bcdb2b99d58b9a0ffd86deb606eac">PWR_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:328</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:337</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a05be375db50e8c9dd24fb3bcf42d7cf1"><div class="ttname"><a href="struct_r_c_c___type_def.html#a05be375db50e8c9dd24fb3bcf42d7cf1">RCC_TypeDef::BDCR</a></div><div class="ttdeci">__IO uint32_t BDCR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:363</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a0721b1b729c313211126709559fad371"><div class="ttname"><a href="struct_r_c_c___type_def.html#a0721b1b729c313211126709559fad371">RCC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:340</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a0f009e4bd1777ac1b86ca27e23361a0e"><div class="ttname"><a href="struct_r_c_c___type_def.html#a0f009e4bd1777ac1b86ca27e23361a0e">RCC_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:359</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a1de344446cba3f4dd15c56fbe20eb0dd"><div class="ttname"><a href="struct_r_c_c___type_def.html#a1de344446cba3f4dd15c56fbe20eb0dd">RCC_TypeDef::AHB2LPENR</a></div><div class="ttdeci">__IO uint32_t AHB2LPENR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:357</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a2a7ccb4e23cb05a574f243f6278b7b26"><div class="ttname"><a href="struct_r_c_c___type_def.html#a2a7ccb4e23cb05a574f243f6278b7b26">RCC_TypeDef::PLLCFGR</a></div><div class="ttdeci">__IO uint32_t PLLCFGR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:339</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a343e0230ded55920ff2a04fbde0e5bcd"><div class="ttname"><a href="struct_r_c_c___type_def.html#a343e0230ded55920ff2a04fbde0e5bcd">RCC_TypeDef::AHB2RSTR</a></div><div class="ttdeci">__IO uint32_t AHB2RSTR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:343</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a39a90d838fbd0b8515f03e4a1be6374f"><div class="ttname"><a href="struct_r_c_c___type_def.html#a39a90d838fbd0b8515f03e4a1be6374f">RCC_TypeDef::AHB3RSTR</a></div><div class="ttdeci">__IO uint32_t AHB3RSTR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:344</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a4491ab20a44b70bf7abd247791676a59"><div class="ttname"><a href="struct_r_c_c___type_def.html#a4491ab20a44b70bf7abd247791676a59">RCC_TypeDef::APB2RSTR</a></div><div class="ttdeci">__IO uint32_t APB2RSTR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:347</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a52270ad1423c68cd536f62657bb669f5"><div class="ttname"><a href="struct_r_c_c___type_def.html#a52270ad1423c68cd536f62657bb669f5">RCC_TypeDef::SSCGR</a></div><div class="ttdeci">__IO uint32_t SSCGR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:366</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a5c8e710c40b642dcbf296201a7ecb2da"><div class="ttname"><a href="struct_r_c_c___type_def.html#a5c8e710c40b642dcbf296201a7ecb2da">RCC_TypeDef::APB1LPENR</a></div><div class="ttdeci">__IO uint32_t APB1LPENR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:360</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a600f4d6d592f43edb2fc653c5cba023a"><div class="ttname"><a href="struct_r_c_c___type_def.html#a600f4d6d592f43edb2fc653c5cba023a">RCC_TypeDef::APB1RSTR</a></div><div class="ttdeci">__IO uint32_t APB1RSTR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:346</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a619b4c22f630a269dfd0c331f90f6868"><div class="ttname"><a href="struct_r_c_c___type_def.html#a619b4c22f630a269dfd0c331f90f6868">RCC_TypeDef::APB2ENR</a></div><div class="ttdeci">__IO uint32_t APB2ENR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:354</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a646631532167f3386763a2d10a881a04"><div class="ttname"><a href="struct_r_c_c___type_def.html#a646631532167f3386763a2d10a881a04">RCC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:345</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a7e46c65220f00a6858a5b35b74a37b51"><div class="ttname"><a href="struct_r_c_c___type_def.html#a7e46c65220f00a6858a5b35b74a37b51">RCC_TypeDef::APB2LPENR</a></div><div class="ttdeci">__IO uint32_t APB2LPENR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:361</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a7e913b8bf59d4351e1f3d19387bd05b9"><div class="ttname"><a href="struct_r_c_c___type_def.html#a7e913b8bf59d4351e1f3d19387bd05b9">RCC_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:364</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a877ad70fcd4a215bc8f9bb31fdc8d3d1"><div class="ttname"><a href="struct_r_c_c___type_def.html#a877ad70fcd4a215bc8f9bb31fdc8d3d1">RCC_TypeDef::DCKCFGR</a></div><div class="ttdeci">__IO uint32_t DCKCFGR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:369</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a89d6c21f02196b7f59bcc30c1061dd87"><div class="ttname"><a href="struct_r_c_c___type_def.html#a89d6c21f02196b7f59bcc30c1061dd87">RCC_TypeDef::AHB1LPENR</a></div><div class="ttdeci">__IO uint32_t AHB1LPENR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:356</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a94cb7e7b923ebacab99c967d0f808235"><div class="ttname"><a href="struct_r_c_c___type_def.html#a94cb7e7b923ebacab99c967d0f808235">RCC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:352</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a95edda857c3725bfb410d3a4707edfd8"><div class="ttname"><a href="struct_r_c_c___type_def.html#a95edda857c3725bfb410d3a4707edfd8">RCC_TypeDef::AHB3LPENR</a></div><div class="ttdeci">__IO uint32_t AHB3LPENR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:358</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_abcb9ff48b9afb990283fefad0554b5b3"><div class="ttname"><a href="struct_r_c_c___type_def.html#abcb9ff48b9afb990283fefad0554b5b3">RCC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:338</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ac3beb02dccd9131d6ce55bb29c5fa69f"><div class="ttname"><a href="struct_r_c_c___type_def.html#ac3beb02dccd9131d6ce55bb29c5fa69f">RCC_TypeDef::PLLI2SCFGR</a></div><div class="ttdeci">__IO uint32_t PLLI2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:367</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ad4ea7be562b42e2ae1a84db44121195d"><div class="ttname"><a href="struct_r_c_c___type_def.html#ad4ea7be562b42e2ae1a84db44121195d">RCC_TypeDef::AHB3ENR</a></div><div class="ttdeci">__IO uint32_t AHB3ENR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:351</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ad6abf71a348744aa3f2b7e8b214c1ca4"><div class="ttname"><a href="struct_r_c_c___type_def.html#ad6abf71a348744aa3f2b7e8b214c1ca4">RCC_TypeDef::AHB1RSTR</a></div><div class="ttdeci">__IO uint32_t AHB1RSTR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:342</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_aeadf3a69dd5795db4638f71938704ff0"><div class="ttname"><a href="struct_r_c_c___type_def.html#aeadf3a69dd5795db4638f71938704ff0">RCC_TypeDef::CIR</a></div><div class="ttdeci">__IO uint32_t CIR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:341</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_aec7622ba90341c9faf843d9ee54a759f"><div class="ttname"><a href="struct_r_c_c___type_def.html#aec7622ba90341c9faf843d9ee54a759f">RCC_TypeDef::APB1ENR</a></div><div class="ttdeci">__IO uint32_t APB1ENR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:353</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_af326cb98c318fc08894a8dd79c2c675f"><div class="ttname"><a href="struct_r_c_c___type_def.html#af326cb98c318fc08894a8dd79c2c675f">RCC_TypeDef::AHB2ENR</a></div><div class="ttdeci">__IO uint32_t AHB2ENR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:350</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_af58a7ad868f07f8759eac3e31b6fa79e"><div class="ttname"><a href="struct_r_c_c___type_def.html#af58a7ad868f07f8759eac3e31b6fa79e">RCC_TypeDef::AHB1ENR</a></div><div class="ttdeci">__IO uint32_t AHB1ENR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:349</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:377</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a09936292ef8d82974b55a03a1080534e"><div class="ttname"><a href="struct_r_t_c___type_def.html#a09936292ef8d82974b55a03a1080534e">RTC_TypeDef::RESERVED7</a></div><div class="ttdeci">uint32_t RESERVED7</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:397</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a0e7fca11f1c953270ee0ee6028860add"><div class="ttname"><a href="struct_r_t_c___type_def.html#a0e7fca11f1c953270ee0ee6028860add">RTC_TypeDef::BKP8R</a></div><div class="ttdeci">__IO uint32_t BKP8R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:406</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a0f3a33de81247ec5729e400a1261f917"><div class="ttname"><a href="struct_r_t_c___type_def.html#a0f3a33de81247ec5729e400a1261f917">RTC_TypeDef::BKP5R</a></div><div class="ttdeci">__IO uint32_t BKP5R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:403</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a138903d4681455a660dccbaf3409263d"><div class="ttname"><a href="struct_r_t_c___type_def.html#a138903d4681455a660dccbaf3409263d">RTC_TypeDef::BKP13R</a></div><div class="ttdeci">__IO uint32_t BKP13R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:411</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a171288f82cab2623832de779fb435d74"><div class="ttname"><a href="struct_r_t_c___type_def.html#a171288f82cab2623832de779fb435d74">RTC_TypeDef::BKP18R</a></div><div class="ttdeci">__IO uint32_t BKP18R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:416</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a181ad73082bde7d74010aac16bd373fc"><div class="ttname"><a href="struct_r_t_c___type_def.html#a181ad73082bde7d74010aac16bd373fc">RTC_TypeDef::BKP16R</a></div><div class="ttdeci">__IO uint32_t BKP16R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:414</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a1ddbb2a5eaa54ff43835026dec99ae1c"><div class="ttname"><a href="struct_r_t_c___type_def.html#a1ddbb2a5eaa54ff43835026dec99ae1c">RTC_TypeDef::TSTR</a></div><div class="ttdeci">__IO uint32_t TSTR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:390</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a1e8b4b987496ee1c0c6f16b0a94ea1a1"><div class="ttname"><a href="struct_r_t_c___type_def.html#a1e8b4b987496ee1c0c6f16b0a94ea1a1">RTC_TypeDef::TSSSR</a></div><div class="ttdeci">__IO uint32_t TSSSR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:392</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a2403d29b2bfffb734ebef6642c0d2724"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2403d29b2bfffb734ebef6642c0d2724">RTC_TypeDef::CALIBR</a></div><div class="ttdeci">__IO uint32_t CALIBR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:384</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a249009cd672e7bcd52df1a41de4619e1"><div class="ttname"><a href="struct_r_t_c___type_def.html#a249009cd672e7bcd52df1a41de4619e1">RTC_TypeDef::ALRMBSSR</a></div><div class="ttdeci">__IO uint32_t ALRMBSSR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:396</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a2e8783857f8644a4eb80ebc51e1cba42"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2e8783857f8644a4eb80ebc51e1cba42">RTC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:378</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a498ecce9715c916dd09134fddd0072c0"><div class="ttname"><a href="struct_r_t_c___type_def.html#a498ecce9715c916dd09134fddd0072c0">RTC_TypeDef::TAFCR</a></div><div class="ttdeci">__IO uint32_t TAFCR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:394</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a5439bfca3708c6b8be6a74626f06111f"><div class="ttname"><a href="struct_r_t_c___type_def.html#a5439bfca3708c6b8be6a74626f06111f">RTC_TypeDef::BKP1R</a></div><div class="ttdeci">__IO uint32_t BKP1R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:399</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a5a7b104d80b48b5708b50cdc487d6a78"><div class="ttname"><a href="struct_r_t_c___type_def.html#a5a7b104d80b48b5708b50cdc487d6a78">RTC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:381</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a5f43a11e0873212f598e41db5f2dcf6a"><div class="ttname"><a href="struct_r_t_c___type_def.html#a5f43a11e0873212f598e41db5f2dcf6a">RTC_TypeDef::PRER</a></div><div class="ttdeci">__IO uint32_t PRER</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:382</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a5feba3d5adae3f234b3d172459163c5a"><div class="ttname"><a href="struct_r_t_c___type_def.html#a5feba3d5adae3f234b3d172459163c5a">RTC_TypeDef::BKP10R</a></div><div class="ttdeci">__IO uint32_t BKP10R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:408</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a6082856c9191f5003b6163c0d3afcaff"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6082856c9191f5003b6163c0d3afcaff">RTC_TypeDef::SHIFTR</a></div><div class="ttdeci">__IO uint32_t SHIFTR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:389</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a6131b2f2896c122cf223206e4cfd2bd0"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6131b2f2896c122cf223206e4cfd2bd0">RTC_TypeDef::BKP4R</a></div><div class="ttdeci">__IO uint32_t BKP4R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:402</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a6606b5d249f923aa15ab74b382cbaf7e"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6606b5d249f923aa15ab74b382cbaf7e">RTC_TypeDef::BKP12R</a></div><div class="ttdeci">__IO uint32_t BKP12R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:410</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a731d9209ce40dce6ea61fcc6f818c892"><div class="ttname"><a href="struct_r_t_c___type_def.html#a731d9209ce40dce6ea61fcc6f818c892">RTC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:380</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a766e2071c5826e3a299ae1cd5bbf06f7"><div class="ttname"><a href="struct_r_t_c___type_def.html#a766e2071c5826e3a299ae1cd5bbf06f7">RTC_TypeDef::BKP6R</a></div><div class="ttdeci">__IO uint32_t BKP6R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:404</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a797f43f9cc1858baebd1799be288dff6"><div class="ttname"><a href="struct_r_t_c___type_def.html#a797f43f9cc1858baebd1799be288dff6">RTC_TypeDef::BKP15R</a></div><div class="ttdeci">__IO uint32_t BKP15R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:413</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a8750eae683cb3d382476dc7cdcd92b96"><div class="ttname"><a href="struct_r_t_c___type_def.html#a8750eae683cb3d382476dc7cdcd92b96">RTC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:379</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a8fef38e1e122778601e18f5b757c037a"><div class="ttname"><a href="struct_r_t_c___type_def.html#a8fef38e1e122778601e18f5b757c037a">RTC_TypeDef::BKP11R</a></div><div class="ttdeci">__IO uint32_t BKP11R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:409</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a90a305a8e00b357f28daef5041e5a8b1"><div class="ttname"><a href="struct_r_t_c___type_def.html#a90a305a8e00b357f28daef5041e5a8b1">RTC_TypeDef::BKP17R</a></div><div class="ttdeci">__IO uint32_t BKP17R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:415</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a9816616e1f00955c8982469d0dd9c953"><div class="ttname"><a href="struct_r_t_c___type_def.html#a9816616e1f00955c8982469d0dd9c953">RTC_TypeDef::ALRMBR</a></div><div class="ttdeci">__IO uint32_t ALRMBR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:386</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a9934af6ae6b3f5660204d48ceb2f3192"><div class="ttname"><a href="struct_r_t_c___type_def.html#a9934af6ae6b3f5660204d48ceb2f3192">RTC_TypeDef::BKP7R</a></div><div class="ttdeci">__IO uint32_t BKP7R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:405</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a993f54e8feff9254f795dfd3e000fc55"><div class="ttname"><a href="struct_r_t_c___type_def.html#a993f54e8feff9254f795dfd3e000fc55">RTC_TypeDef::BKP19R</a></div><div class="ttdeci">__IO uint32_t BKP19R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:417</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_aa4633dbcdb5dd41a714020903fd67c82"><div class="ttname"><a href="struct_r_t_c___type_def.html#aa4633dbcdb5dd41a714020903fd67c82">RTC_TypeDef::TSDR</a></div><div class="ttdeci">__IO uint32_t TSDR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:391</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_aa845c401b24d2ef1049f489f26d35626"><div class="ttname"><a href="struct_r_t_c___type_def.html#aa845c401b24d2ef1049f489f26d35626">RTC_TypeDef::BKP2R</a></div><div class="ttdeci">__IO uint32_t BKP2R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:400</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ab32c76ca1f3bd0f0f46d42c2dfa74524"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab32c76ca1f3bd0f0f46d42c2dfa74524">RTC_TypeDef::BKP0R</a></div><div class="ttdeci">__IO uint32_t BKP0R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:398</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_abadf1ac26350bf00575428be6a05708b"><div class="ttname"><a href="struct_r_t_c___type_def.html#abadf1ac26350bf00575428be6a05708b">RTC_TypeDef::BKP9R</a></div><div class="ttdeci">__IO uint32_t BKP9R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:407</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac3802c3b17482a0667fb34ddd1863434"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac3802c3b17482a0667fb34ddd1863434">RTC_TypeDef::BKP3R</a></div><div class="ttdeci">__IO uint32_t BKP3R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:401</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac5b2e3c0dcdcb569f3fe15dfe3794bc1"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac5b2e3c0dcdcb569f3fe15dfe3794bc1">RTC_TypeDef::ALRMASSR</a></div><div class="ttdeci">__IO uint32_t ALRMASSR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:395</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ad54765af56784498a3ae08686b79a1ff"><div class="ttname"><a href="struct_r_t_c___type_def.html#ad54765af56784498a3ae08686b79a1ff">RTC_TypeDef::WPR</a></div><div class="ttdeci">__IO uint32_t WPR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:387</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ad7e54d5c5a4b9fd1e26aca85b1e36c7f"><div class="ttname"><a href="struct_r_t_c___type_def.html#ad7e54d5c5a4b9fd1e26aca85b1e36c7f">RTC_TypeDef::ALRMAR</a></div><div class="ttdeci">__IO uint32_t ALRMAR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:385</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ad93017bb0a778a2aad9cd71211fc770a"><div class="ttname"><a href="struct_r_t_c___type_def.html#ad93017bb0a778a2aad9cd71211fc770a">RTC_TypeDef::WUTR</a></div><div class="ttdeci">__IO uint32_t WUTR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:383</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_adaae50f5c3213014fb9818eaee389676"><div class="ttname"><a href="struct_r_t_c___type_def.html#adaae50f5c3213014fb9818eaee389676">RTC_TypeDef::BKP14R</a></div><div class="ttdeci">__IO uint32_t BKP14R</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:412</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_aea66ea813830c2f3ff207464794397a4"><div class="ttname"><a href="struct_r_t_c___type_def.html#aea66ea813830c2f3ff207464794397a4">RTC_TypeDef::CALR</a></div><div class="ttdeci">__IO uint32_t CALR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:393</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_aefbd38be87117d1fced289bf9c534414"><div class="ttname"><a href="struct_r_t_c___type_def.html#aefbd38be87117d1fced289bf9c534414">RTC_TypeDef::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:388</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html"><div class="ttname"><a href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a></div><div class="ttdoc">SD host Interface.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:425</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a2c4c03d0ead9405bf5b3b3224b36e639"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a2c4c03d0ead9405bf5b3b3224b36e639">SDIO_TypeDef::RESP4</a></div><div class="ttdeci">__IO const uint32_t RESP4</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:434</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a3e24392875e98cd09043e54a0990ab7a"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a3e24392875e98cd09043e54a0990ab7a">SDIO_TypeDef::ARG</a></div><div class="ttdeci">__IO uint32_t ARG</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:428</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a463869ee8a7e62724f284e42d26aff7f"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a463869ee8a7e62724f284e42d26aff7f">SDIO_TypeDef::FIFOCNT</a></div><div class="ttdeci">__IO const uint32_t FIFOCNT</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:443</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a48171dbf6fb65eba02b912209ef29cce"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a48171dbf6fb65eba02b912209ef29cce">SDIO_TypeDef::STA</a></div><div class="ttdeci">__IO const uint32_t STA</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:439</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a51c8a77f72757a2c17d38b61ff13f356"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a51c8a77f72757a2c17d38b61ff13f356">SDIO_TypeDef::RESP3</a></div><div class="ttdeci">__IO const uint32_t RESP3</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:433</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a53f4c92d9a06bfee520718c82f0027b1"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a53f4c92d9a06bfee520718c82f0027b1">SDIO_TypeDef::RESP1</a></div><div class="ttdeci">__IO const uint32_t RESP1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:431</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a5af1984c7c00890598ca74fc85449f9f"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a5af1984c7c00890598ca74fc85449f9f">SDIO_TypeDef::DTIMER</a></div><div class="ttdeci">__IO uint32_t DTIMER</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:435</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a7c156bc55f6d970a846a459d57a9e940"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a7c156bc55f6d970a846a459d57a9e940">SDIO_TypeDef::POWER</a></div><div class="ttdeci">__IO uint32_t POWER</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:426</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a801519a7af801ad43b88007bf4e2e906"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a801519a7af801ad43b88007bf4e2e906">SDIO_TypeDef::DCTRL</a></div><div class="ttdeci">__IO uint32_t DCTRL</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:437</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a9055054e38631b8834a95730a2b1b1b9"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a9055054e38631b8834a95730a2b1b1b9">SDIO_TypeDef::DCOUNT</a></div><div class="ttdeci">__IO const uint32_t DCOUNT</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:438</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a9a08e405ab985c60ff9031025ab37d31"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a9a08e405ab985c60ff9031025ab37d31">SDIO_TypeDef::MASK</a></div><div class="ttdeci">__IO uint32_t MASK</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:441</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_aa98ab507ed05468ca4baccd1731231cd"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#aa98ab507ed05468ca4baccd1731231cd">SDIO_TypeDef::DLEN</a></div><div class="ttdeci">__IO uint32_t DLEN</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:436</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_ab4757027388ea3a0a6f114d7de2ed4cf"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#ab4757027388ea3a0a6f114d7de2ed4cf">SDIO_TypeDef::FIFO</a></div><div class="ttdeci">__IO uint32_t FIFO</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:445</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_abbbdc3174e12dab21123d746d65f345d"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#abbbdc3174e12dab21123d746d65f345d">SDIO_TypeDef::CMD</a></div><div class="ttdeci">__IO uint32_t CMD</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:429</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_ad0076eec3f30c0279c193da7173af543"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#ad0076eec3f30c0279c193da7173af543">SDIO_TypeDef::RESPCMD</a></div><div class="ttdeci">__IO const uint32_t RESPCMD</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:430</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_ae3c052b85cc438d2b3069f99620e5139"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#ae3c052b85cc438d2b3069f99620e5139">SDIO_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:440</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_aeb1e30ce2038628e45264f75e5e926bb"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#aeb1e30ce2038628e45264f75e5e926bb">SDIO_TypeDef::CLKCR</a></div><div class="ttdeci">__IO uint32_t CLKCR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:427</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_af06e60089c11f9402d69a56aa828edda"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#af06e60089c11f9402d69a56aa828edda">SDIO_TypeDef::RESP2</a></div><div class="ttdeci">__IO const uint32_t RESP2</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:432</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:453</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a02ef206dd5bb270e1f17fedd71284422"><div class="ttname"><a href="struct_s_p_i___type_def.html#a02ef206dd5bb270e1f17fedd71284422">SPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:457</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a0b5a7f6383eb478bbcc22a36c5e95ae6"><div class="ttname"><a href="struct_s_p_i___type_def.html#a0b5a7f6383eb478bbcc22a36c5e95ae6">SPI_TypeDef::TXCRCR</a></div><div class="ttdeci">__IO uint32_t TXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:460</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a33f3dd6a505d06fe6c466b63be451891"><div class="ttname"><a href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:456</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a38cb89a872e456e6ecd29b6c71d85600"><div class="ttname"><a href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">SPI_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:455</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a4a1547c0ed26f31108910c35d2876b83"><div class="ttname"><a href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">__IO uint32_t I2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:461</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a609d2a279b1927846a991deb9d0dc0b0"><div class="ttname"><a href="struct_s_p_i___type_def.html#a609d2a279b1927846a991deb9d0dc0b0">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint32_t CRCPR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:458</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a60f1f0e77c52e89cfd738999bee5c9d0"><div class="ttname"><a href="struct_s_p_i___type_def.html#a60f1f0e77c52e89cfd738999bee5c9d0">SPI_TypeDef::RXCRCR</a></div><div class="ttdeci">__IO uint32_t RXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:459</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a6ecd5cb63b85c381bd67dc90dd4f573a"><div class="ttname"><a href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">SPI_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:454</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_aff2f386a2566c722f7962377b495f1a2"><div class="ttname"><a href="struct_s_p_i___type_def.html#aff2f386a2566c722f7962377b495f1a2">SPI_TypeDef::I2SPR</a></div><div class="ttdeci">__IO uint32_t I2SPR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:462</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></div><div class="ttdoc">System configuration controller.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:283</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_a85b9d3df2274b730327b181c402a7bf5"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#a85b9d3df2274b730327b181c402a7bf5">SYSCFG_TypeDef::MEMRMP</a></div><div class="ttdeci">__IO uint32_t MEMRMP</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:284</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_ab5c47c570566cb8ff9d0436c17cc9241"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#ab5c47c570566cb8ff9d0436c17cc9241">SYSCFG_TypeDef::PMC</a></div><div class="ttdeci">__IO uint32_t PMC</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:285</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_ada13497abc6402300570ff5f430a612e"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#ada13497abc6402300570ff5f430a612e">SYSCFG_TypeDef::CMPCR</a></div><div class="ttdeci">__IO uint32_t CMPCR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:288</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:471</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a04248d87f48303fd2267810104a7878d"><div class="ttname"><a href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:477</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a0dd9c06729a5eb6179c6d0d60faca7ed"><div class="ttname"><a href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:485</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a0f2291e7efdf3222689ef13e9be2ea4a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:478</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a137d3523b60951eca1e4130257b2b23d"><div class="ttname"><a href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:489</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a22a33c78ca5bec0e3e8559164a82b8ef"><div class="ttname"><a href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:475</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a4d1171e9a61538424b8ef1f2571986d0"><div class="ttname"><a href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:486</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a5ba381c3f312fdf5e0b4119641b3b0aa"><div class="ttname"><a href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:488</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a67d30593bcb68b98186ebe5bc8dc34b1"><div class="ttname"><a href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:474</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6a42766a6ca3c7fe10a810ebd6b9d627"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:483</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6b1ae85138ed91686bf63699c61ef835"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:473</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6fdd2a7fb88d28670b472aaac0d9d262"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:481</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a7efe9ea8067044cac449ada756ebc2d1"><div class="ttname"><a href="struct_t_i_m___type_def.html#a7efe9ea8067044cac449ada756ebc2d1">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:490</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a9dafc8b03e8497203a8bb395db865328"><div class="ttname"><a href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:472</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_aa8129ca70a2232c91c8cfcaf375249f6"><div class="ttname"><a href="struct_t_i_m___type_def.html#aa8129ca70a2232c91c8cfcaf375249f6">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint32_t CCMR2</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:479</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ac83441bfb8d0287080dcbd945a272a74"><div class="ttname"><a href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:487</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_acb0e8a4efa46dac4a2fb1aa3d45924fd"><div class="ttname"><a href="struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:492</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_acedfc978c879835c05ef1788ad26b2ff"><div class="ttname"><a href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:476</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ad03c852f58077a11e75f8af42fa6d921"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:482</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ad432e2a315abf68e6c295fb4ebc37534"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:484</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ad7271cc1eec9ef16e4ee5401626c0b3b"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:480</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_afb7114ac49dba07ba5d250c507dbf23d"><div class="ttname"><a href="struct_t_i_m___type_def.html#afb7114ac49dba07ba5d250c507dbf23d">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint32_t DMAR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:491</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:500</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a1db25b74d47af33dc4f4fe2177fc5da0"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a1db25b74d47af33dc4f4fe2177fc5da0">USART_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:502</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a6d7dcd3972a162627bc3470cbf992ec4"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:504</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a6ef06ba9d8dc2dc2a0855766369fa7c9"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a6ef06ba9d8dc2dc2a0855766369fa7c9">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:503</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a706005f59139b9ff8ee5755677e12bc7"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a706005f59139b9ff8ee5755677e12bc7">USART_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:501</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_aa7ede2de6204c3fc4bd9fb328801c99a"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:505</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_ae23acff49b4ff96fd29093e80fc7d72e"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#ae23acff49b4ff96fd29093e80fc7d72e">USART_TypeDef::GTPR</a></div><div class="ttdeci">__IO uint32_t GTPR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:507</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_af2991da9a4e1539530cd6b7b327199cc"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:506</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html">USB_OTG_DeviceTypeDef</a></div><div class="ttdoc">USB_OTG_device_Registers.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:549</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a033ac90bbc8ed2442100b2836344ef4e"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a033ac90bbc8ed2442100b2836344ef4e">USB_OTG_DeviceTypeDef::DVBUSDIS</a></div><div class="ttdeci">__IO uint32_t DVBUSDIS</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:560</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a091e9adaacbe0860ac18eb3792e2e3bb"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a091e9adaacbe0860ac18eb3792e2e3bb">USB_OTG_DeviceTypeDef::DCTL</a></div><div class="ttdeci">__IO uint32_t DCTL</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:551</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a203b4c02e7f98d9be696b84f2f118263"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a203b4c02e7f98d9be696b84f2f118263">USB_OTG_DeviceTypeDef::DSTS</a></div><div class="ttdeci">__IO uint32_t DSTS</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:552</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a26dc7ee19b8bd8c82378575cfddface4"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a26dc7ee19b8bd8c82378575cfddface4">USB_OTG_DeviceTypeDef::DAINTMSK</a></div><div class="ttdeci">__IO uint32_t DAINTMSK</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:557</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a3f2fce7767f4fcea1912046f26ebcc72"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a3f2fce7767f4fcea1912046f26ebcc72">USB_OTG_DeviceTypeDef::Reserved20</a></div><div class="ttdeci">uint32_t Reserved20</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:558</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a4356045c881b1f037c3016473e580679"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a4356045c881b1f037c3016473e580679">USB_OTG_DeviceTypeDef::Reserved40</a></div><div class="ttdeci">uint32_t Reserved40</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:566</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a5d28aaa3ea2e4e2246f9ba7025c6a8e7"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a5d28aaa3ea2e4e2246f9ba7025c6a8e7">USB_OTG_DeviceTypeDef::DAINT</a></div><div class="ttdeci">__IO uint32_t DAINT</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:556</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a6dca86482073d69a44c8e0e3a5efe068"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a6dca86482073d69a44c8e0e3a5efe068">USB_OTG_DeviceTypeDef::DIEPEMPMSK</a></div><div class="ttdeci">__IO uint32_t DIEPEMPMSK</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:563</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a6dccbd3d18fe0e4e552aefc9f6f469fa"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a6dccbd3d18fe0e4e552aefc9f6f469fa">USB_OTG_DeviceTypeDef::DINEP1MSK</a></div><div class="ttdeci">__IO uint32_t DINEP1MSK</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:567</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a7d7b3f7c72c92856e77d149c43200709"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a7d7b3f7c72c92856e77d149c43200709">USB_OTG_DeviceTypeDef::Reserved9</a></div><div class="ttdeci">uint32_t Reserved9</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:559</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a81acf064ede336d1e0e1e9a6264f3f2b"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a81acf064ede336d1e0e1e9a6264f3f2b">USB_OTG_DeviceTypeDef::DVBUSPULSE</a></div><div class="ttdeci">__IO uint32_t DVBUSPULSE</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:561</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a881208a5819f6a8bfb1f16a2d7cd05a1"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a881208a5819f6a8bfb1f16a2d7cd05a1">USB_OTG_DeviceTypeDef::DEACHINT</a></div><div class="ttdeci">__IO uint32_t DEACHINT</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:564</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a954d7e94f74e00af915feadd074eb98e"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a954d7e94f74e00af915feadd074eb98e">USB_OTG_DeviceTypeDef::Reserved0C</a></div><div class="ttdeci">uint32_t Reserved0C</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:553</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a98f214f983aa10b4a7adbddcfe086bf6"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a98f214f983aa10b4a7adbddcfe086bf6">USB_OTG_DeviceTypeDef::DIEPMSK</a></div><div class="ttdeci">__IO uint32_t DIEPMSK</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:554</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a9a9dac417f09f6a2d9a4b3110aa99b53"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a9a9dac417f09f6a2d9a4b3110aa99b53">USB_OTG_DeviceTypeDef::DCFG</a></div><div class="ttdeci">__IO uint32_t DCFG</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:550</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_aabe0c08efd8c18aa1f85e4a38a3d2469"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#aabe0c08efd8c18aa1f85e4a38a3d2469">USB_OTG_DeviceTypeDef::DOUTEP1MSK</a></div><div class="ttdeci">__IO uint32_t DOUTEP1MSK</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:569</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_ab10e5be5517065dccac3d098cc1b9894"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#ab10e5be5517065dccac3d098cc1b9894">USB_OTG_DeviceTypeDef::DEACHMSK</a></div><div class="ttdeci">__IO uint32_t DEACHMSK</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:565</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_ae446389c3fb6d62537abe36a0d7e564f"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#ae446389c3fb6d62537abe36a0d7e564f">USB_OTG_DeviceTypeDef::DOEPMSK</a></div><div class="ttdeci">__IO uint32_t DOEPMSK</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:555</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_af0a7a07413a095432031eddc900031cd"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#af0a7a07413a095432031eddc900031cd">USB_OTG_DeviceTypeDef::DTHRCTL</a></div><div class="ttdeci">__IO uint32_t DTHRCTL</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:562</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a></div><div class="ttdoc">USB_OTG_Core_Registers.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:524</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a060364111cf507dfab9bb6503477983a"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a060364111cf507dfab9bb6503477983a">USB_OTG_GlobalTypeDef::GRXSTSP</a></div><div class="ttdeci">__IO uint32_t GRXSTSP</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:533</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a09055525656d2be5adce9471c2590c49"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a09055525656d2be5adce9471c2590c49">USB_OTG_GlobalTypeDef::GOTGINT</a></div><div class="ttdeci">__IO uint32_t GOTGINT</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:526</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a0c0a00511f6c07b8609b54adb14319da"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a0c0a00511f6c07b8609b54adb14319da">USB_OTG_GlobalTypeDef::GINTSTS</a></div><div class="ttdeci">__IO uint32_t GINTSTS</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:530</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a2094f12e3e4d4e6cc45047dedbfd0acd"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a2094f12e3e4d4e6cc45047dedbfd0acd">USB_OTG_GlobalTypeDef::GUSBCFG</a></div><div class="ttdeci">__IO uint32_t GUSBCFG</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:528</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a212059dc4a38136fee7fb358fc74c0d0"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a212059dc4a38136fee7fb358fc74c0d0">USB_OTG_GlobalTypeDef::GAHBCFG</a></div><div class="ttdeci">__IO uint32_t GAHBCFG</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:527</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a42668fa352b82eb13164a99664956271"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a42668fa352b82eb13164a99664956271">USB_OTG_GlobalTypeDef::GINTMSK</a></div><div class="ttdeci">__IO uint32_t GINTMSK</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:531</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a44d3a8825526e6f362da26bbdfb9c71d"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a44d3a8825526e6f362da26bbdfb9c71d">USB_OTG_GlobalTypeDef::GOTGCTL</a></div><div class="ttdeci">__IO uint32_t GOTGCTL</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:525</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a5c67046606b7e64fb03c4ac550156156"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a5c67046606b7e64fb03c4ac550156156">USB_OTG_GlobalTypeDef::CID</a></div><div class="ttdeci">__IO uint32_t CID</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:539</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a75148d8257eaeec482aa99f8b4a8b0fb"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a75148d8257eaeec482aa99f8b4a8b0fb">USB_OTG_GlobalTypeDef::GRSTCTL</a></div><div class="ttdeci">__IO uint32_t GRSTCTL</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:529</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a77b651a1120fc5fb647eaccac6f002c6"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a77b651a1120fc5fb647eaccac6f002c6">USB_OTG_GlobalTypeDef::GRXSTSR</a></div><div class="ttdeci">__IO uint32_t GRXSTSR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:532</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a99c998f37e7a88a26f22defb10a1e83a"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a99c998f37e7a88a26f22defb10a1e83a">USB_OTG_GlobalTypeDef::HNPTXSTS</a></div><div class="ttdeci">__IO uint32_t HNPTXSTS</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:536</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a9f94762e8ec6d3984e2da3f48bae8a7b"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a9f94762e8ec6d3984e2da3f48bae8a7b">USB_OTG_GlobalTypeDef::GCCFG</a></div><div class="ttdeci">__IO uint32_t GCCFG</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:538</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_aa68d26991ddeec06897297c110c11503"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#aa68d26991ddeec06897297c110c11503">USB_OTG_GlobalTypeDef::DIEPTXF0_HNPTXFSIZ</a></div><div class="ttdeci">__IO uint32_t DIEPTXF0_HNPTXFSIZ</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:535</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_ad50445f076f99e6b3d0cfb2643f40fac"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#ad50445f076f99e6b3d0cfb2643f40fac">USB_OTG_GlobalTypeDef::HPTXFSIZ</a></div><div class="ttdeci">__IO uint32_t HPTXFSIZ</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:541</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_ade50afc41de620913eaf1bc66d93cd3a"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#ade50afc41de620913eaf1bc66d93cd3a">USB_OTG_GlobalTypeDef::GRXFSIZ</a></div><div class="ttdeci">__IO uint32_t GRXFSIZ</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:534</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_channel_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html">USB_OTG_HostChannelTypeDef</a></div><div class="ttdoc">USB_OTG_Host_Channel_Specific_Registers.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:619</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_channel_type_def_html_a14cb8c8dbbafdef182c82c0493ca48ab"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html#a14cb8c8dbbafdef182c82c0493ca48ab">USB_OTG_HostChannelTypeDef::HCTSIZ</a></div><div class="ttdeci">__IO uint32_t HCTSIZ</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:624</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_channel_type_def_html_a23b3abb27cf5acff0edc709c90e2e5cb"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html#a23b3abb27cf5acff0edc709c90e2e5cb">USB_OTG_HostChannelTypeDef::HCSPLT</a></div><div class="ttdeci">__IO uint32_t HCSPLT</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:621</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_channel_type_def_html_a4204a2dcbc14fb11d371fc45b9f3170f"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html#a4204a2dcbc14fb11d371fc45b9f3170f">USB_OTG_HostChannelTypeDef::HCDMA</a></div><div class="ttdeci">__IO uint32_t HCDMA</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:625</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_channel_type_def_html_a6735bbd8fbc28f897f1b44df95f52873"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html#a6735bbd8fbc28f897f1b44df95f52873">USB_OTG_HostChannelTypeDef::HCINT</a></div><div class="ttdeci">__IO uint32_t HCINT</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:622</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_channel_type_def_html_a6f1e046a654010fb0da5eec942fb9a8d"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html#a6f1e046a654010fb0da5eec942fb9a8d">USB_OTG_HostChannelTypeDef::HCCHAR</a></div><div class="ttdeci">__IO uint32_t HCCHAR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:620</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_channel_type_def_html_a8edfae19390d323525449d2444e93984"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html#a8edfae19390d323525449d2444e93984">USB_OTG_HostChannelTypeDef::HCINTMSK</a></div><div class="ttdeci">__IO uint32_t HCINTMSK</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:623</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html">USB_OTG_HostTypeDef</a></div><div class="ttdoc">USB_OTG_Host_Mode_Register_Structures.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:605</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_type_def_html_a0d4a262443e6d12c065adcafabf787ee"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#a0d4a262443e6d12c065adcafabf787ee">USB_OTG_HostTypeDef::Reserved40C</a></div><div class="ttdeci">uint32_t Reserved40C</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:609</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_type_def_html_a509fd299e7540892623954ea4dc1313c"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#a509fd299e7540892623954ea4dc1313c">USB_OTG_HostTypeDef::HFIR</a></div><div class="ttdeci">__IO uint32_t HFIR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:607</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_type_def_html_aa4ec75921a9699f77ee14f377e1b86dc"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#aa4ec75921a9699f77ee14f377e1b86dc">USB_OTG_HostTypeDef::HAINTMSK</a></div><div class="ttdeci">__IO uint32_t HAINTMSK</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:612</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_type_def_html_ab44a72e139c005445aac54e866f7750f"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#ab44a72e139c005445aac54e866f7750f">USB_OTG_HostTypeDef::HCFG</a></div><div class="ttdeci">__IO uint32_t HCFG</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:606</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_type_def_html_ab4f17f7ef96cf4933e30b1950925c613"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#ab4f17f7ef96cf4933e30b1950925c613">USB_OTG_HostTypeDef::HFNUM</a></div><div class="ttdeci">__IO uint32_t HFNUM</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:608</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_type_def_html_af095d2e3da9e07f63ed7da99276eaaca"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#af095d2e3da9e07f63ed7da99276eaaca">USB_OTG_HostTypeDef::HPTXSTS</a></div><div class="ttdeci">__IO uint32_t HPTXSTS</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:610</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_type_def_html_af3c15285d6f2efdf4890ea5b27258aca"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#af3c15285d6f2efdf4890ea5b27258aca">USB_OTG_HostTypeDef::HAINT</a></div><div class="ttdeci">__IO uint32_t HAINT</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:611</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___i_n_endpoint_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html">USB_OTG_INEndpointTypeDef</a></div><div class="ttdoc">USB_OTG_IN_Endpoint-Specific_Register.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:576</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a2343fef0358d8713918d26eb93f1fa8b"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a2343fef0358d8713918d26eb93f1fa8b">USB_OTG_INEndpointTypeDef::DTXFSTS</a></div><div class="ttdeci">__IO uint32_t DTXFSTS</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:583</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a30c3ab77aa3174965375dfe1a01bdddb"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a30c3ab77aa3174965375dfe1a01bdddb">USB_OTG_INEndpointTypeDef::Reserved0C</a></div><div class="ttdeci">uint32_t Reserved0C</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:580</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a525d6997cba563967fd7ea22898ed4f6"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a525d6997cba563967fd7ea22898ed4f6">USB_OTG_INEndpointTypeDef::Reserved18</a></div><div class="ttdeci">uint32_t Reserved18</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:584</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a7ae9a62fb2acdc8981930ceb8ba5f100"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a7ae9a62fb2acdc8981930ceb8ba5f100">USB_OTG_INEndpointTypeDef::DIEPCTL</a></div><div class="ttdeci">__IO uint32_t DIEPCTL</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:577</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a8a7731263a0403b02e369ca387dce8e0"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a8a7731263a0403b02e369ca387dce8e0">USB_OTG_INEndpointTypeDef::DIEPDMA</a></div><div class="ttdeci">__IO uint32_t DIEPDMA</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:582</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___i_n_endpoint_type_def_html_ab40b947e437eea142bb6682282b073d6"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#ab40b947e437eea142bb6682282b073d6">USB_OTG_INEndpointTypeDef::Reserved04</a></div><div class="ttdeci">uint32_t Reserved04</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:578</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___i_n_endpoint_type_def_html_aeda9700dcd52e252d7809cabed971bab"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#aeda9700dcd52e252d7809cabed971bab">USB_OTG_INEndpointTypeDef::DIEPTSIZ</a></div><div class="ttdeci">__IO uint32_t DIEPTSIZ</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:581</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___i_n_endpoint_type_def_html_af66b4da67fb3732d6fd4f98dd0e9f824"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#af66b4da67fb3732d6fd4f98dd0e9f824">USB_OTG_INEndpointTypeDef::DIEPINT</a></div><div class="ttdeci">__IO uint32_t DIEPINT</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:579</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html">USB_OTG_OUTEndpointTypeDef</a></div><div class="ttdoc">USB_OTG_OUT_Endpoint-Specific_Registers.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:591</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html_a0b8b826828cba51585aabe9b73074d07"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a0b8b826828cba51585aabe9b73074d07">USB_OTG_OUTEndpointTypeDef::DOEPINT</a></div><div class="ttdeci">__IO uint32_t DOEPINT</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:594</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html_a189d59fa4e34c96ce7eb25c0afd50cd7"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a189d59fa4e34c96ce7eb25c0afd50cd7">USB_OTG_OUTEndpointTypeDef::DOEPDMA</a></div><div class="ttdeci">__IO uint32_t DOEPDMA</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:597</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html_a1d7bc9b546c4dd8ce2fe792945cf7a9d"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a1d7bc9b546c4dd8ce2fe792945cf7a9d">USB_OTG_OUTEndpointTypeDef::Reserved0C</a></div><div class="ttdeci">uint32_t Reserved0C</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:595</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html_a5e4876bb58a4a01eacf675b69f36df26"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a5e4876bb58a4a01eacf675b69f36df26">USB_OTG_OUTEndpointTypeDef::DOEPTSIZ</a></div><div class="ttdeci">__IO uint32_t DOEPTSIZ</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:596</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html_a76533e00218c269a8064cf68c3daf7e9"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a76533e00218c269a8064cf68c3daf7e9">USB_OTG_OUTEndpointTypeDef::Reserved04</a></div><div class="ttdeci">uint32_t Reserved04</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:593</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html_a86a62895d4b90531c30f5a48f404ddea"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a86a62895d4b90531c30f5a48f404ddea">USB_OTG_OUTEndpointTypeDef::DOEPCTL</a></div><div class="ttdeci">__IO uint32_t DOEPCTL</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:592</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:515</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html_a15655cda4854cc794db1f27b3c0bba38"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#a15655cda4854cc794db1f27b3c0bba38">WWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:518</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html_a4caf530d45f7428c9700d9c0057135f8"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#a4caf530d45f7428c9700d9c0057135f8">WWDG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:516</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html_adcd6a7e5d75022e46ce60291f4b8544c"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#adcd6a7e5d75022e46ce60291f4b8544c">WWDG_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition:</b> stm32f401xe.h:517</div></div>
<div class="ttc" id="asystem__stm32f4xx_8h_html"><div class="ttname"><a href="system__stm32f4xx_8h.html">system_stm32f4xx.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Device System Source File for STM32F4xx devices.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_42899c23f6f4f33aaee2e6777daeb72f.html">S5</a></li><li class="navelem"><a class="el" href="dir_5037003aa53320d2928b8f7a9af24b55.html">PMIK</a></li><li class="navelem"><a class="el" href="dir_9704fe18c807de38ee0e2b18590b8511.html">workspace_IDE</a></li><li class="navelem"><a class="el" href="dir_801c068370e043299ed16b88b7587df2.html">12_ST7735</a></li><li class="navelem"><a class="el" href="dir_cf5288ac722b06feb9a5944fe9cda227.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_bebbe9c927d673853570b0fcf4249a50.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_e8e8deb738175c9919b68850970abf33.html">Device</a></li><li class="navelem"><a class="el" href="dir_1fcf70206bf39adb6e107f5d64a331e4.html">ST</a></li><li class="navelem"><a class="el" href="dir_ca98f53f5f8bdc0bd2719d73e40841d2.html">STM32F4xx</a></li><li class="navelem"><a class="el" href="dir_b6327613722ab1f593b62b94e64e310e.html">Include</a></li><li class="navelem"><a class="el" href="stm32f401xe_8h.html">stm32f401xe.h</a></li>
    <li class="footer">Wygenerowano przez <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
