name: assign_in_expr
description: assignment in expression test
should_fail: 0
tags: 11.3.6
files: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-11/11.3.6--assign_in_expr.sv
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line /home/travis/build/SymbiFlow/sv-tests/tests/chapter-11/11.3.6--assign_in_expr.sv:9: syntax error, unexpected ';', expecting '(' or '['
