// Seed: 1568976078
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  assign id_6 = id_8;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1
);
  assign id_3[(1)] = 1;
  logic [7:0] id_4;
  assign id_4[1] = 1;
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
