if {[file exists ~/openlane2/my_script/script_matt.tcl]} {
    source ~/openlane2/my_script/script_matt.tcl
}
Reading OpenROAD database at '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_8/41-openroad-repairantennas/1-diodeinsertion/pipelined_mult.odb'…
Reading library file at '/home/hien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/src/pnr.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net791 has 114 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net792 has 120 pins which may impact routing performance. Consider optimization.

Design:                   pipelined_mult
Die area:                 ( 0 0 ) ( 450000 450000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     15061
Number of terminals:      132
Number of snets:          2
Number of nets:           12084

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 616.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 357052.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 35905.
[INFO DRT-0033] via shape region query size = 7110.
[INFO DRT-0033] met2 shape region query size = 4331.
[INFO DRT-0033] via2 shape region query size = 5688.
[INFO DRT-0033] met3 shape region query size = 4331.
[INFO DRT-0033] via3 shape region query size = 5688.
[INFO DRT-0033] met4 shape region query size = 1620.
[INFO DRT-0033] via4 shape region query size = 162.
[INFO DRT-0033] met5 shape region query size = 198.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2550 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0079]   Complete 600 unique inst patterns.
[INFO DRT-0081]   Complete 610 unique inst patterns.
[INFO DRT-0084]   Complete 5954 groups.
#scanned instances     = 15061
#unique  instances     = 616
#stdCellGenAp          = 19029
#stdCellValidPlanarAp  = 47
#stdCellValidViaAp     = 14474
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 46001
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:36, elapsed time = 00:00:10, memory = 224.27 (MB), peak = 222.91 (MB)

[INFO DRT-0157] Number of guides:     96001

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 65 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 65 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 34444.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 26172.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 13598.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1137.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 370.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 48412 vertical wires in 2 frboxes and 27310 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 5983 vertical wires in 2 frboxes and 9629 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:02, memory = 386.62 (MB), peak = 385.17 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 386.68 (MB), peak = 385.17 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 1086.05 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 924.43 (MB).
    Completing 30% with 1645 violations.
    elapsed time = 00:00:13, memory = 1200.48 (MB).
    Completing 40% with 1645 violations.
    elapsed time = 00:00:20, memory = 1235.45 (MB).
    Completing 50% with 1645 violations.
    elapsed time = 00:00:22, memory = 909.11 (MB).
    Completing 60% with 3436 violations.
    elapsed time = 00:00:24, memory = 1236.19 (MB).
    Completing 70% with 3436 violations.
    elapsed time = 00:00:31, memory = 1245.77 (MB).
    Completing 80% with 5090 violations.
    elapsed time = 00:00:33, memory = 1247.97 (MB).
    Completing 90% with 5090 violations.
    elapsed time = 00:00:43, memory = 1483.34 (MB).
    Completing 100% with 7019 violations.
    elapsed time = 00:00:48, memory = 1132.41 (MB).
[INFO DRT-0199]   Number of violations = 8052.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     10      0      0      0      0      0
Metal Spacing       95      0   1315      0    264     32      2
Min Hole             0      0      4      0      0      0      0
NS Metal             1      0      1      0      0      0      0
Recheck             11      0    686      0    293     18     25
Short                0      0   4884      4    407      0      0
[INFO DRT-0267] cpu time = 00:08:40, elapsed time = 00:00:48, memory = 1418.58 (MB), peak = 1657.19 (MB)
Total wire length = 347228 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 154520 um.
Total wire length on LAYER met2 = 144686 um.
Total wire length on LAYER met3 = 28097 um.
Total wire length on LAYER met4 = 19903 um.
Total wire length on LAYER met5 = 21 um.
Total number of vias = 98337.
Up-via summary (total 98337):

------------------------
 FR_MASTERSLICE        0
            li1    46090
           met1    49234
           met2     2332
           met3      679
           met4        2
------------------------
                   98337


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 8052 violations.
    elapsed time = 00:00:03, memory = 1739.60 (MB).
    Completing 20% with 8052 violations.
    elapsed time = 00:00:08, memory = 1630.00 (MB).
    Completing 30% with 7380 violations.
    elapsed time = 00:00:11, memory = 1848.23 (MB).
    Completing 40% with 7380 violations.
    elapsed time = 00:00:18, memory = 1871.89 (MB).
    Completing 50% with 7380 violations.
    elapsed time = 00:00:22, memory = 1510.49 (MB).
    Completing 60% with 6527 violations.
    elapsed time = 00:00:24, memory = 1833.05 (MB).
    Completing 70% with 6527 violations.
    elapsed time = 00:00:30, memory = 1658.06 (MB).
    Completing 80% with 5791 violations.
    elapsed time = 00:00:33, memory = 1867.68 (MB).
    Completing 90% with 5791 violations.
    elapsed time = 00:00:41, memory = 1910.81 (MB).
    Completing 100% with 4934 violations.
    elapsed time = 00:00:46, memory = 1518.30 (MB).
[INFO DRT-0199]   Number of violations = 4934.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          5      0      0      0      0
Metal Spacing        0    778    204     15      1
Min Hole             0      0      1      0      0
Short                0   3698    226      4      2
[INFO DRT-0267] cpu time = 00:07:53, elapsed time = 00:00:46, memory = 1521.29 (MB), peak = 2064.39 (MB)
Total wire length = 343836 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 152380 um.
Total wire length on LAYER met2 = 143483 um.
Total wire length on LAYER met3 = 28358 um.
Total wire length on LAYER met4 = 19613 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 97684.
Up-via summary (total 97684):

------------------------
 FR_MASTERSLICE        0
            li1    46039
           met1    48610
           met2     2368
           met3      667
           met4        0
------------------------
                   97684


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4934 violations.
    elapsed time = 00:00:02, memory = 2010.20 (MB).
    Completing 20% with 4934 violations.
    elapsed time = 00:00:09, memory = 1714.34 (MB).
    Completing 30% with 4833 violations.
    elapsed time = 00:00:11, memory = 1726.85 (MB).
    Completing 40% with 4833 violations.
    elapsed time = 00:00:18, memory = 1832.84 (MB).
    Completing 50% with 4833 violations.
    elapsed time = 00:00:23, memory = 1521.30 (MB).
    Completing 60% with 4671 violations.
    elapsed time = 00:00:26, memory = 1998.93 (MB).
    Completing 70% with 4671 violations.
    elapsed time = 00:00:32, memory = 1686.73 (MB).
    Completing 80% with 4465 violations.
    elapsed time = 00:00:36, memory = 1729.19 (MB).
    Completing 90% with 4465 violations.
    elapsed time = 00:00:42, memory = 1810.83 (MB).
    Completing 100% with 4284 violations.
    elapsed time = 00:00:47, memory = 1564.50 (MB).
[INFO DRT-0199]   Number of violations = 4284.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          4      0      0      0      0
Metal Spacing        0    618      0    174      1
Min Hole             0      2      0      0      0
Short                0   3292      1    192      0
[INFO DRT-0267] cpu time = 00:08:15, elapsed time = 00:00:47, memory = 1567.50 (MB), peak = 2064.39 (MB)
Total wire length = 343162 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 152343 um.
Total wire length on LAYER met2 = 143059 um.
Total wire length on LAYER met3 = 28143 um.
Total wire length on LAYER met4 = 19616 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 97163.
Up-via summary (total 97163):

------------------------
 FR_MASTERSLICE        0
            li1    46038
           met1    48159
           met2     2319
           met3      647
           met4        0
------------------------
                   97163


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4284 violations.
    elapsed time = 00:00:02, memory = 1877.70 (MB).
    Completing 20% with 4284 violations.
    elapsed time = 00:00:04, memory = 1648.83 (MB).
    Completing 30% with 3337 violations.
    elapsed time = 00:00:11, memory = 1567.50 (MB).
    Completing 40% with 3337 violations.
    elapsed time = 00:00:15, memory = 1822.57 (MB).
    Completing 50% with 3337 violations.
    elapsed time = 00:00:19, memory = 1599.46 (MB).
    Completing 60% with 2586 violations.
    elapsed time = 00:00:20, memory = 1858.85 (MB).
    Completing 70% with 2586 violations.
    elapsed time = 00:00:25, memory = 1678.29 (MB).
    Completing 80% with 1711 violations.
    elapsed time = 00:00:26, memory = 1604.86 (MB).
    Completing 90% with 1711 violations.
    elapsed time = 00:00:31, memory = 2030.82 (MB).
    Completing 100% with 606 violations.
    elapsed time = 00:00:37, memory = 1614.32 (MB).
[INFO DRT-0199]   Number of violations = 606.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0    183     31      2
Short                0    366     23      0
[INFO DRT-0267] cpu time = 00:05:20, elapsed time = 00:00:38, memory = 1588.55 (MB), peak = 2159.11 (MB)
Total wire length = 342052 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 142396 um.
Total wire length on LAYER met2 = 142763 um.
Total wire length on LAYER met3 = 36802 um.
Total wire length on LAYER met4 = 20090 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99294.
Up-via summary (total 99294):

------------------------
 FR_MASTERSLICE        0
            li1    46038
           met1    48444
           met2     4110
           met3      702
           met4        0
------------------------
                   99294


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 606 violations.
    elapsed time = 00:00:00, memory = 1588.55 (MB).
    Completing 20% with 606 violations.
    elapsed time = 00:00:00, memory = 1705.21 (MB).
    Completing 30% with 508 violations.
    elapsed time = 00:00:02, memory = 1588.55 (MB).
    Completing 40% with 508 violations.
    elapsed time = 00:00:02, memory = 1869.79 (MB).
    Completing 50% with 508 violations.
    elapsed time = 00:00:05, memory = 1588.55 (MB).
    Completing 60% with 263 violations.
    elapsed time = 00:00:05, memory = 1588.55 (MB).
    Completing 70% with 263 violations.
    elapsed time = 00:00:06, memory = 1707.83 (MB).
    Completing 80% with 141 violations.
    elapsed time = 00:00:06, memory = 1588.55 (MB).
    Completing 90% with 141 violations.
    elapsed time = 00:00:06, memory = 1588.55 (MB).
    Completing 100% with 31 violations.
    elapsed time = 00:00:12, memory = 1588.55 (MB).
[INFO DRT-0199]   Number of violations = 31.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     12      5
Short                0      5      8
[INFO DRT-0267] cpu time = 00:00:58, elapsed time = 00:00:13, memory = 1588.55 (MB), peak = 2159.11 (MB)
Total wire length = 342035 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 142137 um.
Total wire length on LAYER met2 = 142742 um.
Total wire length on LAYER met3 = 37061 um.
Total wire length on LAYER met4 = 20093 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99299.
Up-via summary (total 99299):

------------------------
 FR_MASTERSLICE        0
            li1    46038
           met1    48412
           met2     4148
           met3      701
           met4        0
------------------------
                   99299


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 31 violations.
    elapsed time = 00:00:00, memory = 1588.55 (MB).
    Completing 20% with 31 violations.
    elapsed time = 00:00:00, memory = 1588.55 (MB).
    Completing 30% with 30 violations.
    elapsed time = 00:00:00, memory = 1588.55 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:00, memory = 1588.55 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:01, memory = 1588.55 (MB).
    Completing 60% with 26 violations.
    elapsed time = 00:00:01, memory = 1588.55 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:01, memory = 1588.55 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:02, memory = 1588.55 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:02, memory = 1588.55 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:08, memory = 1588.55 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1
Metal Spacing        7
Short                4
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:08, memory = 1588.55 (MB), peak = 2159.11 (MB)
Total wire length = 342025 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 142110 um.
Total wire length on LAYER met2 = 142740 um.
Total wire length on LAYER met3 = 37084 um.
Total wire length on LAYER met4 = 20089 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99292.
Up-via summary (total 99292):

------------------------
 FR_MASTERSLICE        0
            li1    46038
           met1    48399
           met2     4153
           met3      702
           met4        0
------------------------
                   99292


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 1588.55 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 1588.55 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 1588.55 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 1588.55 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 1588.55 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 1588.55 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 1588.55 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:00, memory = 1588.55 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:00, memory = 1588.55 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1588.55 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 1588.55 (MB), peak = 2159.11 (MB)
Total wire length = 342028 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 142119 um.
Total wire length on LAYER met2 = 142734 um.
Total wire length on LAYER met3 = 37084 um.
Total wire length on LAYER met4 = 20089 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99296.
Up-via summary (total 99296):

------------------------
 FR_MASTERSLICE        0
            li1    46038
           met1    48403
           met2     4153
           met3      702
           met4        0
------------------------
                   99296


[INFO DRT-0198] Complete detail routing.
Total wire length = 342028 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 142119 um.
Total wire length on LAYER met2 = 142734 um.
Total wire length on LAYER met3 = 37084 um.
Total wire length on LAYER met4 = 20089 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99296.
Up-via summary (total 99296):

------------------------
 FR_MASTERSLICE        0
            li1    46038
           met1    48403
           met2     4153
           met3      702
           met4        0
------------------------
                   99296


[INFO DRT-0267] cpu time = 00:31:36, elapsed time = 00:03:23, memory = 1588.55 (MB), peak = 2159.11 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               314    1178.63
  Tap cell                               2623    3281.90
  Antenna cell                             46     115.11
  Clock buffer                             75    1121.08
  Timing Repair Buffer                   1317   12886.11
  Inverter                                178    1149.85
  Clock inverter                           55     784.50
  Sequential cell                         450    9221.34
  Multi-Input combinational cell        10003   87984.38
  Total                                 15061  117722.91
Writing OpenROAD database to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_8/43-openroad-detailedrouting/pipelined_mult.odb'…
Writing netlist to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_8/43-openroad-detailedrouting/pipelined_mult.nl.v'…
Writing powered netlist to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_8/43-openroad-detailedrouting/pipelined_mult.pnl.v'…
Writing layout to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_8/43-openroad-detailedrouting/pipelined_mult.def'…
Writing timing constraints to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_8/43-openroad-detailedrouting/pipelined_mult.sdc'…
