v 20110115 2
C 47100 45700 1 0 1 nmosEnhancementA.sym
{
T 46500 46200 5 10 0 0 0 6 1
device=NMOS_TRANSISTOR
}
C 48100 45700 1 0 0 nmosEnhancementA.sym
{
T 48700 46200 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
C 48800 46800 1 270 0 vcc-3.sym
N 46600 45700 46600 45200 4
N 48600 45200 48600 45700 4
N 46600 47900 46600 47800 4
N 46600 46900 46600 46500 4
N 46600 46700 47400 46700 4
N 47400 46700 47400 46100 4
N 47100 46100 48100 46100 4
N 48800 46700 48600 46700 4
N 48600 46700 48600 46500 4
L 48600 47800 48600 46700 3 0 0 2 100 100
C 46400 47800 1 270 0 kCurrentSource.sym
{
T 47400 47200 5 10 0 0 270 0 1
device=CURRENT_SOURCE
}
C 46400 47900 1 0 0 voltageSource.sym
C 43100 46800 1 0 0 pmosEnhancementA.sym
{
T 43700 47300 5 10 0 0 0 0 1
device=PMOS_TRANSISTOR
}
C 42100 46800 1 0 1 pmosEnhancementA.sym
{
T 41500 47300 5 10 0 0 0 6 1
device=PMOS_TRANSISTOR
}
C 43400 47900 1 0 0 voltageSource.sym
C 41400 47900 1 0 0 voltageSource.sym
N 41600 47900 41600 47600 4
N 43600 47900 43600 47600 4
N 42100 47200 43100 47200 4
C 41400 46400 1 270 0 kCurrentSource.sym
{
T 42400 45800 5 10 0 0 270 0 1
device=CURRENT_SOURCE
}
N 41600 46800 41600 46400 4
N 41600 46600 42400 46600 4
N 42400 46600 42400 47200 4
C 41800 45200 1 180 0 voltageSource.sym
N 41600 45500 41600 45200 4
L 43600 46600 43600 45500 3 0 0 2 100 100
C 43600 46700 1 270 0 vcc-3.sym
N 43600 46800 43600 46600 4
B 40600 43900 9400 5100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 46800 45200 1 180 0 voltageSource.sym
C 48800 45200 1 180 0 voltageSource.sym
