;redcode
;assert 1
	SPL 0, #-502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, 0
	SUB @6, @52
	SUB @121, 101
	SLT -1, <-20
	SUB @121, 100
	SUB -0, 0
	SLT -1, <-20
	MOV -57, <-20
	SUB @127, 806
	SUB @127, 806
	SLT 121, 10
	CMP -7, <-520
	SLT 121, 1
	SLT 270, 61
	SLT 270, 1
	CMP -7, <-420
	SUB @127, <106
	JMP 12, #10
	CMP -7, <-420
	SUB @127, <106
	JMZ <121, 106
	CMP -7, <-420
	SUB 12, @10
	MOV #-90, 119
	MOV -7, <-20
	SUB @127, <106
	SUB 0, @42
	MOV -7, <-20
	SUB @127, <106
	MOV -7, <-20
	SUB @127, 100
	SUB @121, 100
	SUB 0, @42
	SUB 0, @42
	SUB 0, @42
	JMZ @101, <309
	MOV -57, <-20
	MOV -57, <-20
	ADD 270, 1
	ADD 270, 1
	SPL <100, 90
	MOV -1, <-20
	SLT #900, 199
	ADD 270, 1
	SPL 0, #-502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
