****************************************
Report : power
        -significant_digits 2
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 00:38:18 2025
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 138 nets, 0 global routed, 2 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.911913 ohm/um, via_r = 1.815407 ohm/cut, c = 0.149268 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.841574 ohm/um, via_r = 1.815407 ohm/cut, c = 0.149938 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Mode: mode1
Corner: cornerFF
Scenario: scenarioFF
Voltage: 1.32
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 1.88e+04 nW ( 72.5%)
  Net Switching Power    = 7.12e+03 nW ( 27.5%)
Total Dynamic Power      = 2.59e+04 nW (100.0%)

Cell Leakage Power       = 1.06e+04 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               7.58e+00               7.58e+00    (  0.0%)         
clock_network             1.44e+04               3.53e+03               3.09e+02               1.82e+04    ( 49.9%)        i
register                  2.01e+03               7.46e+02               3.62e+03               6.38e+03    ( 17.5%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             2.37e+03               2.85e+03               6.66e+03               1.19e+04    ( 32.6%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.88e+04 nW            7.12e+03 nW            1.06e+04 nW            3.65e+04 nW
Mode: mode1
Corner: cornerSS
Scenario: scenarioSS
Voltage: 1.08
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 1.09e+04 nW ( 69.6%)
  Net Switching Power    = 4.78e+03 nW ( 30.4%)
Total Dynamic Power      = 1.57e+04 nW (100.0%)

Cell Leakage Power       = 1.15e+02 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               4.26e-01               4.26e-01    (  0.0%)         
clock_network             8.48e+03               2.40e+03               4.10e+00               1.09e+04    ( 68.8%)        i
register                  1.17e+03               4.90e+02               4.07e+01               1.70e+03    ( 10.8%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             1.29e+03               1.89e+03               7.00e+01               3.24e+03    ( 20.5%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.09e+04 nW            4.78e+03 nW            1.15e+02 nW            1.58e+04 nW
1
