$comment
	File created using the following command:
		vcd file FlipFlopD_Demo.msim.vcd -direction
$end
$date
	Mon Apr  8 21:36:12 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2023.3
$end
$timescale
	1ps
$end

$scope module flipflopd_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " D $end
$var wire 1 # Q $end
$var wire 1 $ reset $end
$var wire 1 % set $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_clk $end
$var wire 1 0 ww_D $end
$var wire 1 1 ww_Q $end
$var wire 1 2 ww_set $end
$var wire 1 3 ww_reset $end
$var wire 1 4 \Q~output_o\ $end
$var wire 1 5 \clk~input_o\ $end
$var wire 1 6 \D~input_o\ $end
$var wire 1 7 \set~input_o\ $end
$var wire 1 8 \reset~input_o\ $end
$var wire 1 9 \Q~0_combout\ $end
$var wire 1 : \Q~reg0_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
10
01
02
03
04
05
16
07
08
19
0:
$end
#40000
1!
0"
1/
00
06
15
1:
09
14
11
1#
#80000
0!
1"
0/
10
16
05
19
#120000
1!
0"
1/
00
06
15
09
#160000
0!
0/
05
#200000
1!
1/
15
0:
04
01
0#
#240000
0!
0/
05
#280000
1!
1"
1/
10
16
15
19
#320000
0!
0"
0/
00
06
05
09
#360000
1!
1"
1/
10
16
15
19
#400000
0!
0"
1$
0/
00
13
18
06
05
09
#440000
1!
1"
1/
10
16
15
#480000
0!
0"
0/
00
06
05
#520000
1!
1"
1/
10
16
15
#560000
0!
0/
05
#600000
1!
1/
15
#640000
0!
0"
0/
00
06
05
#680000
1!
1/
15
#700000
1%
12
17
#720000
0!
0/
05
#760000
1!
1"
1/
10
16
15
#800000
0!
0"
0$
0/
00
03
08
06
05
19
#840000
1!
1"
1/
10
16
15
1:
14
11
1#
#880000
0!
0/
05
#900000
0%
02
07
#920000
1!
0"
1/
00
06
15
09
#960000
0!
0/
05
#1000000
