<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_ipwreg.h source code [netbsd/sys/dev/pci/if_ipwreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ipw_bd,ipw_cmd,ipw_configuration,ipw_firmware_hdr,ipw_hdr,ipw_node,ipw_scan_options,ipw_security,ipw_status,ipw_wep_key,ipw_wpa_ie "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_ipwreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_ipwreg.h.html'>if_ipwreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_ipwreg.h,v 1.6 2007/12/25 18:33:40 perry Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2004, 2005</i></td></tr>
<tr><th id="5">5</th><td><i> *      Damien Bergamini &lt;damien.bergamini@free.fr&gt;. All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice unmodified, this list of conditions, and the following</i></td></tr>
<tr><th id="12">12</th><td><i> *    disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="15">15</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="18">18</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="19">19</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="20">20</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="21">21</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="22">22</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="23">23</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="24">24</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="25">25</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="26">26</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="27">27</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="28">28</th><td><i> */</i></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/IPW_NTBD" data-ref="_M/IPW_NTBD">IPW_NTBD</dfn>	128</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/IPW_TBD_SZ" data-ref="_M/IPW_TBD_SZ">IPW_TBD_SZ</dfn>	(IPW_NTBD * sizeof (struct ipw_bd))</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/IPW_NDATA" data-ref="_M/IPW_NDATA">IPW_NDATA</dfn>	(IPW_NTBD / 2)</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/IPW_HDR_SZ" data-ref="_M/IPW_HDR_SZ">IPW_HDR_SZ</dfn>	(IPW_NDATA * sizeof (struct ipw_soft_hdr))</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/IPW_NRBD" data-ref="_M/IPW_NRBD">IPW_NRBD</dfn>	128</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/IPW_RBD_SZ" data-ref="_M/IPW_RBD_SZ">IPW_RBD_SZ</dfn>	(IPW_NRBD * sizeof (struct ipw_bd))</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/IPW_STATUS_SZ" data-ref="_M/IPW_STATUS_SZ">IPW_STATUS_SZ</dfn>	(IPW_NRBD * sizeof (struct ipw_status))</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_INTR" data-ref="_M/IPW_CSR_INTR">IPW_CSR_INTR</dfn>		0x0008</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_INTR_MASK" data-ref="_M/IPW_CSR_INTR_MASK">IPW_CSR_INTR_MASK</dfn>	0x000c</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_INDIRECT_ADDR" data-ref="_M/IPW_CSR_INDIRECT_ADDR">IPW_CSR_INDIRECT_ADDR</dfn>	0x0010</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_INDIRECT_DATA" data-ref="_M/IPW_CSR_INDIRECT_DATA">IPW_CSR_INDIRECT_DATA</dfn>	0x0014</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_AUTOINC_ADDR" data-ref="_M/IPW_CSR_AUTOINC_ADDR">IPW_CSR_AUTOINC_ADDR</dfn>	0x0018</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_AUTOINC_DATA" data-ref="_M/IPW_CSR_AUTOINC_DATA">IPW_CSR_AUTOINC_DATA</dfn>	0x001c</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_RST" data-ref="_M/IPW_CSR_RST">IPW_CSR_RST</dfn>		0x0020</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_CTL" data-ref="_M/IPW_CSR_CTL">IPW_CSR_CTL</dfn>		0x0024</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_IO" data-ref="_M/IPW_CSR_IO">IPW_CSR_IO</dfn>		0x0030</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_TX_BASE" data-ref="_M/IPW_CSR_TX_BASE">IPW_CSR_TX_BASE</dfn>		0x0200</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_TX_SIZE" data-ref="_M/IPW_CSR_TX_SIZE">IPW_CSR_TX_SIZE</dfn>		0x0204</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_RX_BASE" data-ref="_M/IPW_CSR_RX_BASE">IPW_CSR_RX_BASE</dfn>		0x0240</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_STATUS_BASE" data-ref="_M/IPW_CSR_STATUS_BASE">IPW_CSR_STATUS_BASE</dfn>	0x0244</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_RX_SIZE" data-ref="_M/IPW_CSR_RX_SIZE">IPW_CSR_RX_SIZE</dfn>		0x0248</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_TX_READ" data-ref="_M/IPW_CSR_TX_READ">IPW_CSR_TX_READ</dfn>		0x0280</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_RX_READ" data-ref="_M/IPW_CSR_RX_READ">IPW_CSR_RX_READ</dfn>		0x02a0</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_TABLE1_BASE" data-ref="_M/IPW_CSR_TABLE1_BASE">IPW_CSR_TABLE1_BASE</dfn>	0x0380</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_TABLE2_BASE" data-ref="_M/IPW_CSR_TABLE2_BASE">IPW_CSR_TABLE2_BASE</dfn>	0x0384</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_TX_WRITE" data-ref="_M/IPW_CSR_TX_WRITE">IPW_CSR_TX_WRITE</dfn>	0x0f80</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/IPW_CSR_RX_WRITE" data-ref="_M/IPW_CSR_RX_WRITE">IPW_CSR_RX_WRITE</dfn>	0x0fa0</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/* possible flags for register IPW_CSR_INTR */</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/IPW_INTR_TX_TRANSFER" data-ref="_M/IPW_INTR_TX_TRANSFER">IPW_INTR_TX_TRANSFER</dfn>	0x00000001</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/IPW_INTR_RX_TRANSFER" data-ref="_M/IPW_INTR_RX_TRANSFER">IPW_INTR_RX_TRANSFER</dfn>	0x00000002</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/IPW_INTR_STATUS_CHANGE" data-ref="_M/IPW_INTR_STATUS_CHANGE">IPW_INTR_STATUS_CHANGE</dfn>	0x00000010</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/IPW_INTR_COMMAND_DONE" data-ref="_M/IPW_INTR_COMMAND_DONE">IPW_INTR_COMMAND_DONE</dfn>	0x00010000</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/IPW_INTR_FW_INIT_DONE" data-ref="_M/IPW_INTR_FW_INIT_DONE">IPW_INTR_FW_INIT_DONE</dfn>	0x01000000</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/IPW_INTR_FATAL_ERROR" data-ref="_M/IPW_INTR_FATAL_ERROR">IPW_INTR_FATAL_ERROR</dfn>	0x40000000</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/IPW_INTR_PARITY_ERROR" data-ref="_M/IPW_INTR_PARITY_ERROR">IPW_INTR_PARITY_ERROR</dfn>	0x80000000</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/IPW_INTR_MASK" data-ref="_M/IPW_INTR_MASK">IPW_INTR_MASK</dfn>							\</u></td></tr>
<tr><th id="69">69</th><td><u>	(IPW_INTR_TX_TRANSFER | IPW_INTR_RX_TRANSFER |			\</u></td></tr>
<tr><th id="70">70</th><td><u>	 IPW_INTR_STATUS_CHANGE | IPW_INTR_COMMAND_DONE |		\</u></td></tr>
<tr><th id="71">71</th><td><u>	 IPW_INTR_FW_INIT_DONE | IPW_INTR_FATAL_ERROR |			\</u></td></tr>
<tr><th id="72">72</th><td><u>	 IPW_INTR_PARITY_ERROR)</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>/* possible flags for register IPW_CSR_RST */</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/IPW_RST_PRINCETON_RESET" data-ref="_M/IPW_RST_PRINCETON_RESET">IPW_RST_PRINCETON_RESET</dfn>	0x00000001</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/IPW_RST_SW_RESET" data-ref="_M/IPW_RST_SW_RESET">IPW_RST_SW_RESET</dfn>	0x00000080</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/IPW_RST_MASTER_DISABLED" data-ref="_M/IPW_RST_MASTER_DISABLED">IPW_RST_MASTER_DISABLED</dfn>	0x00000100</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/IPW_RST_STOP_MASTER" data-ref="_M/IPW_RST_STOP_MASTER">IPW_RST_STOP_MASTER</dfn>	0x00000200</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i>/* possible flags for register IPW_CSR_CTL */</i></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/IPW_CTL_CLOCK_READY" data-ref="_M/IPW_CTL_CLOCK_READY">IPW_CTL_CLOCK_READY</dfn>	0x00000001</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/IPW_CTL_ALLOW_STANDBY" data-ref="_M/IPW_CTL_ALLOW_STANDBY">IPW_CTL_ALLOW_STANDBY</dfn>	0x00000002</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/IPW_CTL_INIT" data-ref="_M/IPW_CTL_INIT">IPW_CTL_INIT</dfn>		0x00000004</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><i>/* possible flags for register IPW_CSR_IO */</i></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/IPW_IO_GPIO1_ENABLE" data-ref="_M/IPW_IO_GPIO1_ENABLE">IPW_IO_GPIO1_ENABLE</dfn>	0x00000008</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/IPW_IO_GPIO1_MASK" data-ref="_M/IPW_IO_GPIO1_MASK">IPW_IO_GPIO1_MASK</dfn>	0x0000000c</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/IPW_IO_GPIO3_MASK" data-ref="_M/IPW_IO_GPIO3_MASK">IPW_IO_GPIO3_MASK</dfn>	0x000000c0</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/IPW_IO_LED_OFF" data-ref="_M/IPW_IO_LED_OFF">IPW_IO_LED_OFF</dfn>		0x00002000</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/IPW_IO_RADIO_DISABLED" data-ref="_M/IPW_IO_RADIO_DISABLED">IPW_IO_RADIO_DISABLED</dfn>	0x00010000</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/IPW_STATE_ASSOCIATED" data-ref="_M/IPW_STATE_ASSOCIATED">IPW_STATE_ASSOCIATED</dfn>		0x0004</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/IPW_STATE_ASSOCIATION_LOST" data-ref="_M/IPW_STATE_ASSOCIATION_LOST">IPW_STATE_ASSOCIATION_LOST</dfn>	0x0008</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/IPW_STATE_SCAN_COMPLETE" data-ref="_M/IPW_STATE_SCAN_COMPLETE">IPW_STATE_SCAN_COMPLETE</dfn>		0x0020</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/IPW_STATE_RADIO_DISABLED" data-ref="_M/IPW_STATE_RADIO_DISABLED">IPW_STATE_RADIO_DISABLED</dfn>	0x0100</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/IPW_STATE_DISABLED" data-ref="_M/IPW_STATE_DISABLED">IPW_STATE_DISABLED</dfn>		0x0200</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/IPW_STATE_SCANNING" data-ref="_M/IPW_STATE_SCANNING">IPW_STATE_SCANNING</dfn>		0x0800</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>/* table1 offsets */</i></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/IPW_INFO_LOCK" data-ref="_M/IPW_INFO_LOCK">IPW_INFO_LOCK</dfn>			480</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/IPW_INFO_APS_CNT" data-ref="_M/IPW_INFO_APS_CNT">IPW_INFO_APS_CNT</dfn>		604</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/IPW_INFO_APS_BASE" data-ref="_M/IPW_INFO_APS_BASE">IPW_INFO_APS_BASE</dfn>		608</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/IPW_INFO_CARD_DISABLED" data-ref="_M/IPW_INFO_CARD_DISABLED">IPW_INFO_CARD_DISABLED</dfn>		628</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/IPW_INFO_CURRENT_CHANNEL" data-ref="_M/IPW_INFO_CURRENT_CHANNEL">IPW_INFO_CURRENT_CHANNEL</dfn>	756</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/IPW_INFO_CURRENT_TX_RATE" data-ref="_M/IPW_INFO_CURRENT_TX_RATE">IPW_INFO_CURRENT_TX_RATE</dfn>	768</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/IPW_INFO_EEPROM_ADDRESS" data-ref="_M/IPW_INFO_EEPROM_ADDRESS">IPW_INFO_EEPROM_ADDRESS</dfn>		816</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><i>/* table2 offsets */</i></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/IPW_INFO_CURRENT_SSID" data-ref="_M/IPW_INFO_CURRENT_SSID">IPW_INFO_CURRENT_SSID</dfn>	48</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/IPW_INFO_CURRENT_BSSID" data-ref="_M/IPW_INFO_CURRENT_BSSID">IPW_INFO_CURRENT_BSSID</dfn>	112</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i>/* supported rates */</i></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/IPW_RATE_DS1" data-ref="_M/IPW_RATE_DS1">IPW_RATE_DS1</dfn>	1</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/IPW_RATE_DS2" data-ref="_M/IPW_RATE_DS2">IPW_RATE_DS2</dfn>	2</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/IPW_RATE_DS5" data-ref="_M/IPW_RATE_DS5">IPW_RATE_DS5</dfn>	4</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/IPW_RATE_DS11" data-ref="_M/IPW_RATE_DS11">IPW_RATE_DS11</dfn>	8</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><i>/* firmware binary image header */</i></td></tr>
<tr><th id="120">120</th><td><b>struct</b> <dfn class="type def" id="ipw_firmware_hdr" title='ipw_firmware_hdr' data-ref="ipw_firmware_hdr" data-ref-filename="ipw_firmware_hdr">ipw_firmware_hdr</dfn> {</td></tr>
<tr><th id="121">121</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_firmware_hdr::version" title='ipw_firmware_hdr::version' data-ref="ipw_firmware_hdr::version" data-ref-filename="ipw_firmware_hdr..version">version</dfn>;</td></tr>
<tr><th id="122">122</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_firmware_hdr::main_size" title='ipw_firmware_hdr::main_size' data-ref="ipw_firmware_hdr::main_size" data-ref-filename="ipw_firmware_hdr..main_size">main_size</dfn>;	<i>/* firmware size */</i></td></tr>
<tr><th id="123">123</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_firmware_hdr::ucode_size" title='ipw_firmware_hdr::ucode_size' data-ref="ipw_firmware_hdr::ucode_size" data-ref-filename="ipw_firmware_hdr..ucode_size">ucode_size</dfn>;	<i>/* microcode size */</i></td></tr>
<tr><th id="124">124</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><i>/* buffer descriptor */</i></td></tr>
<tr><th id="127">127</th><td><b>struct</b> <dfn class="type def" id="ipw_bd" title='ipw_bd' data-ref="ipw_bd" data-ref-filename="ipw_bd">ipw_bd</dfn> {</td></tr>
<tr><th id="128">128</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_bd::physaddr" title='ipw_bd::physaddr' data-ref="ipw_bd::physaddr" data-ref-filename="ipw_bd..physaddr">physaddr</dfn>;</td></tr>
<tr><th id="129">129</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_bd::len" title='ipw_bd::len' data-ref="ipw_bd::len" data-ref-filename="ipw_bd..len">len</dfn>;</td></tr>
<tr><th id="130">130</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_bd::flags" title='ipw_bd::flags' data-ref="ipw_bd::flags" data-ref-filename="ipw_bd..flags">flags</dfn>;</td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/IPW_BD_FLAG_TX_FRAME_802_3" data-ref="_M/IPW_BD_FLAG_TX_FRAME_802_3">IPW_BD_FLAG_TX_FRAME_802_3</dfn>		0x00</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/IPW_BD_FLAG_TX_NOT_LAST_FRAGMENT" data-ref="_M/IPW_BD_FLAG_TX_NOT_LAST_FRAGMENT">IPW_BD_FLAG_TX_NOT_LAST_FRAGMENT</dfn>	0x01</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/IPW_BD_FLAG_TX_FRAME_COMMAND" data-ref="_M/IPW_BD_FLAG_TX_FRAME_COMMAND">IPW_BD_FLAG_TX_FRAME_COMMAND</dfn>		0x02</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/IPW_BD_FLAG_TX_FRAME_802_11" data-ref="_M/IPW_BD_FLAG_TX_FRAME_802_11">IPW_BD_FLAG_TX_FRAME_802_11</dfn>		0x04</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/IPW_BD_FLAG_TX_LAST_FRAGMENT" data-ref="_M/IPW_BD_FLAG_TX_LAST_FRAGMENT">IPW_BD_FLAG_TX_LAST_FRAGMENT</dfn>		0x08</u></td></tr>
<tr><th id="136">136</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_bd::nfrag" title='ipw_bd::nfrag' data-ref="ipw_bd::nfrag" data-ref-filename="ipw_bd..nfrag">nfrag</dfn>;	<i>/* number of fragments */</i></td></tr>
<tr><th id="137">137</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_bd::reserved" title='ipw_bd::reserved' data-ref="ipw_bd::reserved" data-ref-filename="ipw_bd..reserved">reserved</dfn>[<var>6</var>];</td></tr>
<tr><th id="138">138</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><i>/* status */</i></td></tr>
<tr><th id="141">141</th><td><b>struct</b> <dfn class="type def" id="ipw_status" title='ipw_status' data-ref="ipw_status" data-ref-filename="ipw_status">ipw_status</dfn> {</td></tr>
<tr><th id="142">142</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_status::len" title='ipw_status::len' data-ref="ipw_status::len" data-ref-filename="ipw_status..len">len</dfn>;</td></tr>
<tr><th id="143">143</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="ipw_status::code" title='ipw_status::code' data-ref="ipw_status::code" data-ref-filename="ipw_status..code">code</dfn>;</td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/IPW_STATUS_CODE_COMMAND" data-ref="_M/IPW_STATUS_CODE_COMMAND">IPW_STATUS_CODE_COMMAND</dfn>		0</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/IPW_STATUS_CODE_NEWSTATE" data-ref="_M/IPW_STATUS_CODE_NEWSTATE">IPW_STATUS_CODE_NEWSTATE</dfn>	1</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/IPW_STATUS_CODE_DATA_802_11" data-ref="_M/IPW_STATUS_CODE_DATA_802_11">IPW_STATUS_CODE_DATA_802_11</dfn>	2</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/IPW_STATUS_CODE_DATA_802_3" data-ref="_M/IPW_STATUS_CODE_DATA_802_3">IPW_STATUS_CODE_DATA_802_3</dfn>	3</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/IPW_STATUS_CODE_NOTIFICATION" data-ref="_M/IPW_STATUS_CODE_NOTIFICATION">IPW_STATUS_CODE_NOTIFICATION</dfn>	4</u></td></tr>
<tr><th id="149">149</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_status::flags" title='ipw_status::flags' data-ref="ipw_status::flags" data-ref-filename="ipw_status..flags">flags</dfn>;</td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/IPW_STATUS_FLAG_DECRYPTED" data-ref="_M/IPW_STATUS_FLAG_DECRYPTED">IPW_STATUS_FLAG_DECRYPTED</dfn>	0x01</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/IPW_STATUS_FLAG_WEP_ENCRYPTED" data-ref="_M/IPW_STATUS_FLAG_WEP_ENCRYPTED">IPW_STATUS_FLAG_WEP_ENCRYPTED</dfn>	0x02</u></td></tr>
<tr><th id="152">152</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_status::rssi" title='ipw_status::rssi' data-ref="ipw_status::rssi" data-ref-filename="ipw_status..rssi">rssi</dfn>;	<i>/* received signal strength indicator */</i></td></tr>
<tr><th id="153">153</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><i>/* data header */</i></td></tr>
<tr><th id="156">156</th><td><b>struct</b> <dfn class="type def" id="ipw_hdr" title='ipw_hdr' data-ref="ipw_hdr" data-ref-filename="ipw_hdr">ipw_hdr</dfn> {</td></tr>
<tr><th id="157">157</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_hdr::type" title='ipw_hdr::type' data-ref="ipw_hdr::type" data-ref-filename="ipw_hdr..type">type</dfn>;</td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/IPW_HDR_TYPE_SEND" data-ref="_M/IPW_HDR_TYPE_SEND">IPW_HDR_TYPE_SEND</dfn>	33</u></td></tr>
<tr><th id="159">159</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_hdr::subtype" title='ipw_hdr::subtype' data-ref="ipw_hdr::subtype" data-ref-filename="ipw_hdr..subtype">subtype</dfn>;</td></tr>
<tr><th id="160">160</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_hdr::encrypted" title='ipw_hdr::encrypted' data-ref="ipw_hdr::encrypted" data-ref-filename="ipw_hdr..encrypted">encrypted</dfn>;</td></tr>
<tr><th id="161">161</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_hdr::encrypt" title='ipw_hdr::encrypt' data-ref="ipw_hdr::encrypt" data-ref-filename="ipw_hdr..encrypt">encrypt</dfn>;</td></tr>
<tr><th id="162">162</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_hdr::keyidx" title='ipw_hdr::keyidx' data-ref="ipw_hdr::keyidx" data-ref-filename="ipw_hdr..keyidx">keyidx</dfn>;</td></tr>
<tr><th id="163">163</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_hdr::keysz" title='ipw_hdr::keysz' data-ref="ipw_hdr::keysz" data-ref-filename="ipw_hdr..keysz">keysz</dfn>;</td></tr>
<tr><th id="164">164</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_hdr::key" title='ipw_hdr::key' data-ref="ipw_hdr::key" data-ref-filename="ipw_hdr..key">key</dfn>[<a class="macro" href="../../net80211/ieee80211_crypto.h.html#41" title="16" data-ref="_M/IEEE80211_KEYBUF_SIZE">IEEE80211_KEYBUF_SIZE</a>];</td></tr>
<tr><th id="165">165</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_hdr::reserved" title='ipw_hdr::reserved' data-ref="ipw_hdr::reserved" data-ref-filename="ipw_hdr..reserved">reserved</dfn>[<var>10</var>];</td></tr>
<tr><th id="166">166</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_hdr::src_addr" title='ipw_hdr::src_addr' data-ref="ipw_hdr::src_addr" data-ref-filename="ipw_hdr..src_addr">src_addr</dfn>[<a class="macro" href="../../net80211/ieee80211.h.html#42" title="6" data-ref="_M/IEEE80211_ADDR_LEN">IEEE80211_ADDR_LEN</a>];</td></tr>
<tr><th id="167">167</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_hdr::dst_addr" title='ipw_hdr::dst_addr' data-ref="ipw_hdr::dst_addr" data-ref-filename="ipw_hdr..dst_addr">dst_addr</dfn>[<a class="macro" href="../../net80211/ieee80211.h.html#42" title="6" data-ref="_M/IEEE80211_ADDR_LEN">IEEE80211_ADDR_LEN</a>];</td></tr>
<tr><th id="168">168</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="ipw_hdr::fragmentsz" title='ipw_hdr::fragmentsz' data-ref="ipw_hdr::fragmentsz" data-ref-filename="ipw_hdr..fragmentsz">fragmentsz</dfn>;</td></tr>
<tr><th id="169">169</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><i>/* command */</i></td></tr>
<tr><th id="172">172</th><td><b>struct</b> <dfn class="type def" id="ipw_cmd" title='ipw_cmd' data-ref="ipw_cmd" data-ref-filename="ipw_cmd">ipw_cmd</dfn> {</td></tr>
<tr><th id="173">173</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_cmd::type" title='ipw_cmd::type' data-ref="ipw_cmd::type" data-ref-filename="ipw_cmd..type">type</dfn>;</td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_ENABLE" data-ref="_M/IPW_CMD_ENABLE">IPW_CMD_ENABLE</dfn>				2</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_CONFIGURATION" data-ref="_M/IPW_CMD_SET_CONFIGURATION">IPW_CMD_SET_CONFIGURATION</dfn>		6</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_ESSID" data-ref="_M/IPW_CMD_SET_ESSID">IPW_CMD_SET_ESSID</dfn>			8</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_MANDATORY_BSSID" data-ref="_M/IPW_CMD_SET_MANDATORY_BSSID">IPW_CMD_SET_MANDATORY_BSSID</dfn>		9</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_MAC_ADDRESS" data-ref="_M/IPW_CMD_SET_MAC_ADDRESS">IPW_CMD_SET_MAC_ADDRESS</dfn>			11</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_MODE" data-ref="_M/IPW_CMD_SET_MODE">IPW_CMD_SET_MODE</dfn>			12</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_CHANNEL" data-ref="_M/IPW_CMD_SET_CHANNEL">IPW_CMD_SET_CHANNEL</dfn>			14</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_RTS_THRESHOLD" data-ref="_M/IPW_CMD_SET_RTS_THRESHOLD">IPW_CMD_SET_RTS_THRESHOLD</dfn>		15</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_FRAG_THRESHOLD" data-ref="_M/IPW_CMD_SET_FRAG_THRESHOLD">IPW_CMD_SET_FRAG_THRESHOLD</dfn>		16</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_POWER_MODE" data-ref="_M/IPW_CMD_SET_POWER_MODE">IPW_CMD_SET_POWER_MODE</dfn>			17</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_TX_RATES" data-ref="_M/IPW_CMD_SET_TX_RATES">IPW_CMD_SET_TX_RATES</dfn>			18</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_BASIC_TX_RATES" data-ref="_M/IPW_CMD_SET_BASIC_TX_RATES">IPW_CMD_SET_BASIC_TX_RATES</dfn>		19</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_WEP_KEY" data-ref="_M/IPW_CMD_SET_WEP_KEY">IPW_CMD_SET_WEP_KEY</dfn>			20</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_WEP_KEY_INDEX" data-ref="_M/IPW_CMD_SET_WEP_KEY_INDEX">IPW_CMD_SET_WEP_KEY_INDEX</dfn>		25</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_WEP_FLAGS" data-ref="_M/IPW_CMD_SET_WEP_FLAGS">IPW_CMD_SET_WEP_FLAGS</dfn>			26</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_ADD_MULTICAST" data-ref="_M/IPW_CMD_ADD_MULTICAST">IPW_CMD_ADD_MULTICAST</dfn>			27</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_BEACON_INTERVAL" data-ref="_M/IPW_CMD_SET_BEACON_INTERVAL">IPW_CMD_SET_BEACON_INTERVAL</dfn>		29</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_TX_POWER_INDEX" data-ref="_M/IPW_CMD_SET_TX_POWER_INDEX">IPW_CMD_SET_TX_POWER_INDEX</dfn>		36</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_BROADCAST_SCAN" data-ref="_M/IPW_CMD_BROADCAST_SCAN">IPW_CMD_BROADCAST_SCAN</dfn>			43</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_DISABLE" data-ref="_M/IPW_CMD_DISABLE">IPW_CMD_DISABLE</dfn>				44</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_DESIRED_BSSID" data-ref="_M/IPW_CMD_SET_DESIRED_BSSID">IPW_CMD_SET_DESIRED_BSSID</dfn>		45</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_SCAN_OPTIONS" data-ref="_M/IPW_CMD_SET_SCAN_OPTIONS">IPW_CMD_SET_SCAN_OPTIONS</dfn>		46</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_PREPARE_POWER_DOWN" data-ref="_M/IPW_CMD_PREPARE_POWER_DOWN">IPW_CMD_PREPARE_POWER_DOWN</dfn>		58</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_DISABLE_PHY" data-ref="_M/IPW_CMD_DISABLE_PHY">IPW_CMD_DISABLE_PHY</dfn>			61</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_SECURITY_INFORMATION" data-ref="_M/IPW_CMD_SET_SECURITY_INFORMATION">IPW_CMD_SET_SECURITY_INFORMATION</dfn>	67</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/IPW_CMD_SET_WPA_IE" data-ref="_M/IPW_CMD_SET_WPA_IE">IPW_CMD_SET_WPA_IE</dfn>			69</u></td></tr>
<tr><th id="200">200</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_cmd::subtype" title='ipw_cmd::subtype' data-ref="ipw_cmd::subtype" data-ref-filename="ipw_cmd..subtype">subtype</dfn>;</td></tr>
<tr><th id="201">201</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_cmd::seq" title='ipw_cmd::seq' data-ref="ipw_cmd::seq" data-ref-filename="ipw_cmd..seq">seq</dfn>;</td></tr>
<tr><th id="202">202</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_cmd::len" title='ipw_cmd::len' data-ref="ipw_cmd::len" data-ref-filename="ipw_cmd..len">len</dfn>;</td></tr>
<tr><th id="203">203</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_cmd::data" title='ipw_cmd::data' data-ref="ipw_cmd::data" data-ref-filename="ipw_cmd..data">data</dfn>[<var>400</var>];</td></tr>
<tr><th id="204">204</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_cmd::status" title='ipw_cmd::status' data-ref="ipw_cmd::status" data-ref-filename="ipw_cmd..status">status</dfn>;</td></tr>
<tr><th id="205">205</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_cmd::reserved" title='ipw_cmd::reserved' data-ref="ipw_cmd::reserved" data-ref-filename="ipw_cmd..reserved">reserved</dfn>[<var>68</var>];</td></tr>
<tr><th id="206">206</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i>/* possible values for command IPW_CMD_SET_POWER_MODE */</i></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/IPW_POWER_MODE_CAM" data-ref="_M/IPW_POWER_MODE_CAM">IPW_POWER_MODE_CAM</dfn>	0</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/IPW_POWER_AUTOMATIC" data-ref="_M/IPW_POWER_AUTOMATIC">IPW_POWER_AUTOMATIC</dfn>	6</u></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><i>/* possible values for command IPW_CMD_SET_MODE */</i></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/IPW_MODE_BSS" data-ref="_M/IPW_MODE_BSS">IPW_MODE_BSS</dfn>		0</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/IPW_MODE_IBSS" data-ref="_M/IPW_MODE_IBSS">IPW_MODE_IBSS</dfn>		1</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/IPW_MODE_MONITOR" data-ref="_M/IPW_MODE_MONITOR">IPW_MODE_MONITOR</dfn>	2</u></td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><i>/* possible flags for command IPW_CMD_SET_WEP_FLAGS */</i></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/IPW_WEPON" data-ref="_M/IPW_WEPON">IPW_WEPON</dfn>	0x8</u></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><i>/* structure for command IPW_CMD_SET_WEP_KEY */</i></td></tr>
<tr><th id="221">221</th><td><b>struct</b> <dfn class="type def" id="ipw_wep_key" title='ipw_wep_key' data-ref="ipw_wep_key" data-ref-filename="ipw_wep_key">ipw_wep_key</dfn> {</td></tr>
<tr><th id="222">222</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_wep_key::idx" title='ipw_wep_key::idx' data-ref="ipw_wep_key::idx" data-ref-filename="ipw_wep_key..idx">idx</dfn>;</td></tr>
<tr><th id="223">223</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_wep_key::len" title='ipw_wep_key::len' data-ref="ipw_wep_key::len" data-ref-filename="ipw_wep_key..len">len</dfn>;</td></tr>
<tr><th id="224">224</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_wep_key::key" title='ipw_wep_key::key' data-ref="ipw_wep_key::key" data-ref-filename="ipw_wep_key..key">key</dfn>[<var>13</var>];</td></tr>
<tr><th id="225">225</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><i>/* structure for command IPW_CMD_SET_SECURITY_INFORMATION */</i></td></tr>
<tr><th id="228">228</th><td><b>struct</b> <dfn class="type def" id="ipw_security" title='ipw_security' data-ref="ipw_security" data-ref-filename="ipw_security">ipw_security</dfn> {</td></tr>
<tr><th id="229">229</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_security::ciphers" title='ipw_security::ciphers' data-ref="ipw_security::ciphers" data-ref-filename="ipw_security..ciphers">ciphers</dfn>;</td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/IPW_CIPHER_NONE" data-ref="_M/IPW_CIPHER_NONE">IPW_CIPHER_NONE</dfn>		0x00000001</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/IPW_CIPHER_WEP40" data-ref="_M/IPW_CIPHER_WEP40">IPW_CIPHER_WEP40</dfn>	0x00000002</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/IPW_CIPHER_TKIP" data-ref="_M/IPW_CIPHER_TKIP">IPW_CIPHER_TKIP</dfn>		0x00000004</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/IPW_CIPHER_CCMP" data-ref="_M/IPW_CIPHER_CCMP">IPW_CIPHER_CCMP</dfn>		0x00000010</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/IPW_CIPHER_WEP104" data-ref="_M/IPW_CIPHER_WEP104">IPW_CIPHER_WEP104</dfn>	0x00000020</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/IPW_CIPHER_CKIP" data-ref="_M/IPW_CIPHER_CKIP">IPW_CIPHER_CKIP</dfn>		0x00000040</u></td></tr>
<tr><th id="236">236</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="ipw_security::reserved1" title='ipw_security::reserved1' data-ref="ipw_security::reserved1" data-ref-filename="ipw_security..reserved1">reserved1</dfn>;</td></tr>
<tr><th id="237">237</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_security::authmode" title='ipw_security::authmode' data-ref="ipw_security::authmode" data-ref-filename="ipw_security..authmode">authmode</dfn>;</td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/IPW_AUTH_OPEN" data-ref="_M/IPW_AUTH_OPEN">IPW_AUTH_OPEN</dfn>	0</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/IPW_AUTH_SHARED" data-ref="_M/IPW_AUTH_SHARED">IPW_AUTH_SHARED</dfn>	1</u></td></tr>
<tr><th id="240">240</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="ipw_security::reserved2" title='ipw_security::reserved2' data-ref="ipw_security::reserved2" data-ref-filename="ipw_security..reserved2">reserved2</dfn>;</td></tr>
<tr><th id="241">241</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><i>/* structure for command IPW_CMD_SET_SCAN_OPTIONS */</i></td></tr>
<tr><th id="244">244</th><td><b>struct</b> <dfn class="type def" id="ipw_scan_options" title='ipw_scan_options' data-ref="ipw_scan_options" data-ref-filename="ipw_scan_options">ipw_scan_options</dfn> {</td></tr>
<tr><th id="245">245</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_scan_options::flags" title='ipw_scan_options::flags' data-ref="ipw_scan_options::flags" data-ref-filename="ipw_scan_options..flags">flags</dfn>;</td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/IPW_SCAN_DO_NOT_ASSOCIATE" data-ref="_M/IPW_SCAN_DO_NOT_ASSOCIATE">IPW_SCAN_DO_NOT_ASSOCIATE</dfn>	0x00000001</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/IPW_SCAN_PASSIVE" data-ref="_M/IPW_SCAN_PASSIVE">IPW_SCAN_PASSIVE</dfn>		0x00000008</u></td></tr>
<tr><th id="248">248</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_scan_options::channels" title='ipw_scan_options::channels' data-ref="ipw_scan_options::channels" data-ref-filename="ipw_scan_options..channels">channels</dfn>;</td></tr>
<tr><th id="249">249</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><i>/* structure for command IPW_CMD_SET_CONFIGURATION */</i></td></tr>
<tr><th id="252">252</th><td><b>struct</b> <dfn class="type def" id="ipw_configuration" title='ipw_configuration' data-ref="ipw_configuration" data-ref-filename="ipw_configuration">ipw_configuration</dfn> {</td></tr>
<tr><th id="253">253</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_configuration::flags" title='ipw_configuration::flags' data-ref="ipw_configuration::flags" data-ref-filename="ipw_configuration..flags">flags</dfn>;</td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/IPW_CFG_PROMISCUOUS" data-ref="_M/IPW_CFG_PROMISCUOUS">IPW_CFG_PROMISCUOUS</dfn>	0x00000004</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/IPW_CFG_PREAMBLE_AUTO" data-ref="_M/IPW_CFG_PREAMBLE_AUTO">IPW_CFG_PREAMBLE_AUTO</dfn>	0x00000010</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/IPW_CFG_IBSS_AUTO_START" data-ref="_M/IPW_CFG_IBSS_AUTO_START">IPW_CFG_IBSS_AUTO_START</dfn>	0x00000020</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/IPW_CFG_802_1x_ENABLE" data-ref="_M/IPW_CFG_802_1x_ENABLE">IPW_CFG_802_1x_ENABLE</dfn>	0x00004000</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/IPW_CFG_BSS_MASK" data-ref="_M/IPW_CFG_BSS_MASK">IPW_CFG_BSS_MASK</dfn>	0x00008000</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/IPW_CFG_IBSS_MASK" data-ref="_M/IPW_CFG_IBSS_MASK">IPW_CFG_IBSS_MASK</dfn>	0x00010000</u></td></tr>
<tr><th id="260">260</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_configuration::bss_chan" title='ipw_configuration::bss_chan' data-ref="ipw_configuration::bss_chan" data-ref-filename="ipw_configuration..bss_chan">bss_chan</dfn>;</td></tr>
<tr><th id="261">261</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_configuration::ibss_chan" title='ipw_configuration::ibss_chan' data-ref="ipw_configuration::ibss_chan" data-ref-filename="ipw_configuration..ibss_chan">ibss_chan</dfn>;</td></tr>
<tr><th id="262">262</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i>/* structure for command IPW_CMD_SET_WPA_IE */</i></td></tr>
<tr><th id="265">265</th><td><b>struct</b> <dfn class="type def" id="ipw_wpa_ie" title='ipw_wpa_ie' data-ref="ipw_wpa_ie" data-ref-filename="ipw_wpa_ie">ipw_wpa_ie</dfn> {</td></tr>
<tr><th id="266">266</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="ipw_wpa_ie::mask" title='ipw_wpa_ie::mask' data-ref="ipw_wpa_ie::mask" data-ref-filename="ipw_wpa_ie..mask">mask</dfn>;</td></tr>
<tr><th id="267">267</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="ipw_wpa_ie::capinfo" title='ipw_wpa_ie::capinfo' data-ref="ipw_wpa_ie::capinfo" data-ref-filename="ipw_wpa_ie..capinfo">capinfo</dfn>;</td></tr>
<tr><th id="268">268</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="ipw_wpa_ie::lintval" title='ipw_wpa_ie::lintval' data-ref="ipw_wpa_ie::lintval" data-ref-filename="ipw_wpa_ie..lintval">lintval</dfn>;</td></tr>
<tr><th id="269">269</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_wpa_ie::bssid" title='ipw_wpa_ie::bssid' data-ref="ipw_wpa_ie::bssid" data-ref-filename="ipw_wpa_ie..bssid">bssid</dfn>[<a class="macro" href="../../net80211/ieee80211.h.html#42" title="6" data-ref="_M/IEEE80211_ADDR_LEN">IEEE80211_ADDR_LEN</a>];</td></tr>
<tr><th id="270">270</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_wpa_ie::len" title='ipw_wpa_ie::len' data-ref="ipw_wpa_ie::len" data-ref-filename="ipw_wpa_ie..len">len</dfn>;</td></tr>
<tr><th id="271">271</th><td>	<b>struct</b> <a class="type" href="../../net80211/ieee80211.h.html#ieee80211_ie_wpa" title='ieee80211_ie_wpa' data-ref="ieee80211_ie_wpa" data-ref-filename="ieee80211_ie_wpa">ieee80211_ie_wpa</a>	<dfn class="decl field" id="ipw_wpa_ie::ie" title='ipw_wpa_ie::ie' data-ref="ipw_wpa_ie::ie" data-ref-filename="ipw_wpa_ie..ie">ie</dfn>;</td></tr>
<tr><th id="272">272</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><i>/* element in AP table */</i></td></tr>
<tr><th id="275">275</th><td><b>struct</b> <dfn class="type def" id="ipw_node" title='ipw_node' data-ref="ipw_node" data-ref-filename="ipw_node">ipw_node</dfn> {</td></tr>
<tr><th id="276">276</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="ipw_node::reserved1" title='ipw_node::reserved1' data-ref="ipw_node::reserved1" data-ref-filename="ipw_node..reserved1">reserved1</dfn>[<var>2</var>];</td></tr>
<tr><th id="277">277</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_node::bssid" title='ipw_node::bssid' data-ref="ipw_node::bssid" data-ref-filename="ipw_node..bssid">bssid</dfn>[<a class="macro" href="../../net80211/ieee80211.h.html#42" title="6" data-ref="_M/IEEE80211_ADDR_LEN">IEEE80211_ADDR_LEN</a>];</td></tr>
<tr><th id="278">278</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_node::chan" title='ipw_node::chan' data-ref="ipw_node::chan" data-ref-filename="ipw_node..chan">chan</dfn>;</td></tr>
<tr><th id="279">279</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_node::rates" title='ipw_node::rates' data-ref="ipw_node::rates" data-ref-filename="ipw_node..rates">rates</dfn>;</td></tr>
<tr><th id="280">280</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="ipw_node::reserved2" title='ipw_node::reserved2' data-ref="ipw_node::reserved2" data-ref-filename="ipw_node..reserved2">reserved2</dfn>;</td></tr>
<tr><th id="281">281</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="ipw_node::capinfo" title='ipw_node::capinfo' data-ref="ipw_node::capinfo" data-ref-filename="ipw_node..capinfo">capinfo</dfn>;</td></tr>
<tr><th id="282">282</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="ipw_node::reserved3" title='ipw_node::reserved3' data-ref="ipw_node::reserved3" data-ref-filename="ipw_node..reserved3">reserved3</dfn>;</td></tr>
<tr><th id="283">283</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="ipw_node::intval" title='ipw_node::intval' data-ref="ipw_node::intval" data-ref-filename="ipw_node..intval">intval</dfn>;</td></tr>
<tr><th id="284">284</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_node::reserved4" title='ipw_node::reserved4' data-ref="ipw_node::reserved4" data-ref-filename="ipw_node..reserved4">reserved4</dfn>[<var>28</var>];</td></tr>
<tr><th id="285">285</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_node::essid" title='ipw_node::essid' data-ref="ipw_node::essid" data-ref-filename="ipw_node..essid">essid</dfn>[<a class="macro" href="../../net80211/ieee80211.h.html#200" title="32" data-ref="_M/IEEE80211_NWID_LEN">IEEE80211_NWID_LEN</a>];</td></tr>
<tr><th id="286">286</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="ipw_node::reserved5" title='ipw_node::reserved5' data-ref="ipw_node::reserved5" data-ref-filename="ipw_node..reserved5">reserved5</dfn>;</td></tr>
<tr><th id="287">287</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_node::esslen" title='ipw_node::esslen' data-ref="ipw_node::esslen" data-ref-filename="ipw_node..esslen">esslen</dfn>;</td></tr>
<tr><th id="288">288</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_node::reserved6" title='ipw_node::reserved6' data-ref="ipw_node::reserved6" data-ref-filename="ipw_node..reserved6">reserved6</dfn>[<var>7</var>];</td></tr>
<tr><th id="289">289</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="ipw_node::rssi" title='ipw_node::rssi' data-ref="ipw_node::rssi" data-ref-filename="ipw_node..rssi">rssi</dfn>;</td></tr>
<tr><th id="290">290</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><i>/* EEPROM = Electrically Erasable Programmable Read-Only Memory */</i></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/IPW_MEM_EEPROM_CTL" data-ref="_M/IPW_MEM_EEPROM_CTL">IPW_MEM_EEPROM_CTL</dfn>	0x00300040</u></td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/IPW_EEPROM_RADIO" data-ref="_M/IPW_EEPROM_RADIO">IPW_EEPROM_RADIO</dfn>	0x11</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/IPW_EEPROM_MAC" data-ref="_M/IPW_EEPROM_MAC">IPW_EEPROM_MAC</dfn>		0x21</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/IPW_EEPROM_CHANNEL_LIST" data-ref="_M/IPW_EEPROM_CHANNEL_LIST">IPW_EEPROM_CHANNEL_LIST</dfn>	0x37</u></td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/IPW_EEPROM_DELAY" data-ref="_M/IPW_EEPROM_DELAY">IPW_EEPROM_DELAY</dfn>	1	/* minimum hold time (microsecond) */</u></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/IPW_EEPROM_C" data-ref="_M/IPW_EEPROM_C">IPW_EEPROM_C</dfn>	(1 &lt;&lt; 0)	/* Serial Clock */</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/IPW_EEPROM_S" data-ref="_M/IPW_EEPROM_S">IPW_EEPROM_S</dfn>	(1 &lt;&lt; 1)	/* Chip Select */</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/IPW_EEPROM_D" data-ref="_M/IPW_EEPROM_D">IPW_EEPROM_D</dfn>	(1 &lt;&lt; 2)	/* Serial data input */</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/IPW_EEPROM_Q" data-ref="_M/IPW_EEPROM_Q">IPW_EEPROM_Q</dfn>	(1 &lt;&lt; 4)	/* Serial data output */</u></td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/IPW_EEPROM_SHIFT_D" data-ref="_M/IPW_EEPROM_SHIFT_D">IPW_EEPROM_SHIFT_D</dfn>	2</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/IPW_EEPROM_SHIFT_Q" data-ref="_M/IPW_EEPROM_SHIFT_Q">IPW_EEPROM_SHIFT_Q</dfn>	4</u></td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><i>/*</i></td></tr>
<tr><th id="311">311</th><td><i> * control and status registers access macros</i></td></tr>
<tr><th id="312">312</th><td><i> */</i></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/CSR_READ_1" data-ref="_M/CSR_READ_1">CSR_READ_1</dfn>(sc, reg)						\</u></td></tr>
<tr><th id="314">314</th><td><u>	bus_space_read_1((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (reg))</u></td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/CSR_READ_2" data-ref="_M/CSR_READ_2">CSR_READ_2</dfn>(sc, reg)						\</u></td></tr>
<tr><th id="317">317</th><td><u>	bus_space_read_2((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (reg))</u></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/CSR_READ_4" data-ref="_M/CSR_READ_4">CSR_READ_4</dfn>(sc, reg)						\</u></td></tr>
<tr><th id="320">320</th><td><u>	bus_space_read_4((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (reg))</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/CSR_WRITE_1" data-ref="_M/CSR_WRITE_1">CSR_WRITE_1</dfn>(sc, reg, val)					\</u></td></tr>
<tr><th id="323">323</th><td><u>	bus_space_write_1((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (reg), (val))</u></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/CSR_WRITE_2" data-ref="_M/CSR_WRITE_2">CSR_WRITE_2</dfn>(sc, reg, val)					\</u></td></tr>
<tr><th id="326">326</th><td><u>	bus_space_write_2((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (reg), (val))</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/CSR_WRITE_4" data-ref="_M/CSR_WRITE_4">CSR_WRITE_4</dfn>(sc, reg, val)					\</u></td></tr>
<tr><th id="329">329</th><td><u>	bus_space_write_4((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (reg), (val))</u></td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/CSR_WRITE_MULTI_1" data-ref="_M/CSR_WRITE_MULTI_1">CSR_WRITE_MULTI_1</dfn>(sc, reg, buf, len)				\</u></td></tr>
<tr><th id="332">332</th><td><u>	bus_space_write_multi_1((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (reg), 	\</u></td></tr>
<tr><th id="333">333</th><td><u>	    (buf), (len))</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><i>/*</i></td></tr>
<tr><th id="336">336</th><td><i> * indirect memory space access macros</i></td></tr>
<tr><th id="337">337</th><td><i> */</i></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/MEM_WRITE_1" data-ref="_M/MEM_WRITE_1">MEM_WRITE_1</dfn>(sc, addr, val) do {					\</u></td></tr>
<tr><th id="339">339</th><td><u>	CSR_WRITE_4((sc), IPW_CSR_INDIRECT_ADDR, (addr));		\</u></td></tr>
<tr><th id="340">340</th><td><u>	CSR_WRITE_1((sc), IPW_CSR_INDIRECT_DATA, (val));		\</u></td></tr>
<tr><th id="341">341</th><td><u>} while (/* CONSTCOND */0)</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/MEM_WRITE_2" data-ref="_M/MEM_WRITE_2">MEM_WRITE_2</dfn>(sc, addr, val) do {					\</u></td></tr>
<tr><th id="344">344</th><td><u>	CSR_WRITE_4((sc), IPW_CSR_INDIRECT_ADDR, (addr));		\</u></td></tr>
<tr><th id="345">345</th><td><u>	CSR_WRITE_2((sc), IPW_CSR_INDIRECT_DATA, (val));		\</u></td></tr>
<tr><th id="346">346</th><td><u>} while (/* CONSTCOND */0)</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/MEM_WRITE_4" data-ref="_M/MEM_WRITE_4">MEM_WRITE_4</dfn>(sc, addr, val) do {					\</u></td></tr>
<tr><th id="349">349</th><td><u>	CSR_WRITE_4((sc), IPW_CSR_INDIRECT_ADDR, (addr));		\</u></td></tr>
<tr><th id="350">350</th><td><u>	CSR_WRITE_4((sc), IPW_CSR_INDIRECT_DATA, (val));		\</u></td></tr>
<tr><th id="351">351</th><td><u>} while (/* CONSTCOND */0)</u></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/MEM_WRITE_MULTI_1" data-ref="_M/MEM_WRITE_MULTI_1">MEM_WRITE_MULTI_1</dfn>(sc, addr, buf, len) do {			\</u></td></tr>
<tr><th id="354">354</th><td><u>	CSR_WRITE_4((sc), IPW_CSR_INDIRECT_ADDR, (addr));		\</u></td></tr>
<tr><th id="355">355</th><td><u>	CSR_WRITE_MULTI_1((sc), IPW_CSR_INDIRECT_DATA, (buf), (len));	\</u></td></tr>
<tr><th id="356">356</th><td><u>} while (/* CONSTCOND */0)</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><i>/*</i></td></tr>
<tr><th id="359">359</th><td><i> * EEPROM access macro</i></td></tr>
<tr><th id="360">360</th><td><i> */</i></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/IPW_EEPROM_CTL" data-ref="_M/IPW_EEPROM_CTL">IPW_EEPROM_CTL</dfn>(sc, val) do {					\</u></td></tr>
<tr><th id="362">362</th><td><u>	MEM_WRITE_4((sc), IPW_MEM_EEPROM_CTL, (val));			\</u></td></tr>
<tr><th id="363">363</th><td><u>	DELAY(IPW_EEPROM_DELAY);					\</u></td></tr>
<tr><th id="364">364</th><td><u>} while (0)</u></td></tr>
<tr><th id="365">365</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_ipw.c.html'>netbsd/sys/dev/pci/if_ipw.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
