<img width="1888" height="907" alt="Screenshot 2025-08-25 152620" src="https://github.com/user-attachments/assets/53ce1e6b-90be-4424-beb0-cd63c8344663" />
<img width="1872" height="939" alt="Screenshot 2025-08-25 152115" src="https://github.com/user-attachments/assets/570089c0-19c4-47e7-b75b-873c847308cd" />
## ğŸ“Œ Project Overview  
This project implements a *Tollbooth Controller* using *Verilog HDL*, simulating how smart toll systems work on highways.  
The design detects vehicles, verifies lane status, and controls the barrier gate accordingly.  

It has practical applications in *Smart Highways, Intelligent Transportation Systems (ITS), and Automated Toll Collection (ATC)*.  
This project was developed and tested on *Vivado* (Xilinx FPGA flow) and is also compatible with *EDAPlayground* for simulation.  

---

## âœ¨ Features
- ğŸš™ *Vehicle Detection* â€“ detects when a vehicle approaches the tollbooth.  
- âœ… *Lane Status Verification* â€“ checks if the path/pavement is valid.  
- ğŸŸ¢ *Barrier Control* â€“ raises or lowers the barrier based on authentication.  
- ğŸ–¥ï¸ *Verilog Testbench* â€“ simulates different vehicle and path conditions.  
- âš¡ FPGA Compatible â€“ ready to be synthesized and tested on Xilinx FPGAs.  

---

## ğŸ› ï¸ Tech Stack
- *Language:* Verilog HDL
- *Tools Used:* Vivado, EDA Playground (for simulation)  
- *Target Hardware (optional):* Xilinx FPGA  
