<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p281" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_281{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_281{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_281{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_281{left:190px;bottom:998px;letter-spacing:-0.19px;}
#t5_281{left:532px;bottom:998px;letter-spacing:-0.13px;}
#t6_281{left:190px;bottom:973px;letter-spacing:-0.2px;}
#t7_281{left:532px;bottom:973px;letter-spacing:-0.13px;}
#t8_281{left:190px;bottom:949px;letter-spacing:-0.21px;}
#t9_281{left:532px;bottom:949px;letter-spacing:-0.13px;}
#ta_281{left:82px;bottom:924px;letter-spacing:-0.16px;}
#tb_281{left:143px;bottom:924px;letter-spacing:-0.17px;}
#tc_281{left:190px;bottom:924px;letter-spacing:-0.14px;}
#td_281{left:439px;bottom:924px;letter-spacing:-0.14px;}
#te_281{left:532px;bottom:924px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tf_281{left:532px;bottom:907px;letter-spacing:-0.1px;}
#tg_281{left:190px;bottom:883px;}
#th_281{left:532px;bottom:883px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_281{left:190px;bottom:859px;}
#tj_281{left:532px;bottom:859px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_281{left:190px;bottom:834px;}
#tl_281{left:532px;bottom:834px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_281{left:190px;bottom:810px;}
#tn_281{left:532px;bottom:810px;letter-spacing:-0.12px;word-spacing:0.01px;}
#to_281{left:190px;bottom:785px;letter-spacing:-0.14px;}
#tp_281{left:532px;bottom:785px;letter-spacing:-0.14px;}
#tq_281{left:190px;bottom:761px;letter-spacing:-0.16px;}
#tr_281{left:532px;bottom:761px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ts_281{left:190px;bottom:736px;letter-spacing:-0.16px;}
#tt_281{left:532px;bottom:736px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_281{left:190px;bottom:712px;letter-spacing:-0.16px;}
#tv_281{left:532px;bottom:712px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_281{left:190px;bottom:687px;letter-spacing:-0.14px;}
#tx_281{left:532px;bottom:687px;letter-spacing:-0.12px;}
#ty_281{left:190px;bottom:663px;letter-spacing:-0.17px;}
#tz_281{left:532px;bottom:663px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_281{left:532px;bottom:642px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t11_281{left:532px;bottom:625px;letter-spacing:-0.12px;}
#t12_281{left:190px;bottom:600px;letter-spacing:-0.14px;}
#t13_281{left:532px;bottom:600px;letter-spacing:-0.14px;}
#t14_281{left:190px;bottom:576px;letter-spacing:-0.17px;}
#t15_281{left:532px;bottom:576px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_281{left:190px;bottom:551px;letter-spacing:-0.17px;}
#t17_281{left:532px;bottom:551px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_281{left:190px;bottom:527px;letter-spacing:-0.16px;}
#t19_281{left:532px;bottom:527px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_281{left:76px;bottom:503px;letter-spacing:-0.17px;}
#t1b_281{left:133px;bottom:503px;letter-spacing:-0.17px;}
#t1c_281{left:190px;bottom:503px;letter-spacing:-0.14px;}
#t1d_281{left:439px;bottom:503px;letter-spacing:-0.15px;}
#t1e_281{left:532px;bottom:503px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_281{left:190px;bottom:478px;letter-spacing:-0.11px;}
#t1g_281{left:532px;bottom:478px;letter-spacing:-0.14px;}
#t1h_281{left:190px;bottom:454px;letter-spacing:-0.17px;}
#t1i_281{left:275px;bottom:460px;}
#t1j_281{left:282px;bottom:454px;letter-spacing:-0.09px;}
#t1k_281{left:532px;bottom:454px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1l_281{left:190px;bottom:429px;letter-spacing:-0.16px;}
#t1m_281{left:532px;bottom:429px;letter-spacing:-0.14px;}
#t1n_281{left:76px;bottom:405px;letter-spacing:-0.17px;}
#t1o_281{left:133px;bottom:405px;letter-spacing:-0.17px;}
#t1p_281{left:190px;bottom:405px;letter-spacing:-0.14px;}
#t1q_281{left:439px;bottom:405px;letter-spacing:-0.15px;}
#t1r_281{left:532px;bottom:405px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1s_281{left:190px;bottom:380px;letter-spacing:-0.11px;}
#t1t_281{left:532px;bottom:380px;letter-spacing:-0.14px;}
#t1u_281{left:190px;bottom:356px;letter-spacing:-0.14px;}
#t1v_281{left:532px;bottom:356px;letter-spacing:-0.13px;}
#t1w_281{left:190px;bottom:331px;letter-spacing:-0.13px;}
#t1x_281{left:532px;bottom:331px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_281{left:76px;bottom:307px;letter-spacing:-0.17px;}
#t1z_281{left:133px;bottom:307px;letter-spacing:-0.16px;}
#t20_281{left:190px;bottom:307px;letter-spacing:-0.13px;}
#t21_281{left:439px;bottom:307px;letter-spacing:-0.14px;}
#t22_281{left:532px;bottom:307px;letter-spacing:-0.11px;}
#t23_281{left:190px;bottom:283px;}
#t24_281{left:532px;bottom:283px;letter-spacing:-0.14px;}
#t25_281{left:190px;bottom:258px;}
#t26_281{left:532px;bottom:258px;letter-spacing:-0.12px;}
#t27_281{left:190px;bottom:234px;}
#t28_281{left:532px;bottom:234px;letter-spacing:-0.2px;}
#t29_281{left:190px;bottom:209px;}
#t2a_281{left:532px;bottom:209px;letter-spacing:-0.13px;}
#t2b_281{left:190px;bottom:185px;letter-spacing:-0.11px;}
#t2c_281{left:532px;bottom:185px;letter-spacing:-0.12px;}
#t2d_281{left:190px;bottom:160px;}
#t2e_281{left:532px;bottom:160px;letter-spacing:-0.12px;}
#t2f_281{left:190px;bottom:136px;}
#t2g_281{left:532px;bottom:136px;letter-spacing:-0.16px;}
#t2h_281{left:532px;bottom:114px;letter-spacing:-0.11px;}
#t2i_281{left:147px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2j_281{left:233px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2k_281{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2l_281{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2m_281{left:228px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2n_281{left:461px;bottom:1046px;letter-spacing:-0.15px;}
#t2o_281{left:644px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2p_281{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2q_281{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_281{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_281{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_281{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_281{font-size:11px;font-family:NeoSansIntel_1aa2;color:#000;}
.s5_281{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_281{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts281" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg281Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg281" style="-webkit-user-select: none;"><object width="935" height="1210" data="281/281.svg" type="image/svg+xml" id="pdf281" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_281" class="t s1_281">Vol. 4 </span><span id="t2_281" class="t s1_281">2-265 </span>
<span id="t3_281" class="t s2_281">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_281" class="t s3_281">61 </span><span id="t5_281" class="t s3_281">Ovf_Uncore </span>
<span id="t6_281" class="t s3_281">62 </span><span id="t7_281" class="t s3_281">Ovf_BufDSSAVE </span>
<span id="t8_281" class="t s3_281">63 </span><span id="t9_281" class="t s3_281">CondChgd </span>
<span id="ta_281" class="t s3_281">390H </span><span id="tb_281" class="t s3_281">912 </span><span id="tc_281" class="t s3_281">IA32_PERF_GLOBAL_OVF_CTRL </span><span id="td_281" class="t s3_281">Thread </span><span id="te_281" class="t s3_281">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="tf_281" class="t s3_281">Control Facilities.” </span>
<span id="tg_281" class="t s3_281">0 </span><span id="th_281" class="t s3_281">Set 1 to clear Ovf_PMC0 </span>
<span id="ti_281" class="t s3_281">1 </span><span id="tj_281" class="t s3_281">Set 1 to clear Ovf_PMC1 </span>
<span id="tk_281" class="t s3_281">2 </span><span id="tl_281" class="t s3_281">Set 1 to clear Ovf_PMC2 </span>
<span id="tm_281" class="t s3_281">3 </span><span id="tn_281" class="t s3_281">Set 1 to clear Ovf_PMC3 </span>
<span id="to_281" class="t s3_281">31:4 </span><span id="tp_281" class="t s3_281">Reserved </span>
<span id="tq_281" class="t s3_281">32 </span><span id="tr_281" class="t s3_281">Set 1 to clear Ovf_FixedCtr0 </span>
<span id="ts_281" class="t s3_281">33 </span><span id="tt_281" class="t s3_281">Set 1 to clear Ovf_FixedCtr1 </span>
<span id="tu_281" class="t s3_281">34 </span><span id="tv_281" class="t s3_281">Set 1 to clear Ovf_FixedCtr2 </span>
<span id="tw_281" class="t s3_281">54:35 </span><span id="tx_281" class="t s3_281">Reserved. </span>
<span id="ty_281" class="t s3_281">55 </span><span id="tz_281" class="t s3_281">Set 1 to clear Trace_ToPA_PMI. </span>
<span id="t10_281" class="t s3_281">See Section 33.2.7.2, “Table of Physical Addresses </span>
<span id="t11_281" class="t s3_281">(ToPA).” </span>
<span id="t12_281" class="t s3_281">60:56 </span><span id="t13_281" class="t s3_281">Reserved </span>
<span id="t14_281" class="t s3_281">61 </span><span id="t15_281" class="t s3_281">Set 1 to clear Ovf_Uncore </span>
<span id="t16_281" class="t s3_281">62 </span><span id="t17_281" class="t s3_281">Set 1 to clear Ovf_BufDSSAVE </span>
<span id="t18_281" class="t s3_281">63 </span><span id="t19_281" class="t s3_281">Set 1 to clear CondChgd </span>
<span id="t1a_281" class="t s3_281">560H </span><span id="t1b_281" class="t s3_281">1376 </span><span id="t1c_281" class="t s3_281">IA32_RTIT_OUTPUT_BASE </span><span id="t1d_281" class="t s3_281">THREAD </span><span id="t1e_281" class="t s3_281">Trace Output Base Register (R/W) </span>
<span id="t1f_281" class="t s3_281">6:0 </span><span id="t1g_281" class="t s3_281">Reserved </span>
<span id="t1h_281" class="t s3_281">MAXPHYADDR </span>
<span id="t1i_281" class="t s4_281">1 </span>
<span id="t1j_281" class="t s3_281">-1:7 </span><span id="t1k_281" class="t s3_281">Base physical address. </span>
<span id="t1l_281" class="t s3_281">63:MAXPHYADDR </span><span id="t1m_281" class="t s3_281">Reserved </span>
<span id="t1n_281" class="t s3_281">561H </span><span id="t1o_281" class="t s3_281">1377 </span><span id="t1p_281" class="t s3_281">IA32_RTIT_OUTPUT_MASK_PTRS </span><span id="t1q_281" class="t s3_281">THREAD </span><span id="t1r_281" class="t s3_281">Trace Output Mask Pointers Register (R/W) </span>
<span id="t1s_281" class="t s3_281">6:0 </span><span id="t1t_281" class="t s3_281">Reserved </span>
<span id="t1u_281" class="t s3_281">31:7 </span><span id="t1v_281" class="t s3_281">MaskOrTableOffset </span>
<span id="t1w_281" class="t s3_281">63:32 </span><span id="t1x_281" class="t s3_281">Output Offset. </span>
<span id="t1y_281" class="t s3_281">570H </span><span id="t1z_281" class="t s3_281">1392 </span><span id="t20_281" class="t s3_281">IA32_RTIT_CTL </span><span id="t21_281" class="t s3_281">Thread </span><span id="t22_281" class="t s3_281">Trace Control Register (R/W) </span>
<span id="t23_281" class="t s3_281">0 </span><span id="t24_281" class="t s3_281">TraceEn </span>
<span id="t25_281" class="t s3_281">1 </span><span id="t26_281" class="t s3_281">Reserved, must be zero. </span>
<span id="t27_281" class="t s3_281">2 </span><span id="t28_281" class="t s3_281">OS </span>
<span id="t29_281" class="t s3_281">3 </span><span id="t2a_281" class="t s3_281">User </span>
<span id="t2b_281" class="t s3_281">6:4 </span><span id="t2c_281" class="t s3_281">Reserved, must be zero. </span>
<span id="t2d_281" class="t s3_281">7 </span><span id="t2e_281" class="t s3_281">CR3Filter </span>
<span id="t2f_281" class="t s3_281">8 </span><span id="t2g_281" class="t s3_281">ToPA </span>
<span id="t2h_281" class="t s3_281">Writing 0 will #GP if also setting TraceEn. </span>
<span id="t2i_281" class="t s5_281">Table 2-34. </span><span id="t2j_281" class="t s5_281">Additional MSRs Common to Processors Based on Broadwell Microarchitectures </span>
<span id="t2k_281" class="t s6_281">Register </span>
<span id="t2l_281" class="t s6_281">Address </span><span id="t2m_281" class="t s6_281">Register Name / Bit Fields </span><span id="t2n_281" class="t s6_281">Scope </span><span id="t2o_281" class="t s6_281">Bit Description </span>
<span id="t2p_281" class="t s6_281">Hex </span><span id="t2q_281" class="t s6_281">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
