0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/adria/test_env/test_env.sim/sim_1/synth/func/test_env_func_synth.v,1649603584,verilog,,,,Cale;InstructionDecode;MPG;MPG_0;RegisterFile;SSD;UnitateDeExecutie;UnitateMemorie;glbl;test_env,,,,,,,,
