

================================================================
== Vivado HLS Report for 'load_weight_3x3_from'
================================================================
* Date:           Mon Sep 14 06:18:25 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.625 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       47|       47| 0.141 us | 0.141 us |   47|   47|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       45|       45|        14|          4|          4|     9|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 4, D = 14, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 16 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 2 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%index_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %index)"   --->   Operation 17 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%src_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %src_V_offset)"   --->   Operation 18 'read' 'src_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %src_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str1430, i32 0, i32 32000, [7 x i8]* @p_str42, [6 x i8]* @p_str41, [1 x i8]* @p_str1430, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1430, [1 x i8]* @p_str1430)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln647 = zext i10 %index_read to i13" [net_hls.cc:151]   --->   Operation 20 'zext' 'zext_ln647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %index_read, i2 0)" [net_hls.cc:151]   --->   Operation 21 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln647_5 = zext i12 %tmp_s to i13" [net_hls.cc:151]   --->   Operation 22 'zext' 'zext_ln647_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.96ns)   --->   "%sub_ln647 = sub i13 %zext_ln647_5, %zext_ln647" [net_hls.cc:151]   --->   Operation 23 'sub' 'sub_ln647' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln647 = sext i13 %sub_ln647 to i14" [net_hls.cc:151]   --->   Operation 24 'sext' 'sext_ln647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.93ns)   --->   "%add_ln151 = add i10 %index_read, 1" [net_hls.cc:151]   --->   Operation 25 'add' 'add_ln151' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln647_6 = zext i10 %add_ln151 to i13" [net_hls.cc:151]   --->   Operation 26 'zext' 'zext_ln647_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_483 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln151, i2 0)" [net_hls.cc:151]   --->   Operation 27 'bitconcatenate' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln647_7 = zext i12 %tmp_483 to i13" [net_hls.cc:151]   --->   Operation 28 'zext' 'zext_ln647_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.96ns)   --->   "%sub_ln647_1 = sub i13 %zext_ln647_7, %zext_ln647_6" [net_hls.cc:151]   --->   Operation 29 'sub' 'sub_ln647_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln647_1 = sext i13 %sub_ln647_1 to i14" [net_hls.cc:151]   --->   Operation 30 'sext' 'sext_ln647_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.93ns)   --->   "%add_ln151_1 = add i10 %index_read, 2" [net_hls.cc:151]   --->   Operation 31 'add' 'add_ln151_1' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln647_8 = zext i10 %add_ln151_1 to i13" [net_hls.cc:151]   --->   Operation 32 'zext' 'zext_ln647_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_484 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln151_1, i2 0)" [net_hls.cc:151]   --->   Operation 33 'bitconcatenate' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln647_9 = zext i12 %tmp_484 to i13" [net_hls.cc:151]   --->   Operation 34 'zext' 'zext_ln647_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.96ns)   --->   "%sub_ln647_2 = sub i13 %zext_ln647_9, %zext_ln647_8" [net_hls.cc:151]   --->   Operation 35 'sub' 'sub_ln647_2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln647_2 = sext i13 %sub_ln647_2 to i14" [net_hls.cc:151]   --->   Operation 36 'sext' 'sext_ln647_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.93ns)   --->   "%add_ln151_2 = add i10 %index_read, 3" [net_hls.cc:151]   --->   Operation 37 'add' 'add_ln151_2' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln647_10 = zext i10 %add_ln151_2 to i13" [net_hls.cc:151]   --->   Operation 38 'zext' 'zext_ln647_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_485 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln151_2, i2 0)" [net_hls.cc:151]   --->   Operation 39 'bitconcatenate' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln647_11 = zext i12 %tmp_485 to i13" [net_hls.cc:151]   --->   Operation 40 'zext' 'zext_ln647_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.96ns)   --->   "%sub_ln647_3 = sub i13 %zext_ln647_11, %zext_ln647_10" [net_hls.cc:151]   --->   Operation 41 'sub' 'sub_ln647_3' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln647_3 = sext i13 %sub_ln647_3 to i14" [net_hls.cc:151]   --->   Operation 42 'sext' 'sext_ln647_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln647_4 = zext i26 %src_V_offset_read to i64" [net_hls.cc:151]   --->   Operation 43 'zext' 'zext_ln647_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.75ns)   --->   "br label %.preheader" [net_hls.cc:146]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %add_ln146, %hls_label_9 ]" [net_hls.cc:146]   --->   Operation 45 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%m_0 = phi i2 [ 0, %0 ], [ %select_ln151_1, %hls_label_9 ]" [net_hls.cc:151]   --->   Operation 46 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%n_0 = phi i2 [ 0, %0 ], [ %n, %hls_label_9 ]"   --->   Operation 47 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.88ns)   --->   "%icmp_ln146 = icmp eq i4 %indvar_flatten, -7" [net_hls.cc:146]   --->   Operation 48 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.86ns)   --->   "%add_ln146 = add i4 %indvar_flatten, 1" [net_hls.cc:146]   --->   Operation 49 'add' 'add_ln146' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln146, label %1, label %hls_label_9" [net_hls.cc:146]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.62ns)   --->   "%m = add i2 1, %m_0" [net_hls.cc:146]   --->   Operation 51 'add' 'm' <Predicate = (!icmp_ln146)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.51ns)   --->   "%icmp_ln147 = icmp eq i2 %n_0, -1" [net_hls.cc:147]   --->   Operation 52 'icmp' 'icmp_ln147' <Predicate = (!icmp_ln146)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.26ns)   --->   "%select_ln151 = select i1 %icmp_ln147, i2 0, i2 %n_0" [net_hls.cc:151]   --->   Operation 53 'select' 'select_ln151' <Predicate = (!icmp_ln146)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.26ns)   --->   "%select_ln151_1 = select i1 %icmp_ln147, i2 %m, i2 %m_0" [net_hls.cc:151]   --->   Operation 54 'select' 'select_ln151_1' <Predicate = (!icmp_ln146)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i2 %select_ln151_1 to i14" [net_hls.cc:154]   --->   Operation 55 'zext' 'zext_ln321' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.97ns)   --->   "%add_ln647 = add i14 %zext_ln321, %sext_ln647" [net_hls.cc:151]   --->   Operation 56 'add' 'add_ln647' <Predicate = (!icmp_ln146)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln647_4 = sext i14 %add_ln647 to i64" [net_hls.cc:151]   --->   Operation 57 'sext' 'sext_ln647_4' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_1297 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln647, i2 0)" [net_hls.cc:151]   --->   Operation 58 'bitconcatenate' 'tmp_1297' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln647_5 = sext i16 %tmp_1297 to i64" [net_hls.cc:151]   --->   Operation 59 'sext' 'sext_ln647_5' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.01ns)   --->   "%sub_ln647_4 = sub i64 %sext_ln647_5, %sext_ln647_4" [net_hls.cc:151]   --->   Operation 60 'sub' 'sub_ln647_4' <Predicate = (!icmp_ln146)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.97ns)   --->   "%add_ln647_1 = add i14 %zext_ln321, %sext_ln647_1" [net_hls.cc:151]   --->   Operation 61 'add' 'add_ln647_1' <Predicate = (!icmp_ln146)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i2 %select_ln151 to i64" [net_hls.cc:151]   --->   Operation 62 'zext' 'zext_ln151' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln647_4 = add i64 %zext_ln151, %sub_ln647_4" [net_hls.cc:151]   --->   Operation 63 'add' 'add_ln647_4' <Predicate = (!icmp_ln146)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln647_5 = add i64 %add_ln647_4, %zext_ln647_4" [net_hls.cc:151]   --->   Operation 64 'add' 'add_ln647_5' <Predicate = (!icmp_ln146)> <Delay = 0.86> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln647_6 = sext i14 %add_ln647_1 to i64" [net_hls.cc:151]   --->   Operation 65 'sext' 'sext_ln647_6' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1298 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln647_1, i2 0)" [net_hls.cc:151]   --->   Operation 66 'bitconcatenate' 'tmp_1298' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln647_7 = sext i16 %tmp_1298 to i64" [net_hls.cc:151]   --->   Operation 67 'sext' 'sext_ln647_7' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.01ns)   --->   "%sub_ln647_5 = sub i64 %sext_ln647_7, %sext_ln647_6" [net_hls.cc:151]   --->   Operation 68 'sub' 'sub_ln647_5' <Predicate = (!icmp_ln146)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.97ns)   --->   "%add_ln647_2 = add i14 %zext_ln321, %sext_ln647_2" [net_hls.cc:151]   --->   Operation 69 'add' 'add_ln647_2' <Predicate = (!icmp_ln146)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.97ns)   --->   "%add_ln647_3 = add i14 %zext_ln321, %sext_ln647_3" [net_hls.cc:151]   --->   Operation 70 'add' 'add_ln647_3' <Predicate = (!icmp_ln146)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%src_V_addr = getelementptr i512* %src_V, i64 %add_ln647_5" [net_hls.cc:151]   --->   Operation 71 'getelementptr' 'src_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln647_6 = add i64 %zext_ln151, %sub_ln647_5" [net_hls.cc:151]   --->   Operation 72 'add' 'add_ln647_6' <Predicate = (!icmp_ln146)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln647_7 = add i64 %add_ln647_6, %zext_ln647_4" [net_hls.cc:151]   --->   Operation 73 'add' 'add_ln647_7' <Predicate = (!icmp_ln146)> <Delay = 0.86> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [7/7] (2.62ns)   --->   "%src_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 1)" [net_hls.cc:151]   --->   Operation 74 'readreq' 'src_V_load_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.62>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln647_8 = sext i14 %add_ln647_2 to i64" [net_hls.cc:151]   --->   Operation 75 'sext' 'sext_ln647_8' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1299 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln647_2, i2 0)" [net_hls.cc:151]   --->   Operation 76 'bitconcatenate' 'tmp_1299' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln647_9 = sext i16 %tmp_1299 to i64" [net_hls.cc:151]   --->   Operation 77 'sext' 'sext_ln647_9' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.01ns)   --->   "%sub_ln647_6 = sub i64 %sext_ln647_9, %sext_ln647_8" [net_hls.cc:151]   --->   Operation 78 'sub' 'sub_ln647_6' <Predicate = (!icmp_ln146)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln647_10 = sext i14 %add_ln647_3 to i64" [net_hls.cc:151]   --->   Operation 79 'sext' 'sext_ln647_10' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_1300 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln647_3, i2 0)" [net_hls.cc:151]   --->   Operation 80 'bitconcatenate' 'tmp_1300' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln647_11 = sext i16 %tmp_1300 to i64" [net_hls.cc:151]   --->   Operation 81 'sext' 'sext_ln647_11' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.01ns)   --->   "%sub_ln647_7 = sub i64 %sext_ln647_11, %sext_ln647_10" [net_hls.cc:151]   --->   Operation 82 'sub' 'sub_ln647_7' <Predicate = (!icmp_ln146)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%src_V_addr_1 = getelementptr i512* %src_V, i64 %add_ln647_7" [net_hls.cc:151]   --->   Operation 83 'getelementptr' 'src_V_addr_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln647_8 = add i64 %zext_ln151, %sub_ln647_6" [net_hls.cc:151]   --->   Operation 84 'add' 'add_ln647_8' <Predicate = (!icmp_ln146)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln647_9 = add i64 %add_ln647_8, %zext_ln647_4" [net_hls.cc:151]   --->   Operation 85 'add' 'add_ln647_9' <Predicate = (!icmp_ln146)> <Delay = 0.86> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln647_10 = add i64 %zext_ln151, %sub_ln647_7" [net_hls.cc:151]   --->   Operation 86 'add' 'add_ln647_10' <Predicate = (!icmp_ln146)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln647_11 = add i64 %add_ln647_10, %zext_ln647_4" [net_hls.cc:151]   --->   Operation 87 'add' 'add_ln647_11' <Predicate = (!icmp_ln146)> <Delay = 0.86> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [6/7] (2.62ns)   --->   "%src_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 1)" [net_hls.cc:151]   --->   Operation 88 'readreq' 'src_V_load_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 89 [7/7] (2.62ns)   --->   "%src_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_1, i32 1)" [net_hls.cc:151]   --->   Operation 89 'readreq' 'src_V_load_1_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 90 [1/1] (0.62ns)   --->   "%n = add i2 1, %select_ln151" [net_hls.cc:147]   --->   Operation 90 'add' 'n' <Predicate = (!icmp_ln146)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%src_V_addr_2 = getelementptr i512* %src_V, i64 %add_ln647_9" [net_hls.cc:151]   --->   Operation 91 'getelementptr' 'src_V_addr_2' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_6 : Operation 92 [5/7] (2.62ns)   --->   "%src_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 1)" [net_hls.cc:151]   --->   Operation 92 'readreq' 'src_V_load_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 93 [6/7] (2.62ns)   --->   "%src_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_1, i32 1)" [net_hls.cc:151]   --->   Operation 93 'readreq' 'src_V_load_1_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 94 [7/7] (2.62ns)   --->   "%src_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_2, i32 1)" [net_hls.cc:151]   --->   Operation 94 'readreq' 'src_V_load_2_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.62>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%src_V_addr_3 = getelementptr i512* %src_V, i64 %add_ln647_11" [net_hls.cc:151]   --->   Operation 95 'getelementptr' 'src_V_addr_3' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_7 : Operation 96 [4/7] (2.62ns)   --->   "%src_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 1)" [net_hls.cc:151]   --->   Operation 96 'readreq' 'src_V_load_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 97 [5/7] (2.62ns)   --->   "%src_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_1, i32 1)" [net_hls.cc:151]   --->   Operation 97 'readreq' 'src_V_load_1_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 98 [6/7] (2.62ns)   --->   "%src_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_2, i32 1)" [net_hls.cc:151]   --->   Operation 98 'readreq' 'src_V_load_2_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 99 [7/7] (2.62ns)   --->   "%src_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_3, i32 1)" [net_hls.cc:151]   --->   Operation 99 'readreq' 'src_V_load_3_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.62>
ST_8 : Operation 100 [3/7] (2.62ns)   --->   "%src_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 1)" [net_hls.cc:151]   --->   Operation 100 'readreq' 'src_V_load_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 101 [4/7] (2.62ns)   --->   "%src_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_1, i32 1)" [net_hls.cc:151]   --->   Operation 101 'readreq' 'src_V_load_1_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 102 [5/7] (2.62ns)   --->   "%src_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_2, i32 1)" [net_hls.cc:151]   --->   Operation 102 'readreq' 'src_V_load_2_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 103 [6/7] (2.62ns)   --->   "%src_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_3, i32 1)" [net_hls.cc:151]   --->   Operation 103 'readreq' 'src_V_load_3_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.62>
ST_9 : Operation 104 [2/7] (2.62ns)   --->   "%src_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 1)" [net_hls.cc:151]   --->   Operation 104 'readreq' 'src_V_load_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 105 [3/7] (2.62ns)   --->   "%src_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_1, i32 1)" [net_hls.cc:151]   --->   Operation 105 'readreq' 'src_V_load_1_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 106 [4/7] (2.62ns)   --->   "%src_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_2, i32 1)" [net_hls.cc:151]   --->   Operation 106 'readreq' 'src_V_load_2_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 107 [5/7] (2.62ns)   --->   "%src_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_3, i32 1)" [net_hls.cc:151]   --->   Operation 107 'readreq' 'src_V_load_3_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.62>
ST_10 : Operation 108 [1/7] (2.62ns)   --->   "%src_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 1)" [net_hls.cc:151]   --->   Operation 108 'readreq' 'src_V_load_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 109 [2/7] (2.62ns)   --->   "%src_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_1, i32 1)" [net_hls.cc:151]   --->   Operation 109 'readreq' 'src_V_load_1_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 110 [3/7] (2.62ns)   --->   "%src_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_2, i32 1)" [net_hls.cc:151]   --->   Operation 110 'readreq' 'src_V_load_2_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 111 [4/7] (2.62ns)   --->   "%src_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_3, i32 1)" [net_hls.cc:151]   --->   Operation 111 'readreq' 'src_V_load_3_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.62>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i2 %select_ln151_1 to i5" [net_hls.cc:154]   --->   Operation 112 'zext' 'zext_ln321_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_486 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln151_1, i2 0)" [net_hls.cc:154]   --->   Operation 113 'bitconcatenate' 'tmp_486' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln321_2 = zext i4 %tmp_486 to i5" [net_hls.cc:154]   --->   Operation 114 'zext' 'zext_ln321_2' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.86ns)   --->   "%sub_ln321 = sub i5 %zext_ln321_2, %zext_ln321_1" [net_hls.cc:154]   --->   Operation 115 'sub' 'sub_ln321' <Predicate = (!icmp_ln146)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i5 %sub_ln321 to i6" [net_hls.cc:154]   --->   Operation 116 'sext' 'sext_ln321' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln321_3 = zext i2 %select_ln151 to i6" [net_hls.cc:154]   --->   Operation 117 'zext' 'zext_ln321_3' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.87ns)   --->   "%add_ln321 = add i6 %zext_ln321_3, %sext_ln321" [net_hls.cc:154]   --->   Operation 118 'add' 'add_ln321' <Predicate = (!icmp_ln146)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (2.62ns)   --->   "%src_V_addr_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %src_V_addr)" [net_hls.cc:151]   --->   Operation 119 'read' 'src_V_addr_read' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %src_V_addr_read to i64" [net_hls.cc:154]   --->   Operation 120 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_199_0_1 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_read, i32 64, i32 127)" [net_hls.cc:154]   --->   Operation 121 'partselect' 'p_Result_199_0_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_199_0_2 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_read, i32 128, i32 191)" [net_hls.cc:154]   --->   Operation 122 'partselect' 'p_Result_199_0_2' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_199_0_3 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_read, i32 192, i32 255)" [net_hls.cc:154]   --->   Operation 123 'partselect' 'p_Result_199_0_3' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_199_0_4 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_read, i32 256, i32 319)" [net_hls.cc:154]   --->   Operation 124 'partselect' 'p_Result_199_0_4' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_199_0_5 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_read, i32 320, i32 383)" [net_hls.cc:154]   --->   Operation 125 'partselect' 'p_Result_199_0_5' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_199_0_6 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_read, i32 384, i32 447)" [net_hls.cc:154]   --->   Operation 126 'partselect' 'p_Result_199_0_6' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_199_0_7 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_read, i32 448, i32 511)" [net_hls.cc:154]   --->   Operation 127 'partselect' 'p_Result_199_0_7' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_11 : Operation 128 [1/7] (2.62ns)   --->   "%src_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_1, i32 1)" [net_hls.cc:151]   --->   Operation 128 'readreq' 'src_V_load_1_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 129 [2/7] (2.62ns)   --->   "%src_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_2, i32 1)" [net_hls.cc:151]   --->   Operation 129 'readreq' 'src_V_load_2_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 130 [3/7] (2.62ns)   --->   "%src_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_3, i32 1)" [net_hls.cc:151]   --->   Operation 130 'readreq' 'src_V_load_3_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.62>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln321_1 = sext i6 %add_ln321 to i64" [net_hls.cc:154]   --->   Operation 131 'sext' 'sext_ln321_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%dest_0_V_addr = getelementptr [36 x i64]* %dest_0_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 132 'getelementptr' 'dest_0_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%dest_1_V_addr = getelementptr [36 x i64]* %dest_1_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 133 'getelementptr' 'dest_1_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%dest_2_V_addr = getelementptr [36 x i64]* %dest_2_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 134 'getelementptr' 'dest_2_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%dest_3_V_addr = getelementptr [36 x i64]* %dest_3_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 135 'getelementptr' 'dest_3_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%dest_4_V_addr = getelementptr [36 x i64]* %dest_4_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 136 'getelementptr' 'dest_4_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%dest_5_V_addr = getelementptr [36 x i64]* %dest_5_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 137 'getelementptr' 'dest_5_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%dest_6_V_addr = getelementptr [36 x i64]* %dest_6_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 138 'getelementptr' 'dest_6_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%dest_7_V_addr = getelementptr [36 x i64]* %dest_7_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 139 'getelementptr' 'dest_7_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (1.35ns)   --->   "store i64 %trunc_ln647, i64* %dest_0_V_addr, align 8" [net_hls.cc:154]   --->   Operation 140 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_12 : Operation 141 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_0_1, i64* %dest_1_V_addr, align 8" [net_hls.cc:154]   --->   Operation 141 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_12 : Operation 142 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_0_2, i64* %dest_2_V_addr, align 8" [net_hls.cc:154]   --->   Operation 142 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_12 : Operation 143 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_0_3, i64* %dest_3_V_addr, align 8" [net_hls.cc:154]   --->   Operation 143 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_12 : Operation 144 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_0_4, i64* %dest_4_V_addr, align 8" [net_hls.cc:154]   --->   Operation 144 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_12 : Operation 145 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_0_5, i64* %dest_5_V_addr, align 8" [net_hls.cc:154]   --->   Operation 145 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_12 : Operation 146 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_0_6, i64* %dest_6_V_addr, align 8" [net_hls.cc:154]   --->   Operation 146 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_12 : Operation 147 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_0_7, i64* %dest_7_V_addr, align 8" [net_hls.cc:154]   --->   Operation 147 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_12 : Operation 148 [1/1] (2.62ns)   --->   "%src_V_addr_1_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %src_V_addr_1)" [net_hls.cc:151]   --->   Operation 148 'read' 'src_V_addr_1_read' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i512 %src_V_addr_1_read to i64" [net_hls.cc:154]   --->   Operation 149 'trunc' 'trunc_ln647_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_199_1_1 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_1_read, i32 64, i32 127)" [net_hls.cc:154]   --->   Operation 150 'partselect' 'p_Result_199_1_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_199_1_2 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_1_read, i32 128, i32 191)" [net_hls.cc:154]   --->   Operation 151 'partselect' 'p_Result_199_1_2' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_199_1_3 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_1_read, i32 192, i32 255)" [net_hls.cc:154]   --->   Operation 152 'partselect' 'p_Result_199_1_3' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_199_1_4 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_1_read, i32 256, i32 319)" [net_hls.cc:154]   --->   Operation 153 'partselect' 'p_Result_199_1_4' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_199_1_5 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_1_read, i32 320, i32 383)" [net_hls.cc:154]   --->   Operation 154 'partselect' 'p_Result_199_1_5' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_199_1_6 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_1_read, i32 384, i32 447)" [net_hls.cc:154]   --->   Operation 155 'partselect' 'p_Result_199_1_6' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%p_Result_199_1_7 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_1_read, i32 448, i32 511)" [net_hls.cc:154]   --->   Operation 156 'partselect' 'p_Result_199_1_7' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_12 : Operation 157 [1/7] (2.62ns)   --->   "%src_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_2, i32 1)" [net_hls.cc:151]   --->   Operation 157 'readreq' 'src_V_load_2_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 158 [2/7] (2.62ns)   --->   "%src_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_3, i32 1)" [net_hls.cc:151]   --->   Operation 158 'readreq' 'src_V_load_3_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.62>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%dest_8_V_addr = getelementptr [36 x i64]* %dest_8_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 159 'getelementptr' 'dest_8_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%dest_9_V_addr = getelementptr [36 x i64]* %dest_9_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 160 'getelementptr' 'dest_9_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%dest_10_V_addr = getelementptr [36 x i64]* %dest_10_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 161 'getelementptr' 'dest_10_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%dest_11_V_addr = getelementptr [36 x i64]* %dest_11_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 162 'getelementptr' 'dest_11_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%dest_12_V_addr = getelementptr [36 x i64]* %dest_12_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 163 'getelementptr' 'dest_12_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%dest_13_V_addr = getelementptr [36 x i64]* %dest_13_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 164 'getelementptr' 'dest_13_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%dest_14_V_addr = getelementptr [36 x i64]* %dest_14_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 165 'getelementptr' 'dest_14_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%dest_15_V_addr = getelementptr [36 x i64]* %dest_15_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 166 'getelementptr' 'dest_15_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (1.35ns)   --->   "store i64 %trunc_ln647_1, i64* %dest_8_V_addr, align 8" [net_hls.cc:154]   --->   Operation 167 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_13 : Operation 168 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_1_1, i64* %dest_9_V_addr, align 8" [net_hls.cc:154]   --->   Operation 168 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_13 : Operation 169 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_1_2, i64* %dest_10_V_addr, align 8" [net_hls.cc:154]   --->   Operation 169 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_13 : Operation 170 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_1_3, i64* %dest_11_V_addr, align 8" [net_hls.cc:154]   --->   Operation 170 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_13 : Operation 171 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_1_4, i64* %dest_12_V_addr, align 8" [net_hls.cc:154]   --->   Operation 171 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_13 : Operation 172 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_1_5, i64* %dest_13_V_addr, align 8" [net_hls.cc:154]   --->   Operation 172 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_13 : Operation 173 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_1_6, i64* %dest_14_V_addr, align 8" [net_hls.cc:154]   --->   Operation 173 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_13 : Operation 174 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_1_7, i64* %dest_15_V_addr, align 8" [net_hls.cc:154]   --->   Operation 174 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_13 : Operation 175 [1/1] (2.62ns)   --->   "%src_V_addr_2_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %src_V_addr_2)" [net_hls.cc:151]   --->   Operation 175 'read' 'src_V_addr_2_read' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln647_2 = trunc i512 %src_V_addr_2_read to i64" [net_hls.cc:154]   --->   Operation 176 'trunc' 'trunc_ln647_2' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%p_Result_199_2_1 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_2_read, i32 64, i32 127)" [net_hls.cc:154]   --->   Operation 177 'partselect' 'p_Result_199_2_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_199_2_2 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_2_read, i32 128, i32 191)" [net_hls.cc:154]   --->   Operation 178 'partselect' 'p_Result_199_2_2' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%p_Result_199_2_3 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_2_read, i32 192, i32 255)" [net_hls.cc:154]   --->   Operation 179 'partselect' 'p_Result_199_2_3' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_199_2_4 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_2_read, i32 256, i32 319)" [net_hls.cc:154]   --->   Operation 180 'partselect' 'p_Result_199_2_4' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%p_Result_199_2_5 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_2_read, i32 320, i32 383)" [net_hls.cc:154]   --->   Operation 181 'partselect' 'p_Result_199_2_5' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_199_2_6 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_2_read, i32 384, i32 447)" [net_hls.cc:154]   --->   Operation 182 'partselect' 'p_Result_199_2_6' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%p_Result_199_2_7 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_2_read, i32 448, i32 511)" [net_hls.cc:154]   --->   Operation 183 'partselect' 'p_Result_199_2_7' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_13 : Operation 184 [1/7] (2.62ns)   --->   "%src_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr_3, i32 1)" [net_hls.cc:151]   --->   Operation 184 'readreq' 'src_V_load_3_req' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.62>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%dest_16_V_addr = getelementptr [36 x i64]* %dest_16_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 185 'getelementptr' 'dest_16_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%dest_17_V_addr = getelementptr [36 x i64]* %dest_17_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 186 'getelementptr' 'dest_17_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%dest_18_V_addr = getelementptr [36 x i64]* %dest_18_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 187 'getelementptr' 'dest_18_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%dest_19_V_addr = getelementptr [36 x i64]* %dest_19_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 188 'getelementptr' 'dest_19_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%dest_20_V_addr = getelementptr [36 x i64]* %dest_20_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 189 'getelementptr' 'dest_20_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%dest_21_V_addr = getelementptr [36 x i64]* %dest_21_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 190 'getelementptr' 'dest_21_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%dest_22_V_addr = getelementptr [36 x i64]* %dest_22_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 191 'getelementptr' 'dest_22_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%dest_23_V_addr = getelementptr [36 x i64]* %dest_23_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 192 'getelementptr' 'dest_23_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (1.35ns)   --->   "store i64 %trunc_ln647_2, i64* %dest_16_V_addr, align 8" [net_hls.cc:154]   --->   Operation 193 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_14 : Operation 194 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_2_1, i64* %dest_17_V_addr, align 8" [net_hls.cc:154]   --->   Operation 194 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_14 : Operation 195 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_2_2, i64* %dest_18_V_addr, align 8" [net_hls.cc:154]   --->   Operation 195 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_14 : Operation 196 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_2_3, i64* %dest_19_V_addr, align 8" [net_hls.cc:154]   --->   Operation 196 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_14 : Operation 197 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_2_4, i64* %dest_20_V_addr, align 8" [net_hls.cc:154]   --->   Operation 197 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_14 : Operation 198 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_2_5, i64* %dest_21_V_addr, align 8" [net_hls.cc:154]   --->   Operation 198 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_14 : Operation 199 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_2_6, i64* %dest_22_V_addr, align 8" [net_hls.cc:154]   --->   Operation 199 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_14 : Operation 200 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_2_7, i64* %dest_23_V_addr, align 8" [net_hls.cc:154]   --->   Operation 200 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_14 : Operation 201 [1/1] (2.62ns)   --->   "%src_V_addr_3_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %src_V_addr_3)" [net_hls.cc:151]   --->   Operation 201 'read' 'src_V_addr_3_read' <Predicate = (!icmp_ln146)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln647_3 = trunc i512 %src_V_addr_3_read to i64" [net_hls.cc:154]   --->   Operation 202 'trunc' 'trunc_ln647_3' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%p_Result_199_3_1 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_3_read, i32 64, i32 127)" [net_hls.cc:154]   --->   Operation 203 'partselect' 'p_Result_199_3_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_199_3_2 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_3_read, i32 128, i32 191)" [net_hls.cc:154]   --->   Operation 204 'partselect' 'p_Result_199_3_2' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%p_Result_199_3_3 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_3_read, i32 192, i32 255)" [net_hls.cc:154]   --->   Operation 205 'partselect' 'p_Result_199_3_3' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%p_Result_199_3_4 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_3_read, i32 256, i32 319)" [net_hls.cc:154]   --->   Operation 206 'partselect' 'p_Result_199_3_4' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_199_3_5 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_3_read, i32 320, i32 383)" [net_hls.cc:154]   --->   Operation 207 'partselect' 'p_Result_199_3_5' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%p_Result_199_3_6 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_3_read, i32 384, i32 447)" [net_hls.cc:154]   --->   Operation 208 'partselect' 'p_Result_199_3_6' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_199_3_7 = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %src_V_addr_3_read, i32 448, i32 511)" [net_hls.cc:154]   --->   Operation 209 'partselect' 'p_Result_199_3_7' <Predicate = (!icmp_ln146)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.35>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 210 'speclooptripcount' 'empty' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2440)" [net_hls.cc:147]   --->   Operation 211 'specregionbegin' 'tmp' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1430) nounwind" [net_hls.cc:148]   --->   Operation 212 'specpipeline' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%dest_24_V_addr = getelementptr [36 x i64]* %dest_24_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 213 'getelementptr' 'dest_24_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%dest_25_V_addr = getelementptr [36 x i64]* %dest_25_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 214 'getelementptr' 'dest_25_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%dest_26_V_addr = getelementptr [36 x i64]* %dest_26_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 215 'getelementptr' 'dest_26_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%dest_27_V_addr = getelementptr [36 x i64]* %dest_27_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 216 'getelementptr' 'dest_27_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%dest_28_V_addr = getelementptr [36 x i64]* %dest_28_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 217 'getelementptr' 'dest_28_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%dest_29_V_addr = getelementptr [36 x i64]* %dest_29_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 218 'getelementptr' 'dest_29_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%dest_30_V_addr = getelementptr [36 x i64]* %dest_30_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 219 'getelementptr' 'dest_30_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%dest_31_V_addr = getelementptr [36 x i64]* %dest_31_V, i64 0, i64 %sext_ln321_1" [net_hls.cc:154]   --->   Operation 220 'getelementptr' 'dest_31_V_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (1.35ns)   --->   "store i64 %trunc_ln647_3, i64* %dest_24_V_addr, align 8" [net_hls.cc:154]   --->   Operation 221 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_15 : Operation 222 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_3_1, i64* %dest_25_V_addr, align 8" [net_hls.cc:154]   --->   Operation 222 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_15 : Operation 223 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_3_2, i64* %dest_26_V_addr, align 8" [net_hls.cc:154]   --->   Operation 223 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_15 : Operation 224 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_3_3, i64* %dest_27_V_addr, align 8" [net_hls.cc:154]   --->   Operation 224 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_15 : Operation 225 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_3_4, i64* %dest_28_V_addr, align 8" [net_hls.cc:154]   --->   Operation 225 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_15 : Operation 226 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_3_5, i64* %dest_29_V_addr, align 8" [net_hls.cc:154]   --->   Operation 226 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_15 : Operation 227 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_3_6, i64* %dest_30_V_addr, align 8" [net_hls.cc:154]   --->   Operation 227 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_15 : Operation 228 [1/1] (1.35ns)   --->   "store i64 %p_Result_199_3_7, i64* %dest_31_V_addr, align 8" [net_hls.cc:154]   --->   Operation 228 'store' <Predicate = (!icmp_ln146)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 36> <RAM>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2440, i32 %tmp)" [net_hls.cc:157]   --->   Operation 229 'specregionend' 'empty_38' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "br label %.preheader" [net_hls.cc:147]   --->   Operation 230 'br' <Predicate = (!icmp_ln146)> <Delay = 0.00>

State 16 <SV = 2> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "ret void" [net_hls.cc:159]   --->   Operation 231 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 1.9ns
The critical path consists of the following:
	wire read on port 'index' [36]  (0 ns)
	'add' operation ('add_ln151', net_hls.cc:151) [44]  (0.934 ns)
	'sub' operation ('sub_ln647_1', net_hls.cc:151) [48]  (0.962 ns)

 <State 2>: 1.86ns
The critical path consists of the following:
	'phi' operation ('m_0', net_hls.cc:151) with incoming values : ('select_ln151_1', net_hls.cc:151) [66]  (0 ns)
	'add' operation ('m', net_hls.cc:146) [72]  (0.625 ns)
	'select' operation ('select_ln151_1', net_hls.cc:151) [76]  (0.264 ns)
	'add' operation ('add_ln647', net_hls.cc:151) [83]  (0.975 ns)

 <State 3>: 1.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln647_4', net_hls.cc:151) [87]  (1.02 ns)
	'add' operation ('add_ln647_4', net_hls.cc:151) [141]  (0 ns)
	'add' operation ('add_ln647_5', net_hls.cc:151) [142]  (0.867 ns)

 <State 4>: 2.62ns
The critical path consists of the following:
	'getelementptr' operation ('src_V_addr', net_hls.cc:151) [143]  (0 ns)
	bus request on port 'src_V' (net_hls.cc:151) [153]  (2.62 ns)

 <State 5>: 2.62ns
The critical path consists of the following:
	'getelementptr' operation ('src_V_addr_1', net_hls.cc:151) [146]  (0 ns)
	bus request on port 'src_V' (net_hls.cc:151) [171]  (2.62 ns)

 <State 6>: 2.62ns
The critical path consists of the following:
	'getelementptr' operation ('src_V_addr_2', net_hls.cc:151) [149]  (0 ns)
	bus request on port 'src_V' (net_hls.cc:151) [189]  (2.62 ns)

 <State 7>: 2.62ns
The critical path consists of the following:
	'getelementptr' operation ('src_V_addr_3', net_hls.cc:151) [152]  (0 ns)
	bus request on port 'src_V' (net_hls.cc:151) [207]  (2.62 ns)

 <State 8>: 2.62ns
The critical path consists of the following:
	bus request on port 'src_V' (net_hls.cc:151) [153]  (2.62 ns)

 <State 9>: 2.62ns
The critical path consists of the following:
	bus request on port 'src_V' (net_hls.cc:151) [153]  (2.62 ns)

 <State 10>: 2.62ns
The critical path consists of the following:
	bus request on port 'src_V' (net_hls.cc:151) [153]  (2.62 ns)

 <State 11>: 2.62ns
The critical path consists of the following:
	bus read on port 'src_V' (net_hls.cc:151) [154]  (2.62 ns)

 <State 12>: 2.62ns
The critical path consists of the following:
	bus read on port 'src_V' (net_hls.cc:151) [172]  (2.62 ns)

 <State 13>: 2.62ns
The critical path consists of the following:
	bus read on port 'src_V' (net_hls.cc:151) [190]  (2.62 ns)

 <State 14>: 2.62ns
The critical path consists of the following:
	bus read on port 'src_V' (net_hls.cc:151) [208]  (2.62 ns)

 <State 15>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('dest_24_V_addr', net_hls.cc:154) [133]  (0 ns)
	'store' operation ('store_ln154', net_hls.cc:154) of variable 'trunc_ln647_3', net_hls.cc:154 on array 'dest_24_V' [210]  (1.35 ns)

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
