// Seed: 1279406063
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output id_15;
  inout id_14;
  input id_13;
  output id_12;
  inout id_11;
  output id_10;
  inout id_9;
  input id_8;
  output id_7;
  output id_6;
  output id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  assign id_9 = id_9[1];
  always @(1) begin
    id_15 <= id_9[1];
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input id_11;
  output id_10;
  inout id_9;
  inout id_8;
  output id_7;
  output id_6;
  output id_5;
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  type_16(
      id_9, 1
  );
  logic id_15;
endmodule
