Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr  9 12:28:13 2024
| Host         : gb running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cache_top_timing_summary_routed.rpt -pb cache_top_timing_summary_routed.pb -rpx cache_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cache_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.013        0.000                      0                 1649        0.151        0.000                      0                 1649        3.000        0.000                       0                   625  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_pll  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_pll        9.013        0.000                      0                 1649        0.151        0.000                      0                 1649        9.500        0.000                       0                   621  
  clkfbout_clk_pll                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        9.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.013ns  (required time - arrival time)
  Source:                 cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            round_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.643ns  (logic 5.316ns (49.948%)  route 5.327ns (50.052%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( 17.839 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.800    -1.552    cache/TAGV[1].TAGV/clk_out1
    RAMB18_X0Y51         RAMB18E1                                     r  cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.902 r  cache/TAGV[1].TAGV/RAM_reg/DOADO[3]
                         net (fo=1, routed)           1.014     1.917    cache/TAGV[1].TAGV/p_0_in[3]
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124     2.041 r  cache/TAGV[1].TAGV/RAM_reg_i_47__0/O
                         net (fo=1, routed)           0.000     2.041    cache/TAGV[1].TAGV/RAM_reg_i_47__0_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.574 r  cache/TAGV[1].TAGV/RAM_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.574    cache/TAGV[1].TAGV/RAM_reg_i_41_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.803 r  cache/TAGV[1].TAGV/RAM_reg_i_40__0/CO[2]
                         net (fo=4, routed)           0.724     3.527    cache/TAGV[1].TAGV/RAM_reg_0[0]
    SLICE_X8Y135         LUT3 (Prop_lut3_I1_O)        0.302     3.829 r  cache/TAGV[1].TAGV/test_index[7]_i_12/O
                         net (fo=32, routed)          0.930     4.759    cache/WAY0[1].DATA_WAY0/cache_rhit_way1
    SLICE_X12Y143        LUT6 (Prop_lut6_I3_O)        0.328     5.087 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_52/O
                         net (fo=1, routed)           0.850     5.937    cache/WAY0[1].DATA_WAY0/cacheres[15]
    SLICE_X8Y143         LUT6 (Prop_lut6_I0_O)        0.124     6.061 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_17/O
                         net (fo=1, routed)           0.000     6.061    cache/WAY0[1].DATA_WAY0/test_index[7]_i_17_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.594 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.594    cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.823 f  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_4/CO[2]
                         net (fo=3, routed)           0.753     7.576    cache/TAGV[1].TAGV/CO[0]
    SLICE_X5Y138         LUT6 (Prop_lut6_I3_O)        0.310     7.886 f  cache/TAGV[1].TAGV/test_index[7]_i_1/O
                         net (fo=10, routed)          0.673     8.559    cache/TAGV[1].TAGV/E[0]
    SLICE_X4Y138         LUT4 (Prop_lut4_I1_O)        0.150     8.709 r  cache/TAGV[1].TAGV/round_state[0]_i_1/O
                         net (fo=1, routed)           0.382     9.091    cache_n_7
    SLICE_X5Y138         FDRE                                         r  round_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.728    17.839    clk_g
    SLICE_X5Y138         FDRE                                         r  round_state_reg[0]/C
                         clock pessimism              0.618    18.457    
                         clock uncertainty           -0.084    18.373    
    SLICE_X5Y138         FDRE (Setup_fdre_C_D)       -0.269    18.104    round_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.104    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  9.013    

Slack (MET) :             9.517ns  (required time - arrival time)
  Source:                 cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.201ns  (logic 5.166ns (50.644%)  route 5.035ns (49.356%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT6=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 17.837 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.800    -1.552    cache/TAGV[1].TAGV/clk_out1
    RAMB18_X0Y51         RAMB18E1                                     r  cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.902 r  cache/TAGV[1].TAGV/RAM_reg/DOADO[3]
                         net (fo=1, routed)           1.014     1.917    cache/TAGV[1].TAGV/p_0_in[3]
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124     2.041 r  cache/TAGV[1].TAGV/RAM_reg_i_47__0/O
                         net (fo=1, routed)           0.000     2.041    cache/TAGV[1].TAGV/RAM_reg_i_47__0_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.574 r  cache/TAGV[1].TAGV/RAM_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.574    cache/TAGV[1].TAGV/RAM_reg_i_41_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.803 r  cache/TAGV[1].TAGV/RAM_reg_i_40__0/CO[2]
                         net (fo=4, routed)           0.724     3.527    cache/TAGV[1].TAGV/RAM_reg_0[0]
    SLICE_X8Y135         LUT3 (Prop_lut3_I1_O)        0.302     3.829 r  cache/TAGV[1].TAGV/test_index[7]_i_12/O
                         net (fo=32, routed)          0.930     4.759    cache/WAY0[1].DATA_WAY0/cache_rhit_way1
    SLICE_X12Y143        LUT6 (Prop_lut6_I3_O)        0.328     5.087 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_52/O
                         net (fo=1, routed)           0.850     5.937    cache/WAY0[1].DATA_WAY0/cacheres[15]
    SLICE_X8Y143         LUT6 (Prop_lut6_I0_O)        0.124     6.061 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_17/O
                         net (fo=1, routed)           0.000     6.061    cache/WAY0[1].DATA_WAY0/test_index[7]_i_17_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.594 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.594    cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.823 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_4/CO[2]
                         net (fo=3, routed)           0.753     7.576    cache/TAGV[1].TAGV/CO[0]
    SLICE_X5Y138         LUT6 (Prop_lut6_I3_O)        0.310     7.886 r  cache/TAGV[1].TAGV/test_index[7]_i_1/O
                         net (fo=10, routed)          0.763     8.649    cache_n_5
    SLICE_X1Y134         FDRE                                         r  test_index_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.726    17.837    clk_g
    SLICE_X1Y134         FDRE                                         r  test_index_reg[5]/C
                         clock pessimism              0.618    18.455    
                         clock uncertainty           -0.084    18.371    
    SLICE_X1Y134         FDRE (Setup_fdre_C_CE)      -0.205    18.166    test_index_reg[5]
  -------------------------------------------------------------------
                         required time                         18.166    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  9.517    

Slack (MET) :             9.546ns  (required time - arrival time)
  Source:                 cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.207ns  (logic 5.166ns (50.612%)  route 5.041ns (49.388%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT6=4)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.164ns = ( 17.836 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.800    -1.552    cache/TAGV[1].TAGV/clk_out1
    RAMB18_X0Y51         RAMB18E1                                     r  cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.902 r  cache/TAGV[1].TAGV/RAM_reg/DOADO[3]
                         net (fo=1, routed)           1.014     1.917    cache/TAGV[1].TAGV/p_0_in[3]
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124     2.041 r  cache/TAGV[1].TAGV/RAM_reg_i_47__0/O
                         net (fo=1, routed)           0.000     2.041    cache/TAGV[1].TAGV/RAM_reg_i_47__0_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.574 r  cache/TAGV[1].TAGV/RAM_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.574    cache/TAGV[1].TAGV/RAM_reg_i_41_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.803 r  cache/TAGV[1].TAGV/RAM_reg_i_40__0/CO[2]
                         net (fo=4, routed)           0.724     3.527    cache/TAGV[1].TAGV/RAM_reg_0[0]
    SLICE_X8Y135         LUT3 (Prop_lut3_I1_O)        0.302     3.829 r  cache/TAGV[1].TAGV/test_index[7]_i_12/O
                         net (fo=32, routed)          0.930     4.759    cache/WAY0[1].DATA_WAY0/cache_rhit_way1
    SLICE_X12Y143        LUT6 (Prop_lut6_I3_O)        0.328     5.087 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_52/O
                         net (fo=1, routed)           0.850     5.937    cache/WAY0[1].DATA_WAY0/cacheres[15]
    SLICE_X8Y143         LUT6 (Prop_lut6_I0_O)        0.124     6.061 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_17/O
                         net (fo=1, routed)           0.000     6.061    cache/WAY0[1].DATA_WAY0/test_index[7]_i_17_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.594 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.594    cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.823 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_4/CO[2]
                         net (fo=3, routed)           0.753     7.576    cache/TAGV[1].TAGV/CO[0]
    SLICE_X5Y138         LUT6 (Prop_lut6_I3_O)        0.310     7.886 r  cache/TAGV[1].TAGV/test_index[7]_i_1/O
                         net (fo=10, routed)          0.769     8.655    cache_n_5
    SLICE_X2Y133         FDRE                                         r  test_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.725    17.836    clk_g
    SLICE_X2Y133         FDRE                                         r  test_index_reg[1]/C
                         clock pessimism              0.618    18.454    
                         clock uncertainty           -0.084    18.370    
    SLICE_X2Y133         FDRE (Setup_fdre_C_CE)      -0.169    18.201    test_index_reg[1]
  -------------------------------------------------------------------
                         required time                         18.201    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  9.546    

Slack (MET) :             9.546ns  (required time - arrival time)
  Source:                 cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.207ns  (logic 5.166ns (50.612%)  route 5.041ns (49.388%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT6=4)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.164ns = ( 17.836 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.800    -1.552    cache/TAGV[1].TAGV/clk_out1
    RAMB18_X0Y51         RAMB18E1                                     r  cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.902 r  cache/TAGV[1].TAGV/RAM_reg/DOADO[3]
                         net (fo=1, routed)           1.014     1.917    cache/TAGV[1].TAGV/p_0_in[3]
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124     2.041 r  cache/TAGV[1].TAGV/RAM_reg_i_47__0/O
                         net (fo=1, routed)           0.000     2.041    cache/TAGV[1].TAGV/RAM_reg_i_47__0_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.574 r  cache/TAGV[1].TAGV/RAM_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.574    cache/TAGV[1].TAGV/RAM_reg_i_41_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.803 r  cache/TAGV[1].TAGV/RAM_reg_i_40__0/CO[2]
                         net (fo=4, routed)           0.724     3.527    cache/TAGV[1].TAGV/RAM_reg_0[0]
    SLICE_X8Y135         LUT3 (Prop_lut3_I1_O)        0.302     3.829 r  cache/TAGV[1].TAGV/test_index[7]_i_12/O
                         net (fo=32, routed)          0.930     4.759    cache/WAY0[1].DATA_WAY0/cache_rhit_way1
    SLICE_X12Y143        LUT6 (Prop_lut6_I3_O)        0.328     5.087 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_52/O
                         net (fo=1, routed)           0.850     5.937    cache/WAY0[1].DATA_WAY0/cacheres[15]
    SLICE_X8Y143         LUT6 (Prop_lut6_I0_O)        0.124     6.061 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_17/O
                         net (fo=1, routed)           0.000     6.061    cache/WAY0[1].DATA_WAY0/test_index[7]_i_17_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.594 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.594    cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.823 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_4/CO[2]
                         net (fo=3, routed)           0.753     7.576    cache/TAGV[1].TAGV/CO[0]
    SLICE_X5Y138         LUT6 (Prop_lut6_I3_O)        0.310     7.886 r  cache/TAGV[1].TAGV/test_index[7]_i_1/O
                         net (fo=10, routed)          0.769     8.655    cache_n_5
    SLICE_X2Y133         FDRE                                         r  test_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.725    17.836    clk_g
    SLICE_X2Y133         FDRE                                         r  test_index_reg[2]/C
                         clock pessimism              0.618    18.454    
                         clock uncertainty           -0.084    18.370    
    SLICE_X2Y133         FDRE (Setup_fdre_C_CE)      -0.169    18.201    test_index_reg[2]
  -------------------------------------------------------------------
                         required time                         18.201    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  9.546    

Slack (MET) :             9.546ns  (required time - arrival time)
  Source:                 cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.207ns  (logic 5.166ns (50.612%)  route 5.041ns (49.388%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT6=4)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.164ns = ( 17.836 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.800    -1.552    cache/TAGV[1].TAGV/clk_out1
    RAMB18_X0Y51         RAMB18E1                                     r  cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.902 r  cache/TAGV[1].TAGV/RAM_reg/DOADO[3]
                         net (fo=1, routed)           1.014     1.917    cache/TAGV[1].TAGV/p_0_in[3]
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124     2.041 r  cache/TAGV[1].TAGV/RAM_reg_i_47__0/O
                         net (fo=1, routed)           0.000     2.041    cache/TAGV[1].TAGV/RAM_reg_i_47__0_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.574 r  cache/TAGV[1].TAGV/RAM_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.574    cache/TAGV[1].TAGV/RAM_reg_i_41_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.803 r  cache/TAGV[1].TAGV/RAM_reg_i_40__0/CO[2]
                         net (fo=4, routed)           0.724     3.527    cache/TAGV[1].TAGV/RAM_reg_0[0]
    SLICE_X8Y135         LUT3 (Prop_lut3_I1_O)        0.302     3.829 r  cache/TAGV[1].TAGV/test_index[7]_i_12/O
                         net (fo=32, routed)          0.930     4.759    cache/WAY0[1].DATA_WAY0/cache_rhit_way1
    SLICE_X12Y143        LUT6 (Prop_lut6_I3_O)        0.328     5.087 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_52/O
                         net (fo=1, routed)           0.850     5.937    cache/WAY0[1].DATA_WAY0/cacheres[15]
    SLICE_X8Y143         LUT6 (Prop_lut6_I0_O)        0.124     6.061 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_17/O
                         net (fo=1, routed)           0.000     6.061    cache/WAY0[1].DATA_WAY0/test_index[7]_i_17_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.594 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.594    cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.823 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_4/CO[2]
                         net (fo=3, routed)           0.753     7.576    cache/TAGV[1].TAGV/CO[0]
    SLICE_X5Y138         LUT6 (Prop_lut6_I3_O)        0.310     7.886 r  cache/TAGV[1].TAGV/test_index[7]_i_1/O
                         net (fo=10, routed)          0.769     8.655    cache_n_5
    SLICE_X2Y133         FDRE                                         r  test_index_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.725    17.836    clk_g
    SLICE_X2Y133         FDRE                                         r  test_index_reg[4]/C
                         clock pessimism              0.618    18.454    
                         clock uncertainty           -0.084    18.370    
    SLICE_X2Y133         FDRE (Setup_fdre_C_CE)      -0.169    18.201    test_index_reg[4]
  -------------------------------------------------------------------
                         required time                         18.201    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  9.546    

Slack (MET) :             9.546ns  (required time - arrival time)
  Source:                 cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.207ns  (logic 5.166ns (50.612%)  route 5.041ns (49.388%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT6=4)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.164ns = ( 17.836 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.800    -1.552    cache/TAGV[1].TAGV/clk_out1
    RAMB18_X0Y51         RAMB18E1                                     r  cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.902 r  cache/TAGV[1].TAGV/RAM_reg/DOADO[3]
                         net (fo=1, routed)           1.014     1.917    cache/TAGV[1].TAGV/p_0_in[3]
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124     2.041 r  cache/TAGV[1].TAGV/RAM_reg_i_47__0/O
                         net (fo=1, routed)           0.000     2.041    cache/TAGV[1].TAGV/RAM_reg_i_47__0_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.574 r  cache/TAGV[1].TAGV/RAM_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.574    cache/TAGV[1].TAGV/RAM_reg_i_41_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.803 r  cache/TAGV[1].TAGV/RAM_reg_i_40__0/CO[2]
                         net (fo=4, routed)           0.724     3.527    cache/TAGV[1].TAGV/RAM_reg_0[0]
    SLICE_X8Y135         LUT3 (Prop_lut3_I1_O)        0.302     3.829 r  cache/TAGV[1].TAGV/test_index[7]_i_12/O
                         net (fo=32, routed)          0.930     4.759    cache/WAY0[1].DATA_WAY0/cache_rhit_way1
    SLICE_X12Y143        LUT6 (Prop_lut6_I3_O)        0.328     5.087 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_52/O
                         net (fo=1, routed)           0.850     5.937    cache/WAY0[1].DATA_WAY0/cacheres[15]
    SLICE_X8Y143         LUT6 (Prop_lut6_I0_O)        0.124     6.061 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_17/O
                         net (fo=1, routed)           0.000     6.061    cache/WAY0[1].DATA_WAY0/test_index[7]_i_17_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.594 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.594    cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.823 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_4/CO[2]
                         net (fo=3, routed)           0.753     7.576    cache/TAGV[1].TAGV/CO[0]
    SLICE_X5Y138         LUT6 (Prop_lut6_I3_O)        0.310     7.886 r  cache/TAGV[1].TAGV/test_index[7]_i_1/O
                         net (fo=10, routed)          0.769     8.655    cache_n_5
    SLICE_X2Y133         FDRE                                         r  test_index_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.725    17.836    clk_g
    SLICE_X2Y133         FDRE                                         r  test_index_reg[6]/C
                         clock pessimism              0.618    18.454    
                         clock uncertainty           -0.084    18.370    
    SLICE_X2Y133         FDRE (Setup_fdre_C_CE)      -0.169    18.201    test_index_reg[6]
  -------------------------------------------------------------------
                         required time                         18.201    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  9.546    

Slack (MET) :             9.554ns  (required time - arrival time)
  Source:                 cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.162ns  (logic 5.166ns (50.839%)  route 4.996ns (49.161%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT6=4)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 17.835 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.800    -1.552    cache/TAGV[1].TAGV/clk_out1
    RAMB18_X0Y51         RAMB18E1                                     r  cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.902 r  cache/TAGV[1].TAGV/RAM_reg/DOADO[3]
                         net (fo=1, routed)           1.014     1.917    cache/TAGV[1].TAGV/p_0_in[3]
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124     2.041 r  cache/TAGV[1].TAGV/RAM_reg_i_47__0/O
                         net (fo=1, routed)           0.000     2.041    cache/TAGV[1].TAGV/RAM_reg_i_47__0_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.574 r  cache/TAGV[1].TAGV/RAM_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.574    cache/TAGV[1].TAGV/RAM_reg_i_41_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.803 r  cache/TAGV[1].TAGV/RAM_reg_i_40__0/CO[2]
                         net (fo=4, routed)           0.724     3.527    cache/TAGV[1].TAGV/RAM_reg_0[0]
    SLICE_X8Y135         LUT3 (Prop_lut3_I1_O)        0.302     3.829 r  cache/TAGV[1].TAGV/test_index[7]_i_12/O
                         net (fo=32, routed)          0.930     4.759    cache/WAY0[1].DATA_WAY0/cache_rhit_way1
    SLICE_X12Y143        LUT6 (Prop_lut6_I3_O)        0.328     5.087 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_52/O
                         net (fo=1, routed)           0.850     5.937    cache/WAY0[1].DATA_WAY0/cacheres[15]
    SLICE_X8Y143         LUT6 (Prop_lut6_I0_O)        0.124     6.061 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_17/O
                         net (fo=1, routed)           0.000     6.061    cache/WAY0[1].DATA_WAY0/test_index[7]_i_17_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.594 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.594    cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.823 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_4/CO[2]
                         net (fo=3, routed)           0.753     7.576    cache/TAGV[1].TAGV/CO[0]
    SLICE_X5Y138         LUT6 (Prop_lut6_I3_O)        0.310     7.886 r  cache/TAGV[1].TAGV/test_index[7]_i_1/O
                         net (fo=10, routed)          0.724     8.610    cache_n_5
    SLICE_X4Y133         FDRE                                         r  test_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.724    17.835    clk_g
    SLICE_X4Y133         FDRE                                         r  test_index_reg[0]/C
                         clock pessimism              0.618    18.453    
                         clock uncertainty           -0.084    18.369    
    SLICE_X4Y133         FDRE (Setup_fdre_C_CE)      -0.205    18.164    test_index_reg[0]
  -------------------------------------------------------------------
                         required time                         18.164    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  9.554    

Slack (MET) :             9.610ns  (required time - arrival time)
  Source:                 cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.144ns  (logic 5.166ns (50.925%)  route 4.978ns (49.075%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT6=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 17.837 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.800    -1.552    cache/TAGV[1].TAGV/clk_out1
    RAMB18_X0Y51         RAMB18E1                                     r  cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.902 r  cache/TAGV[1].TAGV/RAM_reg/DOADO[3]
                         net (fo=1, routed)           1.014     1.917    cache/TAGV[1].TAGV/p_0_in[3]
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124     2.041 r  cache/TAGV[1].TAGV/RAM_reg_i_47__0/O
                         net (fo=1, routed)           0.000     2.041    cache/TAGV[1].TAGV/RAM_reg_i_47__0_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.574 r  cache/TAGV[1].TAGV/RAM_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.574    cache/TAGV[1].TAGV/RAM_reg_i_41_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.803 r  cache/TAGV[1].TAGV/RAM_reg_i_40__0/CO[2]
                         net (fo=4, routed)           0.724     3.527    cache/TAGV[1].TAGV/RAM_reg_0[0]
    SLICE_X8Y135         LUT3 (Prop_lut3_I1_O)        0.302     3.829 r  cache/TAGV[1].TAGV/test_index[7]_i_12/O
                         net (fo=32, routed)          0.930     4.759    cache/WAY0[1].DATA_WAY0/cache_rhit_way1
    SLICE_X12Y143        LUT6 (Prop_lut6_I3_O)        0.328     5.087 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_52/O
                         net (fo=1, routed)           0.850     5.937    cache/WAY0[1].DATA_WAY0/cacheres[15]
    SLICE_X8Y143         LUT6 (Prop_lut6_I0_O)        0.124     6.061 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_17/O
                         net (fo=1, routed)           0.000     6.061    cache/WAY0[1].DATA_WAY0/test_index[7]_i_17_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.594 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.594    cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.823 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_4/CO[2]
                         net (fo=3, routed)           0.753     7.576    cache/TAGV[1].TAGV/CO[0]
    SLICE_X5Y138         LUT6 (Prop_lut6_I3_O)        0.310     7.886 r  cache/TAGV[1].TAGV/test_index[7]_i_1/O
                         net (fo=10, routed)          0.706     8.593    cache_n_5
    SLICE_X2Y134         FDRE                                         r  test_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.726    17.837    clk_g
    SLICE_X2Y134         FDRE                                         r  test_index_reg[3]/C
                         clock pessimism              0.618    18.455    
                         clock uncertainty           -0.084    18.371    
    SLICE_X2Y134         FDRE (Setup_fdre_C_CE)      -0.169    18.202    test_index_reg[3]
  -------------------------------------------------------------------
                         required time                         18.202    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                  9.610    

Slack (MET) :             9.610ns  (required time - arrival time)
  Source:                 cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.144ns  (logic 5.166ns (50.925%)  route 4.978ns (49.075%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT6=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 17.837 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.800    -1.552    cache/TAGV[1].TAGV/clk_out1
    RAMB18_X0Y51         RAMB18E1                                     r  cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.902 r  cache/TAGV[1].TAGV/RAM_reg/DOADO[3]
                         net (fo=1, routed)           1.014     1.917    cache/TAGV[1].TAGV/p_0_in[3]
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124     2.041 r  cache/TAGV[1].TAGV/RAM_reg_i_47__0/O
                         net (fo=1, routed)           0.000     2.041    cache/TAGV[1].TAGV/RAM_reg_i_47__0_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.574 r  cache/TAGV[1].TAGV/RAM_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.574    cache/TAGV[1].TAGV/RAM_reg_i_41_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.803 r  cache/TAGV[1].TAGV/RAM_reg_i_40__0/CO[2]
                         net (fo=4, routed)           0.724     3.527    cache/TAGV[1].TAGV/RAM_reg_0[0]
    SLICE_X8Y135         LUT3 (Prop_lut3_I1_O)        0.302     3.829 r  cache/TAGV[1].TAGV/test_index[7]_i_12/O
                         net (fo=32, routed)          0.930     4.759    cache/WAY0[1].DATA_WAY0/cache_rhit_way1
    SLICE_X12Y143        LUT6 (Prop_lut6_I3_O)        0.328     5.087 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_52/O
                         net (fo=1, routed)           0.850     5.937    cache/WAY0[1].DATA_WAY0/cacheres[15]
    SLICE_X8Y143         LUT6 (Prop_lut6_I0_O)        0.124     6.061 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_17/O
                         net (fo=1, routed)           0.000     6.061    cache/WAY0[1].DATA_WAY0/test_index[7]_i_17_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.594 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.594    cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.823 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_4/CO[2]
                         net (fo=3, routed)           0.753     7.576    cache/TAGV[1].TAGV/CO[0]
    SLICE_X5Y138         LUT6 (Prop_lut6_I3_O)        0.310     7.886 r  cache/TAGV[1].TAGV/test_index[7]_i_1/O
                         net (fo=10, routed)          0.706     8.593    cache_n_5
    SLICE_X2Y134         FDRE                                         r  test_index_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.726    17.837    clk_g
    SLICE_X2Y134         FDRE                                         r  test_index_reg[7]/C
                         clock pessimism              0.618    18.455    
                         clock uncertainty           -0.084    18.371    
    SLICE_X2Y134         FDRE (Setup_fdre_C_CE)      -0.169    18.202    test_index_reg[7]
  -------------------------------------------------------------------
                         required time                         18.202    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                  9.610    

Slack (MET) :             9.741ns  (required time - arrival time)
  Source:                 cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            new_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.213ns  (logic 5.290ns (51.796%)  route 4.923ns (48.204%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( 17.839 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.800    -1.552    cache/TAGV[1].TAGV/clk_out1
    RAMB18_X0Y51         RAMB18E1                                     r  cache/TAGV[1].TAGV/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.902 r  cache/TAGV[1].TAGV/RAM_reg/DOADO[3]
                         net (fo=1, routed)           1.014     1.917    cache/TAGV[1].TAGV/p_0_in[3]
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124     2.041 r  cache/TAGV[1].TAGV/RAM_reg_i_47__0/O
                         net (fo=1, routed)           0.000     2.041    cache/TAGV[1].TAGV/RAM_reg_i_47__0_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.574 r  cache/TAGV[1].TAGV/RAM_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.574    cache/TAGV[1].TAGV/RAM_reg_i_41_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.803 r  cache/TAGV[1].TAGV/RAM_reg_i_40__0/CO[2]
                         net (fo=4, routed)           0.724     3.527    cache/TAGV[1].TAGV/RAM_reg_0[0]
    SLICE_X8Y135         LUT3 (Prop_lut3_I1_O)        0.302     3.829 r  cache/TAGV[1].TAGV/test_index[7]_i_12/O
                         net (fo=32, routed)          0.930     4.759    cache/WAY0[1].DATA_WAY0/cache_rhit_way1
    SLICE_X12Y143        LUT6 (Prop_lut6_I3_O)        0.328     5.087 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_52/O
                         net (fo=1, routed)           0.850     5.937    cache/WAY0[1].DATA_WAY0/cacheres[15]
    SLICE_X8Y143         LUT6 (Prop_lut6_I0_O)        0.124     6.061 r  cache/WAY0[1].DATA_WAY0/test_index[7]_i_17/O
                         net (fo=1, routed)           0.000     6.061    cache/WAY0[1].DATA_WAY0/test_index[7]_i_17_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.594 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.594    cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_8_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.823 r  cache/WAY0[1].DATA_WAY0/test_index_reg[7]_i_4/CO[2]
                         net (fo=3, routed)           0.940     7.763    cache/TAGV[1].TAGV/CO[0]
    SLICE_X5Y138         LUT6 (Prop_lut6_I2_O)        0.310     8.073 r  cache/TAGV[1].TAGV/new_state_i_4/O
                         net (fo=1, routed)           0.465     8.538    cache/TAGV[1].TAGV/read_round_finish
    SLICE_X4Y138         LUT3 (Prop_lut3_I2_O)        0.124     8.662 r  cache/TAGV[1].TAGV/new_state_i_1/O
                         net (fo=1, routed)           0.000     8.662    cache_n_6
    SLICE_X4Y138         FDRE                                         r  new_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         1.728    17.839    clk_g
    SLICE_X4Y138         FDRE                                         r  new_state_reg/C
                         clock pessimism              0.618    18.457    
                         clock uncertainty           -0.084    18.373    
    SLICE_X4Y138         FDRE (Setup_fdre_C_D)        0.029    18.402    new_state_reg
  -------------------------------------------------------------------
                         required time                         18.402    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  9.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 counter_j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_j_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.716%)  route 0.080ns (36.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.949ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.651    -0.709    clk_g
    SLICE_X7Y137         FDRE                                         r  counter_j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  counter_j_reg[0]/Q
                         net (fo=39, routed)          0.080    -0.488    in_offset[2]
    SLICE_X7Y137         FDRE                                         r  counter_j_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.924    -0.949    clk_g
    SLICE_X7Y137         FDRE                                         r  counter_j_reg[0]/C
                         clock pessimism              0.240    -0.709    
    SLICE_X7Y137         FDRE (Hold_fdre_C_D)         0.070    -0.639    counter_j_reg[0]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cache/uncache/axi_raddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_index_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.281%)  route 0.119ns (45.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.651    -0.709    cache/uncache/clk_out1
    SLICE_X3Y136         FDRE                                         r  cache/uncache/axi_raddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  cache/uncache/axi_raddr_reg[11]/Q
                         net (fo=1, routed)           0.119    -0.449    rd_addr[11]
    SLICE_X4Y136         FDRE                                         r  rd_index_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.923    -0.950    clk_g
    SLICE_X4Y136         FDRE                                         r  rd_index_r_reg[7]/C
                         clock pessimism              0.279    -0.671    
    SLICE_X4Y136         FDRE (Hold_fdre_C_D)         0.070    -0.601    rd_index_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 cache/uncache/axi_raddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_index_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.949ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.651    -0.709    cache/uncache/clk_out1
    SLICE_X3Y134         FDRE                                         r  cache/uncache/axi_raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  cache/uncache/axi_raddr_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.467    rd_addr[4]
    SLICE_X1Y135         FDRE                                         r  rd_index_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.924    -0.949    clk_g
    SLICE_X1Y135         FDRE                                         r  rd_index_r_reg[0]/C
                         clock pessimism              0.255    -0.694    
    SLICE_X1Y135         FDRE (Hold_fdre_C_D)         0.070    -0.624    rd_index_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 counter_j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_j_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.116%)  route 0.082ns (36.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.652    -0.708    clk_g
    SLICE_X5Y139         FDRE                                         r  counter_j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.567 r  counter_j_reg[1]/Q
                         net (fo=39, routed)          0.082    -0.485    in_offset[3]
    SLICE_X5Y139         FDRE                                         r  counter_j_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.926    -0.947    clk_g
    SLICE_X5Y139         FDRE                                         r  counter_j_reg[1]/C
                         clock pessimism              0.239    -0.708    
    SLICE_X5Y139         FDRE (Hold_fdre_C_D)         0.066    -0.642    counter_j_reg[1]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 cache/uncache/axi_raddr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_tag_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.137%)  route 0.110ns (43.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.652    -0.708    cache/uncache/clk_out1
    SLICE_X3Y137         FDRE                                         r  cache/uncache/axi_raddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.567 r  cache/uncache/axi_raddr_reg[14]/Q
                         net (fo=1, routed)           0.110    -0.457    rd_addr[14]
    SLICE_X2Y138         FDRE                                         r  rd_tag_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.927    -0.946    clk_g
    SLICE_X2Y138         FDRE                                         r  rd_tag_r_reg[2]/C
                         clock pessimism              0.255    -0.691    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.076    -0.615    rd_tag_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 cache/uncache/cache_miss_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/uncache/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.949ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.651    -0.709    cache/uncache/clk_out1
    SLICE_X7Y137         FDRE                                         r  cache/uncache/cache_miss_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  cache/uncache/cache_miss_r_reg/Q
                         net (fo=3, routed)           0.109    -0.459    cache/uncache/cache_miss_r_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I5_O)        0.045    -0.414 r  cache/uncache/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.414    cache/uncache/cnt[1]_i_1_n_0
    SLICE_X6Y137         FDRE                                         r  cache/uncache/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.924    -0.949    cache/uncache/clk_out1
    SLICE_X6Y137         FDRE                                         r  cache/uncache/cnt_reg[1]/C
                         clock pessimism              0.253    -0.696    
    SLICE_X6Y137         FDRE (Hold_fdre_C_D)         0.120    -0.576    cache/uncache/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cache/uncache/cache_miss_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/uncache/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.949ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.651    -0.709    cache/uncache/clk_out1
    SLICE_X7Y137         FDRE                                         r  cache/uncache/cache_miss_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  cache/uncache/cache_miss_r_reg/Q
                         net (fo=3, routed)           0.113    -0.455    cache/uncache/cache_miss_r_0
    SLICE_X6Y137         LUT5 (Prop_lut5_I4_O)        0.045    -0.410 r  cache/uncache/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.410    cache/uncache/cnt[0]_i_1_n_0
    SLICE_X6Y137         FDRE                                         r  cache/uncache/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.924    -0.949    cache/uncache/clk_out1
    SLICE_X6Y137         FDRE                                         r  cache/uncache/cnt_reg[0]/C
                         clock pessimism              0.253    -0.696    
    SLICE_X6Y137         FDRE (Hold_fdre_C_D)         0.121    -0.575    cache/uncache/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cache/tag_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/TAGV[0].TAGV/RAM_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.663%)  route 0.369ns (72.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.653    -0.707    cache/clk_out1
    SLICE_X5Y140         FDRE                                         r  cache/tag_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.566 r  cache/tag_r_reg[15]/Q
                         net (fo=5, routed)           0.369    -0.197    cache/TAGV[0].TAGV/Q[15]
    RAMB18_X0Y53         RAMB18E1                                     r  cache/TAGV[0].TAGV/RAM_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.934    -0.939    cache/TAGV[0].TAGV/clk_out1
    RAMB18_X0Y53         RAMB18E1                                     r  cache/TAGV[0].TAGV/RAM_reg/CLKARDCLK
                         clock pessimism              0.279    -0.660    
    RAMB18_X0Y53         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296    -0.364    cache/TAGV[0].TAGV/RAM_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 cache/uncache/rpl_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/cache_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.838%)  route 0.136ns (49.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.625    -0.735    cache/uncache/clk_out1
    SLICE_X9Y139         FDRE                                         r  cache/uncache/rpl_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  cache/uncache/rpl_data_reg[9]/Q
                         net (fo=3, routed)           0.136    -0.458    cache/replace_data[9]
    SLICE_X11Y138        FDRE                                         r  cache/cache_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.897    -0.976    cache/clk_out1
    SLICE_X11Y138        FDRE                                         r  cache/cache_rdata_reg[9]/C
                         clock pessimism              0.279    -0.697    
    SLICE_X11Y138        FDRE (Hold_fdre_C_D)         0.072    -0.625    cache/cache_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 cache/uncache/rpl_data_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/cache_rdata_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.969%)  route 0.125ns (47.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.623    -0.737    cache/uncache/clk_out1
    SLICE_X9Y136         FDRE                                         r  cache/uncache/rpl_data_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.596 r  cache/uncache/rpl_data_reg[104]/Q
                         net (fo=3, routed)           0.125    -0.471    cache/replace_data[104]
    SLICE_X10Y135        FDRE                                         r  cache/cache_rdata_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=619, routed)         0.894    -0.979    cache/clk_out1
    SLICE_X10Y135        FDRE                                         r  cache/cache_rdata_reg[104]/C
                         clock pessimism              0.279    -0.700    
    SLICE_X10Y135        FDRE (Hold_fdre_C_D)         0.059    -0.641    cache/cache_rdata_reg[104]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y54     cache/WAY1[1].DATA_WAY1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y54     cache/WAY1[1].DATA_WAY1/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y55     cache/WAY1[3].DATA_WAY1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y55     cache/WAY1[3].DATA_WAY1/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y57     cache/WAY0[3].DATA_WAY0/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y57     cache/WAY0[3].DATA_WAY0/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y56     cache/WAY0[0].DATA_WAY0/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y56     cache/WAY0[0].DATA_WAY0/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y56     cache/WAY1[0].DATA_WAY1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y56     cache/WAY1[0].DATA_WAY1/RAM_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y140    cache/cache_rdata_reg[34]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y139    cache/cache_rdata_reg[35]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y144    cache/cache_rdata_reg[36]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y144    cache/cache_rdata_reg[36]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y145    cache/cache_rdata_reg[37]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y145    cache/cache_rdata_reg[37]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y146    cache/cache_rdata_reg[38]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y146    cache/cache_rdata_reg[38]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y146    cache/cache_rdata_reg[39]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y146    cache/cache_rdata_reg[39]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y140    cache/cache_rdata_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y139    cache/cache_rdata_reg[35]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y144    cache/cache_rdata_reg[36]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y145    cache/cache_rdata_reg[37]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y146    cache/cache_rdata_reg[38]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y146    cache/cache_rdata_reg[39]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y139    cache/cache_rdata_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y135    cache/cache_rdata_reg[40]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y138    cache/cache_rdata_reg[41]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y140    cache/cache_rdata_reg[42]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBOUT



