// Seed: 4167983525
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    input wor   id_1,
    input tri0  id_2,
    input tri   id_3
);
  genvar id_5;
  always id_5 <= #1 1 === 1;
  wor id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_6 = id_3 - 1;
endmodule
module module_2 (
    input tri id_0,
    input wire id_1,
    input wire id_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply1 id_5
    , id_13,
    input wire id_6,
    input tri1 id_7,
    output tri id_8,
    input tri0 id_9,
    input tri id_10,
    input supply1 id_11
);
  assign {1, 1, id_2} = 1;
  wire id_14, id_15;
  assign id_8 = id_2;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14
  );
endmodule
