# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do path_planner_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner {F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:46 on Jan 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner" F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v 
# -- Compiling module path_planner
# ** Warning: F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v(106): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	path_planner
# End time: 16:27:46 on Jan 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/simulation/modelsim {F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/simulation/modelsim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:46 on Jan 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/simulation/modelsim" F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/simulation/modelsim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:27:46 on Jan 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 16:27:46 on Jan 29,2023
# Loading work.tb
# Loading work.path_planner
# ** Warning: (vsim-3017) F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/simulation/modelsim/tb.v(19): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut File: F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/path_planner.v
# ** Warning: (vsim-3722) F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/simulation/modelsim/tb.v(19): [TFMPC] - Missing connection for port 'direction'.
# ** Warning: (vsim-3722) F:/eyrc22_SB_2999/Task2/SB#2999_Task2C/path_planner/simulation/modelsim/tb.v(19): [TFMPC] - Missing connection for port 'direction_index'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 12000 ps
# No errors encountered, congratulations!
# End time: 16:29:45 on Jan 29,2023, Elapsed time: 0:01:59
# Errors: 0, Warnings: 3
