// Seed: 3129574481
module module_0 (
    output supply1 id_0
);
  parameter id_2 = 1;
  wire id_3;
  assign id_3 = id_2(-1'b0);
  assign id_0 = 1;
  always $signed(53);
  ;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd52
) (
    input  tri  id_0,
    output tri0 id_1,
    output tri  id_2,
    output wire id_3,
    output tri  id_4,
    output wire id_5,
    input  wor  id_6,
    output tri1 id_7,
    input  tri0 id_8,
    input  tri  id_9,
    output wand _id_10,
    input  tri  id_11,
    input  tri0 id_12,
    input  tri  id_13,
    output wor  id_14,
    input  wand id_15
);
  assign id_5 = id_0;
  supply1 id_17 = 1'b0;
  logic [-1 'h0 : -1] \id_18 [id_10 : -1];
  ;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
endmodule
