Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec 13 18:45:29 2022
| Host         : DESKTOP-L7GJSHI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
| Design       : XADCdemo
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             164 |           74 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             110 |           48 |
| Yes          | No                    | No                     |              13 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              74 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------+-------------------------+------------------+----------------+--------------+
|      Clock Signal     |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-------------------------+-------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG  | XLXI_7/drdy_out         | LED[1]_i_1_n_0          |                1 |              1 |         1.00 |
|  segment1/XLXI_47/CLK |                         |                         |                2 |              3 |         1.50 |
|  CLK100MHZ_IBUF_BUFG  | XLXI_7/drdy_out         | LED[7]_i_1_n_0          |                1 |              3 |         3.00 |
|  clk_d                |                         | t/hc/v_count_reg[9]     |                1 |              4 |         4.00 |
|  t/pm/p_1_in          | t/pm/collision0         |                         |                5 |              6 |         1.20 |
|  t/vc/CLK             |                         |                         |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG  | XLXI_7/drdy_out         |                         |                2 |              7 |         3.50 |
|  clk_d                |                         | t/red[3]_i_1_n_0        |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG  | dig3[3]_i_2_n_0         | dig3                    |               11 |             14 |         1.27 |
|  t/g/div_reg[3]_0[0]  |                         |                         |                6 |             18 |         3.00 |
|  t/pm/p_1_in          |                         |                         |                6 |             20 |         3.33 |
|  CLK100MHZ_IBUF_BUFG  |                         | sw                      |                8 |             32 |         4.00 |
|  clk_d                |                         |                         |               29 |             41 |         1.41 |
|  clk_d                | t/vc/v_count[9]_i_2_n_0 | t/vc/v_count[9]_i_1_n_0 |               27 |             56 |         2.07 |
|  clk_d                |                         | t/hc/h_count[9]_i_1_n_0 |               37 |             66 |         1.78 |
|  CLK100MHZ_IBUF_BUFG  |                         |                         |               29 |             76 |         2.62 |
+-----------------------+-------------------------+-------------------------+------------------+----------------+--------------+


