[14:08:46.885] <TB2>     INFO: *** Welcome to pxar ***
[14:08:46.885] <TB2>     INFO: *** Today: 2016/03/03
[14:08:46.892] <TB2>     INFO: *** Version: b2a7-dirty
[14:08:46.892] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C15.dat
[14:08:46.892] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:08:46.893] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//defaultMaskFile.dat
[14:08:46.893] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters_C15.dat
[14:08:46.969] <TB2>     INFO:         clk: 4
[14:08:46.969] <TB2>     INFO:         ctr: 4
[14:08:46.969] <TB2>     INFO:         sda: 19
[14:08:46.969] <TB2>     INFO:         tin: 9
[14:08:46.969] <TB2>     INFO:         level: 15
[14:08:46.969] <TB2>     INFO:         triggerdelay: 0
[14:08:46.969] <TB2>    QUIET: Instanciating API for pxar v1.9.0+785~g1267d37
[14:08:46.969] <TB2>     INFO: Log level: DEBUG
[14:08:46.977] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:08:46.986] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:08:46.989] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:08:46.991] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:08:48.550] <TB2>     INFO: DUT info: 
[14:08:48.550] <TB2>     INFO: The DUT currently contains the following objects:
[14:08:48.550] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:08:48.550] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:08:48.550] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:08:48.550] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:08:48.550] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:48.550] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:48.550] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:48.550] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:48.550] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:48.551] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:48.551] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:48.551] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:48.551] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:48.551] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:48.551] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:48.551] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:48.551] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:48.551] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:48.551] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:48.551] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:08:48.551] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:08:48.552] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:08:48.553] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:08:48.554] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:08:48.556] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30138368
[14:08:48.556] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1475a00
[14:08:48.556] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x124a7e0
[14:08:48.556] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fd8b9d94010
[14:08:48.556] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fd8bffff510
[14:08:48.556] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30203904 fPxarMemory = 0x7fd8b9d94010
[14:08:48.557] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373mA
[14:08:48.558] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 464.7mA
[14:08:48.558] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.5 C
[14:08:48.558] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:08:48.959] <TB2>     INFO: enter 'restricted' command line mode
[14:08:48.959] <TB2>     INFO: enter test to run
[14:08:48.960] <TB2>     INFO:   test: FPIXTest no parameter change
[14:08:48.960] <TB2>     INFO:   running: fpixtest
[14:08:48.960] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:08:48.963] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:08:48.963] <TB2>     INFO: ######################################################################
[14:08:48.963] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:08:48.963] <TB2>     INFO: ######################################################################
[14:08:48.966] <TB2>     INFO: ######################################################################
[14:08:48.966] <TB2>     INFO: PixTestPretest::doTest()
[14:08:48.966] <TB2>     INFO: ######################################################################
[14:08:48.969] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:48.969] <TB2>     INFO:    PixTestPretest::programROC() 
[14:08:48.969] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:06.987] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:09:06.987] <TB2>     INFO: IA differences per ROC:  18.5 17.7 19.3 19.3 19.3 19.3 17.7 19.3 18.5 19.3 16.1 18.5 17.7 19.3 18.5 19.3
[14:09:07.054] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:07.055] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:09:07.055] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:07.158] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[14:09:07.260] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.1188 mA
[14:09:07.360] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  83 Ia 24.7188 mA
[14:09:07.461] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 23.9188 mA
[14:09:07.562] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.3188 mA
[14:09:07.663] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  88 Ia 24.7188 mA
[14:09:07.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  85 Ia 24.7188 mA
[14:09:07.865] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  82 Ia 23.9188 mA
[14:09:07.967] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.9188 mA
[14:09:08.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.9188 mA
[14:09:08.169] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.7188 mA
[14:09:08.270] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  75 Ia 23.9188 mA
[14:09:08.372] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.9188 mA
[14:09:08.473] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.1188 mA
[14:09:08.574] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  83 Ia 23.9188 mA
[14:09:08.676] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.9188 mA
[14:09:08.777] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.1188 mA
[14:09:08.878] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  83 Ia 24.7188 mA
[14:09:08.978] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  80 Ia 23.1188 mA
[14:09:09.079] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  85 Ia 24.7188 mA
[14:09:09.180] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  82 Ia 23.9188 mA
[14:09:09.282] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.9188 mA
[14:09:09.383] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 20.7188 mA
[14:09:09.484] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  98 Ia 24.7188 mA
[14:09:09.585] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  95 Ia 24.7188 mA
[14:09:09.686] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  92 Ia 23.1188 mA
[14:09:09.786] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  97 Ia 24.7188 mA
[14:09:09.887] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  94 Ia 23.9188 mA
[14:09:09.988] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.1188 mA
[14:09:10.089] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  83 Ia 24.7188 mA
[14:09:10.189] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 23.9188 mA
[14:09:10.290] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.3188 mA
[14:09:10.391] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  88 Ia 23.9188 mA
[14:09:10.492] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.7188 mA
[14:09:10.593] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  75 Ia 23.9188 mA
[14:09:10.695] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.1188 mA
[14:09:10.796] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  83 Ia 24.7188 mA
[14:09:10.896] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  80 Ia 23.9188 mA
[14:09:10.997] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.1188 mA
[14:09:11.098] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  83 Ia 24.7188 mA
[14:09:11.201] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 23.9188 mA
[14:09:11.234] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[14:09:11.235] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  82
[14:09:11.235] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[14:09:11.235] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[14:09:11.235] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  75
[14:09:11.235] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[14:09:11.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  83
[14:09:11.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[14:09:11.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  82
[14:09:11.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  78
[14:09:11.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  94
[14:09:11.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  80
[14:09:11.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  88
[14:09:11.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  75
[14:09:11.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  80
[14:09:11.237] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  80
[14:09:13.077] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 385.9 mA = 24.1188 mA/ROC
[14:09:13.077] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  19.3  20.1  19.3  19.3  19.3  20.1  20.1  19.3  19.3  20.1  20.1  20.1  19.3  19.3  20.1
[14:09:13.109] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:13.109] <TB2>     INFO:    PixTestPretest::findTiming() 
[14:09:13.109] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:13.109] <TB2>     INFO: PixTestCmd::init()
[14:09:13.109] <TB2>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[14:09:13.703] <TB2>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[14:10:46.744] <TB2>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[14:10:46.772] <TB2>     INFO: TBM phases:  160MHz: 7, 400MHz: 2, TBM delays: ROC(0/1):5, header/trailer: 1, token: 1
[14:10:46.772] <TB2>     INFO: (success/tries = 100/100), width = 4
[14:10:46.772] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0xe8 to 0xe8
[14:10:46.772] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xed to 0xed
[14:10:46.772] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xed to 0xed
[14:10:46.772] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[14:10:46.772] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[14:10:46.775] <TB2>     INFO:    ----------------------------------------------------------------------
[14:10:46.775] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:10:46.775] <TB2>     INFO:    ----------------------------------------------------------------------
[14:10:46.912] <TB2>     INFO: Expecting 231680 events.
[14:10:51.522] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[14:10:51.524] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[14:10:54.226] <TB2>     INFO: 231680 events read in total (6599ms).
[14:10:54.230] <TB2>     INFO: Test took 7452ms.
[14:10:54.571] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 80 and Delta(CalDel) = 63
[14:10:54.575] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 92 and Delta(CalDel) = 64
[14:10:54.579] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 97 and Delta(CalDel) = 63
[14:10:54.582] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 108 and Delta(CalDel) = 60
[14:10:54.586] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 92 and Delta(CalDel) = 59
[14:10:54.590] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 104 and Delta(CalDel) = 60
[14:10:54.594] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 111 and Delta(CalDel) = 61
[14:10:54.598] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 114 and Delta(CalDel) = 58
[14:10:54.602] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 105 and Delta(CalDel) = 64
[14:10:54.605] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 107 and Delta(CalDel) = 62
[14:10:54.609] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 108 and Delta(CalDel) = 62
[14:10:54.614] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 84 and Delta(CalDel) = 60
[14:10:54.618] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 105 and Delta(CalDel) = 62
[14:10:54.621] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 97 and Delta(CalDel) = 62
[14:10:54.626] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 104 and Delta(CalDel) = 65
[14:10:54.630] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 100 and Delta(CalDel) = 63
[14:10:54.671] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:10:54.705] <TB2>     INFO:    ----------------------------------------------------------------------
[14:10:54.706] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:10:54.706] <TB2>     INFO:    ----------------------------------------------------------------------
[14:10:54.842] <TB2>     INFO: Expecting 231680 events.
[14:11:03.087] <TB2>     INFO: 231680 events read in total (7531ms).
[14:11:03.091] <TB2>     INFO: Test took 8381ms.
[14:11:03.113] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[14:11:03.430] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 32
[14:11:03.434] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31.5
[14:11:03.437] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[14:11:03.441] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 29
[14:11:03.444] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30.5
[14:11:03.448] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 30
[14:11:03.451] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 118 +/- 29
[14:11:03.454] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31.5
[14:11:03.458] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31.5
[14:11:03.461] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 31
[14:11:03.465] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[14:11:03.468] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[14:11:03.472] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[14:11:03.476] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[14:11:03.479] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31.5
[14:11:03.515] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:11:03.515] <TB2>     INFO: CalDel:      146   146   140   129   119   125   119   118   138   144   131   132   135   137   143   137
[14:11:03.515] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:11:03.519] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C0.dat
[14:11:03.519] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C1.dat
[14:11:03.519] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C2.dat
[14:11:03.519] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C3.dat
[14:11:03.520] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C4.dat
[14:11:03.520] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C5.dat
[14:11:03.520] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C6.dat
[14:11:03.520] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C7.dat
[14:11:03.520] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C8.dat
[14:11:03.520] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C9.dat
[14:11:03.521] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C10.dat
[14:11:03.521] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C11.dat
[14:11:03.521] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C12.dat
[14:11:03.521] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C13.dat
[14:11:03.521] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C14.dat
[14:11:03.521] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C15.dat
[14:11:03.521] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:11:03.521] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:11:03.521] <TB2>     INFO: PixTestPretest::doTest() done, duration: 134 seconds
[14:11:03.521] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:11:03.582] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:11:03.582] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:11:03.585] <TB2>     INFO: ######################################################################
[14:11:03.585] <TB2>     INFO: PixTestAlive::doTest()
[14:11:03.585] <TB2>     INFO: ######################################################################
[14:11:03.587] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:03.587] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:11:03.588] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:03.589] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:11:03.938] <TB2>     INFO: Expecting 41600 events.
[14:11:08.016] <TB2>     INFO: 41600 events read in total (3363ms).
[14:11:08.017] <TB2>     INFO: Test took 4428ms.
[14:11:08.025] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:08.025] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:11:08.025] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:11:08.402] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:11:08.402] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:11:08.403] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:11:08.406] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:08.406] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:11:08.406] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:08.407] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:11:08.760] <TB2>     INFO: Expecting 41600 events.
[14:11:11.723] <TB2>     INFO: 41600 events read in total (2247ms).
[14:11:11.723] <TB2>     INFO: Test took 3316ms.
[14:11:11.723] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:11.723] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:11:11.723] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:11:11.724] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:11:12.134] <TB2>     INFO: PixTestAlive::maskTest() done
[14:11:12.134] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:11:12.137] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:12.137] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:11:12.137] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:12.139] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:11:12.481] <TB2>     INFO: Expecting 41600 events.
[14:11:16.583] <TB2>     INFO: 41600 events read in total (3387ms).
[14:11:16.584] <TB2>     INFO: Test took 4445ms.
[14:11:16.592] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:16.592] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:11:16.592] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:11:16.962] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:11:16.962] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:11:16.962] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:11:16.962] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:11:16.970] <TB2>     INFO: ######################################################################
[14:11:16.970] <TB2>     INFO: PixTestTrim::doTest()
[14:11:16.970] <TB2>     INFO: ######################################################################
[14:11:16.974] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:16.974] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:11:16.974] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:17.055] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:11:17.055] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:11:17.108] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:17.108] <TB2>     INFO:     run 1 of 1
[14:11:17.108] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:17.451] <TB2>     INFO: Expecting 5025280 events.
[14:12:02.739] <TB2>     INFO: 1401672 events read in total (44574ms).
[14:12:47.066] <TB2>     INFO: 2790560 events read in total (88901ms).
[14:13:31.617] <TB2>     INFO: 4186600 events read in total (133452ms).
[14:13:57.572] <TB2>     INFO: 5025280 events read in total (159407ms).
[14:13:57.614] <TB2>     INFO: Test took 160506ms.
[14:13:57.673] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:57.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:59.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:00.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:01.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:03.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:04.650] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:05.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:07.407] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:08.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:10.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:11.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:13.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:14.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:15.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:17.104] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:18.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:19.835] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 209911808
[14:14:19.839] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.8737 minThrLimit = 88.852 minThrNLimit = 112.174 -> result = 88.8737 -> 88
[14:14:19.839] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1448 minThrLimit = 87.1415 minThrNLimit = 108.482 -> result = 87.1448 -> 87
[14:14:19.840] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.8153 minThrLimit = 94.799 minThrNLimit = 120.961 -> result = 94.8153 -> 94
[14:14:19.840] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.051 minThrLimit = 101.05 minThrNLimit = 125.612 -> result = 101.051 -> 101
[14:14:19.840] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.097 minThrLimit = 106.089 minThrNLimit = 130.978 -> result = 106.097 -> 106
[14:14:19.841] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8558 minThrLimit = 93.8556 minThrNLimit = 116.099 -> result = 93.8558 -> 93
[14:14:19.841] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.627 minThrLimit = 104.624 minThrNLimit = 131.07 -> result = 104.627 -> 104
[14:14:19.842] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 110.269 minThrLimit = 110.235 minThrNLimit = 140.251 -> result = 110.269 -> 110
[14:14:19.842] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.714 minThrLimit = 99.6821 minThrNLimit = 125.653 -> result = 99.714 -> 99
[14:14:19.842] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.6284 minThrLimit = 98.614 minThrNLimit = 124.542 -> result = 98.6284 -> 98
[14:14:19.843] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8005 minThrLimit = 96.7995 minThrNLimit = 117.494 -> result = 96.8005 -> 96
[14:14:19.843] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5176 minThrLimit = 98.511 minThrNLimit = 120.278 -> result = 98.5176 -> 98
[14:14:19.844] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9649 minThrLimit = 94.9554 minThrNLimit = 115.748 -> result = 94.9649 -> 94
[14:14:19.844] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.467 minThrLimit = 98.4631 minThrNLimit = 123.406 -> result = 98.467 -> 98
[14:14:19.844] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8432 minThrLimit = 95.8383 minThrNLimit = 117.107 -> result = 95.8432 -> 95
[14:14:19.845] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2899 minThrLimit = 96.2595 minThrNLimit = 121.229 -> result = 96.2899 -> 96
[14:14:19.845] <TB2>     INFO: ROC 0 VthrComp = 88
[14:14:19.845] <TB2>     INFO: ROC 1 VthrComp = 87
[14:14:19.845] <TB2>     INFO: ROC 2 VthrComp = 94
[14:14:19.846] <TB2>     INFO: ROC 3 VthrComp = 101
[14:14:19.846] <TB2>     INFO: ROC 4 VthrComp = 106
[14:14:19.846] <TB2>     INFO: ROC 5 VthrComp = 93
[14:14:19.847] <TB2>     INFO: ROC 6 VthrComp = 104
[14:14:19.847] <TB2>     INFO: ROC 7 VthrComp = 110
[14:14:19.847] <TB2>     INFO: ROC 8 VthrComp = 99
[14:14:19.847] <TB2>     INFO: ROC 9 VthrComp = 98
[14:14:19.847] <TB2>     INFO: ROC 10 VthrComp = 96
[14:14:19.850] <TB2>     INFO: ROC 11 VthrComp = 98
[14:14:19.850] <TB2>     INFO: ROC 12 VthrComp = 94
[14:14:19.850] <TB2>     INFO: ROC 13 VthrComp = 98
[14:14:19.851] <TB2>     INFO: ROC 14 VthrComp = 95
[14:14:19.851] <TB2>     INFO: ROC 15 VthrComp = 96
[14:14:19.851] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:14:19.851] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:14:19.864] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:19.864] <TB2>     INFO:     run 1 of 1
[14:14:19.864] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:20.207] <TB2>     INFO: Expecting 5025280 events.
[14:14:55.772] <TB2>     INFO: 886408 events read in total (34847ms).
[14:15:31.394] <TB2>     INFO: 1771912 events read in total (70469ms).
[14:16:07.268] <TB2>     INFO: 2657112 events read in total (106343ms).
[14:16:42.685] <TB2>     INFO: 3533160 events read in total (141760ms).
[14:17:17.939] <TB2>     INFO: 4404256 events read in total (177014ms).
[14:17:42.393] <TB2>     INFO: 5025280 events read in total (201468ms).
[14:17:42.464] <TB2>     INFO: Test took 202600ms.
[14:17:42.634] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:43.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:44.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:46.175] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:47.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:49.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:50.953] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:52.551] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:54.140] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:55.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:57.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:58.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:00.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:02.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:03.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:05.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:06.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:08.477] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240107520
[14:18:08.480] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.4351 for pixel 8/8 mean/min/max = 45.6092/34.7617/56.4567
[14:18:08.480] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.6534 for pixel 10/9 mean/min/max = 43.733/31.7629/55.7031
[14:18:08.481] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.0174 for pixel 12/2 mean/min/max = 45.3917/32.6105/58.1729
[14:18:08.481] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.2599 for pixel 18/1 mean/min/max = 43.6736/31.5714/55.7758
[14:18:08.481] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.7064 for pixel 23/1 mean/min/max = 46.2968/33.7396/58.854
[14:18:08.482] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.2277 for pixel 0/0 mean/min/max = 45.7232/33.1666/58.2797
[14:18:08.482] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.8731 for pixel 21/13 mean/min/max = 46.3665/34.7411/57.9918
[14:18:08.482] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.3744 for pixel 22/69 mean/min/max = 45.8566/34.2897/57.4234
[14:18:08.483] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 62.483 for pixel 0/65 mean/min/max = 47.3964/32.2119/62.581
[14:18:08.483] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.1288 for pixel 0/68 mean/min/max = 44.6729/31.9204/57.4255
[14:18:08.483] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.9228 for pixel 18/5 mean/min/max = 45.4113/32.7606/58.062
[14:18:08.484] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.8105 for pixel 5/12 mean/min/max = 46.097/32.3604/59.8336
[14:18:08.484] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.1716 for pixel 23/5 mean/min/max = 45.0426/32.7468/57.3383
[14:18:08.484] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 59.4869 for pixel 30/5 mean/min/max = 45.4893/31.4827/59.4958
[14:18:08.485] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.0322 for pixel 25/13 mean/min/max = 45.3992/32.7657/58.0328
[14:18:08.485] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.7325 for pixel 21/12 mean/min/max = 45.1786/31.534/58.8233
[14:18:08.485] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:08.617] <TB2>     INFO: Expecting 411648 events.
[14:18:16.086] <TB2>     INFO: 411648 events read in total (6754ms).
[14:18:16.093] <TB2>     INFO: Expecting 411648 events.
[14:18:23.484] <TB2>     INFO: 411648 events read in total (6724ms).
[14:18:23.493] <TB2>     INFO: Expecting 411648 events.
[14:18:30.925] <TB2>     INFO: 411648 events read in total (6764ms).
[14:18:30.937] <TB2>     INFO: Expecting 411648 events.
[14:18:38.627] <TB2>     INFO: 411648 events read in total (7030ms).
[14:18:38.642] <TB2>     INFO: Expecting 411648 events.
[14:18:46.274] <TB2>     INFO: 411648 events read in total (6979ms).
[14:18:46.292] <TB2>     INFO: Expecting 411648 events.
[14:18:53.897] <TB2>     INFO: 411648 events read in total (6951ms).
[14:18:53.916] <TB2>     INFO: Expecting 411648 events.
[14:19:01.548] <TB2>     INFO: 411648 events read in total (6972ms).
[14:19:01.570] <TB2>     INFO: Expecting 411648 events.
[14:19:09.213] <TB2>     INFO: 411648 events read in total (6997ms).
[14:19:09.238] <TB2>     INFO: Expecting 411648 events.
[14:19:16.851] <TB2>     INFO: 411648 events read in total (6967ms).
[14:19:16.880] <TB2>     INFO: Expecting 411648 events.
[14:19:24.446] <TB2>     INFO: 411648 events read in total (6923ms).
[14:19:24.475] <TB2>     INFO: Expecting 411648 events.
[14:19:32.080] <TB2>     INFO: 411648 events read in total (6957ms).
[14:19:32.111] <TB2>     INFO: Expecting 411648 events.
[14:19:39.739] <TB2>     INFO: 411648 events read in total (6986ms).
[14:19:39.774] <TB2>     INFO: Expecting 411648 events.
[14:19:47.382] <TB2>     INFO: 411648 events read in total (6971ms).
[14:19:47.419] <TB2>     INFO: Expecting 411648 events.
[14:19:55.087] <TB2>     INFO: 411648 events read in total (7036ms).
[14:19:55.127] <TB2>     INFO: Expecting 411648 events.
[14:20:02.730] <TB2>     INFO: 411648 events read in total (6978ms).
[14:20:02.773] <TB2>     INFO: Expecting 411648 events.
[14:20:10.426] <TB2>     INFO: 411648 events read in total (7026ms).
[14:20:10.471] <TB2>     INFO: Test took 121986ms.
[14:20:10.979] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0838 < 35 for itrim = 108; old thr = 34.4478 ... break
[14:20:11.014] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0051 < 35 for itrim = 98; old thr = 33.926 ... break
[14:20:11.058] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6668 < 35 for itrim+1 = 114; old thr = 34.4777 ... break
[14:20:11.103] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2847 < 35 for itrim+1 = 111; old thr = 34.903 ... break
[14:20:11.140] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1367 < 35 for itrim = 111; old thr = 34.5085 ... break
[14:20:11.167] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1829 < 35 for itrim = 95; old thr = 34.4359 ... break
[14:20:11.207] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0192 < 35 for itrim = 109; old thr = 32.3387 ... break
[14:20:11.250] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4795 < 35 for itrim+1 = 109; old thr = 34.1051 ... break
[14:20:11.277] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0036 < 35 for itrim = 117; old thr = 34.5164 ... break
[14:20:11.307] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5414 < 35 for itrim+1 = 93; old thr = 34.5215 ... break
[14:20:11.340] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7144 < 35 for itrim = 100; old thr = 33.0002 ... break
[14:20:11.379] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.7125 < 35 for itrim+1 = 115; old thr = 34.3256 ... break
[14:20:11.418] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2706 < 35 for itrim = 108; old thr = 34.4419 ... break
[14:20:11.463] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2104 < 35 for itrim = 114; old thr = 34.6434 ... break
[14:20:11.502] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0031 < 35 for itrim = 108; old thr = 34.2713 ... break
[14:20:11.543] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1308 < 35 for itrim = 112; old thr = 34.8247 ... break
[14:20:11.618] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:20:11.629] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:11.629] <TB2>     INFO:     run 1 of 1
[14:20:11.629] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:11.975] <TB2>     INFO: Expecting 5025280 events.
[14:20:47.791] <TB2>     INFO: 871944 events read in total (35101ms).
[14:21:22.940] <TB2>     INFO: 1741800 events read in total (70250ms).
[14:21:58.135] <TB2>     INFO: 2610064 events read in total (105445ms).
[14:22:33.177] <TB2>     INFO: 3467848 events read in total (140487ms).
[14:23:08.282] <TB2>     INFO: 4320664 events read in total (175592ms).
[14:23:36.138] <TB2>     INFO: 5025280 events read in total (203448ms).
[14:23:36.220] <TB2>     INFO: Test took 204591ms.
[14:23:36.405] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:36.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:38.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:39.877] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:41.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:42.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:44.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:46.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:47.713] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:49.275] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:50.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:52.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:53.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:55.526] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:57.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:58.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:00.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:01.697] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260898816
[14:24:01.698] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.789636 .. 50.926303
[14:24:01.772] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:24:01.782] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:01.782] <TB2>     INFO:     run 1 of 1
[14:24:01.782] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:02.125] <TB2>     INFO: Expecting 1763840 events.
[14:24:42.897] <TB2>     INFO: 1102120 events read in total (40056ms).
[14:25:06.518] <TB2>     INFO: 1763840 events read in total (63677ms).
[14:25:06.536] <TB2>     INFO: Test took 64754ms.
[14:25:06.577] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:06.663] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:07.663] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:08.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:09.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:10.663] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:11.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:12.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:13.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:14.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:15.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:16.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:17.676] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:18.715] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:19.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:20.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:21.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:22.858] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 327041024
[14:25:22.939] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.256116 .. 45.925375
[14:25:23.017] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:25:23.027] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:25:23.027] <TB2>     INFO:     run 1 of 1
[14:25:23.027] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:23.374] <TB2>     INFO: Expecting 1597440 events.
[14:26:04.662] <TB2>     INFO: 1143416 events read in total (40573ms).
[14:26:20.632] <TB2>     INFO: 1597440 events read in total (56543ms).
[14:26:20.653] <TB2>     INFO: Test took 57627ms.
[14:26:20.692] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:20.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:21.724] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:22.681] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:23.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:24.590] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:25.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:26.498] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:27.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:28.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:29.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:30.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:31.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:32.231] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:33.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:34.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:35.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:36.061] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 327159808
[14:26:36.143] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.539415 .. 41.845098
[14:26:36.218] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:26:36.228] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:36.228] <TB2>     INFO:     run 1 of 1
[14:26:36.228] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:36.571] <TB2>     INFO: Expecting 1297920 events.
[14:27:17.357] <TB2>     INFO: 1146752 events read in total (40071ms).
[14:27:22.961] <TB2>     INFO: 1297920 events read in total (45675ms).
[14:27:22.974] <TB2>     INFO: Test took 46747ms.
[14:27:23.004] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:23.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:23.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:24.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:25.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:26.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:27.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:28.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:29.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:30.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:31.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:32.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:33.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:34.160] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:35.090] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:36.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:36.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:37.876] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 327163904
[14:27:37.958] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.657745 .. 41.845098
[14:27:38.033] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:27:38.043] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:27:38.043] <TB2>     INFO:     run 1 of 1
[14:27:38.043] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:38.386] <TB2>     INFO: Expecting 1198080 events.
[14:28:18.819] <TB2>     INFO: 1118432 events read in total (39718ms).
[14:28:21.969] <TB2>     INFO: 1198080 events read in total (42869ms).
[14:28:21.981] <TB2>     INFO: Test took 43938ms.
[14:28:22.011] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:22.076] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:23.047] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:24.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:24.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:25.922] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:26.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:27.838] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:28.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:29.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:30.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:31.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:32.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:33.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:34.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:35.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:36.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:37.386] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 346644480
[14:28:37.470] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:28:37.470] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:28:37.481] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:28:37.481] <TB2>     INFO:     run 1 of 1
[14:28:37.481] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:37.827] <TB2>     INFO: Expecting 1364480 events.
[14:29:17.484] <TB2>     INFO: 1073904 events read in total (38942ms).
[14:29:28.084] <TB2>     INFO: 1364480 events read in total (49542ms).
[14:29:28.097] <TB2>     INFO: Test took 50616ms.
[14:29:28.130] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:28.205] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:29.189] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:30.157] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:31.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:32.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:33.061] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:34.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:35.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:35.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:36.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:37.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:38.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:39.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:40.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:41.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:42.755] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:43.730] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357466112
[14:29:43.766] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C0.dat
[14:29:43.766] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C1.dat
[14:29:43.766] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C2.dat
[14:29:43.766] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C3.dat
[14:29:43.766] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C4.dat
[14:29:43.766] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C5.dat
[14:29:43.767] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C6.dat
[14:29:43.767] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C7.dat
[14:29:43.767] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C8.dat
[14:29:43.767] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C9.dat
[14:29:43.767] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C10.dat
[14:29:43.767] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C11.dat
[14:29:43.767] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C12.dat
[14:29:43.767] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C13.dat
[14:29:43.767] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C14.dat
[14:29:43.767] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C15.dat
[14:29:43.767] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C0.dat
[14:29:43.775] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C1.dat
[14:29:43.783] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C2.dat
[14:29:43.790] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C3.dat
[14:29:43.797] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C4.dat
[14:29:43.804] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C5.dat
[14:29:43.811] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C6.dat
[14:29:43.818] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C7.dat
[14:29:43.825] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C8.dat
[14:29:43.832] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C9.dat
[14:29:43.839] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C10.dat
[14:29:43.846] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C11.dat
[14:29:43.853] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C12.dat
[14:29:43.860] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C13.dat
[14:29:43.867] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C14.dat
[14:29:43.874] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C15.dat
[14:29:43.881] <TB2>     INFO: PixTestTrim::trimTest() done
[14:29:43.881] <TB2>     INFO: vtrim:     108  98 114 111 111  95 109 109 117  93 100 115 108 114 108 112 
[14:29:43.881] <TB2>     INFO: vthrcomp:   88  87  94 101 106  93 104 110  99  98  96  98  94  98  95  96 
[14:29:43.881] <TB2>     INFO: vcal mean:  34.95  34.91  34.97  34.93  34.93  34.91  34.97  34.95  34.97  34.83  34.95  34.97  34.94  34.93  34.92  34.90 
[14:29:43.881] <TB2>     INFO: vcal RMS:    0.79   0.84   0.84   0.85   0.83   0.80   0.81   0.79   0.88   0.83   0.81   0.87   0.83   0.85   0.84   0.89 
[14:29:43.881] <TB2>     INFO: bits mean:   9.51  10.21   9.55  10.34   8.76   8.58   8.77   9.04   9.05   9.29   9.69   9.64   9.63   9.46   9.58   9.74 
[14:29:43.881] <TB2>     INFO: bits RMS:    2.32   2.49   2.65   2.55   2.71   3.00   2.58   2.55   2.75   2.86   2.56   2.62   2.56   2.80   2.62   2.68 
[14:29:43.892] <TB2>     INFO:    ----------------------------------------------------------------------
[14:29:43.892] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:29:43.892] <TB2>     INFO:    ----------------------------------------------------------------------
[14:29:43.895] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:29:43.895] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:29:43.904] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:43.905] <TB2>     INFO:     run 1 of 1
[14:29:43.905] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:44.248] <TB2>     INFO: Expecting 4160000 events.
[14:30:31.632] <TB2>     INFO: 1161305 events read in total (46668ms).
[14:31:18.096] <TB2>     INFO: 2311615 events read in total (93132ms).
[14:32:04.474] <TB2>     INFO: 3449960 events read in total (139511ms).
[14:32:32.213] <TB2>     INFO: 4160000 events read in total (167249ms).
[14:32:32.275] <TB2>     INFO: Test took 168370ms.
[14:32:32.398] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:32.651] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:34.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:36.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:38.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:40.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:42.024] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:43.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:45.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:47.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:49.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:51.360] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:53.253] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:55.120] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:56.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:58.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:00.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:02.620] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379883520
[14:33:02.621] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:33:02.694] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:33:02.694] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[14:33:02.705] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:33:02.705] <TB2>     INFO:     run 1 of 1
[14:33:02.705] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:03.047] <TB2>     INFO: Expecting 3556800 events.
[14:33:51.683] <TB2>     INFO: 1211310 events read in total (47921ms).
[14:34:39.294] <TB2>     INFO: 2407050 events read in total (95533ms).
[14:35:23.030] <TB2>     INFO: 3556800 events read in total (139268ms).
[14:35:23.073] <TB2>     INFO: Test took 140368ms.
[14:35:23.163] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:23.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:25.089] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:26.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:28.556] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:30.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:31.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:33.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:35.336] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:37.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:38.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:40.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:42.124] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:43.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:45.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:47.191] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:48.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:50.579] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385675264
[14:35:50.580] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:35:50.654] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:35:50.655] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[14:35:50.665] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:35:50.666] <TB2>     INFO:     run 1 of 1
[14:35:50.666] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:51.008] <TB2>     INFO: Expecting 3328000 events.
[14:36:40.948] <TB2>     INFO: 1263430 events read in total (49225ms).
[14:37:29.765] <TB2>     INFO: 2504785 events read in total (98042ms).
[14:38:00.704] <TB2>     INFO: 3328000 events read in total (128981ms).
[14:38:00.738] <TB2>     INFO: Test took 130072ms.
[14:38:00.814] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:00.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:02.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:04.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:05.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:07.627] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:09.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:10.886] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:12.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:14.120] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:15.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:17.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:19.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:20.627] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:22.258] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:23.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:25.508] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:27.149] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386117632
[14:38:27.150] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:38:27.223] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:38:27.223] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:38:27.234] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:38:27.234] <TB2>     INFO:     run 1 of 1
[14:38:27.234] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:27.579] <TB2>     INFO: Expecting 3307200 events.
[14:39:17.693] <TB2>     INFO: 1268645 events read in total (49399ms).
[14:40:06.554] <TB2>     INFO: 2513390 events read in total (98260ms).
[14:40:36.161] <TB2>     INFO: 3307200 events read in total (127867ms).
[14:40:36.195] <TB2>     INFO: Test took 128961ms.
[14:40:36.269] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:36.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:38.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:39.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:41.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:43.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:44.584] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:46.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:47.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:49.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:51.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:52.638] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:54.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:55.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:57.550] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:59.189] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:00.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:02.508] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386207744
[14:41:02.509] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:41:02.582] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:41:02.582] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[14:41:02.592] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:41:02.592] <TB2>     INFO:     run 1 of 1
[14:41:02.592] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:02.934] <TB2>     INFO: Expecting 3328000 events.
[14:41:52.714] <TB2>     INFO: 1262985 events read in total (49065ms).
[14:42:41.302] <TB2>     INFO: 2502070 events read in total (97653ms).
[14:43:12.419] <TB2>     INFO: 3328000 events read in total (128770ms).
[14:43:12.461] <TB2>     INFO: Test took 129870ms.
[14:43:12.539] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:12.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:14.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:16.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:17.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:19.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:21.221] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:22.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:24.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:26.225] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:27.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:29.596] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:31.284] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:32.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:34.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:36.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:37.860] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:39.489] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 342228992
[14:43:39.490] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.87452, thr difference RMS: 1.29745
[14:43:39.490] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.10368, thr difference RMS: 1.23943
[14:43:39.491] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.85378, thr difference RMS: 1.60718
[14:43:39.491] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.60685, thr difference RMS: 1.66706
[14:43:39.491] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.78604, thr difference RMS: 1.20295
[14:43:39.491] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.25789, thr difference RMS: 1.81107
[14:43:39.491] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.097, thr difference RMS: 1.29977
[14:43:39.492] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.7721, thr difference RMS: 1.22251
[14:43:39.492] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.93059, thr difference RMS: 1.63483
[14:43:39.492] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.09718, thr difference RMS: 1.54032
[14:43:39.492] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.69697, thr difference RMS: 1.70102
[14:43:39.492] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.49539, thr difference RMS: 1.64438
[14:43:39.493] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.37626, thr difference RMS: 1.4711
[14:43:39.493] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.58431, thr difference RMS: 1.60062
[14:43:39.493] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.68828, thr difference RMS: 1.8564
[14:43:39.493] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.00065, thr difference RMS: 1.65027
[14:43:39.493] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.82157, thr difference RMS: 1.32095
[14:43:39.494] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.0509, thr difference RMS: 1.22913
[14:43:39.494] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.8374, thr difference RMS: 1.62607
[14:43:39.494] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.58592, thr difference RMS: 1.63482
[14:43:39.494] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.73553, thr difference RMS: 1.20409
[14:43:39.494] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.1304, thr difference RMS: 1.80881
[14:43:39.495] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.02, thr difference RMS: 1.27995
[14:43:39.495] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.8331, thr difference RMS: 1.1954
[14:43:39.495] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.88213, thr difference RMS: 1.60277
[14:43:39.495] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.04397, thr difference RMS: 1.5464
[14:43:39.495] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.71658, thr difference RMS: 1.67221
[14:43:39.496] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.45102, thr difference RMS: 1.64749
[14:43:39.496] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.28466, thr difference RMS: 1.45511
[14:43:39.496] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.43525, thr difference RMS: 1.55044
[14:43:39.496] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.68606, thr difference RMS: 1.81121
[14:43:39.497] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.9538, thr difference RMS: 1.64175
[14:43:39.497] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.88467, thr difference RMS: 1.27899
[14:43:39.497] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.04529, thr difference RMS: 1.22371
[14:43:39.497] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.89019, thr difference RMS: 1.62628
[14:43:39.497] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.73736, thr difference RMS: 1.6358
[14:43:39.498] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.88693, thr difference RMS: 1.15686
[14:43:39.498] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.12389, thr difference RMS: 1.81352
[14:43:39.498] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.1533, thr difference RMS: 1.27865
[14:43:39.498] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.0152, thr difference RMS: 1.22937
[14:43:39.498] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.95667, thr difference RMS: 1.62451
[14:43:39.499] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.08618, thr difference RMS: 1.53213
[14:43:39.499] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.86611, thr difference RMS: 1.69155
[14:43:39.499] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.47946, thr difference RMS: 1.61718
[14:43:39.499] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.25614, thr difference RMS: 1.44596
[14:43:39.499] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.38946, thr difference RMS: 1.52384
[14:43:39.500] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.80829, thr difference RMS: 1.78613
[14:43:39.500] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.98776, thr difference RMS: 1.62842
[14:43:39.500] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.00424, thr difference RMS: 1.25347
[14:43:39.500] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.1212, thr difference RMS: 1.20832
[14:43:39.500] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.88635, thr difference RMS: 1.59046
[14:43:39.501] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.91303, thr difference RMS: 1.62398
[14:43:39.501] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.97365, thr difference RMS: 1.16208
[14:43:39.501] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.16139, thr difference RMS: 1.78053
[14:43:39.501] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.1955, thr difference RMS: 1.25915
[14:43:39.501] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.2453, thr difference RMS: 1.19709
[14:43:39.502] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.94531, thr difference RMS: 1.59367
[14:43:39.502] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.31019, thr difference RMS: 1.4945
[14:43:39.502] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.0251, thr difference RMS: 1.66145
[14:43:39.502] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.53291, thr difference RMS: 1.61821
[14:43:39.503] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.23224, thr difference RMS: 1.42746
[14:43:39.503] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.31986, thr difference RMS: 1.51993
[14:43:39.503] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.9124, thr difference RMS: 1.79747
[14:43:39.503] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.04556, thr difference RMS: 1.59964
[14:43:39.613] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:43:39.624] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1942 seconds
[14:43:39.624] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:43:40.339] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:43:40.339] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:43:40.342] <TB2>     INFO: ######################################################################
[14:43:40.342] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:43:40.342] <TB2>     INFO: ######################################################################
[14:43:40.342] <TB2>     INFO:    ----------------------------------------------------------------------
[14:43:40.342] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:43:40.342] <TB2>     INFO:    ----------------------------------------------------------------------
[14:43:40.342] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:43:40.353] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:43:40.353] <TB2>     INFO:     run 1 of 1
[14:43:40.354] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:40.701] <TB2>     INFO: Expecting 59072000 events.
[14:44:09.606] <TB2>     INFO: 1073000 events read in total (28190ms).
[14:44:37.896] <TB2>     INFO: 2141600 events read in total (56480ms).
[14:45:06.165] <TB2>     INFO: 3211000 events read in total (84749ms).
[14:45:34.560] <TB2>     INFO: 4282200 events read in total (113144ms).
[14:46:02.806] <TB2>     INFO: 5350600 events read in total (141390ms).
[14:46:31.063] <TB2>     INFO: 6420600 events read in total (169647ms).
[14:46:59.441] <TB2>     INFO: 7492000 events read in total (198025ms).
[14:47:27.783] <TB2>     INFO: 8560000 events read in total (226367ms).
[14:47:56.111] <TB2>     INFO: 9628400 events read in total (254695ms).
[14:48:24.357] <TB2>     INFO: 10700800 events read in total (282941ms).
[14:48:52.533] <TB2>     INFO: 11769200 events read in total (311117ms).
[14:49:20.751] <TB2>     INFO: 12838600 events read in total (339335ms).
[14:49:49.047] <TB2>     INFO: 13909200 events read in total (367631ms).
[14:50:17.337] <TB2>     INFO: 14977400 events read in total (395921ms).
[14:50:45.717] <TB2>     INFO: 16046800 events read in total (424301ms).
[14:51:14.081] <TB2>     INFO: 17119800 events read in total (452665ms).
[14:51:42.398] <TB2>     INFO: 18188400 events read in total (480982ms).
[14:52:10.582] <TB2>     INFO: 19257400 events read in total (509166ms).
[14:52:38.952] <TB2>     INFO: 20327800 events read in total (537536ms).
[14:53:07.257] <TB2>     INFO: 21396400 events read in total (565841ms).
[14:53:35.547] <TB2>     INFO: 22466600 events read in total (594131ms).
[14:54:03.901] <TB2>     INFO: 23537800 events read in total (622485ms).
[14:54:32.161] <TB2>     INFO: 24605600 events read in total (650745ms).
[14:55:00.420] <TB2>     INFO: 25673600 events read in total (679004ms).
[14:55:28.685] <TB2>     INFO: 26746400 events read in total (707269ms).
[14:55:56.878] <TB2>     INFO: 27815200 events read in total (735462ms).
[14:56:25.114] <TB2>     INFO: 28885800 events read in total (763698ms).
[14:56:53.381] <TB2>     INFO: 29956200 events read in total (791965ms).
[14:57:21.558] <TB2>     INFO: 31024400 events read in total (820142ms).
[14:57:49.860] <TB2>     INFO: 32094600 events read in total (848444ms).
[14:58:18.137] <TB2>     INFO: 33166200 events read in total (876721ms).
[14:58:46.454] <TB2>     INFO: 34234600 events read in total (905038ms).
[14:59:14.834] <TB2>     INFO: 35304600 events read in total (933418ms).
[14:59:43.080] <TB2>     INFO: 36374800 events read in total (961664ms).
[15:00:11.265] <TB2>     INFO: 37443000 events read in total (989849ms).
[15:00:39.503] <TB2>     INFO: 38512400 events read in total (1018087ms).
[15:01:07.668] <TB2>     INFO: 39583600 events read in total (1046252ms).
[15:01:35.904] <TB2>     INFO: 40651600 events read in total (1074488ms).
[15:02:04.163] <TB2>     INFO: 41719600 events read in total (1102747ms).
[15:02:32.401] <TB2>     INFO: 42791800 events read in total (1130985ms).
[15:03:00.496] <TB2>     INFO: 43860200 events read in total (1159080ms).
[15:03:28.649] <TB2>     INFO: 44928400 events read in total (1187233ms).
[15:03:56.894] <TB2>     INFO: 45998600 events read in total (1215478ms).
[15:04:25.203] <TB2>     INFO: 47068000 events read in total (1243787ms).
[15:04:53.499] <TB2>     INFO: 48136000 events read in total (1272083ms).
[15:05:21.731] <TB2>     INFO: 49206600 events read in total (1300315ms).
[15:05:49.961] <TB2>     INFO: 50275800 events read in total (1328545ms).
[15:06:18.221] <TB2>     INFO: 51343000 events read in total (1356805ms).
[15:06:46.448] <TB2>     INFO: 52411200 events read in total (1385032ms).
[15:07:14.684] <TB2>     INFO: 53482400 events read in total (1413268ms).
[15:07:42.886] <TB2>     INFO: 54551400 events read in total (1441470ms).
[15:08:11.141] <TB2>     INFO: 55619200 events read in total (1469725ms).
[15:08:39.219] <TB2>     INFO: 56687000 events read in total (1497803ms).
[15:09:07.510] <TB2>     INFO: 57759000 events read in total (1526095ms).
[15:09:35.009] <TB2>     INFO: 58828200 events read in total (1553593ms).
[15:09:41.527] <TB2>     INFO: 59072000 events read in total (1560111ms).
[15:09:41.548] <TB2>     INFO: Test took 1561194ms.
[15:09:41.605] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:41.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:09:41.737] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:42.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:09:42.894] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:44.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:09:44.087] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:45.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:09:45.271] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:46.446] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:09:46.446] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:47.629] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:09:47.629] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:48.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:09:48.815] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:49.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:09:49.993] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:51.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:09:51.180] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:52.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:09:52.412] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:53.643] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:09:53.643] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:54.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:09:54.837] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:56.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:09:56.041] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:57.218] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:09:57.218] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:58.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:09:58.398] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:59.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:09:59.572] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:00.744] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497729536
[15:10:00.777] <TB2>     INFO: PixTestScurves::scurves() done 
[15:10:00.778] <TB2>     INFO: Vcal mean:  35.10  35.02  35.13  35.09  35.13  35.04  35.09  35.13  35.12  35.07  35.10  35.07  35.06  35.05  35.08  35.04 
[15:10:00.778] <TB2>     INFO: Vcal RMS:    0.66   0.71   0.71   0.72   0.70   0.69   0.68   0.65   0.78   0.71   0.68   0.75   0.69   0.74   0.73   0.77 
[15:10:00.778] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:10:00.855] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:10:00.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:10:00.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:10:00.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:10:00.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:10:00.855] <TB2>     INFO: ######################################################################
[15:10:00.855] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:10:00.855] <TB2>     INFO: ######################################################################
[15:10:00.858] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:10:01.201] <TB2>     INFO: Expecting 41600 events.
[15:10:05.264] <TB2>     INFO: 41600 events read in total (3349ms).
[15:10:05.264] <TB2>     INFO: Test took 4406ms.
[15:10:05.272] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:05.272] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:10:05.272] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:10:05.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:10:05.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:10:05.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:10:05.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:10:05.621] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:10:05.967] <TB2>     INFO: Expecting 41600 events.
[15:10:10.088] <TB2>     INFO: 41600 events read in total (3406ms).
[15:10:10.089] <TB2>     INFO: Test took 4468ms.
[15:10:10.097] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:10.097] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:10:10.097] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:10:10.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.272
[15:10:10.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,15] phvalue 185
[15:10:10.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.499
[15:10:10.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 167
[15:10:10.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.617
[15:10:10.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 162
[15:10:10.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.227
[15:10:10.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 181
[15:10:10.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.816
[15:10:10.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 165
[15:10:10.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.22
[15:10:10.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 167
[15:10:10.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 159.678
[15:10:10.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,5] phvalue 159
[15:10:10.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.144
[15:10:10.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[15:10:10.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.329
[15:10:10.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:10:10.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.47
[15:10:10.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[15:10:10.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.77
[15:10:10.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 161
[15:10:10.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.15
[15:10:10.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 165
[15:10:10.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.859
[15:10:10.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,9] phvalue 175
[15:10:10.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.674
[15:10:10.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 169
[15:10:10.104] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.631
[15:10:10.104] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[15:10:10.104] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.422
[15:10:10.104] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,10] phvalue 181
[15:10:10.104] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:10:10.104] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:10:10.104] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:10:10.192] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:10:10.538] <TB2>     INFO: Expecting 41600 events.
[15:10:14.672] <TB2>     INFO: 41600 events read in total (3420ms).
[15:10:14.673] <TB2>     INFO: Test took 4481ms.
[15:10:14.681] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:14.681] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:10:14.681] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:10:14.685] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:10:14.685] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 44minph_roc = 6
[15:10:14.685] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.6994
[15:10:14.685] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 86
[15:10:14.686] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9264
[15:10:14.686] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 72
[15:10:14.686] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.7733
[15:10:14.686] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 60
[15:10:14.686] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.2485
[15:10:14.686] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 77
[15:10:14.686] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.5903
[15:10:14.686] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 60
[15:10:14.686] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.9439
[15:10:14.686] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 61
[15:10:14.686] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 48.1621
[15:10:14.686] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 49
[15:10:14.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.982
[15:10:14.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 54
[15:10:14.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.6303
[15:10:14.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 73
[15:10:14.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.3779
[15:10:14.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 70
[15:10:14.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 50.8768
[15:10:14.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 51
[15:10:14.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.7671
[15:10:14.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 60
[15:10:14.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.6992
[15:10:14.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 71
[15:10:14.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.9623
[15:10:14.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 64
[15:10:14.688] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.9521
[15:10:14.688] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 61
[15:10:14.688] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.1318
[15:10:14.688] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 81
[15:10:14.690] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 0 0
[15:10:15.096] <TB2>     INFO: Expecting 2560 events.
[15:10:16.057] <TB2>     INFO: 2560 events read in total (246ms).
[15:10:16.058] <TB2>     INFO: Test took 1368ms.
[15:10:16.058] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:16.058] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[15:10:16.565] <TB2>     INFO: Expecting 2560 events.
[15:10:17.525] <TB2>     INFO: 2560 events read in total (245ms).
[15:10:17.525] <TB2>     INFO: Test took 1467ms.
[15:10:17.525] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:17.526] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 2 2
[15:10:18.033] <TB2>     INFO: Expecting 2560 events.
[15:10:18.993] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:18.993] <TB2>     INFO: Test took 1467ms.
[15:10:18.993] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:18.993] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 3 3
[15:10:19.501] <TB2>     INFO: Expecting 2560 events.
[15:10:20.460] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:20.460] <TB2>     INFO: Test took 1467ms.
[15:10:20.461] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:20.461] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 4 4
[15:10:20.970] <TB2>     INFO: Expecting 2560 events.
[15:10:21.929] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:21.930] <TB2>     INFO: Test took 1469ms.
[15:10:21.930] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:21.930] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 5 5
[15:10:22.437] <TB2>     INFO: Expecting 2560 events.
[15:10:23.396] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:23.396] <TB2>     INFO: Test took 1466ms.
[15:10:23.396] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:23.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[15:10:23.904] <TB2>     INFO: Expecting 2560 events.
[15:10:24.860] <TB2>     INFO: 2560 events read in total (241ms).
[15:10:24.861] <TB2>     INFO: Test took 1464ms.
[15:10:24.861] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:24.861] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 7 7
[15:10:25.369] <TB2>     INFO: Expecting 2560 events.
[15:10:26.326] <TB2>     INFO: 2560 events read in total (242ms).
[15:10:26.327] <TB2>     INFO: Test took 1466ms.
[15:10:26.327] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:26.327] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 8 8
[15:10:26.834] <TB2>     INFO: Expecting 2560 events.
[15:10:27.793] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:27.793] <TB2>     INFO: Test took 1466ms.
[15:10:27.793] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:27.794] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 9 9
[15:10:28.301] <TB2>     INFO: Expecting 2560 events.
[15:10:29.261] <TB2>     INFO: 2560 events read in total (245ms).
[15:10:29.262] <TB2>     INFO: Test took 1468ms.
[15:10:29.262] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:29.262] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[15:10:29.771] <TB2>     INFO: Expecting 2560 events.
[15:10:30.730] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:30.731] <TB2>     INFO: Test took 1468ms.
[15:10:30.731] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:30.731] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[15:10:31.238] <TB2>     INFO: Expecting 2560 events.
[15:10:32.197] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:32.198] <TB2>     INFO: Test took 1467ms.
[15:10:32.198] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:32.198] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 12 12
[15:10:32.706] <TB2>     INFO: Expecting 2560 events.
[15:10:33.666] <TB2>     INFO: 2560 events read in total (245ms).
[15:10:33.667] <TB2>     INFO: Test took 1469ms.
[15:10:33.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:33.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 13 13
[15:10:34.174] <TB2>     INFO: Expecting 2560 events.
[15:10:35.134] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:35.135] <TB2>     INFO: Test took 1466ms.
[15:10:35.137] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:35.137] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 14 14
[15:10:35.642] <TB2>     INFO: Expecting 2560 events.
[15:10:36.601] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:36.602] <TB2>     INFO: Test took 1465ms.
[15:10:36.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:36.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[15:10:37.109] <TB2>     INFO: Expecting 2560 events.
[15:10:38.067] <TB2>     INFO: 2560 events read in total (243ms).
[15:10:38.068] <TB2>     INFO: Test took 1466ms.
[15:10:38.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:38.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC0
[15:10:38.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC1
[15:10:38.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC2
[15:10:38.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:10:38.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:10:38.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:10:38.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:10:38.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[15:10:38.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[15:10:38.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:10:38.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:10:38.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:10:38.069] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[15:10:38.069] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[15:10:38.069] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:10:38.069] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[15:10:38.072] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:38.577] <TB2>     INFO: Expecting 655360 events.
[15:10:50.315] <TB2>     INFO: 655360 events read in total (11023ms).
[15:10:50.326] <TB2>     INFO: Expecting 655360 events.
[15:11:01.911] <TB2>     INFO: 655360 events read in total (11017ms).
[15:11:01.925] <TB2>     INFO: Expecting 655360 events.
[15:11:13.493] <TB2>     INFO: 655360 events read in total (11003ms).
[15:11:13.512] <TB2>     INFO: Expecting 655360 events.
[15:11:25.108] <TB2>     INFO: 655360 events read in total (11034ms).
[15:11:25.131] <TB2>     INFO: Expecting 655360 events.
[15:11:36.697] <TB2>     INFO: 655360 events read in total (11008ms).
[15:11:36.725] <TB2>     INFO: Expecting 655360 events.
[15:11:48.303] <TB2>     INFO: 655360 events read in total (11025ms).
[15:11:48.336] <TB2>     INFO: Expecting 655360 events.
[15:11:59.880] <TB2>     INFO: 655360 events read in total (10999ms).
[15:11:59.916] <TB2>     INFO: Expecting 655360 events.
[15:12:11.487] <TB2>     INFO: 655360 events read in total (11025ms).
[15:12:11.529] <TB2>     INFO: Expecting 655360 events.
[15:12:23.134] <TB2>     INFO: 655360 events read in total (11070ms).
[15:12:23.178] <TB2>     INFO: Expecting 655360 events.
[15:12:34.819] <TB2>     INFO: 655360 events read in total (11105ms).
[15:12:34.868] <TB2>     INFO: Expecting 655360 events.
[15:12:46.457] <TB2>     INFO: 655360 events read in total (11056ms).
[15:12:46.510] <TB2>     INFO: Expecting 655360 events.
[15:12:58.069] <TB2>     INFO: 655360 events read in total (11032ms).
[15:12:58.126] <TB2>     INFO: Expecting 655360 events.
[15:13:09.734] <TB2>     INFO: 655360 events read in total (11081ms).
[15:13:09.794] <TB2>     INFO: Expecting 655360 events.
[15:13:21.397] <TB2>     INFO: 655360 events read in total (11076ms).
[15:13:21.465] <TB2>     INFO: Expecting 655360 events.
[15:13:33.077] <TB2>     INFO: 655360 events read in total (11085ms).
[15:13:33.146] <TB2>     INFO: Expecting 655360 events.
[15:13:44.775] <TB2>     INFO: 655360 events read in total (11103ms).
[15:13:44.852] <TB2>     INFO: Test took 186780ms.
[15:13:44.946] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:45.252] <TB2>     INFO: Expecting 655360 events.
[15:13:56.000] <TB2>     INFO: 655360 events read in total (11033ms).
[15:13:57.011] <TB2>     INFO: Expecting 655360 events.
[15:14:08.590] <TB2>     INFO: 655360 events read in total (11010ms).
[15:14:08.605] <TB2>     INFO: Expecting 655360 events.
[15:14:20.164] <TB2>     INFO: 655360 events read in total (10995ms).
[15:14:20.184] <TB2>     INFO: Expecting 655360 events.
[15:14:31.734] <TB2>     INFO: 655360 events read in total (10987ms).
[15:14:31.758] <TB2>     INFO: Expecting 655360 events.
[15:14:43.342] <TB2>     INFO: 655360 events read in total (11027ms).
[15:14:43.370] <TB2>     INFO: Expecting 655360 events.
[15:14:54.971] <TB2>     INFO: 655360 events read in total (11050ms).
[15:14:55.003] <TB2>     INFO: Expecting 655360 events.
[15:15:06.566] <TB2>     INFO: 655360 events read in total (11014ms).
[15:15:06.602] <TB2>     INFO: Expecting 655360 events.
[15:15:18.176] <TB2>     INFO: 655360 events read in total (11029ms).
[15:15:18.218] <TB2>     INFO: Expecting 655360 events.
[15:15:29.842] <TB2>     INFO: 655360 events read in total (11086ms).
[15:15:29.887] <TB2>     INFO: Expecting 655360 events.
[15:15:41.519] <TB2>     INFO: 655360 events read in total (11096ms).
[15:15:41.567] <TB2>     INFO: Expecting 655360 events.
[15:15:53.179] <TB2>     INFO: 655360 events read in total (11080ms).
[15:15:53.232] <TB2>     INFO: Expecting 655360 events.
[15:16:04.843] <TB2>     INFO: 655360 events read in total (11085ms).
[15:16:04.908] <TB2>     INFO: Expecting 655360 events.
[15:16:16.555] <TB2>     INFO: 655360 events read in total (11120ms).
[15:16:16.618] <TB2>     INFO: Expecting 655360 events.
[15:16:28.181] <TB2>     INFO: 655360 events read in total (11038ms).
[15:16:28.247] <TB2>     INFO: Expecting 655360 events.
[15:16:39.873] <TB2>     INFO: 655360 events read in total (11099ms).
[15:16:39.944] <TB2>     INFO: Expecting 655360 events.
[15:16:51.555] <TB2>     INFO: 655360 events read in total (11084ms).
[15:16:51.636] <TB2>     INFO: Test took 186690ms.
[15:16:51.824] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.825] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:16:51.825] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.825] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:16:51.825] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.826] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:16:51.826] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.826] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:16:51.826] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.827] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:16:51.827] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.827] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:16:51.827] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.827] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:16:51.827] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.828] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:16:51.828] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.828] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:16:51.828] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.829] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:16:51.829] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.829] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:16:51.829] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.830] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:16:51.830] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.830] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:16:51.830] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:16:51.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:16:51.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:16:51.831] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.840] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.848] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.856] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.863] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:16:51.871] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:16:51.879] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:16:51.886] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:16:51.893] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.902] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.909] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.916] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.923] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.931] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:16:51.938] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:16:51.945] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:16:51.952] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:16:51.959] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.966] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.973] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.980] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.987] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.994] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.000] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:52.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:16:52.037] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C0.dat
[15:16:52.037] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C1.dat
[15:16:52.038] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C2.dat
[15:16:52.038] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C3.dat
[15:16:52.038] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C4.dat
[15:16:52.039] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C5.dat
[15:16:52.039] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C6.dat
[15:16:52.039] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C7.dat
[15:16:52.039] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C8.dat
[15:16:52.039] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C9.dat
[15:16:52.039] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C10.dat
[15:16:52.039] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C11.dat
[15:16:52.040] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C12.dat
[15:16:52.040] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C13.dat
[15:16:52.040] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C14.dat
[15:16:52.040] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C15.dat
[15:16:52.386] <TB2>     INFO: Expecting 41600 events.
[15:16:56.223] <TB2>     INFO: 41600 events read in total (3123ms).
[15:16:56.224] <TB2>     INFO: Test took 4181ms.
[15:16:56.873] <TB2>     INFO: Expecting 41600 events.
[15:17:00.704] <TB2>     INFO: 41600 events read in total (3116ms).
[15:17:00.705] <TB2>     INFO: Test took 4176ms.
[15:17:01.357] <TB2>     INFO: Expecting 41600 events.
[15:17:05.192] <TB2>     INFO: 41600 events read in total (3120ms).
[15:17:05.193] <TB2>     INFO: Test took 4178ms.
[15:17:05.504] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:05.636] <TB2>     INFO: Expecting 2560 events.
[15:17:06.596] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:06.597] <TB2>     INFO: Test took 1093ms.
[15:17:06.599] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:07.105] <TB2>     INFO: Expecting 2560 events.
[15:17:08.063] <TB2>     INFO: 2560 events read in total (243ms).
[15:17:08.063] <TB2>     INFO: Test took 1464ms.
[15:17:08.065] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:08.572] <TB2>     INFO: Expecting 2560 events.
[15:17:09.531] <TB2>     INFO: 2560 events read in total (244ms).
[15:17:09.532] <TB2>     INFO: Test took 1467ms.
[15:17:09.534] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:10.040] <TB2>     INFO: Expecting 2560 events.
[15:17:10.000] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:10.001] <TB2>     INFO: Test took 1467ms.
[15:17:11.003] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:11.510] <TB2>     INFO: Expecting 2560 events.
[15:17:12.470] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:12.470] <TB2>     INFO: Test took 1467ms.
[15:17:12.472] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:12.979] <TB2>     INFO: Expecting 2560 events.
[15:17:13.938] <TB2>     INFO: 2560 events read in total (244ms).
[15:17:13.939] <TB2>     INFO: Test took 1467ms.
[15:17:13.941] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:14.447] <TB2>     INFO: Expecting 2560 events.
[15:17:15.407] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:15.407] <TB2>     INFO: Test took 1466ms.
[15:17:15.410] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:15.916] <TB2>     INFO: Expecting 2560 events.
[15:17:16.876] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:16.876] <TB2>     INFO: Test took 1466ms.
[15:17:16.879] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:17.385] <TB2>     INFO: Expecting 2560 events.
[15:17:18.344] <TB2>     INFO: 2560 events read in total (244ms).
[15:17:18.344] <TB2>     INFO: Test took 1465ms.
[15:17:18.347] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:18.853] <TB2>     INFO: Expecting 2560 events.
[15:17:19.812] <TB2>     INFO: 2560 events read in total (244ms).
[15:17:19.812] <TB2>     INFO: Test took 1465ms.
[15:17:19.814] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:20.321] <TB2>     INFO: Expecting 2560 events.
[15:17:21.281] <TB2>     INFO: 2560 events read in total (246ms).
[15:17:21.281] <TB2>     INFO: Test took 1467ms.
[15:17:21.283] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:21.790] <TB2>     INFO: Expecting 2560 events.
[15:17:22.751] <TB2>     INFO: 2560 events read in total (246ms).
[15:17:22.751] <TB2>     INFO: Test took 1468ms.
[15:17:22.754] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:23.260] <TB2>     INFO: Expecting 2560 events.
[15:17:24.220] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:24.220] <TB2>     INFO: Test took 1466ms.
[15:17:24.222] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:24.729] <TB2>     INFO: Expecting 2560 events.
[15:17:25.689] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:25.689] <TB2>     INFO: Test took 1467ms.
[15:17:25.691] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:26.198] <TB2>     INFO: Expecting 2560 events.
[15:17:27.158] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:27.159] <TB2>     INFO: Test took 1468ms.
[15:17:27.161] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:27.666] <TB2>     INFO: Expecting 2560 events.
[15:17:28.626] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:28.627] <TB2>     INFO: Test took 1466ms.
[15:17:28.630] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:29.136] <TB2>     INFO: Expecting 2560 events.
[15:17:30.096] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:30.096] <TB2>     INFO: Test took 1466ms.
[15:17:30.099] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:30.605] <TB2>     INFO: Expecting 2560 events.
[15:17:31.566] <TB2>     INFO: 2560 events read in total (246ms).
[15:17:31.566] <TB2>     INFO: Test took 1468ms.
[15:17:31.570] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:32.074] <TB2>     INFO: Expecting 2560 events.
[15:17:33.034] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:33.034] <TB2>     INFO: Test took 1465ms.
[15:17:33.036] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:33.543] <TB2>     INFO: Expecting 2560 events.
[15:17:34.504] <TB2>     INFO: 2560 events read in total (246ms).
[15:17:34.504] <TB2>     INFO: Test took 1468ms.
[15:17:34.506] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:35.012] <TB2>     INFO: Expecting 2560 events.
[15:17:35.971] <TB2>     INFO: 2560 events read in total (244ms).
[15:17:35.971] <TB2>     INFO: Test took 1465ms.
[15:17:35.975] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:36.480] <TB2>     INFO: Expecting 2560 events.
[15:17:37.441] <TB2>     INFO: 2560 events read in total (246ms).
[15:17:37.442] <TB2>     INFO: Test took 1467ms.
[15:17:37.444] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:37.950] <TB2>     INFO: Expecting 2560 events.
[15:17:38.910] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:38.911] <TB2>     INFO: Test took 1467ms.
[15:17:38.914] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:39.420] <TB2>     INFO: Expecting 2560 events.
[15:17:40.379] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:40.379] <TB2>     INFO: Test took 1465ms.
[15:17:40.387] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:40.888] <TB2>     INFO: Expecting 2560 events.
[15:17:41.848] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:41.848] <TB2>     INFO: Test took 1461ms.
[15:17:41.851] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:42.357] <TB2>     INFO: Expecting 2560 events.
[15:17:43.318] <TB2>     INFO: 2560 events read in total (246ms).
[15:17:43.318] <TB2>     INFO: Test took 1467ms.
[15:17:43.320] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:43.827] <TB2>     INFO: Expecting 2560 events.
[15:17:44.787] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:44.787] <TB2>     INFO: Test took 1467ms.
[15:17:44.789] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:45.297] <TB2>     INFO: Expecting 2560 events.
[15:17:46.257] <TB2>     INFO: 2560 events read in total (246ms).
[15:17:46.257] <TB2>     INFO: Test took 1468ms.
[15:17:46.259] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:46.766] <TB2>     INFO: Expecting 2560 events.
[15:17:47.726] <TB2>     INFO: 2560 events read in total (246ms).
[15:17:47.726] <TB2>     INFO: Test took 1467ms.
[15:17:47.728] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:48.235] <TB2>     INFO: Expecting 2560 events.
[15:17:49.194] <TB2>     INFO: 2560 events read in total (244ms).
[15:17:49.194] <TB2>     INFO: Test took 1466ms.
[15:17:49.196] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:49.703] <TB2>     INFO: Expecting 2560 events.
[15:17:50.662] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:50.662] <TB2>     INFO: Test took 1466ms.
[15:17:50.664] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:51.171] <TB2>     INFO: Expecting 2560 events.
[15:17:52.131] <TB2>     INFO: 2560 events read in total (245ms).
[15:17:52.131] <TB2>     INFO: Test took 1467ms.
[15:17:53.159] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:17:53.159] <TB2>     INFO: PH scale (per ROC):    83  73  78  80  71  76  76  80  78  78  77  70  77  75  77  75
[15:17:53.159] <TB2>     INFO: PH offset (per ROC):  159 177 187 173 189 186 195 189 176 176 195 189 176 184 187 172
[15:17:53.329] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:17:53.333] <TB2>     INFO: ######################################################################
[15:17:53.333] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:17:53.333] <TB2>     INFO: ######################################################################
[15:17:53.333] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:17:53.345] <TB2>     INFO: scanning low vcal = 10
[15:17:53.687] <TB2>     INFO: Expecting 41600 events.
[15:17:57.411] <TB2>     INFO: 41600 events read in total (3009ms).
[15:17:57.411] <TB2>     INFO: Test took 4066ms.
[15:17:57.412] <TB2>     INFO: scanning low vcal = 20
[15:17:57.920] <TB2>     INFO: Expecting 41600 events.
[15:18:01.646] <TB2>     INFO: 41600 events read in total (3011ms).
[15:18:01.647] <TB2>     INFO: Test took 4235ms.
[15:18:01.648] <TB2>     INFO: scanning low vcal = 30
[15:18:02.155] <TB2>     INFO: Expecting 41600 events.
[15:18:05.881] <TB2>     INFO: 41600 events read in total (3011ms).
[15:18:05.882] <TB2>     INFO: Test took 4234ms.
[15:18:05.884] <TB2>     INFO: scanning low vcal = 40
[15:18:06.388] <TB2>     INFO: Expecting 41600 events.
[15:18:10.624] <TB2>     INFO: 41600 events read in total (3521ms).
[15:18:10.625] <TB2>     INFO: Test took 4741ms.
[15:18:10.628] <TB2>     INFO: scanning low vcal = 50
[15:18:11.052] <TB2>     INFO: Expecting 41600 events.
[15:18:15.313] <TB2>     INFO: 41600 events read in total (3546ms).
[15:18:15.314] <TB2>     INFO: Test took 4686ms.
[15:18:15.317] <TB2>     INFO: scanning low vcal = 60
[15:18:15.743] <TB2>     INFO: Expecting 41600 events.
[15:18:19.997] <TB2>     INFO: 41600 events read in total (3539ms).
[15:18:19.998] <TB2>     INFO: Test took 4681ms.
[15:18:19.001] <TB2>     INFO: scanning low vcal = 70
[15:18:20.428] <TB2>     INFO: Expecting 41600 events.
[15:18:24.690] <TB2>     INFO: 41600 events read in total (3547ms).
[15:18:24.691] <TB2>     INFO: Test took 4690ms.
[15:18:24.694] <TB2>     INFO: scanning low vcal = 80
[15:18:25.120] <TB2>     INFO: Expecting 41600 events.
[15:18:29.392] <TB2>     INFO: 41600 events read in total (3557ms).
[15:18:29.393] <TB2>     INFO: Test took 4699ms.
[15:18:29.396] <TB2>     INFO: scanning low vcal = 90
[15:18:29.822] <TB2>     INFO: Expecting 41600 events.
[15:18:34.074] <TB2>     INFO: 41600 events read in total (3537ms).
[15:18:34.075] <TB2>     INFO: Test took 4679ms.
[15:18:34.078] <TB2>     INFO: scanning low vcal = 100
[15:18:34.502] <TB2>     INFO: Expecting 41600 events.
[15:18:38.894] <TB2>     INFO: 41600 events read in total (3677ms).
[15:18:38.895] <TB2>     INFO: Test took 4817ms.
[15:18:38.898] <TB2>     INFO: scanning low vcal = 110
[15:18:39.321] <TB2>     INFO: Expecting 41600 events.
[15:18:43.577] <TB2>     INFO: 41600 events read in total (3541ms).
[15:18:43.578] <TB2>     INFO: Test took 4680ms.
[15:18:43.581] <TB2>     INFO: scanning low vcal = 120
[15:18:44.007] <TB2>     INFO: Expecting 41600 events.
[15:18:48.257] <TB2>     INFO: 41600 events read in total (3535ms).
[15:18:48.259] <TB2>     INFO: Test took 4678ms.
[15:18:48.262] <TB2>     INFO: scanning low vcal = 130
[15:18:48.688] <TB2>     INFO: Expecting 41600 events.
[15:18:52.956] <TB2>     INFO: 41600 events read in total (3553ms).
[15:18:52.957] <TB2>     INFO: Test took 4695ms.
[15:18:52.960] <TB2>     INFO: scanning low vcal = 140
[15:18:53.386] <TB2>     INFO: Expecting 41600 events.
[15:18:57.640] <TB2>     INFO: 41600 events read in total (3539ms).
[15:18:57.641] <TB2>     INFO: Test took 4681ms.
[15:18:57.643] <TB2>     INFO: scanning low vcal = 150
[15:18:58.069] <TB2>     INFO: Expecting 41600 events.
[15:19:02.328] <TB2>     INFO: 41600 events read in total (3544ms).
[15:19:02.328] <TB2>     INFO: Test took 4685ms.
[15:19:02.331] <TB2>     INFO: scanning low vcal = 160
[15:19:02.757] <TB2>     INFO: Expecting 41600 events.
[15:19:07.015] <TB2>     INFO: 41600 events read in total (3543ms).
[15:19:07.015] <TB2>     INFO: Test took 4684ms.
[15:19:07.018] <TB2>     INFO: scanning low vcal = 170
[15:19:07.445] <TB2>     INFO: Expecting 41600 events.
[15:19:11.695] <TB2>     INFO: 41600 events read in total (3534ms).
[15:19:11.696] <TB2>     INFO: Test took 4678ms.
[15:19:11.699] <TB2>     INFO: scanning low vcal = 180
[15:19:12.124] <TB2>     INFO: Expecting 41600 events.
[15:19:16.381] <TB2>     INFO: 41600 events read in total (3542ms).
[15:19:16.382] <TB2>     INFO: Test took 4683ms.
[15:19:16.386] <TB2>     INFO: scanning low vcal = 190
[15:19:16.810] <TB2>     INFO: Expecting 41600 events.
[15:19:21.063] <TB2>     INFO: 41600 events read in total (3538ms).
[15:19:21.064] <TB2>     INFO: Test took 4678ms.
[15:19:21.067] <TB2>     INFO: scanning low vcal = 200
[15:19:21.493] <TB2>     INFO: Expecting 41600 events.
[15:19:25.759] <TB2>     INFO: 41600 events read in total (3552ms).
[15:19:25.761] <TB2>     INFO: Test took 4694ms.
[15:19:25.764] <TB2>     INFO: scanning low vcal = 210
[15:19:26.189] <TB2>     INFO: Expecting 41600 events.
[15:19:30.445] <TB2>     INFO: 41600 events read in total (3541ms).
[15:19:30.445] <TB2>     INFO: Test took 4681ms.
[15:19:30.448] <TB2>     INFO: scanning low vcal = 220
[15:19:30.875] <TB2>     INFO: Expecting 41600 events.
[15:19:35.128] <TB2>     INFO: 41600 events read in total (3538ms).
[15:19:35.129] <TB2>     INFO: Test took 4681ms.
[15:19:35.131] <TB2>     INFO: scanning low vcal = 230
[15:19:35.558] <TB2>     INFO: Expecting 41600 events.
[15:19:39.816] <TB2>     INFO: 41600 events read in total (3543ms).
[15:19:39.817] <TB2>     INFO: Test took 4686ms.
[15:19:39.820] <TB2>     INFO: scanning low vcal = 240
[15:19:40.244] <TB2>     INFO: Expecting 41600 events.
[15:19:44.498] <TB2>     INFO: 41600 events read in total (3539ms).
[15:19:44.499] <TB2>     INFO: Test took 4679ms.
[15:19:44.502] <TB2>     INFO: scanning low vcal = 250
[15:19:44.926] <TB2>     INFO: Expecting 41600 events.
[15:19:49.188] <TB2>     INFO: 41600 events read in total (3547ms).
[15:19:49.189] <TB2>     INFO: Test took 4687ms.
[15:19:49.194] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:19:49.619] <TB2>     INFO: Expecting 41600 events.
[15:19:53.846] <TB2>     INFO: 41600 events read in total (3512ms).
[15:19:53.847] <TB2>     INFO: Test took 4653ms.
[15:19:53.851] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:19:54.276] <TB2>     INFO: Expecting 41600 events.
[15:19:58.536] <TB2>     INFO: 41600 events read in total (3545ms).
[15:19:58.537] <TB2>     INFO: Test took 4686ms.
[15:19:58.540] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:19:58.928] <TB2>     INFO: Expecting 41600 events.
[15:20:03.206] <TB2>     INFO: 41600 events read in total (3563ms).
[15:20:03.207] <TB2>     INFO: Test took 4666ms.
[15:20:03.210] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:20:03.588] <TB2>     INFO: Expecting 41600 events.
[15:20:07.854] <TB2>     INFO: 41600 events read in total (3551ms).
[15:20:07.854] <TB2>     INFO: Test took 4644ms.
[15:20:07.858] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:20:08.241] <TB2>     INFO: Expecting 41600 events.
[15:20:12.476] <TB2>     INFO: 41600 events read in total (3520ms).
[15:20:12.477] <TB2>     INFO: Test took 4619ms.
[15:20:13.047] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:20:13.050] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:20:13.051] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:20:13.051] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:20:13.051] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:20:13.052] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:20:13.052] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:20:13.052] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:20:13.052] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:20:13.052] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:20:13.053] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:20:13.053] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:20:13.053] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:20:13.053] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:20:13.053] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:20:13.053] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:20:13.053] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:20:55.678] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:20:55.678] <TB2>     INFO: non-linearity mean:  0.961 0.959 0.959 0.964 0.960 0.958 0.959 0.952 0.966 0.956 0.962 0.959 0.963 0.951 0.963 0.962
[15:20:55.678] <TB2>     INFO: non-linearity RMS:   0.007 0.006 0.006 0.005 0.006 0.007 0.008 0.006 0.005 0.006 0.006 0.007 0.006 0.009 0.005 0.006
[15:20:55.678] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:20:55.701] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:20:55.724] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:20:55.746] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:20:55.768] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:20:55.791] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:20:55.813] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:20:55.836] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:20:55.858] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:20:55.881] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:20:55.903] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:20:55.926] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:20:55.948] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:20:55.971] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:20:55.993] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:20:56.016] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-44_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:20:56.038] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 182 seconds
[15:20:56.038] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:20:56.045] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:20:56.045] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:20:56.048] <TB2>     INFO: ######################################################################
[15:20:56.048] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:20:56.048] <TB2>     INFO: ######################################################################
[15:20:56.051] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:20:56.061] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:20:56.062] <TB2>     INFO:     run 1 of 1
[15:20:56.062] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:20:56.406] <TB2>     INFO: Expecting 3120000 events.
[15:21:44.987] <TB2>     INFO: 1217435 events read in total (47867ms).
[15:22:32.744] <TB2>     INFO: 2425105 events read in total (95625ms).
[15:22:59.713] <TB2>     INFO: 3120000 events read in total (122593ms).
[15:22:59.763] <TB2>     INFO: Test took 123702ms.
[15:22:59.850] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:00.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:23:01.574] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:23:03.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:23:04.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:23:06.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:23:07.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:23:09.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:23:10.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:23:12.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:23:13.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:23:15.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:23:16.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:23:18.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:23:19.762] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:23:21.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:23:22.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:23:24.147] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499032064
[15:23:24.177] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:23:24.177] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 69.2772, RMS = 2.45181
[15:23:24.178] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 82
[15:23:24.178] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:23:24.178] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 64.6843, RMS = 2.38594
[15:23:24.178] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 77
[15:23:24.179] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:23:24.179] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 65.389, RMS = 2.24885
[15:23:24.179] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 77
[15:23:24.179] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:23:24.179] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 61.1263, RMS = 2.44413
[15:23:24.179] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 74
[15:23:24.180] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:23:24.180] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 71.8343, RMS = 2.53158
[15:23:24.180] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:23:24.181] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:23:24.181] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 66.6404, RMS = 2.23837
[15:23:24.181] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 78
[15:23:24.182] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:23:24.182] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.0656, RMS = 1.39669
[15:23:24.182] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:23:24.182] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:23:24.182] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 74.11, RMS = 2.17805
[15:23:24.182] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:23:24.183] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:23:24.183] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 82.5324, RMS = 1.81389
[15:23:24.183] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 92
[15:23:24.183] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:23:24.183] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.629, RMS = 1.6076
[15:23:24.183] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:23:24.184] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:23:24.184] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.2186, RMS = 2.20476
[15:23:24.184] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:23:24.184] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:23:24.184] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 69.091, RMS = 2.52226
[15:23:24.184] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 82
[15:23:24.185] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:23:24.185] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.0762, RMS = 1.392
[15:23:24.185] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 89
[15:23:24.185] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:23:24.185] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.6856, RMS = 1.28582
[15:23:24.185] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:23:24.186] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:23:24.186] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 90.4881, RMS = 1.60108
[15:23:24.186] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 99
[15:23:24.186] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:23:24.186] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 84.1564, RMS = 1.79815
[15:23:24.186] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 94
[15:23:24.187] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:23:24.187] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.7807, RMS = 1.25257
[15:23:24.187] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 87
[15:23:24.187] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:23:24.187] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.6395, RMS = 1.61269
[15:23:24.187] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:23:24.188] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:23:24.188] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.4686, RMS = 1.61348
[15:23:24.188] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 88
[15:23:24.188] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:23:24.188] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.3664, RMS = 1.66312
[15:23:24.188] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:23:24.189] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:23:24.189] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.9674, RMS = 1.42807
[15:23:24.189] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:23:24.189] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:23:24.189] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.3018, RMS = 1.85459
[15:23:24.189] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:23:24.191] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:23:24.191] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.8171, RMS = 1.32156
[15:23:24.191] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:23:24.191] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:23:24.191] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.5119, RMS = 1.77295
[15:23:24.191] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:23:24.192] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:23:24.192] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.7032, RMS = 1.44739
[15:23:24.192] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:23:24.192] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:23:24.192] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 74.7533, RMS = 1.89728
[15:23:24.192] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:23:24.193] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:23:24.193] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 80.6461, RMS = 1.59406
[15:23:24.193] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 89
[15:23:24.193] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:23:24.193] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.4799, RMS = 1.74935
[15:23:24.193] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 88
[15:23:24.194] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:23:24.194] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.2776, RMS = 1.66959
[15:23:24.194] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:23:24.194] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:23:24.194] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 74.2004, RMS = 2.03638
[15:23:24.194] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:23:24.195] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:23:24.195] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.6026, RMS = 1.99375
[15:23:24.195] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:23:24.195] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:23:24.195] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 72.1555, RMS = 2.88616
[15:23:24.195] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:23:24.198] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[15:23:24.198] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:23:24.198] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:23:24.292] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:23:24.292] <TB2>     INFO: enter test to run
[15:23:24.292] <TB2>     INFO:   test:  no parameter change
[15:23:24.293] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[15:23:24.294] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[15:23:24.294] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[15:23:24.294] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:23:24.768] <TB2>    QUIET: Connection to board 141 closed.
[15:23:24.769] <TB2>     INFO: pXar: this is the end, my friend
[15:23:24.770] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
