-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity IDCT2_IDCT2B8 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    in_0_val : IN STD_LOGIC_VECTOR (25 downto 0);
    in_1_val : IN STD_LOGIC_VECTOR (31 downto 0);
    in_2_val : IN STD_LOGIC_VECTOR (31 downto 0);
    in_3_val : IN STD_LOGIC_VECTOR (31 downto 0);
    in_4_val : IN STD_LOGIC_VECTOR (25 downto 0);
    in_5_val : IN STD_LOGIC_VECTOR (31 downto 0);
    in_6_val : IN STD_LOGIC_VECTOR (31 downto 0);
    in_7_val : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of IDCT2_IDCT2B8 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_FFFFFFCE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111001110";
    constant ap_const_lv32_FFFFFFA7 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111110100111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal in_7_val_read_reg_568 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal in_7_val_read_reg_568_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal in_6_val_read_reg_581 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_5_val_read_reg_586 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_4_val_read_reg_597 : STD_LOGIC_VECTOR (25 downto 0);
    signal in_3_val_read_reg_602 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_3_val_read_reg_602_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal in_2_val_read_reg_611 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_1_val_read_reg_616 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_1_val_read_reg_616_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal in_0_val_read_reg_625 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln65_3_fu_155_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln65_3_reg_630 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln65_4_fu_167_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln65_4_reg_635 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln65_4_reg_635_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln65_3_fu_191_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln65_3_reg_640 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln65_2_fu_282_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln65_2_reg_645 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln65_2_reg_645_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln67_4_fu_295_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln67_4_reg_651 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln67_1_fu_317_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln67_1_reg_656 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln68_1_fu_340_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln68_1_reg_661 : STD_LOGIC_VECTOR (31 downto 0);
    signal evens_reg_666 : STD_LOGIC_VECTOR (31 downto 0);
    signal evens_1_reg_672 : STD_LOGIC_VECTOR (31 downto 0);
    signal evens_2_reg_678 : STD_LOGIC_VECTOR (31 downto 0);
    signal evens_3_reg_684 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln66_1_fu_388_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln66_1_reg_690 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln66_1_fu_409_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln66_1_reg_695 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln67_2_fu_447_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln67_2_reg_700 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_2_fu_470_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_2_reg_706 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_IDCT2B4_fu_92_ap_start : STD_LOGIC;
    signal grp_IDCT2B4_fu_92_ap_done : STD_LOGIC;
    signal grp_IDCT2B4_fu_92_ap_idle : STD_LOGIC;
    signal grp_IDCT2B4_fu_92_ap_ready : STD_LOGIC;
    signal grp_IDCT2B4_fu_92_ap_ce : STD_LOGIC;
    signal grp_IDCT2B4_fu_92_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_IDCT2B4_fu_92_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_IDCT2B4_fu_92_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_IDCT2B4_fu_92_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp33 : BOOLEAN;
    signal grp_IDCT2B4_fu_92_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp33 : BOOLEAN;
    signal grp_fu_100_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_fu_100_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_105_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_105_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_110_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_110_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_115_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_115_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_120_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_120_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln65_fu_125_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln65_1_fu_131_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln65_fu_137_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln65_2_fu_143_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln65_1_fu_149_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln65_3_fu_161_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln65_4_fu_167_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln65_3_fu_161_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln65_5_fu_179_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln65_4_fu_173_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln65_5_fu_179_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln65_2_fu_185_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln65_3_fu_191_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln65_6_fu_229_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln65_7_fu_234_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln65_4_fu_239_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln65_8_fu_245_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln65_9_fu_256_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln65_10_fu_261_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln65_5_fu_250_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln65_6_fu_266_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln65_1_fu_277_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln65_fu_272_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln67_1_fu_301_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln67_5_fu_306_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln67_2_fu_312_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_4_fu_323_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln68_fu_329_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln68_fu_334_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln66_fu_361_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln66_1_fu_366_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln66_3_fu_371_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln66_2_fu_377_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln66_fu_382_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln66_2_fu_393_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln66_3_fu_398_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln66_3_fu_403_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_100_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln67_fu_415_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln67_fu_421_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln67_3_fu_426_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_105_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln67_2_fu_432_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln67_1_fu_441_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln67_fu_436_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_3_fu_453_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_110_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_115_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_1_fu_464_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_fu_459_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_120_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln66_fu_476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln66_2_fu_481_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln70_fu_486_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln71_fu_490_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln72_fu_495_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln73_fu_499_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln74_fu_503_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln75_fu_507_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln76_fu_511_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln77_fu_516_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_100_ce : STD_LOGIC;
    signal pre_grp_fu_100_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_100_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_105_ce : STD_LOGIC;
    signal pre_grp_fu_105_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_105_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_110_ce : STD_LOGIC;
    signal pre_grp_fu_110_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_110_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_115_ce : STD_LOGIC;
    signal pre_grp_fu_115_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_115_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_120_ce : STD_LOGIC;
    signal pre_grp_fu_120_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_120_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component IDCT2_IDCT2B4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        in_0_val : IN STD_LOGIC_VECTOR (25 downto 0);
        in_1_val : IN STD_LOGIC_VECTOR (31 downto 0);
        in_2_val : IN STD_LOGIC_VECTOR (25 downto 0);
        in_3_val : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component IDCT2_mul_32s_7s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component IDCT2_mul_32s_8s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_IDCT2B4_fu_92 : component IDCT2_IDCT2B4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_IDCT2B4_fu_92_ap_start,
        ap_done => grp_IDCT2B4_fu_92_ap_done,
        ap_idle => grp_IDCT2B4_fu_92_ap_idle,
        ap_ready => grp_IDCT2B4_fu_92_ap_ready,
        ap_ce => grp_IDCT2B4_fu_92_ap_ce,
        in_0_val => in_0_val_read_reg_625,
        in_1_val => in_2_val_read_reg_611,
        in_2_val => in_4_val_read_reg_597,
        in_3_val => in_6_val_read_reg_581,
        ap_return_0 => grp_IDCT2B4_fu_92_ap_return_0,
        ap_return_1 => grp_IDCT2B4_fu_92_ap_return_1,
        ap_return_2 => grp_IDCT2B4_fu_92_ap_return_2,
        ap_return_3 => grp_IDCT2B4_fu_92_ap_return_3);

    mul_32s_7s_32_2_1_U9 : component IDCT2_mul_32s_7s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_100_p0,
        din1 => grp_fu_100_p1,
        ce => grp_fu_100_ce,
        dout => pre_grp_fu_100_p2);

    mul_32s_8s_32_2_1_U10 : component IDCT2_mul_32s_8s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_105_p0,
        din1 => grp_fu_105_p1,
        ce => grp_fu_105_ce,
        dout => pre_grp_fu_105_p2);

    mul_32s_7s_32_2_1_U11 : component IDCT2_mul_32s_7s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_110_p0,
        din1 => grp_fu_110_p1,
        ce => grp_fu_110_ce,
        dout => pre_grp_fu_110_p2);

    mul_32s_8s_32_2_1_U12 : component IDCT2_mul_32s_8s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_115_p0,
        din1 => grp_fu_115_p1,
        ce => grp_fu_115_ce,
        dout => pre_grp_fu_115_p2);

    mul_32s_8s_32_2_1_U13 : component IDCT2_mul_32s_8s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_120_p0,
        din1 => grp_fu_120_p1,
        ce => grp_fu_120_ce,
        dout => pre_grp_fu_120_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    grp_IDCT2B4_fu_92_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_IDCT2B4_fu_92_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_IDCT2B4_fu_92_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_IDCT2B4_fu_92_ap_ready = ap_const_logic_1)) then 
                    grp_IDCT2B4_fu_92_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fu_100_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_100_ce <= ap_const_logic_1;
            else 
                grp_fu_100_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_105_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_105_ce <= ap_const_logic_1;
            else 
                grp_fu_105_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_110_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_110_ce <= ap_const_logic_1;
            else 
                grp_fu_110_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_115_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_115_ce <= ap_const_logic_1;
            else 
                grp_fu_115_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_120_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then 
                grp_fu_120_ce <= ap_const_logic_1;
            else 
                grp_fu_120_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln65_2_reg_645 <= add_ln65_2_fu_282_p2;
                add_ln65_3_reg_630 <= add_ln65_3_fu_155_p2;
                add_ln67_4_reg_651 <= add_ln67_4_fu_295_p2;
                in_0_val_read_reg_625 <= in_0_val;
                in_1_val_read_reg_616 <= in_1_val;
                in_1_val_read_reg_616_pp0_iter1_reg <= in_1_val_read_reg_616;
                in_2_val_read_reg_611 <= in_2_val;
                in_3_val_read_reg_602 <= in_3_val;
                in_3_val_read_reg_602_pp0_iter1_reg <= in_3_val_read_reg_602;
                in_4_val_read_reg_597 <= in_4_val;
                in_5_val_read_reg_586 <= in_5_val;
                in_6_val_read_reg_581 <= in_6_val;
                in_7_val_read_reg_568 <= in_7_val;
                in_7_val_read_reg_568_pp0_iter1_reg <= in_7_val_read_reg_568;
                shl_ln65_4_reg_635 <= shl_ln65_4_fu_167_p2;
                shl_ln65_4_reg_635_pp0_iter1_reg <= shl_ln65_4_reg_635;
                sub_ln65_3_reg_640 <= sub_ln65_3_fu_191_p2;
                sub_ln67_1_reg_656 <= sub_ln67_1_fu_317_p2;
                sub_ln68_1_reg_661 <= sub_ln68_1_fu_340_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                add_ln65_2_reg_645_pp0_iter2_reg <= add_ln65_2_reg_645;
                add_ln66_1_reg_695 <= add_ln66_1_fu_409_p2;
                add_ln67_2_reg_700 <= add_ln67_2_fu_447_p2;
                add_ln68_2_reg_706 <= add_ln68_2_fu_470_p2;
                evens_1_reg_672 <= grp_IDCT2B4_fu_92_ap_return_1;
                evens_2_reg_678 <= grp_IDCT2B4_fu_92_ap_return_2;
                evens_3_reg_684 <= grp_IDCT2B4_fu_92_ap_return_3;
                evens_reg_666 <= grp_IDCT2B4_fu_92_ap_return_0;
                sub_ln66_1_reg_690 <= sub_ln66_1_fu_388_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                grp_fu_100_p0 <= in_7_val;
                grp_fu_105_p0 <= in_3_val;
                grp_fu_110_p0 <= in_3_val;
                grp_fu_115_p0 <= in_7_val;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                grp_fu_120_p0 <= in_5_val_read_reg_586;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_100_ce = ap_const_logic_1)) then
                pre_grp_fu_100_p2_reg <= pre_grp_fu_100_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_105_ce = ap_const_logic_1)) then
                pre_grp_fu_105_p2_reg <= pre_grp_fu_105_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_110_ce = ap_const_logic_1)) then
                pre_grp_fu_110_p2_reg <= pre_grp_fu_110_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_115_ce = ap_const_logic_1)) then
                pre_grp_fu_115_p2_reg <= pre_grp_fu_115_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_120_ce = ap_const_logic_1)) then
                pre_grp_fu_120_p2_reg <= pre_grp_fu_120_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln65_1_fu_277_p2 <= std_logic_vector(unsigned(sub_ln65_3_reg_640) + unsigned(add_ln65_6_fu_266_p2));
    add_ln65_2_fu_282_p2 <= std_logic_vector(unsigned(add_ln65_1_fu_277_p2) + unsigned(add_ln65_fu_272_p2));
    add_ln65_3_fu_155_p2 <= std_logic_vector(unsigned(sub_ln65_1_fu_149_p2) + unsigned(in_1_val));
    add_ln65_4_fu_173_p2 <= std_logic_vector(unsigned(shl_ln65_3_fu_161_p2) + unsigned(shl_ln65_4_fu_167_p2));
    add_ln65_5_fu_250_p2 <= std_logic_vector(unsigned(sub_ln65_4_fu_239_p2) + unsigned(shl_ln65_8_fu_245_p2));
    add_ln65_6_fu_266_p2 <= std_logic_vector(unsigned(shl_ln65_9_fu_256_p2) + unsigned(shl_ln65_10_fu_261_p2));
    add_ln65_fu_272_p2 <= std_logic_vector(unsigned(add_ln65_3_reg_630) + unsigned(add_ln65_5_fu_250_p2));
    add_ln66_1_fu_409_p2 <= std_logic_vector(unsigned(sub_ln66_3_fu_403_p2) + unsigned(grp_fu_100_p2));
    add_ln66_2_fu_481_p2 <= std_logic_vector(unsigned(add_ln66_1_reg_695) + unsigned(add_ln66_fu_476_p2));
    add_ln66_3_fu_371_p2 <= std_logic_vector(unsigned(shl_ln66_fu_361_p2) + unsigned(shl_ln66_1_fu_366_p2));
    add_ln66_fu_476_p2 <= std_logic_vector(unsigned(sub_ln66_1_reg_690) + unsigned(grp_fu_120_p2));
    add_ln67_1_fu_441_p2 <= std_logic_vector(unsigned(grp_fu_105_p2) + unsigned(sub_ln67_2_fu_432_p2));
    add_ln67_2_fu_447_p2 <= std_logic_vector(unsigned(add_ln67_1_fu_441_p2) + unsigned(add_ln67_fu_436_p2));
    add_ln67_3_fu_426_p2 <= std_logic_vector(unsigned(sub_ln67_fu_415_p2) + unsigned(shl_ln67_fu_421_p2));
    add_ln67_4_fu_295_p2 <= std_logic_vector(unsigned(shl_ln65_7_fu_234_p2) + unsigned(shl_ln65_8_fu_245_p2));
    add_ln67_5_fu_306_p2 <= std_logic_vector(unsigned(shl_ln67_1_fu_301_p2) + unsigned(shl_ln65_9_fu_256_p2));
    add_ln67_fu_436_p2 <= std_logic_vector(unsigned(add_ln67_3_fu_426_p2) + unsigned(add_ln67_4_reg_651));
    add_ln68_1_fu_464_p2 <= std_logic_vector(unsigned(grp_fu_110_p2) + unsigned(grp_fu_115_p2));
    add_ln68_2_fu_470_p2 <= std_logic_vector(unsigned(add_ln68_1_fu_464_p2) + unsigned(add_ln68_fu_459_p2));
    add_ln68_3_fu_453_p2 <= std_logic_vector(unsigned(shl_ln66_1_fu_366_p2) + unsigned(shl_ln67_fu_421_p2));
    add_ln68_4_fu_323_p2 <= std_logic_vector(unsigned(shl_ln65_6_fu_229_p2) + unsigned(shl_ln65_7_fu_234_p2));
    add_ln68_fu_459_p2 <= std_logic_vector(unsigned(add_ln68_3_fu_453_p2) + unsigned(sub_ln68_1_reg_661));
    add_ln70_fu_486_p2 <= std_logic_vector(unsigned(evens_reg_666) + unsigned(add_ln65_2_reg_645_pp0_iter2_reg));
    add_ln71_fu_490_p2 <= std_logic_vector(unsigned(evens_1_reg_672) + unsigned(add_ln66_2_fu_481_p2));
    add_ln72_fu_495_p2 <= std_logic_vector(unsigned(evens_2_reg_678) + unsigned(add_ln67_2_reg_700));
    add_ln73_fu_499_p2 <= std_logic_vector(unsigned(evens_3_reg_684) + unsigned(add_ln68_2_reg_706));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp33 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= add_ln70_fu_486_p2;
    ap_return_1 <= add_ln71_fu_490_p2;
    ap_return_2 <= add_ln72_fu_495_p2;
    ap_return_3 <= add_ln73_fu_499_p2;
    ap_return_4 <= sub_ln74_fu_503_p2;
    ap_return_5 <= sub_ln75_fu_507_p2;
    ap_return_6 <= sub_ln76_fu_511_p2;
    ap_return_7 <= sub_ln77_fu_516_p2;

    grp_IDCT2B4_fu_92_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp33)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp33) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_IDCT2B4_fu_92_ap_ce <= ap_const_logic_1;
        else 
            grp_IDCT2B4_fu_92_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_IDCT2B4_fu_92_ap_start <= grp_IDCT2B4_fu_92_ap_start_reg;
    grp_fu_100_p1 <= ap_const_lv32_FFFFFFCE(7 - 1 downto 0);

    grp_fu_100_p2_assign_proc : process(grp_fu_100_ce, pre_grp_fu_100_p2, pre_grp_fu_100_p2_reg)
    begin
        if ((grp_fu_100_ce = ap_const_logic_1)) then 
            grp_fu_100_p2 <= pre_grp_fu_100_p2;
        else 
            grp_fu_100_p2 <= pre_grp_fu_100_p2_reg;
        end if; 
    end process;

    grp_fu_105_p1 <= ap_const_lv32_FFFFFFA7(8 - 1 downto 0);

    grp_fu_105_p2_assign_proc : process(grp_fu_105_ce, pre_grp_fu_105_p2, pre_grp_fu_105_p2_reg)
    begin
        if ((grp_fu_105_ce = ap_const_logic_1)) then 
            grp_fu_105_p2 <= pre_grp_fu_105_p2;
        else 
            grp_fu_105_p2 <= pre_grp_fu_105_p2_reg;
        end if; 
    end process;

    grp_fu_110_p1 <= ap_const_lv32_FFFFFFCE(7 - 1 downto 0);

    grp_fu_110_p2_assign_proc : process(grp_fu_110_ce, pre_grp_fu_110_p2, pre_grp_fu_110_p2_reg)
    begin
        if ((grp_fu_110_ce = ap_const_logic_1)) then 
            grp_fu_110_p2 <= pre_grp_fu_110_p2;
        else 
            grp_fu_110_p2 <= pre_grp_fu_110_p2_reg;
        end if; 
    end process;

    grp_fu_115_p1 <= ap_const_lv32_FFFFFFA7(8 - 1 downto 0);

    grp_fu_115_p2_assign_proc : process(grp_fu_115_ce, pre_grp_fu_115_p2, pre_grp_fu_115_p2_reg)
    begin
        if ((grp_fu_115_ce = ap_const_logic_1)) then 
            grp_fu_115_p2 <= pre_grp_fu_115_p2;
        else 
            grp_fu_115_p2 <= pre_grp_fu_115_p2_reg;
        end if; 
    end process;

    grp_fu_120_p1 <= ap_const_lv32_FFFFFFA7(8 - 1 downto 0);

    grp_fu_120_p2_assign_proc : process(grp_fu_120_ce, pre_grp_fu_120_p2, pre_grp_fu_120_p2_reg)
    begin
        if ((grp_fu_120_ce = ap_const_logic_1)) then 
            grp_fu_120_p2 <= pre_grp_fu_120_p2;
        else 
            grp_fu_120_p2 <= pre_grp_fu_120_p2_reg;
        end if; 
    end process;

    shl_ln65_10_fu_261_p2 <= std_logic_vector(shift_left(unsigned(in_7_val_read_reg_568),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln65_1_fu_131_p2 <= std_logic_vector(shift_left(unsigned(in_1_val),to_integer(unsigned('0' & ap_const_lv32_5(31-1 downto 0)))));
    shl_ln65_2_fu_143_p2 <= std_logic_vector(shift_left(unsigned(in_1_val),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    shl_ln65_3_fu_161_p0 <= in_3_val;
    shl_ln65_3_fu_161_p2 <= std_logic_vector(shift_left(unsigned(shl_ln65_3_fu_161_p0),to_integer(unsigned('0' & ap_const_lv32_6(31-1 downto 0)))));
    shl_ln65_4_fu_167_p0 <= in_3_val;
    shl_ln65_4_fu_167_p2 <= std_logic_vector(shift_left(unsigned(shl_ln65_4_fu_167_p0),to_integer(unsigned('0' & ap_const_lv32_4(31-1 downto 0)))));
    shl_ln65_5_fu_179_p0 <= in_3_val;
    shl_ln65_5_fu_179_p2 <= std_logic_vector(shift_left(unsigned(shl_ln65_5_fu_179_p0),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    shl_ln65_6_fu_229_p2 <= std_logic_vector(shift_left(unsigned(in_5_val_read_reg_586),to_integer(unsigned('0' & ap_const_lv32_6(31-1 downto 0)))));
    shl_ln65_7_fu_234_p2 <= std_logic_vector(shift_left(unsigned(in_5_val_read_reg_586),to_integer(unsigned('0' & ap_const_lv32_4(31-1 downto 0)))));
    shl_ln65_8_fu_245_p2 <= std_logic_vector(shift_left(unsigned(in_5_val_read_reg_586),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln65_9_fu_256_p2 <= std_logic_vector(shift_left(unsigned(in_7_val_read_reg_568),to_integer(unsigned('0' & ap_const_lv32_4(31-1 downto 0)))));
    shl_ln65_fu_125_p2 <= std_logic_vector(shift_left(unsigned(in_1_val),to_integer(unsigned('0' & ap_const_lv32_7(31-1 downto 0)))));
    shl_ln66_1_fu_366_p2 <= std_logic_vector(shift_left(unsigned(in_1_val_read_reg_616_pp0_iter1_reg),to_integer(unsigned('0' & ap_const_lv32_4(31-1 downto 0)))));
    shl_ln66_2_fu_377_p2 <= std_logic_vector(shift_left(unsigned(in_1_val_read_reg_616_pp0_iter1_reg),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    shl_ln66_3_fu_398_p2 <= std_logic_vector(shift_left(unsigned(in_3_val_read_reg_602_pp0_iter1_reg),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln66_fu_361_p2 <= std_logic_vector(shift_left(unsigned(in_1_val_read_reg_616_pp0_iter1_reg),to_integer(unsigned('0' & ap_const_lv32_6(31-1 downto 0)))));
    shl_ln67_1_fu_301_p2 <= std_logic_vector(shift_left(unsigned(in_7_val_read_reg_568),to_integer(unsigned('0' & ap_const_lv32_6(31-1 downto 0)))));
    shl_ln67_2_fu_312_p2 <= std_logic_vector(shift_left(unsigned(in_7_val_read_reg_568),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    shl_ln67_fu_421_p2 <= std_logic_vector(shift_left(unsigned(in_1_val_read_reg_616_pp0_iter1_reg),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln68_fu_329_p2 <= std_logic_vector(shift_left(unsigned(in_5_val_read_reg_586),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    sub_ln65_1_fu_149_p2 <= std_logic_vector(unsigned(sub_ln65_fu_137_p2) - unsigned(shl_ln65_2_fu_143_p2));
    sub_ln65_2_fu_185_p2 <= std_logic_vector(unsigned(add_ln65_4_fu_173_p2) - unsigned(shl_ln65_5_fu_179_p2));
    sub_ln65_3_fu_191_p1 <= in_3_val;
    sub_ln65_3_fu_191_p2 <= std_logic_vector(unsigned(sub_ln65_2_fu_185_p2) - unsigned(sub_ln65_3_fu_191_p1));
    sub_ln65_4_fu_239_p2 <= std_logic_vector(unsigned(shl_ln65_6_fu_229_p2) - unsigned(shl_ln65_7_fu_234_p2));
    sub_ln65_fu_137_p2 <= std_logic_vector(unsigned(shl_ln65_fu_125_p2) - unsigned(shl_ln65_1_fu_131_p2));
    sub_ln66_1_fu_388_p2 <= std_logic_vector(unsigned(sub_ln66_fu_382_p2) - unsigned(in_1_val_read_reg_616_pp0_iter1_reg));
    sub_ln66_2_fu_393_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(shl_ln65_4_reg_635_pp0_iter1_reg));
    sub_ln66_3_fu_403_p2 <= std_logic_vector(unsigned(sub_ln66_2_fu_393_p2) - unsigned(shl_ln66_3_fu_398_p2));
    sub_ln66_fu_382_p2 <= std_logic_vector(unsigned(add_ln66_3_fu_371_p2) - unsigned(shl_ln66_2_fu_377_p2));
    sub_ln67_1_fu_317_p2 <= std_logic_vector(unsigned(add_ln67_5_fu_306_p2) - unsigned(shl_ln67_2_fu_312_p2));
    sub_ln67_2_fu_432_p2 <= std_logic_vector(unsigned(sub_ln67_1_reg_656) - unsigned(in_7_val_read_reg_568_pp0_iter1_reg));
    sub_ln67_fu_415_p2 <= std_logic_vector(unsigned(shl_ln66_fu_361_p2) - unsigned(shl_ln66_1_fu_366_p2));
    sub_ln68_1_fu_340_p2 <= std_logic_vector(unsigned(sub_ln68_fu_334_p2) - unsigned(in_5_val_read_reg_586));
    sub_ln68_fu_334_p2 <= std_logic_vector(unsigned(add_ln68_4_fu_323_p2) - unsigned(shl_ln68_fu_329_p2));
    sub_ln74_fu_503_p2 <= std_logic_vector(unsigned(evens_3_reg_684) - unsigned(add_ln68_2_reg_706));
    sub_ln75_fu_507_p2 <= std_logic_vector(unsigned(evens_2_reg_678) - unsigned(add_ln67_2_reg_700));
    sub_ln76_fu_511_p2 <= std_logic_vector(unsigned(evens_1_reg_672) - unsigned(add_ln66_2_fu_481_p2));
    sub_ln77_fu_516_p2 <= std_logic_vector(unsigned(evens_reg_666) - unsigned(add_ln65_2_reg_645_pp0_iter2_reg));
end behav;
