$date
	Sat Oct 22 20:57:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#605318
b1101 &
b1101 %
1$
b1101 !
1"
#605319
0"
#605322
b101000 &
b101000 %
#605326
b10100 &
b10100 %
#605330
b1010 &
b1010 %
#605334
b101 &
b101 %
#605338
b10000 &
b10000 %
#605342
b1000 &
b1000 %
#605346
b100 &
b100 %
#605350
b10 &
b10 %
#605354
b1 &
b1 %
1#
#605358
b0 &
0#
b0 %
0$
#1594578
b10001 &
b10001 %
1$
b10001 !
1"
#1594579
0"
#1594582
b110100 &
b110100 %
#1594586
b11010 &
b11010 %
#1594590
b1101 &
b1101 %
#1594594
b101000 &
b101000 %
#1594598
b10100 &
b10100 %
#1594602
b1010 &
b1010 %
#1594606
b101 &
b101 %
#1594610
b10000 &
b10000 %
#1594614
b1000 &
b1000 %
#1594618
b100 &
b100 %
#1594622
b10 &
b10 %
#1594626
b1 &
b1 %
1#
#1594630
b0 &
0#
b0 %
0$
#2550636
b10101 !
1"
#2550638
b10101 &
b10101 %
1$
#2550639
0"
#2550642
b1000000 &
b1000000 %
#2550646
b100000 &
b100000 %
#2550650
b10000 &
b10000 %
#2550654
b1000 &
b1000 %
#2550658
b100 &
b100 %
#2550662
b10 &
b10 %
#2550666
b1 &
b1 %
1#
#2550670
b0 &
0#
b0 %
0$
#4500012
