module half_adder_tb();
		
//Testbench global variables
   reg   a,b;
   wire  sum,carry;

   //Variable for loop iteration 
   integer i;

   //Step1 : Instantiate the full adder with order based port mapping
   half_adder DUT(a,
                  b,
		  sum,
		  carry); 

   //Process to initialize the variables at 0ns
   initial 
      begin
         a   = 1'b0;
	 b   = 1'b0;

      end
				
   //Process to generate stimulus using for loop
   initial
      begin 
	 for (i=0;i<4;i=i+1)
	    begin
	       {a,b}=i;
	       #10;
	    end
      end
				
   //Process to monitor the changes in the variables
   initial 
      $monitor("Input A=%b, B=%b, Output Sum =%b, Carry=%b",a,b,sum,carry);
									
   //Process to terminate simulation after 100ns
   initial #100 $finish;
			
   
endmodule
