--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue May 20 19:04:27 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     VIDEO_SCANNER
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets PHI_0_c]
            390 items scored, 254 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.886ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             counters_i7  (from PHI_0_c +)
   Destination:    FD1P3AX    D              counters_i15  (to PHI_0_c +)

   Delay:                   8.726ns  (27.7% logic, 72.3% route), 5 logic levels.

 Constraint Details:

      8.726ns data_path counters_i7 to counters_i15 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.886ns

 Path Details: counters_i7 to counters_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              counters_i7 (from PHI_0_c)
Route        19   e 1.883                                  HPE_N_c
LUT4        ---     0.493              C to Z              i9_3_lut
Route         1   e 0.941                                  n26
LUT4        ---     0.493              C to Z              i15_4_lut
Route         1   e 0.941                                  n32
LUT4        ---     0.493              B to Z              i16_4_lut
Route        10   e 1.604                                  TC_c
LUT4        ---     0.493              B to Z              i90_2_lut
Route         1   e 0.941                                  counters_19__N_8
                  --------
                    8.726  (27.7% logic, 72.3% route), 5 logic levels.


Error:  The following path violates requirements by 3.886ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             counters_i7  (from PHI_0_c +)
   Destination:    FD1P3AX    D              counters_i14  (to PHI_0_c +)

   Delay:                   8.726ns  (27.7% logic, 72.3% route), 5 logic levels.

 Constraint Details:

      8.726ns data_path counters_i7 to counters_i14 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.886ns

 Path Details: counters_i7 to counters_i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              counters_i7 (from PHI_0_c)
Route        19   e 1.883                                  HPE_N_c
LUT4        ---     0.493              C to Z              i9_3_lut
Route         1   e 0.941                                  n26
LUT4        ---     0.493              C to Z              i15_4_lut
Route         1   e 0.941                                  n32
LUT4        ---     0.493              B to Z              i16_4_lut
Route        10   e 1.604                                  TC_c
LUT4        ---     0.493              B to Z              i91_2_lut
Route         1   e 0.941                                  counters_19__N_10
                  --------
                    8.726  (27.7% logic, 72.3% route), 5 logic levels.


Error:  The following path violates requirements by 3.886ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             counters_i7  (from PHI_0_c +)
   Destination:    FD1P3AX    D              counters_i13  (to PHI_0_c +)

   Delay:                   8.726ns  (27.7% logic, 72.3% route), 5 logic levels.

 Constraint Details:

      8.726ns data_path counters_i7 to counters_i13 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.886ns

 Path Details: counters_i7 to counters_i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              counters_i7 (from PHI_0_c)
Route        19   e 1.883                                  HPE_N_c
LUT4        ---     0.493              C to Z              i9_3_lut
Route         1   e 0.941                                  n26
LUT4        ---     0.493              C to Z              i15_4_lut
Route         1   e 0.941                                  n32
LUT4        ---     0.493              B to Z              i16_4_lut
Route        10   e 1.604                                  TC_c
LUT4        ---     0.493              C to Z              counters_19__I_3_3_lut
Route         1   e 0.941                                  counters_19__N_12
                  --------
                    8.726  (27.7% logic, 72.3% route), 5 logic levels.

Warning: 8.886 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets PHI_0_c]                 |     5.000 ns|     8.886 ns|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
TC_c                                    |      10|     128|     50.39%
                                        |        |        |
n178                                    |       1|      98|     38.58%
                                        |        |        |
n177                                    |       1|      97|     38.19%
                                        |        |        |
n176                                    |       1|      86|     33.86%
                                        |        |        |
n179                                    |       1|      80|     31.50%
                                        |        |        |
n175                                    |       1|      66|     25.98%
                                        |        |        |
n32                                     |       1|      64|     25.20%
                                        |        |        |
n180                                    |       1|      54|     21.26%
                                        |        |        |
n174                                    |       1|      40|     15.75%
                                        |        |        |
n181                                    |       1|      40|     15.75%
                                        |        |        |
n28                                     |       1|      32|     12.60%
                                        |        |        |
n29                                     |       1|      32|     12.60%
                                        |        |        |
counters_19__N_8                        |       1|      29|     11.42%
                                        |        |        |
counters_19__N_10                       |       1|      29|     11.42%
                                        |        |        |
counters_19__N_12                       |       1|      27|     10.63%
                                        |        |        |
counters_19__N_14                       |       1|      27|     10.63%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 254  Score: 383466

Constraints cover  390 paths, 68 nets, and 132 connections (81.0% coverage)


Peak memory: 71712768 bytes, TRCE: 806912 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
