<profile>

<section name = "Vitis HLS Report for 'softmax_10_Pipeline_VITIS_LOOP_100_1'" level="0">
<item name = "Date">Sat Apr 12 12:19:06 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">top</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.875 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 66, 30.000 ns, 0.660 us, 2, 65, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_100_1">1, 64, 1, 1, 1, 1 ~ 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 28, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 54, -</column>
<column name="Register">-, -, 55, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln100_fu_101_p2">+, 0, 0, 14, 7, 1</column>
<column name="icmp_ln100_fu_95_p2">icmp, 0, 0, 14, 7, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_8_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_p_load">9, 2, 23, 46</column>
<column name="empty_fu_54">9, 2, 23, 46</column>
<column name="i_8_fu_50">9, 2, 7, 14</column>
<column name="phi_ln102_fu_46">9, 2, 23, 46</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="empty_fu_54">23, 0, 23, 0</column>
<column name="i_8_fu_50">7, 0, 7, 0</column>
<column name="phi_ln102_fu_46">23, 0, 25, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, softmax&lt;10&gt;_Pipeline_VITIS_LOOP_100_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, softmax&lt;10&gt;_Pipeline_VITIS_LOOP_100_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, softmax&lt;10&gt;_Pipeline_VITIS_LOOP_100_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, softmax&lt;10&gt;_Pipeline_VITIS_LOOP_100_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, softmax&lt;10&gt;_Pipeline_VITIS_LOOP_100_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, softmax&lt;10&gt;_Pipeline_VITIS_LOOP_100_1, return value</column>
<column name="trunc_ln95_1">in, 23, ap_none, trunc_ln95_1, scalar</column>
<column name="int_part">in, 7, ap_none, int_part, scalar</column>
<column name="phi_ln102_out">out, 25, ap_vld, phi_ln102_out, pointer</column>
<column name="phi_ln102_out_ap_vld">out, 1, ap_vld, phi_ln102_out, pointer</column>
</table>
</item>
</section>
</profile>
