===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 29.5392 seconds

  ----Wall Time----  ----Name----
    3.5920 ( 12.2%)  FIR Parser
   11.1673 ( 37.8%)  'firrtl.circuit' Pipeline
    0.9182 (  3.1%)    LowerFIRRTLTypes
    7.4479 ( 25.2%)    'firrtl.module' Pipeline
    0.9554 (  3.2%)      ExpandWhens
    1.4731 (  5.0%)      CSE
    0.0267 (  0.1%)        (A) DominanceInfo
    5.0194 ( 17.0%)      SimpleCanonicalizer
    1.0223 (  3.5%)    IMConstProp
    0.4379 (  1.5%)    BlackBoxReader
    0.4483 (  1.5%)    'firrtl.module' Pipeline
    0.4483 (  1.5%)      CheckWidths
    2.8017 (  9.5%)  LowerFIRRTLToHW
    1.0367 (  3.5%)  HWMemSimImpl
    4.9933 ( 16.9%)  'hw.module' Pipeline
    1.0059 (  3.4%)    HWCleanup
    1.6483 (  5.6%)    CSE
    0.2160 (  0.7%)      (A) DominanceInfo
    2.3391 (  7.9%)    SimpleCanonicalizer
    1.2007 (  4.1%)  HWLegalizeNames
    0.9078 (  3.1%)  'hw.module' Pipeline
    0.9078 (  3.1%)    PrettifyVerilog
    1.6159 (  5.5%)  Output
    0.0017 (  0.0%)  Rest
   29.5392 (100.0%)  Total

{
  totalTime: 29.568,
  maxMemory: 678129664
}
