<map id="include/triSYCL/vendor/Xilinx/config.hpp" name="include/triSYCL/vendor/Xilinx/config.hpp">
<area shape="rect" id="node1" title="Control the configuration of some implementation of Xilinx&#45;related features." alt="" coords="365,5,521,47"/>
<area shape="rect" id="node2" href="$sycl_2vendor_2Xilinx_2acap_2aie_2tile__infrastructure_2detail_2tile__infrastructure_8hpp.html" title="The basic AI Engine homogeneous tile, with the common infrastructure to all the tiles,..." alt="" coords="280,95,430,165"/>
<area shape="rect" id="node13" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2tile__infrastructure_2detail_2tile__infrastructure_8hpp.html" title="The basic AI Engine homogeneous tile, with the common infrastructure to all the tiles,..." alt="" coords="520,95,676,165"/>
<area shape="rect" id="node3" href="$sycl_2vendor_2Xilinx_2acap_2aie_2tile__infrastructure_8hpp.html" title="The basic AI Engine homogeneous tile, with the common infrastructure to all the tiles,..." alt="" coords="197,213,332,269"/>
<area shape="rect" id="node4" href="$sycl_2vendor_2Xilinx_2acap_2aie_2device_2detail_2device_8hpp.html" title="SYCL&#45;friendly device view of AIE." alt="" coords="145,689,298,745"/>
<area shape="rect" id="node9" href="$sycl_2vendor_2Xilinx_2acap_2aie_2tile__base_8hpp.html" title="The basic AI Engine homogeneous tile, with common content to all the tiles (i.e." alt="" coords="197,317,332,373"/>
<area shape="rect" id="node5" href="$sycl_2vendor_2Xilinx_2acap_2aie_2accessor_8hpp.html" title="SYCL accessor for AIE tile device." alt="" coords="46,793,238,835"/>
<area shape="rect" id="node8" href="$sycl_2vendor_2Xilinx_2acap_2aie_2device_8hpp.html" title="SYCL&#45;friendly device view of AIE." alt="" coords="262,793,440,835"/>
<area shape="rect" id="node6" href="$sycl_2vendor_2Xilinx_2acap_2aie_8hpp.html" title="Experimenting with CGRA &amp; processor arrays such as ACAP/AI Engine." alt="" coords="283,883,419,924"/>
<area shape="rect" id="node7" href="$sycl_2vendor_2Xilinx_2acap_8hpp.html" title="Experimenting with CGRA &amp; processor arrays such as ACAP/AI Engine." alt="" coords="284,972,418,1013"/>
<area shape="rect" id="node10" href="$sycl_2vendor_2Xilinx_2acap_2aie_2program_8hpp.html" title="Model of an AI Engine program, that weaves the program of each tile with the memory of each tile for ..." alt="" coords="259,511,446,552"/>
<area shape="rect" id="node12" href="$sycl_2vendor_2Xilinx_2acap_2aie_2tile_8hpp.html" title="The basic AI Engine heterogeneous tile that dependent of x &amp; y coordinates but also from the collecti..." alt="" coords="147,421,304,463"/>
<area shape="rect" id="node11" href="$sycl_2vendor_2Xilinx_2acap_2aie_2queue_8hpp.html" title="SYCL&#45;friendly queue for AIE cooperative program including all the tiles." alt="" coords="265,600,440,641"/>
<area shape="rect" id="node14" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2tile__infrastructure_8hpp.html" title="The basic AI Engine homogeneous tile, with the common infrastructure to all the tiles,..." alt="" coords="538,213,694,269"/>
<area shape="rect" id="node15" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2device_2detail_2device_8hpp.html" title="SYCL&#45;friendly device view of AIE." alt="" coords="650,689,806,745"/>
<area shape="rect" id="node23" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2tile__base_8hpp.html" title="The basic AI Engine homogeneous tile, with common content to all the tiles (i.e." alt="" coords="654,317,810,373"/>
<area shape="rect" id="node16" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2accessor_8hpp.html" title="SYCL accessor for AIE tile device." alt="" coords="616,793,808,835"/>
<area shape="rect" id="node22" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2device_8hpp.html" title="SYCL&#45;friendly device view of AIE." alt="" coords="832,793,1011,835"/>
<area shape="rect" id="node17" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_8hpp.html" title="Experimenting with CGRA &amp; processor arrays such as ACAP/AI Engine." alt="" coords="844,883,1000,924"/>
<area shape="rect" id="node18" href="$triSYCL_2vendor_2Xilinx_2acap_8hpp.html" title="Experimenting with CGRA &amp; processor arrays such as ACAP/AI Engine." alt="" coords="844,972,1000,1013"/>
<area shape="rect" id="node19" href="$triSYCL_2sycl_8hpp.html" title=" " alt="" coords="838,1061,1005,1088"/>
<area shape="rect" id="node20" href="$CL_2sycl_8hpp.html" title="This is the main SYCL 1.2.1 interoperability header to expose triSYCL into the cl::sycl namespace." alt="" coords="770,1136,908,1163"/>
<area shape="rect" id="node21" href="$sycl_2sycl_8hpp.html" title="This is the SYCL extension header to expose triSYCL directly into the sycl namespace as expected by S..." alt="" coords="932,1136,1076,1163"/>
<area shape="rect" id="node24" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2program_8hpp.html" title="Model of an AI Engine program, that weaves the program of each tile with the memory of each tile for ..." alt="" coords="766,511,952,552"/>
<area shape="rect" id="node26" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2tile_8hpp.html" title="The basic AI Engine heterogeneous tile that dependent of x &amp; y coordinates but also from the collecti..." alt="" coords="654,421,811,463"/>
<area shape="rect" id="node25" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2queue_8hpp.html" title="SYCL&#45;friendly queue for AIE cooperative program including all the tiles." alt="" coords="772,600,946,641"/>
</map>
