\documentclass[conference]{IEEEtran}
\IEEEoverridecommandlockouts
% The preceding line is only needed to identify funding in the first footnote. If that is unneeded, please comment it out.
\usepackage{cite}
\usepackage{amsmath,amssymb,amsfonts}
\usepackage{algorithmic}
\usepackage{graphicx}
\usepackage{textcomp}
\usepackage{xcolor}

% % % Packages Added by Louis % % %
\usepackage{comment}
\usepackage{subfigure}
\usepackage{tabularx}
\usepackage[flushleft]{threeparttable}
\usepackage{rotating}
\usepackage{lscape} 
%\usepackage[colorlinks=true, allcolors=black]{hyperref}
\usepackage{pgfplots, pgfplotstable}
\usepackage{tikz}
\usetikzlibrary{trees}
\usetikzlibrary{snakes,arrows,shapes}
\usepackage{listings}
\definecolor{lightgray}{rgb}{0.95, 0.95, 0.95}
\definecolor{darkgray}{rgb}{0.4, 0.4, 0.4}
\definecolor{purple}{rgb}{0.65, 0.12, 0.82}
\definecolor{ocherCode}{rgb}{1, 0.5, 0} % #FF7F00 -> rgb(239, 169, 0)
\definecolor{blueCode}{rgb}{0, 0, 0.93} % #0000EE -> rgb(0, 0, 238)
\definecolor{greenCode}{rgb}{0, 0.6, 0} % #009900 -> rgb(0, 153, 0) 

\usepackage[ruled]{algorithm2e}
\usepackage{multirow}
\usepackage{setspace}
\usepackage{todonotes}
\usepackage{amsmath}
\usepackage{booktabs}
\usepackage{siunitx}
\sisetup{per=slash, load=abbr}
\usepackage{calc}
\usepackage{array}
\usepackage{caption}
\usepackage{url}
\usepackage{pgf}
\usepackage{mdwlist}
\usepackage{graphicx}
\usepackage{epsfig}
\usepackage{dot2texi}
\usepackage{graphicx,stfloats}
\usepackage{graphicx,epstopdf}
\epstopdfsetup{update}
\usepackage{enumerate}
% % % Packages Add by Louis % % % 

\def\BibTeX{{\rm B\kern-.05em{\sc i\kern-.025em b}\kern-.08em
    T\kern-.1667em\lower.7ex\hbox{E}\kern-.125emX}}
\begin{document}

\title{A High-Performance FPGA Accelerator Framework \\for Linear Time-Multiplexed Overlays\\
{\footnotesize \textsuperscript{*}Note: Sub-titles are not captured in Xplore and
should not be used}
\thanks{Identify applicable funding agency here. If none, delete this.}
}

\author{\IEEEauthorblockN{1\textsuperscript{st} Given Name Surname}
\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
\textit{name of organization (of Aff.)}\\
City, Country \\
email address}
\and
\IEEEauthorblockN{2\textsuperscript{nd} Given Name Surname}
\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
\textit{name of organization (of Aff.)}\\
City, Country \\
email address}
\and
\IEEEauthorblockN{3\textsuperscript{rd} Given Name Surname}
\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
\textit{name of organization (of Aff.)}\\
City, Country \\
email address}
\and
\IEEEauthorblockN{4\textsuperscript{th} Given Name Surname}
\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
\textit{name of organization (of Aff.)}\\
City, Country \\
email address}
\and
\IEEEauthorblockN{5\textsuperscript{th} Given Name Surname}
\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
\textit{name of organization (of Aff.)}\\
City, Country \\
email address}
\and
\IEEEauthorblockN{6\textsuperscript{th} Given Name Surname}
\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
\textit{name of organization (of Aff.)}\\
City, Country \\
email address}
}

\maketitle

\begin{abstract}
Coarse-grained FPGA overlays have shown promising advantages such as software-like programmability and fast compilation to improve the design productivity. 
However, few of the existing overlays have been developed as complete accelerator systems, suitable for real-world applications. 
To address this issue, a high-performance overlay system framework is proposed, based on two different memory interfaces, AXI and PCIe. 
We implement these hardware accelerators on ZedBoard (AXI-based) and VC707 (PCIe-based) platforms respectively, and evaluate their throughput and resource usage for a range of benchmarks. 
The proposed AXI-Xillybus-Overlay system achieves a much more area efficient implementation in comparison with a state-of-art time-multiplexed (TM) overlay, referred to as VectorBlox MXP, at the cost of around 50\% of the throughput which is limited by the 32-bit AXI-ACP interface used by AXI-Xillybus compared to the full 64-bit AXI-HP interface used by VectorBlox MXP. 
The proposed RIFFA-Overlay system shows the highest performance among all the proposed overlay accelerators (3.6$\times$ higher than PCIe-Xillybus-Overlay, and  5.7$\times$ better than AXI-Xillybus-Overlay), but at the expense of a larger resource usage on the BRAMs. 
\end{abstract}

\begin{IEEEkeywords}
FPGA overlay, memory interface, framework
\end{IEEEkeywords}

\input{Files/1_introduction}
\input{Files/2_related_work}
\input{Files/3_overlay}
\input{Files/4_system}
\input{Files/5_experiments}
%\input{Files/6_discussion}
\input{Files/7_conclusion}

\section*{Acknowledgment}

This work is supported by the Singapore Ministry of Education (MOE) Academic Research Fund Tier 2 under grant MOE2017-T2-1-002.

\def\IEEEbibitemsep{1pt plus 1pt}
%\footnotesize
%\scriptsize
\bibliographystyle{abbrv}
% argument is your BibTeX string definitions and bibliography database(s)
\bibliography{Files/references}


\end{document}
