[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45_tech.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45_tech.lef
[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45_stdcell.lef
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45_stdcell.lef
[INFO ODB-0222] Reading LEF file: Nangate45/fakeram45_1024x32.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/fakeram45_1024x32.lef
[INFO ODB-0128] Design: test_RAM
[INFO ODB-0130]     Created 65 pins.
[INFO ODB-0131]     Created 1768 components and 3775 component-terminals.
[INFO ODB-0133]     Created 130 nets and 195 connections.
Placement Analysis
---------------------------------
total displacement       3442.7 u
average displacement        1.9 u
max displacement          283.8 u
original HPWL           32960.1 u
legalized HPWL          33197.1 u
delta HPWL                    1 %

