{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1499792120529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499792120544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 11 12:55:20 2017 " "Processing started: Tue Jul 11 12:55:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499792120544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792120544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792120544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1499792121466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1499792121466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499792138513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792138513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499792138525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792138525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499792138537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792138537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499792138545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792138545 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(1636) " "Verilog HDL information at project.v(1636): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1636 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1499792138553 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "clear_screen project.v(1598) " "Verilog Module Declaration warning at project.v(1598): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"clear_screen\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1598 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792138553 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(1795) " "Verilog HDL information at project.v(1795): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1795 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1499792138553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 7 7 " "Found 7 design units, including 7 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499792138557 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_VGA_adapter " "Found entity 2: fake_VGA_adapter" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499792138557 ""} { "Info" "ISGN_ENTITY_NAME" "3 clear_screen " "Found entity 3: clear_screen" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1586 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499792138557 ""} { "Info" "ISGN_ENTITY_NAME" "4 shape " "Found entity 4: shape" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1694 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499792138557 ""} { "Info" "ISGN_ENTITY_NAME" "5 frames_per_second_60 " "Found entity 5: frames_per_second_60" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1863 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499792138557 ""} { "Info" "ISGN_ENTITY_NAME" "6 block_detector " "Found entity 6: block_detector" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1888 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499792138557 ""} { "Info" "ISGN_ENTITY_NAME" "7 control " "Found entity 7: control" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2002 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499792138557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792138557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1499792138805 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dark_blue project.v(49) " "Verilog HDL or VHDL warning at project.v(49): object \"dark_blue\" assigned a value but never read" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499792138813 "|project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "light_green project.v(50) " "Verilog HDL or VHDL warning at project.v(50): object \"light_green\" assigned a value but never read" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499792138813 "|project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "light_blue project.v(51) " "Verilog HDL or VHDL warning at project.v(51): object \"light_blue\" assigned a value but never read" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499792138813 "|project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pink project.v(53) " "Verilog HDL or VHDL warning at project.v(53): object \"pink\" assigned a value but never read" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499792138813 "|project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yellow project.v(54) " "Verilog HDL or VHDL warning at project.v(54): object \"yellow\" assigned a value but never read" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499792138813 "|project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_row project.v(63) " "Verilog HDL or VHDL warning at project.v(63): object \"empty_row\" assigned a value but never read" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499792138813 "|project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR project.v(22) " "Output port \"LEDR\" at project.v(22) has no driver" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1499792138865 "|project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "project.v" "VGA" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792138953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792138973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792139257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792139281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792139281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792139281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792139281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792139281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792139281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792139281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792139281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792139281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792139281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792139281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792139281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792139281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792139281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792139281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792139281 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1499792139281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhg1 " "Found entity 1: altsyncram_vhg1" {  } { { "db/altsyncram_vhg1.tdf" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/db/altsyncram_vhg1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499792139377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792139377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhg1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated " "Elaborating entity \"altsyncram_vhg1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792139377 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/background.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/DAVID/Documents/GitHub/cscb58_project/project/background.mif -- setting all initial values to 0" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1499792139393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ua " "Found entity 1: decode_5ua" {  } { { "db/decode_5ua.tdf" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/db/decode_5ua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499792139668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792139668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ua vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\|decode_5ua:decode2 " "Elaborating entity \"decode_5ua\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\|decode_5ua:decode2\"" {  } { { "db/altsyncram_vhg1.tdf" "decode2" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/db/altsyncram_vhg1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792139668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/db/decode_u9a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499792139759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792139759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u9a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\|decode_u9a:rden_decode_b " "Elaborating entity \"decode_u9a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\|decode_u9a:rden_decode_b\"" {  } { { "db/altsyncram_vhg1.tdf" "rden_decode_b" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/db/altsyncram_vhg1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792139759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499792139852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792139852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\|mux_gob:mux3 " "Elaborating entity \"mux_gob\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vhg1:auto_generated\|mux_gob:mux3\"" {  } { { "db/altsyncram_vhg1.tdf" "mux3" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/db/altsyncram_vhg1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792139852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792139868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792140008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792140012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792140012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792140012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792140012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792140012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792140012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792140012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792140012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792140012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792140012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792140012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499792140012 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1499792140012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792140012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frames_per_second_60 frames_per_second_60:FPS " "Elaborating entity \"frames_per_second_60\" for hierarchy \"frames_per_second_60:FPS\"" {  } { { "project.v" "FPS" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792140043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clear_screen clear_screen:black_screen " "Elaborating entity \"clear_screen\" for hierarchy \"clear_screen:black_screen\"" {  } { { "project.v" "black_screen" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792140059 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "send_colour project.v(1621) " "Verilog HDL warning at project.v(1621): initial value for variable send_colour should be constant" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1621 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1499792140059 "|project|clear_screen:black_screen"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "send_x project.v(1624) " "Verilog HDL warning at project.v(1624): initial value for variable send_x should be constant" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1624 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1499792140059 "|project|clear_screen:black_screen"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "send_y project.v(1627) " "Verilog HDL warning at project.v(1627): initial value for variable send_y should be constant" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1627 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1499792140059 "|project|clear_screen:black_screen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "send_colour project.v(1620) " "Output port \"send_colour\" at project.v(1620) has no driver" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1620 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1499792140059 "|project|clear_screen:black_screen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shape shape:Square_frame_1 " "Elaborating entity \"shape\" for hierarchy \"shape:Square_frame_1\"" {  } { { "project.v" "Square_frame_1" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792140090 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "send_colour project.v(1749) " "Verilog HDL warning at project.v(1749): initial value for variable send_colour should be constant" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1749 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1499792140090 "|project|shape:Square_frame_1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "send_x project.v(1752) " "Verilog HDL warning at project.v(1752): initial value for variable send_x should be constant" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1752 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1499792140090 "|project|shape:Square_frame_1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "send_y project.v(1755) " "Verilog HDL warning at project.v(1755): initial value for variable send_y should be constant" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1755 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1499792140090 "|project|shape:Square_frame_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "send_colour project.v(1748) " "Output port \"send_colour\" at project.v(1748) has no driver" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1748 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1499792140090 "|project|shape:Square_frame_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:main_control " "Elaborating entity \"control\" for hierarchy \"control:main_control\"" {  } { { "project.v" "main_control" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792140137 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "is_button_pressed project.v(2165) " "Verilog HDL Always Construct warning at project.v(2165): inferring latch(es) for variable \"is_button_pressed\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curr_shape_id project.v(2165) " "Verilog HDL Always Construct warning at project.v(2165): inferring latch(es) for variable \"curr_shape_id\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "is_square_animation_req project.v(2165) " "Verilog HDL Always Construct warning at project.v(2165): inferring latch(es) for variable \"is_square_animation_req\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "draw_square_frame project.v(2165) " "Verilog HDL Always Construct warning at project.v(2165): inferring latch(es) for variable \"draw_square_frame\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curr_shape_id_for_square project.v(2165) " "Verilog HDL Always Construct warning at project.v(2165): inferring latch(es) for variable \"curr_shape_id_for_square\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "draw_start project.v(2240) " "Verilog HDL Always Construct warning at project.v(2240): inferring latch(es) for variable \"draw_start\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2240 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[0\] project.v(2245) " "Inferred latch for \"draw_start\[0\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[1\] project.v(2245) " "Inferred latch for \"draw_start\[1\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[2\] project.v(2245) " "Inferred latch for \"draw_start\[2\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[3\] project.v(2245) " "Inferred latch for \"draw_start\[3\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[4\] project.v(2245) " "Inferred latch for \"draw_start\[4\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[5\] project.v(2245) " "Inferred latch for \"draw_start\[5\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[6\] project.v(2245) " "Inferred latch for \"draw_start\[6\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[7\] project.v(2245) " "Inferred latch for \"draw_start\[7\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[8\] project.v(2245) " "Inferred latch for \"draw_start\[8\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[9\] project.v(2245) " "Inferred latch for \"draw_start\[9\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[10\] project.v(2245) " "Inferred latch for \"draw_start\[10\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[11\] project.v(2245) " "Inferred latch for \"draw_start\[11\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[12\] project.v(2245) " "Inferred latch for \"draw_start\[12\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[13\] project.v(2245) " "Inferred latch for \"draw_start\[13\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[14\] project.v(2245) " "Inferred latch for \"draw_start\[14\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[15\] project.v(2245) " "Inferred latch for \"draw_start\[15\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[16\] project.v(2245) " "Inferred latch for \"draw_start\[16\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[17\] project.v(2245) " "Inferred latch for \"draw_start\[17\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_start\[18\] project.v(2245) " "Inferred latch for \"draw_start\[18\]\" at project.v(2245)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id_for_square\[0\] project.v(2165) " "Inferred latch for \"curr_shape_id_for_square\[0\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id_for_square\[1\] project.v(2165) " "Inferred latch for \"curr_shape_id_for_square\[1\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id_for_square\[2\] project.v(2165) " "Inferred latch for \"curr_shape_id_for_square\[2\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id_for_square\[3\] project.v(2165) " "Inferred latch for \"curr_shape_id_for_square\[3\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id_for_square\[4\] project.v(2165) " "Inferred latch for \"curr_shape_id_for_square\[4\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id_for_square\[5\] project.v(2165) " "Inferred latch for \"curr_shape_id_for_square\[5\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id_for_square\[6\] project.v(2165) " "Inferred latch for \"curr_shape_id_for_square\[6\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id_for_square\[7\] project.v(2165) " "Inferred latch for \"curr_shape_id_for_square\[7\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id_for_square\[8\] project.v(2165) " "Inferred latch for \"curr_shape_id_for_square\[8\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id_for_square\[9\] project.v(2165) " "Inferred latch for \"curr_shape_id_for_square\[9\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id_for_square\[10\] project.v(2165) " "Inferred latch for \"curr_shape_id_for_square\[10\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw_square_frame project.v(2165) " "Inferred latch for \"draw_square_frame\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_square_animation_req project.v(2165) " "Inferred latch for \"is_square_animation_req\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id\[0\] project.v(2165) " "Inferred latch for \"curr_shape_id\[0\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id\[1\] project.v(2165) " "Inferred latch for \"curr_shape_id\[1\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id\[2\] project.v(2165) " "Inferred latch for \"curr_shape_id\[2\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id\[3\] project.v(2165) " "Inferred latch for \"curr_shape_id\[3\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id\[4\] project.v(2165) " "Inferred latch for \"curr_shape_id\[4\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id\[5\] project.v(2165) " "Inferred latch for \"curr_shape_id\[5\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id\[6\] project.v(2165) " "Inferred latch for \"curr_shape_id\[6\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id\[7\] project.v(2165) " "Inferred latch for \"curr_shape_id\[7\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id\[8\] project.v(2165) " "Inferred latch for \"curr_shape_id\[8\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id\[9\] project.v(2165) " "Inferred latch for \"curr_shape_id\[9\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_shape_id\[10\] project.v(2165) " "Inferred latch for \"curr_shape_id\[10\]\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_button_pressed project.v(2165) " "Inferred latch for \"is_button_pressed\" at project.v(2165)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140152 "|project|control:main_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_detector block_detector:fff " "Elaborating entity \"block_detector\" for hierarchy \"block_detector:fff\"" {  } { { "project.v" "fff" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792140200 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_curr_bottom_x_pos project.v(1956) " "Verilog HDL or VHDL warning at project.v(1956): object \"main_curr_bottom_x_pos\" assigned a value but never read" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1956 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499792140200 "|project|block_detector:fff"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_curr_bottom_y_pos project.v(1957) " "Verilog HDL or VHDL warning at project.v(1957): object \"main_curr_bottom_y_pos\" assigned a value but never read" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1957 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499792140200 "|project|block_detector:fff"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "main_bottom_corner_x_pos project.v(1908) " "Verilog HDL warning at project.v(1908): initial value for variable main_bottom_corner_x_pos should be constant" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1908 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1499792140200 "|project|block_detector:fff"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "main_bottom_corner_y_pos project.v(1910) " "Verilog HDL warning at project.v(1910): initial value for variable main_bottom_corner_y_pos should be constant" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1910 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1499792140200 "|project|block_detector:fff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 project.v(1949) " "Verilog HDL assignment warning at project.v(1949): truncated value with size 11 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499792140204 "|project|block_detector:fff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 project.v(1951) " "Verilog HDL assignment warning at project.v(1951): truncated value with size 8 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499792140204 "|project|block_detector:fff"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "project.v(1965) " "Verilog HDL or VHDL warning at the project.v(1965): index expression is not wide enough to address all of the elements in the array" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1965 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1499792140204 "|project|block_detector:fff"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "project.v(1966) " "Verilog HDL or VHDL warning at the project.v(1966): index expression is not wide enough to address all of the elements in the array" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1966 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1499792140204 "|project|block_detector:fff"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "project.v(1971) " "Verilog HDL or VHDL warning at the project.v(1971): index expression is not wide enough to address all of the elements in the array" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1971 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1499792140204 "|project|block_detector:fff"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "project.v(1972) " "Verilog HDL or VHDL warning at the project.v(1972): index expression is not wide enough to address all of the elements in the array" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1972 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1499792140204 "|project|block_detector:fff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "main_send_x project.v(1963) " "Verilog HDL Always Construct warning at project.v(1963): inferring latch(es) for variable \"main_send_x\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1963 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499792140204 "|project|block_detector:fff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "main_send_y project.v(1963) " "Verilog HDL Always Construct warning at project.v(1963): inferring latch(es) for variable \"main_send_y\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1963 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499792140204 "|project|block_detector:fff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 project.v(1991) " "Verilog HDL assignment warning at project.v(1991): truncated value with size 8 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499792140204 "|project|block_detector:fff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 project.v(1996) " "Verilog HDL assignment warning at project.v(1996): truncated value with size 8 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499792140204 "|project|block_detector:fff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "main_bottom_corner_x_pos project.v(1981) " "Verilog HDL Always Construct warning at project.v(1981): inferring latch(es) for variable \"main_bottom_corner_x_pos\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499792140204 "|project|block_detector:fff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "main_bottom_corner_y_pos project.v(1981) " "Verilog HDL Always Construct warning at project.v(1981): inferring latch(es) for variable \"main_bottom_corner_y_pos\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499792140208 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_y_pos\[0\] project.v(1981) " "Inferred latch for \"main_bottom_corner_y_pos\[0\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140208 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_y_pos\[1\] project.v(1981) " "Inferred latch for \"main_bottom_corner_y_pos\[1\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140208 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_y_pos\[2\] project.v(1981) " "Inferred latch for \"main_bottom_corner_y_pos\[2\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140208 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_y_pos\[3\] project.v(1981) " "Inferred latch for \"main_bottom_corner_y_pos\[3\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140208 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_y_pos\[4\] project.v(1981) " "Inferred latch for \"main_bottom_corner_y_pos\[4\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140208 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_y_pos\[5\] project.v(1981) " "Inferred latch for \"main_bottom_corner_y_pos\[5\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140208 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_y_pos\[6\] project.v(1981) " "Inferred latch for \"main_bottom_corner_y_pos\[6\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140208 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_y_pos\[7\] project.v(1981) " "Inferred latch for \"main_bottom_corner_y_pos\[7\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140208 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_y_pos\[8\] project.v(1981) " "Inferred latch for \"main_bottom_corner_y_pos\[8\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140208 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_y_pos\[9\] project.v(1981) " "Inferred latch for \"main_bottom_corner_y_pos\[9\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140208 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_y_pos\[10\] project.v(1981) " "Inferred latch for \"main_bottom_corner_y_pos\[10\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140208 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_x_pos\[0\] project.v(1981) " "Inferred latch for \"main_bottom_corner_x_pos\[0\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140208 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_x_pos\[1\] project.v(1981) " "Inferred latch for \"main_bottom_corner_x_pos\[1\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140208 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_x_pos\[2\] project.v(1981) " "Inferred latch for \"main_bottom_corner_x_pos\[2\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140212 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_x_pos\[3\] project.v(1981) " "Inferred latch for \"main_bottom_corner_x_pos\[3\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140212 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_x_pos\[4\] project.v(1981) " "Inferred latch for \"main_bottom_corner_x_pos\[4\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140212 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_x_pos\[5\] project.v(1981) " "Inferred latch for \"main_bottom_corner_x_pos\[5\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140212 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_x_pos\[6\] project.v(1981) " "Inferred latch for \"main_bottom_corner_x_pos\[6\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140212 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_x_pos\[7\] project.v(1981) " "Inferred latch for \"main_bottom_corner_x_pos\[7\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140212 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_x_pos\[8\] project.v(1981) " "Inferred latch for \"main_bottom_corner_x_pos\[8\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140212 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_x_pos\[9\] project.v(1981) " "Inferred latch for \"main_bottom_corner_x_pos\[9\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140212 "|project|block_detector:fff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "main_bottom_corner_x_pos\[10\] project.v(1981) " "Inferred latch for \"main_bottom_corner_x_pos\[10\]\" at project.v(1981)" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1981 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792140212 "|project|block_detector:fff"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1499792142973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|curr_shape_id\[2\] " "Latch control:main_control\|curr_shape_id\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|curr_shape_id\[3\] " "Latch control:main_control\|curr_shape_id\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|draw_square_frame " "Ports D and ENA on the latch are fed by the same signal control:main_control\|draw_square_frame" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2147 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|curr_shape_id\[0\] " "Latch control:main_control\|curr_shape_id\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|curr_shape_id\[1\] " "Latch control:main_control\|curr_shape_id\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|curr_shape_id\[4\] " "Latch control:main_control\|curr_shape_id\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[5\] " "Latch control:main_control\|draw_start\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|curr_shape_id\[6\] " "Latch control:main_control\|curr_shape_id\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|curr_shape_id\[7\] " "Latch control:main_control\|curr_shape_id\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|curr_shape_id\[8\] " "Latch control:main_control\|curr_shape_id\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|curr_shape_id\[9\] " "Latch control:main_control\|curr_shape_id\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|curr_shape_id\[10\] " "Latch control:main_control\|curr_shape_id\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|curr_shape_id\[5\] " "Latch control:main_control\|curr_shape_id\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|is_square_animation_req " "Latch control:main_control\|is_square_animation_req has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|is_square_animation_req " "Ports D and ENA on the latch are fed by the same signal control:main_control\|is_square_animation_req" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2146 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_square_frame " "Latch control:main_control\|draw_square_frame has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|is_square_animation_req " "Ports D and ENA on the latch are fed by the same signal control:main_control\|is_square_animation_req" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[9\] " "Latch control:main_control\|draw_start\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[1\] " "Latch control:main_control\|draw_start\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[13\] " "Latch control:main_control\|draw_start\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[10\] " "Latch control:main_control\|draw_start\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[6\] " "Latch control:main_control\|draw_start\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[2\] " "Latch control:main_control\|draw_start\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[14\] " "Latch control:main_control\|draw_start\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[8\] " "Latch control:main_control\|draw_start\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[4\] " "Latch control:main_control\|draw_start\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[0\] " "Latch control:main_control\|draw_start\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[12\] " "Latch control:main_control\|draw_start\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[7\] " "Latch control:main_control\|draw_start\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[11\] " "Latch control:main_control\|draw_start\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[3\] " "Latch control:main_control\|draw_start\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[15\] " "Latch control:main_control\|draw_start\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[16\] " "Latch control:main_control\|draw_start\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[17\] " "Latch control:main_control\|draw_start\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|draw_start\[18\] " "Latch control:main_control\|draw_start\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|curr_shape_id\[4\] " "Ports D and ENA on the latch are fed by the same signal control:main_control\|curr_shape_id\[4\]" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:main_control\|is_button_pressed " "Latch control:main_control\|is_button_pressed has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:main_control\|is_square_animation_req " "Ports D and ENA on the latch are fed by the same signal control:main_control\|is_square_animation_req" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499792143020 ""}  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2049 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499792143020 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[10\] GND " "Pin \"VGA_R\[10\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|VGA_R[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[10\] GND " "Pin \"VGA_G\[10\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|VGA_G[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[10\] GND " "Pin \"VGA_B\[10\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499792143740 "|project|VGA_B[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1499792143740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1499792143976 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1499792146630 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/DAVID/Documents/GitHub/cscb58_project/project/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792146918 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1499792147402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499792147402 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499792147855 "|project|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1499792147855 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2293 " "Implemented 2293 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1499792147859 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1499792147859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2183 " "Implemented 2183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1499792147859 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1499792147859 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1499792147859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1499792147859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 151 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499792147939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 11 12:55:47 2017 " "Processing ended: Tue Jul 11 12:55:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499792147939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499792147939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499792147939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1499792147939 ""}
