// Seed: 2834738534
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  tri1 id_3, id_4;
  assign id_1 = id_1;
  supply1 id_5 = id_4;
  assign (pull1, highz0) id_3 = 1;
  wire  id_6;
  uwire id_7;
  wire  id_8;
  assign id_2 = id_6;
  assign id_7 = 1;
  wire id_9;
  wor  id_10;
  id_11(
      1'b0, 1, {1, id_10}
  );
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  assign id_1 = id_2;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
