;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, @2
	SPL 161, 100
	DJN -1, @-0
	SLT #172, @200
	JMZ -7, @-20
	ADD 210, 30
	ADD 210, 30
	SUB <0, @2
	SUB @127, 104
	MOV -7, <-20
	SLT 130, -300
	ADD 210, 30
	ADD <0, @2
	SUB <121, -23
	JMN <127, 104
	SUB 12, @-13
	DJN <901, @-30
	DJN 0, #3
	SUB @127, 104
	SUB 12, @-13
	SPL -700, -400
	SPL -100, -100
	MOV -7, <-20
	SUB @121, 103
	SUB @121, 103
	SUB #-12, @805
	SPL @-12, #805
	ADD 210, 30
	SUB #-12, @805
	JMZ -7, @-20
	ADD 277, 60
	ADD <121, -23
	SUB 0, @2
	ADD 277, 60
	ADD <121, -23
	JMZ 210, 30
	CMP #-12, 200
	SUB 12, @-13
	SUB @127, 104
	JMN @270, 3
	SUB 12, @-13
	SUB 32, @310
	SUB @127, 104
	SUB <121, -23
	SUB @127, 104
	SUB <121, -23
	CMP -207, <-120
	SUB @127, 106
