Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/VitoriaG/Microeletronica_1/lab4_proj1/testebench_relogio_isim_beh.exe -prj C:/VitoriaG/Microeletronica_1/lab4_proj1/testebench_relogio_beh.prj work.testebench_relogio 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/VitoriaG/Microeletronica_1/lab4_proj1/contador.vhd" into library work
Parsing VHDL file "C:/VitoriaG/Microeletronica_1/lab4_proj1/codificador_bcd.vhd" into library work
Parsing VHDL file "C:/VitoriaG/Microeletronica_1/lab4_proj1/lab4_proj1.vhd" into library work
Parsing VHDL file "C:/VitoriaG/Microeletronica_1/lab4_proj1/testebench_relogio.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity relogio [\relogio(50)\]
Compiling architecture behavioral of entity decodificador [decodificador_default]
Compiling architecture behavioral of entity lab4_1 [\lab4_1(50)\]
Compiling architecture behavior of entity testebench_relogio
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable C:/VitoriaG/Microeletronica_1/lab4_proj1/testebench_relogio_isim_beh.exe
Fuse Memory Usage: 35816 KB
Fuse CPU Usage: 624 ms
