Timing Report Max Delay Analysis

SmartTime Version v11.9 SP6
Microsemi Corporation - Microsemi Libero Software Release v11.9 SP6 (Version 11.9.6.7)
Date: Thu Dec 16 11:26:26 2021


Design: NMR_TOP
Family: ProASIC3
Die: A3P1000
Package: 208 PQFP
Temperature Range: 0 - 70 C
Voltage Range: 1.425 - 1.575 V
Speed Grade: -2
Design State: Post-Layout
Data source: Silicon verified
Min Operating Conditions: BEST - 1.575 V - 0 C
Max Operating Conditions: WORST - 1.425 V - 70 C
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


-----------------------------------------------------
SUMMARY

Clock Domain:               ClockManagement_0.clk_10k_0.clock_10khz
Period (ns):                4.834
Frequency (MHz):            206.868
Required Period (ns):       1000.000
Required Frequency (MHz):   1.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               ClockManagement_0.pllclk_0.GLA
Period (ns):                8.393
Frequency (MHz):            119.147
Required Period (ns):       9.091
Required Frequency (MHz):   109.999
External Setup (ns):        17.473
Max Clock-To-Out (ns):      17.558

Clock Domain:               OCX40MHz
Period (ns):                4.000
Frequency (MHz):            250.000
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      6.384

Clock Domain:               Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk
Period (ns):                9.896
Frequency (MHz):            101.051
Required Period (ns):       50.000
Required Frequency (MHz):   20.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      22.416

Clock Domain:               Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout
Period (ns):                14.552
Frequency (MHz):            68.719
Required Period (ns):       50.000
Required Frequency (MHz):   20.000
External Setup (ns):        7.623
Max Clock-To-Out (ns):      N/A

Clock Domain:               ddsclkout
Period (ns):                10.631
Frequency (MHz):            94.065
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      11.873

Clock Domain:               Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add
Period (ns):                41.890
Frequency (MHz):            23.872
Required Period (ns):       100.000
Required Frequency (MHz):   10.000
External Setup (ns):        23.076
Max Clock-To-Out (ns):      16.056

Clock Domain:               Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout
Period (ns):                41.764
Frequency (MHz):            23.944
Required Period (ns):       50.000
Required Frequency (MHz):   20.000
External Setup (ns):        16.561
Max Clock-To-Out (ns):      22.571

                            Input to Output
Max Delay (ns):             10.508

END SUMMARY
-----------------------------------------------------

Clock Domain ClockManagement_0.clk_10k_0.clock_10khz

SET Register to Register

Path 1
  From:                  DSTimer_0/dump_sustain_timer_0/count[2]:CLK
  To:                    DSTimer_0/dump_sustain_timer_0/count[2]:D
  Delay (ns):            4.302
  Slack (ns):            995.166
  Arrival (ns):          4.990
  Required (ns):         1000.156
  Setup (ns):            0.532
  Minimum Period (ns):   4.834

Path 2
  From:                  DSTimer_0/dump_sustain_timer_0/count[0]:CLK
  To:                    DSTimer_0/dump_sustain_timer_0/count[2]:D
  Delay (ns):            3.948
  Slack (ns):            995.209
  Arrival (ns):          4.947
  Required (ns):         1000.156
  Setup (ns):            0.532
  Minimum Period (ns):   4.791

Path 3
  From:                  DSTimer_0/dump_sustain_timer_0/count[2]:CLK
  To:                    DSTimer_0/dump_sustain_timer_0/count[1]:D
  Delay (ns):            4.302
  Slack (ns):            995.278
  Arrival (ns):          4.990
  Required (ns):         1000.268
  Setup (ns):            0.532
  Minimum Period (ns):   4.722

Path 4
  From:                  DSTimer_0/dump_sustain_timer_0/count[0]:CLK
  To:                    DSTimer_0/dump_sustain_timer_0/count[1]:D
  Delay (ns):            3.948
  Slack (ns):            995.321
  Arrival (ns):          4.947
  Required (ns):         1000.268
  Setup (ns):            0.532
  Minimum Period (ns):   4.679

Path 5
  From:                  DSTimer_0/dump_sustain_timer_0/count[3]:CLK
  To:                    DSTimer_0/dump_sustain_timer_0/start:D
  Delay (ns):            4.006
  Slack (ns):            995.439
  Arrival (ns):          5.072
  Required (ns):         1000.511
  Setup (ns):            0.532
  Minimum Period (ns):   4.561


Expanded Path 1
  From: DSTimer_0/dump_sustain_timer_0/count[2]:CLK
  To: DSTimer_0/dump_sustain_timer_0/count[2]:D
  data required time                             1000.156
  data arrival time                          -   4.990
  slack                                          995.166
  ________________________________________________________
  Data arrival time calculation
  0.000                        ClockManagement_0.clk_10k_0.clock_10khz
               +     0.000          Clock source
  0.000                        ClockManagement_0/clk_10k_0/clock_10khz:Q (r)
               +     0.688          net: clock_10khz
  0.688                        DSTimer_0/dump_sustain_timer_0/count[2]:CLK (r)
               +     0.488          cell: ADLIB:DFN1
  1.176                        DSTimer_0/dump_sustain_timer_0/count[2]:Q (f)
               +     0.900          net: DSTimer_0/dump_sustain_timer_0/count[2]
  2.076                        DSTimer_0/dump_sustain_timer_0/cmp_constant_4b_0/AND3B_Temp_0_inst:A (f)
               +     0.392          cell: ADLIB:AND3B
  2.468                        DSTimer_0/dump_sustain_timer_0/cmp_constant_4b_0/AND3B_Temp_0_inst:Y (r)
               +     0.249          net: DSTimer_0/dump_sustain_timer_0/cmp_constant_4b_0/Temp_0_net
  2.717                        DSTimer_0/dump_sustain_timer_0/cmp_constant_4b_0/NAND2_AEB:B (r)
               +     0.386          cell: ADLIB:NAND2
  3.103                        DSTimer_0/dump_sustain_timer_0/cmp_constant_4b_0/NAND2_AEB:Y (f)
               +     0.239          net: DSTimer_0/dump_sustain_timer_0/cmp_constant_4b_0/clr_cnt_p
  3.342                        DSTimer_0/dump_sustain_timer_0/cmp_constant_4b_0/NAND2_AEB_RNIVFTG:C (f)
               +     0.479          cell: ADLIB:NOR3C
  3.821                        DSTimer_0/dump_sustain_timer_0/cmp_constant_4b_0/NAND2_AEB_RNIVFTG:Y (f)
               +     0.388          net: DSTimer_0/dump_sustain_timer_0/un1_clr_cnt_p
  4.209                        DSTimer_0/dump_sustain_timer_0/count_RNO[2]:C (f)
               +     0.532          cell: ADLIB:XA1
  4.741                        DSTimer_0/dump_sustain_timer_0/count_RNO[2]:Y (f)
               +     0.249          net: DSTimer_0/dump_sustain_timer_0/count_n2
  4.990                        DSTimer_0/dump_sustain_timer_0/count[2]:D (f)
                                    
  4.990                        data arrival time
  ________________________________________________________
  Data required time calculation
  1000.000                     ClockManagement_0.clk_10k_0.clock_10khz
               +     0.000          Clock source
  1000.000                     ClockManagement_0/clk_10k_0/clock_10khz:Q (r)
               +     0.688          net: clock_10khz
  1000.688                     DSTimer_0/dump_sustain_timer_0/count[2]:CLK (r)
               -     0.532          Library setup time: ADLIB:DFN1
  1000.156                     DSTimer_0/dump_sustain_timer_0/count[2]:D
                                    
  1000.156                     data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain ClockManagement_0.pllclk_0.GLA

SET Register to Register

Path 1
  From:                  GPMI_0/rst_n_module_0/rst_nr2:CLK
  To:                    timer_top_0/state_switch_0/dataout[11]:D
  Delay (ns):            7.959
  Slack (ns):            0.698
  Arrival (ns):          8.692
  Required (ns):         9.390
  Setup (ns):            0.402
  Minimum Period (ns):   8.393

Path 2
  From:                  scalestate_0/CS[7]:CLK
  To:                    scalestate_0/s_acqnum_1[2]:D
  Delay (ns):            7.829
  Slack (ns):            0.808
  Arrival (ns):          8.590
  Required (ns):         9.398
  Setup (ns):            0.428
  Minimum Period (ns):   8.283

Path 3
  From:                  scalestate_0/CS[7]:CLK
  To:                    scalestate_0/s_acqnum_1[10]:D
  Delay (ns):            7.831
  Slack (ns):            0.817
  Arrival (ns):          8.592
  Required (ns):         9.409
  Setup (ns):            0.428
  Minimum Period (ns):   8.274

Path 4
  From:                  scalestate_0/CS[7]:CLK
  To:                    scalestate_0/strippluse[5]:D
  Delay (ns):            7.831
  Slack (ns):            0.817
  Arrival (ns):          8.592
  Required (ns):         9.409
  Setup (ns):            0.428
  Minimum Period (ns):   8.274

Path 5
  From:                  scalestate_0/CS[7]:CLK
  To:                    scalestate_0/s_acqnum_1[7]:D
  Delay (ns):            7.829
  Slack (ns):            0.819
  Arrival (ns):          8.590
  Required (ns):         9.409
  Setup (ns):            0.428
  Minimum Period (ns):   8.272


Expanded Path 1
  From: GPMI_0/rst_n_module_0/rst_nr2:CLK
  To: timer_top_0/state_switch_0/dataout[11]:D
  data required time                             9.390
  data arrival time                          -   8.692
  slack                                          0.698
  ________________________________________________________
  Data arrival time calculation
  0.000                        ClockManagement_0.pllclk_0.GLA
               +     0.000          Clock source
  0.000                        ClockManagement_0/pllclk_0/Core:GLA (r)
               +     0.733          net: GLA
  0.733                        GPMI_0/rst_n_module_0/rst_nr2:CLK (r)
               +     0.550          cell: ADLIB:DFN1C0
  1.283                        GPMI_0/rst_n_module_0/rst_nr2:Q (f)
               +     0.544          net: GPMI_0/rst_n_module_0/rst_nr2
  1.827                        GPMI_0/rst_n_module_0/rst_nr2_RNISUE8:A (f)
               +     0.569          cell: ADLIB:CLKINT
  2.396                        GPMI_0/rst_n_module_0/rst_nr2_RNISUE8:Y (f)
               +     0.687          net: net_27
  3.083                        timer_top_0/state_switch_0/state_start5_0_0_a2_12:A (f)
               +     0.469          cell: ADLIB:NOR2A
  3.552                        timer_top_0/state_switch_0/state_start5_0_0_a2_12:Y (f)
               +     0.249          net: timer_top_0/state_switch_0/N_282
  3.801                        timer_top_0/state_switch_0/state_start5_0_0_a2:C (f)
               +     0.509          cell: ADLIB:NOR3C
  4.310                        timer_top_0/state_switch_0/state_start5_0_0_a2:Y (f)
               +     2.099          net: timer_top_0/state_switch_0/N_289
  6.409                        timer_top_0/state_switch_0/dataout_RNO_3[11]:B (f)
               +     0.469          cell: ADLIB:NOR2B
  6.878                        timer_top_0/state_switch_0/dataout_RNO_3[11]:Y (f)
               +     0.256          net: timer_top_0/state_switch_0/N_197
  7.134                        timer_top_0/state_switch_0/dataout_RNO_1[11]:C (f)
               +     0.527          cell: ADLIB:AO1
  7.661                        timer_top_0/state_switch_0/dataout_RNO_1[11]:Y (f)
               +     0.248          net: timer_top_0/state_switch_0/dataout_0_0_0_0[11]
  7.909                        timer_top_0/state_switch_0/dataout_RNO[11]:B (f)
               +     0.534          cell: ADLIB:OR3
  8.443                        timer_top_0/state_switch_0/dataout_RNO[11]:Y (f)
               +     0.249          net: timer_top_0/state_switch_0/dataout_RNO[11]
  8.692                        timer_top_0/state_switch_0/dataout[11]:D (f)
                                    
  8.692                        data arrival time
  ________________________________________________________
  Data required time calculation
  9.091                        ClockManagement_0.pllclk_0.GLA
               +     0.000          Clock source
  9.091                        ClockManagement_0/pllclk_0/Core:GLA (r)
               +     0.701          net: GLA
  9.792                        timer_top_0/state_switch_0/dataout[11]:CLK (r)
               -     0.402          Library setup time: ADLIB:DFN1
  9.390                        timer_top_0/state_switch_0/dataout[11]:D
                                    
  9.390                        data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                  xa[15]
  To:                    top_code_0/s_addchoice_0[0]:E
  Delay (ns):            17.702
  Slack (ns):
  Arrival (ns):          17.702
  Required (ns):
  Setup (ns):            0.454
  External Setup (ns):   17.473

Path 2
  From:                  xa[15]
  To:                    top_code_0/noisedata[4]:E
  Delay (ns):            17.971
  Slack (ns):
  Arrival (ns):          17.971
  Required (ns):
  Setup (ns):            0.325
  External Setup (ns):   17.461

Path 3
  From:                  xa[15]
  To:                    top_code_0/dds_configdata[3]:E
  Delay (ns):            17.785
  Slack (ns):
  Arrival (ns):          17.785
  Required (ns):
  Setup (ns):            0.325
  External Setup (ns):   17.384

Path 4
  From:                  xa[15]
  To:                    top_code_0/s_acqnum[10]:E
  Delay (ns):            17.777
  Slack (ns):
  Arrival (ns):          17.777
  Required (ns):
  Setup (ns):            0.325
  External Setup (ns):   17.356

Path 5
  From:                  xa[15]
  To:                    top_code_0/s_acqnum[9]:E
  Delay (ns):            17.777
  Slack (ns):
  Arrival (ns):          17.777
  Required (ns):
  Setup (ns):            0.325
  External Setup (ns):   17.356


Expanded Path 1
  From: xa[15]
  To: top_code_0/s_addchoice_0[0]:E
  data required time                             N/C
  data arrival time                          -   17.702
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        xa[15] (r)
               +     0.000          net: xa[15]
  0.000                        xa_pad[15]/U0/U0:PAD (r)
               +     0.747          cell: ADLIB:IOPAD_IN
  0.747                        xa_pad[15]/U0/U0:Y (r)
               +     0.000          net: xa_pad[15]/U0/NET1
  0.747                        xa_pad[15]/U0/U1:YIN (r)
               +     0.032          cell: ADLIB:IOIN_IB
  0.779                        xa_pad[15]/U0/U1:Y (r)
               +     1.567          net: xa_c[15]
  2.346                        top_code_0/un1_xa_8_16_i_i_o3_i_a2_1:B (r)
               +     0.441          cell: ADLIB:NOR2
  2.787                        top_code_0/un1_xa_8_16_i_i_o3_i_a2_1:Y (f)
               +     0.842          net: top_code_0/un1_xa_8_16_i_i_o3_i_a2_1
  3.629                        top_code_0/un1_xa_8_16_i_i_o3_i_a2_4:A (f)
               +     0.479          cell: ADLIB:NOR3A
  4.108                        top_code_0/un1_xa_8_16_i_i_o3_i_a2_4:Y (f)
               +     0.241          net: top_code_0/un1_xa_8_16_i_i_o3_i_a2_4
  4.349                        top_code_0/un1_xa_8_16_i_i_o3_i_a2:B (f)
               +     0.469          cell: ADLIB:NOR2B
  4.818                        top_code_0/un1_xa_8_16_i_i_o3_i_a2:Y (f)
               +     4.191          net: top_code_0/N_13
  9.009                        top_code_0/un1_xa_30_0_o2:A (f)
               +     0.269          cell: ADLIB:OR3A
  9.278                        top_code_0/un1_xa_30_0_o2:Y (r)
               +     1.857          net: top_code_0/N_136
  11.135                       top_code_0/s_load_3_i_o2_0:B (r)
               +     0.453          cell: ADLIB:OR3A
  11.588                       top_code_0/s_load_3_i_o2_0:Y (r)
               +     1.139          net: top_code_0/N_138
  12.727                       top_code_0/s_load_3_i_o2:B (r)
               +     0.441          cell: ADLIB:OR2
  13.168                       top_code_0/s_load_3_i_o2:Y (r)
               +     0.368          net: top_code_0/N_152
  13.536                       top_code_0/n_acqnum_1_sqmuxa_0_a2_0:B (r)
               +     0.384          cell: ADLIB:NOR2A
  13.920                       top_code_0/n_acqnum_1_sqmuxa_0_a2_0:Y (f)
               +     1.955          net: top_code_0/N_335
  15.875                       top_code_0/s_addchoice_1_sqmuxa_0_a2:A (f)
               +     0.510          cell: ADLIB:NOR3A
  16.385                       top_code_0/s_addchoice_1_sqmuxa_0_a2:Y (f)
               +     1.317          net: top_code_0/s_addchoice_1_sqmuxa
  17.702                       top_code_0/s_addchoice_0[0]:E (f)
                                    
  17.702                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          ClockManagement_0.pllclk_0.GLA
               +     0.000          Clock source
  N/C                          ClockManagement_0/pllclk_0/Core:GLA (r)
               +     0.683          net: GLA
  N/C                          top_code_0/s_addchoice_0[0]:CLK (r)
               -     0.454          Library setup time: ADLIB:DFN1E1
  N/C                          top_code_0/s_addchoice_0[0]:E


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  top_code_0/s_addchoice[4]:CLK
  To:                    xd[3]
  Delay (ns):            16.859
  Slack (ns):
  Arrival (ns):          17.558
  Required (ns):
  Clock to Out (ns):     17.558

Path 2
  From:                  top_code_0/s_addchoice_4[4]:CLK
  To:                    xd[12]
  Delay (ns):            16.172
  Slack (ns):
  Arrival (ns):          16.880
  Required (ns):
  Clock to Out (ns):     16.880

Path 3
  From:                  top_code_0/s_addchoice[4]:CLK
  To:                    xd[2]
  Delay (ns):            16.137
  Slack (ns):
  Arrival (ns):          16.836
  Required (ns):
  Clock to Out (ns):     16.836

Path 4
  From:                  top_code_0/s_addchoice[0]:CLK
  To:                    xd[12]
  Delay (ns):            15.983
  Slack (ns):
  Arrival (ns):          16.723
  Required (ns):
  Clock to Out (ns):     16.723

Path 5
  From:                  top_code_0/s_addchoice_0[0]:CLK
  To:                    xd[0]
  Delay (ns):            16.001
  Slack (ns):
  Arrival (ns):          16.684
  Required (ns):
  Clock to Out (ns):     16.684


Expanded Path 1
  From: top_code_0/s_addchoice[4]:CLK
  To: xd[3]
  data required time                             N/C
  data arrival time                          -   17.558
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        ClockManagement_0.pllclk_0.GLA
               +     0.000          Clock source
  0.000                        ClockManagement_0/pllclk_0/Core:GLA (r)
               +     0.699          net: GLA
  0.699                        top_code_0/s_addchoice[4]:CLK (r)
               +     0.434          cell: ADLIB:DFN1E1
  1.133                        top_code_0/s_addchoice[4]:Q (r)
               +     2.605          net: top_code_0_s_addchoice[4]
  3.738                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m138:B (r)
               +     0.384          cell: ADLIB:NOR2A
  4.122                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m138:Y (f)
               +     0.249          net: Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/N_139
  4.371                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m140:A (f)
               +     0.462          cell: ADLIB:MX2
  4.833                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m140:Y (f)
               +     0.672          net: Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/N_141
  5.505                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m141:B (f)
               +     0.427          cell: ADLIB:MX2
  5.932                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m141:Y (f)
               +     0.971          net: Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/N_142
  6.903                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m142:B (f)
               +     0.427          cell: ADLIB:MX2
  7.330                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m142:Y (f)
               +     1.603          net: Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/N_143
  8.933                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m143:B (f)
               +     0.427          cell: ADLIB:MX2
  9.360                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m143:Y (f)
               +     0.230          net: Signal_Noise_Acq_0/signal_acq_0/signal_data_t[3]
  9.590                        Signal_Noise_Acq_0/signal_acq_0/signal_data_t_0_11:A (f)
               +     0.384          cell: ADLIB:NOR2B
  9.974                        Signal_Noise_Acq_0/signal_acq_0/signal_data_t_0_11:Y (f)
               +     1.115          net: Signal_Noise_Acq_0/un1_signal_acq_0[3]
  11.089                       Signal_Noise_Acq_0/n_s_change_0/dataout[3]:A (f)
               +     0.462          cell: ADLIB:MX2
  11.551                       Signal_Noise_Acq_0/n_s_change_0/dataout[3]:Y (f)
               +     2.878          net: Signal_Noise_Acq_0_dataout[3]
  14.429                       xd_pad[3]/U0/U1:D (f)
               +     0.492          cell: ADLIB:IOBI_IB_OB_EB
  14.921                       xd_pad[3]/U0/U1:DOUT (f)
               +     0.000          net: xd_pad[3]/U0/NET1
  14.921                       xd_pad[3]/U0/U0:D (f)
               +     2.637          cell: ADLIB:IOPAD_BI
  17.558                       xd_pad[3]/U0/U0:PAD (f)
               +     0.000          net: xd[3]
  17.558                       xd[3] (f)
                                    
  17.558                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          ClockManagement_0.pllclk_0.GLA
               +     0.000          Clock source
  N/C                          ClockManagement_0/pllclk_0/Core:GLA (r)
                                    
  N/C                          xd[3] (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                  top_code_0/scale_rst_0_0:CLK
  To:                    syn_md_module_1/syn_md_edge_detect_0/sig_r0:CLR
  Delay (ns):            3.023
  Slack (ns):            5.771
  Arrival (ns):          3.778
  Required (ns):         9.549
  Recovery (ns):         0.222
  Minimum Period (ns):   3.320
  Skew (ns):             0.075

Path 2
  From:                  top_code_0/scale_rst_0_0:CLK
  To:                    syn_md_module_1/syn_md_edge_detect_0/sig_r1:PRE
  Delay (ns):            2.686
  Slack (ns):            6.115
  Arrival (ns):          3.441
  Required (ns):         9.556
  Recovery (ns):         0.222
  Minimum Period (ns):   2.976
  Skew (ns):             0.068


Expanded Path 1
  From: top_code_0/scale_rst_0_0:CLK
  To: syn_md_module_1/syn_md_edge_detect_0/sig_r0:CLR
  data required time                             9.549
  data arrival time                          -   3.778
  slack                                          5.771
  ________________________________________________________
  Data arrival time calculation
  0.000                        ClockManagement_0.pllclk_0.GLA
               +     0.000          Clock source
  0.000                        ClockManagement_0/pllclk_0/Core:GLA (r)
               +     0.755          net: GLA
  0.755                        top_code_0/scale_rst_0_0:CLK (r)
               +     0.434          cell: ADLIB:DFN1
  1.189                        top_code_0/scale_rst_0_0:Q (r)
               +     2.589          net: top_code_0_scale_rst_0
  3.778                        syn_md_module_1/syn_md_edge_detect_0/sig_r0:CLR (r)
                                    
  3.778                        data arrival time
  ________________________________________________________
  Data required time calculation
  9.091                        ClockManagement_0.pllclk_0.GLA
               +     0.000          Clock source
  9.091                        ClockManagement_0/pllclk_0/Core:GLA (r)
               +     0.680          net: GLA
  9.771                        syn_md_module_1/syn_md_edge_detect_0/sig_r0:CLK (r)
               -     0.222          Library recovery time: ADLIB:DFN1C0
  9.549                        syn_md_module_1/syn_md_edge_detect_0/sig_r0:CLR
                                    
  9.549                        data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                  gpio
  To:                    GPMI_0/rst_n_module_0/rst_nr2:CLR
  Delay (ns):            6.133
  Slack (ns):
  Arrival (ns):          6.133
  Required (ns):
  Recovery (ns):         0.222
  External Recovery (ns): 5.622

Path 2
  From:                  gpio
  To:                    GPMI_0/rst_n_module_0/rst_nr1:CLR
  Delay (ns):            6.133
  Slack (ns):
  Arrival (ns):          6.133
  Required (ns):
  Recovery (ns):         0.222
  External Recovery (ns): 5.622


Expanded Path 1
  From: gpio
  To: GPMI_0/rst_n_module_0/rst_nr2:CLR
  data required time                             N/C
  data arrival time                          -   6.133
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        gpio (f)
               +     0.000          net: gpio
  0.000                        gpio_pad/U0/U0:PAD (f)
               +     0.515          cell: ADLIB:IOPAD_IN
  0.515                        gpio_pad/U0/U0:Y (f)
               +     0.000          net: gpio_pad/U0/NET1
  0.515                        gpio_pad/U0/U1:YIN (f)
               +     0.030          cell: ADLIB:IOIN_IB
  0.545                        gpio_pad/U0/U1:Y (f)
               +     2.236          net: gpio_c
  2.781                        GPMI_0/INV_0:A (f)
               +     0.401          cell: ADLIB:INV
  3.182                        GPMI_0/INV_0:Y (r)
               +     2.951          net: GPMI_0/INV_0_Y
  6.133                        GPMI_0/rst_n_module_0/rst_nr2:CLR (r)
                                    
  6.133                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          ClockManagement_0.pllclk_0.GLA
               +     0.000          Clock source
  N/C                          ClockManagement_0/pllclk_0/Core:GLA (r)
               +     0.733          net: GLA
  N/C                          GPMI_0/rst_n_module_0/rst_nr2:CLK (r)
               -     0.222          Library recovery time: ADLIB:DFN1C0
  N/C                          GPMI_0/rst_n_module_0/rst_nr2:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain OCX40MHz

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin OCX40MHz_pad/U0/U0:PAD

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  ClockManagement_0/pllclk_0/Core:CLKA
  To:                    GLA
  Delay (ns):            5.626
  Slack (ns):
  Arrival (ns):          6.384
  Required (ns):
  Clock to Out (ns):     6.384


Expanded Path 1
  From: ClockManagement_0/pllclk_0/Core:CLKA
  To: GLA
  data required time                             N/C
  data arrival time                          -   6.384
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        OCX40MHz
               +     0.000          Clock source
  0.000                        OCX40MHz (r)
               +     0.000          net: OCX40MHz
  0.000                        OCX40MHz_pad/U0/U0:PAD (r)
               +     0.758          cell: ADLIB:IOPAD_IN
  0.758                        OCX40MHz_pad/U0/U0:Y (r)
               +     0.000          net: OCX40MHz_c
  0.758                        ClockManagement_0/pllclk_0/Core:CLKA (r)
               +     2.000          cell: ADLIB:PLL
  2.758                        ClockManagement_0/pllclk_0/Core:GLA (f)
               +     0.775          net: GLA
  3.533                        GLA_pad/U0/U1:D (f)
               +     0.492          cell: ADLIB:IOTRI_OB_EB
  4.025                        GLA_pad/U0/U1:DOUT (f)
               +     0.000          net: GLA_pad/U0/NET1
  4.025                        GLA_pad/U0/U0:D (f)
               +     2.359          cell: ADLIB:IOPAD_TRI
  6.384                        GLA_pad/U0/U0:PAD (f)
               +     0.000          net: GLA_c
  6.384                        GLA (f)
                                    
  6.384                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          OCX40MHz
               +     0.000          Clock source
  N/C                          OCX40MHz (r)
                                    
  N/C                          GLA (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk

SET Register to Register

Path 1
  From:                  Signal_Noise_Acq_0/noise_acq_0/noise_addr_1/addr[8]:CLK
  To:                    Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R5C0:REN
  Delay (ns):            6.129
  Slack (ns):            20.052
  Arrival (ns):          7.204
  Required (ns):         27.256
  Setup (ns):            0.214
  Minimum Period (ns):   9.896

Path 2
  From:                  Signal_Noise_Acq_0/noise_acq_0/noise_addr_1/addr[4]:CLK
  To:                    Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R3C0:RADDR4
  Delay (ns):            6.372
  Slack (ns):            20.627
  Arrival (ns):          7.616
  Required (ns):         28.243
  Setup (ns):            0.210
  Minimum Period (ns):   8.746

Path 3
  From:                  Signal_Noise_Acq_0/noise_acq_0/noise_addr_1/addr[9]:CLK
  To:                    Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R5C0:REN
  Delay (ns):            5.733
  Slack (ns):            20.646
  Arrival (ns):          6.610
  Required (ns):         27.256
  Setup (ns):            0.214
  Minimum Period (ns):   8.708

Path 4
  From:                  Signal_Noise_Acq_0/noise_acq_0/noise_addr_1/addr[4]:CLK
  To:                    Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R15C0:RADDR4
  Delay (ns):            5.884
  Slack (ns):            20.651
  Arrival (ns):          7.128
  Required (ns):         27.779
  Setup (ns):            0.210
  Minimum Period (ns):   8.698

Path 5
  From:                  Signal_Noise_Acq_0/noise_acq_0/noise_addr_1/addr[9]:CLK
  To:                    Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R0C0:REN
  Delay (ns):            6.340
  Slack (ns):            20.663
  Arrival (ns):          7.217
  Required (ns):         27.880
  Setup (ns):            0.078
  Minimum Period (ns):   8.674


Expanded Path 1
  From: Signal_Noise_Acq_0/noise_acq_0/noise_addr_1/addr[8]:CLK
  To: Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R5C0:REN
  data required time                             27.256
  data arrival time                          -   7.204
  slack                                          20.052
  ________________________________________________________
  Data arrival time calculation
  0.000                        Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk
               +     0.000          Clock source
  0.000                        Signal_Noise_Acq_0/noise_acq_0/n_rdclk_syn_0/n_rdclk:Q (f)
               +     1.075          net: Signal_Noise_Acq_0/noise_acq_0/n_rdclk
  1.075                        Signal_Noise_Acq_0/noise_acq_0/noise_addr_1/addr[8]:CLK (f)
               +     0.550          cell: ADLIB:DFN0C0
  1.625                        Signal_Noise_Acq_0/noise_acq_0/noise_addr_1/addr[8]:Q (f)
               +     1.596          net: Signal_Noise_Acq_0/noise_acq_0/addr[8]
  3.221                        Signal_Noise_Acq_0/noise_acq_0/RAM_0/AND2A_6:B (f)
               +     0.469          cell: ADLIB:AND2A
  3.690                        Signal_Noise_Acq_0/noise_acq_0/RAM_0/AND2A_6:Y (f)
               +     1.903          net: Signal_Noise_Acq_0/noise_acq_0/RAM_0/AND2A_6_Y
  5.593                        Signal_Noise_Acq_0/noise_acq_0/RAM_0/ORB_GATE_5_inst:A (f)
               +     0.269          cell: ADLIB:OR3B
  5.862                        Signal_Noise_Acq_0/noise_acq_0/RAM_0/ORB_GATE_5_inst:Y (r)
               +     1.342          net: Signal_Noise_Acq_0/noise_acq_0/RAM_0/BLKB_EN_5_net
  7.204                        Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R5C0:REN (r)
                                    
  7.204                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk
               +     0.000          Clock source
  25.000                       Signal_Noise_Acq_0/noise_acq_0/n_rdclk_syn_0/n_rdclk:Q (r)
               +     2.470          net: Signal_Noise_Acq_0/noise_acq_0/n_rdclk
  27.470                       Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R5C0:RCLK (r)
               -     0.214          Library setup time: ADLIB:RAM512X18
  27.256                       Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R5C0:REN
                                    
  27.256                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R2C0:RCLK
  To:                    xd[7]
  Delay (ns):            17.940
  Slack (ns):
  Arrival (ns):          22.416
  Required (ns):
  Clock to Out (ns):     22.416

Path 2
  From:                  Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R14C0:RCLK
  To:                    xd[7]
  Delay (ns):            18.057
  Slack (ns):
  Arrival (ns):          22.068
  Required (ns):
  Clock to Out (ns):     22.068

Path 3
  From:                  Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R2C0:RCLK
  To:                    xd[8]
  Delay (ns):            17.481
  Slack (ns):
  Arrival (ns):          21.957
  Required (ns):
  Clock to Out (ns):     21.957

Path 4
  From:                  Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R2C0:RCLK
  To:                    xd[6]
  Delay (ns):            17.436
  Slack (ns):
  Arrival (ns):          21.912
  Required (ns):
  Clock to Out (ns):     21.912

Path 5
  From:                  Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R14C0:RCLK
  To:                    xd[5]
  Delay (ns):            17.356
  Slack (ns):
  Arrival (ns):          21.367
  Required (ns):
  Clock to Out (ns):     21.367


Expanded Path 1
  From: Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R2C0:RCLK
  To: xd[7]
  data required time                             N/C
  data arrival time                          -   22.416
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk
               +     0.000          Clock source
  0.000                        Signal_Noise_Acq_0/noise_acq_0/n_rdclk_syn_0/n_rdclk:Q (r)
               +     4.476          net: Signal_Noise_Acq_0/noise_acq_0/n_rdclk
  4.476                        Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R2C0:RCLK (r)
               +     2.126          cell: ADLIB:RAM512X18
  6.602                        Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R2C0:RD7 (f)
               +     3.272          net: Signal_Noise_Acq_0/noise_acq_0/RAM_0/QX_TEMPR2_7_net
  9.874                        Signal_Noise_Acq_0/noise_acq_0/RAM_0/MX2_95:A (f)
               +     0.462          cell: ADLIB:MX2
  10.336                       Signal_Noise_Acq_0/noise_acq_0/RAM_0/MX2_95:Y (f)
               +     1.778          net: Signal_Noise_Acq_0/noise_acq_0/RAM_0/MX2_95_Y
  12.114                       Signal_Noise_Acq_0/noise_acq_0/RAM_0/MX2_98:B (f)
               +     0.427          cell: ADLIB:MX2
  12.541                       Signal_Noise_Acq_0/noise_acq_0/RAM_0/MX2_98:Y (f)
               +     0.248          net: Signal_Noise_Acq_0/noise_acq_0/RAM_0/MX2_98_Y
  12.789                       Signal_Noise_Acq_0/noise_acq_0/RAM_0/MX2_116:A (f)
               +     0.432          cell: ADLIB:MX2
  13.221                       Signal_Noise_Acq_0/noise_acq_0/RAM_0/MX2_116:Y (f)
               +     0.248          net: Signal_Noise_Acq_0/noise_acq_0/RAM_0/MX2_116_Y
  13.469                       Signal_Noise_Acq_0/noise_acq_0/RAM_0/MX2_RD_7_inst:A (f)
               +     0.432          cell: ADLIB:MX2
  13.901                       Signal_Noise_Acq_0/noise_acq_0/RAM_0/MX2_RD_7_inst:Y (f)
               +     0.739          net: Signal_Noise_Acq_0/MX2_RD_7_inst
  14.640                       Signal_Noise_Acq_0/n_s_change_0/dataout[7]:B (f)
               +     0.427          cell: ADLIB:MX2
  15.067                       Signal_Noise_Acq_0/n_s_change_0/dataout[7]:Y (f)
               +     4.498          net: Signal_Noise_Acq_0_dataout[7]
  19.565                       xd_pad[7]/U0/U1:D (f)
               +     0.492          cell: ADLIB:IOBI_IB_OB_EB
  20.057                       xd_pad[7]/U0/U1:DOUT (f)
               +     0.000          net: xd_pad[7]/U0/NET1
  20.057                       xd_pad[7]/U0/U0:D (f)
               +     2.359          cell: ADLIB:IOPAD_BI
  22.416                       xd_pad[7]/U0/U0:PAD (f)
               +     0.000          net: xd[7]
  22.416                       xd[7] (f)
                                    
  22.416                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk
               +     0.000          Clock source
  N/C                          Signal_Noise_Acq_0/noise_acq_0/n_rdclk_syn_0/n_rdclk:Q (r)
                                    
  N/C                          xd[7] (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout

SET Register to Register

Path 1
  From:                  Signal_Noise_Acq_0/noise_acq_0/noise_addr_0/addr[1]:CLK
  To:                    Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R7C0:WADDR1
  Delay (ns):            6.311
  Slack (ns):            17.724
  Arrival (ns):          10.503
  Required (ns):         28.227
  Setup (ns):            0.209
  Minimum Period (ns):   14.552

Path 2
  From:                  Signal_Noise_Acq_0/noise_acq_0/noise_addr_0/addr[1]:CLK
  To:                    Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R11C0:WADDR1
  Delay (ns):            5.813
  Slack (ns):            17.754
  Arrival (ns):          10.005
  Required (ns):         27.759
  Setup (ns):            0.209
  Minimum Period (ns):   14.492

Path 3
  From:                  Signal_Noise_Acq_0/noise_acq_0/noise_addr_0/addr[8]:CLK
  To:                    Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R3C0:WEN
  Delay (ns):            6.052
  Slack (ns):            17.898
  Arrival (ns):          8.459
  Required (ns):         26.357
  Setup (ns):            0.130
  Minimum Period (ns):   14.204

Path 4
  From:                  Signal_Noise_Acq_0/noise_acq_0/noise_addr_0/addr[1]:CLK
  To:                    Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R9C0:WADDR1
  Delay (ns):            5.261
  Slack (ns):            17.978
  Arrival (ns):          9.453
  Required (ns):         27.431
  Setup (ns):            0.209
  Minimum Period (ns):   14.044

Path 5
  From:                  Signal_Noise_Acq_0/noise_acq_0/noise_addr_0/addr[10]:CLK
  To:                    Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R3C0:WEN
  Delay (ns):            5.327
  Slack (ns):            18.098
  Arrival (ns):          8.259
  Required (ns):         26.357
  Setup (ns):            0.130
  Minimum Period (ns):   13.804


Expanded Path 1
  From: Signal_Noise_Acq_0/noise_acq_0/noise_addr_0/addr[1]:CLK
  To: Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R7C0:WADDR1
  data required time                             28.227
  data arrival time                          -   10.503
  slack                                          17.724
  ________________________________________________________
  Data arrival time calculation
  0.000                        Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout
               +     0.000          Clock source
  0.000                        Signal_Noise_Acq_0/noise_acq_0/noiseclk_0/clkout:Q (f)
               +     4.192          net: Signal_Noise_Acq_0/s_clk_div4_0_clkout
  4.192                        Signal_Noise_Acq_0/noise_acq_0/noise_addr_0/addr[1]:CLK (f)
               +     0.434          cell: ADLIB:DFN0C0
  4.626                        Signal_Noise_Acq_0/noise_acq_0/noise_addr_0/addr[1]:Q (r)
               +     5.877          net: Signal_Noise_Acq_0/noise_acq_0/addr_0[1]
  10.503                       Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R7C0:WADDR1 (r)
                                    
  10.503                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout
               +     0.000          Clock source
  25.000                       Signal_Noise_Acq_0/noise_acq_0/noiseclk_0/clkout:Q (r)
               +     3.436          net: Signal_Noise_Acq_0/s_clk_div4_0_clkout
  28.436                       Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R7C0:WCLK (r)
               -     0.209          Library setup time: ADLIB:RAM512X18
  28.227                       Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R7C0:WADDR1
                                    
  28.227                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                  ADC[9]
  To:                    Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R1C0:WD9
  Delay (ns):            9.850
  Slack (ns):
  Arrival (ns):          9.850
  Required (ns):
  Setup (ns):            0.183
  External Setup (ns):   7.623

Path 2
  From:                  ADC[9]
  To:                    Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R15C0:WD9
  Delay (ns):            8.794
  Slack (ns):
  Arrival (ns):          8.794
  Required (ns):
  Setup (ns):            0.183
  External Setup (ns):   7.260

Path 3
  From:                  ADC[7]
  To:                    Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R3C0:WD7
  Delay (ns):            8.406
  Slack (ns):
  Arrival (ns):          8.406
  Required (ns):
  Setup (ns):            0.183
  External Setup (ns):   7.102

Path 4
  From:                  ADC[6]
  To:                    Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R3C0:WD6
  Delay (ns):            8.399
  Slack (ns):
  Arrival (ns):          8.399
  Required (ns):
  Setup (ns):            0.183
  External Setup (ns):   7.095

Path 5
  From:                  ADC[9]
  To:                    Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R3C0:WD9
  Delay (ns):            8.291
  Slack (ns):
  Arrival (ns):          8.291
  Required (ns):
  Setup (ns):            0.183
  External Setup (ns):   6.987


Expanded Path 1
  From: ADC[9]
  To: Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R1C0:WD9
  data required time                             N/C
  data arrival time                          -   9.850
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        ADC[9] (f)
               +     0.000          net: ADC[9]
  0.000                        ADC_pad[9]/U0/U0:PAD (f)
               +     0.515          cell: ADLIB:IOPAD_IN
  0.515                        ADC_pad[9]/U0/U0:Y (f)
               +     0.000          net: ADC_pad[9]/U0/NET1
  0.515                        ADC_pad[9]/U0/U1:YIN (f)
               +     0.030          cell: ADLIB:IOIN_IB
  0.545                        ADC_pad[9]/U0/U1:Y (f)
               +     1.759          net: ADC_c[9]
  2.304                        Signal_Noise_Acq_0/n_s_change_0/n_adc_1_1:A (f)
               +     0.288          cell: ADLIB:NOR2B
  2.592                        Signal_Noise_Acq_0/n_s_change_0/n_adc_1_1:Y (f)
               +     7.258          net: Signal_Noise_Acq_0/n_adc_1_1
  9.850                        Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R1C0:WD9 (f)
                                    
  9.850                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout
               +     0.000          Clock source
  N/C                          Signal_Noise_Acq_0/noise_acq_0/noiseclk_0/clkout:Q (r)
               +     2.410          net: Signal_Noise_Acq_0/s_clk_div4_0_clkout
  N/C                          Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R1C0:WCLK (r)
               -     0.183          Library setup time: ADLIB:RAM512X18
  N/C                          Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R1C0:WD9


END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain ddsclkout

SET Register to Register

Path 1
  From:                  sd_acq_top_0/sd_sacq_timer_0/count[0]:CLK
  To:                    sd_acq_top_0/sd_sacq_coder_0/i[9]:D
  Delay (ns):            10.225
  Slack (ns):            14.369
  Arrival (ns):          11.752
  Required (ns):         26.121
  Setup (ns):            0.402
  Minimum Period (ns):   10.631

Path 2
  From:                  sd_acq_top_0/sd_sacq_timer_0/count[0]:CLK
  To:                    sd_acq_top_0/sd_sacq_coder_0/i[10]:D
  Delay (ns):            10.139
  Slack (ns):            14.455
  Arrival (ns):          11.666
  Required (ns):         26.121
  Setup (ns):            0.402
  Minimum Period (ns):   10.545

Path 3
  From:                  sd_acq_top_0/sd_sacq_timer_0/count[10]:CLK
  To:                    sd_acq_top_0/sd_sacq_coder_0/i[9]:D
  Delay (ns):            10.060
  Slack (ns):            14.517
  Arrival (ns):          11.578
  Required (ns):         26.095
  Setup (ns):            0.428
  Minimum Period (ns):   10.483

Path 4
  From:                  sd_acq_top_0/sd_sacq_timer_0/count[0]:CLK
  To:                    sd_acq_top_0/sd_sacq_coder_0/i[7]:D
  Delay (ns):            10.000
  Slack (ns):            14.598
  Arrival (ns):          11.527
  Required (ns):         26.125
  Setup (ns):            0.402
  Minimum Period (ns):   10.402

Path 5
  From:                  sd_acq_top_0/sd_sacq_timer_0/count[10]:CLK
  To:                    sd_acq_top_0/sd_sacq_coder_0/i[10]:D
  Delay (ns):            9.941
  Slack (ns):            14.636
  Arrival (ns):          11.459
  Required (ns):         26.095
  Setup (ns):            0.428
  Minimum Period (ns):   10.364


Expanded Path 1
  From: sd_acq_top_0/sd_sacq_timer_0/count[0]:CLK
  To: sd_acq_top_0/sd_sacq_coder_0/i[9]:D
  data required time                             26.121
  data arrival time                          -   11.752
  slack                                          14.369
  ________________________________________________________
  Data arrival time calculation
  0.000                        ddsclkout
               +     0.000          Clock source
  0.000                        ddsclkout (r)
               +     0.000          net: ddsclkout
  0.000                        ddsclkout_pad/U0/U0:PAD (r)
               +     0.747          cell: ADLIB:IOPAD_IN
  0.747                        ddsclkout_pad/U0/U0:Y (r)
               +     0.000          net: ddsclkout_pad/U0/NET1
  0.747                        ddsclkout_pad/U0/U1:A (r)
               +     0.260          cell: ADLIB:CLKIO
  1.007                        ddsclkout_pad/U0/U1:Y (r)
               +     0.520          net: ddsclkout_c
  1.527                        sd_acq_top_0/sd_sacq_timer_0/count[0]:CLK (r)
               +     0.550          cell: ADLIB:DFN1C0
  2.077                        sd_acq_top_0/sd_sacq_timer_0/count[0]:Q (f)
               +     1.718          net: sd_acq_top_0/count_10[0]
  3.795                        sd_acq_top_0/sd_sacq_coder_0/sd_sacq_data2_RNIOQP6[0]:B (f)
               +     0.700          cell: ADLIB:XOR2
  4.495                        sd_acq_top_0/sd_sacq_coder_0/sd_sacq_data2_RNIOQP6[0]:Y (r)
               +     0.238          net: sd_acq_top_0/sd_sacq_coder_0/un1_count_4_0[0]
  4.733                        sd_acq_top_0/sd_sacq_coder_0/sd_sacq_data2_RNIMRJD[3]:C (r)
               +     0.257          cell: ADLIB:XO1
  4.990                        sd_acq_top_0/sd_sacq_coder_0/sd_sacq_data2_RNIMRJD[3]:Y (r)
               +     0.248          net: sd_acq_top_0/sd_sacq_coder_0/un1_count_4_NE_7[0]
  5.238                        sd_acq_top_0/sd_sacq_coder_0/sd_sacq_data2_RNIQ58R[1]:B (r)
               +     0.441          cell: ADLIB:OR2
  5.679                        sd_acq_top_0/sd_sacq_coder_0/sd_sacq_data2_RNIQ58R[1]:Y (r)
               +     0.246          net: sd_acq_top_0/sd_sacq_coder_0/un1_count_4_NE_11[0]
  5.925                        sd_acq_top_0/sd_sacq_coder_0/sd_sacq_data2_RNIQQUJ2[10]:C (r)
               +     0.479          cell: ADLIB:OR3
  6.404                        sd_acq_top_0/sd_sacq_coder_0/sd_sacq_data2_RNIQQUJ2[10]:Y (r)
               +     0.737          net: sd_acq_top_0/sd_sacq_coder_0/un1_count_4_NE_13[0]
  7.141                        sd_acq_top_0/sd_sacq_coder_0/sd_sacq_data2_RNIFSMN7[10]:C (r)
               +     0.479          cell: ADLIB:OR3
  7.620                        sd_acq_top_0/sd_sacq_coder_0/sd_sacq_data2_RNIFSMN7[10]:Y (r)
               +     1.128          net: sd_acq_top_0/sd_sacq_coder_0/un1_count_4_NE[0]
  8.748                        sd_acq_top_0/sd_sacq_coder_0/sd_sacq_data3_RNIDL47Q[10]:B (r)
               +     0.535          cell: ADLIB:OR3C
  9.283                        sd_acq_top_0/sd_sacq_coder_0/sd_sacq_data3_RNIDL47Q[10]:Y (f)
               +     0.956          net: sd_acq_top_0/sd_sacq_coder_0/un1_count_6
  10.239                       sd_acq_top_0/sd_sacq_coder_0/sd_sacq_data5_RNIVO7HK1[2]:C (f)
               +     0.497          cell: ADLIB:OR3B
  10.736                       sd_acq_top_0/sd_sacq_coder_0/sd_sacq_data5_RNIVO7HK1[2]:Y (f)
               +     0.301          net: sd_acq_top_0/sd_sacq_coder_0/un1_count_10
  11.037                       sd_acq_top_0/sd_sacq_coder_0/i_RNO[9]:C (f)
               +     0.466          cell: ADLIB:NOR3A
  11.503                       sd_acq_top_0/sd_sacq_coder_0/i_RNO[9]:Y (r)
               +     0.249          net: sd_acq_top_0/sd_sacq_coder_0/i_RNO[9]
  11.752                       sd_acq_top_0/sd_sacq_coder_0/i[9]:D (r)
                                    
  11.752                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       ddsclkout
               +     0.000          Clock source
  25.000                       ddsclkout (r)
               +     0.000          net: ddsclkout
  25.000                       ddsclkout_pad/U0/U0:PAD (r)
               +     0.747          cell: ADLIB:IOPAD_IN
  25.747                       ddsclkout_pad/U0/U0:Y (r)
               +     0.000          net: ddsclkout_pad/U0/NET1
  25.747                       ddsclkout_pad/U0/U1:A (r)
               +     0.260          cell: ADLIB:CLKIO
  26.007                       ddsclkout_pad/U0/U1:Y (r)
               +     0.516          net: ddsclkout_c
  26.523                       sd_acq_top_0/sd_sacq_coder_0/i[9]:CLK (r)
               -     0.402          Library setup time: ADLIB:DFN1
  26.121                       sd_acq_top_0/sd_sacq_coder_0/i[9]:D
                                    
  26.121                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  Signal_Noise_Acq_0/signal_acq_0/s_clk_div4_0/clkout:CLK
  To:                    Acq_clk
  Delay (ns):            10.308
  Slack (ns):
  Arrival (ns):          11.873
  Required (ns):
  Clock to Out (ns):     11.873

Path 2
  From:                  CAL_0/cal_div_0/cal:CLK
  To:                    cal_out
  Delay (ns):            6.770
  Slack (ns):
  Arrival (ns):          8.297
  Required (ns):
  Clock to Out (ns):     8.297

Path 3
  From:                  sd_acq_top_0/sd_sacq_state_0/cs[3]:CLK
  To:                    sd_acq_en
  Delay (ns):            6.356
  Slack (ns):
  Arrival (ns):          7.884
  Required (ns):
  Clock to Out (ns):     7.884

Path 4
  From:                  sd_acq_top_0/sd_sacq_state_0/en2:CLK
  To:                    sd_acq_en
  Delay (ns):            6.099
  Slack (ns):
  Arrival (ns):          7.613
  Required (ns):
  Clock to Out (ns):     7.613

Path 5
  From:                  pd_pluse_top_0/pd_pluse_state_0/en:CLK
  To:                    pd_pulse_en
  Delay (ns):            5.258
  Slack (ns):
  Arrival (ns):          6.790
  Required (ns):
  Clock to Out (ns):     6.790


Expanded Path 1
  From: Signal_Noise_Acq_0/signal_acq_0/s_clk_div4_0/clkout:CLK
  To: Acq_clk
  data required time                             N/C
  data arrival time                          -   11.873
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        ddsclkout
               +     0.000          Clock source
  0.000                        ddsclkout (r)
               +     0.000          net: ddsclkout
  0.000                        ddsclkout_pad/U0/U0:PAD (r)
               +     0.747          cell: ADLIB:IOPAD_IN
  0.747                        ddsclkout_pad/U0/U0:Y (r)
               +     0.000          net: ddsclkout_pad/U0/NET1
  0.747                        ddsclkout_pad/U0/U1:A (r)
               +     0.260          cell: ADLIB:CLKIO
  1.007                        ddsclkout_pad/U0/U1:Y (r)
               +     0.558          net: ddsclkout_c
  1.565                        Signal_Noise_Acq_0/signal_acq_0/s_clk_div4_0/clkout:CLK (r)
               +     0.550          cell: ADLIB:DFN1E0C0
  2.115                        Signal_Noise_Acq_0/signal_acq_0/s_clk_div4_0/clkout:Q (f)
               +     2.959          net: Signal_Noise_Acq_0/signal_acq_0/clkout
  5.074                        Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enclk_RNI2MLE:B (f)
               +     0.469          cell: ADLIB:NOR2B
  5.543                        Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enclk_RNI2MLE:Y (f)
               +     0.252          net: Signal_Noise_Acq_0/signal_acq_0_Signal_acq_clk
  5.795                        Signal_Noise_Acq_0/n_s_change_0/acq_clk:A (f)
               +     0.462          cell: ADLIB:MX2
  6.257                        Signal_Noise_Acq_0/n_s_change_0/acq_clk:Y (f)
               +     1.254          net: Signal_Noise_Acq_0_acq_clk
  7.511                        AND2_0:A (f)
               +     0.384          cell: ADLIB:AND2
  7.895                        AND2_0:Y (f)
               +     0.906          net: Acq_clk_c
  8.801                        Acq_clk_pad/U0/U1:D (f)
               +     0.435          cell: ADLIB:IOTRI_OB_EB
  9.236                        Acq_clk_pad/U0/U1:DOUT (f)
               +     0.000          net: Acq_clk_pad/U0/NET1
  9.236                        Acq_clk_pad/U0/U0:D (f)
               +     2.637          cell: ADLIB:IOPAD_TRI
  11.873                       Acq_clk_pad/U0/U0:PAD (f)
               +     0.000          net: Acq_clk
  11.873                       Acq_clk (f)
                                    
  11.873                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          ddsclkout
               +     0.000          Clock source
  N/C                          ddsclkout (r)
                                    
  N/C                          Acq_clk (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                  PLUSE_0/bri_coder_0/i[0]/U1:CLK
  To:                    PLUSE_0/bri_state_0/cs[14]:CLR
  Delay (ns):            4.078
  Slack (ns):            20.728
  Arrival (ns):          5.615
  Required (ns):         26.343
  Recovery (ns):         0.222
  Minimum Period (ns):   4.272
  Skew (ns):             -0.028

Path 2
  From:                  PLUSE_0/bri_coder_0/i[0]/U1:CLK
  To:                    PLUSE_0/bri_state_0/cs[10]:CLR
  Delay (ns):            3.813
  Slack (ns):            20.942
  Arrival (ns):          5.350
  Required (ns):         26.292
  Recovery (ns):         0.222
  Minimum Period (ns):   4.058
  Skew (ns):             0.023

Path 3
  From:                  PLUSE_0/bri_coder_0/i[0]/U1:CLK
  To:                    PLUSE_0/bri_state_0/cs[3]:CLR
  Delay (ns):            3.679
  Slack (ns):            21.127
  Arrival (ns):          5.216
  Required (ns):         26.343
  Recovery (ns):         0.222
  Minimum Period (ns):   3.873
  Skew (ns):             -0.028

Path 4
  From:                  PLUSE_0/bri_coder_0/i[0]/U1:CLK
  To:                    PLUSE_0/bri_state_0/cs[11]:CLR
  Delay (ns):            3.104
  Slack (ns):            21.651
  Arrival (ns):          4.641
  Required (ns):         26.292
  Recovery (ns):         0.222
  Minimum Period (ns):   3.349
  Skew (ns):             0.023

Path 5
  From:                  PLUSE_0/bri_coder_0/i[0]/U1:CLK
  To:                    PLUSE_0/bri_state_0/cs[7]:PRE
  Delay (ns):            2.956
  Slack (ns):            21.812
  Arrival (ns):          4.493
  Required (ns):         26.305
  Recovery (ns):         0.222
  Minimum Period (ns):   3.188
  Skew (ns):             0.010


Expanded Path 1
  From: PLUSE_0/bri_coder_0/i[0]/U1:CLK
  To: PLUSE_0/bri_state_0/cs[14]:CLR
  data required time                             26.343
  data arrival time                          -   5.615
  slack                                          20.728
  ________________________________________________________
  Data arrival time calculation
  0.000                        ddsclkout
               +     0.000          Clock source
  0.000                        ddsclkout (r)
               +     0.000          net: ddsclkout
  0.000                        ddsclkout_pad/U0/U0:PAD (r)
               +     0.747          cell: ADLIB:IOPAD_IN
  0.747                        ddsclkout_pad/U0/U0:Y (r)
               +     0.000          net: ddsclkout_pad/U0/NET1
  0.747                        ddsclkout_pad/U0/U1:A (r)
               +     0.260          cell: ADLIB:CLKIO
  1.007                        ddsclkout_pad/U0/U1:Y (r)
               +     0.530          net: ddsclkout_c
  1.537                        PLUSE_0/bri_coder_0/i[0]/U1:CLK (r)
               +     0.434          cell: ADLIB:DFN1C0
  1.971                        PLUSE_0/bri_coder_0/i[0]/U1:Q (r)
               +     0.289          net: PLUSE_0/i_9[0]
  2.260                        PLUSE_0/bri_state_0/en:A (r)
               +     0.365          cell: ADLIB:NOR2B
  2.625                        PLUSE_0/bri_state_0/en:Y (r)
               +     2.990          net: PLUSE_0/bri_state_0/en
  5.615                        PLUSE_0/bri_state_0/cs[14]:CLR (r)
                                    
  5.615                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       ddsclkout
               +     0.000          Clock source
  25.000                       ddsclkout (r)
               +     0.000          net: ddsclkout
  25.000                       ddsclkout_pad/U0/U0:PAD (r)
               +     0.747          cell: ADLIB:IOPAD_IN
  25.747                       ddsclkout_pad/U0/U0:Y (r)
               +     0.000          net: ddsclkout_pad/U0/NET1
  25.747                       ddsclkout_pad/U0/U1:A (r)
               +     0.260          cell: ADLIB:CLKIO
  26.007                       ddsclkout_pad/U0/U1:Y (r)
               +     0.558          net: ddsclkout_c
  26.565                       PLUSE_0/bri_state_0/cs[14]:CLK (r)
               -     0.222          Library recovery time: ADLIB:DFN1C0
  26.343                       PLUSE_0/bri_state_0/cs[14]:CLR
                                    
  26.343                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add

SET Register to Register

Path 1
  From:                  Signal_Noise_Acq_0/signal_acq_0/ctrl_addr_0/addrout[1]:CLK
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D
  Delay (ns):            20.494
  Slack (ns):            29.055
  Arrival (ns):          21.208
  Required (ns):         50.263
  Setup (ns):            0.428
  Minimum Period (ns):   41.890

Path 2
  From:                  Signal_Noise_Acq_0/signal_acq_0/ctrl_addr_0/addrout[1]:CLK
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[18]:D
  Delay (ns):            20.285
  Slack (ns):            29.276
  Arrival (ns):          20.999
  Required (ns):         50.275
  Setup (ns):            0.428
  Minimum Period (ns):   41.448

Path 3
  From:                  Signal_Noise_Acq_0/signal_acq_0/ctrl_addr_0/addrout[2]:CLK
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_5/addresult[19]:D
  Delay (ns):            20.260
  Slack (ns):            29.298
  Arrival (ns):          20.965
  Required (ns):         50.263
  Setup (ns):            0.428
  Minimum Period (ns):   41.404

Path 4
  From:                  Signal_Noise_Acq_0/signal_acq_0/ctrl_addr_0/addrout[2]:CLK
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D
  Delay (ns):            20.208
  Slack (ns):            29.350
  Arrival (ns):          20.913
  Required (ns):         50.263
  Setup (ns):            0.428
  Minimum Period (ns):   41.300

Path 5
  From:                  Signal_Noise_Acq_0/signal_acq_0/ctrl_addr_0/addrout[0]:CLK
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D
  Delay (ns):            20.072
  Slack (ns):            29.477
  Arrival (ns):          20.786
  Required (ns):         50.263
  Setup (ns):            0.428
  Minimum Period (ns):   41.046


Expanded Path 1
  From: Signal_Noise_Acq_0/signal_acq_0/ctrl_addr_0/addrout[1]:CLK
  To: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D
  data required time                             50.263
  data arrival time                          -   21.208
  slack                                          29.055
  ________________________________________________________
  Data arrival time calculation
  0.000                        Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add
               +     0.000          Clock source
  0.000                        Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE_0:Y (f)
               +     0.714          net: Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0_clk_add
  0.714                        Signal_Noise_Acq_0/signal_acq_0/ctrl_addr_0/addrout[1]:CLK (f)
               +     0.488          cell: ADLIB:DFN0C0
  1.202                        Signal_Noise_Acq_0/signal_acq_0/ctrl_addr_0/addrout[1]:Q (f)
               +     0.846          net: Signal_Noise_Acq_0/signal_acq_0/addrout[1]
  2.048                        Signal_Noise_Acq_0/signal_acq_0/ten_choice_one_0/un2_datafive_2:B (f)
               +     0.483          cell: ADLIB:NOR2
  2.531                        Signal_Noise_Acq_0/signal_acq_0/ten_choice_one_0/un2_datafive_2:Y (r)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/ten_choice_one_0/un2_datafive_2
  2.834                        Signal_Noise_Acq_0/signal_acq_0/ten_choice_one_0/un2_datafour:B (r)
               +     0.386          cell: ADLIB:NOR2B
  3.220                        Signal_Noise_Acq_0/signal_acq_0/ten_choice_one_0/un2_datafour:Y (r)
               +     0.852          net: Signal_Noise_Acq_0/signal_acq_0/un2_datafour
  4.072                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m1:A (r)
               +     0.365          cell: ADLIB:NOR3C
  4.437                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m1:Y (r)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_2_i
  4.740                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m4:B (r)
               +     0.735          cell: ADLIB:MIN3
  5.475                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m4:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i2_mux
  5.778                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m7:B (f)
               +     0.540          cell: ADLIB:AO18
  6.318                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m7:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i4_mux
  6.621                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m10:B (f)
               +     0.540          cell: ADLIB:AO18
  7.161                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m10:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i6_mux
  7.464                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m13:B (f)
               +     0.540          cell: ADLIB:AO18
  8.004                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m13:Y (f)
               +     0.667          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i8_mux
  8.671                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m16:B (f)
               +     0.540          cell: ADLIB:AO18
  9.211                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m16:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i10_mux
  9.514                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m19:B (f)
               +     0.540          cell: ADLIB:AO18
  10.054                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m19:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i12_mux
  10.357                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m22:B (f)
               +     0.540          cell: ADLIB:AO18
  10.897                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m22:Y (f)
               +     0.926          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i14_mux
  11.823                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m25:B (f)
               +     0.540          cell: ADLIB:AO18
  12.363                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m25:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i16_mux
  12.666                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m28:B (f)
               +     0.540          cell: ADLIB:AO18
  13.206                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m28:Y (f)
               +     1.426          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i18_mux
  14.632                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m31:B (f)
               +     0.540          cell: ADLIB:AO18
  15.172                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m31:Y (f)
               +     0.307          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i20_mux
  15.479                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m34:B (f)
               +     0.540          cell: ADLIB:AO18
  16.019                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m34:Y (f)
               +     0.988          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i22_mux
  17.007                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m36:C (f)
               +     0.392          cell: ADLIB:NOR3B
  17.399                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m36:Y (r)
               +     0.287          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_37_i
  17.686                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m37:A (r)
               +     0.365          cell: ADLIB:NOR2B
  18.051                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m37:Y (r)
               +     0.934          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_38_i
  18.985                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m38:A (r)
               +     0.304          cell: ADLIB:NOR2B
  19.289                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m38:Y (r)
               +     0.344          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_39_i
  19.633                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m40:B (r)
               +     0.535          cell: ADLIB:NOR3C
  20.168                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m40:Y (r)
               +     0.301          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_41_i
  20.469                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_ADD_20x20_slow_I19_Y:B (r)
               +     0.498          cell: ADLIB:AX1C
  20.967                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_ADD_20x20_slow_I19_Y:Y (f)
               +     0.241          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/ADD_20x20_slow_I19_Y_1
  21.208                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D (f)
                                    
  21.208                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add
               +     0.000          Clock source
  50.000                       Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE_0:Y (r)
               +     0.691          net: Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0_clk_add
  50.691                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:CLK (r)
               -     0.428          Library setup time: ADLIB:DFN1C0
  50.263                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D
                                    
  50.263                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                  ADC[0]
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D
  Delay (ns):            23.339
  Slack (ns):
  Arrival (ns):          23.339
  Required (ns):
  Setup (ns):            0.428
  External Setup (ns):   23.076

Path 2
  From:                  ADC[0]
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[18]:D
  Delay (ns):            23.130
  Slack (ns):
  Arrival (ns):          23.130
  Required (ns):
  Setup (ns):            0.428
  External Setup (ns):   22.855

Path 3
  From:                  ADC[0]
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_6/addresult[19]:D
  Delay (ns):            22.963
  Slack (ns):
  Arrival (ns):          22.963
  Required (ns):
  Setup (ns):            0.428
  External Setup (ns):   22.700

Path 4
  From:                  ADC[0]
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_2/addresult[19]:D
  Delay (ns):            22.758
  Slack (ns):
  Arrival (ns):          22.758
  Required (ns):
  Setup (ns):            0.428
  External Setup (ns):   22.477

Path 5
  From:                  ADC[0]
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_6/addresult[18]:D
  Delay (ns):            22.756
  Slack (ns):
  Arrival (ns):          22.756
  Required (ns):
  Setup (ns):            0.428
  External Setup (ns):   22.472


Expanded Path 1
  From: ADC[0]
  To: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D
  data required time                             N/C
  data arrival time                          -   23.339
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        ADC[0] (r)
               +     0.000          net: ADC[0]
  0.000                        ADC_pad[0]/U0/U0:PAD (r)
               +     0.758          cell: ADLIB:IOPAD_IN
  0.758                        ADC_pad[0]/U0/U0:Y (r)
               +     0.000          net: ADC_pad[0]/U0/NET1
  0.758                        ADC_pad[0]/U0/U1:YIN (r)
               +     0.032          cell: ADLIB:IOIN_IB
  0.790                        ADC_pad[0]/U0/U1:Y (r)
               +     1.922          net: ADC_c[0]
  2.712                        Signal_Noise_Acq_0/n_s_change_0/s_adc_1_10:A (r)
               +     0.441          cell: ADLIB:NOR2A
  3.153                        Signal_Noise_Acq_0/n_s_change_0/s_adc_1_10:Y (r)
               +     2.880          net: Signal_Noise_Acq_0/un1_n_s_change_0_1[0]
  6.033                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m1:B (r)
               +     0.535          cell: ADLIB:NOR3C
  6.568                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m1:Y (r)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_2_i
  6.871                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m4:B (r)
               +     0.735          cell: ADLIB:MIN3
  7.606                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m4:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i2_mux
  7.909                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m7:B (f)
               +     0.540          cell: ADLIB:AO18
  8.449                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m7:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i4_mux
  8.752                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m10:B (f)
               +     0.540          cell: ADLIB:AO18
  9.292                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m10:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i6_mux
  9.595                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m13:B (f)
               +     0.540          cell: ADLIB:AO18
  10.135                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m13:Y (f)
               +     0.667          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i8_mux
  10.802                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m16:B (f)
               +     0.540          cell: ADLIB:AO18
  11.342                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m16:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i10_mux
  11.645                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m19:B (f)
               +     0.540          cell: ADLIB:AO18
  12.185                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m19:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i12_mux
  12.488                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m22:B (f)
               +     0.540          cell: ADLIB:AO18
  13.028                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m22:Y (f)
               +     0.926          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i14_mux
  13.954                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m25:B (f)
               +     0.540          cell: ADLIB:AO18
  14.494                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m25:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i16_mux
  14.797                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m28:B (f)
               +     0.540          cell: ADLIB:AO18
  15.337                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m28:Y (f)
               +     1.426          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i18_mux
  16.763                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m31:B (f)
               +     0.540          cell: ADLIB:AO18
  17.303                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m31:Y (f)
               +     0.307          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i20_mux
  17.610                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m34:B (f)
               +     0.540          cell: ADLIB:AO18
  18.150                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m34:Y (f)
               +     0.988          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i22_mux
  19.138                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m36:C (f)
               +     0.392          cell: ADLIB:NOR3B
  19.530                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m36:Y (r)
               +     0.287          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_37_i
  19.817                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m37:A (r)
               +     0.365          cell: ADLIB:NOR2B
  20.182                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m37:Y (r)
               +     0.934          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_38_i
  21.116                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m38:A (r)
               +     0.304          cell: ADLIB:NOR2B
  21.420                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m38:Y (r)
               +     0.344          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_39_i
  21.764                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m40:B (r)
               +     0.535          cell: ADLIB:NOR3C
  22.299                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m40:Y (r)
               +     0.301          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_41_i
  22.600                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_ADD_20x20_slow_I19_Y:B (r)
               +     0.498          cell: ADLIB:AX1C
  23.098                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_ADD_20x20_slow_I19_Y:Y (f)
               +     0.241          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/ADD_20x20_slow_I19_Y_1
  23.339                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D (f)
                                    
  23.339                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add
               +     0.000          Clock source
  N/C                          Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE_0:Y (r)
               +     0.691          net: Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0_clk_add
  N/C                          Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:CLK (r)
               -     0.428          Library setup time: ADLIB:DFN1C0
  N/C                          Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  Signal_Noise_Acq_0/signal_acq_0/add_reg_7/addresult[3]:CLK
  To:                    xd[3]
  Delay (ns):            15.360
  Slack (ns):
  Arrival (ns):          16.056
  Required (ns):
  Clock to Out (ns):     16.056

Path 2
  From:                  Signal_Noise_Acq_0/signal_acq_0/add_reg_6/addresult[3]:CLK
  To:                    xd[3]
  Delay (ns):            15.271
  Slack (ns):
  Arrival (ns):          15.971
  Required (ns):
  Clock to Out (ns):     15.971

Path 3
  From:                  Signal_Noise_Acq_0/signal_acq_0/add_reg_7/addresult[2]:CLK
  To:                    xd[2]
  Delay (ns):            15.025
  Slack (ns):
  Arrival (ns):          15.721
  Required (ns):
  Clock to Out (ns):     15.721

Path 4
  From:                  Signal_Noise_Acq_0/signal_acq_0/add_reg_7/addresult[16]:CLK
  To:                    xd[0]
  Delay (ns):            14.994
  Slack (ns):
  Arrival (ns):          15.678
  Required (ns):
  Clock to Out (ns):     15.678

Path 5
  From:                  Signal_Noise_Acq_0/signal_acq_0/add_reg_6/addresult[2]:CLK
  To:                    xd[2]
  Delay (ns):            14.785
  Slack (ns):
  Arrival (ns):          15.490
  Required (ns):
  Clock to Out (ns):     15.490


Expanded Path 1
  From: Signal_Noise_Acq_0/signal_acq_0/add_reg_7/addresult[3]:CLK
  To: xd[3]
  data required time                             N/C
  data arrival time                          -   16.056
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add
               +     0.000          Clock source
  0.000                        Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE_0:Y (r)
               +     0.696          net: Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0_clk_add
  0.696                        Signal_Noise_Acq_0/signal_acq_0/add_reg_7/addresult[3]:CLK (r)
               +     0.550          cell: ADLIB:DFN1C0
  1.246                        Signal_Noise_Acq_0/signal_acq_0/add_reg_7/addresult[3]:Q (f)
               +     0.905          net: Signal_Noise_Acq_0/signal_acq_0/addresult[3]
  2.151                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m139:A (f)
               +     0.469          cell: ADLIB:NOR2A
  2.620                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m139:Y (f)
               +     0.249          net: Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/N_140
  2.869                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m140:B (f)
               +     0.462          cell: ADLIB:MX2
  3.331                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m140:Y (f)
               +     0.672          net: Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/N_141
  4.003                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m141:B (f)
               +     0.427          cell: ADLIB:MX2
  4.430                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m141:Y (f)
               +     0.971          net: Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/N_142
  5.401                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m142:B (f)
               +     0.427          cell: ADLIB:MX2
  5.828                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m142:Y (f)
               +     1.603          net: Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/N_143
  7.431                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m143:B (f)
               +     0.427          cell: ADLIB:MX2
  7.858                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m143:Y (f)
               +     0.230          net: Signal_Noise_Acq_0/signal_acq_0/signal_data_t[3]
  8.088                        Signal_Noise_Acq_0/signal_acq_0/signal_data_t_0_11:A (f)
               +     0.384          cell: ADLIB:NOR2B
  8.472                        Signal_Noise_Acq_0/signal_acq_0/signal_data_t_0_11:Y (f)
               +     1.115          net: Signal_Noise_Acq_0/un1_signal_acq_0[3]
  9.587                        Signal_Noise_Acq_0/n_s_change_0/dataout[3]:A (f)
               +     0.462          cell: ADLIB:MX2
  10.049                       Signal_Noise_Acq_0/n_s_change_0/dataout[3]:Y (f)
               +     2.878          net: Signal_Noise_Acq_0_dataout[3]
  12.927                       xd_pad[3]/U0/U1:D (f)
               +     0.492          cell: ADLIB:IOBI_IB_OB_EB
  13.419                       xd_pad[3]/U0/U1:DOUT (f)
               +     0.000          net: xd_pad[3]/U0/NET1
  13.419                       xd_pad[3]/U0/U0:D (f)
               +     2.637          cell: ADLIB:IOPAD_BI
  16.056                       xd_pad[3]/U0/U0:PAD (f)
               +     0.000          net: xd[3]
  16.056                       xd[3] (f)
                                    
  16.056                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add
               +     0.000          Clock source
  N/C                          Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE_0:Y (r)
                                    
  N/C                          xd[3] (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout

SET Register to Register

Path 1
  From:                  Signal_Noise_Acq_0/signal_acq_0/ctrl_addr_0/addrout[1]:CLK
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D
  Delay (ns):            20.494
  Slack (ns):            4.118
  Arrival (ns):          27.660
  Required (ns):         31.778
  Setup (ns):            0.428
  Minimum Period (ns):   41.764

Path 2
  From:                  Signal_Noise_Acq_0/signal_acq_0/ctrl_addr_0/addrout[1]:CLK
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[18]:D
  Delay (ns):            20.285
  Slack (ns):            4.339
  Arrival (ns):          27.451
  Required (ns):         31.790
  Setup (ns):            0.428
  Minimum Period (ns):   41.322

Path 3
  From:                  Signal_Noise_Acq_0/signal_acq_0/ctrl_addr_0/addrout[2]:CLK
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_5/addresult[19]:D
  Delay (ns):            20.260
  Slack (ns):            4.361
  Arrival (ns):          27.417
  Required (ns):         31.778
  Setup (ns):            0.428
  Minimum Period (ns):   41.278

Path 4
  From:                  Signal_Noise_Acq_0/signal_acq_0/ctrl_addr_0/addrout[2]:CLK
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D
  Delay (ns):            20.208
  Slack (ns):            4.413
  Arrival (ns):          27.365
  Required (ns):         31.778
  Setup (ns):            0.428
  Minimum Period (ns):   41.174

Path 5
  From:                  Signal_Noise_Acq_0/signal_acq_0/ctrl_addr_0/addrout[0]:CLK
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D
  Delay (ns):            20.072
  Slack (ns):            4.540
  Arrival (ns):          27.238
  Required (ns):         31.778
  Setup (ns):            0.428
  Minimum Period (ns):   40.920


Expanded Path 1
  From: Signal_Noise_Acq_0/signal_acq_0/ctrl_addr_0/addrout[1]:CLK
  To: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D
  data required time                             31.778
  data arrival time                          -   27.660
  slack                                          4.118
  ________________________________________________________
  Data arrival time calculation
  0.000                        Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout
               +     0.000          Clock source
  0.000                        Signal_Noise_Acq_0/signal_acq_0/s_clk_div4_0/clkout:Q (f)
               +     4.251          net: Signal_Noise_Acq_0/signal_acq_0/clkout
  4.251                        Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE:B (f)
               +     0.469          cell: ADLIB:NOR2B
  4.720                        Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE:Y (f)
               +     1.160          net: Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/clk_add_i
  5.880                        Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE_0:A (f)
               +     0.572          cell: ADLIB:CLKINT
  6.452                        Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE_0:Y (f)
               +     0.714          net: Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0_clk_add
  7.166                        Signal_Noise_Acq_0/signal_acq_0/ctrl_addr_0/addrout[1]:CLK (f)
               +     0.488          cell: ADLIB:DFN0C0
  7.654                        Signal_Noise_Acq_0/signal_acq_0/ctrl_addr_0/addrout[1]:Q (f)
               +     0.846          net: Signal_Noise_Acq_0/signal_acq_0/addrout[1]
  8.500                        Signal_Noise_Acq_0/signal_acq_0/ten_choice_one_0/un2_datafive_2:B (f)
               +     0.483          cell: ADLIB:NOR2
  8.983                        Signal_Noise_Acq_0/signal_acq_0/ten_choice_one_0/un2_datafive_2:Y (r)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/ten_choice_one_0/un2_datafive_2
  9.286                        Signal_Noise_Acq_0/signal_acq_0/ten_choice_one_0/un2_datafour:B (r)
               +     0.386          cell: ADLIB:NOR2B
  9.672                        Signal_Noise_Acq_0/signal_acq_0/ten_choice_one_0/un2_datafour:Y (r)
               +     0.852          net: Signal_Noise_Acq_0/signal_acq_0/un2_datafour
  10.524                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m1:A (r)
               +     0.365          cell: ADLIB:NOR3C
  10.889                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m1:Y (r)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_2_i
  11.192                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m4:B (r)
               +     0.735          cell: ADLIB:MIN3
  11.927                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m4:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i2_mux
  12.230                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m7:B (f)
               +     0.540          cell: ADLIB:AO18
  12.770                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m7:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i4_mux
  13.073                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m10:B (f)
               +     0.540          cell: ADLIB:AO18
  13.613                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m10:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i6_mux
  13.916                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m13:B (f)
               +     0.540          cell: ADLIB:AO18
  14.456                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m13:Y (f)
               +     0.667          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i8_mux
  15.123                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m16:B (f)
               +     0.540          cell: ADLIB:AO18
  15.663                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m16:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i10_mux
  15.966                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m19:B (f)
               +     0.540          cell: ADLIB:AO18
  16.506                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m19:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i12_mux
  16.809                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m22:B (f)
               +     0.540          cell: ADLIB:AO18
  17.349                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m22:Y (f)
               +     0.926          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i14_mux
  18.275                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m25:B (f)
               +     0.540          cell: ADLIB:AO18
  18.815                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m25:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i16_mux
  19.118                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m28:B (f)
               +     0.540          cell: ADLIB:AO18
  19.658                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m28:Y (f)
               +     1.426          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i18_mux
  21.084                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m31:B (f)
               +     0.540          cell: ADLIB:AO18
  21.624                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m31:Y (f)
               +     0.307          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i20_mux
  21.931                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m34:B (f)
               +     0.540          cell: ADLIB:AO18
  22.471                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m34:Y (f)
               +     0.988          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i22_mux
  23.459                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m36:C (f)
               +     0.392          cell: ADLIB:NOR3B
  23.851                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m36:Y (r)
               +     0.287          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_37_i
  24.138                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m37:A (r)
               +     0.365          cell: ADLIB:NOR2B
  24.503                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m37:Y (r)
               +     0.934          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_38_i
  25.437                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m38:A (r)
               +     0.304          cell: ADLIB:NOR2B
  25.741                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m38:Y (r)
               +     0.344          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_39_i
  26.085                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m40:B (r)
               +     0.535          cell: ADLIB:NOR3C
  26.620                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m40:Y (r)
               +     0.301          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_41_i
  26.921                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_ADD_20x20_slow_I19_Y:B (r)
               +     0.498          cell: ADLIB:AX1C
  27.419                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_ADD_20x20_slow_I19_Y:Y (f)
               +     0.241          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/ADD_20x20_slow_I19_Y_1
  27.660                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D (f)
                                    
  27.660                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout
               +     0.000          Clock source
  25.000                       Signal_Noise_Acq_0/signal_acq_0/s_clk_div4_0/clkout:Q (r)
               +     4.462          net: Signal_Noise_Acq_0/signal_acq_0/clkout
  29.462                       Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE:B (r)
               +     0.386          cell: ADLIB:NOR2B
  29.848                       Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE:Y (r)
               +     1.109          net: Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/clk_add_i
  30.957                       Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE_0:A (r)
               +     0.558          cell: ADLIB:CLKINT
  31.515                       Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE_0:Y (r)
               +     0.691          net: Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0_clk_add
  32.206                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:CLK (r)
               -     0.428          Library setup time: ADLIB:DFN1C0
  31.778                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D
                                    
  31.778                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                  ADC[0]
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D
  Delay (ns):            23.339
  Slack (ns):
  Arrival (ns):          23.339
  Required (ns):
  Setup (ns):            0.428
  External Setup (ns):   16.561

Path 2
  From:                  ADC[0]
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[18]:D
  Delay (ns):            23.130
  Slack (ns):
  Arrival (ns):          23.130
  Required (ns):
  Setup (ns):            0.428
  External Setup (ns):   16.340

Path 3
  From:                  ADC[0]
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_6/addresult[19]:D
  Delay (ns):            22.963
  Slack (ns):
  Arrival (ns):          22.963
  Required (ns):
  Setup (ns):            0.428
  External Setup (ns):   16.185

Path 4
  From:                  ADC[0]
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_2/addresult[19]:D
  Delay (ns):            22.758
  Slack (ns):
  Arrival (ns):          22.758
  Required (ns):
  Setup (ns):            0.428
  External Setup (ns):   15.962

Path 5
  From:                  ADC[0]
  To:                    Signal_Noise_Acq_0/signal_acq_0/add_reg_6/addresult[18]:D
  Delay (ns):            22.756
  Slack (ns):
  Arrival (ns):          22.756
  Required (ns):
  Setup (ns):            0.428
  External Setup (ns):   15.957


Expanded Path 1
  From: ADC[0]
  To: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D
  data required time                             N/C
  data arrival time                          -   23.339
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        ADC[0] (r)
               +     0.000          net: ADC[0]
  0.000                        ADC_pad[0]/U0/U0:PAD (r)
               +     0.758          cell: ADLIB:IOPAD_IN
  0.758                        ADC_pad[0]/U0/U0:Y (r)
               +     0.000          net: ADC_pad[0]/U0/NET1
  0.758                        ADC_pad[0]/U0/U1:YIN (r)
               +     0.032          cell: ADLIB:IOIN_IB
  0.790                        ADC_pad[0]/U0/U1:Y (r)
               +     1.922          net: ADC_c[0]
  2.712                        Signal_Noise_Acq_0/n_s_change_0/s_adc_1_10:A (r)
               +     0.441          cell: ADLIB:NOR2A
  3.153                        Signal_Noise_Acq_0/n_s_change_0/s_adc_1_10:Y (r)
               +     2.880          net: Signal_Noise_Acq_0/un1_n_s_change_0_1[0]
  6.033                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m1:B (r)
               +     0.535          cell: ADLIB:NOR3C
  6.568                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m1:Y (r)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_2_i
  6.871                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m4:B (r)
               +     0.735          cell: ADLIB:MIN3
  7.606                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m4:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i2_mux
  7.909                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m7:B (f)
               +     0.540          cell: ADLIB:AO18
  8.449                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m7:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i4_mux
  8.752                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m10:B (f)
               +     0.540          cell: ADLIB:AO18
  9.292                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m10:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i6_mux
  9.595                        Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m13:B (f)
               +     0.540          cell: ADLIB:AO18
  10.135                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m13:Y (f)
               +     0.667          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i8_mux
  10.802                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m16:B (f)
               +     0.540          cell: ADLIB:AO18
  11.342                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m16:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i10_mux
  11.645                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m19:B (f)
               +     0.540          cell: ADLIB:AO18
  12.185                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m19:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i12_mux
  12.488                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m22:B (f)
               +     0.540          cell: ADLIB:AO18
  13.028                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m22:Y (f)
               +     0.926          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i14_mux
  13.954                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m25:B (f)
               +     0.540          cell: ADLIB:AO18
  14.494                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m25:Y (f)
               +     0.303          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i16_mux
  14.797                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m28:B (f)
               +     0.540          cell: ADLIB:AO18
  15.337                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m28:Y (f)
               +     1.426          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i18_mux
  16.763                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m31:B (f)
               +     0.540          cell: ADLIB:AO18
  17.303                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m31:Y (f)
               +     0.307          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i20_mux
  17.610                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m34:B (f)
               +     0.540          cell: ADLIB:AO18
  18.150                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m34:Y (f)
               +     0.988          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/i22_mux
  19.138                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m36:C (f)
               +     0.392          cell: ADLIB:NOR3B
  19.530                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m36:Y (r)
               +     0.287          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_37_i
  19.817                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m37:A (r)
               +     0.365          cell: ADLIB:NOR2B
  20.182                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m37:Y (r)
               +     0.934          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_38_i
  21.116                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m38:A (r)
               +     0.304          cell: ADLIB:NOR2B
  21.420                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m38:Y (r)
               +     0.344          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_39_i
  21.764                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m40:B (r)
               +     0.535          cell: ADLIB:NOR3C
  22.299                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_m40:Y (r)
               +     0.301          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/N_41_i
  22.600                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_ADD_20x20_slow_I19_Y:B (r)
               +     0.498          cell: ADLIB:AX1C
  23.098                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/un3_addresult_ADD_20x20_slow_I19_Y:Y (f)
               +     0.241          net: Signal_Noise_Acq_0/signal_acq_0/add_reg_3/ADD_20x20_slow_I19_Y_1
  23.339                       Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D (f)
                                    
  23.339                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout
               +     0.000          Clock source
  N/C                          Signal_Noise_Acq_0/signal_acq_0/s_clk_div4_0/clkout:Q (r)
               +     4.462          net: Signal_Noise_Acq_0/signal_acq_0/clkout
  N/C                          Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE:B (r)
               +     0.386          cell: ADLIB:NOR2B
  N/C                          Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE:Y (r)
               +     1.109          net: Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/clk_add_i
  N/C                          Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE_0:A (r)
               +     0.558          cell: ADLIB:CLKINT
  N/C                          Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE_0:Y (r)
               +     0.691          net: Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0_clk_add
  N/C                          Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:CLK (r)
               -     0.428          Library setup time: ADLIB:DFN1C0
  N/C                          Signal_Noise_Acq_0/signal_acq_0/add_reg_3/addresult[19]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  Signal_Noise_Acq_0/signal_acq_0/add_reg_7/addresult[3]:CLK
  To:                    xd[3]
  Delay (ns):            15.360
  Slack (ns):
  Arrival (ns):          22.571
  Required (ns):
  Clock to Out (ns):     22.571

Path 2
  From:                  Signal_Noise_Acq_0/signal_acq_0/add_reg_6/addresult[3]:CLK
  To:                    xd[3]
  Delay (ns):            15.271
  Slack (ns):
  Arrival (ns):          22.486
  Required (ns):
  Clock to Out (ns):     22.486

Path 3
  From:                  Signal_Noise_Acq_0/signal_acq_0/add_reg_7/addresult[2]:CLK
  To:                    xd[2]
  Delay (ns):            15.025
  Slack (ns):
  Arrival (ns):          22.236
  Required (ns):
  Clock to Out (ns):     22.236

Path 4
  From:                  Signal_Noise_Acq_0/signal_acq_0/add_reg_7/addresult[16]:CLK
  To:                    xd[0]
  Delay (ns):            14.994
  Slack (ns):
  Arrival (ns):          22.193
  Required (ns):
  Clock to Out (ns):     22.193

Path 5
  From:                  Signal_Noise_Acq_0/signal_acq_0/add_reg_6/addresult[2]:CLK
  To:                    xd[2]
  Delay (ns):            14.785
  Slack (ns):
  Arrival (ns):          22.005
  Required (ns):
  Clock to Out (ns):     22.005


Expanded Path 1
  From: Signal_Noise_Acq_0/signal_acq_0/add_reg_7/addresult[3]:CLK
  To: xd[3]
  data required time                             N/C
  data arrival time                          -   22.571
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout
               +     0.000          Clock source
  0.000                        Signal_Noise_Acq_0/signal_acq_0/s_clk_div4_0/clkout:Q (r)
               +     4.462          net: Signal_Noise_Acq_0/signal_acq_0/clkout
  4.462                        Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE:B (r)
               +     0.386          cell: ADLIB:NOR2B
  4.848                        Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE:Y (r)
               +     1.109          net: Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/clk_add_i
  5.957                        Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE_0:A (r)
               +     0.558          cell: ADLIB:CLKINT
  6.515                        Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIH9JE_0:Y (r)
               +     0.696          net: Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0_clk_add
  7.211                        Signal_Noise_Acq_0/signal_acq_0/add_reg_7/addresult[3]:CLK (r)
               +     0.550          cell: ADLIB:DFN1C0
  7.761                        Signal_Noise_Acq_0/signal_acq_0/add_reg_7/addresult[3]:Q (f)
               +     0.905          net: Signal_Noise_Acq_0/signal_acq_0/addresult[3]
  8.666                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m139:A (f)
               +     0.469          cell: ADLIB:NOR2A
  9.135                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m139:Y (f)
               +     0.249          net: Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/N_140
  9.384                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m140:B (f)
               +     0.462          cell: ADLIB:MX2
  9.846                        Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m140:Y (f)
               +     0.672          net: Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/N_141
  10.518                       Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m141:B (f)
               +     0.427          cell: ADLIB:MX2
  10.945                       Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m141:Y (f)
               +     0.971          net: Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/N_142
  11.916                       Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m142:B (f)
               +     0.427          cell: ADLIB:MX2
  12.343                       Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m142:Y (f)
               +     1.603          net: Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/N_143
  13.946                       Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m143:B (f)
               +     0.427          cell: ADLIB:MX2
  14.373                       Signal_Noise_Acq_0/signal_acq_0/rdata_choice_0/m143:Y (f)
               +     0.230          net: Signal_Noise_Acq_0/signal_acq_0/signal_data_t[3]
  14.603                       Signal_Noise_Acq_0/signal_acq_0/signal_data_t_0_11:A (f)
               +     0.384          cell: ADLIB:NOR2B
  14.987                       Signal_Noise_Acq_0/signal_acq_0/signal_data_t_0_11:Y (f)
               +     1.115          net: Signal_Noise_Acq_0/un1_signal_acq_0[3]
  16.102                       Signal_Noise_Acq_0/n_s_change_0/dataout[3]:A (f)
               +     0.462          cell: ADLIB:MX2
  16.564                       Signal_Noise_Acq_0/n_s_change_0/dataout[3]:Y (f)
               +     2.878          net: Signal_Noise_Acq_0_dataout[3]
  19.442                       xd_pad[3]/U0/U1:D (f)
               +     0.492          cell: ADLIB:IOBI_IB_OB_EB
  19.934                       xd_pad[3]/U0/U1:DOUT (f)
               +     0.000          net: xd_pad[3]/U0/NET1
  19.934                       xd_pad[3]/U0/U0:D (f)
               +     2.637          cell: ADLIB:IOPAD_BI
  22.571                       xd_pad[3]/U0/U0:PAD (f)
               +     0.000          net: xd[3]
  22.571                       xd[3] (f)
                                    
  22.571                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout
               +     0.000          Clock source
  N/C                          Signal_Noise_Acq_0/signal_acq_0/s_clk_div4_0/clkout:Q (r)
                                    
  N/C                          xd[3] (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From:                  zcs2
  To:                    xd[1]
  Delay (ns):            10.508
  Slack (ns):
  Arrival (ns):          10.508
  Required (ns):

Path 2
  From:                  zcs2
  To:                    xd[12]
  Delay (ns):            10.496
  Slack (ns):
  Arrival (ns):          10.496
  Required (ns):

Path 3
  From:                  zcs2
  To:                    xd[6]
  Delay (ns):            10.486
  Slack (ns):
  Arrival (ns):          10.486
  Required (ns):

Path 4
  From:                  zcs2
  To:                    xd[0]
  Delay (ns):            10.265
  Slack (ns):
  Arrival (ns):          10.265
  Required (ns):

Path 5
  From:                  zcs2
  To:                    xd[5]
  Delay (ns):            10.181
  Slack (ns):
  Arrival (ns):          10.181
  Required (ns):


Expanded Path 1
  From: zcs2
  To: xd[1]
  data required time                             N/C
  data arrival time                          -   10.508
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        zcs2 (r)
               +     0.000          net: zcs2
  0.000                        zcs2_pad/U0/U0:PAD (r)
               +     0.758          cell: ADLIB:IOPAD_IN
  0.758                        zcs2_pad/U0/U0:Y (r)
               +     0.000          net: zcs2_pad/U0/NET1
  0.758                        zcs2_pad/U0/U1:YIN (r)
               +     0.032          cell: ADLIB:IOIN_IB
  0.790                        zcs2_pad/U0/U1:Y (r)
               +     3.381          net: zcs2_c
  4.171                        GPMI_0/tri_state_0/xd_1:B (r)
               +     0.384          cell: ADLIB:NOR2A
  4.555                        GPMI_0/tri_state_0/xd_1:Y (f)
               +     2.966          net: GPMI_0_tri_state_0_xd_1
  7.521                        xd_pad[1]/U0/U1:E (f)
               +     0.312          cell: ADLIB:IOBI_IB_OB_EB
  7.833                        xd_pad[1]/U0/U1:EOUT (f)
               +     0.000          net: xd_pad[1]/U0/NET2
  7.833                        xd_pad[1]/U0/U0:E (f)
               +     2.675          cell: ADLIB:IOPAD_BI
  10.508                       xd_pad[1]/U0/U0:PAD (f)
               +     0.000          net: xd[1]
  10.508                       xd[1] (f)
                                    
  10.508                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          zcs2 (r)
                                    
  N/C                          xd[1] (f)
                                    
  N/C                          data required time


END SET Input to Output

----------------------------------------------------

Path set User Sets

