
Lab5.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000028  00800100  000026e0  00002774  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000026e0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000c  00800128  00800128  0000279c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000279c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000027f8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000060  00000000  00000000  00002838  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001468  00000000  00000000  00002898  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000adf  00000000  00000000  00003d00  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000cf1  00000000  00000000  000047df  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000033c  00000000  00000000  000054d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000620  00000000  00000000  0000580c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000066b  00000000  00000000  00005e2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000030  00000000  00000000  00006497  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__ctors_end>
       4:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       8:	0c 94 13 09 	jmp	0x1226	; 0x1226 <__vector_2>
       c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      10:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      14:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      18:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      1c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      20:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      24:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      28:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      2c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      30:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      34:	0c 94 35 09 	jmp	0x126a	; 0x126a <__vector_13>
      38:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      3c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      40:	0c 94 ea 08 	jmp	0x11d4	; 0x11d4 <__vector_16>
      44:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      48:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      4c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      50:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      54:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      58:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      5c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      60:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      64:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>

00000068 <__trampolines_end>:
      68:	6e 61       	ori	r22, 0x1E	; 30
      6a:	6e 00       	.word	0x006e	; ????

0000006c <__c.2332>:
      6c:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      7c:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      8c:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      9c:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      ac:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      bc:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      cc:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
      dc:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
      ec:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
      fc:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     10c:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     11c:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     12c:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     13c:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     14c:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     15c:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

0000016a <__ctors_end>:
     16a:	11 24       	eor	r1, r1
     16c:	1f be       	out	0x3f, r1	; 63
     16e:	cf ef       	ldi	r28, 0xFF	; 255
     170:	d8 e0       	ldi	r29, 0x08	; 8
     172:	de bf       	out	0x3e, r29	; 62
     174:	cd bf       	out	0x3d, r28	; 61

00000176 <__do_copy_data>:
     176:	11 e0       	ldi	r17, 0x01	; 1
     178:	a0 e0       	ldi	r26, 0x00	; 0
     17a:	b1 e0       	ldi	r27, 0x01	; 1
     17c:	e0 ee       	ldi	r30, 0xE0	; 224
     17e:	f6 e2       	ldi	r31, 0x26	; 38
     180:	02 c0       	rjmp	.+4      	; 0x186 <__do_copy_data+0x10>
     182:	05 90       	lpm	r0, Z+
     184:	0d 92       	st	X+, r0
     186:	a8 32       	cpi	r26, 0x28	; 40
     188:	b1 07       	cpc	r27, r17
     18a:	d9 f7       	brne	.-10     	; 0x182 <__do_copy_data+0xc>

0000018c <__do_clear_bss>:
     18c:	21 e0       	ldi	r18, 0x01	; 1
     18e:	a8 e2       	ldi	r26, 0x28	; 40
     190:	b1 e0       	ldi	r27, 0x01	; 1
     192:	01 c0       	rjmp	.+2      	; 0x196 <.do_clear_bss_start>

00000194 <.do_clear_bss_loop>:
     194:	1d 92       	st	X+, r1

00000196 <.do_clear_bss_start>:
     196:	a4 33       	cpi	r26, 0x34	; 52
     198:	b2 07       	cpc	r27, r18
     19a:	e1 f7       	brne	.-8      	; 0x194 <.do_clear_bss_loop>
     19c:	0e 94 72 09 	call	0x12e4	; 0x12e4 <main>
     1a0:	0c 94 6e 13 	jmp	0x26dc	; 0x26dc <_exit>

000001a4 <__bad_interrupt>:
     1a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a8 <hd44780_outnibble>:
/*
 * Send one nibble out to the LCD controller.
 */
static void
hd44780_outnibble(uint8_t n, uint8_t rs)
{
     1a8:	cf 93       	push	r28
     1aa:	df 93       	push	r29
     1ac:	cd b7       	in	r28, 0x3d	; 61
     1ae:	de b7       	in	r29, 0x3e	; 62
     1b0:	a4 97       	sbiw	r28, 0x24	; 36
     1b2:	0f b6       	in	r0, 0x3f	; 63
     1b4:	f8 94       	cli
     1b6:	de bf       	out	0x3e, r29	; 62
     1b8:	0f be       	out	0x3f, r0	; 63
     1ba:	cd bf       	out	0x3d, r28	; 61
     1bc:	8b a3       	std	Y+35, r24	; 0x23
     1be:	6c a3       	std	Y+36, r22	; 0x24
  CLR(PORT, HD44780_RW);
     1c0:	85 e2       	ldi	r24, 0x25	; 37
     1c2:	90 e0       	ldi	r25, 0x00	; 0
     1c4:	25 e2       	ldi	r18, 0x25	; 37
     1c6:	30 e0       	ldi	r19, 0x00	; 0
     1c8:	f9 01       	movw	r30, r18
     1ca:	20 81       	ld	r18, Z
     1cc:	2f 7e       	andi	r18, 0xEF	; 239
     1ce:	fc 01       	movw	r30, r24
     1d0:	20 83       	st	Z, r18
  if (rs)
     1d2:	8c a1       	ldd	r24, Y+36	; 0x24
     1d4:	88 23       	and	r24, r24
     1d6:	51 f0       	breq	.+20     	; 0x1ec <hd44780_outnibble+0x44>
    SET(PORT, HD44780_RS);
     1d8:	85 e2       	ldi	r24, 0x25	; 37
     1da:	90 e0       	ldi	r25, 0x00	; 0
     1dc:	25 e2       	ldi	r18, 0x25	; 37
     1de:	30 e0       	ldi	r19, 0x00	; 0
     1e0:	f9 01       	movw	r30, r18
     1e2:	20 81       	ld	r18, Z
     1e4:	20 62       	ori	r18, 0x20	; 32
     1e6:	fc 01       	movw	r30, r24
     1e8:	20 83       	st	Z, r18
     1ea:	09 c0       	rjmp	.+18     	; 0x1fe <hd44780_outnibble+0x56>
  else
    CLR(PORT, HD44780_RS);
     1ec:	85 e2       	ldi	r24, 0x25	; 37
     1ee:	90 e0       	ldi	r25, 0x00	; 0
     1f0:	25 e2       	ldi	r18, 0x25	; 37
     1f2:	30 e0       	ldi	r19, 0x00	; 0
     1f4:	f9 01       	movw	r30, r18
     1f6:	20 81       	ld	r18, Z
     1f8:	2f 7d       	andi	r18, 0xDF	; 223
     1fa:	fc 01       	movw	r30, r24
     1fc:	20 83       	st	Z, r18
  ASSIGN(PORT, HD44780_D4, n);
     1fe:	88 e2       	ldi	r24, 0x28	; 40
     200:	90 e0       	ldi	r25, 0x00	; 0
     202:	28 e2       	ldi	r18, 0x28	; 40
     204:	30 e0       	ldi	r19, 0x00	; 0
     206:	f9 01       	movw	r30, r18
     208:	20 81       	ld	r18, Z
     20a:	32 2f       	mov	r19, r18
     20c:	30 7f       	andi	r19, 0xF0	; 240
     20e:	2b a1       	ldd	r18, Y+35	; 0x23
     210:	23 2b       	or	r18, r19
     212:	fc 01       	movw	r30, r24
     214:	20 83       	st	Z, r18
     216:	19 82       	std	Y+1, r1	; 0x01
static inline uint8_t
hd44780_pulse_e(bool readback)
{
  uint8_t x;

  SET(PORT, HD44780_E);
     218:	85 e2       	ldi	r24, 0x25	; 37
     21a:	90 e0       	ldi	r25, 0x00	; 0
     21c:	25 e2       	ldi	r18, 0x25	; 37
     21e:	30 e0       	ldi	r19, 0x00	; 0
     220:	f9 01       	movw	r30, r18
     222:	20 81       	ld	r18, Z
     224:	28 60       	ori	r18, 0x08	; 8
     226:	fc 01       	movw	r30, r24
     228:	20 83       	st	Z, r18
     22a:	80 e0       	ldi	r24, 0x00	; 0
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	a0 e0       	ldi	r26, 0x00	; 0
     230:	bf e3       	ldi	r27, 0x3F	; 63
     232:	8a 83       	std	Y+2, r24	; 0x02
     234:	9b 83       	std	Y+3, r25	; 0x03
     236:	ac 83       	std	Y+4, r26	; 0x04
     238:	bd 83       	std	Y+5, r27	; 0x05
	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint8_t __ticks;
	double __tmp2 ;
	__tmp = ((F_CPU) / 3e6) * __us;
     23a:	2b ea       	ldi	r18, 0xAB	; 171
     23c:	3a ea       	ldi	r19, 0xAA	; 170
     23e:	4a ea       	ldi	r20, 0xAA	; 170
     240:	50 e4       	ldi	r21, 0x40	; 64
     242:	6a 81       	ldd	r22, Y+2	; 0x02
     244:	7b 81       	ldd	r23, Y+3	; 0x03
     246:	8c 81       	ldd	r24, Y+4	; 0x04
     248:	9d 81       	ldd	r25, Y+5	; 0x05
     24a:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     24e:	dc 01       	movw	r26, r24
     250:	cb 01       	movw	r24, r22
     252:	8e 83       	std	Y+6, r24	; 0x06
     254:	9f 83       	std	Y+7, r25	; 0x07
     256:	a8 87       	std	Y+8, r26	; 0x08
     258:	b9 87       	std	Y+9, r27	; 0x09
	__tmp2 = ((F_CPU) / 4e6) * __us;
     25a:	20 e0       	ldi	r18, 0x00	; 0
     25c:	30 e0       	ldi	r19, 0x00	; 0
     25e:	40 e8       	ldi	r20, 0x80	; 128
     260:	50 e4       	ldi	r21, 0x40	; 64
     262:	6a 81       	ldd	r22, Y+2	; 0x02
     264:	7b 81       	ldd	r23, Y+3	; 0x03
     266:	8c 81       	ldd	r24, Y+4	; 0x04
     268:	9d 81       	ldd	r25, Y+5	; 0x05
     26a:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     26e:	dc 01       	movw	r26, r24
     270:	cb 01       	movw	r24, r22
     272:	8a 87       	std	Y+10, r24	; 0x0a
     274:	9b 87       	std	Y+11, r25	; 0x0b
     276:	ac 87       	std	Y+12, r26	; 0x0c
     278:	bd 87       	std	Y+13, r27	; 0x0d
	if (__tmp < 1.0)
     27a:	20 e0       	ldi	r18, 0x00	; 0
     27c:	30 e0       	ldi	r19, 0x00	; 0
     27e:	40 e8       	ldi	r20, 0x80	; 128
     280:	5f e3       	ldi	r21, 0x3F	; 63
     282:	6e 81       	ldd	r22, Y+6	; 0x06
     284:	7f 81       	ldd	r23, Y+7	; 0x07
     286:	88 85       	ldd	r24, Y+8	; 0x08
     288:	99 85       	ldd	r25, Y+9	; 0x09
     28a:	0e 94 30 0c 	call	0x1860	; 0x1860 <__cmpsf2>
     28e:	88 23       	and	r24, r24
     290:	1c f4       	brge	.+6      	; 0x298 <hd44780_outnibble+0xf0>
		__ticks = 1;
     292:	81 e0       	ldi	r24, 0x01	; 1
     294:	8e 87       	std	Y+14, r24	; 0x0e
     296:	b2 c0       	rjmp	.+356    	; 0x3fc <hd44780_outnibble+0x254>
	else if (__tmp2 > 65535)
     298:	20 e0       	ldi	r18, 0x00	; 0
     29a:	3f ef       	ldi	r19, 0xFF	; 255
     29c:	4f e7       	ldi	r20, 0x7F	; 127
     29e:	57 e4       	ldi	r21, 0x47	; 71
     2a0:	6a 85       	ldd	r22, Y+10	; 0x0a
     2a2:	7b 85       	ldd	r23, Y+11	; 0x0b
     2a4:	8c 85       	ldd	r24, Y+12	; 0x0c
     2a6:	9d 85       	ldd	r25, Y+13	; 0x0d
     2a8:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <__gesf2>
     2ac:	18 16       	cp	r1, r24
     2ae:	0c f0       	brlt	.+2      	; 0x2b2 <hd44780_outnibble+0x10a>
     2b0:	7b c0       	rjmp	.+246    	; 0x3a8 <hd44780_outnibble+0x200>
	{
		_delay_ms(__us / 1000.0);
     2b2:	20 e0       	ldi	r18, 0x00	; 0
     2b4:	30 e0       	ldi	r19, 0x00	; 0
     2b6:	4a e7       	ldi	r20, 0x7A	; 122
     2b8:	54 e4       	ldi	r21, 0x44	; 68
     2ba:	6a 81       	ldd	r22, Y+2	; 0x02
     2bc:	7b 81       	ldd	r23, Y+3	; 0x03
     2be:	8c 81       	ldd	r24, Y+4	; 0x04
     2c0:	9d 81       	ldd	r25, Y+5	; 0x05
     2c2:	0e 94 35 0c 	call	0x186a	; 0x186a <__divsf3>
     2c6:	dc 01       	movw	r26, r24
     2c8:	cb 01       	movw	r24, r22
     2ca:	8f 87       	std	Y+15, r24	; 0x0f
     2cc:	98 8b       	std	Y+16, r25	; 0x10
     2ce:	a9 8b       	std	Y+17, r26	; 0x11
     2d0:	ba 8b       	std	Y+18, r27	; 0x12

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     2d2:	20 e0       	ldi	r18, 0x00	; 0
     2d4:	30 e0       	ldi	r19, 0x00	; 0
     2d6:	4a e7       	ldi	r20, 0x7A	; 122
     2d8:	55 e4       	ldi	r21, 0x45	; 69
     2da:	6f 85       	ldd	r22, Y+15	; 0x0f
     2dc:	78 89       	ldd	r23, Y+16	; 0x10
     2de:	89 89       	ldd	r24, Y+17	; 0x11
     2e0:	9a 89       	ldd	r25, Y+18	; 0x12
     2e2:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     2e6:	dc 01       	movw	r26, r24
     2e8:	cb 01       	movw	r24, r22
     2ea:	8b 8b       	std	Y+19, r24	; 0x13
     2ec:	9c 8b       	std	Y+20, r25	; 0x14
     2ee:	ad 8b       	std	Y+21, r26	; 0x15
     2f0:	be 8b       	std	Y+22, r27	; 0x16
	if (__tmp < 1.0)
     2f2:	20 e0       	ldi	r18, 0x00	; 0
     2f4:	30 e0       	ldi	r19, 0x00	; 0
     2f6:	40 e8       	ldi	r20, 0x80	; 128
     2f8:	5f e3       	ldi	r21, 0x3F	; 63
     2fa:	6b 89       	ldd	r22, Y+19	; 0x13
     2fc:	7c 89       	ldd	r23, Y+20	; 0x14
     2fe:	8d 89       	ldd	r24, Y+21	; 0x15
     300:	9e 89       	ldd	r25, Y+22	; 0x16
     302:	0e 94 30 0c 	call	0x1860	; 0x1860 <__cmpsf2>
     306:	88 23       	and	r24, r24
     308:	2c f4       	brge	.+10     	; 0x314 <hd44780_outnibble+0x16c>
		__ticks = 1;
     30a:	81 e0       	ldi	r24, 0x01	; 1
     30c:	90 e0       	ldi	r25, 0x00	; 0
     30e:	98 8f       	std	Y+24, r25	; 0x18
     310:	8f 8b       	std	Y+23, r24	; 0x17
     312:	3f c0       	rjmp	.+126    	; 0x392 <hd44780_outnibble+0x1ea>
	else if (__tmp > 65535)
     314:	20 e0       	ldi	r18, 0x00	; 0
     316:	3f ef       	ldi	r19, 0xFF	; 255
     318:	4f e7       	ldi	r20, 0x7F	; 127
     31a:	57 e4       	ldi	r21, 0x47	; 71
     31c:	6b 89       	ldd	r22, Y+19	; 0x13
     31e:	7c 89       	ldd	r23, Y+20	; 0x14
     320:	8d 89       	ldd	r24, Y+21	; 0x15
     322:	9e 89       	ldd	r25, Y+22	; 0x16
     324:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <__gesf2>
     328:	18 16       	cp	r1, r24
     32a:	4c f5       	brge	.+82     	; 0x37e <hd44780_outnibble+0x1d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     32c:	20 e0       	ldi	r18, 0x00	; 0
     32e:	30 e0       	ldi	r19, 0x00	; 0
     330:	40 e2       	ldi	r20, 0x20	; 32
     332:	51 e4       	ldi	r21, 0x41	; 65
     334:	6f 85       	ldd	r22, Y+15	; 0x0f
     336:	78 89       	ldd	r23, Y+16	; 0x10
     338:	89 89       	ldd	r24, Y+17	; 0x11
     33a:	9a 89       	ldd	r25, Y+18	; 0x12
     33c:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     340:	dc 01       	movw	r26, r24
     342:	cb 01       	movw	r24, r22
     344:	bc 01       	movw	r22, r24
     346:	cd 01       	movw	r24, r26
     348:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     34c:	dc 01       	movw	r26, r24
     34e:	cb 01       	movw	r24, r22
     350:	98 8f       	std	Y+24, r25	; 0x18
     352:	8f 8b       	std	Y+23, r24	; 0x17
     354:	0f c0       	rjmp	.+30     	; 0x374 <hd44780_outnibble+0x1cc>
     356:	80 e9       	ldi	r24, 0x90	; 144
     358:	91 e0       	ldi	r25, 0x01	; 1
     35a:	9a 8f       	std	Y+26, r25	; 0x1a
     35c:	89 8f       	std	Y+25, r24	; 0x19
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     35e:	89 8d       	ldd	r24, Y+25	; 0x19
     360:	9a 8d       	ldd	r25, Y+26	; 0x1a
     362:	01 97       	sbiw	r24, 0x01	; 1
     364:	f1 f7       	brne	.-4      	; 0x362 <hd44780_outnibble+0x1ba>
     366:	9a 8f       	std	Y+26, r25	; 0x1a
     368:	89 8f       	std	Y+25, r24	; 0x19
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     36a:	8f 89       	ldd	r24, Y+23	; 0x17
     36c:	98 8d       	ldd	r25, Y+24	; 0x18
     36e:	01 97       	sbiw	r24, 0x01	; 1
     370:	98 8f       	std	Y+24, r25	; 0x18
     372:	8f 8b       	std	Y+23, r24	; 0x17
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     374:	8f 89       	ldd	r24, Y+23	; 0x17
     376:	98 8d       	ldd	r25, Y+24	; 0x18
     378:	89 2b       	or	r24, r25
     37a:	69 f7       	brne	.-38     	; 0x356 <hd44780_outnibble+0x1ae>
     37c:	3f c0       	rjmp	.+126    	; 0x3fc <hd44780_outnibble+0x254>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     37e:	6b 89       	ldd	r22, Y+19	; 0x13
     380:	7c 89       	ldd	r23, Y+20	; 0x14
     382:	8d 89       	ldd	r24, Y+21	; 0x15
     384:	9e 89       	ldd	r25, Y+22	; 0x16
     386:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     38a:	dc 01       	movw	r26, r24
     38c:	cb 01       	movw	r24, r22
     38e:	98 8f       	std	Y+24, r25	; 0x18
     390:	8f 8b       	std	Y+23, r24	; 0x17
     392:	8f 89       	ldd	r24, Y+23	; 0x17
     394:	98 8d       	ldd	r25, Y+24	; 0x18
     396:	9c 8f       	std	Y+28, r25	; 0x1c
     398:	8b 8f       	std	Y+27, r24	; 0x1b
     39a:	8b 8d       	ldd	r24, Y+27	; 0x1b
     39c:	9c 8d       	ldd	r25, Y+28	; 0x1c
     39e:	01 97       	sbiw	r24, 0x01	; 1
     3a0:	f1 f7       	brne	.-4      	; 0x39e <hd44780_outnibble+0x1f6>
     3a2:	9c 8f       	std	Y+28, r25	; 0x1c
     3a4:	8b 8f       	std	Y+27, r24	; 0x1b
     3a6:	2a c0       	rjmp	.+84     	; 0x3fc <hd44780_outnibble+0x254>
		__ticks = 1;
	else if (__tmp2 > 65535)
	{
		_delay_ms(__us / 1000.0);
	}
	else if (__tmp > 255)
     3a8:	20 e0       	ldi	r18, 0x00	; 0
     3aa:	30 e0       	ldi	r19, 0x00	; 0
     3ac:	4f e7       	ldi	r20, 0x7F	; 127
     3ae:	53 e4       	ldi	r21, 0x43	; 67
     3b0:	6e 81       	ldd	r22, Y+6	; 0x06
     3b2:	7f 81       	ldd	r23, Y+7	; 0x07
     3b4:	88 85       	ldd	r24, Y+8	; 0x08
     3b6:	99 85       	ldd	r25, Y+9	; 0x09
     3b8:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <__gesf2>
     3bc:	18 16       	cp	r1, r24
     3be:	ac f4       	brge	.+42     	; 0x3ea <hd44780_outnibble+0x242>
	{
		uint16_t __ticks=(uint16_t)__tmp2;
     3c0:	6a 85       	ldd	r22, Y+10	; 0x0a
     3c2:	7b 85       	ldd	r23, Y+11	; 0x0b
     3c4:	8c 85       	ldd	r24, Y+12	; 0x0c
     3c6:	9d 85       	ldd	r25, Y+13	; 0x0d
     3c8:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     3cc:	dc 01       	movw	r26, r24
     3ce:	cb 01       	movw	r24, r22
     3d0:	9e 8f       	std	Y+30, r25	; 0x1e
     3d2:	8d 8f       	std	Y+29, r24	; 0x1d
     3d4:	8d 8d       	ldd	r24, Y+29	; 0x1d
     3d6:	9e 8d       	ldd	r25, Y+30	; 0x1e
     3d8:	98 a3       	std	Y+32, r25	; 0x20
     3da:	8f 8f       	std	Y+31, r24	; 0x1f
     3dc:	8f 8d       	ldd	r24, Y+31	; 0x1f
     3de:	98 a1       	ldd	r25, Y+32	; 0x20
     3e0:	01 97       	sbiw	r24, 0x01	; 1
     3e2:	f1 f7       	brne	.-4      	; 0x3e0 <hd44780_outnibble+0x238>
     3e4:	98 a3       	std	Y+32, r25	; 0x20
     3e6:	8f 8f       	std	Y+31, r24	; 0x1f
     3e8:	0f c0       	rjmp	.+30     	; 0x408 <__EEPROM_REGION_LENGTH__+0x8>
		_delay_loop_2(__ticks);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
     3ea:	6e 81       	ldd	r22, Y+6	; 0x06
     3ec:	7f 81       	ldd	r23, Y+7	; 0x07
     3ee:	88 85       	ldd	r24, Y+8	; 0x08
     3f0:	99 85       	ldd	r25, Y+9	; 0x09
     3f2:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     3f6:	dc 01       	movw	r26, r24
     3f8:	cb 01       	movw	r24, r22
     3fa:	8e 87       	std	Y+14, r24	; 0x0e
     3fc:	8e 85       	ldd	r24, Y+14	; 0x0e
     3fe:	89 a3       	std	Y+33, r24	; 0x21
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     400:	89 a1       	ldd	r24, Y+33	; 0x21
     402:	8a 95       	dec	r24
     404:	f1 f7       	brne	.-4      	; 0x402 <__EEPROM_REGION_LENGTH__+0x2>
     406:	89 a3       	std	Y+33, r24	; 0x21
  __asm__ volatile("nop");
  __asm__ volatile("nop");
#    endif /* F_CPU > 2000000UL */
#  endif /* F_CPU > 1000000UL */
#endif
  if (readback)
     408:	89 81       	ldd	r24, Y+1	; 0x01
     40a:	88 23       	and	r24, r24
     40c:	39 f0       	breq	.+14     	; 0x41c <__EEPROM_REGION_LENGTH__+0x1c>
    x = READ(PIN, HD44780_D4);
     40e:	86 e2       	ldi	r24, 0x26	; 38
     410:	90 e0       	ldi	r25, 0x00	; 0
     412:	fc 01       	movw	r30, r24
     414:	80 81       	ld	r24, Z
     416:	8f 70       	andi	r24, 0x0F	; 15
     418:	8a a3       	std	Y+34, r24	; 0x22
     41a:	01 c0       	rjmp	.+2      	; 0x41e <__EEPROM_REGION_LENGTH__+0x1e>
  else
    x = 0;
     41c:	1a a2       	std	Y+34, r1	; 0x22
  CLR(PORT, HD44780_E);
     41e:	85 e2       	ldi	r24, 0x25	; 37
     420:	90 e0       	ldi	r25, 0x00	; 0
     422:	25 e2       	ldi	r18, 0x25	; 37
     424:	30 e0       	ldi	r19, 0x00	; 0
     426:	f9 01       	movw	r30, r18
     428:	20 81       	ld	r18, Z
     42a:	27 7f       	andi	r18, 0xF7	; 247
     42c:	fc 01       	movw	r30, r24
     42e:	20 83       	st	Z, r18
    SET(PORT, HD44780_RS);
  else
    CLR(PORT, HD44780_RS);
  ASSIGN(PORT, HD44780_D4, n);
  (void)hd44780_pulse_e(false);
}
     430:	00 00       	nop
     432:	a4 96       	adiw	r28, 0x24	; 36
     434:	0f b6       	in	r0, 0x3f	; 63
     436:	f8 94       	cli
     438:	de bf       	out	0x3e, r29	; 62
     43a:	0f be       	out	0x3f, r0	; 63
     43c:	cd bf       	out	0x3d, r28	; 61
     43e:	df 91       	pop	r29
     440:	cf 91       	pop	r28
     442:	08 95       	ret

00000444 <hd44780_outbyte>:
 * Send one byte to the LCD controller.  As we are in 4-bit mode, we
 * have to send two nibbles.
 */
void
hd44780_outbyte(uint8_t b, uint8_t rs)
{
     444:	cf 93       	push	r28
     446:	df 93       	push	r29
     448:	00 d0       	rcall	.+0      	; 0x44a <hd44780_outbyte+0x6>
     44a:	cd b7       	in	r28, 0x3d	; 61
     44c:	de b7       	in	r29, 0x3e	; 62
     44e:	89 83       	std	Y+1, r24	; 0x01
     450:	6a 83       	std	Y+2, r22	; 0x02
  hd44780_outnibble(b >> 4, rs);
     452:	89 81       	ldd	r24, Y+1	; 0x01
     454:	82 95       	swap	r24
     456:	8f 70       	andi	r24, 0x0F	; 15
     458:	6a 81       	ldd	r22, Y+2	; 0x02
     45a:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <hd44780_outnibble>
  hd44780_outnibble(b & 0xf, rs);
     45e:	89 81       	ldd	r24, Y+1	; 0x01
     460:	8f 70       	andi	r24, 0x0F	; 15
     462:	6a 81       	ldd	r22, Y+2	; 0x02
     464:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <hd44780_outnibble>
}
     468:	00 00       	nop
     46a:	0f 90       	pop	r0
     46c:	0f 90       	pop	r0
     46e:	df 91       	pop	r29
     470:	cf 91       	pop	r28
     472:	08 95       	ret

00000474 <hd44780_innibble>:
/*
 * Read one nibble from the LCD controller.
 */
static uint8_t
hd44780_innibble(uint8_t rs)
{
     474:	cf 93       	push	r28
     476:	df 93       	push	r29
     478:	cd b7       	in	r28, 0x3d	; 61
     47a:	de b7       	in	r29, 0x3e	; 62
     47c:	a4 97       	sbiw	r28, 0x24	; 36
     47e:	0f b6       	in	r0, 0x3f	; 63
     480:	f8 94       	cli
     482:	de bf       	out	0x3e, r29	; 62
     484:	0f be       	out	0x3f, r0	; 63
     486:	cd bf       	out	0x3d, r28	; 61
     488:	8c a3       	std	Y+36, r24	; 0x24
  uint8_t x;

  SET(PORT, HD44780_RW);
     48a:	85 e2       	ldi	r24, 0x25	; 37
     48c:	90 e0       	ldi	r25, 0x00	; 0
     48e:	25 e2       	ldi	r18, 0x25	; 37
     490:	30 e0       	ldi	r19, 0x00	; 0
     492:	f9 01       	movw	r30, r18
     494:	20 81       	ld	r18, Z
     496:	20 61       	ori	r18, 0x10	; 16
     498:	fc 01       	movw	r30, r24
     49a:	20 83       	st	Z, r18
  ASSIGN(DDR, HD44780_D4, 0x00);
     49c:	87 e2       	ldi	r24, 0x27	; 39
     49e:	90 e0       	ldi	r25, 0x00	; 0
     4a0:	27 e2       	ldi	r18, 0x27	; 39
     4a2:	30 e0       	ldi	r19, 0x00	; 0
     4a4:	f9 01       	movw	r30, r18
     4a6:	20 81       	ld	r18, Z
     4a8:	20 7f       	andi	r18, 0xF0	; 240
     4aa:	fc 01       	movw	r30, r24
     4ac:	20 83       	st	Z, r18
  if (rs)
     4ae:	8c a1       	ldd	r24, Y+36	; 0x24
     4b0:	88 23       	and	r24, r24
     4b2:	51 f0       	breq	.+20     	; 0x4c8 <hd44780_innibble+0x54>
    SET(PORT, HD44780_RS);
     4b4:	85 e2       	ldi	r24, 0x25	; 37
     4b6:	90 e0       	ldi	r25, 0x00	; 0
     4b8:	25 e2       	ldi	r18, 0x25	; 37
     4ba:	30 e0       	ldi	r19, 0x00	; 0
     4bc:	f9 01       	movw	r30, r18
     4be:	20 81       	ld	r18, Z
     4c0:	20 62       	ori	r18, 0x20	; 32
     4c2:	fc 01       	movw	r30, r24
     4c4:	20 83       	st	Z, r18
     4c6:	09 c0       	rjmp	.+18     	; 0x4da <hd44780_innibble+0x66>
  else
    CLR(PORT, HD44780_RS);
     4c8:	85 e2       	ldi	r24, 0x25	; 37
     4ca:	90 e0       	ldi	r25, 0x00	; 0
     4cc:	25 e2       	ldi	r18, 0x25	; 37
     4ce:	30 e0       	ldi	r19, 0x00	; 0
     4d0:	f9 01       	movw	r30, r18
     4d2:	20 81       	ld	r18, Z
     4d4:	2f 7d       	andi	r18, 0xDF	; 223
     4d6:	fc 01       	movw	r30, r24
     4d8:	20 83       	st	Z, r18
     4da:	81 e0       	ldi	r24, 0x01	; 1
     4dc:	8a 83       	std	Y+2, r24	; 0x02
static inline uint8_t
hd44780_pulse_e(bool readback)
{
  uint8_t x;

  SET(PORT, HD44780_E);
     4de:	85 e2       	ldi	r24, 0x25	; 37
     4e0:	90 e0       	ldi	r25, 0x00	; 0
     4e2:	25 e2       	ldi	r18, 0x25	; 37
     4e4:	30 e0       	ldi	r19, 0x00	; 0
     4e6:	f9 01       	movw	r30, r18
     4e8:	20 81       	ld	r18, Z
     4ea:	28 60       	ori	r18, 0x08	; 8
     4ec:	fc 01       	movw	r30, r24
     4ee:	20 83       	st	Z, r18
     4f0:	80 e0       	ldi	r24, 0x00	; 0
     4f2:	90 e0       	ldi	r25, 0x00	; 0
     4f4:	a0 e0       	ldi	r26, 0x00	; 0
     4f6:	bf e3       	ldi	r27, 0x3F	; 63
     4f8:	8b 83       	std	Y+3, r24	; 0x03
     4fa:	9c 83       	std	Y+4, r25	; 0x04
     4fc:	ad 83       	std	Y+5, r26	; 0x05
     4fe:	be 83       	std	Y+6, r27	; 0x06
	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint8_t __ticks;
	double __tmp2 ;
	__tmp = ((F_CPU) / 3e6) * __us;
     500:	2b ea       	ldi	r18, 0xAB	; 171
     502:	3a ea       	ldi	r19, 0xAA	; 170
     504:	4a ea       	ldi	r20, 0xAA	; 170
     506:	50 e4       	ldi	r21, 0x40	; 64
     508:	6b 81       	ldd	r22, Y+3	; 0x03
     50a:	7c 81       	ldd	r23, Y+4	; 0x04
     50c:	8d 81       	ldd	r24, Y+5	; 0x05
     50e:	9e 81       	ldd	r25, Y+6	; 0x06
     510:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     514:	dc 01       	movw	r26, r24
     516:	cb 01       	movw	r24, r22
     518:	8f 83       	std	Y+7, r24	; 0x07
     51a:	98 87       	std	Y+8, r25	; 0x08
     51c:	a9 87       	std	Y+9, r26	; 0x09
     51e:	ba 87       	std	Y+10, r27	; 0x0a
	__tmp2 = ((F_CPU) / 4e6) * __us;
     520:	20 e0       	ldi	r18, 0x00	; 0
     522:	30 e0       	ldi	r19, 0x00	; 0
     524:	40 e8       	ldi	r20, 0x80	; 128
     526:	50 e4       	ldi	r21, 0x40	; 64
     528:	6b 81       	ldd	r22, Y+3	; 0x03
     52a:	7c 81       	ldd	r23, Y+4	; 0x04
     52c:	8d 81       	ldd	r24, Y+5	; 0x05
     52e:	9e 81       	ldd	r25, Y+6	; 0x06
     530:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     534:	dc 01       	movw	r26, r24
     536:	cb 01       	movw	r24, r22
     538:	8b 87       	std	Y+11, r24	; 0x0b
     53a:	9c 87       	std	Y+12, r25	; 0x0c
     53c:	ad 87       	std	Y+13, r26	; 0x0d
     53e:	be 87       	std	Y+14, r27	; 0x0e
	if (__tmp < 1.0)
     540:	20 e0       	ldi	r18, 0x00	; 0
     542:	30 e0       	ldi	r19, 0x00	; 0
     544:	40 e8       	ldi	r20, 0x80	; 128
     546:	5f e3       	ldi	r21, 0x3F	; 63
     548:	6f 81       	ldd	r22, Y+7	; 0x07
     54a:	78 85       	ldd	r23, Y+8	; 0x08
     54c:	89 85       	ldd	r24, Y+9	; 0x09
     54e:	9a 85       	ldd	r25, Y+10	; 0x0a
     550:	0e 94 30 0c 	call	0x1860	; 0x1860 <__cmpsf2>
     554:	88 23       	and	r24, r24
     556:	1c f4       	brge	.+6      	; 0x55e <hd44780_innibble+0xea>
		__ticks = 1;
     558:	81 e0       	ldi	r24, 0x01	; 1
     55a:	8f 87       	std	Y+15, r24	; 0x0f
     55c:	b2 c0       	rjmp	.+356    	; 0x6c2 <hd44780_innibble+0x24e>
	else if (__tmp2 > 65535)
     55e:	20 e0       	ldi	r18, 0x00	; 0
     560:	3f ef       	ldi	r19, 0xFF	; 255
     562:	4f e7       	ldi	r20, 0x7F	; 127
     564:	57 e4       	ldi	r21, 0x47	; 71
     566:	6b 85       	ldd	r22, Y+11	; 0x0b
     568:	7c 85       	ldd	r23, Y+12	; 0x0c
     56a:	8d 85       	ldd	r24, Y+13	; 0x0d
     56c:	9e 85       	ldd	r25, Y+14	; 0x0e
     56e:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <__gesf2>
     572:	18 16       	cp	r1, r24
     574:	0c f0       	brlt	.+2      	; 0x578 <hd44780_innibble+0x104>
     576:	7b c0       	rjmp	.+246    	; 0x66e <hd44780_innibble+0x1fa>
	{
		_delay_ms(__us / 1000.0);
     578:	20 e0       	ldi	r18, 0x00	; 0
     57a:	30 e0       	ldi	r19, 0x00	; 0
     57c:	4a e7       	ldi	r20, 0x7A	; 122
     57e:	54 e4       	ldi	r21, 0x44	; 68
     580:	6b 81       	ldd	r22, Y+3	; 0x03
     582:	7c 81       	ldd	r23, Y+4	; 0x04
     584:	8d 81       	ldd	r24, Y+5	; 0x05
     586:	9e 81       	ldd	r25, Y+6	; 0x06
     588:	0e 94 35 0c 	call	0x186a	; 0x186a <__divsf3>
     58c:	dc 01       	movw	r26, r24
     58e:	cb 01       	movw	r24, r22
     590:	88 8b       	std	Y+16, r24	; 0x10
     592:	99 8b       	std	Y+17, r25	; 0x11
     594:	aa 8b       	std	Y+18, r26	; 0x12
     596:	bb 8b       	std	Y+19, r27	; 0x13

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     598:	20 e0       	ldi	r18, 0x00	; 0
     59a:	30 e0       	ldi	r19, 0x00	; 0
     59c:	4a e7       	ldi	r20, 0x7A	; 122
     59e:	55 e4       	ldi	r21, 0x45	; 69
     5a0:	68 89       	ldd	r22, Y+16	; 0x10
     5a2:	79 89       	ldd	r23, Y+17	; 0x11
     5a4:	8a 89       	ldd	r24, Y+18	; 0x12
     5a6:	9b 89       	ldd	r25, Y+19	; 0x13
     5a8:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     5ac:	dc 01       	movw	r26, r24
     5ae:	cb 01       	movw	r24, r22
     5b0:	8c 8b       	std	Y+20, r24	; 0x14
     5b2:	9d 8b       	std	Y+21, r25	; 0x15
     5b4:	ae 8b       	std	Y+22, r26	; 0x16
     5b6:	bf 8b       	std	Y+23, r27	; 0x17
	if (__tmp < 1.0)
     5b8:	20 e0       	ldi	r18, 0x00	; 0
     5ba:	30 e0       	ldi	r19, 0x00	; 0
     5bc:	40 e8       	ldi	r20, 0x80	; 128
     5be:	5f e3       	ldi	r21, 0x3F	; 63
     5c0:	6c 89       	ldd	r22, Y+20	; 0x14
     5c2:	7d 89       	ldd	r23, Y+21	; 0x15
     5c4:	8e 89       	ldd	r24, Y+22	; 0x16
     5c6:	9f 89       	ldd	r25, Y+23	; 0x17
     5c8:	0e 94 30 0c 	call	0x1860	; 0x1860 <__cmpsf2>
     5cc:	88 23       	and	r24, r24
     5ce:	2c f4       	brge	.+10     	; 0x5da <hd44780_innibble+0x166>
		__ticks = 1;
     5d0:	81 e0       	ldi	r24, 0x01	; 1
     5d2:	90 e0       	ldi	r25, 0x00	; 0
     5d4:	99 8f       	std	Y+25, r25	; 0x19
     5d6:	88 8f       	std	Y+24, r24	; 0x18
     5d8:	3f c0       	rjmp	.+126    	; 0x658 <hd44780_innibble+0x1e4>
	else if (__tmp > 65535)
     5da:	20 e0       	ldi	r18, 0x00	; 0
     5dc:	3f ef       	ldi	r19, 0xFF	; 255
     5de:	4f e7       	ldi	r20, 0x7F	; 127
     5e0:	57 e4       	ldi	r21, 0x47	; 71
     5e2:	6c 89       	ldd	r22, Y+20	; 0x14
     5e4:	7d 89       	ldd	r23, Y+21	; 0x15
     5e6:	8e 89       	ldd	r24, Y+22	; 0x16
     5e8:	9f 89       	ldd	r25, Y+23	; 0x17
     5ea:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <__gesf2>
     5ee:	18 16       	cp	r1, r24
     5f0:	4c f5       	brge	.+82     	; 0x644 <hd44780_innibble+0x1d0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     5f2:	20 e0       	ldi	r18, 0x00	; 0
     5f4:	30 e0       	ldi	r19, 0x00	; 0
     5f6:	40 e2       	ldi	r20, 0x20	; 32
     5f8:	51 e4       	ldi	r21, 0x41	; 65
     5fa:	68 89       	ldd	r22, Y+16	; 0x10
     5fc:	79 89       	ldd	r23, Y+17	; 0x11
     5fe:	8a 89       	ldd	r24, Y+18	; 0x12
     600:	9b 89       	ldd	r25, Y+19	; 0x13
     602:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     606:	dc 01       	movw	r26, r24
     608:	cb 01       	movw	r24, r22
     60a:	bc 01       	movw	r22, r24
     60c:	cd 01       	movw	r24, r26
     60e:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     612:	dc 01       	movw	r26, r24
     614:	cb 01       	movw	r24, r22
     616:	99 8f       	std	Y+25, r25	; 0x19
     618:	88 8f       	std	Y+24, r24	; 0x18
     61a:	0f c0       	rjmp	.+30     	; 0x63a <hd44780_innibble+0x1c6>
     61c:	80 e9       	ldi	r24, 0x90	; 144
     61e:	91 e0       	ldi	r25, 0x01	; 1
     620:	9b 8f       	std	Y+27, r25	; 0x1b
     622:	8a 8f       	std	Y+26, r24	; 0x1a
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     624:	8a 8d       	ldd	r24, Y+26	; 0x1a
     626:	9b 8d       	ldd	r25, Y+27	; 0x1b
     628:	01 97       	sbiw	r24, 0x01	; 1
     62a:	f1 f7       	brne	.-4      	; 0x628 <hd44780_innibble+0x1b4>
     62c:	9b 8f       	std	Y+27, r25	; 0x1b
     62e:	8a 8f       	std	Y+26, r24	; 0x1a
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     630:	88 8d       	ldd	r24, Y+24	; 0x18
     632:	99 8d       	ldd	r25, Y+25	; 0x19
     634:	01 97       	sbiw	r24, 0x01	; 1
     636:	99 8f       	std	Y+25, r25	; 0x19
     638:	88 8f       	std	Y+24, r24	; 0x18
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     63a:	88 8d       	ldd	r24, Y+24	; 0x18
     63c:	99 8d       	ldd	r25, Y+25	; 0x19
     63e:	89 2b       	or	r24, r25
     640:	69 f7       	brne	.-38     	; 0x61c <hd44780_innibble+0x1a8>
     642:	3f c0       	rjmp	.+126    	; 0x6c2 <hd44780_innibble+0x24e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     644:	6c 89       	ldd	r22, Y+20	; 0x14
     646:	7d 89       	ldd	r23, Y+21	; 0x15
     648:	8e 89       	ldd	r24, Y+22	; 0x16
     64a:	9f 89       	ldd	r25, Y+23	; 0x17
     64c:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     650:	dc 01       	movw	r26, r24
     652:	cb 01       	movw	r24, r22
     654:	99 8f       	std	Y+25, r25	; 0x19
     656:	88 8f       	std	Y+24, r24	; 0x18
     658:	88 8d       	ldd	r24, Y+24	; 0x18
     65a:	99 8d       	ldd	r25, Y+25	; 0x19
     65c:	9d 8f       	std	Y+29, r25	; 0x1d
     65e:	8c 8f       	std	Y+28, r24	; 0x1c
     660:	8c 8d       	ldd	r24, Y+28	; 0x1c
     662:	9d 8d       	ldd	r25, Y+29	; 0x1d
     664:	01 97       	sbiw	r24, 0x01	; 1
     666:	f1 f7       	brne	.-4      	; 0x664 <hd44780_innibble+0x1f0>
     668:	9d 8f       	std	Y+29, r25	; 0x1d
     66a:	8c 8f       	std	Y+28, r24	; 0x1c
     66c:	2a c0       	rjmp	.+84     	; 0x6c2 <hd44780_innibble+0x24e>
		__ticks = 1;
	else if (__tmp2 > 65535)
	{
		_delay_ms(__us / 1000.0);
	}
	else if (__tmp > 255)
     66e:	20 e0       	ldi	r18, 0x00	; 0
     670:	30 e0       	ldi	r19, 0x00	; 0
     672:	4f e7       	ldi	r20, 0x7F	; 127
     674:	53 e4       	ldi	r21, 0x43	; 67
     676:	6f 81       	ldd	r22, Y+7	; 0x07
     678:	78 85       	ldd	r23, Y+8	; 0x08
     67a:	89 85       	ldd	r24, Y+9	; 0x09
     67c:	9a 85       	ldd	r25, Y+10	; 0x0a
     67e:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <__gesf2>
     682:	18 16       	cp	r1, r24
     684:	ac f4       	brge	.+42     	; 0x6b0 <hd44780_innibble+0x23c>
	{
		uint16_t __ticks=(uint16_t)__tmp2;
     686:	6b 85       	ldd	r22, Y+11	; 0x0b
     688:	7c 85       	ldd	r23, Y+12	; 0x0c
     68a:	8d 85       	ldd	r24, Y+13	; 0x0d
     68c:	9e 85       	ldd	r25, Y+14	; 0x0e
     68e:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     692:	dc 01       	movw	r26, r24
     694:	cb 01       	movw	r24, r22
     696:	9f 8f       	std	Y+31, r25	; 0x1f
     698:	8e 8f       	std	Y+30, r24	; 0x1e
     69a:	8e 8d       	ldd	r24, Y+30	; 0x1e
     69c:	9f 8d       	ldd	r25, Y+31	; 0x1f
     69e:	99 a3       	std	Y+33, r25	; 0x21
     6a0:	88 a3       	std	Y+32, r24	; 0x20
     6a2:	88 a1       	ldd	r24, Y+32	; 0x20
     6a4:	99 a1       	ldd	r25, Y+33	; 0x21
     6a6:	01 97       	sbiw	r24, 0x01	; 1
     6a8:	f1 f7       	brne	.-4      	; 0x6a6 <hd44780_innibble+0x232>
     6aa:	99 a3       	std	Y+33, r25	; 0x21
     6ac:	88 a3       	std	Y+32, r24	; 0x20
     6ae:	0f c0       	rjmp	.+30     	; 0x6ce <hd44780_innibble+0x25a>
		_delay_loop_2(__ticks);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
     6b0:	6f 81       	ldd	r22, Y+7	; 0x07
     6b2:	78 85       	ldd	r23, Y+8	; 0x08
     6b4:	89 85       	ldd	r24, Y+9	; 0x09
     6b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     6b8:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     6bc:	dc 01       	movw	r26, r24
     6be:	cb 01       	movw	r24, r22
     6c0:	8f 87       	std	Y+15, r24	; 0x0f
     6c2:	8f 85       	ldd	r24, Y+15	; 0x0f
     6c4:	8a a3       	std	Y+34, r24	; 0x22
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     6c6:	8a a1       	ldd	r24, Y+34	; 0x22
     6c8:	8a 95       	dec	r24
     6ca:	f1 f7       	brne	.-4      	; 0x6c8 <hd44780_innibble+0x254>
     6cc:	8a a3       	std	Y+34, r24	; 0x22
  __asm__ volatile("nop");
  __asm__ volatile("nop");
#    endif /* F_CPU > 2000000UL */
#  endif /* F_CPU > 1000000UL */
#endif
  if (readback)
     6ce:	8a 81       	ldd	r24, Y+2	; 0x02
     6d0:	88 23       	and	r24, r24
     6d2:	39 f0       	breq	.+14     	; 0x6e2 <hd44780_innibble+0x26e>
    x = READ(PIN, HD44780_D4);
     6d4:	86 e2       	ldi	r24, 0x26	; 38
     6d6:	90 e0       	ldi	r25, 0x00	; 0
     6d8:	fc 01       	movw	r30, r24
     6da:	80 81       	ld	r24, Z
     6dc:	8f 70       	andi	r24, 0x0F	; 15
     6de:	8b a3       	std	Y+35, r24	; 0x23
     6e0:	01 c0       	rjmp	.+2      	; 0x6e4 <hd44780_innibble+0x270>
  else
    x = 0;
     6e2:	1b a2       	std	Y+35, r1	; 0x23
  CLR(PORT, HD44780_E);
     6e4:	85 e2       	ldi	r24, 0x25	; 37
     6e6:	90 e0       	ldi	r25, 0x00	; 0
     6e8:	25 e2       	ldi	r18, 0x25	; 37
     6ea:	30 e0       	ldi	r19, 0x00	; 0
     6ec:	f9 01       	movw	r30, r18
     6ee:	20 81       	ld	r18, Z
     6f0:	27 7f       	andi	r18, 0xF7	; 247
     6f2:	fc 01       	movw	r30, r24
     6f4:	20 83       	st	Z, r18

  return x;
     6f6:	8b a1       	ldd	r24, Y+35	; 0x23
  ASSIGN(DDR, HD44780_D4, 0x00);
  if (rs)
    SET(PORT, HD44780_RS);
  else
    CLR(PORT, HD44780_RS);
  x = hd44780_pulse_e(true);
     6f8:	89 83       	std	Y+1, r24	; 0x01
  ASSIGN(DDR, HD44780_D4, 0x0F);
     6fa:	87 e2       	ldi	r24, 0x27	; 39
     6fc:	90 e0       	ldi	r25, 0x00	; 0
     6fe:	27 e2       	ldi	r18, 0x27	; 39
     700:	30 e0       	ldi	r19, 0x00	; 0
     702:	f9 01       	movw	r30, r18
     704:	20 81       	ld	r18, Z
     706:	2f 60       	ori	r18, 0x0F	; 15
     708:	fc 01       	movw	r30, r24
     70a:	20 83       	st	Z, r18
  CLR(PORT, HD44780_RW);
     70c:	85 e2       	ldi	r24, 0x25	; 37
     70e:	90 e0       	ldi	r25, 0x00	; 0
     710:	25 e2       	ldi	r18, 0x25	; 37
     712:	30 e0       	ldi	r19, 0x00	; 0
     714:	f9 01       	movw	r30, r18
     716:	20 81       	ld	r18, Z
     718:	2f 7e       	andi	r18, 0xEF	; 239
     71a:	fc 01       	movw	r30, r24
     71c:	20 83       	st	Z, r18

  return x;
     71e:	89 81       	ldd	r24, Y+1	; 0x01
}
     720:	a4 96       	adiw	r28, 0x24	; 36
     722:	0f b6       	in	r0, 0x3f	; 63
     724:	f8 94       	cli
     726:	de bf       	out	0x3e, r29	; 62
     728:	0f be       	out	0x3f, r0	; 63
     72a:	cd bf       	out	0x3d, r28	; 61
     72c:	df 91       	pop	r29
     72e:	cf 91       	pop	r28
     730:	08 95       	ret

00000732 <hd44780_inbyte>:
/*
 * Read one byte (i.e. two nibbles) from the LCD controller.
 */
uint8_t
hd44780_inbyte(uint8_t rs)
{
     732:	cf 93       	push	r28
     734:	df 93       	push	r29
     736:	00 d0       	rcall	.+0      	; 0x738 <hd44780_inbyte+0x6>
     738:	cd b7       	in	r28, 0x3d	; 61
     73a:	de b7       	in	r29, 0x3e	; 62
     73c:	8a 83       	std	Y+2, r24	; 0x02
  uint8_t x;

  x = hd44780_innibble(rs) << 4;
     73e:	8a 81       	ldd	r24, Y+2	; 0x02
     740:	0e 94 3a 02 	call	0x474	; 0x474 <hd44780_innibble>
     744:	82 95       	swap	r24
     746:	80 7f       	andi	r24, 0xF0	; 240
     748:	89 83       	std	Y+1, r24	; 0x01
  x |= hd44780_innibble(rs);
     74a:	8a 81       	ldd	r24, Y+2	; 0x02
     74c:	0e 94 3a 02 	call	0x474	; 0x474 <hd44780_innibble>
     750:	98 2f       	mov	r25, r24
     752:	89 81       	ldd	r24, Y+1	; 0x01
     754:	89 2b       	or	r24, r25
     756:	89 83       	std	Y+1, r24	; 0x01

  return x;
     758:	89 81       	ldd	r24, Y+1	; 0x01
}
     75a:	0f 90       	pop	r0
     75c:	0f 90       	pop	r0
     75e:	df 91       	pop	r29
     760:	cf 91       	pop	r28
     762:	08 95       	ret

00000764 <hd44780_wait_ready>:
/*
 * Wait until the busy flag is cleared.
 */
void
hd44780_wait_ready(bool longwait)
{
     764:	cf 93       	push	r28
     766:	df 93       	push	r29
     768:	cd b7       	in	r28, 0x3d	; 61
     76a:	de b7       	in	r29, 0x3e	; 62
     76c:	af 97       	sbiw	r28, 0x2f	; 47
     76e:	0f b6       	in	r0, 0x3f	; 63
     770:	f8 94       	cli
     772:	de bf       	out	0x3e, r29	; 62
     774:	0f be       	out	0x3f, r0	; 63
     776:	cd bf       	out	0x3d, r28	; 61
     778:	8f a7       	std	Y+47, r24	; 0x2f
#if USE_BUSY_BIT
  while (hd44780_incmd() & HD44780_BUSYFLAG) ;
#else
  if (longwait)
     77a:	8f a5       	ldd	r24, Y+47	; 0x2f
     77c:	88 23       	and	r24, r24
     77e:	09 f4       	brne	.+2      	; 0x782 <hd44780_wait_ready+0x1e>
     780:	73 c0       	rjmp	.+230    	; 0x868 <__DATA_REGION_LENGTH__+0x68>
     782:	8c e5       	ldi	r24, 0x5C	; 92
     784:	9f e8       	ldi	r25, 0x8F	; 143
     786:	a2 ec       	ldi	r26, 0xC2	; 194
     788:	bf e3       	ldi	r27, 0x3F	; 63
     78a:	8d 83       	std	Y+5, r24	; 0x05
     78c:	9e 83       	std	Y+6, r25	; 0x06
     78e:	af 83       	std	Y+7, r26	; 0x07
     790:	b8 87       	std	Y+8, r27	; 0x08

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     792:	20 e0       	ldi	r18, 0x00	; 0
     794:	30 e0       	ldi	r19, 0x00	; 0
     796:	4a e7       	ldi	r20, 0x7A	; 122
     798:	55 e4       	ldi	r21, 0x45	; 69
     79a:	6d 81       	ldd	r22, Y+5	; 0x05
     79c:	7e 81       	ldd	r23, Y+6	; 0x06
     79e:	8f 81       	ldd	r24, Y+7	; 0x07
     7a0:	98 85       	ldd	r25, Y+8	; 0x08
     7a2:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     7a6:	dc 01       	movw	r26, r24
     7a8:	cb 01       	movw	r24, r22
     7aa:	89 87       	std	Y+9, r24	; 0x09
     7ac:	9a 87       	std	Y+10, r25	; 0x0a
     7ae:	ab 87       	std	Y+11, r26	; 0x0b
     7b0:	bc 87       	std	Y+12, r27	; 0x0c
	if (__tmp < 1.0)
     7b2:	20 e0       	ldi	r18, 0x00	; 0
     7b4:	30 e0       	ldi	r19, 0x00	; 0
     7b6:	40 e8       	ldi	r20, 0x80	; 128
     7b8:	5f e3       	ldi	r21, 0x3F	; 63
     7ba:	69 85       	ldd	r22, Y+9	; 0x09
     7bc:	7a 85       	ldd	r23, Y+10	; 0x0a
     7be:	8b 85       	ldd	r24, Y+11	; 0x0b
     7c0:	9c 85       	ldd	r25, Y+12	; 0x0c
     7c2:	0e 94 30 0c 	call	0x1860	; 0x1860 <__cmpsf2>
     7c6:	88 23       	and	r24, r24
     7c8:	2c f4       	brge	.+10     	; 0x7d4 <hd44780_wait_ready+0x70>
		__ticks = 1;
     7ca:	81 e0       	ldi	r24, 0x01	; 1
     7cc:	90 e0       	ldi	r25, 0x00	; 0
     7ce:	9e 87       	std	Y+14, r25	; 0x0e
     7d0:	8d 87       	std	Y+13, r24	; 0x0d
     7d2:	3f c0       	rjmp	.+126    	; 0x852 <__DATA_REGION_LENGTH__+0x52>
	else if (__tmp > 65535)
     7d4:	20 e0       	ldi	r18, 0x00	; 0
     7d6:	3f ef       	ldi	r19, 0xFF	; 255
     7d8:	4f e7       	ldi	r20, 0x7F	; 127
     7da:	57 e4       	ldi	r21, 0x47	; 71
     7dc:	69 85       	ldd	r22, Y+9	; 0x09
     7de:	7a 85       	ldd	r23, Y+10	; 0x0a
     7e0:	8b 85       	ldd	r24, Y+11	; 0x0b
     7e2:	9c 85       	ldd	r25, Y+12	; 0x0c
     7e4:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <__gesf2>
     7e8:	18 16       	cp	r1, r24
     7ea:	4c f5       	brge	.+82     	; 0x83e <__DATA_REGION_LENGTH__+0x3e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     7ec:	20 e0       	ldi	r18, 0x00	; 0
     7ee:	30 e0       	ldi	r19, 0x00	; 0
     7f0:	40 e2       	ldi	r20, 0x20	; 32
     7f2:	51 e4       	ldi	r21, 0x41	; 65
     7f4:	6d 81       	ldd	r22, Y+5	; 0x05
     7f6:	7e 81       	ldd	r23, Y+6	; 0x06
     7f8:	8f 81       	ldd	r24, Y+7	; 0x07
     7fa:	98 85       	ldd	r25, Y+8	; 0x08
     7fc:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     800:	dc 01       	movw	r26, r24
     802:	cb 01       	movw	r24, r22
     804:	bc 01       	movw	r22, r24
     806:	cd 01       	movw	r24, r26
     808:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     80c:	dc 01       	movw	r26, r24
     80e:	cb 01       	movw	r24, r22
     810:	9e 87       	std	Y+14, r25	; 0x0e
     812:	8d 87       	std	Y+13, r24	; 0x0d
     814:	0f c0       	rjmp	.+30     	; 0x834 <__DATA_REGION_LENGTH__+0x34>
     816:	80 e9       	ldi	r24, 0x90	; 144
     818:	91 e0       	ldi	r25, 0x01	; 1
     81a:	98 8b       	std	Y+16, r25	; 0x10
     81c:	8f 87       	std	Y+15, r24	; 0x0f
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     81e:	8f 85       	ldd	r24, Y+15	; 0x0f
     820:	98 89       	ldd	r25, Y+16	; 0x10
     822:	01 97       	sbiw	r24, 0x01	; 1
     824:	f1 f7       	brne	.-4      	; 0x822 <__DATA_REGION_LENGTH__+0x22>
     826:	98 8b       	std	Y+16, r25	; 0x10
     828:	8f 87       	std	Y+15, r24	; 0x0f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     82a:	8d 85       	ldd	r24, Y+13	; 0x0d
     82c:	9e 85       	ldd	r25, Y+14	; 0x0e
     82e:	01 97       	sbiw	r24, 0x01	; 1
     830:	9e 87       	std	Y+14, r25	; 0x0e
     832:	8d 87       	std	Y+13, r24	; 0x0d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     834:	8d 85       	ldd	r24, Y+13	; 0x0d
     836:	9e 85       	ldd	r25, Y+14	; 0x0e
     838:	89 2b       	or	r24, r25
     83a:	69 f7       	brne	.-38     	; 0x816 <__DATA_REGION_LENGTH__+0x16>
    _delay_ms(1.52);
  else
    _delay_us(37);
#endif
}
     83c:	04 c1       	rjmp	.+520    	; 0xa46 <__stack+0x147>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     83e:	69 85       	ldd	r22, Y+9	; 0x09
     840:	7a 85       	ldd	r23, Y+10	; 0x0a
     842:	8b 85       	ldd	r24, Y+11	; 0x0b
     844:	9c 85       	ldd	r25, Y+12	; 0x0c
     846:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     84a:	dc 01       	movw	r26, r24
     84c:	cb 01       	movw	r24, r22
     84e:	9e 87       	std	Y+14, r25	; 0x0e
     850:	8d 87       	std	Y+13, r24	; 0x0d
     852:	8d 85       	ldd	r24, Y+13	; 0x0d
     854:	9e 85       	ldd	r25, Y+14	; 0x0e
     856:	9a 8b       	std	Y+18, r25	; 0x12
     858:	89 8b       	std	Y+17, r24	; 0x11
     85a:	89 89       	ldd	r24, Y+17	; 0x11
     85c:	9a 89       	ldd	r25, Y+18	; 0x12
     85e:	01 97       	sbiw	r24, 0x01	; 1
     860:	f1 f7       	brne	.-4      	; 0x85e <__DATA_REGION_LENGTH__+0x5e>
     862:	9a 8b       	std	Y+18, r25	; 0x12
     864:	89 8b       	std	Y+17, r24	; 0x11
     866:	ef c0       	rjmp	.+478    	; 0xa46 <__stack+0x147>
     868:	80 e0       	ldi	r24, 0x00	; 0
     86a:	90 e0       	ldi	r25, 0x00	; 0
     86c:	a4 e1       	ldi	r26, 0x14	; 20
     86e:	b2 e4       	ldi	r27, 0x42	; 66
     870:	89 83       	std	Y+1, r24	; 0x01
     872:	9a 83       	std	Y+2, r25	; 0x02
     874:	ab 83       	std	Y+3, r26	; 0x03
     876:	bc 83       	std	Y+4, r27	; 0x04
	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint8_t __ticks;
	double __tmp2 ;
	__tmp = ((F_CPU) / 3e6) * __us;
     878:	2b ea       	ldi	r18, 0xAB	; 171
     87a:	3a ea       	ldi	r19, 0xAA	; 170
     87c:	4a ea       	ldi	r20, 0xAA	; 170
     87e:	50 e4       	ldi	r21, 0x40	; 64
     880:	69 81       	ldd	r22, Y+1	; 0x01
     882:	7a 81       	ldd	r23, Y+2	; 0x02
     884:	8b 81       	ldd	r24, Y+3	; 0x03
     886:	9c 81       	ldd	r25, Y+4	; 0x04
     888:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     88c:	dc 01       	movw	r26, r24
     88e:	cb 01       	movw	r24, r22
     890:	8b 8b       	std	Y+19, r24	; 0x13
     892:	9c 8b       	std	Y+20, r25	; 0x14
     894:	ad 8b       	std	Y+21, r26	; 0x15
     896:	be 8b       	std	Y+22, r27	; 0x16
	__tmp2 = ((F_CPU) / 4e6) * __us;
     898:	20 e0       	ldi	r18, 0x00	; 0
     89a:	30 e0       	ldi	r19, 0x00	; 0
     89c:	40 e8       	ldi	r20, 0x80	; 128
     89e:	50 e4       	ldi	r21, 0x40	; 64
     8a0:	69 81       	ldd	r22, Y+1	; 0x01
     8a2:	7a 81       	ldd	r23, Y+2	; 0x02
     8a4:	8b 81       	ldd	r24, Y+3	; 0x03
     8a6:	9c 81       	ldd	r25, Y+4	; 0x04
     8a8:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     8ac:	dc 01       	movw	r26, r24
     8ae:	cb 01       	movw	r24, r22
     8b0:	8f 8b       	std	Y+23, r24	; 0x17
     8b2:	98 8f       	std	Y+24, r25	; 0x18
     8b4:	a9 8f       	std	Y+25, r26	; 0x19
     8b6:	ba 8f       	std	Y+26, r27	; 0x1a
	if (__tmp < 1.0)
     8b8:	20 e0       	ldi	r18, 0x00	; 0
     8ba:	30 e0       	ldi	r19, 0x00	; 0
     8bc:	40 e8       	ldi	r20, 0x80	; 128
     8be:	5f e3       	ldi	r21, 0x3F	; 63
     8c0:	6b 89       	ldd	r22, Y+19	; 0x13
     8c2:	7c 89       	ldd	r23, Y+20	; 0x14
     8c4:	8d 89       	ldd	r24, Y+21	; 0x15
     8c6:	9e 89       	ldd	r25, Y+22	; 0x16
     8c8:	0e 94 30 0c 	call	0x1860	; 0x1860 <__cmpsf2>
     8cc:	88 23       	and	r24, r24
     8ce:	1c f4       	brge	.+6      	; 0x8d6 <__DATA_REGION_LENGTH__+0xd6>
		__ticks = 1;
     8d0:	81 e0       	ldi	r24, 0x01	; 1
     8d2:	8b 8f       	std	Y+27, r24	; 0x1b
     8d4:	b2 c0       	rjmp	.+356    	; 0xa3a <__stack+0x13b>
	else if (__tmp2 > 65535)
     8d6:	20 e0       	ldi	r18, 0x00	; 0
     8d8:	3f ef       	ldi	r19, 0xFF	; 255
     8da:	4f e7       	ldi	r20, 0x7F	; 127
     8dc:	57 e4       	ldi	r21, 0x47	; 71
     8de:	6f 89       	ldd	r22, Y+23	; 0x17
     8e0:	78 8d       	ldd	r23, Y+24	; 0x18
     8e2:	89 8d       	ldd	r24, Y+25	; 0x19
     8e4:	9a 8d       	ldd	r25, Y+26	; 0x1a
     8e6:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <__gesf2>
     8ea:	18 16       	cp	r1, r24
     8ec:	0c f0       	brlt	.+2      	; 0x8f0 <__DATA_REGION_LENGTH__+0xf0>
     8ee:	7b c0       	rjmp	.+246    	; 0x9e6 <__stack+0xe7>
	{
		_delay_ms(__us / 1000.0);
     8f0:	20 e0       	ldi	r18, 0x00	; 0
     8f2:	30 e0       	ldi	r19, 0x00	; 0
     8f4:	4a e7       	ldi	r20, 0x7A	; 122
     8f6:	54 e4       	ldi	r21, 0x44	; 68
     8f8:	69 81       	ldd	r22, Y+1	; 0x01
     8fa:	7a 81       	ldd	r23, Y+2	; 0x02
     8fc:	8b 81       	ldd	r24, Y+3	; 0x03
     8fe:	9c 81       	ldd	r25, Y+4	; 0x04
     900:	0e 94 35 0c 	call	0x186a	; 0x186a <__divsf3>
     904:	dc 01       	movw	r26, r24
     906:	cb 01       	movw	r24, r22
     908:	8c 8f       	std	Y+28, r24	; 0x1c
     90a:	9d 8f       	std	Y+29, r25	; 0x1d
     90c:	ae 8f       	std	Y+30, r26	; 0x1e
     90e:	bf 8f       	std	Y+31, r27	; 0x1f

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     910:	20 e0       	ldi	r18, 0x00	; 0
     912:	30 e0       	ldi	r19, 0x00	; 0
     914:	4a e7       	ldi	r20, 0x7A	; 122
     916:	55 e4       	ldi	r21, 0x45	; 69
     918:	6c 8d       	ldd	r22, Y+28	; 0x1c
     91a:	7d 8d       	ldd	r23, Y+29	; 0x1d
     91c:	8e 8d       	ldd	r24, Y+30	; 0x1e
     91e:	9f 8d       	ldd	r25, Y+31	; 0x1f
     920:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     924:	dc 01       	movw	r26, r24
     926:	cb 01       	movw	r24, r22
     928:	88 a3       	std	Y+32, r24	; 0x20
     92a:	99 a3       	std	Y+33, r25	; 0x21
     92c:	aa a3       	std	Y+34, r26	; 0x22
     92e:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
     930:	20 e0       	ldi	r18, 0x00	; 0
     932:	30 e0       	ldi	r19, 0x00	; 0
     934:	40 e8       	ldi	r20, 0x80	; 128
     936:	5f e3       	ldi	r21, 0x3F	; 63
     938:	68 a1       	ldd	r22, Y+32	; 0x20
     93a:	79 a1       	ldd	r23, Y+33	; 0x21
     93c:	8a a1       	ldd	r24, Y+34	; 0x22
     93e:	9b a1       	ldd	r25, Y+35	; 0x23
     940:	0e 94 30 0c 	call	0x1860	; 0x1860 <__cmpsf2>
     944:	88 23       	and	r24, r24
     946:	2c f4       	brge	.+10     	; 0x952 <__stack+0x53>
		__ticks = 1;
     948:	81 e0       	ldi	r24, 0x01	; 1
     94a:	90 e0       	ldi	r25, 0x00	; 0
     94c:	9d a3       	std	Y+37, r25	; 0x25
     94e:	8c a3       	std	Y+36, r24	; 0x24
     950:	3f c0       	rjmp	.+126    	; 0x9d0 <__stack+0xd1>
	else if (__tmp > 65535)
     952:	20 e0       	ldi	r18, 0x00	; 0
     954:	3f ef       	ldi	r19, 0xFF	; 255
     956:	4f e7       	ldi	r20, 0x7F	; 127
     958:	57 e4       	ldi	r21, 0x47	; 71
     95a:	68 a1       	ldd	r22, Y+32	; 0x20
     95c:	79 a1       	ldd	r23, Y+33	; 0x21
     95e:	8a a1       	ldd	r24, Y+34	; 0x22
     960:	9b a1       	ldd	r25, Y+35	; 0x23
     962:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <__gesf2>
     966:	18 16       	cp	r1, r24
     968:	4c f5       	brge	.+82     	; 0x9bc <__stack+0xbd>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     96a:	20 e0       	ldi	r18, 0x00	; 0
     96c:	30 e0       	ldi	r19, 0x00	; 0
     96e:	40 e2       	ldi	r20, 0x20	; 32
     970:	51 e4       	ldi	r21, 0x41	; 65
     972:	6c 8d       	ldd	r22, Y+28	; 0x1c
     974:	7d 8d       	ldd	r23, Y+29	; 0x1d
     976:	8e 8d       	ldd	r24, Y+30	; 0x1e
     978:	9f 8d       	ldd	r25, Y+31	; 0x1f
     97a:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     97e:	dc 01       	movw	r26, r24
     980:	cb 01       	movw	r24, r22
     982:	bc 01       	movw	r22, r24
     984:	cd 01       	movw	r24, r26
     986:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     98a:	dc 01       	movw	r26, r24
     98c:	cb 01       	movw	r24, r22
     98e:	9d a3       	std	Y+37, r25	; 0x25
     990:	8c a3       	std	Y+36, r24	; 0x24
     992:	0f c0       	rjmp	.+30     	; 0x9b2 <__stack+0xb3>
     994:	80 e9       	ldi	r24, 0x90	; 144
     996:	91 e0       	ldi	r25, 0x01	; 1
     998:	9f a3       	std	Y+39, r25	; 0x27
     99a:	8e a3       	std	Y+38, r24	; 0x26
     99c:	8e a1       	ldd	r24, Y+38	; 0x26
     99e:	9f a1       	ldd	r25, Y+39	; 0x27
     9a0:	01 97       	sbiw	r24, 0x01	; 1
     9a2:	f1 f7       	brne	.-4      	; 0x9a0 <__stack+0xa1>
     9a4:	9f a3       	std	Y+39, r25	; 0x27
     9a6:	8e a3       	std	Y+38, r24	; 0x26
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     9a8:	8c a1       	ldd	r24, Y+36	; 0x24
     9aa:	9d a1       	ldd	r25, Y+37	; 0x25
     9ac:	01 97       	sbiw	r24, 0x01	; 1
     9ae:	9d a3       	std	Y+37, r25	; 0x25
     9b0:	8c a3       	std	Y+36, r24	; 0x24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     9b2:	8c a1       	ldd	r24, Y+36	; 0x24
     9b4:	9d a1       	ldd	r25, Y+37	; 0x25
     9b6:	89 2b       	or	r24, r25
     9b8:	69 f7       	brne	.-38     	; 0x994 <__stack+0x95>
     9ba:	3f c0       	rjmp	.+126    	; 0xa3a <__stack+0x13b>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     9bc:	68 a1       	ldd	r22, Y+32	; 0x20
     9be:	79 a1       	ldd	r23, Y+33	; 0x21
     9c0:	8a a1       	ldd	r24, Y+34	; 0x22
     9c2:	9b a1       	ldd	r25, Y+35	; 0x23
     9c4:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     9c8:	dc 01       	movw	r26, r24
     9ca:	cb 01       	movw	r24, r22
     9cc:	9d a3       	std	Y+37, r25	; 0x25
     9ce:	8c a3       	std	Y+36, r24	; 0x24
     9d0:	8c a1       	ldd	r24, Y+36	; 0x24
     9d2:	9d a1       	ldd	r25, Y+37	; 0x25
     9d4:	99 a7       	std	Y+41, r25	; 0x29
     9d6:	88 a7       	std	Y+40, r24	; 0x28
     9d8:	88 a5       	ldd	r24, Y+40	; 0x28
     9da:	99 a5       	ldd	r25, Y+41	; 0x29
     9dc:	01 97       	sbiw	r24, 0x01	; 1
     9de:	f1 f7       	brne	.-4      	; 0x9dc <__stack+0xdd>
     9e0:	99 a7       	std	Y+41, r25	; 0x29
     9e2:	88 a7       	std	Y+40, r24	; 0x28
     9e4:	2a c0       	rjmp	.+84     	; 0xa3a <__stack+0x13b>
		__ticks = 1;
	else if (__tmp2 > 65535)
	{
		_delay_ms(__us / 1000.0);
	}
	else if (__tmp > 255)
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	4f e7       	ldi	r20, 0x7F	; 127
     9ec:	53 e4       	ldi	r21, 0x43	; 67
     9ee:	6b 89       	ldd	r22, Y+19	; 0x13
     9f0:	7c 89       	ldd	r23, Y+20	; 0x14
     9f2:	8d 89       	ldd	r24, Y+21	; 0x15
     9f4:	9e 89       	ldd	r25, Y+22	; 0x16
     9f6:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <__gesf2>
     9fa:	18 16       	cp	r1, r24
     9fc:	ac f4       	brge	.+42     	; 0xa28 <__stack+0x129>
	{
		uint16_t __ticks=(uint16_t)__tmp2;
     9fe:	6f 89       	ldd	r22, Y+23	; 0x17
     a00:	78 8d       	ldd	r23, Y+24	; 0x18
     a02:	89 8d       	ldd	r24, Y+25	; 0x19
     a04:	9a 8d       	ldd	r25, Y+26	; 0x1a
     a06:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     a0a:	dc 01       	movw	r26, r24
     a0c:	cb 01       	movw	r24, r22
     a0e:	9b a7       	std	Y+43, r25	; 0x2b
     a10:	8a a7       	std	Y+42, r24	; 0x2a
     a12:	8a a5       	ldd	r24, Y+42	; 0x2a
     a14:	9b a5       	ldd	r25, Y+43	; 0x2b
     a16:	9d a7       	std	Y+45, r25	; 0x2d
     a18:	8c a7       	std	Y+44, r24	; 0x2c
     a1a:	8c a5       	ldd	r24, Y+44	; 0x2c
     a1c:	9d a5       	ldd	r25, Y+45	; 0x2d
     a1e:	01 97       	sbiw	r24, 0x01	; 1
     a20:	f1 f7       	brne	.-4      	; 0xa1e <__stack+0x11f>
     a22:	9d a7       	std	Y+45, r25	; 0x2d
     a24:	8c a7       	std	Y+44, r24	; 0x2c
     a26:	0f c0       	rjmp	.+30     	; 0xa46 <__stack+0x147>
		_delay_loop_2(__ticks);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
     a28:	6b 89       	ldd	r22, Y+19	; 0x13
     a2a:	7c 89       	ldd	r23, Y+20	; 0x14
     a2c:	8d 89       	ldd	r24, Y+21	; 0x15
     a2e:	9e 89       	ldd	r25, Y+22	; 0x16
     a30:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     a34:	dc 01       	movw	r26, r24
     a36:	cb 01       	movw	r24, r22
     a38:	8b 8f       	std	Y+27, r24	; 0x1b
     a3a:	8b 8d       	ldd	r24, Y+27	; 0x1b
     a3c:	8e a7       	std	Y+46, r24	; 0x2e
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     a3e:	8e a5       	ldd	r24, Y+46	; 0x2e
     a40:	8a 95       	dec	r24
     a42:	f1 f7       	brne	.-4      	; 0xa40 <__stack+0x141>
     a44:	8e a7       	std	Y+46, r24	; 0x2e
     a46:	00 00       	nop
     a48:	af 96       	adiw	r28, 0x2f	; 47
     a4a:	0f b6       	in	r0, 0x3f	; 63
     a4c:	f8 94       	cli
     a4e:	de bf       	out	0x3e, r29	; 62
     a50:	0f be       	out	0x3f, r0	; 63
     a52:	cd bf       	out	0x3d, r28	; 61
     a54:	df 91       	pop	r29
     a56:	cf 91       	pop	r28
     a58:	08 95       	ret

00000a5a <hd44780_init>:
 * This is the only area where timed waits are really needed as
 * the busy flag cannot be probed initially.
 */
void
hd44780_init(void)
{
     a5a:	0f 93       	push	r16
     a5c:	1f 93       	push	r17
     a5e:	cf 93       	push	r28
     a60:	df 93       	push	r29
     a62:	cd b7       	in	r28, 0x3d	; 61
     a64:	de b7       	in	r29, 0x3e	; 62
     a66:	ca 54       	subi	r28, 0x4A	; 74
     a68:	d1 09       	sbc	r29, r1
     a6a:	0f b6       	in	r0, 0x3f	; 63
     a6c:	f8 94       	cli
     a6e:	de bf       	out	0x3e, r29	; 62
     a70:	0f be       	out	0x3f, r0	; 63
     a72:	cd bf       	out	0x3d, r28	; 61
  SET(DDR, HD44780_RS);
     a74:	84 e2       	ldi	r24, 0x24	; 36
     a76:	90 e0       	ldi	r25, 0x00	; 0
     a78:	24 e2       	ldi	r18, 0x24	; 36
     a7a:	30 e0       	ldi	r19, 0x00	; 0
     a7c:	f9 01       	movw	r30, r18
     a7e:	20 81       	ld	r18, Z
     a80:	20 62       	ori	r18, 0x20	; 32
     a82:	fc 01       	movw	r30, r24
     a84:	20 83       	st	Z, r18
  SET(DDR, HD44780_RW);
     a86:	84 e2       	ldi	r24, 0x24	; 36
     a88:	90 e0       	ldi	r25, 0x00	; 0
     a8a:	24 e2       	ldi	r18, 0x24	; 36
     a8c:	30 e0       	ldi	r19, 0x00	; 0
     a8e:	f9 01       	movw	r30, r18
     a90:	20 81       	ld	r18, Z
     a92:	20 61       	ori	r18, 0x10	; 16
     a94:	fc 01       	movw	r30, r24
     a96:	20 83       	st	Z, r18
  SET(DDR, HD44780_E);
     a98:	84 e2       	ldi	r24, 0x24	; 36
     a9a:	90 e0       	ldi	r25, 0x00	; 0
     a9c:	24 e2       	ldi	r18, 0x24	; 36
     a9e:	30 e0       	ldi	r19, 0x00	; 0
     aa0:	f9 01       	movw	r30, r18
     aa2:	20 81       	ld	r18, Z
     aa4:	28 60       	ori	r18, 0x08	; 8
     aa6:	fc 01       	movw	r30, r24
     aa8:	20 83       	st	Z, r18
  ASSIGN(DDR, HD44780_D4, 0x0F);
     aaa:	87 e2       	ldi	r24, 0x27	; 39
     aac:	90 e0       	ldi	r25, 0x00	; 0
     aae:	27 e2       	ldi	r18, 0x27	; 39
     ab0:	30 e0       	ldi	r19, 0x00	; 0
     ab2:	f9 01       	movw	r30, r18
     ab4:	20 81       	ld	r18, Z
     ab6:	2f 60       	ori	r18, 0x0F	; 15
     ab8:	fc 01       	movw	r30, r24
     aba:	20 83       	st	Z, r18
     abc:	80 e0       	ldi	r24, 0x00	; 0
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	a0 e7       	ldi	r26, 0x70	; 112
     ac2:	b1 e4       	ldi	r27, 0x41	; 65
     ac4:	89 83       	std	Y+1, r24	; 0x01
     ac6:	9a 83       	std	Y+2, r25	; 0x02
     ac8:	ab 83       	std	Y+3, r26	; 0x03
     aca:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     acc:	8e 01       	movw	r16, r28
     ace:	0f 5b       	subi	r16, 0xBF	; 191
     ad0:	1f 4f       	sbci	r17, 0xFF	; 255
     ad2:	20 e0       	ldi	r18, 0x00	; 0
     ad4:	30 e0       	ldi	r19, 0x00	; 0
     ad6:	4a e7       	ldi	r20, 0x7A	; 122
     ad8:	55 e4       	ldi	r21, 0x45	; 69
     ada:	69 81       	ldd	r22, Y+1	; 0x01
     adc:	7a 81       	ldd	r23, Y+2	; 0x02
     ade:	8b 81       	ldd	r24, Y+3	; 0x03
     ae0:	9c 81       	ldd	r25, Y+4	; 0x04
     ae2:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     ae6:	dc 01       	movw	r26, r24
     ae8:	cb 01       	movw	r24, r22
     aea:	f8 01       	movw	r30, r16
     aec:	80 83       	st	Z, r24
     aee:	91 83       	std	Z+1, r25	; 0x01
     af0:	a2 83       	std	Z+2, r26	; 0x02
     af2:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     af4:	ce 01       	movw	r24, r28
     af6:	8f 5b       	subi	r24, 0xBF	; 191
     af8:	9f 4f       	sbci	r25, 0xFF	; 255
     afa:	20 e0       	ldi	r18, 0x00	; 0
     afc:	30 e0       	ldi	r19, 0x00	; 0
     afe:	40 e8       	ldi	r20, 0x80	; 128
     b00:	5f e3       	ldi	r21, 0x3F	; 63
     b02:	fc 01       	movw	r30, r24
     b04:	60 81       	ld	r22, Z
     b06:	71 81       	ldd	r23, Z+1	; 0x01
     b08:	82 81       	ldd	r24, Z+2	; 0x02
     b0a:	93 81       	ldd	r25, Z+3	; 0x03
     b0c:	0e 94 30 0c 	call	0x1860	; 0x1860 <__cmpsf2>
     b10:	88 23       	and	r24, r24
     b12:	4c f4       	brge	.+18     	; 0xb26 <hd44780_init+0xcc>
		__ticks = 1;
     b14:	ce 01       	movw	r24, r28
     b16:	8b 5b       	subi	r24, 0xBB	; 187
     b18:	9f 4f       	sbci	r25, 0xFF	; 255
     b1a:	21 e0       	ldi	r18, 0x01	; 1
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	fc 01       	movw	r30, r24
     b20:	31 83       	std	Z+1, r19	; 0x01
     b22:	20 83       	st	Z, r18
     b24:	69 c0       	rjmp	.+210    	; 0xbf8 <hd44780_init+0x19e>
	else if (__tmp > 65535)
     b26:	ce 01       	movw	r24, r28
     b28:	8f 5b       	subi	r24, 0xBF	; 191
     b2a:	9f 4f       	sbci	r25, 0xFF	; 255
     b2c:	20 e0       	ldi	r18, 0x00	; 0
     b2e:	3f ef       	ldi	r19, 0xFF	; 255
     b30:	4f e7       	ldi	r20, 0x7F	; 127
     b32:	57 e4       	ldi	r21, 0x47	; 71
     b34:	fc 01       	movw	r30, r24
     b36:	60 81       	ld	r22, Z
     b38:	71 81       	ldd	r23, Z+1	; 0x01
     b3a:	82 81       	ldd	r24, Z+2	; 0x02
     b3c:	93 81       	ldd	r25, Z+3	; 0x03
     b3e:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <__gesf2>
     b42:	18 16       	cp	r1, r24
     b44:	0c f0       	brlt	.+2      	; 0xb48 <hd44780_init+0xee>
     b46:	46 c0       	rjmp	.+140    	; 0xbd4 <hd44780_init+0x17a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     b48:	20 e0       	ldi	r18, 0x00	; 0
     b4a:	30 e0       	ldi	r19, 0x00	; 0
     b4c:	40 e2       	ldi	r20, 0x20	; 32
     b4e:	51 e4       	ldi	r21, 0x41	; 65
     b50:	69 81       	ldd	r22, Y+1	; 0x01
     b52:	7a 81       	ldd	r23, Y+2	; 0x02
     b54:	8b 81       	ldd	r24, Y+3	; 0x03
     b56:	9c 81       	ldd	r25, Y+4	; 0x04
     b58:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     b5c:	dc 01       	movw	r26, r24
     b5e:	cb 01       	movw	r24, r22
     b60:	8e 01       	movw	r16, r28
     b62:	0b 5b       	subi	r16, 0xBB	; 187
     b64:	1f 4f       	sbci	r17, 0xFF	; 255
     b66:	bc 01       	movw	r22, r24
     b68:	cd 01       	movw	r24, r26
     b6a:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     b6e:	dc 01       	movw	r26, r24
     b70:	cb 01       	movw	r24, r22
     b72:	f8 01       	movw	r30, r16
     b74:	91 83       	std	Z+1, r25	; 0x01
     b76:	80 83       	st	Z, r24
     b78:	24 c0       	rjmp	.+72     	; 0xbc2 <hd44780_init+0x168>
     b7a:	ce 01       	movw	r24, r28
     b7c:	89 5b       	subi	r24, 0xB9	; 185
     b7e:	9f 4f       	sbci	r25, 0xFF	; 255
     b80:	20 e9       	ldi	r18, 0x90	; 144
     b82:	31 e0       	ldi	r19, 0x01	; 1
     b84:	fc 01       	movw	r30, r24
     b86:	31 83       	std	Z+1, r19	; 0x01
     b88:	20 83       	st	Z, r18
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     b8a:	ce 01       	movw	r24, r28
     b8c:	89 5b       	subi	r24, 0xB9	; 185
     b8e:	9f 4f       	sbci	r25, 0xFF	; 255
     b90:	fc 01       	movw	r30, r24
     b92:	80 81       	ld	r24, Z
     b94:	91 81       	ldd	r25, Z+1	; 0x01
     b96:	01 97       	sbiw	r24, 0x01	; 1
     b98:	f1 f7       	brne	.-4      	; 0xb96 <hd44780_init+0x13c>
     b9a:	9e 01       	movw	r18, r28
     b9c:	29 5b       	subi	r18, 0xB9	; 185
     b9e:	3f 4f       	sbci	r19, 0xFF	; 255
     ba0:	f9 01       	movw	r30, r18
     ba2:	91 83       	std	Z+1, r25	; 0x01
     ba4:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     ba6:	ce 01       	movw	r24, r28
     ba8:	8b 5b       	subi	r24, 0xBB	; 187
     baa:	9f 4f       	sbci	r25, 0xFF	; 255
     bac:	9e 01       	movw	r18, r28
     bae:	2b 5b       	subi	r18, 0xBB	; 187
     bb0:	3f 4f       	sbci	r19, 0xFF	; 255
     bb2:	f9 01       	movw	r30, r18
     bb4:	20 81       	ld	r18, Z
     bb6:	31 81       	ldd	r19, Z+1	; 0x01
     bb8:	21 50       	subi	r18, 0x01	; 1
     bba:	31 09       	sbc	r19, r1
     bbc:	fc 01       	movw	r30, r24
     bbe:	31 83       	std	Z+1, r19	; 0x01
     bc0:	20 83       	st	Z, r18
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     bc2:	ce 01       	movw	r24, r28
     bc4:	8b 5b       	subi	r24, 0xBB	; 187
     bc6:	9f 4f       	sbci	r25, 0xFF	; 255
     bc8:	fc 01       	movw	r30, r24
     bca:	80 81       	ld	r24, Z
     bcc:	91 81       	ldd	r25, Z+1	; 0x01
     bce:	89 2b       	or	r24, r25
     bd0:	a1 f6       	brne	.-88     	; 0xb7a <hd44780_init+0x120>
     bd2:	2c c0       	rjmp	.+88     	; 0xc2c <hd44780_init+0x1d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     bd4:	8e 01       	movw	r16, r28
     bd6:	0b 5b       	subi	r16, 0xBB	; 187
     bd8:	1f 4f       	sbci	r17, 0xFF	; 255
     bda:	ce 01       	movw	r24, r28
     bdc:	8f 5b       	subi	r24, 0xBF	; 191
     bde:	9f 4f       	sbci	r25, 0xFF	; 255
     be0:	fc 01       	movw	r30, r24
     be2:	60 81       	ld	r22, Z
     be4:	71 81       	ldd	r23, Z+1	; 0x01
     be6:	82 81       	ldd	r24, Z+2	; 0x02
     be8:	93 81       	ldd	r25, Z+3	; 0x03
     bea:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     bee:	dc 01       	movw	r26, r24
     bf0:	cb 01       	movw	r24, r22
     bf2:	f8 01       	movw	r30, r16
     bf4:	91 83       	std	Z+1, r25	; 0x01
     bf6:	80 83       	st	Z, r24
     bf8:	ce 01       	movw	r24, r28
     bfa:	87 5b       	subi	r24, 0xB7	; 183
     bfc:	9f 4f       	sbci	r25, 0xFF	; 255
     bfe:	9e 01       	movw	r18, r28
     c00:	2b 5b       	subi	r18, 0xBB	; 187
     c02:	3f 4f       	sbci	r19, 0xFF	; 255
     c04:	f9 01       	movw	r30, r18
     c06:	20 81       	ld	r18, Z
     c08:	31 81       	ldd	r19, Z+1	; 0x01
     c0a:	fc 01       	movw	r30, r24
     c0c:	31 83       	std	Z+1, r19	; 0x01
     c0e:	20 83       	st	Z, r18
     c10:	ce 01       	movw	r24, r28
     c12:	87 5b       	subi	r24, 0xB7	; 183
     c14:	9f 4f       	sbci	r25, 0xFF	; 255
     c16:	fc 01       	movw	r30, r24
     c18:	80 81       	ld	r24, Z
     c1a:	91 81       	ldd	r25, Z+1	; 0x01
     c1c:	01 97       	sbiw	r24, 0x01	; 1
     c1e:	f1 f7       	brne	.-4      	; 0xc1c <hd44780_init+0x1c2>
     c20:	9e 01       	movw	r18, r28
     c22:	27 5b       	subi	r18, 0xB7	; 183
     c24:	3f 4f       	sbci	r19, 0xFF	; 255
     c26:	f9 01       	movw	r30, r18
     c28:	91 83       	std	Z+1, r25	; 0x01
     c2a:	80 83       	st	Z, r24

  _delay_ms(15);		/* 40 ms needed for Vcc = 2.7 V */
  hd44780_outnibble(HD44780_FNSET(1, 0, 0) >> 4, 0);
     c2c:	60 e0       	ldi	r22, 0x00	; 0
     c2e:	83 e0       	ldi	r24, 0x03	; 3
     c30:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <hd44780_outnibble>
     c34:	83 e3       	ldi	r24, 0x33	; 51
     c36:	93 e3       	ldi	r25, 0x33	; 51
     c38:	a3 e8       	ldi	r26, 0x83	; 131
     c3a:	b0 e4       	ldi	r27, 0x40	; 64
     c3c:	8d 83       	std	Y+5, r24	; 0x05
     c3e:	9e 83       	std	Y+6, r25	; 0x06
     c40:	af 83       	std	Y+7, r26	; 0x07
     c42:	b8 87       	std	Y+8, r27	; 0x08

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     c44:	20 e0       	ldi	r18, 0x00	; 0
     c46:	30 e0       	ldi	r19, 0x00	; 0
     c48:	4a e7       	ldi	r20, 0x7A	; 122
     c4a:	55 e4       	ldi	r21, 0x45	; 69
     c4c:	6d 81       	ldd	r22, Y+5	; 0x05
     c4e:	7e 81       	ldd	r23, Y+6	; 0x06
     c50:	8f 81       	ldd	r24, Y+7	; 0x07
     c52:	98 85       	ldd	r25, Y+8	; 0x08
     c54:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     c58:	dc 01       	movw	r26, r24
     c5a:	cb 01       	movw	r24, r22
     c5c:	8f ab       	std	Y+55, r24	; 0x37
     c5e:	98 af       	std	Y+56, r25	; 0x38
     c60:	a9 af       	std	Y+57, r26	; 0x39
     c62:	ba af       	std	Y+58, r27	; 0x3a
	if (__tmp < 1.0)
     c64:	20 e0       	ldi	r18, 0x00	; 0
     c66:	30 e0       	ldi	r19, 0x00	; 0
     c68:	40 e8       	ldi	r20, 0x80	; 128
     c6a:	5f e3       	ldi	r21, 0x3F	; 63
     c6c:	6f a9       	ldd	r22, Y+55	; 0x37
     c6e:	78 ad       	ldd	r23, Y+56	; 0x38
     c70:	89 ad       	ldd	r24, Y+57	; 0x39
     c72:	9a ad       	ldd	r25, Y+58	; 0x3a
     c74:	0e 94 30 0c 	call	0x1860	; 0x1860 <__cmpsf2>
     c78:	88 23       	and	r24, r24
     c7a:	2c f4       	brge	.+10     	; 0xc86 <hd44780_init+0x22c>
		__ticks = 1;
     c7c:	81 e0       	ldi	r24, 0x01	; 1
     c7e:	90 e0       	ldi	r25, 0x00	; 0
     c80:	9c af       	std	Y+60, r25	; 0x3c
     c82:	8b af       	std	Y+59, r24	; 0x3b
     c84:	3f c0       	rjmp	.+126    	; 0xd04 <hd44780_init+0x2aa>
	else if (__tmp > 65535)
     c86:	20 e0       	ldi	r18, 0x00	; 0
     c88:	3f ef       	ldi	r19, 0xFF	; 255
     c8a:	4f e7       	ldi	r20, 0x7F	; 127
     c8c:	57 e4       	ldi	r21, 0x47	; 71
     c8e:	6f a9       	ldd	r22, Y+55	; 0x37
     c90:	78 ad       	ldd	r23, Y+56	; 0x38
     c92:	89 ad       	ldd	r24, Y+57	; 0x39
     c94:	9a ad       	ldd	r25, Y+58	; 0x3a
     c96:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <__gesf2>
     c9a:	18 16       	cp	r1, r24
     c9c:	4c f5       	brge	.+82     	; 0xcf0 <hd44780_init+0x296>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     c9e:	20 e0       	ldi	r18, 0x00	; 0
     ca0:	30 e0       	ldi	r19, 0x00	; 0
     ca2:	40 e2       	ldi	r20, 0x20	; 32
     ca4:	51 e4       	ldi	r21, 0x41	; 65
     ca6:	6d 81       	ldd	r22, Y+5	; 0x05
     ca8:	7e 81       	ldd	r23, Y+6	; 0x06
     caa:	8f 81       	ldd	r24, Y+7	; 0x07
     cac:	98 85       	ldd	r25, Y+8	; 0x08
     cae:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     cb2:	dc 01       	movw	r26, r24
     cb4:	cb 01       	movw	r24, r22
     cb6:	bc 01       	movw	r22, r24
     cb8:	cd 01       	movw	r24, r26
     cba:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     cbe:	dc 01       	movw	r26, r24
     cc0:	cb 01       	movw	r24, r22
     cc2:	9c af       	std	Y+60, r25	; 0x3c
     cc4:	8b af       	std	Y+59, r24	; 0x3b
     cc6:	0f c0       	rjmp	.+30     	; 0xce6 <hd44780_init+0x28c>
     cc8:	80 e9       	ldi	r24, 0x90	; 144
     cca:	91 e0       	ldi	r25, 0x01	; 1
     ccc:	9e af       	std	Y+62, r25	; 0x3e
     cce:	8d af       	std	Y+61, r24	; 0x3d
     cd0:	8d ad       	ldd	r24, Y+61	; 0x3d
     cd2:	9e ad       	ldd	r25, Y+62	; 0x3e
     cd4:	01 97       	sbiw	r24, 0x01	; 1
     cd6:	f1 f7       	brne	.-4      	; 0xcd4 <hd44780_init+0x27a>
     cd8:	9e af       	std	Y+62, r25	; 0x3e
     cda:	8d af       	std	Y+61, r24	; 0x3d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     cdc:	8b ad       	ldd	r24, Y+59	; 0x3b
     cde:	9c ad       	ldd	r25, Y+60	; 0x3c
     ce0:	01 97       	sbiw	r24, 0x01	; 1
     ce2:	9c af       	std	Y+60, r25	; 0x3c
     ce4:	8b af       	std	Y+59, r24	; 0x3b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     ce6:	8b ad       	ldd	r24, Y+59	; 0x3b
     ce8:	9c ad       	ldd	r25, Y+60	; 0x3c
     cea:	89 2b       	or	r24, r25
     cec:	69 f7       	brne	.-38     	; 0xcc8 <hd44780_init+0x26e>
     cee:	1e c0       	rjmp	.+60     	; 0xd2c <hd44780_init+0x2d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     cf0:	6f a9       	ldd	r22, Y+55	; 0x37
     cf2:	78 ad       	ldd	r23, Y+56	; 0x38
     cf4:	89 ad       	ldd	r24, Y+57	; 0x39
     cf6:	9a ad       	ldd	r25, Y+58	; 0x3a
     cf8:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     cfc:	dc 01       	movw	r26, r24
     cfe:	cb 01       	movw	r24, r22
     d00:	9c af       	std	Y+60, r25	; 0x3c
     d02:	8b af       	std	Y+59, r24	; 0x3b
     d04:	2b ad       	ldd	r18, Y+59	; 0x3b
     d06:	3c ad       	ldd	r19, Y+60	; 0x3c
     d08:	ce 01       	movw	r24, r28
     d0a:	cf 96       	adiw	r24, 0x3f	; 63
     d0c:	fc 01       	movw	r30, r24
     d0e:	31 83       	std	Z+1, r19	; 0x01
     d10:	20 83       	st	Z, r18
     d12:	ce 01       	movw	r24, r28
     d14:	cf 96       	adiw	r24, 0x3f	; 63
     d16:	fc 01       	movw	r30, r24
     d18:	80 81       	ld	r24, Z
     d1a:	91 81       	ldd	r25, Z+1	; 0x01
     d1c:	01 97       	sbiw	r24, 0x01	; 1
     d1e:	f1 f7       	brne	.-4      	; 0xd1c <hd44780_init+0x2c2>
     d20:	9e 01       	movw	r18, r28
     d22:	21 5c       	subi	r18, 0xC1	; 193
     d24:	3f 4f       	sbci	r19, 0xFF	; 255
     d26:	f9 01       	movw	r30, r18
     d28:	91 83       	std	Z+1, r25	; 0x01
     d2a:	80 83       	st	Z, r24
  _delay_ms(4.1);
  hd44780_outnibble(HD44780_FNSET(1, 0, 0) >> 4, 0);
     d2c:	60 e0       	ldi	r22, 0x00	; 0
     d2e:	83 e0       	ldi	r24, 0x03	; 3
     d30:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <hd44780_outnibble>
     d34:	8d ec       	ldi	r24, 0xCD	; 205
     d36:	9c ec       	ldi	r25, 0xCC	; 204
     d38:	ac ec       	ldi	r26, 0xCC	; 204
     d3a:	bd e3       	ldi	r27, 0x3D	; 61
     d3c:	89 87       	std	Y+9, r24	; 0x09
     d3e:	9a 87       	std	Y+10, r25	; 0x0a
     d40:	ab 87       	std	Y+11, r26	; 0x0b
     d42:	bc 87       	std	Y+12, r27	; 0x0c

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     d44:	20 e0       	ldi	r18, 0x00	; 0
     d46:	30 e0       	ldi	r19, 0x00	; 0
     d48:	4a e7       	ldi	r20, 0x7A	; 122
     d4a:	55 e4       	ldi	r21, 0x45	; 69
     d4c:	69 85       	ldd	r22, Y+9	; 0x09
     d4e:	7a 85       	ldd	r23, Y+10	; 0x0a
     d50:	8b 85       	ldd	r24, Y+11	; 0x0b
     d52:	9c 85       	ldd	r25, Y+12	; 0x0c
     d54:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     d58:	dc 01       	movw	r26, r24
     d5a:	cb 01       	movw	r24, r22
     d5c:	8d a7       	std	Y+45, r24	; 0x2d
     d5e:	9e a7       	std	Y+46, r25	; 0x2e
     d60:	af a7       	std	Y+47, r26	; 0x2f
     d62:	b8 ab       	std	Y+48, r27	; 0x30
	if (__tmp < 1.0)
     d64:	20 e0       	ldi	r18, 0x00	; 0
     d66:	30 e0       	ldi	r19, 0x00	; 0
     d68:	40 e8       	ldi	r20, 0x80	; 128
     d6a:	5f e3       	ldi	r21, 0x3F	; 63
     d6c:	6d a5       	ldd	r22, Y+45	; 0x2d
     d6e:	7e a5       	ldd	r23, Y+46	; 0x2e
     d70:	8f a5       	ldd	r24, Y+47	; 0x2f
     d72:	98 a9       	ldd	r25, Y+48	; 0x30
     d74:	0e 94 30 0c 	call	0x1860	; 0x1860 <__cmpsf2>
     d78:	88 23       	and	r24, r24
     d7a:	2c f4       	brge	.+10     	; 0xd86 <hd44780_init+0x32c>
		__ticks = 1;
     d7c:	81 e0       	ldi	r24, 0x01	; 1
     d7e:	90 e0       	ldi	r25, 0x00	; 0
     d80:	9a ab       	std	Y+50, r25	; 0x32
     d82:	89 ab       	std	Y+49, r24	; 0x31
     d84:	3f c0       	rjmp	.+126    	; 0xe04 <hd44780_init+0x3aa>
	else if (__tmp > 65535)
     d86:	20 e0       	ldi	r18, 0x00	; 0
     d88:	3f ef       	ldi	r19, 0xFF	; 255
     d8a:	4f e7       	ldi	r20, 0x7F	; 127
     d8c:	57 e4       	ldi	r21, 0x47	; 71
     d8e:	6d a5       	ldd	r22, Y+45	; 0x2d
     d90:	7e a5       	ldd	r23, Y+46	; 0x2e
     d92:	8f a5       	ldd	r24, Y+47	; 0x2f
     d94:	98 a9       	ldd	r25, Y+48	; 0x30
     d96:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <__gesf2>
     d9a:	18 16       	cp	r1, r24
     d9c:	4c f5       	brge	.+82     	; 0xdf0 <hd44780_init+0x396>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     d9e:	20 e0       	ldi	r18, 0x00	; 0
     da0:	30 e0       	ldi	r19, 0x00	; 0
     da2:	40 e2       	ldi	r20, 0x20	; 32
     da4:	51 e4       	ldi	r21, 0x41	; 65
     da6:	69 85       	ldd	r22, Y+9	; 0x09
     da8:	7a 85       	ldd	r23, Y+10	; 0x0a
     daa:	8b 85       	ldd	r24, Y+11	; 0x0b
     dac:	9c 85       	ldd	r25, Y+12	; 0x0c
     dae:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     db2:	dc 01       	movw	r26, r24
     db4:	cb 01       	movw	r24, r22
     db6:	bc 01       	movw	r22, r24
     db8:	cd 01       	movw	r24, r26
     dba:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     dbe:	dc 01       	movw	r26, r24
     dc0:	cb 01       	movw	r24, r22
     dc2:	9a ab       	std	Y+50, r25	; 0x32
     dc4:	89 ab       	std	Y+49, r24	; 0x31
     dc6:	0f c0       	rjmp	.+30     	; 0xde6 <hd44780_init+0x38c>
     dc8:	80 e9       	ldi	r24, 0x90	; 144
     dca:	91 e0       	ldi	r25, 0x01	; 1
     dcc:	9c ab       	std	Y+52, r25	; 0x34
     dce:	8b ab       	std	Y+51, r24	; 0x33
     dd0:	8b a9       	ldd	r24, Y+51	; 0x33
     dd2:	9c a9       	ldd	r25, Y+52	; 0x34
     dd4:	01 97       	sbiw	r24, 0x01	; 1
     dd6:	f1 f7       	brne	.-4      	; 0xdd4 <hd44780_init+0x37a>
     dd8:	9c ab       	std	Y+52, r25	; 0x34
     dda:	8b ab       	std	Y+51, r24	; 0x33
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     ddc:	89 a9       	ldd	r24, Y+49	; 0x31
     dde:	9a a9       	ldd	r25, Y+50	; 0x32
     de0:	01 97       	sbiw	r24, 0x01	; 1
     de2:	9a ab       	std	Y+50, r25	; 0x32
     de4:	89 ab       	std	Y+49, r24	; 0x31
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     de6:	89 a9       	ldd	r24, Y+49	; 0x31
     de8:	9a a9       	ldd	r25, Y+50	; 0x32
     dea:	89 2b       	or	r24, r25
     dec:	69 f7       	brne	.-38     	; 0xdc8 <hd44780_init+0x36e>
     dee:	14 c0       	rjmp	.+40     	; 0xe18 <hd44780_init+0x3be>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     df0:	6d a5       	ldd	r22, Y+45	; 0x2d
     df2:	7e a5       	ldd	r23, Y+46	; 0x2e
     df4:	8f a5       	ldd	r24, Y+47	; 0x2f
     df6:	98 a9       	ldd	r25, Y+48	; 0x30
     df8:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     dfc:	dc 01       	movw	r26, r24
     dfe:	cb 01       	movw	r24, r22
     e00:	9a ab       	std	Y+50, r25	; 0x32
     e02:	89 ab       	std	Y+49, r24	; 0x31
     e04:	89 a9       	ldd	r24, Y+49	; 0x31
     e06:	9a a9       	ldd	r25, Y+50	; 0x32
     e08:	9e ab       	std	Y+54, r25	; 0x36
     e0a:	8d ab       	std	Y+53, r24	; 0x35
     e0c:	8d a9       	ldd	r24, Y+53	; 0x35
     e0e:	9e a9       	ldd	r25, Y+54	; 0x36
     e10:	01 97       	sbiw	r24, 0x01	; 1
     e12:	f1 f7       	brne	.-4      	; 0xe10 <hd44780_init+0x3b6>
     e14:	9e ab       	std	Y+54, r25	; 0x36
     e16:	8d ab       	std	Y+53, r24	; 0x35
  _delay_ms(0.1);
  hd44780_outnibble(HD44780_FNSET(1, 0, 0) >> 4, 0);
     e18:	60 e0       	ldi	r22, 0x00	; 0
     e1a:	83 e0       	ldi	r24, 0x03	; 3
     e1c:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <hd44780_outnibble>
     e20:	80 e0       	ldi	r24, 0x00	; 0
     e22:	90 e0       	ldi	r25, 0x00	; 0
     e24:	a4 e1       	ldi	r26, 0x14	; 20
     e26:	b2 e4       	ldi	r27, 0x42	; 66
     e28:	8d 87       	std	Y+13, r24	; 0x0d
     e2a:	9e 87       	std	Y+14, r25	; 0x0e
     e2c:	af 87       	std	Y+15, r26	; 0x0f
     e2e:	b8 8b       	std	Y+16, r27	; 0x10
	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint8_t __ticks;
	double __tmp2 ;
	__tmp = ((F_CPU) / 3e6) * __us;
     e30:	2b ea       	ldi	r18, 0xAB	; 171
     e32:	3a ea       	ldi	r19, 0xAA	; 170
     e34:	4a ea       	ldi	r20, 0xAA	; 170
     e36:	50 e4       	ldi	r21, 0x40	; 64
     e38:	6d 85       	ldd	r22, Y+13	; 0x0d
     e3a:	7e 85       	ldd	r23, Y+14	; 0x0e
     e3c:	8f 85       	ldd	r24, Y+15	; 0x0f
     e3e:	98 89       	ldd	r25, Y+16	; 0x10
     e40:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     e44:	dc 01       	movw	r26, r24
     e46:	cb 01       	movw	r24, r22
     e48:	89 8b       	std	Y+17, r24	; 0x11
     e4a:	9a 8b       	std	Y+18, r25	; 0x12
     e4c:	ab 8b       	std	Y+19, r26	; 0x13
     e4e:	bc 8b       	std	Y+20, r27	; 0x14
	__tmp2 = ((F_CPU) / 4e6) * __us;
     e50:	20 e0       	ldi	r18, 0x00	; 0
     e52:	30 e0       	ldi	r19, 0x00	; 0
     e54:	40 e8       	ldi	r20, 0x80	; 128
     e56:	50 e4       	ldi	r21, 0x40	; 64
     e58:	6d 85       	ldd	r22, Y+13	; 0x0d
     e5a:	7e 85       	ldd	r23, Y+14	; 0x0e
     e5c:	8f 85       	ldd	r24, Y+15	; 0x0f
     e5e:	98 89       	ldd	r25, Y+16	; 0x10
     e60:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     e64:	dc 01       	movw	r26, r24
     e66:	cb 01       	movw	r24, r22
     e68:	8d 8b       	std	Y+21, r24	; 0x15
     e6a:	9e 8b       	std	Y+22, r25	; 0x16
     e6c:	af 8b       	std	Y+23, r26	; 0x17
     e6e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     e70:	20 e0       	ldi	r18, 0x00	; 0
     e72:	30 e0       	ldi	r19, 0x00	; 0
     e74:	40 e8       	ldi	r20, 0x80	; 128
     e76:	5f e3       	ldi	r21, 0x3F	; 63
     e78:	69 89       	ldd	r22, Y+17	; 0x11
     e7a:	7a 89       	ldd	r23, Y+18	; 0x12
     e7c:	8b 89       	ldd	r24, Y+19	; 0x13
     e7e:	9c 89       	ldd	r25, Y+20	; 0x14
     e80:	0e 94 30 0c 	call	0x1860	; 0x1860 <__cmpsf2>
     e84:	88 23       	and	r24, r24
     e86:	1c f4       	brge	.+6      	; 0xe8e <hd44780_init+0x434>
		__ticks = 1;
     e88:	81 e0       	ldi	r24, 0x01	; 1
     e8a:	89 8f       	std	Y+25, r24	; 0x19
     e8c:	b2 c0       	rjmp	.+356    	; 0xff2 <hd44780_init+0x598>
	else if (__tmp2 > 65535)
     e8e:	20 e0       	ldi	r18, 0x00	; 0
     e90:	3f ef       	ldi	r19, 0xFF	; 255
     e92:	4f e7       	ldi	r20, 0x7F	; 127
     e94:	57 e4       	ldi	r21, 0x47	; 71
     e96:	6d 89       	ldd	r22, Y+21	; 0x15
     e98:	7e 89       	ldd	r23, Y+22	; 0x16
     e9a:	8f 89       	ldd	r24, Y+23	; 0x17
     e9c:	98 8d       	ldd	r25, Y+24	; 0x18
     e9e:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <__gesf2>
     ea2:	18 16       	cp	r1, r24
     ea4:	0c f0       	brlt	.+2      	; 0xea8 <hd44780_init+0x44e>
     ea6:	7b c0       	rjmp	.+246    	; 0xf9e <hd44780_init+0x544>
	{
		_delay_ms(__us / 1000.0);
     ea8:	20 e0       	ldi	r18, 0x00	; 0
     eaa:	30 e0       	ldi	r19, 0x00	; 0
     eac:	4a e7       	ldi	r20, 0x7A	; 122
     eae:	54 e4       	ldi	r21, 0x44	; 68
     eb0:	6d 85       	ldd	r22, Y+13	; 0x0d
     eb2:	7e 85       	ldd	r23, Y+14	; 0x0e
     eb4:	8f 85       	ldd	r24, Y+15	; 0x0f
     eb6:	98 89       	ldd	r25, Y+16	; 0x10
     eb8:	0e 94 35 0c 	call	0x186a	; 0x186a <__divsf3>
     ebc:	dc 01       	movw	r26, r24
     ebe:	cb 01       	movw	r24, r22
     ec0:	8a 8f       	std	Y+26, r24	; 0x1a
     ec2:	9b 8f       	std	Y+27, r25	; 0x1b
     ec4:	ac 8f       	std	Y+28, r26	; 0x1c
     ec6:	bd 8f       	std	Y+29, r27	; 0x1d

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     ec8:	20 e0       	ldi	r18, 0x00	; 0
     eca:	30 e0       	ldi	r19, 0x00	; 0
     ecc:	4a e7       	ldi	r20, 0x7A	; 122
     ece:	55 e4       	ldi	r21, 0x45	; 69
     ed0:	6a 8d       	ldd	r22, Y+26	; 0x1a
     ed2:	7b 8d       	ldd	r23, Y+27	; 0x1b
     ed4:	8c 8d       	ldd	r24, Y+28	; 0x1c
     ed6:	9d 8d       	ldd	r25, Y+29	; 0x1d
     ed8:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     edc:	dc 01       	movw	r26, r24
     ede:	cb 01       	movw	r24, r22
     ee0:	8e 8f       	std	Y+30, r24	; 0x1e
     ee2:	9f 8f       	std	Y+31, r25	; 0x1f
     ee4:	a8 a3       	std	Y+32, r26	; 0x20
     ee6:	b9 a3       	std	Y+33, r27	; 0x21
	if (__tmp < 1.0)
     ee8:	20 e0       	ldi	r18, 0x00	; 0
     eea:	30 e0       	ldi	r19, 0x00	; 0
     eec:	40 e8       	ldi	r20, 0x80	; 128
     eee:	5f e3       	ldi	r21, 0x3F	; 63
     ef0:	6e 8d       	ldd	r22, Y+30	; 0x1e
     ef2:	7f 8d       	ldd	r23, Y+31	; 0x1f
     ef4:	88 a1       	ldd	r24, Y+32	; 0x20
     ef6:	99 a1       	ldd	r25, Y+33	; 0x21
     ef8:	0e 94 30 0c 	call	0x1860	; 0x1860 <__cmpsf2>
     efc:	88 23       	and	r24, r24
     efe:	2c f4       	brge	.+10     	; 0xf0a <hd44780_init+0x4b0>
		__ticks = 1;
     f00:	81 e0       	ldi	r24, 0x01	; 1
     f02:	90 e0       	ldi	r25, 0x00	; 0
     f04:	9b a3       	std	Y+35, r25	; 0x23
     f06:	8a a3       	std	Y+34, r24	; 0x22
     f08:	3f c0       	rjmp	.+126    	; 0xf88 <hd44780_init+0x52e>
	else if (__tmp > 65535)
     f0a:	20 e0       	ldi	r18, 0x00	; 0
     f0c:	3f ef       	ldi	r19, 0xFF	; 255
     f0e:	4f e7       	ldi	r20, 0x7F	; 127
     f10:	57 e4       	ldi	r21, 0x47	; 71
     f12:	6e 8d       	ldd	r22, Y+30	; 0x1e
     f14:	7f 8d       	ldd	r23, Y+31	; 0x1f
     f16:	88 a1       	ldd	r24, Y+32	; 0x20
     f18:	99 a1       	ldd	r25, Y+33	; 0x21
     f1a:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <__gesf2>
     f1e:	18 16       	cp	r1, r24
     f20:	4c f5       	brge	.+82     	; 0xf74 <hd44780_init+0x51a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f22:	20 e0       	ldi	r18, 0x00	; 0
     f24:	30 e0       	ldi	r19, 0x00	; 0
     f26:	40 e2       	ldi	r20, 0x20	; 32
     f28:	51 e4       	ldi	r21, 0x41	; 65
     f2a:	6a 8d       	ldd	r22, Y+26	; 0x1a
     f2c:	7b 8d       	ldd	r23, Y+27	; 0x1b
     f2e:	8c 8d       	ldd	r24, Y+28	; 0x1c
     f30:	9d 8d       	ldd	r25, Y+29	; 0x1d
     f32:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
     f36:	dc 01       	movw	r26, r24
     f38:	cb 01       	movw	r24, r22
     f3a:	bc 01       	movw	r22, r24
     f3c:	cd 01       	movw	r24, r26
     f3e:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     f42:	dc 01       	movw	r26, r24
     f44:	cb 01       	movw	r24, r22
     f46:	9b a3       	std	Y+35, r25	; 0x23
     f48:	8a a3       	std	Y+34, r24	; 0x22
     f4a:	0f c0       	rjmp	.+30     	; 0xf6a <hd44780_init+0x510>
     f4c:	80 e9       	ldi	r24, 0x90	; 144
     f4e:	91 e0       	ldi	r25, 0x01	; 1
     f50:	9d a3       	std	Y+37, r25	; 0x25
     f52:	8c a3       	std	Y+36, r24	; 0x24
     f54:	8c a1       	ldd	r24, Y+36	; 0x24
     f56:	9d a1       	ldd	r25, Y+37	; 0x25
     f58:	01 97       	sbiw	r24, 0x01	; 1
     f5a:	f1 f7       	brne	.-4      	; 0xf58 <hd44780_init+0x4fe>
     f5c:	9d a3       	std	Y+37, r25	; 0x25
     f5e:	8c a3       	std	Y+36, r24	; 0x24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f60:	8a a1       	ldd	r24, Y+34	; 0x22
     f62:	9b a1       	ldd	r25, Y+35	; 0x23
     f64:	01 97       	sbiw	r24, 0x01	; 1
     f66:	9b a3       	std	Y+35, r25	; 0x23
     f68:	8a a3       	std	Y+34, r24	; 0x22
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     f6a:	8a a1       	ldd	r24, Y+34	; 0x22
     f6c:	9b a1       	ldd	r25, Y+35	; 0x23
     f6e:	89 2b       	or	r24, r25
     f70:	69 f7       	brne	.-38     	; 0xf4c <hd44780_init+0x4f2>
     f72:	3f c0       	rjmp	.+126    	; 0xff2 <hd44780_init+0x598>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     f74:	6e 8d       	ldd	r22, Y+30	; 0x1e
     f76:	7f 8d       	ldd	r23, Y+31	; 0x1f
     f78:	88 a1       	ldd	r24, Y+32	; 0x20
     f7a:	99 a1       	ldd	r25, Y+33	; 0x21
     f7c:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     f80:	dc 01       	movw	r26, r24
     f82:	cb 01       	movw	r24, r22
     f84:	9b a3       	std	Y+35, r25	; 0x23
     f86:	8a a3       	std	Y+34, r24	; 0x22
     f88:	8a a1       	ldd	r24, Y+34	; 0x22
     f8a:	9b a1       	ldd	r25, Y+35	; 0x23
     f8c:	9f a3       	std	Y+39, r25	; 0x27
     f8e:	8e a3       	std	Y+38, r24	; 0x26
     f90:	8e a1       	ldd	r24, Y+38	; 0x26
     f92:	9f a1       	ldd	r25, Y+39	; 0x27
     f94:	01 97       	sbiw	r24, 0x01	; 1
     f96:	f1 f7       	brne	.-4      	; 0xf94 <hd44780_init+0x53a>
     f98:	9f a3       	std	Y+39, r25	; 0x27
     f9a:	8e a3       	std	Y+38, r24	; 0x26
     f9c:	2a c0       	rjmp	.+84     	; 0xff2 <hd44780_init+0x598>
		__ticks = 1;
	else if (__tmp2 > 65535)
	{
		_delay_ms(__us / 1000.0);
	}
	else if (__tmp > 255)
     f9e:	20 e0       	ldi	r18, 0x00	; 0
     fa0:	30 e0       	ldi	r19, 0x00	; 0
     fa2:	4f e7       	ldi	r20, 0x7F	; 127
     fa4:	53 e4       	ldi	r21, 0x43	; 67
     fa6:	69 89       	ldd	r22, Y+17	; 0x11
     fa8:	7a 89       	ldd	r23, Y+18	; 0x12
     faa:	8b 89       	ldd	r24, Y+19	; 0x13
     fac:	9c 89       	ldd	r25, Y+20	; 0x14
     fae:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <__gesf2>
     fb2:	18 16       	cp	r1, r24
     fb4:	ac f4       	brge	.+42     	; 0xfe0 <hd44780_init+0x586>
	{
		uint16_t __ticks=(uint16_t)__tmp2;
     fb6:	6d 89       	ldd	r22, Y+21	; 0x15
     fb8:	7e 89       	ldd	r23, Y+22	; 0x16
     fba:	8f 89       	ldd	r24, Y+23	; 0x17
     fbc:	98 8d       	ldd	r25, Y+24	; 0x18
     fbe:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     fc2:	dc 01       	movw	r26, r24
     fc4:	cb 01       	movw	r24, r22
     fc6:	99 a7       	std	Y+41, r25	; 0x29
     fc8:	88 a7       	std	Y+40, r24	; 0x28
     fca:	88 a5       	ldd	r24, Y+40	; 0x28
     fcc:	99 a5       	ldd	r25, Y+41	; 0x29
     fce:	9b a7       	std	Y+43, r25	; 0x2b
     fd0:	8a a7       	std	Y+42, r24	; 0x2a
     fd2:	8a a5       	ldd	r24, Y+42	; 0x2a
     fd4:	9b a5       	ldd	r25, Y+43	; 0x2b
     fd6:	01 97       	sbiw	r24, 0x01	; 1
     fd8:	f1 f7       	brne	.-4      	; 0xfd6 <hd44780_init+0x57c>
     fda:	9b a7       	std	Y+43, r25	; 0x2b
     fdc:	8a a7       	std	Y+42, r24	; 0x2a
     fde:	0f c0       	rjmp	.+30     	; 0xffe <hd44780_init+0x5a4>
		_delay_loop_2(__ticks);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
     fe0:	69 89       	ldd	r22, Y+17	; 0x11
     fe2:	7a 89       	ldd	r23, Y+18	; 0x12
     fe4:	8b 89       	ldd	r24, Y+19	; 0x13
     fe6:	9c 89       	ldd	r25, Y+20	; 0x14
     fe8:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
     fec:	dc 01       	movw	r26, r24
     fee:	cb 01       	movw	r24, r22
     ff0:	89 8f       	std	Y+25, r24	; 0x19
     ff2:	89 8d       	ldd	r24, Y+25	; 0x19
     ff4:	8c a7       	std	Y+44, r24	; 0x2c
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     ff6:	8c a5       	ldd	r24, Y+44	; 0x2c
     ff8:	8a 95       	dec	r24
     ffa:	f1 f7       	brne	.-4      	; 0xff8 <hd44780_init+0x59e>
     ffc:	8c a7       	std	Y+44, r24	; 0x2c
  _delay_us(37);

  hd44780_outnibble(HD44780_FNSET(0, 1, 0) >> 4, 0);
     ffe:	60 e0       	ldi	r22, 0x00	; 0
    1000:	82 e0       	ldi	r24, 0x02	; 2
    1002:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <hd44780_outnibble>
  hd44780_wait_ready(false);
    1006:	80 e0       	ldi	r24, 0x00	; 0
    1008:	0e 94 b2 03 	call	0x764	; 0x764 <hd44780_wait_ready>
  hd44780_outcmd(HD44780_FNSET(0, 1, 0));
    100c:	60 e0       	ldi	r22, 0x00	; 0
    100e:	88 e2       	ldi	r24, 0x28	; 40
    1010:	0e 94 22 02 	call	0x444	; 0x444 <hd44780_outbyte>
  hd44780_wait_ready(false);
    1014:	80 e0       	ldi	r24, 0x00	; 0
    1016:	0e 94 b2 03 	call	0x764	; 0x764 <hd44780_wait_ready>
  hd44780_outcmd(HD44780_DISPCTL(0, 0, 0));
    101a:	60 e0       	ldi	r22, 0x00	; 0
    101c:	88 e0       	ldi	r24, 0x08	; 8
    101e:	0e 94 22 02 	call	0x444	; 0x444 <hd44780_outbyte>
  hd44780_wait_ready(false);
    1022:	80 e0       	ldi	r24, 0x00	; 0
    1024:	0e 94 b2 03 	call	0x764	; 0x764 <hd44780_wait_ready>
}
    1028:	00 00       	nop
    102a:	c6 5b       	subi	r28, 0xB6	; 182
    102c:	df 4f       	sbci	r29, 0xFF	; 255
    102e:	0f b6       	in	r0, 0x3f	; 63
    1030:	f8 94       	cli
    1032:	de bf       	out	0x3e, r29	; 62
    1034:	0f be       	out	0x3f, r0	; 63
    1036:	cd bf       	out	0x3d, r28	; 61
    1038:	df 91       	pop	r29
    103a:	cf 91       	pop	r28
    103c:	1f 91       	pop	r17
    103e:	0f 91       	pop	r16
    1040:	08 95       	ret

00001042 <hd44780_powerdown>:
/*
 * Prepare the LCD controller pins for powerdown.
 */
void
hd44780_powerdown(void)
{
    1042:	cf 93       	push	r28
    1044:	df 93       	push	r29
    1046:	cd b7       	in	r28, 0x3d	; 61
    1048:	de b7       	in	r29, 0x3e	; 62
  ASSIGN(PORT, HD44780_D4, 0);
    104a:	88 e2       	ldi	r24, 0x28	; 40
    104c:	90 e0       	ldi	r25, 0x00	; 0
    104e:	28 e2       	ldi	r18, 0x28	; 40
    1050:	30 e0       	ldi	r19, 0x00	; 0
    1052:	f9 01       	movw	r30, r18
    1054:	20 81       	ld	r18, Z
    1056:	20 7f       	andi	r18, 0xF0	; 240
    1058:	fc 01       	movw	r30, r24
    105a:	20 83       	st	Z, r18
  CLR(PORT, HD44780_RS);
    105c:	85 e2       	ldi	r24, 0x25	; 37
    105e:	90 e0       	ldi	r25, 0x00	; 0
    1060:	25 e2       	ldi	r18, 0x25	; 37
    1062:	30 e0       	ldi	r19, 0x00	; 0
    1064:	f9 01       	movw	r30, r18
    1066:	20 81       	ld	r18, Z
    1068:	2f 7d       	andi	r18, 0xDF	; 223
    106a:	fc 01       	movw	r30, r24
    106c:	20 83       	st	Z, r18
  CLR(PORT, HD44780_RW);
    106e:	85 e2       	ldi	r24, 0x25	; 37
    1070:	90 e0       	ldi	r25, 0x00	; 0
    1072:	25 e2       	ldi	r18, 0x25	; 37
    1074:	30 e0       	ldi	r19, 0x00	; 0
    1076:	f9 01       	movw	r30, r18
    1078:	20 81       	ld	r18, Z
    107a:	2f 7e       	andi	r18, 0xEF	; 239
    107c:	fc 01       	movw	r30, r24
    107e:	20 83       	st	Z, r18
  CLR(PORT, HD44780_E);
    1080:	85 e2       	ldi	r24, 0x25	; 37
    1082:	90 e0       	ldi	r25, 0x00	; 0
    1084:	25 e2       	ldi	r18, 0x25	; 37
    1086:	30 e0       	ldi	r19, 0x00	; 0
    1088:	f9 01       	movw	r30, r18
    108a:	20 81       	ld	r18, Z
    108c:	27 7f       	andi	r18, 0xF7	; 247
    108e:	fc 01       	movw	r30, r24
    1090:	20 83       	st	Z, r18
}
    1092:	00 00       	nop
    1094:	df 91       	pop	r29
    1096:	cf 91       	pop	r28
    1098:	08 95       	ret

0000109a <lcd_init>:
 * Setup the LCD controller.  First, call the hardware initialization
 * function, then adjust the display attributes we want.
 */
void
lcd_init(void)
{
    109a:	cf 93       	push	r28
    109c:	df 93       	push	r29
    109e:	cd b7       	in	r28, 0x3d	; 61
    10a0:	de b7       	in	r29, 0x3e	; 62

  hd44780_init();
    10a2:	0e 94 2d 05 	call	0xa5a	; 0xa5a <hd44780_init>

  /*
   * Clear the display.
   */
  hd44780_outcmd(HD44780_CLR);
    10a6:	60 e0       	ldi	r22, 0x00	; 0
    10a8:	81 e0       	ldi	r24, 0x01	; 1
    10aa:	0e 94 22 02 	call	0x444	; 0x444 <hd44780_outbyte>
  hd44780_wait_ready(true);
    10ae:	81 e0       	ldi	r24, 0x01	; 1
    10b0:	0e 94 b2 03 	call	0x764	; 0x764 <hd44780_wait_ready>

  /*
   * Entry mode: auto-increment address counter, no display shift in
   * effect.
   */
  hd44780_outcmd(HD44780_ENTMODE(1, 0));
    10b4:	60 e0       	ldi	r22, 0x00	; 0
    10b6:	86 e0       	ldi	r24, 0x06	; 6
    10b8:	0e 94 22 02 	call	0x444	; 0x444 <hd44780_outbyte>
  hd44780_wait_ready(false);
    10bc:	80 e0       	ldi	r24, 0x00	; 0
    10be:	0e 94 b2 03 	call	0x764	; 0x764 <hd44780_wait_ready>

  /*
   * Enable display, activate non-blinking cursor.
   */
  hd44780_outcmd(HD44780_DISPCTL(1, 1, 0));
    10c2:	60 e0       	ldi	r22, 0x00	; 0
    10c4:	8e e0       	ldi	r24, 0x0E	; 14
    10c6:	0e 94 22 02 	call	0x444	; 0x444 <hd44780_outbyte>
  hd44780_wait_ready(false);
    10ca:	80 e0       	ldi	r24, 0x00	; 0
    10cc:	0e 94 b2 03 	call	0x764	; 0x764 <hd44780_wait_ready>
}
    10d0:	00 00       	nop
    10d2:	df 91       	pop	r29
    10d4:	cf 91       	pop	r28
    10d6:	08 95       	ret

000010d8 <lcd_putchar>:
 * Send character c to the LCD display.  After a '\n' has been seen,
 * the next character will first clear the display.
 */
int
lcd_putchar(char c, FILE *unused)
{
    10d8:	cf 93       	push	r28
    10da:	df 93       	push	r29
    10dc:	00 d0       	rcall	.+0      	; 0x10de <lcd_putchar+0x6>
    10de:	1f 92       	push	r1
    10e0:	cd b7       	in	r28, 0x3d	; 61
    10e2:	de b7       	in	r29, 0x3e	; 62
    10e4:	89 83       	std	Y+1, r24	; 0x01
    10e6:	7b 83       	std	Y+3, r23	; 0x03
    10e8:	6a 83       	std	Y+2, r22	; 0x02
  static bool nl_seen = 0;

  if (nl_seen >= 2 && c != '\n')
    10ea:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <__data_end>
    10ee:	88 2f       	mov	r24, r24
    10f0:	90 e0       	ldi	r25, 0x00	; 0
    10f2:	02 97       	sbiw	r24, 0x02	; 2
    10f4:	d4 f0       	brlt	.+52     	; 0x112a <lcd_putchar+0x52>
    10f6:	89 81       	ldd	r24, Y+1	; 0x01
    10f8:	8a 30       	cpi	r24, 0x0A	; 10
    10fa:	b9 f0       	breq	.+46     	; 0x112a <lcd_putchar+0x52>
    {
      /*
       * First character after newline, clear display and home cursor.
       */
      hd44780_wait_ready(false);
    10fc:	80 e0       	ldi	r24, 0x00	; 0
    10fe:	0e 94 b2 03 	call	0x764	; 0x764 <hd44780_wait_ready>
      hd44780_outcmd(HD44780_CLR);
    1102:	60 e0       	ldi	r22, 0x00	; 0
    1104:	81 e0       	ldi	r24, 0x01	; 1
    1106:	0e 94 22 02 	call	0x444	; 0x444 <hd44780_outbyte>
      hd44780_wait_ready(false);
    110a:	80 e0       	ldi	r24, 0x00	; 0
    110c:	0e 94 b2 03 	call	0x764	; 0x764 <hd44780_wait_ready>
      hd44780_outcmd(HD44780_HOME);
    1110:	60 e0       	ldi	r22, 0x00	; 0
    1112:	82 e0       	ldi	r24, 0x02	; 2
    1114:	0e 94 22 02 	call	0x444	; 0x444 <hd44780_outbyte>
      hd44780_wait_ready(true);
    1118:	81 e0       	ldi	r24, 0x01	; 1
    111a:	0e 94 b2 03 	call	0x764	; 0x764 <hd44780_wait_ready>
      hd44780_outcmd(HD44780_DDADDR(0));
    111e:	60 e0       	ldi	r22, 0x00	; 0
    1120:	80 e8       	ldi	r24, 0x80	; 128
    1122:	0e 94 22 02 	call	0x444	; 0x444 <hd44780_outbyte>

      nl_seen = 0;
    1126:	10 92 28 01 	sts	0x0128, r1	; 0x800128 <__data_end>
    }
  if (c == '\n')
    112a:	89 81       	ldd	r24, Y+1	; 0x01
    112c:	8a 30       	cpi	r24, 0x0A	; 10
    112e:	79 f4       	brne	.+30     	; 0x114e <lcd_putchar+0x76>
    {
      ++nl_seen;
    1130:	81 e0       	ldi	r24, 0x01	; 1
    1132:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <__data_end>
      if (nl_seen == 1){
    1136:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <__data_end>
    113a:	88 23       	and	r24, r24
    113c:	79 f0       	breq	.+30     	; 0x115c <lcd_putchar+0x84>
		    hd44780_wait_ready(true);
    113e:	81 e0       	ldi	r24, 0x01	; 1
    1140:	0e 94 b2 03 	call	0x764	; 0x764 <hd44780_wait_ready>
		    hd44780_outcmd(HD44780_DDADDR(0x40));
    1144:	60 e0       	ldi	r22, 0x00	; 0
    1146:	80 ec       	ldi	r24, 0xC0	; 192
    1148:	0e 94 22 02 	call	0x444	; 0x444 <hd44780_outbyte>
    114c:	07 c0       	rjmp	.+14     	; 0x115c <lcd_putchar+0x84>
		  }
    }
  else
    {
      hd44780_wait_ready(false);
    114e:	80 e0       	ldi	r24, 0x00	; 0
    1150:	0e 94 b2 03 	call	0x764	; 0x764 <hd44780_wait_ready>
      hd44780_outdata(c);
    1154:	61 e0       	ldi	r22, 0x01	; 1
    1156:	89 81       	ldd	r24, Y+1	; 0x01
    1158:	0e 94 22 02 	call	0x444	; 0x444 <hd44780_outbyte>
    }

  return 0;
    115c:	80 e0       	ldi	r24, 0x00	; 0
    115e:	90 e0       	ldi	r25, 0x00	; 0
}
    1160:	0f 90       	pop	r0
    1162:	0f 90       	pop	r0
    1164:	0f 90       	pop	r0
    1166:	df 91       	pop	r29
    1168:	cf 91       	pop	r28
    116a:	08 95       	ret

0000116c <home>:

/*
Returns the cursor to the first row first cell of the LCD
*/
void home(void){
    116c:	cf 93       	push	r28
    116e:	df 93       	push	r29
    1170:	cd b7       	in	r28, 0x3d	; 61
    1172:	de b7       	in	r29, 0x3e	; 62
  hd44780_wait_ready(true);
    1174:	81 e0       	ldi	r24, 0x01	; 1
    1176:	0e 94 b2 03 	call	0x764	; 0x764 <hd44780_wait_ready>
	hd44780_outcmd(HD44780_DDADDR(0x00));
    117a:	60 e0       	ldi	r22, 0x00	; 0
    117c:	80 e8       	ldi	r24, 0x80	; 128
    117e:	0e 94 22 02 	call	0x444	; 0x444 <hd44780_outbyte>
}
    1182:	00 00       	nop
    1184:	df 91       	pop	r29
    1186:	cf 91       	pop	r28
    1188:	08 95       	ret

0000118a <clear>:

/*
Clears the screen of the LCD and returns home
*/
void clear(void){
    118a:	cf 93       	push	r28
    118c:	df 93       	push	r29
    118e:	cd b7       	in	r28, 0x3d	; 61
    1190:	de b7       	in	r29, 0x3e	; 62
	hd44780_wait_ready(false);
    1192:	80 e0       	ldi	r24, 0x00	; 0
    1194:	0e 94 b2 03 	call	0x764	; 0x764 <hd44780_wait_ready>
	hd44780_outcmd(HD44780_CLR);
    1198:	60 e0       	ldi	r22, 0x00	; 0
    119a:	81 e0       	ldi	r24, 0x01	; 1
    119c:	0e 94 22 02 	call	0x444	; 0x444 <hd44780_outbyte>
	hd44780_wait_ready(true);
    11a0:	81 e0       	ldi	r24, 0x01	; 1
    11a2:	0e 94 b2 03 	call	0x764	; 0x764 <hd44780_wait_ready>
	hd44780_outcmd(HD44780_DDADDR(0));
    11a6:	60 e0       	ldi	r22, 0x00	; 0
    11a8:	80 e8       	ldi	r24, 0x80	; 128
    11aa:	0e 94 22 02 	call	0x444	; 0x444 <hd44780_outbyte>
}
    11ae:	00 00       	nop
    11b0:	df 91       	pop	r29
    11b2:	cf 91       	pop	r28
    11b4:	08 95       	ret

000011b6 <row2>:

/*
Puts the cursor at the start of the second row
*/
void row2(void){
    11b6:	cf 93       	push	r28
    11b8:	df 93       	push	r29
    11ba:	cd b7       	in	r28, 0x3d	; 61
    11bc:	de b7       	in	r29, 0x3e	; 62
	hd44780_wait_ready(true);
    11be:	81 e0       	ldi	r24, 0x01	; 1
    11c0:	0e 94 b2 03 	call	0x764	; 0x764 <hd44780_wait_ready>
	hd44780_outcmd(HD44780_DDADDR(0x40));
    11c4:	60 e0       	ldi	r22, 0x00	; 0
    11c6:	80 ec       	ldi	r24, 0xC0	; 192
    11c8:	0e 94 22 02 	call	0x444	; 0x444 <hd44780_outbyte>
}
    11cc:	00 00       	nop
    11ce:	df 91       	pop	r29
    11d0:	cf 91       	pop	r28
    11d2:	08 95       	ret

000011d4 <__vector_16>:
void read_rpg();
void display_to_LCD();

// timer0 overflow ISR
ISR(TIMER0_OVF_vect)
{
    11d4:	1f 92       	push	r1
    11d6:	0f 92       	push	r0
    11d8:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
    11dc:	0f 92       	push	r0
    11de:	11 24       	eor	r1, r1
    11e0:	2f 93       	push	r18
    11e2:	3f 93       	push	r19
    11e4:	8f 93       	push	r24
    11e6:	9f 93       	push	r25
    11e8:	ef 93       	push	r30
    11ea:	ff 93       	push	r31
    11ec:	cf 93       	push	r28
    11ee:	df 93       	push	r29
    11f0:	cd b7       	in	r28, 0x3d	; 61
    11f2:	de b7       	in	r29, 0x3e	; 62
	cli();
    11f4:	f8 94       	cli
	OCR0B = COMPARE; // Update the COMPARE value
    11f6:	88 e4       	ldi	r24, 0x48	; 72
    11f8:	90 e0       	ldi	r25, 0x00	; 0
    11fa:	20 91 10 01 	lds	r18, 0x0110	; 0x800110 <COMPARE>
    11fe:	30 91 11 01 	lds	r19, 0x0111	; 0x800111 <COMPARE+0x1>
    1202:	fc 01       	movw	r30, r24
    1204:	20 83       	st	Z, r18
	sei();
    1206:	78 94       	sei
}
    1208:	00 00       	nop
    120a:	df 91       	pop	r29
    120c:	cf 91       	pop	r28
    120e:	ff 91       	pop	r31
    1210:	ef 91       	pop	r30
    1212:	9f 91       	pop	r25
    1214:	8f 91       	pop	r24
    1216:	3f 91       	pop	r19
    1218:	2f 91       	pop	r18
    121a:	0f 90       	pop	r0
    121c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
    1220:	0f 90       	pop	r0
    1222:	1f 90       	pop	r1
    1224:	18 95       	reti

00001226 <__vector_2>:

// PD3 Toggle ISR
ISR(INT1_vect)
{
    1226:	1f 92       	push	r1
    1228:	0f 92       	push	r0
    122a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
    122e:	0f 92       	push	r0
    1230:	11 24       	eor	r1, r1
    1232:	8f 93       	push	r24
    1234:	9f 93       	push	r25
    1236:	cf 93       	push	r28
    1238:	df 93       	push	r29
    123a:	cd b7       	in	r28, 0x3d	; 61
    123c:	de b7       	in	r29, 0x3e	; 62
	cli();
    123e:	f8 94       	cli
	pulse_count++;
    1240:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <pulse_count>
    1244:	90 91 2b 01 	lds	r25, 0x012B	; 0x80012b <pulse_count+0x1>
    1248:	01 96       	adiw	r24, 0x01	; 1
    124a:	90 93 2b 01 	sts	0x012B, r25	; 0x80012b <pulse_count+0x1>
    124e:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <pulse_count>
	sei();
    1252:	78 94       	sei
}
    1254:	00 00       	nop
    1256:	df 91       	pop	r29
    1258:	cf 91       	pop	r28
    125a:	9f 91       	pop	r25
    125c:	8f 91       	pop	r24
    125e:	0f 90       	pop	r0
    1260:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
    1264:	0f 90       	pop	r0
    1266:	1f 90       	pop	r1
    1268:	18 95       	reti

0000126a <__vector_13>:

// timer1 overflow ISR
ISR(TIMER1_OVF_vect) 
{
    126a:	1f 92       	push	r1
    126c:	0f 92       	push	r0
    126e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
    1272:	0f 92       	push	r0
    1274:	11 24       	eor	r1, r1
    1276:	2f 93       	push	r18
    1278:	3f 93       	push	r19
    127a:	4f 93       	push	r20
    127c:	8f 93       	push	r24
    127e:	9f 93       	push	r25
    1280:	cf 93       	push	r28
    1282:	df 93       	push	r29
    1284:	00 d0       	rcall	.+0      	; 0x1286 <__vector_13+0x1c>
    1286:	cd b7       	in	r28, 0x3d	; 61
    1288:	de b7       	in	r29, 0x3e	; 62
	cli();
    128a:	f8 94       	cli
	uint16_t pulses = pulse_count;
    128c:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <pulse_count>
    1290:	90 91 2b 01 	lds	r25, 0x012B	; 0x80012b <pulse_count+0x1>
    1294:	9a 83       	std	Y+2, r25	; 0x02
    1296:	89 83       	std	Y+1, r24	; 0x01
	pulse_count = 0; // Reset pulse count for the next period
    1298:	10 92 2b 01 	sts	0x012B, r1	; 0x80012b <pulse_count+0x1>
    129c:	10 92 2a 01 	sts	0x012A, r1	; 0x80012a <pulse_count>
	rpm = (pulses/4) * 60;
    12a0:	89 81       	ldd	r24, Y+1	; 0x01
    12a2:	9a 81       	ldd	r25, Y+2	; 0x02
    12a4:	9c 01       	movw	r18, r24
    12a6:	36 95       	lsr	r19
    12a8:	27 95       	ror	r18
    12aa:	36 95       	lsr	r19
    12ac:	27 95       	ror	r18
    12ae:	4c e3       	ldi	r20, 0x3C	; 60
    12b0:	42 9f       	mul	r20, r18
    12b2:	c0 01       	movw	r24, r0
    12b4:	43 9f       	mul	r20, r19
    12b6:	90 0d       	add	r25, r0
    12b8:	11 24       	eor	r1, r1
    12ba:	90 93 2d 01 	sts	0x012D, r25	; 0x80012d <rpm+0x1>
    12be:	80 93 2c 01 	sts	0x012C, r24	; 0x80012c <rpm>
	sei();
    12c2:	78 94       	sei
}
    12c4:	00 00       	nop
    12c6:	0f 90       	pop	r0
    12c8:	0f 90       	pop	r0
    12ca:	df 91       	pop	r29
    12cc:	cf 91       	pop	r28
    12ce:	9f 91       	pop	r25
    12d0:	8f 91       	pop	r24
    12d2:	4f 91       	pop	r20
    12d4:	3f 91       	pop	r19
    12d6:	2f 91       	pop	r18
    12d8:	0f 90       	pop	r0
    12da:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
    12de:	0f 90       	pop	r0
    12e0:	1f 90       	pop	r1
    12e2:	18 95       	reti

000012e4 <main>:

int main(void)
{
    12e4:	cf 93       	push	r28
    12e6:	df 93       	push	r29
    12e8:	cd b7       	in	r28, 0x3d	; 61
    12ea:	de b7       	in	r29, 0x3e	; 62
    12ec:	60 97       	sbiw	r28, 0x10	; 16
    12ee:	0f b6       	in	r0, 0x3f	; 63
    12f0:	f8 94       	cli
    12f2:	de bf       	out	0x3e, r29	; 62
    12f4:	0f be       	out	0x3f, r0	; 63
    12f6:	cd bf       	out	0x3d, r28	; 61
	stdout = &lcd_str; // redefines std output to output to LCD file output, that file is that writes to LCD
    12f8:	80 e0       	ldi	r24, 0x00	; 0
    12fa:	91 e0       	ldi	r25, 0x01	; 1
    12fc:	90 93 31 01 	sts	0x0131, r25	; 0x800131 <__iob+0x3>
    1300:	80 93 30 01 	sts	0x0130, r24	; 0x800130 <__iob+0x2>
    1304:	81 e0       	ldi	r24, 0x01	; 1
    1306:	8d 83       	std	Y+5, r24	; 0x05
\note For device with XTAL Divide Control Register (XDIV), \c x can actually range
from 1 to 129. Thus, one does not need to use \c clock_div_t type as argument.
*/
void clock_prescale_set(clock_div_t __x)
{
    uint8_t __tmp = _BV(CLKPCE);
    1308:	80 e8       	ldi	r24, 0x80	; 128
    130a:	8e 83       	std	Y+6, r24	; 0x06
    __asm__ __volatile__ (
    130c:	8e 81       	ldd	r24, Y+6	; 0x06
    130e:	9d 81       	ldd	r25, Y+5	; 0x05
    1310:	0f b6       	in	r0, 0x3f	; 63
    1312:	f8 94       	cli
    1314:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <__TEXT_REGION_LENGTH__+0x7f8061>
    1318:	90 93 61 00 	sts	0x0061, r25	; 0x800061 <__TEXT_REGION_LENGTH__+0x7f8061>
    131c:	0f be       	out	0x3f, r0	; 63
	clock_prescale_set(1);

	lcd_init();
    131e:	0e 94 4d 08 	call	0x109a	; 0x109a <lcd_init>
	
	DDRD = DDRD | (1 << 5); // set PD5 as output
    1322:	8a e2       	ldi	r24, 0x2A	; 42
    1324:	90 e0       	ldi	r25, 0x00	; 0
    1326:	2a e2       	ldi	r18, 0x2A	; 42
    1328:	30 e0       	ldi	r19, 0x00	; 0
    132a:	f9 01       	movw	r30, r18
    132c:	20 81       	ld	r18, Z
    132e:	20 62       	ori	r18, 0x20	; 32
    1330:	fc 01       	movw	r30, r24
    1332:	20 83       	st	Z, r18
	
	DDRB = DDRB & ~((1 << RPG_A_PIN) | (1 << RPG_B_PIN)); // Set RPG pins as inputs
    1334:	84 e2       	ldi	r24, 0x24	; 36
    1336:	90 e0       	ldi	r25, 0x00	; 0
    1338:	24 e2       	ldi	r18, 0x24	; 36
    133a:	30 e0       	ldi	r19, 0x00	; 0
    133c:	f9 01       	movw	r30, r18
    133e:	20 81       	ld	r18, Z
    1340:	2c 7f       	andi	r18, 0xFC	; 252
    1342:	fc 01       	movw	r30, r24
    1344:	20 83       	st	Z, r18
	PORTB |= (1 << RPG_A_PIN) | (1 << RPG_B_PIN); // Enable pull-up resistors on RPG
    1346:	85 e2       	ldi	r24, 0x25	; 37
    1348:	90 e0       	ldi	r25, 0x00	; 0
    134a:	25 e2       	ldi	r18, 0x25	; 37
    134c:	30 e0       	ldi	r19, 0x00	; 0
    134e:	f9 01       	movw	r30, r18
    1350:	20 81       	ld	r18, Z
    1352:	23 60       	ori	r18, 0x03	; 3
    1354:	fc 01       	movw	r30, r24
    1356:	20 83       	st	Z, r18
	
	DDRD &= ~(1 << 3); // Set PD3 as input
    1358:	8a e2       	ldi	r24, 0x2A	; 42
    135a:	90 e0       	ldi	r25, 0x00	; 0
    135c:	2a e2       	ldi	r18, 0x2A	; 42
    135e:	30 e0       	ldi	r19, 0x00	; 0
    1360:	f9 01       	movw	r30, r18
    1362:	20 81       	ld	r18, Z
    1364:	27 7f       	andi	r18, 0xF7	; 247
    1366:	fc 01       	movw	r30, r24
    1368:	20 83       	st	Z, r18
	// Setup PD3 ISR
	EICRA |= (1 << ISC11) | (1 << ISC10);
    136a:	89 e6       	ldi	r24, 0x69	; 105
    136c:	90 e0       	ldi	r25, 0x00	; 0
    136e:	29 e6       	ldi	r18, 0x69	; 105
    1370:	30 e0       	ldi	r19, 0x00	; 0
    1372:	f9 01       	movw	r30, r18
    1374:	20 81       	ld	r18, Z
    1376:	2c 60       	ori	r18, 0x0C	; 12
    1378:	fc 01       	movw	r30, r24
    137a:	20 83       	st	Z, r18
	EIMSK |= (1 << INT1);
    137c:	8d e3       	ldi	r24, 0x3D	; 61
    137e:	90 e0       	ldi	r25, 0x00	; 0
    1380:	2d e3       	ldi	r18, 0x3D	; 61
    1382:	30 e0       	ldi	r19, 0x00	; 0
    1384:	f9 01       	movw	r30, r18
    1386:	20 81       	ld	r18, Z
    1388:	22 60       	ori	r18, 0x02	; 2
    138a:	fc 01       	movw	r30, r24
    138c:	20 83       	st	Z, r18
	
	timer0_init();
    138e:	0e 94 42 0a 	call	0x1484	; 0x1484 <timer0_init>
	timer1_init();
    1392:	0e 94 72 0a 	call	0x14e4	; 0x14e4 <timer1_init>
		
    while (1) {
		display_to_LCD();
    1396:	0e 94 f6 0a 	call	0x15ec	; 0x15ec <display_to_LCD>
		read_rpg();
    139a:	0e 94 9c 0a 	call	0x1538	; 0x1538 <read_rpg>
    139e:	80 e0       	ldi	r24, 0x00	; 0
    13a0:	90 e0       	ldi	r25, 0x00	; 0
    13a2:	a0 e2       	ldi	r26, 0x20	; 32
    13a4:	b1 e4       	ldi	r27, 0x41	; 65
    13a6:	89 83       	std	Y+1, r24	; 0x01
    13a8:	9a 83       	std	Y+2, r25	; 0x02
    13aa:	ab 83       	std	Y+3, r26	; 0x03
    13ac:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
    13ae:	20 e0       	ldi	r18, 0x00	; 0
    13b0:	30 e0       	ldi	r19, 0x00	; 0
    13b2:	4a e7       	ldi	r20, 0x7A	; 122
    13b4:	55 e4       	ldi	r21, 0x45	; 69
    13b6:	69 81       	ldd	r22, Y+1	; 0x01
    13b8:	7a 81       	ldd	r23, Y+2	; 0x02
    13ba:	8b 81       	ldd	r24, Y+3	; 0x03
    13bc:	9c 81       	ldd	r25, Y+4	; 0x04
    13be:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
    13c2:	dc 01       	movw	r26, r24
    13c4:	cb 01       	movw	r24, r22
    13c6:	8f 83       	std	Y+7, r24	; 0x07
    13c8:	98 87       	std	Y+8, r25	; 0x08
    13ca:	a9 87       	std	Y+9, r26	; 0x09
    13cc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    13ce:	20 e0       	ldi	r18, 0x00	; 0
    13d0:	30 e0       	ldi	r19, 0x00	; 0
    13d2:	40 e8       	ldi	r20, 0x80	; 128
    13d4:	5f e3       	ldi	r21, 0x3F	; 63
    13d6:	6f 81       	ldd	r22, Y+7	; 0x07
    13d8:	78 85       	ldd	r23, Y+8	; 0x08
    13da:	89 85       	ldd	r24, Y+9	; 0x09
    13dc:	9a 85       	ldd	r25, Y+10	; 0x0a
    13de:	0e 94 30 0c 	call	0x1860	; 0x1860 <__cmpsf2>
    13e2:	88 23       	and	r24, r24
    13e4:	2c f4       	brge	.+10     	; 0x13f0 <main+0x10c>
		__ticks = 1;
    13e6:	81 e0       	ldi	r24, 0x01	; 1
    13e8:	90 e0       	ldi	r25, 0x00	; 0
    13ea:	9c 87       	std	Y+12, r25	; 0x0c
    13ec:	8b 87       	std	Y+11, r24	; 0x0b
    13ee:	3f c0       	rjmp	.+126    	; 0x146e <main+0x18a>
	else if (__tmp > 65535)
    13f0:	20 e0       	ldi	r18, 0x00	; 0
    13f2:	3f ef       	ldi	r19, 0xFF	; 255
    13f4:	4f e7       	ldi	r20, 0x7F	; 127
    13f6:	57 e4       	ldi	r21, 0x47	; 71
    13f8:	6f 81       	ldd	r22, Y+7	; 0x07
    13fa:	78 85       	ldd	r23, Y+8	; 0x08
    13fc:	89 85       	ldd	r24, Y+9	; 0x09
    13fe:	9a 85       	ldd	r25, Y+10	; 0x0a
    1400:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <__gesf2>
    1404:	18 16       	cp	r1, r24
    1406:	4c f5       	brge	.+82     	; 0x145a <main+0x176>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1408:	20 e0       	ldi	r18, 0x00	; 0
    140a:	30 e0       	ldi	r19, 0x00	; 0
    140c:	40 e2       	ldi	r20, 0x20	; 32
    140e:	51 e4       	ldi	r21, 0x41	; 65
    1410:	69 81       	ldd	r22, Y+1	; 0x01
    1412:	7a 81       	ldd	r23, Y+2	; 0x02
    1414:	8b 81       	ldd	r24, Y+3	; 0x03
    1416:	9c 81       	ldd	r25, Y+4	; 0x04
    1418:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
    141c:	dc 01       	movw	r26, r24
    141e:	cb 01       	movw	r24, r22
    1420:	bc 01       	movw	r22, r24
    1422:	cd 01       	movw	r24, r26
    1424:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
    1428:	dc 01       	movw	r26, r24
    142a:	cb 01       	movw	r24, r22
    142c:	9c 87       	std	Y+12, r25	; 0x0c
    142e:	8b 87       	std	Y+11, r24	; 0x0b
    1430:	0f c0       	rjmp	.+30     	; 0x1450 <main+0x16c>
    1432:	80 e9       	ldi	r24, 0x90	; 144
    1434:	91 e0       	ldi	r25, 0x01	; 1
    1436:	9e 87       	std	Y+14, r25	; 0x0e
    1438:	8d 87       	std	Y+13, r24	; 0x0d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    143a:	8d 85       	ldd	r24, Y+13	; 0x0d
    143c:	9e 85       	ldd	r25, Y+14	; 0x0e
    143e:	01 97       	sbiw	r24, 0x01	; 1
    1440:	f1 f7       	brne	.-4      	; 0x143e <main+0x15a>
    1442:	9e 87       	std	Y+14, r25	; 0x0e
    1444:	8d 87       	std	Y+13, r24	; 0x0d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1446:	8b 85       	ldd	r24, Y+11	; 0x0b
    1448:	9c 85       	ldd	r25, Y+12	; 0x0c
    144a:	01 97       	sbiw	r24, 0x01	; 1
    144c:	9c 87       	std	Y+12, r25	; 0x0c
    144e:	8b 87       	std	Y+11, r24	; 0x0b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1450:	8b 85       	ldd	r24, Y+11	; 0x0b
    1452:	9c 85       	ldd	r25, Y+12	; 0x0c
    1454:	89 2b       	or	r24, r25
    1456:	69 f7       	brne	.-38     	; 0x1432 <main+0x14e>
    1458:	14 c0       	rjmp	.+40     	; 0x1482 <main+0x19e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    145a:	6f 81       	ldd	r22, Y+7	; 0x07
    145c:	78 85       	ldd	r23, Y+8	; 0x08
    145e:	89 85       	ldd	r24, Y+9	; 0x09
    1460:	9a 85       	ldd	r25, Y+10	; 0x0a
    1462:	0e 94 a7 0c 	call	0x194e	; 0x194e <__fixunssfsi>
    1466:	dc 01       	movw	r26, r24
    1468:	cb 01       	movw	r24, r22
    146a:	9c 87       	std	Y+12, r25	; 0x0c
    146c:	8b 87       	std	Y+11, r24	; 0x0b
    146e:	8b 85       	ldd	r24, Y+11	; 0x0b
    1470:	9c 85       	ldd	r25, Y+12	; 0x0c
    1472:	98 8b       	std	Y+16, r25	; 0x10
    1474:	8f 87       	std	Y+15, r24	; 0x0f
    1476:	8f 85       	ldd	r24, Y+15	; 0x0f
    1478:	98 89       	ldd	r25, Y+16	; 0x10
    147a:	01 97       	sbiw	r24, 0x01	; 1
    147c:	f1 f7       	brne	.-4      	; 0x147a <main+0x196>
    147e:	98 8b       	std	Y+16, r25	; 0x10
    1480:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(10);
    }
    1482:	89 cf       	rjmp	.-238    	; 0x1396 <main+0xb2>

00001484 <timer0_init>:
* WGM00 = 1, WGM01 = 0, WGM02 = 1 for Mode 5 (PWM, phase correct) from table 14-8
* COM0B0 = 0, COM0B1 = 1 to clear OC0B on compare match when up-counting. Set OC0B on compare match when
down-counting. Table 14-7. This is what is toggling OC0B, thus toggling PD5.
* CS00 = 1, CS01 = 0, CS02 = 0 for no prescaling from table 14-9
*/
void timer0_init() {
    1484:	cf 93       	push	r28
    1486:	df 93       	push	r29
    1488:	cd b7       	in	r28, 0x3d	; 61
    148a:	de b7       	in	r29, 0x3e	; 62
	// Set mode
	TCCR0A |= (1 << WGM00) | (1 << COM0B1); // Set timer to PWM, phase correct mode (mode 5), WGM00 = 1, WGM02 = 1
    148c:	84 e4       	ldi	r24, 0x44	; 68
    148e:	90 e0       	ldi	r25, 0x00	; 0
    1490:	24 e4       	ldi	r18, 0x44	; 68
    1492:	30 e0       	ldi	r19, 0x00	; 0
    1494:	f9 01       	movw	r30, r18
    1496:	20 81       	ld	r18, Z
    1498:	21 62       	ori	r18, 0x21	; 33
    149a:	fc 01       	movw	r30, r24
    149c:	20 83       	st	Z, r18
	
	// Set the prescaler
	TCCR0B = (1 << CS00) | (1 << WGM02); // No prescaling
    149e:	85 e4       	ldi	r24, 0x45	; 69
    14a0:	90 e0       	ldi	r25, 0x00	; 0
    14a2:	29 e0       	ldi	r18, 0x09	; 9
    14a4:	fc 01       	movw	r30, r24
    14a6:	20 83       	st	Z, r18
	
	// Set OCR0A to TOP value and OCR0B to COMPARE value
	OCR0A = TOP;
    14a8:	87 e4       	ldi	r24, 0x47	; 71
    14aa:	90 e0       	ldi	r25, 0x00	; 0
    14ac:	20 91 0e 01 	lds	r18, 0x010E	; 0x80010e <TOP>
    14b0:	30 91 0f 01 	lds	r19, 0x010F	; 0x80010f <TOP+0x1>
    14b4:	fc 01       	movw	r30, r24
    14b6:	20 83       	st	Z, r18
	
	OCR0B = COMPARE;
    14b8:	88 e4       	ldi	r24, 0x48	; 72
    14ba:	90 e0       	ldi	r25, 0x00	; 0
    14bc:	20 91 10 01 	lds	r18, 0x0110	; 0x800110 <COMPARE>
    14c0:	30 91 11 01 	lds	r19, 0x0111	; 0x800111 <COMPARE+0x1>
    14c4:	fc 01       	movw	r30, r24
    14c6:	20 83       	st	Z, r18

	// Enable overflow interrupt
	TIMSK0 |= (1 << TOIE0);
    14c8:	8e e6       	ldi	r24, 0x6E	; 110
    14ca:	90 e0       	ldi	r25, 0x00	; 0
    14cc:	2e e6       	ldi	r18, 0x6E	; 110
    14ce:	30 e0       	ldi	r19, 0x00	; 0
    14d0:	f9 01       	movw	r30, r18
    14d2:	20 81       	ld	r18, Z
    14d4:	21 60       	ori	r18, 0x01	; 1
    14d6:	fc 01       	movw	r30, r24
    14d8:	20 83       	st	Z, r18
	
	// Enable global interrupts
	sei();
    14da:	78 94       	sei
}
    14dc:	00 00       	nop
    14de:	df 91       	pop	r29
    14e0:	cf 91       	pop	r28
    14e2:	08 95       	ret

000014e4 <timer1_init>:

void timer1_init() {
    14e4:	cf 93       	push	r28
    14e6:	df 93       	push	r29
    14e8:	cd b7       	in	r28, 0x3d	; 61
    14ea:	de b7       	in	r29, 0x3e	; 62
	// Configure Timer1
	TCCR1A = 0; // Set entire TCCR1A register to 0
    14ec:	80 e8       	ldi	r24, 0x80	; 128
    14ee:	90 e0       	ldi	r25, 0x00	; 0
    14f0:	fc 01       	movw	r30, r24
    14f2:	10 82       	st	Z, r1
	TCCR1B = 0; // Same for TCCR1B
    14f4:	81 e8       	ldi	r24, 0x81	; 129
    14f6:	90 e0       	ldi	r25, 0x00	; 0
    14f8:	fc 01       	movw	r30, r24
    14fa:	10 82       	st	Z, r1

	// Set timer count for 1s overflow assuming a 16MHz clock with 1024 prescaler
	// For different clock speeds or prescalers, adjust this value
	TCNT1 = 63973;
    14fc:	84 e8       	ldi	r24, 0x84	; 132
    14fe:	90 e0       	ldi	r25, 0x00	; 0
    1500:	25 ee       	ldi	r18, 0xE5	; 229
    1502:	39 ef       	ldi	r19, 0xF9	; 249
    1504:	fc 01       	movw	r30, r24
    1506:	31 83       	std	Z+1, r19	; 0x01
    1508:	20 83       	st	Z, r18

	TCCR1B |= (1 << CS10) | (1 << CS12); // Set 1024 prescaler
    150a:	81 e8       	ldi	r24, 0x81	; 129
    150c:	90 e0       	ldi	r25, 0x00	; 0
    150e:	21 e8       	ldi	r18, 0x81	; 129
    1510:	30 e0       	ldi	r19, 0x00	; 0
    1512:	f9 01       	movw	r30, r18
    1514:	20 81       	ld	r18, Z
    1516:	25 60       	ori	r18, 0x05	; 5
    1518:	fc 01       	movw	r30, r24
    151a:	20 83       	st	Z, r18
	TIMSK1 |= (1 << TOIE1); // Enable timer overflow interrupt
    151c:	8f e6       	ldi	r24, 0x6F	; 111
    151e:	90 e0       	ldi	r25, 0x00	; 0
    1520:	2f e6       	ldi	r18, 0x6F	; 111
    1522:	30 e0       	ldi	r19, 0x00	; 0
    1524:	f9 01       	movw	r30, r18
    1526:	20 81       	ld	r18, Z
    1528:	21 60       	ori	r18, 0x01	; 1
    152a:	fc 01       	movw	r30, r24
    152c:	20 83       	st	Z, r18
	sei(); // Enable global interrupts
    152e:	78 94       	sei
}
    1530:	00 00       	nop
    1532:	df 91       	pop	r29
    1534:	cf 91       	pop	r28
    1536:	08 95       	ret

00001538 <read_rpg>:

/*
* A function that reads the state of the RPG and updates COMPARE accordingly
*/
void read_rpg() {
    1538:	cf 93       	push	r28
    153a:	df 93       	push	r29
    153c:	1f 92       	push	r1
    153e:	cd b7       	in	r28, 0x3d	; 61
    1540:	de b7       	in	r29, 0x3e	; 62
	uint8_t encoder_new_state = RPG_PORT & ((1 << RPG_A_PIN) | (1 << RPG_B_PIN));
    1542:	83 e2       	ldi	r24, 0x23	; 35
    1544:	90 e0       	ldi	r25, 0x00	; 0
    1546:	fc 01       	movw	r30, r24
    1548:	80 81       	ld	r24, Z
    154a:	83 70       	andi	r24, 0x03	; 3
    154c:	89 83       	std	Y+1, r24	; 0x01

	if (encoder_new_state == encoder_old_state) return; // No change
    154e:	80 91 29 01 	lds	r24, 0x0129	; 0x800129 <encoder_old_state>
    1552:	99 81       	ldd	r25, Y+1	; 0x01
    1554:	98 17       	cp	r25, r24
    1556:	09 f4       	brne	.+2      	; 0x155a <read_rpg+0x22>
    1558:	44 c0       	rjmp	.+136    	; 0x15e2 <read_rpg+0xaa>

	// Determine direction based on state changes
	if (((encoder_old_state == 0x00) && (encoder_new_state == 0x01)) ||
    155a:	80 91 29 01 	lds	r24, 0x0129	; 0x800129 <encoder_old_state>
    155e:	88 23       	and	r24, r24
    1560:	19 f4       	brne	.+6      	; 0x1568 <read_rpg+0x30>
    1562:	89 81       	ldd	r24, Y+1	; 0x01
    1564:	81 30       	cpi	r24, 0x01	; 1
    1566:	a9 f0       	breq	.+42     	; 0x1592 <read_rpg+0x5a>
	((encoder_old_state == 0x01) && (encoder_new_state == 0x03)) ||
    1568:	80 91 29 01 	lds	r24, 0x0129	; 0x800129 <encoder_old_state>
	uint8_t encoder_new_state = RPG_PORT & ((1 << RPG_A_PIN) | (1 << RPG_B_PIN));

	if (encoder_new_state == encoder_old_state) return; // No change

	// Determine direction based on state changes
	if (((encoder_old_state == 0x00) && (encoder_new_state == 0x01)) ||
    156c:	81 30       	cpi	r24, 0x01	; 1
    156e:	19 f4       	brne	.+6      	; 0x1576 <read_rpg+0x3e>
	((encoder_old_state == 0x01) && (encoder_new_state == 0x03)) ||
    1570:	89 81       	ldd	r24, Y+1	; 0x01
    1572:	83 30       	cpi	r24, 0x03	; 3
    1574:	71 f0       	breq	.+28     	; 0x1592 <read_rpg+0x5a>
	((encoder_old_state == 0x03) && (encoder_new_state == 0x02)) ||
    1576:	80 91 29 01 	lds	r24, 0x0129	; 0x800129 <encoder_old_state>

	if (encoder_new_state == encoder_old_state) return; // No change

	// Determine direction based on state changes
	if (((encoder_old_state == 0x00) && (encoder_new_state == 0x01)) ||
	((encoder_old_state == 0x01) && (encoder_new_state == 0x03)) ||
    157a:	83 30       	cpi	r24, 0x03	; 3
    157c:	19 f4       	brne	.+6      	; 0x1584 <read_rpg+0x4c>
	((encoder_old_state == 0x03) && (encoder_new_state == 0x02)) ||
    157e:	89 81       	ldd	r24, Y+1	; 0x01
    1580:	82 30       	cpi	r24, 0x02	; 2
    1582:	39 f0       	breq	.+14     	; 0x1592 <read_rpg+0x5a>
	((encoder_old_state == 0x02) && (encoder_new_state == 0x00))) {
    1584:	80 91 29 01 	lds	r24, 0x0129	; 0x800129 <encoder_old_state>
	if (encoder_new_state == encoder_old_state) return; // No change

	// Determine direction based on state changes
	if (((encoder_old_state == 0x00) && (encoder_new_state == 0x01)) ||
	((encoder_old_state == 0x01) && (encoder_new_state == 0x03)) ||
	((encoder_old_state == 0x03) && (encoder_new_state == 0x02)) ||
    1588:	82 30       	cpi	r24, 0x02	; 2
    158a:	69 f4       	brne	.+26     	; 0x15a6 <read_rpg+0x6e>
	((encoder_old_state == 0x02) && (encoder_new_state == 0x00))) {
    158c:	89 81       	ldd	r24, Y+1	; 0x01
    158e:	88 23       	and	r24, r24
    1590:	51 f4       	brne	.+20     	; 0x15a6 <read_rpg+0x6e>
		COMPARE--;
    1592:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <COMPARE>
    1596:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <COMPARE+0x1>
    159a:	01 97       	sbiw	r24, 0x01	; 1
    159c:	90 93 11 01 	sts	0x0111, r25	; 0x800111 <COMPARE+0x1>
    15a0:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <COMPARE>
    15a4:	09 c0       	rjmp	.+18     	; 0x15b8 <read_rpg+0x80>
		} else {
		COMPARE++;
    15a6:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <COMPARE>
    15aa:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <COMPARE+0x1>
    15ae:	01 96       	adiw	r24, 0x01	; 1
    15b0:	90 93 11 01 	sts	0x0111, r25	; 0x800111 <COMPARE+0x1>
    15b4:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <COMPARE>
	}
	
	if (COMPARE > 200) COMPARE = 200;
    15b8:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <COMPARE>
    15bc:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <COMPARE+0x1>
    15c0:	89 3c       	cpi	r24, 0xC9	; 201
    15c2:	91 05       	cpc	r25, r1
    15c4:	30 f0       	brcs	.+12     	; 0x15d2 <read_rpg+0x9a>
    15c6:	88 ec       	ldi	r24, 0xC8	; 200
    15c8:	90 e0       	ldi	r25, 0x00	; 0
    15ca:	90 93 11 01 	sts	0x0111, r25	; 0x800111 <COMPARE+0x1>
    15ce:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <COMPARE>
	if (COMPARE < 0) COMPARE = 0;
    15d2:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <COMPARE>
    15d6:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <COMPARE+0x1>

	encoder_old_state = encoder_new_state;
    15da:	89 81       	ldd	r24, Y+1	; 0x01
    15dc:	80 93 29 01 	sts	0x0129, r24	; 0x800129 <encoder_old_state>
    15e0:	01 c0       	rjmp	.+2      	; 0x15e4 <read_rpg+0xac>
* A function that reads the state of the RPG and updates COMPARE accordingly
*/
void read_rpg() {
	uint8_t encoder_new_state = RPG_PORT & ((1 << RPG_A_PIN) | (1 << RPG_B_PIN));

	if (encoder_new_state == encoder_old_state) return; // No change
    15e2:	00 00       	nop
	
	if (COMPARE > 200) COMPARE = 200;
	if (COMPARE < 0) COMPARE = 0;

	encoder_old_state = encoder_new_state;
}
    15e4:	0f 90       	pop	r0
    15e6:	df 91       	pop	r29
    15e8:	cf 91       	pop	r28
    15ea:	08 95       	ret

000015ec <display_to_LCD>:

void display_to_LCD() {
    15ec:	cf 92       	push	r12
    15ee:	df 92       	push	r13
    15f0:	ef 92       	push	r14
    15f2:	ff 92       	push	r15
    15f4:	cf 93       	push	r28
    15f6:	df 93       	push	r29
    15f8:	cd b7       	in	r28, 0x3d	; 61
    15fa:	de b7       	in	r29, 0x3e	; 62
    15fc:	ac 97       	sbiw	r28, 0x2c	; 44
    15fe:	0f b6       	in	r0, 0x3f	; 63
    1600:	f8 94       	cli
    1602:	de bf       	out	0x3e, r29	; 62
    1604:	0f be       	out	0x3f, r0	; 63
    1606:	cd bf       	out	0x3d, r28	; 61
	home();
    1608:	0e 94 b6 08 	call	0x116c	; 0x116c <home>
	char str_rpm[20];
	sprintf(str_rpm, "RPM = %d", rpm);
    160c:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <rpm>
    1610:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <rpm+0x1>
    1614:	29 2f       	mov	r18, r25
    1616:	2f 93       	push	r18
    1618:	8f 93       	push	r24
    161a:	82 e1       	ldi	r24, 0x12	; 18
    161c:	91 e0       	ldi	r25, 0x01	; 1
    161e:	89 2f       	mov	r24, r25
    1620:	8f 93       	push	r24
    1622:	82 e1       	ldi	r24, 0x12	; 18
    1624:	91 e0       	ldi	r25, 0x01	; 1
    1626:	8f 93       	push	r24
    1628:	ce 01       	movw	r24, r28
    162a:	05 96       	adiw	r24, 0x05	; 5
    162c:	29 2f       	mov	r18, r25
    162e:	2f 93       	push	r18
    1630:	8f 93       	push	r24
    1632:	0e 94 ee 12 	call	0x25dc	; 0x25dc <sprintf>
    1636:	0f 90       	pop	r0
    1638:	0f 90       	pop	r0
    163a:	0f 90       	pop	r0
    163c:	0f 90       	pop	r0
    163e:	0f 90       	pop	r0
    1640:	0f 90       	pop	r0
	printf("%s", str_rpm);
    1642:	ce 01       	movw	r24, r28
    1644:	05 96       	adiw	r24, 0x05	; 5
    1646:	29 2f       	mov	r18, r25
    1648:	2f 93       	push	r18
    164a:	8f 93       	push	r24
    164c:	8b e1       	ldi	r24, 0x1B	; 27
    164e:	91 e0       	ldi	r25, 0x01	; 1
    1650:	89 2f       	mov	r24, r25
    1652:	8f 93       	push	r24
    1654:	8b e1       	ldi	r24, 0x1B	; 27
    1656:	91 e0       	ldi	r25, 0x01	; 1
    1658:	8f 93       	push	r24
    165a:	0e 94 d8 12 	call	0x25b0	; 0x25b0 <printf>
    165e:	0f 90       	pop	r0
    1660:	0f 90       	pop	r0
    1662:	0f 90       	pop	r0
    1664:	0f 90       	pop	r0
	
	row2();
    1666:	0e 94 db 08 	call	0x11b6	; 0x11b6 <row2>
	float dutyCycle = (100.0 * ((float) ((2 * (float) COMPARE + 1) / (2 * TOP)))) - 0.25;
    166a:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <COMPARE>
    166e:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <COMPARE+0x1>
    1672:	cc 01       	movw	r24, r24
    1674:	a0 e0       	ldi	r26, 0x00	; 0
    1676:	b0 e0       	ldi	r27, 0x00	; 0
    1678:	bc 01       	movw	r22, r24
    167a:	cd 01       	movw	r24, r26
    167c:	0e 94 d6 0c 	call	0x19ac	; 0x19ac <__floatunsisf>
    1680:	dc 01       	movw	r26, r24
    1682:	cb 01       	movw	r24, r22
    1684:	9c 01       	movw	r18, r24
    1686:	ad 01       	movw	r20, r26
    1688:	bc 01       	movw	r22, r24
    168a:	cd 01       	movw	r24, r26
    168c:	0e 94 c4 0b 	call	0x1788	; 0x1788 <__addsf3>
    1690:	dc 01       	movw	r26, r24
    1692:	cb 01       	movw	r24, r22
    1694:	20 e0       	ldi	r18, 0x00	; 0
    1696:	30 e0       	ldi	r19, 0x00	; 0
    1698:	40 e8       	ldi	r20, 0x80	; 128
    169a:	5f e3       	ldi	r21, 0x3F	; 63
    169c:	bc 01       	movw	r22, r24
    169e:	cd 01       	movw	r24, r26
    16a0:	0e 94 c4 0b 	call	0x1788	; 0x1788 <__addsf3>
    16a4:	dc 01       	movw	r26, r24
    16a6:	cb 01       	movw	r24, r22
    16a8:	6c 01       	movw	r12, r24
    16aa:	7d 01       	movw	r14, r26
    16ac:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <TOP>
    16b0:	90 91 0f 01 	lds	r25, 0x010F	; 0x80010f <TOP+0x1>
    16b4:	88 0f       	add	r24, r24
    16b6:	99 1f       	adc	r25, r25
    16b8:	cc 01       	movw	r24, r24
    16ba:	a0 e0       	ldi	r26, 0x00	; 0
    16bc:	b0 e0       	ldi	r27, 0x00	; 0
    16be:	bc 01       	movw	r22, r24
    16c0:	cd 01       	movw	r24, r26
    16c2:	0e 94 d6 0c 	call	0x19ac	; 0x19ac <__floatunsisf>
    16c6:	dc 01       	movw	r26, r24
    16c8:	cb 01       	movw	r24, r22
    16ca:	9c 01       	movw	r18, r24
    16cc:	ad 01       	movw	r20, r26
    16ce:	c7 01       	movw	r24, r14
    16d0:	b6 01       	movw	r22, r12
    16d2:	0e 94 35 0c 	call	0x186a	; 0x186a <__divsf3>
    16d6:	dc 01       	movw	r26, r24
    16d8:	cb 01       	movw	r24, r22
    16da:	20 e0       	ldi	r18, 0x00	; 0
    16dc:	30 e0       	ldi	r19, 0x00	; 0
    16de:	48 ec       	ldi	r20, 0xC8	; 200
    16e0:	52 e4       	ldi	r21, 0x42	; 66
    16e2:	bc 01       	movw	r22, r24
    16e4:	cd 01       	movw	r24, r26
    16e6:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <__mulsf3>
    16ea:	dc 01       	movw	r26, r24
    16ec:	cb 01       	movw	r24, r22
    16ee:	20 e0       	ldi	r18, 0x00	; 0
    16f0:	30 e0       	ldi	r19, 0x00	; 0
    16f2:	40 e8       	ldi	r20, 0x80	; 128
    16f4:	5e e3       	ldi	r21, 0x3E	; 62
    16f6:	bc 01       	movw	r22, r24
    16f8:	cd 01       	movw	r24, r26
    16fa:	0e 94 c3 0b 	call	0x1786	; 0x1786 <__subsf3>
    16fe:	dc 01       	movw	r26, r24
    1700:	cb 01       	movw	r24, r22
    1702:	89 83       	std	Y+1, r24	; 0x01
    1704:	9a 83       	std	Y+2, r25	; 0x02
    1706:	ab 83       	std	Y+3, r26	; 0x03
    1708:	bc 83       	std	Y+4, r27	; 0x04
	char str_duty[20];
	sprintf(str_duty, "D = %4.2f", dutyCycle);
    170a:	8c 81       	ldd	r24, Y+4	; 0x04
    170c:	8f 93       	push	r24
    170e:	8b 81       	ldd	r24, Y+3	; 0x03
    1710:	8f 93       	push	r24
    1712:	8a 81       	ldd	r24, Y+2	; 0x02
    1714:	8f 93       	push	r24
    1716:	89 81       	ldd	r24, Y+1	; 0x01
    1718:	8f 93       	push	r24
    171a:	8e e1       	ldi	r24, 0x1E	; 30
    171c:	91 e0       	ldi	r25, 0x01	; 1
    171e:	89 2f       	mov	r24, r25
    1720:	8f 93       	push	r24
    1722:	8e e1       	ldi	r24, 0x1E	; 30
    1724:	91 e0       	ldi	r25, 0x01	; 1
    1726:	8f 93       	push	r24
    1728:	ce 01       	movw	r24, r28
    172a:	49 96       	adiw	r24, 0x19	; 25
    172c:	29 2f       	mov	r18, r25
    172e:	2f 93       	push	r18
    1730:	8f 93       	push	r24
    1732:	0e 94 ee 12 	call	0x25dc	; 0x25dc <sprintf>
    1736:	8d b7       	in	r24, 0x3d	; 61
    1738:	9e b7       	in	r25, 0x3e	; 62
    173a:	08 96       	adiw	r24, 0x08	; 8
    173c:	0f b6       	in	r0, 0x3f	; 63
    173e:	f8 94       	cli
    1740:	de bf       	out	0x3e, r29	; 62
    1742:	0f be       	out	0x3f, r0	; 63
    1744:	cd bf       	out	0x3d, r28	; 61
	printf("%s", str_duty);
    1746:	ce 01       	movw	r24, r28
    1748:	49 96       	adiw	r24, 0x19	; 25
    174a:	29 2f       	mov	r18, r25
    174c:	2f 93       	push	r18
    174e:	8f 93       	push	r24
    1750:	8b e1       	ldi	r24, 0x1B	; 27
    1752:	91 e0       	ldi	r25, 0x01	; 1
    1754:	89 2f       	mov	r24, r25
    1756:	8f 93       	push	r24
    1758:	8b e1       	ldi	r24, 0x1B	; 27
    175a:	91 e0       	ldi	r25, 0x01	; 1
    175c:	8f 93       	push	r24
    175e:	0e 94 d8 12 	call	0x25b0	; 0x25b0 <printf>
    1762:	0f 90       	pop	r0
    1764:	0f 90       	pop	r0
    1766:	0f 90       	pop	r0
    1768:	0f 90       	pop	r0
    176a:	00 00       	nop
    176c:	ac 96       	adiw	r28, 0x2c	; 44
    176e:	0f b6       	in	r0, 0x3f	; 63
    1770:	f8 94       	cli
    1772:	de bf       	out	0x3e, r29	; 62
    1774:	0f be       	out	0x3f, r0	; 63
    1776:	cd bf       	out	0x3d, r28	; 61
    1778:	df 91       	pop	r29
    177a:	cf 91       	pop	r28
    177c:	ff 90       	pop	r15
    177e:	ef 90       	pop	r14
    1780:	df 90       	pop	r13
    1782:	cf 90       	pop	r12
    1784:	08 95       	ret

00001786 <__subsf3>:
    1786:	50 58       	subi	r21, 0x80	; 128

00001788 <__addsf3>:
    1788:	bb 27       	eor	r27, r27
    178a:	aa 27       	eor	r26, r26
    178c:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <__addsf3x>
    1790:	0c 94 4e 0d 	jmp	0x1a9c	; 0x1a9c <__fp_round>
    1794:	0e 94 40 0d 	call	0x1a80	; 0x1a80 <__fp_pscA>
    1798:	38 f0       	brcs	.+14     	; 0x17a8 <__addsf3+0x20>
    179a:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <__fp_pscB>
    179e:	20 f0       	brcs	.+8      	; 0x17a8 <__addsf3+0x20>
    17a0:	39 f4       	brne	.+14     	; 0x17b0 <__addsf3+0x28>
    17a2:	9f 3f       	cpi	r25, 0xFF	; 255
    17a4:	19 f4       	brne	.+6      	; 0x17ac <__addsf3+0x24>
    17a6:	26 f4       	brtc	.+8      	; 0x17b0 <__addsf3+0x28>
    17a8:	0c 94 3d 0d 	jmp	0x1a7a	; 0x1a7a <__fp_nan>
    17ac:	0e f4       	brtc	.+2      	; 0x17b0 <__addsf3+0x28>
    17ae:	e0 95       	com	r30
    17b0:	e7 fb       	bst	r30, 7
    17b2:	0c 94 37 0d 	jmp	0x1a6e	; 0x1a6e <__fp_inf>

000017b6 <__addsf3x>:
    17b6:	e9 2f       	mov	r30, r25
    17b8:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <__fp_split3>
    17bc:	58 f3       	brcs	.-42     	; 0x1794 <__addsf3+0xc>
    17be:	ba 17       	cp	r27, r26
    17c0:	62 07       	cpc	r22, r18
    17c2:	73 07       	cpc	r23, r19
    17c4:	84 07       	cpc	r24, r20
    17c6:	95 07       	cpc	r25, r21
    17c8:	20 f0       	brcs	.+8      	; 0x17d2 <__addsf3x+0x1c>
    17ca:	79 f4       	brne	.+30     	; 0x17ea <__addsf3x+0x34>
    17cc:	a6 f5       	brtc	.+104    	; 0x1836 <__addsf3x+0x80>
    17ce:	0c 94 81 0d 	jmp	0x1b02	; 0x1b02 <__fp_zero>
    17d2:	0e f4       	brtc	.+2      	; 0x17d6 <__addsf3x+0x20>
    17d4:	e0 95       	com	r30
    17d6:	0b 2e       	mov	r0, r27
    17d8:	ba 2f       	mov	r27, r26
    17da:	a0 2d       	mov	r26, r0
    17dc:	0b 01       	movw	r0, r22
    17de:	b9 01       	movw	r22, r18
    17e0:	90 01       	movw	r18, r0
    17e2:	0c 01       	movw	r0, r24
    17e4:	ca 01       	movw	r24, r20
    17e6:	a0 01       	movw	r20, r0
    17e8:	11 24       	eor	r1, r1
    17ea:	ff 27       	eor	r31, r31
    17ec:	59 1b       	sub	r21, r25
    17ee:	99 f0       	breq	.+38     	; 0x1816 <__addsf3x+0x60>
    17f0:	59 3f       	cpi	r21, 0xF9	; 249
    17f2:	50 f4       	brcc	.+20     	; 0x1808 <__addsf3x+0x52>
    17f4:	50 3e       	cpi	r21, 0xE0	; 224
    17f6:	68 f1       	brcs	.+90     	; 0x1852 <__addsf3x+0x9c>
    17f8:	1a 16       	cp	r1, r26
    17fa:	f0 40       	sbci	r31, 0x00	; 0
    17fc:	a2 2f       	mov	r26, r18
    17fe:	23 2f       	mov	r18, r19
    1800:	34 2f       	mov	r19, r20
    1802:	44 27       	eor	r20, r20
    1804:	58 5f       	subi	r21, 0xF8	; 248
    1806:	f3 cf       	rjmp	.-26     	; 0x17ee <__addsf3x+0x38>
    1808:	46 95       	lsr	r20
    180a:	37 95       	ror	r19
    180c:	27 95       	ror	r18
    180e:	a7 95       	ror	r26
    1810:	f0 40       	sbci	r31, 0x00	; 0
    1812:	53 95       	inc	r21
    1814:	c9 f7       	brne	.-14     	; 0x1808 <__addsf3x+0x52>
    1816:	7e f4       	brtc	.+30     	; 0x1836 <__addsf3x+0x80>
    1818:	1f 16       	cp	r1, r31
    181a:	ba 0b       	sbc	r27, r26
    181c:	62 0b       	sbc	r22, r18
    181e:	73 0b       	sbc	r23, r19
    1820:	84 0b       	sbc	r24, r20
    1822:	ba f0       	brmi	.+46     	; 0x1852 <__addsf3x+0x9c>
    1824:	91 50       	subi	r25, 0x01	; 1
    1826:	a1 f0       	breq	.+40     	; 0x1850 <__addsf3x+0x9a>
    1828:	ff 0f       	add	r31, r31
    182a:	bb 1f       	adc	r27, r27
    182c:	66 1f       	adc	r22, r22
    182e:	77 1f       	adc	r23, r23
    1830:	88 1f       	adc	r24, r24
    1832:	c2 f7       	brpl	.-16     	; 0x1824 <__addsf3x+0x6e>
    1834:	0e c0       	rjmp	.+28     	; 0x1852 <__addsf3x+0x9c>
    1836:	ba 0f       	add	r27, r26
    1838:	62 1f       	adc	r22, r18
    183a:	73 1f       	adc	r23, r19
    183c:	84 1f       	adc	r24, r20
    183e:	48 f4       	brcc	.+18     	; 0x1852 <__addsf3x+0x9c>
    1840:	87 95       	ror	r24
    1842:	77 95       	ror	r23
    1844:	67 95       	ror	r22
    1846:	b7 95       	ror	r27
    1848:	f7 95       	ror	r31
    184a:	9e 3f       	cpi	r25, 0xFE	; 254
    184c:	08 f0       	brcs	.+2      	; 0x1850 <__addsf3x+0x9a>
    184e:	b0 cf       	rjmp	.-160    	; 0x17b0 <__addsf3+0x28>
    1850:	93 95       	inc	r25
    1852:	88 0f       	add	r24, r24
    1854:	08 f0       	brcs	.+2      	; 0x1858 <__addsf3x+0xa2>
    1856:	99 27       	eor	r25, r25
    1858:	ee 0f       	add	r30, r30
    185a:	97 95       	ror	r25
    185c:	87 95       	ror	r24
    185e:	08 95       	ret

00001860 <__cmpsf2>:
    1860:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <__fp_cmp>
    1864:	08 f4       	brcc	.+2      	; 0x1868 <__cmpsf2+0x8>
    1866:	81 e0       	ldi	r24, 0x01	; 1
    1868:	08 95       	ret

0000186a <__divsf3>:
    186a:	0e 94 49 0c 	call	0x1892	; 0x1892 <__divsf3x>
    186e:	0c 94 4e 0d 	jmp	0x1a9c	; 0x1a9c <__fp_round>
    1872:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <__fp_pscB>
    1876:	58 f0       	brcs	.+22     	; 0x188e <__divsf3+0x24>
    1878:	0e 94 40 0d 	call	0x1a80	; 0x1a80 <__fp_pscA>
    187c:	40 f0       	brcs	.+16     	; 0x188e <__divsf3+0x24>
    187e:	29 f4       	brne	.+10     	; 0x188a <__divsf3+0x20>
    1880:	5f 3f       	cpi	r21, 0xFF	; 255
    1882:	29 f0       	breq	.+10     	; 0x188e <__divsf3+0x24>
    1884:	0c 94 37 0d 	jmp	0x1a6e	; 0x1a6e <__fp_inf>
    1888:	51 11       	cpse	r21, r1
    188a:	0c 94 82 0d 	jmp	0x1b04	; 0x1b04 <__fp_szero>
    188e:	0c 94 3d 0d 	jmp	0x1a7a	; 0x1a7a <__fp_nan>

00001892 <__divsf3x>:
    1892:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <__fp_split3>
    1896:	68 f3       	brcs	.-38     	; 0x1872 <__divsf3+0x8>

00001898 <__divsf3_pse>:
    1898:	99 23       	and	r25, r25
    189a:	b1 f3       	breq	.-20     	; 0x1888 <__divsf3+0x1e>
    189c:	55 23       	and	r21, r21
    189e:	91 f3       	breq	.-28     	; 0x1884 <__divsf3+0x1a>
    18a0:	95 1b       	sub	r25, r21
    18a2:	55 0b       	sbc	r21, r21
    18a4:	bb 27       	eor	r27, r27
    18a6:	aa 27       	eor	r26, r26
    18a8:	62 17       	cp	r22, r18
    18aa:	73 07       	cpc	r23, r19
    18ac:	84 07       	cpc	r24, r20
    18ae:	38 f0       	brcs	.+14     	; 0x18be <__divsf3_pse+0x26>
    18b0:	9f 5f       	subi	r25, 0xFF	; 255
    18b2:	5f 4f       	sbci	r21, 0xFF	; 255
    18b4:	22 0f       	add	r18, r18
    18b6:	33 1f       	adc	r19, r19
    18b8:	44 1f       	adc	r20, r20
    18ba:	aa 1f       	adc	r26, r26
    18bc:	a9 f3       	breq	.-22     	; 0x18a8 <__divsf3_pse+0x10>
    18be:	35 d0       	rcall	.+106    	; 0x192a <__divsf3_pse+0x92>
    18c0:	0e 2e       	mov	r0, r30
    18c2:	3a f0       	brmi	.+14     	; 0x18d2 <__divsf3_pse+0x3a>
    18c4:	e0 e8       	ldi	r30, 0x80	; 128
    18c6:	32 d0       	rcall	.+100    	; 0x192c <__divsf3_pse+0x94>
    18c8:	91 50       	subi	r25, 0x01	; 1
    18ca:	50 40       	sbci	r21, 0x00	; 0
    18cc:	e6 95       	lsr	r30
    18ce:	00 1c       	adc	r0, r0
    18d0:	ca f7       	brpl	.-14     	; 0x18c4 <__divsf3_pse+0x2c>
    18d2:	2b d0       	rcall	.+86     	; 0x192a <__divsf3_pse+0x92>
    18d4:	fe 2f       	mov	r31, r30
    18d6:	29 d0       	rcall	.+82     	; 0x192a <__divsf3_pse+0x92>
    18d8:	66 0f       	add	r22, r22
    18da:	77 1f       	adc	r23, r23
    18dc:	88 1f       	adc	r24, r24
    18de:	bb 1f       	adc	r27, r27
    18e0:	26 17       	cp	r18, r22
    18e2:	37 07       	cpc	r19, r23
    18e4:	48 07       	cpc	r20, r24
    18e6:	ab 07       	cpc	r26, r27
    18e8:	b0 e8       	ldi	r27, 0x80	; 128
    18ea:	09 f0       	breq	.+2      	; 0x18ee <__divsf3_pse+0x56>
    18ec:	bb 0b       	sbc	r27, r27
    18ee:	80 2d       	mov	r24, r0
    18f0:	bf 01       	movw	r22, r30
    18f2:	ff 27       	eor	r31, r31
    18f4:	93 58       	subi	r25, 0x83	; 131
    18f6:	5f 4f       	sbci	r21, 0xFF	; 255
    18f8:	3a f0       	brmi	.+14     	; 0x1908 <__divsf3_pse+0x70>
    18fa:	9e 3f       	cpi	r25, 0xFE	; 254
    18fc:	51 05       	cpc	r21, r1
    18fe:	78 f0       	brcs	.+30     	; 0x191e <__divsf3_pse+0x86>
    1900:	0c 94 37 0d 	jmp	0x1a6e	; 0x1a6e <__fp_inf>
    1904:	0c 94 82 0d 	jmp	0x1b04	; 0x1b04 <__fp_szero>
    1908:	5f 3f       	cpi	r21, 0xFF	; 255
    190a:	e4 f3       	brlt	.-8      	; 0x1904 <__divsf3_pse+0x6c>
    190c:	98 3e       	cpi	r25, 0xE8	; 232
    190e:	d4 f3       	brlt	.-12     	; 0x1904 <__divsf3_pse+0x6c>
    1910:	86 95       	lsr	r24
    1912:	77 95       	ror	r23
    1914:	67 95       	ror	r22
    1916:	b7 95       	ror	r27
    1918:	f7 95       	ror	r31
    191a:	9f 5f       	subi	r25, 0xFF	; 255
    191c:	c9 f7       	brne	.-14     	; 0x1910 <__divsf3_pse+0x78>
    191e:	88 0f       	add	r24, r24
    1920:	91 1d       	adc	r25, r1
    1922:	96 95       	lsr	r25
    1924:	87 95       	ror	r24
    1926:	97 f9       	bld	r25, 7
    1928:	08 95       	ret
    192a:	e1 e0       	ldi	r30, 0x01	; 1
    192c:	66 0f       	add	r22, r22
    192e:	77 1f       	adc	r23, r23
    1930:	88 1f       	adc	r24, r24
    1932:	bb 1f       	adc	r27, r27
    1934:	62 17       	cp	r22, r18
    1936:	73 07       	cpc	r23, r19
    1938:	84 07       	cpc	r24, r20
    193a:	ba 07       	cpc	r27, r26
    193c:	20 f0       	brcs	.+8      	; 0x1946 <__divsf3_pse+0xae>
    193e:	62 1b       	sub	r22, r18
    1940:	73 0b       	sbc	r23, r19
    1942:	84 0b       	sbc	r24, r20
    1944:	ba 0b       	sbc	r27, r26
    1946:	ee 1f       	adc	r30, r30
    1948:	88 f7       	brcc	.-30     	; 0x192c <__divsf3_pse+0x94>
    194a:	e0 95       	com	r30
    194c:	08 95       	ret

0000194e <__fixunssfsi>:
    194e:	0e 94 67 0d 	call	0x1ace	; 0x1ace <__fp_splitA>
    1952:	88 f0       	brcs	.+34     	; 0x1976 <__fixunssfsi+0x28>
    1954:	9f 57       	subi	r25, 0x7F	; 127
    1956:	98 f0       	brcs	.+38     	; 0x197e <__fixunssfsi+0x30>
    1958:	b9 2f       	mov	r27, r25
    195a:	99 27       	eor	r25, r25
    195c:	b7 51       	subi	r27, 0x17	; 23
    195e:	b0 f0       	brcs	.+44     	; 0x198c <__fixunssfsi+0x3e>
    1960:	e1 f0       	breq	.+56     	; 0x199a <__fixunssfsi+0x4c>
    1962:	66 0f       	add	r22, r22
    1964:	77 1f       	adc	r23, r23
    1966:	88 1f       	adc	r24, r24
    1968:	99 1f       	adc	r25, r25
    196a:	1a f0       	brmi	.+6      	; 0x1972 <__fixunssfsi+0x24>
    196c:	ba 95       	dec	r27
    196e:	c9 f7       	brne	.-14     	; 0x1962 <__fixunssfsi+0x14>
    1970:	14 c0       	rjmp	.+40     	; 0x199a <__fixunssfsi+0x4c>
    1972:	b1 30       	cpi	r27, 0x01	; 1
    1974:	91 f0       	breq	.+36     	; 0x199a <__fixunssfsi+0x4c>
    1976:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <__fp_zero>
    197a:	b1 e0       	ldi	r27, 0x01	; 1
    197c:	08 95       	ret
    197e:	0c 94 81 0d 	jmp	0x1b02	; 0x1b02 <__fp_zero>
    1982:	67 2f       	mov	r22, r23
    1984:	78 2f       	mov	r23, r24
    1986:	88 27       	eor	r24, r24
    1988:	b8 5f       	subi	r27, 0xF8	; 248
    198a:	39 f0       	breq	.+14     	; 0x199a <__fixunssfsi+0x4c>
    198c:	b9 3f       	cpi	r27, 0xF9	; 249
    198e:	cc f3       	brlt	.-14     	; 0x1982 <__fixunssfsi+0x34>
    1990:	86 95       	lsr	r24
    1992:	77 95       	ror	r23
    1994:	67 95       	ror	r22
    1996:	b3 95       	inc	r27
    1998:	d9 f7       	brne	.-10     	; 0x1990 <__fixunssfsi+0x42>
    199a:	3e f4       	brtc	.+14     	; 0x19aa <__fixunssfsi+0x5c>
    199c:	90 95       	com	r25
    199e:	80 95       	com	r24
    19a0:	70 95       	com	r23
    19a2:	61 95       	neg	r22
    19a4:	7f 4f       	sbci	r23, 0xFF	; 255
    19a6:	8f 4f       	sbci	r24, 0xFF	; 255
    19a8:	9f 4f       	sbci	r25, 0xFF	; 255
    19aa:	08 95       	ret

000019ac <__floatunsisf>:
    19ac:	e8 94       	clt
    19ae:	09 c0       	rjmp	.+18     	; 0x19c2 <__floatsisf+0x12>

000019b0 <__floatsisf>:
    19b0:	97 fb       	bst	r25, 7
    19b2:	3e f4       	brtc	.+14     	; 0x19c2 <__floatsisf+0x12>
    19b4:	90 95       	com	r25
    19b6:	80 95       	com	r24
    19b8:	70 95       	com	r23
    19ba:	61 95       	neg	r22
    19bc:	7f 4f       	sbci	r23, 0xFF	; 255
    19be:	8f 4f       	sbci	r24, 0xFF	; 255
    19c0:	9f 4f       	sbci	r25, 0xFF	; 255
    19c2:	99 23       	and	r25, r25
    19c4:	a9 f0       	breq	.+42     	; 0x19f0 <__floatsisf+0x40>
    19c6:	f9 2f       	mov	r31, r25
    19c8:	96 e9       	ldi	r25, 0x96	; 150
    19ca:	bb 27       	eor	r27, r27
    19cc:	93 95       	inc	r25
    19ce:	f6 95       	lsr	r31
    19d0:	87 95       	ror	r24
    19d2:	77 95       	ror	r23
    19d4:	67 95       	ror	r22
    19d6:	b7 95       	ror	r27
    19d8:	f1 11       	cpse	r31, r1
    19da:	f8 cf       	rjmp	.-16     	; 0x19cc <__floatsisf+0x1c>
    19dc:	fa f4       	brpl	.+62     	; 0x1a1c <__floatsisf+0x6c>
    19de:	bb 0f       	add	r27, r27
    19e0:	11 f4       	brne	.+4      	; 0x19e6 <__floatsisf+0x36>
    19e2:	60 ff       	sbrs	r22, 0
    19e4:	1b c0       	rjmp	.+54     	; 0x1a1c <__floatsisf+0x6c>
    19e6:	6f 5f       	subi	r22, 0xFF	; 255
    19e8:	7f 4f       	sbci	r23, 0xFF	; 255
    19ea:	8f 4f       	sbci	r24, 0xFF	; 255
    19ec:	9f 4f       	sbci	r25, 0xFF	; 255
    19ee:	16 c0       	rjmp	.+44     	; 0x1a1c <__floatsisf+0x6c>
    19f0:	88 23       	and	r24, r24
    19f2:	11 f0       	breq	.+4      	; 0x19f8 <__floatsisf+0x48>
    19f4:	96 e9       	ldi	r25, 0x96	; 150
    19f6:	11 c0       	rjmp	.+34     	; 0x1a1a <__floatsisf+0x6a>
    19f8:	77 23       	and	r23, r23
    19fa:	21 f0       	breq	.+8      	; 0x1a04 <__floatsisf+0x54>
    19fc:	9e e8       	ldi	r25, 0x8E	; 142
    19fe:	87 2f       	mov	r24, r23
    1a00:	76 2f       	mov	r23, r22
    1a02:	05 c0       	rjmp	.+10     	; 0x1a0e <__floatsisf+0x5e>
    1a04:	66 23       	and	r22, r22
    1a06:	71 f0       	breq	.+28     	; 0x1a24 <__floatsisf+0x74>
    1a08:	96 e8       	ldi	r25, 0x86	; 134
    1a0a:	86 2f       	mov	r24, r22
    1a0c:	70 e0       	ldi	r23, 0x00	; 0
    1a0e:	60 e0       	ldi	r22, 0x00	; 0
    1a10:	2a f0       	brmi	.+10     	; 0x1a1c <__floatsisf+0x6c>
    1a12:	9a 95       	dec	r25
    1a14:	66 0f       	add	r22, r22
    1a16:	77 1f       	adc	r23, r23
    1a18:	88 1f       	adc	r24, r24
    1a1a:	da f7       	brpl	.-10     	; 0x1a12 <__floatsisf+0x62>
    1a1c:	88 0f       	add	r24, r24
    1a1e:	96 95       	lsr	r25
    1a20:	87 95       	ror	r24
    1a22:	97 f9       	bld	r25, 7
    1a24:	08 95       	ret

00001a26 <__fp_cmp>:
    1a26:	99 0f       	add	r25, r25
    1a28:	00 08       	sbc	r0, r0
    1a2a:	55 0f       	add	r21, r21
    1a2c:	aa 0b       	sbc	r26, r26
    1a2e:	e0 e8       	ldi	r30, 0x80	; 128
    1a30:	fe ef       	ldi	r31, 0xFE	; 254
    1a32:	16 16       	cp	r1, r22
    1a34:	17 06       	cpc	r1, r23
    1a36:	e8 07       	cpc	r30, r24
    1a38:	f9 07       	cpc	r31, r25
    1a3a:	c0 f0       	brcs	.+48     	; 0x1a6c <__fp_cmp+0x46>
    1a3c:	12 16       	cp	r1, r18
    1a3e:	13 06       	cpc	r1, r19
    1a40:	e4 07       	cpc	r30, r20
    1a42:	f5 07       	cpc	r31, r21
    1a44:	98 f0       	brcs	.+38     	; 0x1a6c <__fp_cmp+0x46>
    1a46:	62 1b       	sub	r22, r18
    1a48:	73 0b       	sbc	r23, r19
    1a4a:	84 0b       	sbc	r24, r20
    1a4c:	95 0b       	sbc	r25, r21
    1a4e:	39 f4       	brne	.+14     	; 0x1a5e <__fp_cmp+0x38>
    1a50:	0a 26       	eor	r0, r26
    1a52:	61 f0       	breq	.+24     	; 0x1a6c <__fp_cmp+0x46>
    1a54:	23 2b       	or	r18, r19
    1a56:	24 2b       	or	r18, r20
    1a58:	25 2b       	or	r18, r21
    1a5a:	21 f4       	brne	.+8      	; 0x1a64 <__fp_cmp+0x3e>
    1a5c:	08 95       	ret
    1a5e:	0a 26       	eor	r0, r26
    1a60:	09 f4       	brne	.+2      	; 0x1a64 <__fp_cmp+0x3e>
    1a62:	a1 40       	sbci	r26, 0x01	; 1
    1a64:	a6 95       	lsr	r26
    1a66:	8f ef       	ldi	r24, 0xFF	; 255
    1a68:	81 1d       	adc	r24, r1
    1a6a:	81 1d       	adc	r24, r1
    1a6c:	08 95       	ret

00001a6e <__fp_inf>:
    1a6e:	97 f9       	bld	r25, 7
    1a70:	9f 67       	ori	r25, 0x7F	; 127
    1a72:	80 e8       	ldi	r24, 0x80	; 128
    1a74:	70 e0       	ldi	r23, 0x00	; 0
    1a76:	60 e0       	ldi	r22, 0x00	; 0
    1a78:	08 95       	ret

00001a7a <__fp_nan>:
    1a7a:	9f ef       	ldi	r25, 0xFF	; 255
    1a7c:	80 ec       	ldi	r24, 0xC0	; 192
    1a7e:	08 95       	ret

00001a80 <__fp_pscA>:
    1a80:	00 24       	eor	r0, r0
    1a82:	0a 94       	dec	r0
    1a84:	16 16       	cp	r1, r22
    1a86:	17 06       	cpc	r1, r23
    1a88:	18 06       	cpc	r1, r24
    1a8a:	09 06       	cpc	r0, r25
    1a8c:	08 95       	ret

00001a8e <__fp_pscB>:
    1a8e:	00 24       	eor	r0, r0
    1a90:	0a 94       	dec	r0
    1a92:	12 16       	cp	r1, r18
    1a94:	13 06       	cpc	r1, r19
    1a96:	14 06       	cpc	r1, r20
    1a98:	05 06       	cpc	r0, r21
    1a9a:	08 95       	ret

00001a9c <__fp_round>:
    1a9c:	09 2e       	mov	r0, r25
    1a9e:	03 94       	inc	r0
    1aa0:	00 0c       	add	r0, r0
    1aa2:	11 f4       	brne	.+4      	; 0x1aa8 <__fp_round+0xc>
    1aa4:	88 23       	and	r24, r24
    1aa6:	52 f0       	brmi	.+20     	; 0x1abc <__fp_round+0x20>
    1aa8:	bb 0f       	add	r27, r27
    1aaa:	40 f4       	brcc	.+16     	; 0x1abc <__fp_round+0x20>
    1aac:	bf 2b       	or	r27, r31
    1aae:	11 f4       	brne	.+4      	; 0x1ab4 <__fp_round+0x18>
    1ab0:	60 ff       	sbrs	r22, 0
    1ab2:	04 c0       	rjmp	.+8      	; 0x1abc <__fp_round+0x20>
    1ab4:	6f 5f       	subi	r22, 0xFF	; 255
    1ab6:	7f 4f       	sbci	r23, 0xFF	; 255
    1ab8:	8f 4f       	sbci	r24, 0xFF	; 255
    1aba:	9f 4f       	sbci	r25, 0xFF	; 255
    1abc:	08 95       	ret

00001abe <__fp_split3>:
    1abe:	57 fd       	sbrc	r21, 7
    1ac0:	90 58       	subi	r25, 0x80	; 128
    1ac2:	44 0f       	add	r20, r20
    1ac4:	55 1f       	adc	r21, r21
    1ac6:	59 f0       	breq	.+22     	; 0x1ade <__fp_splitA+0x10>
    1ac8:	5f 3f       	cpi	r21, 0xFF	; 255
    1aca:	71 f0       	breq	.+28     	; 0x1ae8 <__fp_splitA+0x1a>
    1acc:	47 95       	ror	r20

00001ace <__fp_splitA>:
    1ace:	88 0f       	add	r24, r24
    1ad0:	97 fb       	bst	r25, 7
    1ad2:	99 1f       	adc	r25, r25
    1ad4:	61 f0       	breq	.+24     	; 0x1aee <__fp_splitA+0x20>
    1ad6:	9f 3f       	cpi	r25, 0xFF	; 255
    1ad8:	79 f0       	breq	.+30     	; 0x1af8 <__fp_splitA+0x2a>
    1ada:	87 95       	ror	r24
    1adc:	08 95       	ret
    1ade:	12 16       	cp	r1, r18
    1ae0:	13 06       	cpc	r1, r19
    1ae2:	14 06       	cpc	r1, r20
    1ae4:	55 1f       	adc	r21, r21
    1ae6:	f2 cf       	rjmp	.-28     	; 0x1acc <__fp_split3+0xe>
    1ae8:	46 95       	lsr	r20
    1aea:	f1 df       	rcall	.-30     	; 0x1ace <__fp_splitA>
    1aec:	08 c0       	rjmp	.+16     	; 0x1afe <__fp_splitA+0x30>
    1aee:	16 16       	cp	r1, r22
    1af0:	17 06       	cpc	r1, r23
    1af2:	18 06       	cpc	r1, r24
    1af4:	99 1f       	adc	r25, r25
    1af6:	f1 cf       	rjmp	.-30     	; 0x1ada <__fp_splitA+0xc>
    1af8:	86 95       	lsr	r24
    1afa:	71 05       	cpc	r23, r1
    1afc:	61 05       	cpc	r22, r1
    1afe:	08 94       	sec
    1b00:	08 95       	ret

00001b02 <__fp_zero>:
    1b02:	e8 94       	clt

00001b04 <__fp_szero>:
    1b04:	bb 27       	eor	r27, r27
    1b06:	66 27       	eor	r22, r22
    1b08:	77 27       	eor	r23, r23
    1b0a:	cb 01       	movw	r24, r22
    1b0c:	97 f9       	bld	r25, 7
    1b0e:	08 95       	ret

00001b10 <__gesf2>:
    1b10:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <__fp_cmp>
    1b14:	08 f4       	brcc	.+2      	; 0x1b18 <__gesf2+0x8>
    1b16:	8f ef       	ldi	r24, 0xFF	; 255
    1b18:	08 95       	ret

00001b1a <__mulsf3>:
    1b1a:	0e 94 a0 0d 	call	0x1b40	; 0x1b40 <__mulsf3x>
    1b1e:	0c 94 4e 0d 	jmp	0x1a9c	; 0x1a9c <__fp_round>
    1b22:	0e 94 40 0d 	call	0x1a80	; 0x1a80 <__fp_pscA>
    1b26:	38 f0       	brcs	.+14     	; 0x1b36 <__mulsf3+0x1c>
    1b28:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <__fp_pscB>
    1b2c:	20 f0       	brcs	.+8      	; 0x1b36 <__mulsf3+0x1c>
    1b2e:	95 23       	and	r25, r21
    1b30:	11 f0       	breq	.+4      	; 0x1b36 <__mulsf3+0x1c>
    1b32:	0c 94 37 0d 	jmp	0x1a6e	; 0x1a6e <__fp_inf>
    1b36:	0c 94 3d 0d 	jmp	0x1a7a	; 0x1a7a <__fp_nan>
    1b3a:	11 24       	eor	r1, r1
    1b3c:	0c 94 82 0d 	jmp	0x1b04	; 0x1b04 <__fp_szero>

00001b40 <__mulsf3x>:
    1b40:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <__fp_split3>
    1b44:	70 f3       	brcs	.-36     	; 0x1b22 <__mulsf3+0x8>

00001b46 <__mulsf3_pse>:
    1b46:	95 9f       	mul	r25, r21
    1b48:	c1 f3       	breq	.-16     	; 0x1b3a <__mulsf3+0x20>
    1b4a:	95 0f       	add	r25, r21
    1b4c:	50 e0       	ldi	r21, 0x00	; 0
    1b4e:	55 1f       	adc	r21, r21
    1b50:	62 9f       	mul	r22, r18
    1b52:	f0 01       	movw	r30, r0
    1b54:	72 9f       	mul	r23, r18
    1b56:	bb 27       	eor	r27, r27
    1b58:	f0 0d       	add	r31, r0
    1b5a:	b1 1d       	adc	r27, r1
    1b5c:	63 9f       	mul	r22, r19
    1b5e:	aa 27       	eor	r26, r26
    1b60:	f0 0d       	add	r31, r0
    1b62:	b1 1d       	adc	r27, r1
    1b64:	aa 1f       	adc	r26, r26
    1b66:	64 9f       	mul	r22, r20
    1b68:	66 27       	eor	r22, r22
    1b6a:	b0 0d       	add	r27, r0
    1b6c:	a1 1d       	adc	r26, r1
    1b6e:	66 1f       	adc	r22, r22
    1b70:	82 9f       	mul	r24, r18
    1b72:	22 27       	eor	r18, r18
    1b74:	b0 0d       	add	r27, r0
    1b76:	a1 1d       	adc	r26, r1
    1b78:	62 1f       	adc	r22, r18
    1b7a:	73 9f       	mul	r23, r19
    1b7c:	b0 0d       	add	r27, r0
    1b7e:	a1 1d       	adc	r26, r1
    1b80:	62 1f       	adc	r22, r18
    1b82:	83 9f       	mul	r24, r19
    1b84:	a0 0d       	add	r26, r0
    1b86:	61 1d       	adc	r22, r1
    1b88:	22 1f       	adc	r18, r18
    1b8a:	74 9f       	mul	r23, r20
    1b8c:	33 27       	eor	r19, r19
    1b8e:	a0 0d       	add	r26, r0
    1b90:	61 1d       	adc	r22, r1
    1b92:	23 1f       	adc	r18, r19
    1b94:	84 9f       	mul	r24, r20
    1b96:	60 0d       	add	r22, r0
    1b98:	21 1d       	adc	r18, r1
    1b9a:	82 2f       	mov	r24, r18
    1b9c:	76 2f       	mov	r23, r22
    1b9e:	6a 2f       	mov	r22, r26
    1ba0:	11 24       	eor	r1, r1
    1ba2:	9f 57       	subi	r25, 0x7F	; 127
    1ba4:	50 40       	sbci	r21, 0x00	; 0
    1ba6:	9a f0       	brmi	.+38     	; 0x1bce <__mulsf3_pse+0x88>
    1ba8:	f1 f0       	breq	.+60     	; 0x1be6 <__mulsf3_pse+0xa0>
    1baa:	88 23       	and	r24, r24
    1bac:	4a f0       	brmi	.+18     	; 0x1bc0 <__mulsf3_pse+0x7a>
    1bae:	ee 0f       	add	r30, r30
    1bb0:	ff 1f       	adc	r31, r31
    1bb2:	bb 1f       	adc	r27, r27
    1bb4:	66 1f       	adc	r22, r22
    1bb6:	77 1f       	adc	r23, r23
    1bb8:	88 1f       	adc	r24, r24
    1bba:	91 50       	subi	r25, 0x01	; 1
    1bbc:	50 40       	sbci	r21, 0x00	; 0
    1bbe:	a9 f7       	brne	.-22     	; 0x1baa <__mulsf3_pse+0x64>
    1bc0:	9e 3f       	cpi	r25, 0xFE	; 254
    1bc2:	51 05       	cpc	r21, r1
    1bc4:	80 f0       	brcs	.+32     	; 0x1be6 <__mulsf3_pse+0xa0>
    1bc6:	0c 94 37 0d 	jmp	0x1a6e	; 0x1a6e <__fp_inf>
    1bca:	0c 94 82 0d 	jmp	0x1b04	; 0x1b04 <__fp_szero>
    1bce:	5f 3f       	cpi	r21, 0xFF	; 255
    1bd0:	e4 f3       	brlt	.-8      	; 0x1bca <__mulsf3_pse+0x84>
    1bd2:	98 3e       	cpi	r25, 0xE8	; 232
    1bd4:	d4 f3       	brlt	.-12     	; 0x1bca <__mulsf3_pse+0x84>
    1bd6:	86 95       	lsr	r24
    1bd8:	77 95       	ror	r23
    1bda:	67 95       	ror	r22
    1bdc:	b7 95       	ror	r27
    1bde:	f7 95       	ror	r31
    1be0:	e7 95       	ror	r30
    1be2:	9f 5f       	subi	r25, 0xFF	; 255
    1be4:	c1 f7       	brne	.-16     	; 0x1bd6 <__mulsf3_pse+0x90>
    1be6:	fe 2b       	or	r31, r30
    1be8:	88 0f       	add	r24, r24
    1bea:	91 1d       	adc	r25, r1
    1bec:	96 95       	lsr	r25
    1bee:	87 95       	ror	r24
    1bf0:	97 f9       	bld	r25, 7
    1bf2:	08 95       	ret

00001bf4 <vfprintf>:
    1bf4:	a0 e1       	ldi	r26, 0x10	; 16
    1bf6:	b0 e0       	ldi	r27, 0x00	; 0
    1bf8:	e0 e0       	ldi	r30, 0x00	; 0
    1bfa:	fe e0       	ldi	r31, 0x0E	; 14
    1bfc:	0c 94 77 11 	jmp	0x22ee	; 0x22ee <__prologue_saves__>
    1c00:	7c 01       	movw	r14, r24
    1c02:	1b 01       	movw	r2, r22
    1c04:	6a 01       	movw	r12, r20
    1c06:	fc 01       	movw	r30, r24
    1c08:	17 82       	std	Z+7, r1	; 0x07
    1c0a:	16 82       	std	Z+6, r1	; 0x06
    1c0c:	83 81       	ldd	r24, Z+3	; 0x03
    1c0e:	81 ff       	sbrs	r24, 1
    1c10:	44 c3       	rjmp	.+1672   	; 0x229a <vfprintf+0x6a6>
    1c12:	9e 01       	movw	r18, r28
    1c14:	2f 5f       	subi	r18, 0xFF	; 255
    1c16:	3f 4f       	sbci	r19, 0xFF	; 255
    1c18:	39 01       	movw	r6, r18
    1c1a:	f7 01       	movw	r30, r14
    1c1c:	93 81       	ldd	r25, Z+3	; 0x03
    1c1e:	f1 01       	movw	r30, r2
    1c20:	93 fd       	sbrc	r25, 3
    1c22:	85 91       	lpm	r24, Z+
    1c24:	93 ff       	sbrs	r25, 3
    1c26:	81 91       	ld	r24, Z+
    1c28:	1f 01       	movw	r2, r30
    1c2a:	88 23       	and	r24, r24
    1c2c:	09 f4       	brne	.+2      	; 0x1c30 <vfprintf+0x3c>
    1c2e:	31 c3       	rjmp	.+1634   	; 0x2292 <vfprintf+0x69e>
    1c30:	85 32       	cpi	r24, 0x25	; 37
    1c32:	39 f4       	brne	.+14     	; 0x1c42 <vfprintf+0x4e>
    1c34:	93 fd       	sbrc	r25, 3
    1c36:	85 91       	lpm	r24, Z+
    1c38:	93 ff       	sbrs	r25, 3
    1c3a:	81 91       	ld	r24, Z+
    1c3c:	1f 01       	movw	r2, r30
    1c3e:	85 32       	cpi	r24, 0x25	; 37
    1c40:	39 f4       	brne	.+14     	; 0x1c50 <vfprintf+0x5c>
    1c42:	b7 01       	movw	r22, r14
    1c44:	90 e0       	ldi	r25, 0x00	; 0
    1c46:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    1c4a:	56 01       	movw	r10, r12
    1c4c:	65 01       	movw	r12, r10
    1c4e:	e5 cf       	rjmp	.-54     	; 0x1c1a <vfprintf+0x26>
    1c50:	10 e0       	ldi	r17, 0x00	; 0
    1c52:	51 2c       	mov	r5, r1
    1c54:	91 2c       	mov	r9, r1
    1c56:	ff e1       	ldi	r31, 0x1F	; 31
    1c58:	f9 15       	cp	r31, r9
    1c5a:	d8 f0       	brcs	.+54     	; 0x1c92 <vfprintf+0x9e>
    1c5c:	8b 32       	cpi	r24, 0x2B	; 43
    1c5e:	79 f0       	breq	.+30     	; 0x1c7e <vfprintf+0x8a>
    1c60:	38 f4       	brcc	.+14     	; 0x1c70 <vfprintf+0x7c>
    1c62:	80 32       	cpi	r24, 0x20	; 32
    1c64:	79 f0       	breq	.+30     	; 0x1c84 <vfprintf+0x90>
    1c66:	83 32       	cpi	r24, 0x23	; 35
    1c68:	a1 f4       	brne	.+40     	; 0x1c92 <vfprintf+0x9e>
    1c6a:	f9 2d       	mov	r31, r9
    1c6c:	f0 61       	ori	r31, 0x10	; 16
    1c6e:	2e c0       	rjmp	.+92     	; 0x1ccc <vfprintf+0xd8>
    1c70:	8d 32       	cpi	r24, 0x2D	; 45
    1c72:	61 f0       	breq	.+24     	; 0x1c8c <vfprintf+0x98>
    1c74:	80 33       	cpi	r24, 0x30	; 48
    1c76:	69 f4       	brne	.+26     	; 0x1c92 <vfprintf+0x9e>
    1c78:	29 2d       	mov	r18, r9
    1c7a:	21 60       	ori	r18, 0x01	; 1
    1c7c:	2d c0       	rjmp	.+90     	; 0x1cd8 <vfprintf+0xe4>
    1c7e:	39 2d       	mov	r19, r9
    1c80:	32 60       	ori	r19, 0x02	; 2
    1c82:	93 2e       	mov	r9, r19
    1c84:	89 2d       	mov	r24, r9
    1c86:	84 60       	ori	r24, 0x04	; 4
    1c88:	98 2e       	mov	r9, r24
    1c8a:	2a c0       	rjmp	.+84     	; 0x1ce0 <vfprintf+0xec>
    1c8c:	e9 2d       	mov	r30, r9
    1c8e:	e8 60       	ori	r30, 0x08	; 8
    1c90:	15 c0       	rjmp	.+42     	; 0x1cbc <vfprintf+0xc8>
    1c92:	97 fc       	sbrc	r9, 7
    1c94:	2d c0       	rjmp	.+90     	; 0x1cf0 <vfprintf+0xfc>
    1c96:	20 ed       	ldi	r18, 0xD0	; 208
    1c98:	28 0f       	add	r18, r24
    1c9a:	2a 30       	cpi	r18, 0x0A	; 10
    1c9c:	88 f4       	brcc	.+34     	; 0x1cc0 <vfprintf+0xcc>
    1c9e:	96 fe       	sbrs	r9, 6
    1ca0:	06 c0       	rjmp	.+12     	; 0x1cae <vfprintf+0xba>
    1ca2:	3a e0       	ldi	r19, 0x0A	; 10
    1ca4:	13 9f       	mul	r17, r19
    1ca6:	20 0d       	add	r18, r0
    1ca8:	11 24       	eor	r1, r1
    1caa:	12 2f       	mov	r17, r18
    1cac:	19 c0       	rjmp	.+50     	; 0x1ce0 <vfprintf+0xec>
    1cae:	8a e0       	ldi	r24, 0x0A	; 10
    1cb0:	58 9e       	mul	r5, r24
    1cb2:	20 0d       	add	r18, r0
    1cb4:	11 24       	eor	r1, r1
    1cb6:	52 2e       	mov	r5, r18
    1cb8:	e9 2d       	mov	r30, r9
    1cba:	e0 62       	ori	r30, 0x20	; 32
    1cbc:	9e 2e       	mov	r9, r30
    1cbe:	10 c0       	rjmp	.+32     	; 0x1ce0 <vfprintf+0xec>
    1cc0:	8e 32       	cpi	r24, 0x2E	; 46
    1cc2:	31 f4       	brne	.+12     	; 0x1cd0 <vfprintf+0xdc>
    1cc4:	96 fc       	sbrc	r9, 6
    1cc6:	e5 c2       	rjmp	.+1482   	; 0x2292 <vfprintf+0x69e>
    1cc8:	f9 2d       	mov	r31, r9
    1cca:	f0 64       	ori	r31, 0x40	; 64
    1ccc:	9f 2e       	mov	r9, r31
    1cce:	08 c0       	rjmp	.+16     	; 0x1ce0 <vfprintf+0xec>
    1cd0:	8c 36       	cpi	r24, 0x6C	; 108
    1cd2:	21 f4       	brne	.+8      	; 0x1cdc <vfprintf+0xe8>
    1cd4:	29 2d       	mov	r18, r9
    1cd6:	20 68       	ori	r18, 0x80	; 128
    1cd8:	92 2e       	mov	r9, r18
    1cda:	02 c0       	rjmp	.+4      	; 0x1ce0 <vfprintf+0xec>
    1cdc:	88 36       	cpi	r24, 0x68	; 104
    1cde:	41 f4       	brne	.+16     	; 0x1cf0 <vfprintf+0xfc>
    1ce0:	f1 01       	movw	r30, r2
    1ce2:	93 fd       	sbrc	r25, 3
    1ce4:	85 91       	lpm	r24, Z+
    1ce6:	93 ff       	sbrs	r25, 3
    1ce8:	81 91       	ld	r24, Z+
    1cea:	1f 01       	movw	r2, r30
    1cec:	81 11       	cpse	r24, r1
    1cee:	b3 cf       	rjmp	.-154    	; 0x1c56 <vfprintf+0x62>
    1cf0:	9b eb       	ldi	r25, 0xBB	; 187
    1cf2:	98 0f       	add	r25, r24
    1cf4:	93 30       	cpi	r25, 0x03	; 3
    1cf6:	20 f4       	brcc	.+8      	; 0x1d00 <vfprintf+0x10c>
    1cf8:	99 2d       	mov	r25, r9
    1cfa:	90 61       	ori	r25, 0x10	; 16
    1cfc:	80 5e       	subi	r24, 0xE0	; 224
    1cfe:	07 c0       	rjmp	.+14     	; 0x1d0e <vfprintf+0x11a>
    1d00:	9b e9       	ldi	r25, 0x9B	; 155
    1d02:	98 0f       	add	r25, r24
    1d04:	93 30       	cpi	r25, 0x03	; 3
    1d06:	08 f0       	brcs	.+2      	; 0x1d0a <vfprintf+0x116>
    1d08:	66 c1       	rjmp	.+716    	; 0x1fd6 <vfprintf+0x3e2>
    1d0a:	99 2d       	mov	r25, r9
    1d0c:	9f 7e       	andi	r25, 0xEF	; 239
    1d0e:	96 ff       	sbrs	r25, 6
    1d10:	16 e0       	ldi	r17, 0x06	; 6
    1d12:	9f 73       	andi	r25, 0x3F	; 63
    1d14:	99 2e       	mov	r9, r25
    1d16:	85 36       	cpi	r24, 0x65	; 101
    1d18:	19 f4       	brne	.+6      	; 0x1d20 <vfprintf+0x12c>
    1d1a:	90 64       	ori	r25, 0x40	; 64
    1d1c:	99 2e       	mov	r9, r25
    1d1e:	08 c0       	rjmp	.+16     	; 0x1d30 <vfprintf+0x13c>
    1d20:	86 36       	cpi	r24, 0x66	; 102
    1d22:	21 f4       	brne	.+8      	; 0x1d2c <vfprintf+0x138>
    1d24:	39 2f       	mov	r19, r25
    1d26:	30 68       	ori	r19, 0x80	; 128
    1d28:	93 2e       	mov	r9, r19
    1d2a:	02 c0       	rjmp	.+4      	; 0x1d30 <vfprintf+0x13c>
    1d2c:	11 11       	cpse	r17, r1
    1d2e:	11 50       	subi	r17, 0x01	; 1
    1d30:	97 fe       	sbrs	r9, 7
    1d32:	07 c0       	rjmp	.+14     	; 0x1d42 <vfprintf+0x14e>
    1d34:	1c 33       	cpi	r17, 0x3C	; 60
    1d36:	50 f4       	brcc	.+20     	; 0x1d4c <vfprintf+0x158>
    1d38:	44 24       	eor	r4, r4
    1d3a:	43 94       	inc	r4
    1d3c:	41 0e       	add	r4, r17
    1d3e:	27 e0       	ldi	r18, 0x07	; 7
    1d40:	0b c0       	rjmp	.+22     	; 0x1d58 <vfprintf+0x164>
    1d42:	18 30       	cpi	r17, 0x08	; 8
    1d44:	38 f0       	brcs	.+14     	; 0x1d54 <vfprintf+0x160>
    1d46:	27 e0       	ldi	r18, 0x07	; 7
    1d48:	17 e0       	ldi	r17, 0x07	; 7
    1d4a:	05 c0       	rjmp	.+10     	; 0x1d56 <vfprintf+0x162>
    1d4c:	27 e0       	ldi	r18, 0x07	; 7
    1d4e:	9c e3       	ldi	r25, 0x3C	; 60
    1d50:	49 2e       	mov	r4, r25
    1d52:	02 c0       	rjmp	.+4      	; 0x1d58 <vfprintf+0x164>
    1d54:	21 2f       	mov	r18, r17
    1d56:	41 2c       	mov	r4, r1
    1d58:	56 01       	movw	r10, r12
    1d5a:	84 e0       	ldi	r24, 0x04	; 4
    1d5c:	a8 0e       	add	r10, r24
    1d5e:	b1 1c       	adc	r11, r1
    1d60:	f6 01       	movw	r30, r12
    1d62:	60 81       	ld	r22, Z
    1d64:	71 81       	ldd	r23, Z+1	; 0x01
    1d66:	82 81       	ldd	r24, Z+2	; 0x02
    1d68:	93 81       	ldd	r25, Z+3	; 0x03
    1d6a:	04 2d       	mov	r16, r4
    1d6c:	a3 01       	movw	r20, r6
    1d6e:	0e 94 ae 11 	call	0x235c	; 0x235c <__ftoa_engine>
    1d72:	6c 01       	movw	r12, r24
    1d74:	f9 81       	ldd	r31, Y+1	; 0x01
    1d76:	fc 87       	std	Y+12, r31	; 0x0c
    1d78:	f0 ff       	sbrs	r31, 0
    1d7a:	02 c0       	rjmp	.+4      	; 0x1d80 <vfprintf+0x18c>
    1d7c:	f3 ff       	sbrs	r31, 3
    1d7e:	06 c0       	rjmp	.+12     	; 0x1d8c <vfprintf+0x198>
    1d80:	91 fc       	sbrc	r9, 1
    1d82:	06 c0       	rjmp	.+12     	; 0x1d90 <vfprintf+0x19c>
    1d84:	92 fe       	sbrs	r9, 2
    1d86:	06 c0       	rjmp	.+12     	; 0x1d94 <vfprintf+0x1a0>
    1d88:	00 e2       	ldi	r16, 0x20	; 32
    1d8a:	05 c0       	rjmp	.+10     	; 0x1d96 <vfprintf+0x1a2>
    1d8c:	0d e2       	ldi	r16, 0x2D	; 45
    1d8e:	03 c0       	rjmp	.+6      	; 0x1d96 <vfprintf+0x1a2>
    1d90:	0b e2       	ldi	r16, 0x2B	; 43
    1d92:	01 c0       	rjmp	.+2      	; 0x1d96 <vfprintf+0x1a2>
    1d94:	00 e0       	ldi	r16, 0x00	; 0
    1d96:	8c 85       	ldd	r24, Y+12	; 0x0c
    1d98:	8c 70       	andi	r24, 0x0C	; 12
    1d9a:	19 f0       	breq	.+6      	; 0x1da2 <vfprintf+0x1ae>
    1d9c:	01 11       	cpse	r16, r1
    1d9e:	5a c2       	rjmp	.+1204   	; 0x2254 <vfprintf+0x660>
    1da0:	9b c2       	rjmp	.+1334   	; 0x22d8 <vfprintf+0x6e4>
    1da2:	97 fe       	sbrs	r9, 7
    1da4:	10 c0       	rjmp	.+32     	; 0x1dc6 <vfprintf+0x1d2>
    1da6:	4c 0c       	add	r4, r12
    1da8:	fc 85       	ldd	r31, Y+12	; 0x0c
    1daa:	f4 ff       	sbrs	r31, 4
    1dac:	04 c0       	rjmp	.+8      	; 0x1db6 <vfprintf+0x1c2>
    1dae:	8a 81       	ldd	r24, Y+2	; 0x02
    1db0:	81 33       	cpi	r24, 0x31	; 49
    1db2:	09 f4       	brne	.+2      	; 0x1db6 <vfprintf+0x1c2>
    1db4:	4a 94       	dec	r4
    1db6:	14 14       	cp	r1, r4
    1db8:	74 f5       	brge	.+92     	; 0x1e16 <vfprintf+0x222>
    1dba:	28 e0       	ldi	r18, 0x08	; 8
    1dbc:	24 15       	cp	r18, r4
    1dbe:	78 f5       	brcc	.+94     	; 0x1e1e <vfprintf+0x22a>
    1dc0:	88 e0       	ldi	r24, 0x08	; 8
    1dc2:	48 2e       	mov	r4, r24
    1dc4:	2c c0       	rjmp	.+88     	; 0x1e1e <vfprintf+0x22a>
    1dc6:	96 fc       	sbrc	r9, 6
    1dc8:	2a c0       	rjmp	.+84     	; 0x1e1e <vfprintf+0x22a>
    1dca:	81 2f       	mov	r24, r17
    1dcc:	90 e0       	ldi	r25, 0x00	; 0
    1dce:	8c 15       	cp	r24, r12
    1dd0:	9d 05       	cpc	r25, r13
    1dd2:	9c f0       	brlt	.+38     	; 0x1dfa <vfprintf+0x206>
    1dd4:	3c ef       	ldi	r19, 0xFC	; 252
    1dd6:	c3 16       	cp	r12, r19
    1dd8:	3f ef       	ldi	r19, 0xFF	; 255
    1dda:	d3 06       	cpc	r13, r19
    1ddc:	74 f0       	brlt	.+28     	; 0x1dfa <vfprintf+0x206>
    1dde:	89 2d       	mov	r24, r9
    1de0:	80 68       	ori	r24, 0x80	; 128
    1de2:	98 2e       	mov	r9, r24
    1de4:	0a c0       	rjmp	.+20     	; 0x1dfa <vfprintf+0x206>
    1de6:	e2 e0       	ldi	r30, 0x02	; 2
    1de8:	f0 e0       	ldi	r31, 0x00	; 0
    1dea:	ec 0f       	add	r30, r28
    1dec:	fd 1f       	adc	r31, r29
    1dee:	e1 0f       	add	r30, r17
    1df0:	f1 1d       	adc	r31, r1
    1df2:	80 81       	ld	r24, Z
    1df4:	80 33       	cpi	r24, 0x30	; 48
    1df6:	19 f4       	brne	.+6      	; 0x1dfe <vfprintf+0x20a>
    1df8:	11 50       	subi	r17, 0x01	; 1
    1dfa:	11 11       	cpse	r17, r1
    1dfc:	f4 cf       	rjmp	.-24     	; 0x1de6 <vfprintf+0x1f2>
    1dfe:	97 fe       	sbrs	r9, 7
    1e00:	0e c0       	rjmp	.+28     	; 0x1e1e <vfprintf+0x22a>
    1e02:	44 24       	eor	r4, r4
    1e04:	43 94       	inc	r4
    1e06:	41 0e       	add	r4, r17
    1e08:	81 2f       	mov	r24, r17
    1e0a:	90 e0       	ldi	r25, 0x00	; 0
    1e0c:	c8 16       	cp	r12, r24
    1e0e:	d9 06       	cpc	r13, r25
    1e10:	2c f4       	brge	.+10     	; 0x1e1c <vfprintf+0x228>
    1e12:	1c 19       	sub	r17, r12
    1e14:	04 c0       	rjmp	.+8      	; 0x1e1e <vfprintf+0x22a>
    1e16:	44 24       	eor	r4, r4
    1e18:	43 94       	inc	r4
    1e1a:	01 c0       	rjmp	.+2      	; 0x1e1e <vfprintf+0x22a>
    1e1c:	10 e0       	ldi	r17, 0x00	; 0
    1e1e:	97 fe       	sbrs	r9, 7
    1e20:	06 c0       	rjmp	.+12     	; 0x1e2e <vfprintf+0x23a>
    1e22:	1c 14       	cp	r1, r12
    1e24:	1d 04       	cpc	r1, r13
    1e26:	34 f4       	brge	.+12     	; 0x1e34 <vfprintf+0x240>
    1e28:	c6 01       	movw	r24, r12
    1e2a:	01 96       	adiw	r24, 0x01	; 1
    1e2c:	05 c0       	rjmp	.+10     	; 0x1e38 <vfprintf+0x244>
    1e2e:	85 e0       	ldi	r24, 0x05	; 5
    1e30:	90 e0       	ldi	r25, 0x00	; 0
    1e32:	02 c0       	rjmp	.+4      	; 0x1e38 <vfprintf+0x244>
    1e34:	81 e0       	ldi	r24, 0x01	; 1
    1e36:	90 e0       	ldi	r25, 0x00	; 0
    1e38:	01 11       	cpse	r16, r1
    1e3a:	01 96       	adiw	r24, 0x01	; 1
    1e3c:	11 23       	and	r17, r17
    1e3e:	31 f0       	breq	.+12     	; 0x1e4c <vfprintf+0x258>
    1e40:	21 2f       	mov	r18, r17
    1e42:	30 e0       	ldi	r19, 0x00	; 0
    1e44:	2f 5f       	subi	r18, 0xFF	; 255
    1e46:	3f 4f       	sbci	r19, 0xFF	; 255
    1e48:	82 0f       	add	r24, r18
    1e4a:	93 1f       	adc	r25, r19
    1e4c:	25 2d       	mov	r18, r5
    1e4e:	30 e0       	ldi	r19, 0x00	; 0
    1e50:	82 17       	cp	r24, r18
    1e52:	93 07       	cpc	r25, r19
    1e54:	14 f4       	brge	.+4      	; 0x1e5a <vfprintf+0x266>
    1e56:	58 1a       	sub	r5, r24
    1e58:	01 c0       	rjmp	.+2      	; 0x1e5c <vfprintf+0x268>
    1e5a:	51 2c       	mov	r5, r1
    1e5c:	89 2d       	mov	r24, r9
    1e5e:	89 70       	andi	r24, 0x09	; 9
    1e60:	49 f4       	brne	.+18     	; 0x1e74 <vfprintf+0x280>
    1e62:	55 20       	and	r5, r5
    1e64:	39 f0       	breq	.+14     	; 0x1e74 <vfprintf+0x280>
    1e66:	b7 01       	movw	r22, r14
    1e68:	80 e2       	ldi	r24, 0x20	; 32
    1e6a:	90 e0       	ldi	r25, 0x00	; 0
    1e6c:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    1e70:	5a 94       	dec	r5
    1e72:	f7 cf       	rjmp	.-18     	; 0x1e62 <vfprintf+0x26e>
    1e74:	00 23       	and	r16, r16
    1e76:	29 f0       	breq	.+10     	; 0x1e82 <vfprintf+0x28e>
    1e78:	b7 01       	movw	r22, r14
    1e7a:	80 2f       	mov	r24, r16
    1e7c:	90 e0       	ldi	r25, 0x00	; 0
    1e7e:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    1e82:	93 fc       	sbrc	r9, 3
    1e84:	09 c0       	rjmp	.+18     	; 0x1e98 <vfprintf+0x2a4>
    1e86:	55 20       	and	r5, r5
    1e88:	39 f0       	breq	.+14     	; 0x1e98 <vfprintf+0x2a4>
    1e8a:	b7 01       	movw	r22, r14
    1e8c:	80 e3       	ldi	r24, 0x30	; 48
    1e8e:	90 e0       	ldi	r25, 0x00	; 0
    1e90:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    1e94:	5a 94       	dec	r5
    1e96:	f7 cf       	rjmp	.-18     	; 0x1e86 <vfprintf+0x292>
    1e98:	97 fe       	sbrs	r9, 7
    1e9a:	4c c0       	rjmp	.+152    	; 0x1f34 <vfprintf+0x340>
    1e9c:	46 01       	movw	r8, r12
    1e9e:	d7 fe       	sbrs	r13, 7
    1ea0:	02 c0       	rjmp	.+4      	; 0x1ea6 <vfprintf+0x2b2>
    1ea2:	81 2c       	mov	r8, r1
    1ea4:	91 2c       	mov	r9, r1
    1ea6:	c6 01       	movw	r24, r12
    1ea8:	88 19       	sub	r24, r8
    1eaa:	99 09       	sbc	r25, r9
    1eac:	f3 01       	movw	r30, r6
    1eae:	e8 0f       	add	r30, r24
    1eb0:	f9 1f       	adc	r31, r25
    1eb2:	fe 87       	std	Y+14, r31	; 0x0e
    1eb4:	ed 87       	std	Y+13, r30	; 0x0d
    1eb6:	96 01       	movw	r18, r12
    1eb8:	24 19       	sub	r18, r4
    1eba:	31 09       	sbc	r19, r1
    1ebc:	38 8b       	std	Y+16, r19	; 0x10
    1ebe:	2f 87       	std	Y+15, r18	; 0x0f
    1ec0:	01 2f       	mov	r16, r17
    1ec2:	10 e0       	ldi	r17, 0x00	; 0
    1ec4:	11 95       	neg	r17
    1ec6:	01 95       	neg	r16
    1ec8:	11 09       	sbc	r17, r1
    1eca:	3f ef       	ldi	r19, 0xFF	; 255
    1ecc:	83 16       	cp	r8, r19
    1ece:	93 06       	cpc	r9, r19
    1ed0:	29 f4       	brne	.+10     	; 0x1edc <vfprintf+0x2e8>
    1ed2:	b7 01       	movw	r22, r14
    1ed4:	8e e2       	ldi	r24, 0x2E	; 46
    1ed6:	90 e0       	ldi	r25, 0x00	; 0
    1ed8:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    1edc:	c8 14       	cp	r12, r8
    1ede:	d9 04       	cpc	r13, r9
    1ee0:	4c f0       	brlt	.+18     	; 0x1ef4 <vfprintf+0x300>
    1ee2:	8f 85       	ldd	r24, Y+15	; 0x0f
    1ee4:	98 89       	ldd	r25, Y+16	; 0x10
    1ee6:	88 15       	cp	r24, r8
    1ee8:	99 05       	cpc	r25, r9
    1eea:	24 f4       	brge	.+8      	; 0x1ef4 <vfprintf+0x300>
    1eec:	ed 85       	ldd	r30, Y+13	; 0x0d
    1eee:	fe 85       	ldd	r31, Y+14	; 0x0e
    1ef0:	81 81       	ldd	r24, Z+1	; 0x01
    1ef2:	01 c0       	rjmp	.+2      	; 0x1ef6 <vfprintf+0x302>
    1ef4:	80 e3       	ldi	r24, 0x30	; 48
    1ef6:	f1 e0       	ldi	r31, 0x01	; 1
    1ef8:	8f 1a       	sub	r8, r31
    1efa:	91 08       	sbc	r9, r1
    1efc:	2d 85       	ldd	r18, Y+13	; 0x0d
    1efe:	3e 85       	ldd	r19, Y+14	; 0x0e
    1f00:	2f 5f       	subi	r18, 0xFF	; 255
    1f02:	3f 4f       	sbci	r19, 0xFF	; 255
    1f04:	3e 87       	std	Y+14, r19	; 0x0e
    1f06:	2d 87       	std	Y+13, r18	; 0x0d
    1f08:	80 16       	cp	r8, r16
    1f0a:	91 06       	cpc	r9, r17
    1f0c:	2c f0       	brlt	.+10     	; 0x1f18 <vfprintf+0x324>
    1f0e:	b7 01       	movw	r22, r14
    1f10:	90 e0       	ldi	r25, 0x00	; 0
    1f12:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    1f16:	d9 cf       	rjmp	.-78     	; 0x1eca <vfprintf+0x2d6>
    1f18:	c8 14       	cp	r12, r8
    1f1a:	d9 04       	cpc	r13, r9
    1f1c:	41 f4       	brne	.+16     	; 0x1f2e <vfprintf+0x33a>
    1f1e:	9a 81       	ldd	r25, Y+2	; 0x02
    1f20:	96 33       	cpi	r25, 0x36	; 54
    1f22:	20 f4       	brcc	.+8      	; 0x1f2c <vfprintf+0x338>
    1f24:	95 33       	cpi	r25, 0x35	; 53
    1f26:	19 f4       	brne	.+6      	; 0x1f2e <vfprintf+0x33a>
    1f28:	3c 85       	ldd	r19, Y+12	; 0x0c
    1f2a:	34 ff       	sbrs	r19, 4
    1f2c:	81 e3       	ldi	r24, 0x31	; 49
    1f2e:	b7 01       	movw	r22, r14
    1f30:	90 e0       	ldi	r25, 0x00	; 0
    1f32:	4e c0       	rjmp	.+156    	; 0x1fd0 <vfprintf+0x3dc>
    1f34:	8a 81       	ldd	r24, Y+2	; 0x02
    1f36:	81 33       	cpi	r24, 0x31	; 49
    1f38:	19 f0       	breq	.+6      	; 0x1f40 <vfprintf+0x34c>
    1f3a:	9c 85       	ldd	r25, Y+12	; 0x0c
    1f3c:	9f 7e       	andi	r25, 0xEF	; 239
    1f3e:	9c 87       	std	Y+12, r25	; 0x0c
    1f40:	b7 01       	movw	r22, r14
    1f42:	90 e0       	ldi	r25, 0x00	; 0
    1f44:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    1f48:	11 11       	cpse	r17, r1
    1f4a:	05 c0       	rjmp	.+10     	; 0x1f56 <vfprintf+0x362>
    1f4c:	94 fc       	sbrc	r9, 4
    1f4e:	18 c0       	rjmp	.+48     	; 0x1f80 <vfprintf+0x38c>
    1f50:	85 e6       	ldi	r24, 0x65	; 101
    1f52:	90 e0       	ldi	r25, 0x00	; 0
    1f54:	17 c0       	rjmp	.+46     	; 0x1f84 <vfprintf+0x390>
    1f56:	b7 01       	movw	r22, r14
    1f58:	8e e2       	ldi	r24, 0x2E	; 46
    1f5a:	90 e0       	ldi	r25, 0x00	; 0
    1f5c:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    1f60:	1e 5f       	subi	r17, 0xFE	; 254
    1f62:	82 e0       	ldi	r24, 0x02	; 2
    1f64:	01 e0       	ldi	r16, 0x01	; 1
    1f66:	08 0f       	add	r16, r24
    1f68:	f3 01       	movw	r30, r6
    1f6a:	e8 0f       	add	r30, r24
    1f6c:	f1 1d       	adc	r31, r1
    1f6e:	80 81       	ld	r24, Z
    1f70:	b7 01       	movw	r22, r14
    1f72:	90 e0       	ldi	r25, 0x00	; 0
    1f74:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    1f78:	80 2f       	mov	r24, r16
    1f7a:	01 13       	cpse	r16, r17
    1f7c:	f3 cf       	rjmp	.-26     	; 0x1f64 <vfprintf+0x370>
    1f7e:	e6 cf       	rjmp	.-52     	; 0x1f4c <vfprintf+0x358>
    1f80:	85 e4       	ldi	r24, 0x45	; 69
    1f82:	90 e0       	ldi	r25, 0x00	; 0
    1f84:	b7 01       	movw	r22, r14
    1f86:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    1f8a:	d7 fc       	sbrc	r13, 7
    1f8c:	06 c0       	rjmp	.+12     	; 0x1f9a <vfprintf+0x3a6>
    1f8e:	c1 14       	cp	r12, r1
    1f90:	d1 04       	cpc	r13, r1
    1f92:	41 f4       	brne	.+16     	; 0x1fa4 <vfprintf+0x3b0>
    1f94:	ec 85       	ldd	r30, Y+12	; 0x0c
    1f96:	e4 ff       	sbrs	r30, 4
    1f98:	05 c0       	rjmp	.+10     	; 0x1fa4 <vfprintf+0x3b0>
    1f9a:	d1 94       	neg	r13
    1f9c:	c1 94       	neg	r12
    1f9e:	d1 08       	sbc	r13, r1
    1fa0:	8d e2       	ldi	r24, 0x2D	; 45
    1fa2:	01 c0       	rjmp	.+2      	; 0x1fa6 <vfprintf+0x3b2>
    1fa4:	8b e2       	ldi	r24, 0x2B	; 43
    1fa6:	b7 01       	movw	r22, r14
    1fa8:	90 e0       	ldi	r25, 0x00	; 0
    1faa:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    1fae:	80 e3       	ldi	r24, 0x30	; 48
    1fb0:	2a e0       	ldi	r18, 0x0A	; 10
    1fb2:	c2 16       	cp	r12, r18
    1fb4:	d1 04       	cpc	r13, r1
    1fb6:	2c f0       	brlt	.+10     	; 0x1fc2 <vfprintf+0x3ce>
    1fb8:	8f 5f       	subi	r24, 0xFF	; 255
    1fba:	fa e0       	ldi	r31, 0x0A	; 10
    1fbc:	cf 1a       	sub	r12, r31
    1fbe:	d1 08       	sbc	r13, r1
    1fc0:	f7 cf       	rjmp	.-18     	; 0x1fb0 <vfprintf+0x3bc>
    1fc2:	b7 01       	movw	r22, r14
    1fc4:	90 e0       	ldi	r25, 0x00	; 0
    1fc6:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    1fca:	b7 01       	movw	r22, r14
    1fcc:	c6 01       	movw	r24, r12
    1fce:	c0 96       	adiw	r24, 0x30	; 48
    1fd0:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    1fd4:	54 c1       	rjmp	.+680    	; 0x227e <vfprintf+0x68a>
    1fd6:	83 36       	cpi	r24, 0x63	; 99
    1fd8:	31 f0       	breq	.+12     	; 0x1fe6 <vfprintf+0x3f2>
    1fda:	83 37       	cpi	r24, 0x73	; 115
    1fdc:	79 f0       	breq	.+30     	; 0x1ffc <vfprintf+0x408>
    1fde:	83 35       	cpi	r24, 0x53	; 83
    1fe0:	09 f0       	breq	.+2      	; 0x1fe4 <vfprintf+0x3f0>
    1fe2:	56 c0       	rjmp	.+172    	; 0x2090 <vfprintf+0x49c>
    1fe4:	20 c0       	rjmp	.+64     	; 0x2026 <vfprintf+0x432>
    1fe6:	56 01       	movw	r10, r12
    1fe8:	32 e0       	ldi	r19, 0x02	; 2
    1fea:	a3 0e       	add	r10, r19
    1fec:	b1 1c       	adc	r11, r1
    1fee:	f6 01       	movw	r30, r12
    1ff0:	80 81       	ld	r24, Z
    1ff2:	89 83       	std	Y+1, r24	; 0x01
    1ff4:	01 e0       	ldi	r16, 0x01	; 1
    1ff6:	10 e0       	ldi	r17, 0x00	; 0
    1ff8:	63 01       	movw	r12, r6
    1ffa:	12 c0       	rjmp	.+36     	; 0x2020 <vfprintf+0x42c>
    1ffc:	56 01       	movw	r10, r12
    1ffe:	f2 e0       	ldi	r31, 0x02	; 2
    2000:	af 0e       	add	r10, r31
    2002:	b1 1c       	adc	r11, r1
    2004:	f6 01       	movw	r30, r12
    2006:	c0 80       	ld	r12, Z
    2008:	d1 80       	ldd	r13, Z+1	; 0x01
    200a:	96 fe       	sbrs	r9, 6
    200c:	03 c0       	rjmp	.+6      	; 0x2014 <vfprintf+0x420>
    200e:	61 2f       	mov	r22, r17
    2010:	70 e0       	ldi	r23, 0x00	; 0
    2012:	02 c0       	rjmp	.+4      	; 0x2018 <vfprintf+0x424>
    2014:	6f ef       	ldi	r22, 0xFF	; 255
    2016:	7f ef       	ldi	r23, 0xFF	; 255
    2018:	c6 01       	movw	r24, r12
    201a:	0e 94 91 12 	call	0x2522	; 0x2522 <strnlen>
    201e:	8c 01       	movw	r16, r24
    2020:	f9 2d       	mov	r31, r9
    2022:	ff 77       	andi	r31, 0x7F	; 127
    2024:	14 c0       	rjmp	.+40     	; 0x204e <vfprintf+0x45a>
    2026:	56 01       	movw	r10, r12
    2028:	22 e0       	ldi	r18, 0x02	; 2
    202a:	a2 0e       	add	r10, r18
    202c:	b1 1c       	adc	r11, r1
    202e:	f6 01       	movw	r30, r12
    2030:	c0 80       	ld	r12, Z
    2032:	d1 80       	ldd	r13, Z+1	; 0x01
    2034:	96 fe       	sbrs	r9, 6
    2036:	03 c0       	rjmp	.+6      	; 0x203e <vfprintf+0x44a>
    2038:	61 2f       	mov	r22, r17
    203a:	70 e0       	ldi	r23, 0x00	; 0
    203c:	02 c0       	rjmp	.+4      	; 0x2042 <vfprintf+0x44e>
    203e:	6f ef       	ldi	r22, 0xFF	; 255
    2040:	7f ef       	ldi	r23, 0xFF	; 255
    2042:	c6 01       	movw	r24, r12
    2044:	0e 94 86 12 	call	0x250c	; 0x250c <strnlen_P>
    2048:	8c 01       	movw	r16, r24
    204a:	f9 2d       	mov	r31, r9
    204c:	f0 68       	ori	r31, 0x80	; 128
    204e:	9f 2e       	mov	r9, r31
    2050:	f3 fd       	sbrc	r31, 3
    2052:	1a c0       	rjmp	.+52     	; 0x2088 <vfprintf+0x494>
    2054:	85 2d       	mov	r24, r5
    2056:	90 e0       	ldi	r25, 0x00	; 0
    2058:	08 17       	cp	r16, r24
    205a:	19 07       	cpc	r17, r25
    205c:	a8 f4       	brcc	.+42     	; 0x2088 <vfprintf+0x494>
    205e:	b7 01       	movw	r22, r14
    2060:	80 e2       	ldi	r24, 0x20	; 32
    2062:	90 e0       	ldi	r25, 0x00	; 0
    2064:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    2068:	5a 94       	dec	r5
    206a:	f4 cf       	rjmp	.-24     	; 0x2054 <vfprintf+0x460>
    206c:	f6 01       	movw	r30, r12
    206e:	97 fc       	sbrc	r9, 7
    2070:	85 91       	lpm	r24, Z+
    2072:	97 fe       	sbrs	r9, 7
    2074:	81 91       	ld	r24, Z+
    2076:	6f 01       	movw	r12, r30
    2078:	b7 01       	movw	r22, r14
    207a:	90 e0       	ldi	r25, 0x00	; 0
    207c:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    2080:	51 10       	cpse	r5, r1
    2082:	5a 94       	dec	r5
    2084:	01 50       	subi	r16, 0x01	; 1
    2086:	11 09       	sbc	r17, r1
    2088:	01 15       	cp	r16, r1
    208a:	11 05       	cpc	r17, r1
    208c:	79 f7       	brne	.-34     	; 0x206c <vfprintf+0x478>
    208e:	f7 c0       	rjmp	.+494    	; 0x227e <vfprintf+0x68a>
    2090:	84 36       	cpi	r24, 0x64	; 100
    2092:	11 f0       	breq	.+4      	; 0x2098 <vfprintf+0x4a4>
    2094:	89 36       	cpi	r24, 0x69	; 105
    2096:	61 f5       	brne	.+88     	; 0x20f0 <vfprintf+0x4fc>
    2098:	56 01       	movw	r10, r12
    209a:	97 fe       	sbrs	r9, 7
    209c:	09 c0       	rjmp	.+18     	; 0x20b0 <vfprintf+0x4bc>
    209e:	24 e0       	ldi	r18, 0x04	; 4
    20a0:	a2 0e       	add	r10, r18
    20a2:	b1 1c       	adc	r11, r1
    20a4:	f6 01       	movw	r30, r12
    20a6:	60 81       	ld	r22, Z
    20a8:	71 81       	ldd	r23, Z+1	; 0x01
    20aa:	82 81       	ldd	r24, Z+2	; 0x02
    20ac:	93 81       	ldd	r25, Z+3	; 0x03
    20ae:	0a c0       	rjmp	.+20     	; 0x20c4 <vfprintf+0x4d0>
    20b0:	f2 e0       	ldi	r31, 0x02	; 2
    20b2:	af 0e       	add	r10, r31
    20b4:	b1 1c       	adc	r11, r1
    20b6:	f6 01       	movw	r30, r12
    20b8:	60 81       	ld	r22, Z
    20ba:	71 81       	ldd	r23, Z+1	; 0x01
    20bc:	07 2e       	mov	r0, r23
    20be:	00 0c       	add	r0, r0
    20c0:	88 0b       	sbc	r24, r24
    20c2:	99 0b       	sbc	r25, r25
    20c4:	f9 2d       	mov	r31, r9
    20c6:	ff 76       	andi	r31, 0x6F	; 111
    20c8:	9f 2e       	mov	r9, r31
    20ca:	97 ff       	sbrs	r25, 7
    20cc:	09 c0       	rjmp	.+18     	; 0x20e0 <vfprintf+0x4ec>
    20ce:	90 95       	com	r25
    20d0:	80 95       	com	r24
    20d2:	70 95       	com	r23
    20d4:	61 95       	neg	r22
    20d6:	7f 4f       	sbci	r23, 0xFF	; 255
    20d8:	8f 4f       	sbci	r24, 0xFF	; 255
    20da:	9f 4f       	sbci	r25, 0xFF	; 255
    20dc:	f0 68       	ori	r31, 0x80	; 128
    20de:	9f 2e       	mov	r9, r31
    20e0:	2a e0       	ldi	r18, 0x0A	; 10
    20e2:	30 e0       	ldi	r19, 0x00	; 0
    20e4:	a3 01       	movw	r20, r6
    20e6:	0e 94 10 13 	call	0x2620	; 0x2620 <__ultoa_invert>
    20ea:	c8 2e       	mov	r12, r24
    20ec:	c6 18       	sub	r12, r6
    20ee:	3f c0       	rjmp	.+126    	; 0x216e <vfprintf+0x57a>
    20f0:	09 2d       	mov	r16, r9
    20f2:	85 37       	cpi	r24, 0x75	; 117
    20f4:	21 f4       	brne	.+8      	; 0x20fe <vfprintf+0x50a>
    20f6:	0f 7e       	andi	r16, 0xEF	; 239
    20f8:	2a e0       	ldi	r18, 0x0A	; 10
    20fa:	30 e0       	ldi	r19, 0x00	; 0
    20fc:	1d c0       	rjmp	.+58     	; 0x2138 <vfprintf+0x544>
    20fe:	09 7f       	andi	r16, 0xF9	; 249
    2100:	8f 36       	cpi	r24, 0x6F	; 111
    2102:	91 f0       	breq	.+36     	; 0x2128 <vfprintf+0x534>
    2104:	18 f4       	brcc	.+6      	; 0x210c <vfprintf+0x518>
    2106:	88 35       	cpi	r24, 0x58	; 88
    2108:	59 f0       	breq	.+22     	; 0x2120 <vfprintf+0x52c>
    210a:	c3 c0       	rjmp	.+390    	; 0x2292 <vfprintf+0x69e>
    210c:	80 37       	cpi	r24, 0x70	; 112
    210e:	19 f0       	breq	.+6      	; 0x2116 <vfprintf+0x522>
    2110:	88 37       	cpi	r24, 0x78	; 120
    2112:	11 f0       	breq	.+4      	; 0x2118 <vfprintf+0x524>
    2114:	be c0       	rjmp	.+380    	; 0x2292 <vfprintf+0x69e>
    2116:	00 61       	ori	r16, 0x10	; 16
    2118:	04 ff       	sbrs	r16, 4
    211a:	09 c0       	rjmp	.+18     	; 0x212e <vfprintf+0x53a>
    211c:	04 60       	ori	r16, 0x04	; 4
    211e:	07 c0       	rjmp	.+14     	; 0x212e <vfprintf+0x53a>
    2120:	94 fe       	sbrs	r9, 4
    2122:	08 c0       	rjmp	.+16     	; 0x2134 <vfprintf+0x540>
    2124:	06 60       	ori	r16, 0x06	; 6
    2126:	06 c0       	rjmp	.+12     	; 0x2134 <vfprintf+0x540>
    2128:	28 e0       	ldi	r18, 0x08	; 8
    212a:	30 e0       	ldi	r19, 0x00	; 0
    212c:	05 c0       	rjmp	.+10     	; 0x2138 <vfprintf+0x544>
    212e:	20 e1       	ldi	r18, 0x10	; 16
    2130:	30 e0       	ldi	r19, 0x00	; 0
    2132:	02 c0       	rjmp	.+4      	; 0x2138 <vfprintf+0x544>
    2134:	20 e1       	ldi	r18, 0x10	; 16
    2136:	32 e0       	ldi	r19, 0x02	; 2
    2138:	56 01       	movw	r10, r12
    213a:	07 ff       	sbrs	r16, 7
    213c:	09 c0       	rjmp	.+18     	; 0x2150 <vfprintf+0x55c>
    213e:	84 e0       	ldi	r24, 0x04	; 4
    2140:	a8 0e       	add	r10, r24
    2142:	b1 1c       	adc	r11, r1
    2144:	f6 01       	movw	r30, r12
    2146:	60 81       	ld	r22, Z
    2148:	71 81       	ldd	r23, Z+1	; 0x01
    214a:	82 81       	ldd	r24, Z+2	; 0x02
    214c:	93 81       	ldd	r25, Z+3	; 0x03
    214e:	08 c0       	rjmp	.+16     	; 0x2160 <vfprintf+0x56c>
    2150:	f2 e0       	ldi	r31, 0x02	; 2
    2152:	af 0e       	add	r10, r31
    2154:	b1 1c       	adc	r11, r1
    2156:	f6 01       	movw	r30, r12
    2158:	60 81       	ld	r22, Z
    215a:	71 81       	ldd	r23, Z+1	; 0x01
    215c:	80 e0       	ldi	r24, 0x00	; 0
    215e:	90 e0       	ldi	r25, 0x00	; 0
    2160:	a3 01       	movw	r20, r6
    2162:	0e 94 10 13 	call	0x2620	; 0x2620 <__ultoa_invert>
    2166:	c8 2e       	mov	r12, r24
    2168:	c6 18       	sub	r12, r6
    216a:	0f 77       	andi	r16, 0x7F	; 127
    216c:	90 2e       	mov	r9, r16
    216e:	96 fe       	sbrs	r9, 6
    2170:	0b c0       	rjmp	.+22     	; 0x2188 <vfprintf+0x594>
    2172:	09 2d       	mov	r16, r9
    2174:	0e 7f       	andi	r16, 0xFE	; 254
    2176:	c1 16       	cp	r12, r17
    2178:	50 f4       	brcc	.+20     	; 0x218e <vfprintf+0x59a>
    217a:	94 fe       	sbrs	r9, 4
    217c:	0a c0       	rjmp	.+20     	; 0x2192 <vfprintf+0x59e>
    217e:	92 fc       	sbrc	r9, 2
    2180:	08 c0       	rjmp	.+16     	; 0x2192 <vfprintf+0x59e>
    2182:	09 2d       	mov	r16, r9
    2184:	0e 7e       	andi	r16, 0xEE	; 238
    2186:	05 c0       	rjmp	.+10     	; 0x2192 <vfprintf+0x59e>
    2188:	dc 2c       	mov	r13, r12
    218a:	09 2d       	mov	r16, r9
    218c:	03 c0       	rjmp	.+6      	; 0x2194 <vfprintf+0x5a0>
    218e:	dc 2c       	mov	r13, r12
    2190:	01 c0       	rjmp	.+2      	; 0x2194 <vfprintf+0x5a0>
    2192:	d1 2e       	mov	r13, r17
    2194:	04 ff       	sbrs	r16, 4
    2196:	0d c0       	rjmp	.+26     	; 0x21b2 <vfprintf+0x5be>
    2198:	fe 01       	movw	r30, r28
    219a:	ec 0d       	add	r30, r12
    219c:	f1 1d       	adc	r31, r1
    219e:	80 81       	ld	r24, Z
    21a0:	80 33       	cpi	r24, 0x30	; 48
    21a2:	11 f4       	brne	.+4      	; 0x21a8 <vfprintf+0x5b4>
    21a4:	09 7e       	andi	r16, 0xE9	; 233
    21a6:	09 c0       	rjmp	.+18     	; 0x21ba <vfprintf+0x5c6>
    21a8:	02 ff       	sbrs	r16, 2
    21aa:	06 c0       	rjmp	.+12     	; 0x21b8 <vfprintf+0x5c4>
    21ac:	d3 94       	inc	r13
    21ae:	d3 94       	inc	r13
    21b0:	04 c0       	rjmp	.+8      	; 0x21ba <vfprintf+0x5c6>
    21b2:	80 2f       	mov	r24, r16
    21b4:	86 78       	andi	r24, 0x86	; 134
    21b6:	09 f0       	breq	.+2      	; 0x21ba <vfprintf+0x5c6>
    21b8:	d3 94       	inc	r13
    21ba:	03 fd       	sbrc	r16, 3
    21bc:	11 c0       	rjmp	.+34     	; 0x21e0 <vfprintf+0x5ec>
    21be:	00 ff       	sbrs	r16, 0
    21c0:	06 c0       	rjmp	.+12     	; 0x21ce <vfprintf+0x5da>
    21c2:	1c 2d       	mov	r17, r12
    21c4:	d5 14       	cp	r13, r5
    21c6:	80 f4       	brcc	.+32     	; 0x21e8 <vfprintf+0x5f4>
    21c8:	15 0d       	add	r17, r5
    21ca:	1d 19       	sub	r17, r13
    21cc:	0d c0       	rjmp	.+26     	; 0x21e8 <vfprintf+0x5f4>
    21ce:	d5 14       	cp	r13, r5
    21d0:	58 f4       	brcc	.+22     	; 0x21e8 <vfprintf+0x5f4>
    21d2:	b7 01       	movw	r22, r14
    21d4:	80 e2       	ldi	r24, 0x20	; 32
    21d6:	90 e0       	ldi	r25, 0x00	; 0
    21d8:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    21dc:	d3 94       	inc	r13
    21de:	f7 cf       	rjmp	.-18     	; 0x21ce <vfprintf+0x5da>
    21e0:	d5 14       	cp	r13, r5
    21e2:	10 f4       	brcc	.+4      	; 0x21e8 <vfprintf+0x5f4>
    21e4:	5d 18       	sub	r5, r13
    21e6:	01 c0       	rjmp	.+2      	; 0x21ea <vfprintf+0x5f6>
    21e8:	51 2c       	mov	r5, r1
    21ea:	04 ff       	sbrs	r16, 4
    21ec:	10 c0       	rjmp	.+32     	; 0x220e <vfprintf+0x61a>
    21ee:	b7 01       	movw	r22, r14
    21f0:	80 e3       	ldi	r24, 0x30	; 48
    21f2:	90 e0       	ldi	r25, 0x00	; 0
    21f4:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    21f8:	02 ff       	sbrs	r16, 2
    21fa:	17 c0       	rjmp	.+46     	; 0x222a <vfprintf+0x636>
    21fc:	01 fd       	sbrc	r16, 1
    21fe:	03 c0       	rjmp	.+6      	; 0x2206 <vfprintf+0x612>
    2200:	88 e7       	ldi	r24, 0x78	; 120
    2202:	90 e0       	ldi	r25, 0x00	; 0
    2204:	02 c0       	rjmp	.+4      	; 0x220a <vfprintf+0x616>
    2206:	88 e5       	ldi	r24, 0x58	; 88
    2208:	90 e0       	ldi	r25, 0x00	; 0
    220a:	b7 01       	movw	r22, r14
    220c:	0c c0       	rjmp	.+24     	; 0x2226 <vfprintf+0x632>
    220e:	80 2f       	mov	r24, r16
    2210:	86 78       	andi	r24, 0x86	; 134
    2212:	59 f0       	breq	.+22     	; 0x222a <vfprintf+0x636>
    2214:	01 ff       	sbrs	r16, 1
    2216:	02 c0       	rjmp	.+4      	; 0x221c <vfprintf+0x628>
    2218:	8b e2       	ldi	r24, 0x2B	; 43
    221a:	01 c0       	rjmp	.+2      	; 0x221e <vfprintf+0x62a>
    221c:	80 e2       	ldi	r24, 0x20	; 32
    221e:	07 fd       	sbrc	r16, 7
    2220:	8d e2       	ldi	r24, 0x2D	; 45
    2222:	b7 01       	movw	r22, r14
    2224:	90 e0       	ldi	r25, 0x00	; 0
    2226:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    222a:	c1 16       	cp	r12, r17
    222c:	38 f4       	brcc	.+14     	; 0x223c <vfprintf+0x648>
    222e:	b7 01       	movw	r22, r14
    2230:	80 e3       	ldi	r24, 0x30	; 48
    2232:	90 e0       	ldi	r25, 0x00	; 0
    2234:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    2238:	11 50       	subi	r17, 0x01	; 1
    223a:	f7 cf       	rjmp	.-18     	; 0x222a <vfprintf+0x636>
    223c:	ca 94       	dec	r12
    223e:	f3 01       	movw	r30, r6
    2240:	ec 0d       	add	r30, r12
    2242:	f1 1d       	adc	r31, r1
    2244:	80 81       	ld	r24, Z
    2246:	b7 01       	movw	r22, r14
    2248:	90 e0       	ldi	r25, 0x00	; 0
    224a:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    224e:	c1 10       	cpse	r12, r1
    2250:	f5 cf       	rjmp	.-22     	; 0x223c <vfprintf+0x648>
    2252:	15 c0       	rjmp	.+42     	; 0x227e <vfprintf+0x68a>
    2254:	f4 e0       	ldi	r31, 0x04	; 4
    2256:	f5 15       	cp	r31, r5
    2258:	60 f5       	brcc	.+88     	; 0x22b2 <vfprintf+0x6be>
    225a:	84 e0       	ldi	r24, 0x04	; 4
    225c:	58 1a       	sub	r5, r24
    225e:	93 fe       	sbrs	r9, 3
    2260:	1f c0       	rjmp	.+62     	; 0x22a0 <vfprintf+0x6ac>
    2262:	01 11       	cpse	r16, r1
    2264:	27 c0       	rjmp	.+78     	; 0x22b4 <vfprintf+0x6c0>
    2266:	2c 85       	ldd	r18, Y+12	; 0x0c
    2268:	23 ff       	sbrs	r18, 3
    226a:	2a c0       	rjmp	.+84     	; 0x22c0 <vfprintf+0x6cc>
    226c:	08 e6       	ldi	r16, 0x68	; 104
    226e:	10 e0       	ldi	r17, 0x00	; 0
    2270:	39 2d       	mov	r19, r9
    2272:	30 71       	andi	r19, 0x10	; 16
    2274:	93 2e       	mov	r9, r19
    2276:	f8 01       	movw	r30, r16
    2278:	84 91       	lpm	r24, Z
    227a:	81 11       	cpse	r24, r1
    227c:	24 c0       	rjmp	.+72     	; 0x22c6 <vfprintf+0x6d2>
    227e:	55 20       	and	r5, r5
    2280:	09 f4       	brne	.+2      	; 0x2284 <vfprintf+0x690>
    2282:	e4 cc       	rjmp	.-1592   	; 0x1c4c <vfprintf+0x58>
    2284:	b7 01       	movw	r22, r14
    2286:	80 e2       	ldi	r24, 0x20	; 32
    2288:	90 e0       	ldi	r25, 0x00	; 0
    228a:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    228e:	5a 94       	dec	r5
    2290:	f6 cf       	rjmp	.-20     	; 0x227e <vfprintf+0x68a>
    2292:	f7 01       	movw	r30, r14
    2294:	86 81       	ldd	r24, Z+6	; 0x06
    2296:	97 81       	ldd	r25, Z+7	; 0x07
    2298:	26 c0       	rjmp	.+76     	; 0x22e6 <vfprintf+0x6f2>
    229a:	8f ef       	ldi	r24, 0xFF	; 255
    229c:	9f ef       	ldi	r25, 0xFF	; 255
    229e:	23 c0       	rjmp	.+70     	; 0x22e6 <vfprintf+0x6f2>
    22a0:	b7 01       	movw	r22, r14
    22a2:	80 e2       	ldi	r24, 0x20	; 32
    22a4:	90 e0       	ldi	r25, 0x00	; 0
    22a6:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    22aa:	5a 94       	dec	r5
    22ac:	51 10       	cpse	r5, r1
    22ae:	f8 cf       	rjmp	.-16     	; 0x22a0 <vfprintf+0x6ac>
    22b0:	d8 cf       	rjmp	.-80     	; 0x2262 <vfprintf+0x66e>
    22b2:	51 2c       	mov	r5, r1
    22b4:	b7 01       	movw	r22, r14
    22b6:	80 2f       	mov	r24, r16
    22b8:	90 e0       	ldi	r25, 0x00	; 0
    22ba:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    22be:	d3 cf       	rjmp	.-90     	; 0x2266 <vfprintf+0x672>
    22c0:	0c e6       	ldi	r16, 0x6C	; 108
    22c2:	10 e0       	ldi	r17, 0x00	; 0
    22c4:	d5 cf       	rjmp	.-86     	; 0x2270 <vfprintf+0x67c>
    22c6:	91 10       	cpse	r9, r1
    22c8:	80 52       	subi	r24, 0x20	; 32
    22ca:	b7 01       	movw	r22, r14
    22cc:	90 e0       	ldi	r25, 0x00	; 0
    22ce:	0e 94 9c 12 	call	0x2538	; 0x2538 <fputc>
    22d2:	0f 5f       	subi	r16, 0xFF	; 255
    22d4:	1f 4f       	sbci	r17, 0xFF	; 255
    22d6:	cf cf       	rjmp	.-98     	; 0x2276 <vfprintf+0x682>
    22d8:	23 e0       	ldi	r18, 0x03	; 3
    22da:	25 15       	cp	r18, r5
    22dc:	10 f4       	brcc	.+4      	; 0x22e2 <vfprintf+0x6ee>
    22de:	83 e0       	ldi	r24, 0x03	; 3
    22e0:	bd cf       	rjmp	.-134    	; 0x225c <vfprintf+0x668>
    22e2:	51 2c       	mov	r5, r1
    22e4:	c0 cf       	rjmp	.-128    	; 0x2266 <vfprintf+0x672>
    22e6:	60 96       	adiw	r28, 0x10	; 16
    22e8:	e2 e1       	ldi	r30, 0x12	; 18
    22ea:	0c 94 93 11 	jmp	0x2326	; 0x2326 <__epilogue_restores__>

000022ee <__prologue_saves__>:
    22ee:	2f 92       	push	r2
    22f0:	3f 92       	push	r3
    22f2:	4f 92       	push	r4
    22f4:	5f 92       	push	r5
    22f6:	6f 92       	push	r6
    22f8:	7f 92       	push	r7
    22fa:	8f 92       	push	r8
    22fc:	9f 92       	push	r9
    22fe:	af 92       	push	r10
    2300:	bf 92       	push	r11
    2302:	cf 92       	push	r12
    2304:	df 92       	push	r13
    2306:	ef 92       	push	r14
    2308:	ff 92       	push	r15
    230a:	0f 93       	push	r16
    230c:	1f 93       	push	r17
    230e:	cf 93       	push	r28
    2310:	df 93       	push	r29
    2312:	cd b7       	in	r28, 0x3d	; 61
    2314:	de b7       	in	r29, 0x3e	; 62
    2316:	ca 1b       	sub	r28, r26
    2318:	db 0b       	sbc	r29, r27
    231a:	0f b6       	in	r0, 0x3f	; 63
    231c:	f8 94       	cli
    231e:	de bf       	out	0x3e, r29	; 62
    2320:	0f be       	out	0x3f, r0	; 63
    2322:	cd bf       	out	0x3d, r28	; 61
    2324:	09 94       	ijmp

00002326 <__epilogue_restores__>:
    2326:	2a 88       	ldd	r2, Y+18	; 0x12
    2328:	39 88       	ldd	r3, Y+17	; 0x11
    232a:	48 88       	ldd	r4, Y+16	; 0x10
    232c:	5f 84       	ldd	r5, Y+15	; 0x0f
    232e:	6e 84       	ldd	r6, Y+14	; 0x0e
    2330:	7d 84       	ldd	r7, Y+13	; 0x0d
    2332:	8c 84       	ldd	r8, Y+12	; 0x0c
    2334:	9b 84       	ldd	r9, Y+11	; 0x0b
    2336:	aa 84       	ldd	r10, Y+10	; 0x0a
    2338:	b9 84       	ldd	r11, Y+9	; 0x09
    233a:	c8 84       	ldd	r12, Y+8	; 0x08
    233c:	df 80       	ldd	r13, Y+7	; 0x07
    233e:	ee 80       	ldd	r14, Y+6	; 0x06
    2340:	fd 80       	ldd	r15, Y+5	; 0x05
    2342:	0c 81       	ldd	r16, Y+4	; 0x04
    2344:	1b 81       	ldd	r17, Y+3	; 0x03
    2346:	aa 81       	ldd	r26, Y+2	; 0x02
    2348:	b9 81       	ldd	r27, Y+1	; 0x01
    234a:	ce 0f       	add	r28, r30
    234c:	d1 1d       	adc	r29, r1
    234e:	0f b6       	in	r0, 0x3f	; 63
    2350:	f8 94       	cli
    2352:	de bf       	out	0x3e, r29	; 62
    2354:	0f be       	out	0x3f, r0	; 63
    2356:	cd bf       	out	0x3d, r28	; 61
    2358:	ed 01       	movw	r28, r26
    235a:	08 95       	ret

0000235c <__ftoa_engine>:
    235c:	28 30       	cpi	r18, 0x08	; 8
    235e:	08 f0       	brcs	.+2      	; 0x2362 <__ftoa_engine+0x6>
    2360:	27 e0       	ldi	r18, 0x07	; 7
    2362:	33 27       	eor	r19, r19
    2364:	da 01       	movw	r26, r20
    2366:	99 0f       	add	r25, r25
    2368:	31 1d       	adc	r19, r1
    236a:	87 fd       	sbrc	r24, 7
    236c:	91 60       	ori	r25, 0x01	; 1
    236e:	00 96       	adiw	r24, 0x00	; 0
    2370:	61 05       	cpc	r22, r1
    2372:	71 05       	cpc	r23, r1
    2374:	39 f4       	brne	.+14     	; 0x2384 <__ftoa_engine+0x28>
    2376:	32 60       	ori	r19, 0x02	; 2
    2378:	2e 5f       	subi	r18, 0xFE	; 254
    237a:	3d 93       	st	X+, r19
    237c:	30 e3       	ldi	r19, 0x30	; 48
    237e:	2a 95       	dec	r18
    2380:	e1 f7       	brne	.-8      	; 0x237a <__ftoa_engine+0x1e>
    2382:	08 95       	ret
    2384:	9f 3f       	cpi	r25, 0xFF	; 255
    2386:	30 f0       	brcs	.+12     	; 0x2394 <__ftoa_engine+0x38>
    2388:	80 38       	cpi	r24, 0x80	; 128
    238a:	71 05       	cpc	r23, r1
    238c:	61 05       	cpc	r22, r1
    238e:	09 f0       	breq	.+2      	; 0x2392 <__ftoa_engine+0x36>
    2390:	3c 5f       	subi	r19, 0xFC	; 252
    2392:	3c 5f       	subi	r19, 0xFC	; 252
    2394:	3d 93       	st	X+, r19
    2396:	91 30       	cpi	r25, 0x01	; 1
    2398:	08 f0       	brcs	.+2      	; 0x239c <__ftoa_engine+0x40>
    239a:	80 68       	ori	r24, 0x80	; 128
    239c:	91 1d       	adc	r25, r1
    239e:	df 93       	push	r29
    23a0:	cf 93       	push	r28
    23a2:	1f 93       	push	r17
    23a4:	0f 93       	push	r16
    23a6:	ff 92       	push	r15
    23a8:	ef 92       	push	r14
    23aa:	19 2f       	mov	r17, r25
    23ac:	98 7f       	andi	r25, 0xF8	; 248
    23ae:	96 95       	lsr	r25
    23b0:	e9 2f       	mov	r30, r25
    23b2:	96 95       	lsr	r25
    23b4:	96 95       	lsr	r25
    23b6:	e9 0f       	add	r30, r25
    23b8:	ff 27       	eor	r31, r31
    23ba:	e6 53       	subi	r30, 0x36	; 54
    23bc:	ff 4f       	sbci	r31, 0xFF	; 255
    23be:	99 27       	eor	r25, r25
    23c0:	33 27       	eor	r19, r19
    23c2:	ee 24       	eor	r14, r14
    23c4:	ff 24       	eor	r15, r15
    23c6:	a7 01       	movw	r20, r14
    23c8:	e7 01       	movw	r28, r14
    23ca:	05 90       	lpm	r0, Z+
    23cc:	08 94       	sec
    23ce:	07 94       	ror	r0
    23d0:	28 f4       	brcc	.+10     	; 0x23dc <__ftoa_engine+0x80>
    23d2:	36 0f       	add	r19, r22
    23d4:	e7 1e       	adc	r14, r23
    23d6:	f8 1e       	adc	r15, r24
    23d8:	49 1f       	adc	r20, r25
    23da:	51 1d       	adc	r21, r1
    23dc:	66 0f       	add	r22, r22
    23de:	77 1f       	adc	r23, r23
    23e0:	88 1f       	adc	r24, r24
    23e2:	99 1f       	adc	r25, r25
    23e4:	06 94       	lsr	r0
    23e6:	a1 f7       	brne	.-24     	; 0x23d0 <__ftoa_engine+0x74>
    23e8:	05 90       	lpm	r0, Z+
    23ea:	07 94       	ror	r0
    23ec:	28 f4       	brcc	.+10     	; 0x23f8 <__ftoa_engine+0x9c>
    23ee:	e7 0e       	add	r14, r23
    23f0:	f8 1e       	adc	r15, r24
    23f2:	49 1f       	adc	r20, r25
    23f4:	56 1f       	adc	r21, r22
    23f6:	c1 1d       	adc	r28, r1
    23f8:	77 0f       	add	r23, r23
    23fa:	88 1f       	adc	r24, r24
    23fc:	99 1f       	adc	r25, r25
    23fe:	66 1f       	adc	r22, r22
    2400:	06 94       	lsr	r0
    2402:	a1 f7       	brne	.-24     	; 0x23ec <__ftoa_engine+0x90>
    2404:	05 90       	lpm	r0, Z+
    2406:	07 94       	ror	r0
    2408:	28 f4       	brcc	.+10     	; 0x2414 <__ftoa_engine+0xb8>
    240a:	f8 0e       	add	r15, r24
    240c:	49 1f       	adc	r20, r25
    240e:	56 1f       	adc	r21, r22
    2410:	c7 1f       	adc	r28, r23
    2412:	d1 1d       	adc	r29, r1
    2414:	88 0f       	add	r24, r24
    2416:	99 1f       	adc	r25, r25
    2418:	66 1f       	adc	r22, r22
    241a:	77 1f       	adc	r23, r23
    241c:	06 94       	lsr	r0
    241e:	a1 f7       	brne	.-24     	; 0x2408 <__ftoa_engine+0xac>
    2420:	05 90       	lpm	r0, Z+
    2422:	07 94       	ror	r0
    2424:	20 f4       	brcc	.+8      	; 0x242e <__ftoa_engine+0xd2>
    2426:	49 0f       	add	r20, r25
    2428:	56 1f       	adc	r21, r22
    242a:	c7 1f       	adc	r28, r23
    242c:	d8 1f       	adc	r29, r24
    242e:	99 0f       	add	r25, r25
    2430:	66 1f       	adc	r22, r22
    2432:	77 1f       	adc	r23, r23
    2434:	88 1f       	adc	r24, r24
    2436:	06 94       	lsr	r0
    2438:	a9 f7       	brne	.-22     	; 0x2424 <__ftoa_engine+0xc8>
    243a:	84 91       	lpm	r24, Z
    243c:	10 95       	com	r17
    243e:	17 70       	andi	r17, 0x07	; 7
    2440:	41 f0       	breq	.+16     	; 0x2452 <__ftoa_engine+0xf6>
    2442:	d6 95       	lsr	r29
    2444:	c7 95       	ror	r28
    2446:	57 95       	ror	r21
    2448:	47 95       	ror	r20
    244a:	f7 94       	ror	r15
    244c:	e7 94       	ror	r14
    244e:	1a 95       	dec	r17
    2450:	c1 f7       	brne	.-16     	; 0x2442 <__ftoa_engine+0xe6>
    2452:	e0 e7       	ldi	r30, 0x70	; 112
    2454:	f0 e0       	ldi	r31, 0x00	; 0
    2456:	68 94       	set
    2458:	15 90       	lpm	r1, Z+
    245a:	15 91       	lpm	r17, Z+
    245c:	35 91       	lpm	r19, Z+
    245e:	65 91       	lpm	r22, Z+
    2460:	95 91       	lpm	r25, Z+
    2462:	05 90       	lpm	r0, Z+
    2464:	7f e2       	ldi	r23, 0x2F	; 47
    2466:	73 95       	inc	r23
    2468:	e1 18       	sub	r14, r1
    246a:	f1 0a       	sbc	r15, r17
    246c:	43 0b       	sbc	r20, r19
    246e:	56 0b       	sbc	r21, r22
    2470:	c9 0b       	sbc	r28, r25
    2472:	d0 09       	sbc	r29, r0
    2474:	c0 f7       	brcc	.-16     	; 0x2466 <__ftoa_engine+0x10a>
    2476:	e1 0c       	add	r14, r1
    2478:	f1 1e       	adc	r15, r17
    247a:	43 1f       	adc	r20, r19
    247c:	56 1f       	adc	r21, r22
    247e:	c9 1f       	adc	r28, r25
    2480:	d0 1d       	adc	r29, r0
    2482:	7e f4       	brtc	.+30     	; 0x24a2 <__ftoa_engine+0x146>
    2484:	70 33       	cpi	r23, 0x30	; 48
    2486:	11 f4       	brne	.+4      	; 0x248c <__ftoa_engine+0x130>
    2488:	8a 95       	dec	r24
    248a:	e6 cf       	rjmp	.-52     	; 0x2458 <__ftoa_engine+0xfc>
    248c:	e8 94       	clt
    248e:	01 50       	subi	r16, 0x01	; 1
    2490:	30 f0       	brcs	.+12     	; 0x249e <__ftoa_engine+0x142>
    2492:	08 0f       	add	r16, r24
    2494:	0a f4       	brpl	.+2      	; 0x2498 <__ftoa_engine+0x13c>
    2496:	00 27       	eor	r16, r16
    2498:	02 17       	cp	r16, r18
    249a:	08 f4       	brcc	.+2      	; 0x249e <__ftoa_engine+0x142>
    249c:	20 2f       	mov	r18, r16
    249e:	23 95       	inc	r18
    24a0:	02 2f       	mov	r16, r18
    24a2:	7a 33       	cpi	r23, 0x3A	; 58
    24a4:	28 f0       	brcs	.+10     	; 0x24b0 <__ftoa_engine+0x154>
    24a6:	79 e3       	ldi	r23, 0x39	; 57
    24a8:	7d 93       	st	X+, r23
    24aa:	2a 95       	dec	r18
    24ac:	e9 f7       	brne	.-6      	; 0x24a8 <__ftoa_engine+0x14c>
    24ae:	10 c0       	rjmp	.+32     	; 0x24d0 <__ftoa_engine+0x174>
    24b0:	7d 93       	st	X+, r23
    24b2:	2a 95       	dec	r18
    24b4:	89 f6       	brne	.-94     	; 0x2458 <__ftoa_engine+0xfc>
    24b6:	06 94       	lsr	r0
    24b8:	97 95       	ror	r25
    24ba:	67 95       	ror	r22
    24bc:	37 95       	ror	r19
    24be:	17 95       	ror	r17
    24c0:	17 94       	ror	r1
    24c2:	e1 18       	sub	r14, r1
    24c4:	f1 0a       	sbc	r15, r17
    24c6:	43 0b       	sbc	r20, r19
    24c8:	56 0b       	sbc	r21, r22
    24ca:	c9 0b       	sbc	r28, r25
    24cc:	d0 09       	sbc	r29, r0
    24ce:	98 f0       	brcs	.+38     	; 0x24f6 <__ftoa_engine+0x19a>
    24d0:	23 95       	inc	r18
    24d2:	7e 91       	ld	r23, -X
    24d4:	73 95       	inc	r23
    24d6:	7a 33       	cpi	r23, 0x3A	; 58
    24d8:	08 f0       	brcs	.+2      	; 0x24dc <__ftoa_engine+0x180>
    24da:	70 e3       	ldi	r23, 0x30	; 48
    24dc:	7c 93       	st	X, r23
    24de:	20 13       	cpse	r18, r16
    24e0:	b8 f7       	brcc	.-18     	; 0x24d0 <__ftoa_engine+0x174>
    24e2:	7e 91       	ld	r23, -X
    24e4:	70 61       	ori	r23, 0x10	; 16
    24e6:	7d 93       	st	X+, r23
    24e8:	30 f0       	brcs	.+12     	; 0x24f6 <__ftoa_engine+0x19a>
    24ea:	83 95       	inc	r24
    24ec:	71 e3       	ldi	r23, 0x31	; 49
    24ee:	7d 93       	st	X+, r23
    24f0:	70 e3       	ldi	r23, 0x30	; 48
    24f2:	2a 95       	dec	r18
    24f4:	e1 f7       	brne	.-8      	; 0x24ee <__ftoa_engine+0x192>
    24f6:	11 24       	eor	r1, r1
    24f8:	ef 90       	pop	r14
    24fa:	ff 90       	pop	r15
    24fc:	0f 91       	pop	r16
    24fe:	1f 91       	pop	r17
    2500:	cf 91       	pop	r28
    2502:	df 91       	pop	r29
    2504:	99 27       	eor	r25, r25
    2506:	87 fd       	sbrc	r24, 7
    2508:	90 95       	com	r25
    250a:	08 95       	ret

0000250c <strnlen_P>:
    250c:	fc 01       	movw	r30, r24
    250e:	05 90       	lpm	r0, Z+
    2510:	61 50       	subi	r22, 0x01	; 1
    2512:	70 40       	sbci	r23, 0x00	; 0
    2514:	01 10       	cpse	r0, r1
    2516:	d8 f7       	brcc	.-10     	; 0x250e <strnlen_P+0x2>
    2518:	80 95       	com	r24
    251a:	90 95       	com	r25
    251c:	8e 0f       	add	r24, r30
    251e:	9f 1f       	adc	r25, r31
    2520:	08 95       	ret

00002522 <strnlen>:
    2522:	fc 01       	movw	r30, r24
    2524:	61 50       	subi	r22, 0x01	; 1
    2526:	70 40       	sbci	r23, 0x00	; 0
    2528:	01 90       	ld	r0, Z+
    252a:	01 10       	cpse	r0, r1
    252c:	d8 f7       	brcc	.-10     	; 0x2524 <strnlen+0x2>
    252e:	80 95       	com	r24
    2530:	90 95       	com	r25
    2532:	8e 0f       	add	r24, r30
    2534:	9f 1f       	adc	r25, r31
    2536:	08 95       	ret

00002538 <fputc>:
    2538:	0f 93       	push	r16
    253a:	1f 93       	push	r17
    253c:	cf 93       	push	r28
    253e:	df 93       	push	r29
    2540:	fb 01       	movw	r30, r22
    2542:	23 81       	ldd	r18, Z+3	; 0x03
    2544:	21 fd       	sbrc	r18, 1
    2546:	03 c0       	rjmp	.+6      	; 0x254e <fputc+0x16>
    2548:	8f ef       	ldi	r24, 0xFF	; 255
    254a:	9f ef       	ldi	r25, 0xFF	; 255
    254c:	2c c0       	rjmp	.+88     	; 0x25a6 <fputc+0x6e>
    254e:	22 ff       	sbrs	r18, 2
    2550:	16 c0       	rjmp	.+44     	; 0x257e <fputc+0x46>
    2552:	46 81       	ldd	r20, Z+6	; 0x06
    2554:	57 81       	ldd	r21, Z+7	; 0x07
    2556:	24 81       	ldd	r18, Z+4	; 0x04
    2558:	35 81       	ldd	r19, Z+5	; 0x05
    255a:	42 17       	cp	r20, r18
    255c:	53 07       	cpc	r21, r19
    255e:	44 f4       	brge	.+16     	; 0x2570 <fputc+0x38>
    2560:	a0 81       	ld	r26, Z
    2562:	b1 81       	ldd	r27, Z+1	; 0x01
    2564:	9d 01       	movw	r18, r26
    2566:	2f 5f       	subi	r18, 0xFF	; 255
    2568:	3f 4f       	sbci	r19, 0xFF	; 255
    256a:	31 83       	std	Z+1, r19	; 0x01
    256c:	20 83       	st	Z, r18
    256e:	8c 93       	st	X, r24
    2570:	26 81       	ldd	r18, Z+6	; 0x06
    2572:	37 81       	ldd	r19, Z+7	; 0x07
    2574:	2f 5f       	subi	r18, 0xFF	; 255
    2576:	3f 4f       	sbci	r19, 0xFF	; 255
    2578:	37 83       	std	Z+7, r19	; 0x07
    257a:	26 83       	std	Z+6, r18	; 0x06
    257c:	14 c0       	rjmp	.+40     	; 0x25a6 <fputc+0x6e>
    257e:	8b 01       	movw	r16, r22
    2580:	ec 01       	movw	r28, r24
    2582:	fb 01       	movw	r30, r22
    2584:	00 84       	ldd	r0, Z+8	; 0x08
    2586:	f1 85       	ldd	r31, Z+9	; 0x09
    2588:	e0 2d       	mov	r30, r0
    258a:	09 95       	icall
    258c:	89 2b       	or	r24, r25
    258e:	e1 f6       	brne	.-72     	; 0x2548 <fputc+0x10>
    2590:	d8 01       	movw	r26, r16
    2592:	16 96       	adiw	r26, 0x06	; 6
    2594:	8d 91       	ld	r24, X+
    2596:	9c 91       	ld	r25, X
    2598:	17 97       	sbiw	r26, 0x07	; 7
    259a:	01 96       	adiw	r24, 0x01	; 1
    259c:	17 96       	adiw	r26, 0x07	; 7
    259e:	9c 93       	st	X, r25
    25a0:	8e 93       	st	-X, r24
    25a2:	16 97       	sbiw	r26, 0x06	; 6
    25a4:	ce 01       	movw	r24, r28
    25a6:	df 91       	pop	r29
    25a8:	cf 91       	pop	r28
    25aa:	1f 91       	pop	r17
    25ac:	0f 91       	pop	r16
    25ae:	08 95       	ret

000025b0 <printf>:
    25b0:	a0 e0       	ldi	r26, 0x00	; 0
    25b2:	b0 e0       	ldi	r27, 0x00	; 0
    25b4:	ee ed       	ldi	r30, 0xDE	; 222
    25b6:	f2 e1       	ldi	r31, 0x12	; 18
    25b8:	0c 94 87 11 	jmp	0x230e	; 0x230e <__prologue_saves__+0x20>
    25bc:	ae 01       	movw	r20, r28
    25be:	4b 5f       	subi	r20, 0xFB	; 251
    25c0:	5f 4f       	sbci	r21, 0xFF	; 255
    25c2:	fa 01       	movw	r30, r20
    25c4:	61 91       	ld	r22, Z+
    25c6:	71 91       	ld	r23, Z+
    25c8:	af 01       	movw	r20, r30
    25ca:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <__iob+0x2>
    25ce:	90 91 31 01 	lds	r25, 0x0131	; 0x800131 <__iob+0x3>
    25d2:	0e 94 fa 0d 	call	0x1bf4	; 0x1bf4 <vfprintf>
    25d6:	e2 e0       	ldi	r30, 0x02	; 2
    25d8:	0c 94 a3 11 	jmp	0x2346	; 0x2346 <__epilogue_restores__+0x20>

000025dc <sprintf>:
    25dc:	ae e0       	ldi	r26, 0x0E	; 14
    25de:	b0 e0       	ldi	r27, 0x00	; 0
    25e0:	e4 ef       	ldi	r30, 0xF4	; 244
    25e2:	f2 e1       	ldi	r31, 0x12	; 18
    25e4:	0c 94 85 11 	jmp	0x230a	; 0x230a <__prologue_saves__+0x1c>
    25e8:	0d 89       	ldd	r16, Y+21	; 0x15
    25ea:	1e 89       	ldd	r17, Y+22	; 0x16
    25ec:	86 e0       	ldi	r24, 0x06	; 6
    25ee:	8c 83       	std	Y+4, r24	; 0x04
    25f0:	1a 83       	std	Y+2, r17	; 0x02
    25f2:	09 83       	std	Y+1, r16	; 0x01
    25f4:	8f ef       	ldi	r24, 0xFF	; 255
    25f6:	9f e7       	ldi	r25, 0x7F	; 127
    25f8:	9e 83       	std	Y+6, r25	; 0x06
    25fa:	8d 83       	std	Y+5, r24	; 0x05
    25fc:	ae 01       	movw	r20, r28
    25fe:	47 5e       	subi	r20, 0xE7	; 231
    2600:	5f 4f       	sbci	r21, 0xFF	; 255
    2602:	6f 89       	ldd	r22, Y+23	; 0x17
    2604:	78 8d       	ldd	r23, Y+24	; 0x18
    2606:	ce 01       	movw	r24, r28
    2608:	01 96       	adiw	r24, 0x01	; 1
    260a:	0e 94 fa 0d 	call	0x1bf4	; 0x1bf4 <vfprintf>
    260e:	ef 81       	ldd	r30, Y+7	; 0x07
    2610:	f8 85       	ldd	r31, Y+8	; 0x08
    2612:	e0 0f       	add	r30, r16
    2614:	f1 1f       	adc	r31, r17
    2616:	10 82       	st	Z, r1
    2618:	2e 96       	adiw	r28, 0x0e	; 14
    261a:	e4 e0       	ldi	r30, 0x04	; 4
    261c:	0c 94 a1 11 	jmp	0x2342	; 0x2342 <__epilogue_restores__+0x1c>

00002620 <__ultoa_invert>:
    2620:	fa 01       	movw	r30, r20
    2622:	aa 27       	eor	r26, r26
    2624:	28 30       	cpi	r18, 0x08	; 8
    2626:	51 f1       	breq	.+84     	; 0x267c <__ultoa_invert+0x5c>
    2628:	20 31       	cpi	r18, 0x10	; 16
    262a:	81 f1       	breq	.+96     	; 0x268c <__ultoa_invert+0x6c>
    262c:	e8 94       	clt
    262e:	6f 93       	push	r22
    2630:	6e 7f       	andi	r22, 0xFE	; 254
    2632:	6e 5f       	subi	r22, 0xFE	; 254
    2634:	7f 4f       	sbci	r23, 0xFF	; 255
    2636:	8f 4f       	sbci	r24, 0xFF	; 255
    2638:	9f 4f       	sbci	r25, 0xFF	; 255
    263a:	af 4f       	sbci	r26, 0xFF	; 255
    263c:	b1 e0       	ldi	r27, 0x01	; 1
    263e:	3e d0       	rcall	.+124    	; 0x26bc <__ultoa_invert+0x9c>
    2640:	b4 e0       	ldi	r27, 0x04	; 4
    2642:	3c d0       	rcall	.+120    	; 0x26bc <__ultoa_invert+0x9c>
    2644:	67 0f       	add	r22, r23
    2646:	78 1f       	adc	r23, r24
    2648:	89 1f       	adc	r24, r25
    264a:	9a 1f       	adc	r25, r26
    264c:	a1 1d       	adc	r26, r1
    264e:	68 0f       	add	r22, r24
    2650:	79 1f       	adc	r23, r25
    2652:	8a 1f       	adc	r24, r26
    2654:	91 1d       	adc	r25, r1
    2656:	a1 1d       	adc	r26, r1
    2658:	6a 0f       	add	r22, r26
    265a:	71 1d       	adc	r23, r1
    265c:	81 1d       	adc	r24, r1
    265e:	91 1d       	adc	r25, r1
    2660:	a1 1d       	adc	r26, r1
    2662:	20 d0       	rcall	.+64     	; 0x26a4 <__ultoa_invert+0x84>
    2664:	09 f4       	brne	.+2      	; 0x2668 <__ultoa_invert+0x48>
    2666:	68 94       	set
    2668:	3f 91       	pop	r19
    266a:	2a e0       	ldi	r18, 0x0A	; 10
    266c:	26 9f       	mul	r18, r22
    266e:	11 24       	eor	r1, r1
    2670:	30 19       	sub	r19, r0
    2672:	30 5d       	subi	r19, 0xD0	; 208
    2674:	31 93       	st	Z+, r19
    2676:	de f6       	brtc	.-74     	; 0x262e <__ultoa_invert+0xe>
    2678:	cf 01       	movw	r24, r30
    267a:	08 95       	ret
    267c:	46 2f       	mov	r20, r22
    267e:	47 70       	andi	r20, 0x07	; 7
    2680:	40 5d       	subi	r20, 0xD0	; 208
    2682:	41 93       	st	Z+, r20
    2684:	b3 e0       	ldi	r27, 0x03	; 3
    2686:	0f d0       	rcall	.+30     	; 0x26a6 <__ultoa_invert+0x86>
    2688:	c9 f7       	brne	.-14     	; 0x267c <__ultoa_invert+0x5c>
    268a:	f6 cf       	rjmp	.-20     	; 0x2678 <__ultoa_invert+0x58>
    268c:	46 2f       	mov	r20, r22
    268e:	4f 70       	andi	r20, 0x0F	; 15
    2690:	40 5d       	subi	r20, 0xD0	; 208
    2692:	4a 33       	cpi	r20, 0x3A	; 58
    2694:	18 f0       	brcs	.+6      	; 0x269c <__ultoa_invert+0x7c>
    2696:	49 5d       	subi	r20, 0xD9	; 217
    2698:	31 fd       	sbrc	r19, 1
    269a:	40 52       	subi	r20, 0x20	; 32
    269c:	41 93       	st	Z+, r20
    269e:	02 d0       	rcall	.+4      	; 0x26a4 <__ultoa_invert+0x84>
    26a0:	a9 f7       	brne	.-22     	; 0x268c <__ultoa_invert+0x6c>
    26a2:	ea cf       	rjmp	.-44     	; 0x2678 <__ultoa_invert+0x58>
    26a4:	b4 e0       	ldi	r27, 0x04	; 4
    26a6:	a6 95       	lsr	r26
    26a8:	97 95       	ror	r25
    26aa:	87 95       	ror	r24
    26ac:	77 95       	ror	r23
    26ae:	67 95       	ror	r22
    26b0:	ba 95       	dec	r27
    26b2:	c9 f7       	brne	.-14     	; 0x26a6 <__ultoa_invert+0x86>
    26b4:	00 97       	sbiw	r24, 0x00	; 0
    26b6:	61 05       	cpc	r22, r1
    26b8:	71 05       	cpc	r23, r1
    26ba:	08 95       	ret
    26bc:	9b 01       	movw	r18, r22
    26be:	ac 01       	movw	r20, r24
    26c0:	0a 2e       	mov	r0, r26
    26c2:	06 94       	lsr	r0
    26c4:	57 95       	ror	r21
    26c6:	47 95       	ror	r20
    26c8:	37 95       	ror	r19
    26ca:	27 95       	ror	r18
    26cc:	ba 95       	dec	r27
    26ce:	c9 f7       	brne	.-14     	; 0x26c2 <__ultoa_invert+0xa2>
    26d0:	62 0f       	add	r22, r18
    26d2:	73 1f       	adc	r23, r19
    26d4:	84 1f       	adc	r24, r20
    26d6:	95 1f       	adc	r25, r21
    26d8:	a0 1d       	adc	r26, r0
    26da:	08 95       	ret

000026dc <_exit>:
    26dc:	f8 94       	cli

000026de <__stop_program>:
    26de:	ff cf       	rjmp	.-2      	; 0x26de <__stop_program>
