--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Mar 21 19:35:57 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets clk_c]
            1552 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 948.325ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSS   C              Q_45__i0  (from clk_c +)
   Destination:    SB_DFFSR   D              Q_45__i31  (to clk_c +)

   Delay:                  51.542ns  (26.0% logic, 74.0% route), 33 logic levels.

 Constraint Details:

     51.542ns data_path Q_45__i0 to Q_45__i31 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 948.325ns

 Path Details: Q_45__i0 to Q_45__i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              Q_45__i0 (from clk_c)
Route         3   e 1.339                                  n32_adj_130
LUT4        ---     0.408             I1 to CO             Q_45_add_4_2
Route         2   e 1.158                                  n1532
LUT4        ---     0.408             CI to CO             Q_45_add_4_3
Route         2   e 1.158                                  n1533
LUT4        ---     0.408             CI to CO             Q_45_add_4_4
Route         2   e 1.158                                  n1534
LUT4        ---     0.408             CI to CO             Q_45_add_4_5
Route         2   e 1.158                                  n1535
LUT4        ---     0.408             CI to CO             Q_45_add_4_6
Route         2   e 1.158                                  n1536
LUT4        ---     0.408             CI to CO             Q_45_add_4_7
Route         2   e 1.158                                  n1537
LUT4        ---     0.408             CI to CO             Q_45_add_4_8
Route         2   e 1.158                                  n1538
LUT4        ---     0.408             CI to CO             Q_45_add_4_9
Route         2   e 1.158                                  n1539
LUT4        ---     0.408             CI to CO             Q_45_add_4_10
Route         2   e 1.158                                  n1540
LUT4        ---     0.408             CI to CO             Q_45_add_4_11
Route         2   e 1.158                                  n1541
LUT4        ---     0.408             CI to CO             Q_45_add_4_12
Route         2   e 1.158                                  n1542
LUT4        ---     0.408             CI to CO             Q_45_add_4_13
Route         2   e 1.158                                  n1543
LUT4        ---     0.408             CI to CO             Q_45_add_4_14
Route         2   e 1.158                                  n1544
LUT4        ---     0.408             CI to CO             Q_45_add_4_15
Route         2   e 1.158                                  n1545
LUT4        ---     0.408             CI to CO             Q_45_add_4_16
Route         2   e 1.158                                  n1546
LUT4        ---     0.408             CI to CO             Q_45_add_4_17
Route         2   e 1.158                                  n1547
LUT4        ---     0.408             CI to CO             Q_45_add_4_18
Route         2   e 1.158                                  n1548
LUT4        ---     0.408             CI to CO             Q_45_add_4_19
Route         2   e 1.158                                  n1549
LUT4        ---     0.408             CI to CO             Q_45_add_4_20
Route         2   e 1.158                                  n1550
LUT4        ---     0.408             CI to CO             Q_45_add_4_21
Route         2   e 1.158                                  n1551
LUT4        ---     0.408             CI to CO             Q_45_add_4_22
Route         2   e 1.158                                  n1552
LUT4        ---     0.408             CI to CO             Q_45_add_4_23
Route         2   e 1.158                                  n1553
LUT4        ---     0.408             CI to CO             Q_45_add_4_24
Route         2   e 1.158                                  n1554
LUT4        ---     0.408             CI to CO             Q_45_add_4_25
Route         2   e 1.158                                  n1555
LUT4        ---     0.408             CI to CO             Q_45_add_4_26
Route         2   e 1.158                                  n1556
LUT4        ---     0.408             CI to CO             Q_45_add_4_27
Route         2   e 1.158                                  n1557
LUT4        ---     0.408             CI to CO             Q_45_add_4_28
Route         2   e 1.158                                  n1558
LUT4        ---     0.408             CI to CO             Q_45_add_4_29
Route         2   e 1.158                                  n1559
LUT4        ---     0.408             CI to CO             Q_45_add_4_30
Route         2   e 1.158                                  n1560
LUT4        ---     0.408             CI to CO             Q_45_add_4_31
Route         2   e 1.158                                  n1561
LUT4        ---     0.408             CI to CO             Q_45_add_4_32
Route         1   e 1.020                                  n1562
LUT4        ---     0.408             I3 to O              Q_45_add_4_33_lut
Route         1   e 1.020                                  n102
                  --------
                   51.542  (26.0% logic, 74.0% route), 33 logic levels.


Passed:  The following path meets requirements by 949.753ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSS   C              Q_45__i0  (from clk_c +)
   Destination:    SB_DFFSR   D              Q_45__i30  (to clk_c +)

   Delay:                  50.114ns  (26.0% logic, 74.0% route), 32 logic levels.

 Constraint Details:

     50.114ns data_path Q_45__i0 to Q_45__i30 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 949.753ns

 Path Details: Q_45__i0 to Q_45__i30

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              Q_45__i0 (from clk_c)
Route         3   e 1.339                                  n32_adj_130
LUT4        ---     0.408             I1 to CO             Q_45_add_4_2
Route         2   e 1.158                                  n1532
LUT4        ---     0.408             CI to CO             Q_45_add_4_3
Route         2   e 1.158                                  n1533
LUT4        ---     0.408             CI to CO             Q_45_add_4_4
Route         2   e 1.158                                  n1534
LUT4        ---     0.408             CI to CO             Q_45_add_4_5
Route         2   e 1.158                                  n1535
LUT4        ---     0.408             CI to CO             Q_45_add_4_6
Route         2   e 1.158                                  n1536
LUT4        ---     0.408             CI to CO             Q_45_add_4_7
Route         2   e 1.158                                  n1537
LUT4        ---     0.408             CI to CO             Q_45_add_4_8
Route         2   e 1.158                                  n1538
LUT4        ---     0.408             CI to CO             Q_45_add_4_9
Route         2   e 1.158                                  n1539
LUT4        ---     0.408             CI to CO             Q_45_add_4_10
Route         2   e 1.158                                  n1540
LUT4        ---     0.408             CI to CO             Q_45_add_4_11
Route         2   e 1.158                                  n1541
LUT4        ---     0.408             CI to CO             Q_45_add_4_12
Route         2   e 1.158                                  n1542
LUT4        ---     0.408             CI to CO             Q_45_add_4_13
Route         2   e 1.158                                  n1543
LUT4        ---     0.408             CI to CO             Q_45_add_4_14
Route         2   e 1.158                                  n1544
LUT4        ---     0.408             CI to CO             Q_45_add_4_15
Route         2   e 1.158                                  n1545
LUT4        ---     0.408             CI to CO             Q_45_add_4_16
Route         2   e 1.158                                  n1546
LUT4        ---     0.408             CI to CO             Q_45_add_4_17
Route         2   e 1.158                                  n1547
LUT4        ---     0.408             CI to CO             Q_45_add_4_18
Route         2   e 1.158                                  n1548
LUT4        ---     0.408             CI to CO             Q_45_add_4_19
Route         2   e 1.158                                  n1549
LUT4        ---     0.408             CI to CO             Q_45_add_4_20
Route         2   e 1.158                                  n1550
LUT4        ---     0.408             CI to CO             Q_45_add_4_21
Route         2   e 1.158                                  n1551
LUT4        ---     0.408             CI to CO             Q_45_add_4_22
Route         2   e 1.158                                  n1552
LUT4        ---     0.408             CI to CO             Q_45_add_4_23
Route         2   e 1.158                                  n1553
LUT4        ---     0.408             CI to CO             Q_45_add_4_24
Route         2   e 1.158                                  n1554
LUT4        ---     0.408             CI to CO             Q_45_add_4_25
Route         2   e 1.158                                  n1555
LUT4        ---     0.408             CI to CO             Q_45_add_4_26
Route         2   e 1.158                                  n1556
LUT4        ---     0.408             CI to CO             Q_45_add_4_27
Route         2   e 1.158                                  n1557
LUT4        ---     0.408             CI to CO             Q_45_add_4_28
Route         2   e 1.158                                  n1558
LUT4        ---     0.408             CI to CO             Q_45_add_4_29
Route         2   e 1.158                                  n1559
LUT4        ---     0.408             CI to CO             Q_45_add_4_30
Route         2   e 1.158                                  n1560
LUT4        ---     0.408             CI to CO             Q_45_add_4_31
Route         2   e 1.158                                  n1561
LUT4        ---     0.408             I3 to O              Q_45_add_4_32_lut
Route         1   e 1.020                                  n103
                  --------
                   50.114  (26.0% logic, 74.0% route), 32 logic levels.


Passed:  The following path meets requirements by 949.891ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSS   C              Q_45__i1  (from clk_c +)
   Destination:    SB_DFFSR   D              Q_45__i31  (to clk_c +)

   Delay:                  49.976ns  (26.0% logic, 74.0% route), 32 logic levels.

 Constraint Details:

     49.976ns data_path Q_45__i1 to Q_45__i31 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 949.891ns

 Path Details: Q_45__i1 to Q_45__i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              Q_45__i1 (from clk_c)
Route         3   e 1.339                                  n31
LUT4        ---     0.408             I1 to CO             Q_45_add_4_3
Route         2   e 1.158                                  n1533
LUT4        ---     0.408             CI to CO             Q_45_add_4_4
Route         2   e 1.158                                  n1534
LUT4        ---     0.408             CI to CO             Q_45_add_4_5
Route         2   e 1.158                                  n1535
LUT4        ---     0.408             CI to CO             Q_45_add_4_6
Route         2   e 1.158                                  n1536
LUT4        ---     0.408             CI to CO             Q_45_add_4_7
Route         2   e 1.158                                  n1537
LUT4        ---     0.408             CI to CO             Q_45_add_4_8
Route         2   e 1.158                                  n1538
LUT4        ---     0.408             CI to CO             Q_45_add_4_9
Route         2   e 1.158                                  n1539
LUT4        ---     0.408             CI to CO             Q_45_add_4_10
Route         2   e 1.158                                  n1540
LUT4        ---     0.408             CI to CO             Q_45_add_4_11
Route         2   e 1.158                                  n1541
LUT4        ---     0.408             CI to CO             Q_45_add_4_12
Route         2   e 1.158                                  n1542
LUT4        ---     0.408             CI to CO             Q_45_add_4_13
Route         2   e 1.158                                  n1543
LUT4        ---     0.408             CI to CO             Q_45_add_4_14
Route         2   e 1.158                                  n1544
LUT4        ---     0.408             CI to CO             Q_45_add_4_15
Route         2   e 1.158                                  n1545
LUT4        ---     0.408             CI to CO             Q_45_add_4_16
Route         2   e 1.158                                  n1546
LUT4        ---     0.408             CI to CO             Q_45_add_4_17
Route         2   e 1.158                                  n1547
LUT4        ---     0.408             CI to CO             Q_45_add_4_18
Route         2   e 1.158                                  n1548
LUT4        ---     0.408             CI to CO             Q_45_add_4_19
Route         2   e 1.158                                  n1549
LUT4        ---     0.408             CI to CO             Q_45_add_4_20
Route         2   e 1.158                                  n1550
LUT4        ---     0.408             CI to CO             Q_45_add_4_21
Route         2   e 1.158                                  n1551
LUT4        ---     0.408             CI to CO             Q_45_add_4_22
Route         2   e 1.158                                  n1552
LUT4        ---     0.408             CI to CO             Q_45_add_4_23
Route         2   e 1.158                                  n1553
LUT4        ---     0.408             CI to CO             Q_45_add_4_24
Route         2   e 1.158                                  n1554
LUT4        ---     0.408             CI to CO             Q_45_add_4_25
Route         2   e 1.158                                  n1555
LUT4        ---     0.408             CI to CO             Q_45_add_4_26
Route         2   e 1.158                                  n1556
LUT4        ---     0.408             CI to CO             Q_45_add_4_27
Route         2   e 1.158                                  n1557
LUT4        ---     0.408             CI to CO             Q_45_add_4_28
Route         2   e 1.158                                  n1558
LUT4        ---     0.408             CI to CO             Q_45_add_4_29
Route         2   e 1.158                                  n1559
LUT4        ---     0.408             CI to CO             Q_45_add_4_30
Route         2   e 1.158                                  n1560
LUT4        ---     0.408             CI to CO             Q_45_add_4_31
Route         2   e 1.158                                  n1561
LUT4        ---     0.408             CI to CO             Q_45_add_4_32
Route         1   e 1.020                                  n1562
LUT4        ---     0.408             I3 to O              Q_45_add_4_33_lut
Route         1   e 1.020                                  n102
                  --------
                   49.976  (26.0% logic, 74.0% route), 32 logic levels.

Report: 51.675 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets p_clk]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |  1000.000 ns|    51.675 ns|    33  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  1552 paths, 108 nets, and 263 connections (28.9% coverage)


Peak memory: 80424960 bytes, TRCE: 552960 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
