<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,   252, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 1872, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   384, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   389, user inline pragmas are applied</column>
            <column name="">(4) simplification,   333, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,   332, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   332, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   332, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   332, apply array reshape pragmas</column>
            <column name="">(5) access patterns,   335, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   335, loop and instruction simplification</column>
            <column name="">(2) parallelization,   331, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,   331, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,   331, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,   491, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,   513, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="sgemm" col1="sgemm.cpp:97" col2="252" col3="333" col4="335" col5="331" col6="513">
                    <row id="1" col0="gemm&lt;block_q4_0, block_q8_0, float&gt;" col1="sgemm.cpp:51" col2="235" col3="" col4="" col5="" col6="">
                        <row id="2" col0="mmatmul&lt;const block_q4_0, const block_q8_0&gt;" col1="sgemm.cpp:21" col2="118" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="2" col0="mmatmul&lt;const block_q4_0, const block_q8_0&gt;" col1="sgemm.cpp:21" col2="" col3="222" col4="217" col5="217" col6="348"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

