# ğŸ”§ BMU Verification Environment

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-BitManip-blue?style=for-the-badge&logo=riscv)
![UVM](https://img.shields.io/badge/UVM-Verification-green?style=for-the-badge)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-RTL-orange?style=for-the-badge)
![Coverage](https://img.shields.io/badge/Coverage-Functional-red?style=for-the-badge)

**A UVM-based verification environment for the RISC-V Bit Manipulation Unit (BMU)**

</div>

---

## ğŸ“‹ Table of Contents

- [ğŸ¯ Overview](#-overview)
- [âœ¨ Features](#-features)
- [ğŸ—ï¸ BMU Architecture](#-bmu-architecture)
- [ğŸ§ª Verification Environment](#-verification-environment)
- [ğŸ“ Directory Structure](#-directory-structure)
- [ğŸš€ Quick Start](#-quick-start)
- [ğŸ” Verified Instruction Set](#-verified-instruction-set)
- [ğŸ“Š Coverage Model](#-coverage-model)
- [ğŸ› ï¸ Usage](#ï¸-usage)
- [ğŸ“ˆ Results](#-results)

---

## ğŸ¯ Overview

The **Bit Manipulation Unit (BMU)** is a synthesizable RTL block that implements bit manipulation functionality compliant with the **RISC-V BitManip extension**.  

This verification environment provides **comprehensive UVM-based testing** for all supported instructions and ensures robust functionality across various operational scenarios.

---

## âœ¨ Features

### ğŸ”¢ Verified RISC-V BitManip Instructions (16 Total)

| Extension | Instructions | Status | Description |
|-----------|-------------|--------|-------------|
| **Zbb**  | CLZ, CPOP, MIN, SEXT.H, AND/ANDN, XOR/XORN | âœ… Verified | Basic bit manipulation |
| **Zbs**  | BEXT | âœ… Verified | Single bit operations |
| **Zbp**  | ROL, PACKU, GORC | âœ… Verified | Bit permutation |
| **Zba**  | SH3ADD | âœ… Verified | Address generation |
| **Basic** | ADD, SLL, SRA, SLT/SLTU | âœ… Verified | Core arithmetic & logic |

### ğŸ“Š Instruction Details

| Instruction | Extension | Control Signals |
|-------------|-----------|----------------|
| **ADD**      | Basic | `ap.add` |
| **CLZ**      | Zbb   | `ap.clz` |
| **CPOP**     | Zbb   | `ap.cpop` |
| **MIN**      | Zbb   | `ap.min + ap.sub` |
| **SEXT.H**   | Zbb   | `ap.siext_h` |
| **AND**      | Basic | `ap.land` |
| **ANDN**     | Zbb   | `ap.land + ap.zbb` |
| **XOR**      | Basic | `ap.lxor` |
| **XORN**     | Zbb   | `ap.lxor + ap.zbb` |
| **SLL**      | Basic | `ap.sll` |
| **SRA**      | Basic | `ap.sra` |
| **SLT**      | Basic | `ap.slt + ap.sub` |
| **SLTU**     | Basic | `ap.slt + ap.sub + ap.unsign` |
| **BEXT**     | Zbs   | `ap.bext` |
| **ROL**      | Zbp   | `ap.rol` |
| **PACKU**    | Zbp   | `ap.packu` |
| **GORC**     | Zbp   | `ap.gorc` |
| **SH3ADD**   | Zba   | `ap.sh3add + ap.zba` |

---

## ğŸ—ï¸ BMU Architecture

### ğŸ“‹ Interface Definition

| Port Name       | Direction | Width   | Description |
|-----------------|-----------|--------|-------------|
| `clk`           | Input     | 1 bit  | System clock |
| `rst_l`         | Input     | 1 bit  | Active-low synchronous reset |
| `scan_mode`     | Input     | 1 bit  | Scan test mode |
| `valid_in`      | Input     | 1 bit  | Instruction valid flag |
| `ap`            | Input     | Struct | Decoded instruction control signals |
| `csr_ren_in`    | Input     | 1 bit  | CSR read-enable |
| `csr_rddata_in` | Input     | 32 bit | CSR read data |
| `a_in`, `b_in`  | Input     | 32 bit | Operand A and B |
| `result_ff`     | Output    | 32 bit | Final result |
| `error`         | Output    | 1 bit  | Error flag |

### ğŸ§© Functional Submodules

- **â• Arithmetic Unit**: ADD, SUB, SHxADD
- **ğŸ”„ Shift Logic**: SLL, SRL, SRA, ROL, ROR
- **ğŸ”¢ Count Logic**: CLZ, CTZ, CPOP
- **ğŸ“ Extension Logic**: SEXT.B, SEXT.H
- **âš–ï¸ Compare Logic**: MIN, MAX
- **ğŸ”€ Pack Logic**: PACK, PACKU, PACKH
- **ğŸ­ Bit Logic**: BSET, BCLR, BINV, BEXT

---

## ğŸ§ª Verification Environment

### ğŸ¯ Components

- **ğŸ–¥ï¸ Environment**: UVM top-level
- **ğŸ¤– Agent**: Modular driver + monitor
- **ğŸš— Driver**: Stimulus execution
- **ğŸ‘€ Monitor**: Signal monitoring
- **ğŸ“Š Scoreboard**: Result checking
- **ğŸ“ Sequences**: Directed & random tests
- **âœ… Tests**: Instruction + error + regression tests

### ğŸª Test Categories

- Instruction-specific
- Random tests
- Error-condition tests
- Full regression tests

---

## ğŸ“ Directory Structure

```text
BMU-Verification/
â”œâ”€â”€ README.md
â”œâ”€â”€ Makefile
â”œâ”€â”€ .gitignore
â”œâ”€â”€ components/
â”‚   â”œâ”€â”€ bmu_interface.sv
â”‚   â”œâ”€â”€ bmu_pkg.sv
â”‚   â”œâ”€â”€ bmu_tb.sv
â”‚   â””â”€â”€ env/ (driver, monitor, agent, scoreboard)
â”œâ”€â”€ dut_rm/ (reference model)
â”œâ”€â”€ rtl/ (BMU RTL files)
â”œâ”€â”€ sequences/ (UVM sequences)
â””â”€â”€ tests/ (UVM test cases)
