0.7
2020.2
May 22 2024
18:54:44
/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_sim/bram_dp_sim.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_sim/bram_dp_sim.srcs/sources_1/imports/res/bram_dp.v,1704984042,verilog,,/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_sim/bram_dp_sim.srcs/sources_1/new/bram_dp_sim_tb.v,,bram_dp,,,,,,,,
/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_sim/bram_dp_sim.srcs/sources_1/new/bram_dp_sim_tb.v,1733960770,verilog,,,,bram_dp_sim_tb,,,,,,,,
