// Seed: 3703116307
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = 1;
  id_9(
      1, 1'b0, 1
  );
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input tri0 id_2,
    input logic id_3,
    output tri id_4,
    output logic id_5
);
  reg id_7, id_8, id_9, id_10 = 1;
  reg id_11 = id_7;
  assign id_4 = 1'b0;
  wand id_12;
  assign id_1 = id_12 == 1;
  reg id_13, id_14;
  module_0(
      id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12
  );
  assign id_11 = id_13;
  initial begin
    id_5  <= 1 == 1;
    id_13 <= id_3;
  end
endmodule
