// Seed: 1202553945
module module_0 (
    input tri1  id_0,
    input uwire id_1,
    input wire  id_2,
    input tri0  id_3
);
  logic id_5;
  ;
  assign id_5 = -1;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd66,
    parameter id_9 = 32'd93
) (
    input wire id_0,
    output tri id_1,
    input wand id_2,
    input tri0 id_3,
    output tri1 id_4,
    input supply0 id_5,
    input wand id_6,
    input wor _id_7,
    output tri id_8,
    input supply1 _id_9
);
  wire id_11, id_12;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_3,
      id_5
  );
  logic id_13;
  wire [1 'b0 : id_7  ==  id_9  >=  -1] id_14;
endmodule
