// Seed: 3500603875
module module_0 ();
  logic id_1 = id_1;
  assign module_2.id_14 = 0;
endmodule
program module_1 #(
    parameter id_0 = 32'd28,
    parameter id_1 = 32'd62
) (
    input supply1 _id_0,
    input wand _id_1,
    output tri id_2,
    output tri id_3,
    output tri id_4,
    input tri0 id_5,
    output tri id_6,
    input supply1 id_7,
    input tri id_8,
    input wire id_9,
    output uwire id_10,
    output wor id_11
);
  wire [-1 : id_0  &  id_1] id_13;
  module_0 modCall_1 ();
endprogram
module module_2 (
    output supply0 id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    output wire id_4,
    input wor id_5,
    output wand id_6,
    input wire id_7,
    input wire id_8,
    inout uwire id_9,
    output tri0 id_10,
    output wor id_11,
    input wire id_12,
    input wor id_13,
    input wand id_14,
    input tri id_15,
    output tri1 id_16,
    input tri id_17,
    input uwire id_18,
    output wand id_19,
    input wor id_20
);
  assign id_4  = -1;
  assign id_11 = id_13;
  wire id_22, id_23;
  module_0 modCall_1 ();
  logic id_24;
  wire  id_25;
  assign id_24 = 1;
endmodule
