Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 0d623742dc11498b8eb95836d15c0252 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot qlink_tb_behav xil_defaultlib.qlink_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture mmcme2_base_v of entity unisim.MMCME2_BASE [\MMCME2_BASE(clkfbout_mult_f=10....]
Compiling architecture rtl of entity xil_defaultlib.mmcm48 [\mmcm48(clk_i_period=10.0)\]
Compiling architecture rtl of entity xil_defaultlib.decode_serial [decode_serial_default]
Compiling architecture rtl of entity xil_defaultlib.encode_serial [encode_serial_default]
Compiling architecture rtl of entity xil_defaultlib.QLinkMaster [\QLinkMaster(clk_i_period=10.0)(...]
Compiling architecture behavioral of entity xil_defaultlib.ram_module [\ram_module(base_addr="1010")\]
Compiling architecture rtl of entity xil_defaultlib.receiver_top [receiver_top_default]
Compiling architecture behavioral of entity xil_defaultlib.qlink_tb
Built simulation snapshot qlink_tb_behav
