Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Sat Oct  8 15:30:44 2016
| Host             : chinook.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.2 (Maipo)
| Command          : 
| Design           : ov7670_top
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 19.293 (Junction temp exceeded!) |
| Dynamic (W)              | 18.073                           |
| Device Static (W)        | 1.220                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.286 |     1385 |       --- |             --- |
|   LUT as Logic |     1.182 |      708 |     53200 |            1.33 |
|   Register     |     0.047 |      263 |    106400 |            0.25 |
|   CARRY4       |     0.032 |       16 |     13300 |            0.12 |
|   BUFG         |     0.023 |        4 |        32 |           12.50 |
|   F7/F8 Muxes  |     0.003 |      126 |     53200 |            0.24 |
|   Others       |     0.000 |      209 |       --- |             --- |
| Signals        |     4.895 |     1534 |       --- |             --- |
| Block RAM      |     0.931 |    103.5 |       140 |           73.93 |
| MMCM           |     3.450 |        1 |         4 |           25.00 |
| I/O            |     7.511 |       40 |       200 |           20.00 |
| Static Power   |     1.220 |          |           |                 |
| Total          |    19.293 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     7.474 |       7.114 |      0.360 |
| Vccaux    |       1.800 |     2.269 |       2.169 |      0.100 |
| Vcco33    |       3.300 |     2.114 |       2.113 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.225 |       0.081 |      0.143 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| ov7670_top                            |    18.073 |
|   Inst_vga                            |     0.210 |
|   btn_debounce                        |     0.083 |
|   capture                             |     3.540 |
|   controller                          |     0.200 |
|     Inst_i2c_sender                   |     0.102 |
|     Inst_ov7670_registers             |     0.063 |
|   fb                                  |     2.701 |
|     U0                                |     2.701 |
|       inst_blk_mem_gen                |     2.701 |
|         gnativebmg.native_blk_mem_gen |     2.701 |
|           valid.cstr                  |     2.698 |
|             has_mux_b.B               |     0.733 |
|             ramloop[0].ram.r          |     0.256 |
|               prim_noinit.ram         |     0.256 |
|             ramloop[10].ram.r         |     0.087 |
|               prim_noinit.ram         |     0.087 |
|             ramloop[11].ram.r         |     0.047 |
|               prim_noinit.ram         |     0.047 |
|             ramloop[12].ram.r         |     0.235 |
|               prim_noinit.ram         |     0.235 |
|             ramloop[13].ram.r         |     0.038 |
|               prim_noinit.ram         |     0.038 |
|             ramloop[14].ram.r         |     0.032 |
|               prim_noinit.ram         |     0.032 |
|             ramloop[15].ram.r         |     0.031 |
|               prim_noinit.ram         |     0.031 |
|             ramloop[16].ram.r         |     0.005 |
|               prim_noinit.ram         |     0.005 |
|             ramloop[17].ram.r         |     0.124 |
|               prim_noinit.ram         |     0.124 |
|             ramloop[18].ram.r         |     0.003 |
|               prim_noinit.ram         |     0.003 |
|             ramloop[19].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[1].ram.r          |     0.017 |
|               prim_noinit.ram         |     0.017 |
|             ramloop[20].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[21].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[22].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[23].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[24].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[25].ram.r         |     0.013 |
|               prim_noinit.ram         |     0.013 |
|             ramloop[26].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[27].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[28].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[29].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[2].ram.r          |     0.018 |
|               prim_noinit.ram         |     0.018 |
|             ramloop[30].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[31].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[32].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[33].ram.r         |     0.015 |
|               prim_noinit.ram         |     0.015 |
|             ramloop[34].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[35].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[36].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[37].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[38].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[39].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[3].ram.r          |     0.014 |
|               prim_noinit.ram         |     0.014 |
|             ramloop[40].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[41].ram.r         |     0.013 |
|               prim_noinit.ram         |     0.013 |
|             ramloop[42].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[43].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[44].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[45].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[46].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[47].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[48].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[49].ram.r         |     0.015 |
|               prim_noinit.ram         |     0.015 |
|             ramloop[4].ram.r          |     0.005 |
|               prim_noinit.ram         |     0.005 |
|             ramloop[50].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[51].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[52].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[53].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[54].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[55].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[56].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[57].ram.r         |     0.015 |
|               prim_noinit.ram         |     0.015 |
|             ramloop[58].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[59].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[5].ram.r          |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[60].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[61].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[62].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[63].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[64].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[65].ram.r         |     0.012 |
|               prim_noinit.ram         |     0.012 |
|             ramloop[66].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[67].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[68].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[69].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[6].ram.r          |     0.402 |
|               prim_noinit.ram         |     0.402 |
|             ramloop[70].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[71].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[72].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[73].ram.r         |     0.012 |
|               prim_noinit.ram         |     0.012 |
|             ramloop[74].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[75].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[76].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[77].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[78].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[79].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[7].ram.r          |     0.178 |
|               prim_noinit.ram         |     0.178 |
|             ramloop[80].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[81].ram.r         |     0.002 |
|               prim_noinit.ram         |     0.002 |
|             ramloop[82].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[83].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[84].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[85].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[86].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[87].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[88].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[89].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[8].ram.r          |     0.170 |
|               prim_noinit.ram         |     0.170 |
|             ramloop[90].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[91].ram.r         |    <0.001 |
|               prim_noinit.ram         |    <0.001 |
|             ramloop[9].ram.r          |     0.170 |
|               prim_noinit.ram         |     0.170 |
|   your_instance_name                  |     3.639 |
+---------------------------------------+-----------+


