
---------- Begin Simulation Statistics ----------
final_tick                                61202557500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 234174                       # Simulator instruction rate (inst/s)
host_mem_usage                                4444616                       # Number of bytes of host memory used
host_op_rate                                   339774                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    85.26                       # Real time elapsed on the host
host_tick_rate                              717868778                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19964693                       # Number of instructions simulated
sim_ops                                      28967755                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061203                       # Number of seconds simulated
sim_ticks                                 61202557500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000001                       # Number of instructions committed
system.cpu0.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             12.240510                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1920441                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1871003                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       365558                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7295813                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        28455                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      102434766                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.081696                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2313327                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          279                       # TLB misses on write requests
system.cpu0.numCycles                       122405115                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14509368                       # Class of committed instruction
system.cpu0.tickCycles                       19970349                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               81                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             42                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              42                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     81                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    9964692                       # Number of instructions committed
system.cpu1.committedOps                     14458387                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             12.283882                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1913773                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1864469                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       364256                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    7269644                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        28345                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      102503729                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.081407                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2305179                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          260                       # TLB misses on write requests
system.cpu1.numCycles                       122405100                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4962385     34.32%     34.34% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.34% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.35% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              1086474      7.51%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.29%     42.20% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               387931      2.68%     44.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1088556      7.53%     52.41% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         6880940     47.59%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14458387                       # Class of committed instruction
system.cpu1.tickCycles                       19901371                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1826193                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3653447                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1858032                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1340                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3716131                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1340                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              12128                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1814390                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11803                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1815126                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1815125                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12128                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5480700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5480700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5480700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    233065152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    233065152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               233065152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1827254                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1827254    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1827254                       # Request fanout histogram
system.membus.reqLayer4.occupancy         11541748000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              18.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9470482500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2302150                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2302150                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2302150                       # number of overall hits
system.cpu0.icache.overall_hits::total        2302150                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11110                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11110                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11110                       # number of overall misses
system.cpu0.icache.overall_misses::total        11110                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    274246000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    274246000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    274246000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    274246000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2313260                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2313260                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2313260                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2313260                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004803                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004803                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004803                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004803                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24684.608461                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24684.608461                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24684.608461                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24684.608461                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11094                       # number of writebacks
system.cpu0.icache.writebacks::total            11094                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11110                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11110                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11110                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11110                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    263136000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    263136000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    263136000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    263136000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004803                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004803                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004803                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004803                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23684.608461                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23684.608461                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23684.608461                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23684.608461                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11094                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2302150                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2302150                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11110                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11110                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    274246000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    274246000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2313260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2313260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004803                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004803                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24684.608461                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24684.608461                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11110                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11110                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    263136000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    263136000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004803                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004803                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23684.608461                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23684.608461                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999777                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2313260                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11110                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           208.214221                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999777                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18517190                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18517190                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7320181                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7320181                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7320181                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7320181                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1465658                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1465658                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1465658                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1465658                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 106096607000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 106096607000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 106096607000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 106096607000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8785839                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8785839                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8785839                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8785839                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166820                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166820                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166820                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166820                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72388.379144                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72388.379144                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72388.379144                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72388.379144                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       913005                       # number of writebacks
system.cpu0.dcache.writebacks::total           913005                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       546076                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       546076                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       546076                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       546076                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       919582                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       919582                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       919582                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       919582                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  83894683500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  83894683500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  83894683500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  83894683500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 91231.324123                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91231.324123                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 91231.324123                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91231.324123                       # average overall mshr miss latency
system.cpu0.dcache.replacements                919565                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1495632                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1495632                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    332355500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    332355500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1505007                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1505007                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 35451.253333                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35451.253333                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    309429000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    309429000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006008                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006008                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 34221.300597                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34221.300597                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5824549                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5824549                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1456283                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1456283                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 105764251500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 105764251500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72626.166411                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72626.166411                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       545743                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       545743                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  83585254500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  83585254500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 91797.454807                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91797.454807                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999791                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8239762                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           919581                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.960344                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999791                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71206293                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71206293                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2294028                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2294028                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2294028                       # number of overall hits
system.cpu1.icache.overall_hits::total        2294028                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11084                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11084                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11084                       # number of overall misses
system.cpu1.icache.overall_misses::total        11084                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    380101000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    380101000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    380101000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    380101000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2305112                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2305112                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2305112                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2305112                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004808                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004808                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004808                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004808                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 34292.764345                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34292.764345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 34292.764345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34292.764345                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11068                       # number of writebacks
system.cpu1.icache.writebacks::total            11068                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11084                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11084                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11084                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11084                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    369017000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    369017000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    369017000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    369017000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004808                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004808                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004808                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004808                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33292.764345                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33292.764345                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33292.764345                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33292.764345                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11068                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2294028                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2294028                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11084                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11084                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    380101000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    380101000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2305112                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2305112                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004808                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004808                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 34292.764345                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34292.764345                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11084                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11084                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    369017000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    369017000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004808                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004808                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33292.764345                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33292.764345                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999767                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2305112                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11084                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           207.967521                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999767                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18451980                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18451980                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7293930                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7293930                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7293930                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7293930                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1460576                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1460576                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1460576                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1460576                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 105891063000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 105891063000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 105891063000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 105891063000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8754506                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8754506                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8754506                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8754506                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166837                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166837                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166837                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166837                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72499.522791                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72499.522791                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72499.522791                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72499.522791                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       909807                       # number of writebacks
system.cpu1.dcache.writebacks::total           909807                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       544253                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       544253                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       544253                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       544253                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       916323                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       916323                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       916323                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       916323                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  83795463000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  83795463000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  83795463000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  83795463000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104669                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104669                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104669                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104669                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91447.516869                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91447.516869                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91447.516869                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91447.516869                       # average overall mshr miss latency
system.cpu1.dcache.replacements                916305                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1490407                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1490407                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9384                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9384                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    464667500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    464667500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1499791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1499791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.006257                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006257                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 49516.997016                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49516.997016                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          337                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          337                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9047                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9047                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    438689500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    438689500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.006032                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006032                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 48490.051951                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 48490.051951                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5803523                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5803523                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1451192                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1451192                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 105426395500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105426395500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7254715                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7254715                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200034                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200034                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72648.137187                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72648.137187                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       543916                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       543916                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       907276                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       907276                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  83356773500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  83356773500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91875.871841                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91875.871841                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999781                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8210251                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           916321                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.960016                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999781                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         70952369                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        70952369                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9345                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7729                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7887                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                5882                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30843                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9345                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7729                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7887                       # number of overall hits
system.l2.overall_hits::.cpu1.data               5882                       # number of overall hits
system.l2.overall_hits::total                   30843                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1765                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            911853                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3197                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            910441                       # number of demand (read+write) misses
system.l2.demand_misses::total                1827256                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1765                       # number of overall misses
system.l2.overall_misses::.cpu0.data           911853                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3197                       # number of overall misses
system.l2.overall_misses::.cpu1.data           910441                       # number of overall misses
system.l2.overall_misses::total               1827256                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    143097000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  82412076000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    262699000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  82336655000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     165154527000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    143097000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  82412076000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    262699000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  82336655000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    165154527000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          919582                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11084                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          916323                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1858099                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         919582                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11084                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         916323                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1858099                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.158866                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.991595                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.288434                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.993581                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.983401                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.158866                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.991595                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.288434                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.993581                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.983401                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81074.787535                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90378.686038                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82170.472318                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90436.013976                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90383.901873                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81074.787535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90378.686038                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82170.472318                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90436.013976                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90383.901873                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1814390                       # number of writebacks
system.l2.writebacks::total                   1814390                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       911853                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       910441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1827256                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       911853                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       910441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1827256                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    125447000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  73293556000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    230729000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  73232265000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 146881997000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    125447000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  73293556000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    230729000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  73232265000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 146881997000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.158866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.991595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.288434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.993581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.983401                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.158866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.991595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.288434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.993581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.983401                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71074.787535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80378.697005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72170.472318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80436.035943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80383.918291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71074.787535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80378.697005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72170.472318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80436.035943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80383.918291                       # average overall mshr miss latency
system.l2.replacements                        1826862                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1822812                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1822812                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1822812                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1822812                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22162                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22162                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22162                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22162                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          671                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           671                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1406                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1282                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2688                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         909134                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         905994                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1815128                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  82185034000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81961766000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  164146800000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       907276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1817816                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998456                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998587                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998521                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90399.252475                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 90466.124500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90432.630646                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       909134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       905994                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1815128                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  73093704000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  72901846000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 145995550000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998456                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998587                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998521                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80399.263475                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 80466.146575                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80432.647174                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9345                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7887                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17232                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1765                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3197                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4962                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    143097000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    262699000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    405796000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11084                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22194                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.158866                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.288434                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.223574                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81074.787535                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82170.472318                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81780.733575                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1765                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3197                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4962                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    125447000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    230729000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    356176000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.158866                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.288434                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.223574                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71074.787535                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72170.472318                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71780.733575                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6323                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         4600                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         4447                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    227042000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    374889000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    601931000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9047                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.300708                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.491544                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.396152                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83502.022803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84301.551608                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83998.185878                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         4447                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    199852000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    330419000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    530271000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.300708                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.491544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.396152                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73502.022803                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 74301.551608                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73998.185878                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.436794                       # Cycle average of tags in use
system.l2.tags.total_refs                     3715457                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1827886                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.032652                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.827387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.744474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      890.880392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.222251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      126.762291                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.870000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.123791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999450                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31556934                       # Number of tag accesses
system.l2.tags.data_accesses                 31556934                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        112960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58358528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        204608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58268096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          116944192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       112960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       204608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        317568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    116120960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       116120960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         911852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         910439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1827253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1814390                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1814390                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1845675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        953530872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3343128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        952053286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1910772961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1845675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3343128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5188803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1897322020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1897322020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1897322020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1845675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       953530872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3343128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       952053286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3808094980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1814331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    911833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    910270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000167906250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       113019                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       113019                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4962469                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1704142                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1827254                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1814390                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1827254                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1814390                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    189                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    59                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            114532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            114512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            114086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            114009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            114024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            113870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            114029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            114284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            114282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            114379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           114338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           114128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           114419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           114265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            113369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            113538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            113398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            113192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            113471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            113616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            113424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            113490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           113324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           113353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           113495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           113285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           113364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           113451                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  37039488500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9135325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             71296957250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20272.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39022.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1685854                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1697706                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1827254                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1814390                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  611794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  621557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  400309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  193399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 100979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 118914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 118840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 118112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 120999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 119641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 130035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 171845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 121251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 121034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 129012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 113209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 113105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 113046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       257806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    903.958605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   817.953158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.040043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5933      2.30%      2.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7883      3.06%      5.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7220      2.80%      8.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7854      3.05%     11.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9038      3.51%     14.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6164      2.39%     17.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5612      2.18%     19.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5989      2.32%     21.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       202113     78.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       257806                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       113019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.165937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.029816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.824109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         112917     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            34      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            16      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           12      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           10      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        113019                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       113019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.053097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.047758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.447459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           111101     98.30%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              364      0.32%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              331      0.29%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              395      0.35%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              427      0.38%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              324      0.29%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               77      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        113019                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              116932160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               116115520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               116944256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            116120960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1910.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1897.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1910.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1897.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   14.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   61202543500                       # Total gap between requests
system.mem_ctrls.avgGap                      16806.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       112960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58357312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       204608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58257280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    116115520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1845674.504696964752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 953511003.196230888367                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3343128.267147986684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 951876561.694337725639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1897233134.415992498398                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1765                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       911852                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       910440                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1814390                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     53059000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  35575903750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     99367750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35568626750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1560284465500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30061.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39015.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31081.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39067.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    859949.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            919189320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            488549325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6523953660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4735510920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4831070400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23362859610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3827795040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44688928275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        730.180733                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9576862750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2043600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49582094750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            921574080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            489824445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6521290440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4735161180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4831070400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23415193590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3783724320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44697838455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        730.326318                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9463785750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2043600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49695171750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             40283                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3637202                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22162                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           25530                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1817816                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1817813                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22194                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18089                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2758728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2748949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5574227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1421056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    117285504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1417728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    116872192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              236996480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1826862                       # Total snoops (count)
system.tol2bus.snoopTraffic                 116120960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3684961                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000364                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019066                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3683621     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1340      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3684961                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3703039500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1374506450                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16682885                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1379388964                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16674480                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  61202557500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
