#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jan 27 16:24:50 2022
# Process ID: 27823
# Current directory: /home/anubhav/workspace/hls_example
# Command line: vivado
# Log file: /home/anubhav/workspace/hls_example/vivado.log
# Journal file: /home/anubhav/workspace/hls_example/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.xpr
open_bd_design {/home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:vadd:1.0 [get_ips  design_1_vadd_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_vadd_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_vadd_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_xbar_0_synth_1 design_1_vadd_0_0_synth_1 design_1_auto_pc_0_synth_1 -jobs 3
wait_on_run design_1_xbar_0_synth_1
wait_on_run design_1_vadd_0_0_synth_1
wait_on_run design_1_auto_pc_0_synth_1
export_simulation -of_objects [get_files /home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.ip_user_files -ipstatic_source_dir /home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.cache/compile_simlib/modelsim} {questa=/home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.cache/compile_simlib/questa} {ies=/home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.cache/compile_simlib/ies} {xcelium=/home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.cache/compile_simlib/xcelium} {vcs=/home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.cache/compile_simlib/vcs} {riviera=/home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets vadd_0_m_axi_gmem] [get_bd_cells vadd_0]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:vadd:1.0 vadd_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/vadd_0/m_axi_gmem} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins vadd_0/m_axi_gmem]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/vadd_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins vadd_0/s_axi_control]
endgroup
regenerate_bd_layout
set_property range 16K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 16K [get_bd_addr_segs {vadd_0/Data_m_axi_gmem/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2_wrapper.xsa
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
open_bd_design {/home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets vadd_0_m_axi_gmem] [get_bd_cells vadd_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:vadd:1.0 vadd_0
endgroup
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_cells vadd_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:vadd:1.0 vadd_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/vadd_0/m_axi_gmem} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins vadd_0/m_axi_gmem]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/vadd_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins vadd_0/s_axi_control]
endgroup
regenerate_bd_layout
open_bd_design {/home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
validate_bd_design -force
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets vadd_0_m_axi_gmem] [get_bd_cells vadd_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:vadd:1.0 vadd_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/vadd_0/m_axi_gmem} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins vadd_0/m_axi_gmem]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/vadd_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins vadd_0/s_axi_control]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
validate_bd_design -force
save_bd_design
reset_run design_1_axi_bram_ctrl_0_0_synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd2_wrapper.xsa
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file /home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd2.xsa
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
open_bd_design {/home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets vadd_0_m_axi_gmem] [get_bd_cells vadd_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:vadd:1.0 vadd_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/vadd_0/m_axi_gmem} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins vadd_0/m_axi_gmem]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/vadd_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins vadd_0/s_axi_control]
endgroup
regenerate_bd_layout
save_bd_design
open_bd_design {/home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file /home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd2.xsa
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
open_bd_design {/home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd_2.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets vadd_0_m_axi_gmem] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells vadd_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:vadd:1.0 vadd_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/vadd_0/m_axi_gmem} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins vadd_0/m_axi_gmem]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/vadd_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins vadd_0/s_axi_control]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/anubhav/workspace/vadd_2/vivado/vadd_2/vadd2.xsa
