

================================================================
== Vivado HLS Report for 'pynq_filters_arithm_pro'
================================================================
* Date:           Thu Nov 28 03:42:40 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  319201|  319201|  319201|  319201|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  319200|  319200|       665|          -|          -|   480|    no    |
        | + loop_width  |     662|     662|        24|          1|          1|   640|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 27
* Pipeline: 1
  Pipeline-0: II = 1, D = 24, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	27  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	3  / true
27 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_28 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecInterface(i10* %src_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_29 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: p0_read [1/1] 0.00ns
._crit_edge:2  %p0_read = call double @_ssdm_op_Read.ap_auto.double(double %p0)

ST_1: stg_31 [1/1] 1.57ns
._crit_edge:3  br label %"operator=.exit"


 <State 2>: 3.40ns
ST_2: p_s [1/1] 0.00ns
operator=.exit:0  %p_s = phi i9 [ %i_V, %2 ], [ 0, %._crit_edge ]

ST_2: exitcond2 [1/1] 2.03ns
operator=.exit:1  %exitcond2 = icmp eq i9 %p_s, -32

ST_2: stg_34 [1/1] 0.00ns
operator=.exit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)

ST_2: i_V [1/1] 1.84ns
operator=.exit:3  %i_V = add i9 %p_s, 1

ST_2: stg_36 [1/1] 0.00ns
operator=.exit:4  br i1 %exitcond2, label %3, label %0

ST_2: stg_37 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)

ST_2: stg_39 [1/1] 1.57ns
:2  br label %1

ST_2: stg_40 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.07ns
ST_3: p_1 [1/1] 0.00ns
:0  %p_1 = phi i10 [ 0, %0 ], [ %j_V, %.critedge ]

ST_3: exitcond [1/1] 2.07ns
:1  %exitcond = icmp eq i10 %p_1, -384

ST_3: stg_43 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

ST_3: j_V [1/1] 1.84ns
:3  %j_V = add i10 %p_1, 1

ST_3: stg_45 [1/1] 0.00ns
:4  br i1 %exitcond, label %2, label %.critedge


 <State 4>: 4.38ns
ST_4: tmp_3 [1/1] 0.00ns
.critedge:3  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1863)

ST_4: stg_47 [1/1] 0.00ns
.critedge:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_V [1/1] 4.38ns
.critedge:5  %tmp_V = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %src_data_stream_V_V)

ST_4: empty [1/1] 0.00ns
.critedge:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1863, i32 %tmp_3)


 <State 5>: 6.28ns
ST_5: tmp_5 [1/1] 0.00ns
.critedge:8  %tmp_5 = sext i10 %tmp_V to i32

ST_5: tmp_s [6/6] 6.28ns
.critedge:9  %tmp_s = sitofp i32 %tmp_5 to double


 <State 6>: 6.28ns
ST_6: tmp_s [5/6] 6.28ns
.critedge:9  %tmp_s = sitofp i32 %tmp_5 to double


 <State 7>: 6.28ns
ST_7: tmp_s [4/6] 6.28ns
.critedge:9  %tmp_s = sitofp i32 %tmp_5 to double


 <State 8>: 6.28ns
ST_8: tmp_s [3/6] 6.28ns
.critedge:9  %tmp_s = sitofp i32 %tmp_5 to double


 <State 9>: 6.28ns
ST_9: tmp_s [2/6] 6.28ns
.critedge:9  %tmp_s = sitofp i32 %tmp_5 to double


 <State 10>: 6.28ns
ST_10: tmp_s [1/6] 6.28ns
.critedge:9  %tmp_s = sitofp i32 %tmp_5 to double


 <State 11>: 7.79ns
ST_11: mult_t [6/6] 7.79ns
.critedge:10  %mult_t = fmul double %tmp_s, %p0_read


 <State 12>: 7.79ns
ST_12: mult_t [5/6] 7.79ns
.critedge:10  %mult_t = fmul double %tmp_s, %p0_read


 <State 13>: 7.79ns
ST_13: mult_t [4/6] 7.79ns
.critedge:10  %mult_t = fmul double %tmp_s, %p0_read


 <State 14>: 7.79ns
ST_14: mult_t [3/6] 7.79ns
.critedge:10  %mult_t = fmul double %tmp_s, %p0_read


 <State 15>: 7.79ns
ST_15: mult_t [2/6] 7.79ns
.critedge:10  %mult_t = fmul double %tmp_s, %p0_read


 <State 16>: 7.79ns
ST_16: mult_t [1/6] 7.79ns
.critedge:10  %mult_t = fmul double %tmp_s, %p0_read


 <State 17>: 8.23ns
ST_17: sum_t [5/5] 8.23ns
.critedge:11  %sum_t = fadd double %mult_t, 0.000000e+00


 <State 18>: 8.23ns
ST_18: sum_t [4/5] 8.23ns
.critedge:11  %sum_t = fadd double %mult_t, 0.000000e+00


 <State 19>: 8.23ns
ST_19: sum_t [3/5] 8.23ns
.critedge:11  %sum_t = fadd double %mult_t, 0.000000e+00


 <State 20>: 8.23ns
ST_20: sum_t [2/5] 8.23ns
.critedge:11  %sum_t = fadd double %mult_t, 0.000000e+00


 <State 21>: 8.23ns
ST_21: sum_t [1/5] 8.23ns
.critedge:11  %sum_t = fadd double %mult_t, 0.000000e+00


 <State 22>: 7.96ns
ST_22: tmp_V11 [4/4] 7.96ns
.critedge:12  %tmp_V11 = call fastcc i10 @"pynq_filters_operator()"(double %sum_t)


 <State 23>: 8.23ns
ST_23: tmp_V11 [3/4] 8.23ns
.critedge:12  %tmp_V11 = call fastcc i10 @"pynq_filters_operator()"(double %sum_t)


 <State 24>: 8.23ns
ST_24: tmp_V11 [2/4] 8.23ns
.critedge:12  %tmp_V11 = call fastcc i10 @"pynq_filters_operator()"(double %sum_t)


 <State 25>: 5.48ns
ST_25: tmp_V11 [1/4] 5.48ns
.critedge:12  %tmp_V11 = call fastcc i10 @"pynq_filters_operator()"(double %sum_t)


 <State 26>: 4.38ns
ST_26: stg_72 [1/1] 0.00ns
.critedge:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind

ST_26: tmp_2 [1/1] 0.00ns
.critedge:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)

ST_26: stg_74 [1/1] 0.00ns
.critedge:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_26: stg_75 [1/1] 0.00ns
.critedge:7  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1819) nounwind

ST_26: tmp_6 [1/1] 0.00ns
.critedge:13  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1869)

ST_26: stg_77 [1/1] 0.00ns
.critedge:14  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_26: stg_78 [1/1] 4.38ns
.critedge:15  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %dst_data_stream_V_V, i10 %tmp_V11)

ST_26: empty_71 [1/1] 0.00ns
.critedge:16  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1869, i32 %tmp_6)

ST_26: empty_72 [1/1] 0.00ns
.critedge:17  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_2)

ST_26: stg_81 [1/1] 0.00ns
.critedge:18  br label %1


 <State 27>: 0.00ns
ST_27: empty_73 [1/1] 0.00ns
:0  %empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp)

ST_27: stg_83 [1/1] 0.00ns
:1  br label %"operator=.exit"



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
