# clock-divider
A Verilog-based clock divider module that generates a slower output clock from a high-frequency input clock, with an accompanying self-checking testbench for simulation and verification. Useful for FPGA and digital logic projects requiring frequency scaling.
