{"vcs1":{"timestamp_begin":1681594779.260628411, "rt":0.84, "ut":0.10, "st":0.12}}
{"vcselab":{"timestamp_begin":1681594780.133655984, "rt":0.70, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681594780.862563621, "rt":0.73, "ut":0.07, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681594778.963523737}
{"VCS_COMP_START_TIME": 1681594778.963523737}
{"VCS_COMP_END_TIME": 1681594782.156568787}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337104}}
{"stitch_vcselab": {"peak_mem": 222620}}
