<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Control Register - hdsken</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Control Register - hdsken</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___r_s_t_m_g_r.html">Component : ALT_RSTMGR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The CTRL register is used by software to control reset behavior.It includes fields for enable hardware handshake with other modules before warm reset.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_SDRSELFREFEN">SDRAM Self-Refresh Enable</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAMGRHSEN">FPGA Manager Handshake Enable</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAHSEN">FPGA Handshake Enable</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_ETRSTALLEN">ETR (Embedded Trace Router) Handshake Enable</a> </td></tr>
<tr>
<td align="left">[31:4] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SDRAM Self-Refresh Enable - sdrselfrefen </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp882632ac4a31448125671590911b7b2e"></a><a class="anchor" id="ALT_RSTMGR_HDSKEN_SDRSELFREFEN"></a></p>
<p>This field controls whether the contents of SDRAM devices survive a hardware sequenced warm reset. If set to 1, the Reset Manager makes a request to the SDRAM Controller Subsystem to put the SDRAM devices into self-refresh mode before asserting warm reset signals. However, if SDRAM is already in warm reset, Handshake with SDRAM is not performed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3bdbe8811fa502daeaa7314985d0b65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga3bdbe8811fa502daeaa7314985d0b65f">ALT_RSTMGR_HDSKEN_SDRSELFREFEN_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3bdbe8811fa502daeaa7314985d0b65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf094572ffc63f8ca4d8384b2a5238922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#gaf094572ffc63f8ca4d8384b2a5238922">ALT_RSTMGR_HDSKEN_SDRSELFREFEN_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf094572ffc63f8ca4d8384b2a5238922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7900467ca9622e7d61808a864d9d0c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga7900467ca9622e7d61808a864d9d0c61">ALT_RSTMGR_HDSKEN_SDRSELFREFEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7900467ca9622e7d61808a864d9d0c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7985b156a3beb5dde85345d2715a1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#gad7985b156a3beb5dde85345d2715a1e4">ALT_RSTMGR_HDSKEN_SDRSELFREFEN_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gad7985b156a3beb5dde85345d2715a1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b95b3c014723f2a32b1e9845fed5d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga77b95b3c014723f2a32b1e9845fed5d1">ALT_RSTMGR_HDSKEN_SDRSELFREFEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga77b95b3c014723f2a32b1e9845fed5d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7981e2eeaf17125fce74f56c82ba7a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga7981e2eeaf17125fce74f56c82ba7a03">ALT_RSTMGR_HDSKEN_SDRSELFREFEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7981e2eeaf17125fce74f56c82ba7a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd1385d65cbbf4594c76ea9dcb802e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga2dd1385d65cbbf4594c76ea9dcb802e9">ALT_RSTMGR_HDSKEN_SDRSELFREFEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga2dd1385d65cbbf4594c76ea9dcb802e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b512fd0c7beddd04007589cdf301f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga5b512fd0c7beddd04007589cdf301f54">ALT_RSTMGR_HDSKEN_SDRSELFREFEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga5b512fd0c7beddd04007589cdf301f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA Manager Handshake Enable - fpgamgrhsen </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpaed8e8949e682bb1d701347decfbcd30"></a><a class="anchor" id="ALT_RSTMGR_HDSKEN_FPGAMGRHSEN"></a></p>
<p>Enables a handshake between the Reset Manager and FPGA Manager before a warm reset. The handshake is used to warn the FPGA Manager that a warm reset it coming so it can prepare for it. When the FPGA Manager receives a warm reset handshake, the FPGA Manager drives its output clock to a quiescent state to avoid glitches.</p>
<p>If set to 1, the Manager makes a request to the FPGA Managerbefore asserting warm reset signals. However if the FPGA Manager is already in warm reset, the handshake is skipped.</p>
<p>If set to 0, the handshake is skipped.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa37767685877b83183f85e40c5ed47f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#gaa37767685877b83183f85e40c5ed47f5">ALT_RSTMGR_HDSKEN_FPGAMGRHSEN_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa37767685877b83183f85e40c5ed47f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga185fe31cabc5ef95809dfc4f759df150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga185fe31cabc5ef95809dfc4f759df150">ALT_RSTMGR_HDSKEN_FPGAMGRHSEN_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga185fe31cabc5ef95809dfc4f759df150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2225dd2e2fc3b52c72e25a3325ded0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#gad2225dd2e2fc3b52c72e25a3325ded0d">ALT_RSTMGR_HDSKEN_FPGAMGRHSEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad2225dd2e2fc3b52c72e25a3325ded0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75037539ef06eb7009613129e7531d9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga75037539ef06eb7009613129e7531d9d">ALT_RSTMGR_HDSKEN_FPGAMGRHSEN_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga75037539ef06eb7009613129e7531d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65ac82ac100577c9238a34d116b2137c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga65ac82ac100577c9238a34d116b2137c">ALT_RSTMGR_HDSKEN_FPGAMGRHSEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga65ac82ac100577c9238a34d116b2137c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4bd80c5c0adbe5a5dd8a7465ebc1a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#gaf4bd80c5c0adbe5a5dd8a7465ebc1a29">ALT_RSTMGR_HDSKEN_FPGAMGRHSEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf4bd80c5c0adbe5a5dd8a7465ebc1a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cff541c999d9bf3cb6416b235f49549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga2cff541c999d9bf3cb6416b235f49549">ALT_RSTMGR_HDSKEN_FPGAMGRHSEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga2cff541c999d9bf3cb6416b235f49549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4612775b67f6f70918939f2542ee5bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga4612775b67f6f70918939f2542ee5bc0">ALT_RSTMGR_HDSKEN_FPGAMGRHSEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga4612775b67f6f70918939f2542ee5bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA Handshake Enable - fpgahsen </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb933377bca8b0b5f0ca83fddf4527e47"></a><a class="anchor" id="ALT_RSTMGR_HDSKEN_FPGAHSEN"></a></p>
<p>This field controls whether to perform handshake with FPGA before asserting warm reset.</p>
<p>If set to 1, the Reset Manager makes a request to the FPGAbefore asserting warm reset signals. However if FPGA is already in warm reset state, the handshake is not performed.</p>
<p>If set to 0, the handshake is not performed</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae0d2651a5e6903e27ab5feffb414c789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#gae0d2651a5e6903e27ab5feffb414c789">ALT_RSTMGR_HDSKEN_FPGAHSEN_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae0d2651a5e6903e27ab5feffb414c789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf522797f5f8be204321ae289c5c1fe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#gaaf522797f5f8be204321ae289c5c1fe8">ALT_RSTMGR_HDSKEN_FPGAHSEN_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaaf522797f5f8be204321ae289c5c1fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f2f5692fab25c11563166ab859a155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga58f2f5692fab25c11563166ab859a155">ALT_RSTMGR_HDSKEN_FPGAHSEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga58f2f5692fab25c11563166ab859a155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e5e971db39dcac049b834de4bbd6e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga3e5e971db39dcac049b834de4bbd6e19">ALT_RSTMGR_HDSKEN_FPGAHSEN_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga3e5e971db39dcac049b834de4bbd6e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga143366d4dde98aa0c469f46476b969c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga143366d4dde98aa0c469f46476b969c3">ALT_RSTMGR_HDSKEN_FPGAHSEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga143366d4dde98aa0c469f46476b969c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab49a4c6c88ad507a0c28970416592207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#gab49a4c6c88ad507a0c28970416592207">ALT_RSTMGR_HDSKEN_FPGAHSEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab49a4c6c88ad507a0c28970416592207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga103c1d1afc5c432caf9c5fbbbb94f6c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga103c1d1afc5c432caf9c5fbbbb94f6c5">ALT_RSTMGR_HDSKEN_FPGAHSEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga103c1d1afc5c432caf9c5fbbbb94f6c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae156fc85046ddad8a8becf15546a9ebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#gae156fc85046ddad8a8becf15546a9ebe">ALT_RSTMGR_HDSKEN_FPGAHSEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:gae156fc85046ddad8a8becf15546a9ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ETR (Embedded Trace Router) Handshake Enable - etrstallen </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp04bbc2fd58228005c6e17caf64777ff8"></a><a class="anchor" id="ALT_RSTMGR_HDSKEN_ETRSTALLEN"></a></p>
<p>Software writes this field 1 to request to the ETR that it stalls its AXI master to the L3 Interconnect.</p>
<p>Software waits for the ETRSTALLACK to be 1 and then writes this field to 0. Note that it is possible for the ETR to never assert ETRSTALLACK so software should timeout if ETRSTALLACK is never asserted.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad78cb9389007e6990eba8cfb8eeefba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#gad78cb9389007e6990eba8cfb8eeefba1">ALT_RSTMGR_HDSKEN_ETRSTALLEN_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gad78cb9389007e6990eba8cfb8eeefba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99aaf0bed15f5b8ac6125cc6c106c168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga99aaf0bed15f5b8ac6125cc6c106c168">ALT_RSTMGR_HDSKEN_ETRSTALLEN_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga99aaf0bed15f5b8ac6125cc6c106c168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b72ebe4f3a52b065641f346a2f9ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#gae5b72ebe4f3a52b065641f346a2f9ac4">ALT_RSTMGR_HDSKEN_ETRSTALLEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae5b72ebe4f3a52b065641f346a2f9ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71751b96bc113210ab8ca8da9ed66255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga71751b96bc113210ab8ca8da9ed66255">ALT_RSTMGR_HDSKEN_ETRSTALLEN_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga71751b96bc113210ab8ca8da9ed66255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab78c2e4c2e9ccc2ea318e300625b3713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#gab78c2e4c2e9ccc2ea318e300625b3713">ALT_RSTMGR_HDSKEN_ETRSTALLEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:gab78c2e4c2e9ccc2ea318e300625b3713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af73e409f23d1cd0e6095bfa962b838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga9af73e409f23d1cd0e6095bfa962b838">ALT_RSTMGR_HDSKEN_ETRSTALLEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9af73e409f23d1cd0e6095bfa962b838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82943026b5962de200f982a644187f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga82943026b5962de200f982a644187f8f">ALT_RSTMGR_HDSKEN_ETRSTALLEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga82943026b5962de200f982a644187f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d60ceb2aa7384492aa1729957b76df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#gaa4d60ceb2aa7384492aa1729957b76df">ALT_RSTMGR_HDSKEN_ETRSTALLEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gaa4d60ceb2aa7384492aa1729957b76df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___r_s_t_m_g_r___h_d_s_k_e_n__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#struct_a_l_t___r_s_t_m_g_r___h_d_s_k_e_n__s">ALT_RSTMGR_HDSKEN_s</a></td></tr>
<tr class="separator:struct_a_l_t___r_s_t_m_g_r___h_d_s_k_e_n__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga38bada1a02e959c66faf5bf654093f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga38bada1a02e959c66faf5bf654093f44">ALT_RSTMGR_HDSKEN_RESET</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:ga38bada1a02e959c66faf5bf654093f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c496467008b0ce46af9e9ddbb4ec666"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ga2c496467008b0ce46af9e9ddbb4ec666">ALT_RSTMGR_HDSKEN_OFST</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga2c496467008b0ce46af9e9ddbb4ec666"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaae90ea7ee27164e7b81f4cf608326f89"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#struct_a_l_t___r_s_t_m_g_r___h_d_s_k_e_n__s">ALT_RSTMGR_HDSKEN_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#gaae90ea7ee27164e7b81f4cf608326f89">ALT_RSTMGR_HDSKEN_t</a></td></tr>
<tr class="separator:gaae90ea7ee27164e7b81f4cf608326f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___r_s_t_m_g_r___h_d_s_k_e_n__s" id="struct_a_l_t___r_s_t_m_g_r___h_d_s_k_e_n__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_RSTMGR_HDSKEN_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html">ALT_RSTMGR_HDSKEN</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6e15fc562c514b14d3f48ea736a6a459"></a>uint32_t</td>
<td class="fieldname">
sdrselfrefen: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_SDRSELFREFEN">SDRAM Self-Refresh Enable</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5c8344aa30e10d031d57efee49c0cb89"></a>uint32_t</td>
<td class="fieldname">
fpgamgrhsen: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAMGRHSEN">FPGA Manager Handshake Enable</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aff4ef8159e6c2ad5958adf089786b6f9"></a>uint32_t</td>
<td class="fieldname">
fpgahsen: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAHSEN">FPGA Handshake Enable</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a51aba98bdf173ade1e77308a6613902a"></a>uint32_t</td>
<td class="fieldname">
etrstallen: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_ETRSTALLEN">ETR (Embedded Trace Router) Handshake Enable</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a74394fae559b54b1b7c863a1875bffb4"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 28</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga3bdbe8811fa502daeaa7314985d0b65f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_SDRSELFREFEN_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_SDRSELFREFEN">ALT_RSTMGR_HDSKEN_SDRSELFREFEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf094572ffc63f8ca4d8384b2a5238922"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_SDRSELFREFEN_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_SDRSELFREFEN">ALT_RSTMGR_HDSKEN_SDRSELFREFEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7900467ca9622e7d61808a864d9d0c61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_SDRSELFREFEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_SDRSELFREFEN">ALT_RSTMGR_HDSKEN_SDRSELFREFEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad7985b156a3beb5dde85345d2715a1e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_SDRSELFREFEN_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_SDRSELFREFEN">ALT_RSTMGR_HDSKEN_SDRSELFREFEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga77b95b3c014723f2a32b1e9845fed5d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_SDRSELFREFEN_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_SDRSELFREFEN">ALT_RSTMGR_HDSKEN_SDRSELFREFEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7981e2eeaf17125fce74f56c82ba7a03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_SDRSELFREFEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_SDRSELFREFEN">ALT_RSTMGR_HDSKEN_SDRSELFREFEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2dd1385d65cbbf4594c76ea9dcb802e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_SDRSELFREFEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_SDRSELFREFEN">ALT_RSTMGR_HDSKEN_SDRSELFREFEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5b512fd0c7beddd04007589cdf301f54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_SDRSELFREFEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_SDRSELFREFEN">ALT_RSTMGR_HDSKEN_SDRSELFREFEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa37767685877b83183f85e40c5ed47f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_FPGAMGRHSEN_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAMGRHSEN">ALT_RSTMGR_HDSKEN_FPGAMGRHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga185fe31cabc5ef95809dfc4f759df150"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_FPGAMGRHSEN_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAMGRHSEN">ALT_RSTMGR_HDSKEN_FPGAMGRHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad2225dd2e2fc3b52c72e25a3325ded0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_FPGAMGRHSEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAMGRHSEN">ALT_RSTMGR_HDSKEN_FPGAMGRHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga75037539ef06eb7009613129e7531d9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_FPGAMGRHSEN_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAMGRHSEN">ALT_RSTMGR_HDSKEN_FPGAMGRHSEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga65ac82ac100577c9238a34d116b2137c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_FPGAMGRHSEN_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAMGRHSEN">ALT_RSTMGR_HDSKEN_FPGAMGRHSEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf4bd80c5c0adbe5a5dd8a7465ebc1a29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_FPGAMGRHSEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAMGRHSEN">ALT_RSTMGR_HDSKEN_FPGAMGRHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2cff541c999d9bf3cb6416b235f49549"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_FPGAMGRHSEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAMGRHSEN">ALT_RSTMGR_HDSKEN_FPGAMGRHSEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4612775b67f6f70918939f2542ee5bc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_FPGAMGRHSEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAMGRHSEN">ALT_RSTMGR_HDSKEN_FPGAMGRHSEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae0d2651a5e6903e27ab5feffb414c789"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_FPGAHSEN_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAHSEN">ALT_RSTMGR_HDSKEN_FPGAHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaf522797f5f8be204321ae289c5c1fe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_FPGAHSEN_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAHSEN">ALT_RSTMGR_HDSKEN_FPGAHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga58f2f5692fab25c11563166ab859a155"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_FPGAHSEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAHSEN">ALT_RSTMGR_HDSKEN_FPGAHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3e5e971db39dcac049b834de4bbd6e19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_FPGAHSEN_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAHSEN">ALT_RSTMGR_HDSKEN_FPGAHSEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga143366d4dde98aa0c469f46476b969c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_FPGAHSEN_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAHSEN">ALT_RSTMGR_HDSKEN_FPGAHSEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab49a4c6c88ad507a0c28970416592207"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_FPGAHSEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAHSEN">ALT_RSTMGR_HDSKEN_FPGAHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga103c1d1afc5c432caf9c5fbbbb94f6c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_FPGAHSEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAHSEN">ALT_RSTMGR_HDSKEN_FPGAHSEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae156fc85046ddad8a8becf15546a9ebe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_FPGAHSEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_FPGAHSEN">ALT_RSTMGR_HDSKEN_FPGAHSEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad78cb9389007e6990eba8cfb8eeefba1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_ETRSTALLEN_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_ETRSTALLEN">ALT_RSTMGR_HDSKEN_ETRSTALLEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga99aaf0bed15f5b8ac6125cc6c106c168"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_ETRSTALLEN_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_ETRSTALLEN">ALT_RSTMGR_HDSKEN_ETRSTALLEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae5b72ebe4f3a52b065641f346a2f9ac4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_ETRSTALLEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_ETRSTALLEN">ALT_RSTMGR_HDSKEN_ETRSTALLEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga71751b96bc113210ab8ca8da9ed66255"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_ETRSTALLEN_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_ETRSTALLEN">ALT_RSTMGR_HDSKEN_ETRSTALLEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab78c2e4c2e9ccc2ea318e300625b3713"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_ETRSTALLEN_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_ETRSTALLEN">ALT_RSTMGR_HDSKEN_ETRSTALLEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9af73e409f23d1cd0e6095bfa962b838"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_ETRSTALLEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_ETRSTALLEN">ALT_RSTMGR_HDSKEN_ETRSTALLEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga82943026b5962de200f982a644187f8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_ETRSTALLEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_ETRSTALLEN">ALT_RSTMGR_HDSKEN_ETRSTALLEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa4d60ceb2aa7384492aa1729957b76df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_ETRSTALLEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#ALT_RSTMGR_HDSKEN_ETRSTALLEN">ALT_RSTMGR_HDSKEN_ETRSTALLEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga38bada1a02e959c66faf5bf654093f44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_RESET&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html">ALT_RSTMGR_HDSKEN</a> register. </p>

</div>
</div>
<a class="anchor" id="ga2c496467008b0ce46af9e9ddbb4ec666"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKEN_OFST&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html">ALT_RSTMGR_HDSKEN</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaae90ea7ee27164e7b81f4cf608326f89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#struct_a_l_t___r_s_t_m_g_r___h_d_s_k_e_n__s">ALT_RSTMGR_HDSKEN_s</a> <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html#gaae90ea7ee27164e7b81f4cf608326f89">ALT_RSTMGR_HDSKEN_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_e_n.html">ALT_RSTMGR_HDSKEN</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
