
Examen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008998  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000052c  08008b38  08008b38  00018b38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009064  08009064  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08009064  08009064  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009064  08009064  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009064  08009064  00019064  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009068  08009068  00019068  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800906c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  200001e0  0800924c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000434  0800924c  00020434  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005150  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001255  00000000  00000000  00025360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004d8  00000000  00000000  000265b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000430  00000000  00000000  00026a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010ae4  00000000  00000000  00026ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000058f7  00000000  00000000  000379a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00057bf1  00000000  00000000  0003d29b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00094e8c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002990  00000000  00000000  00094edc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008b20 	.word	0x08008b20

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	08008b20 	.word	0x08008b20

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff23 	bl	8000b0c <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc99 	bl	8000628 <__aeabi_dmul>
 8000cf6:	f7ff ff6f 	bl	8000bd8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc1a 	bl	8000534 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc90 	bl	8000628 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff fad2 	bl	80002b8 <__aeabi_dsub>
 8000d14:	f7ff ff60 	bl	8000bd8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <main>:

GPIO_Handler_t PC0;
EXTI_Config_t PC0E;
int PC0Counter = 0;

int main(void) {
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0

	configPeripherals();
 8000d28:	f000 f856 	bl	8000dd8 <configPeripherals>

	/* Loop forever */
	while (1) {
		/* SI llegamos es que algo salio mal... */
		/* El caracter '@' nos indica que es el final de la cadena*/
		if (rxData != '\0') {
 8000d2c:	4b23      	ldr	r3, [pc, #140]	; (8000dbc <main+0x98>)
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d037      	beq.n	8000da4 <main+0x80>
			bufferReception[counterReception] = rxData;
 8000d34:	4b22      	ldr	r3, [pc, #136]	; (8000dc0 <main+0x9c>)
 8000d36:	881b      	ldrh	r3, [r3, #0]
 8000d38:	461a      	mov	r2, r3
 8000d3a:	4b20      	ldr	r3, [pc, #128]	; (8000dbc <main+0x98>)
 8000d3c:	7819      	ldrb	r1, [r3, #0]
 8000d3e:	4b21      	ldr	r3, [pc, #132]	; (8000dc4 <main+0xa0>)
 8000d40:	5499      	strb	r1, [r3, r2]
			counterReception++;
 8000d42:	4b1f      	ldr	r3, [pc, #124]	; (8000dc0 <main+0x9c>)
 8000d44:	881b      	ldrh	r3, [r3, #0]
 8000d46:	3301      	adds	r3, #1
 8000d48:	b29a      	uxth	r2, r3
 8000d4a:	4b1d      	ldr	r3, [pc, #116]	; (8000dc0 <main+0x9c>)
 8000d4c:	801a      	strh	r2, [r3, #0]

			// If the incoming character is a newline, set a flag
			// so the main loop can do something about it
			if (rxData == '@') {
 8000d4e:	4b1b      	ldr	r3, [pc, #108]	; (8000dbc <main+0x98>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	2b40      	cmp	r3, #64	; 0x40
 8000d54:	d113      	bne.n	8000d7e <main+0x5a>
				stringComplete = 1;
 8000d56:	4b1c      	ldr	r3, [pc, #112]	; (8000dc8 <main+0xa4>)
 8000d58:	2201      	movs	r2, #1
 8000d5a:	701a      	strb	r2, [r3, #0]
				sprintf(bufferData, "\n");
 8000d5c:	491b      	ldr	r1, [pc, #108]	; (8000dcc <main+0xa8>)
 8000d5e:	481c      	ldr	r0, [pc, #112]	; (8000dd0 <main+0xac>)
 8000d60:	f003 fc70 	bl	8004644 <siprintf>
				writeString(&handlerTerminal, bufferData);
 8000d64:	491a      	ldr	r1, [pc, #104]	; (8000dd0 <main+0xac>)
 8000d66:	481b      	ldr	r0, [pc, #108]	; (8000dd4 <main+0xb0>)
 8000d68:	f002 fd9b 	bl	80038a2 <writeString>
				//Agrego esta linea para crear el string con el null al final
				bufferReception[counterReception] = '\0';
 8000d6c:	4b14      	ldr	r3, [pc, #80]	; (8000dc0 <main+0x9c>)
 8000d6e:	881b      	ldrh	r3, [r3, #0]
 8000d70:	461a      	mov	r2, r3
 8000d72:	4b14      	ldr	r3, [pc, #80]	; (8000dc4 <main+0xa0>)
 8000d74:	2100      	movs	r1, #0
 8000d76:	5499      	strb	r1, [r3, r2]
				counterReception = 0;
 8000d78:	4b11      	ldr	r3, [pc, #68]	; (8000dc0 <main+0x9c>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	801a      	strh	r2, [r3, #0]
			}
			if (rxData == '\b') {
 8000d7e:	4b0f      	ldr	r3, [pc, #60]	; (8000dbc <main+0x98>)
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	2b08      	cmp	r3, #8
 8000d84:	d10b      	bne.n	8000d9e <main+0x7a>
				counterReception--;
 8000d86:	4b0e      	ldr	r3, [pc, #56]	; (8000dc0 <main+0x9c>)
 8000d88:	881b      	ldrh	r3, [r3, #0]
 8000d8a:	3b01      	subs	r3, #1
 8000d8c:	b29a      	uxth	r2, r3
 8000d8e:	4b0c      	ldr	r3, [pc, #48]	; (8000dc0 <main+0x9c>)
 8000d90:	801a      	strh	r2, [r3, #0]
				counterReception--;
 8000d92:	4b0b      	ldr	r3, [pc, #44]	; (8000dc0 <main+0x9c>)
 8000d94:	881b      	ldrh	r3, [r3, #0]
 8000d96:	3b01      	subs	r3, #1
 8000d98:	b29a      	uxth	r2, r3
 8000d9a:	4b09      	ldr	r3, [pc, #36]	; (8000dc0 <main+0x9c>)
 8000d9c:	801a      	strh	r2, [r3, #0]
			}
			//Para que no vuelva entrar. Solo cambia debido a la interrupcion
			rxData = '\0';
 8000d9e:	4b07      	ldr	r3, [pc, #28]	; (8000dbc <main+0x98>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	701a      	strb	r2, [r3, #0]
		}

		//Hacemos un analisis de la cadena de datos obtenida
		if (stringComplete) {
 8000da4:	4b08      	ldr	r3, [pc, #32]	; (8000dc8 <main+0xa4>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d0bf      	beq.n	8000d2c <main+0x8>
			parseCommands(bufferReception);
 8000dac:	4805      	ldr	r0, [pc, #20]	; (8000dc4 <main+0xa0>)
 8000dae:	f000 f963 	bl	8001078 <parseCommands>
			stringComplete = 0;
 8000db2:	4b05      	ldr	r3, [pc, #20]	; (8000dc8 <main+0xa4>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	701a      	strb	r2, [r3, #0]
		if (rxData != '\0') {
 8000db8:	e7b8      	b.n	8000d2c <main+0x8>
 8000dba:	bf00      	nop
 8000dbc:	20000294 	.word	0x20000294
 8000dc0:	20000298 	.word	0x20000298
 8000dc4:	2000029c 	.word	0x2000029c
 8000dc8:	20000326 	.word	0x20000326
 8000dcc:	08008b38 	.word	0x08008b38
 8000dd0:	2000031c 	.word	0x2000031c
 8000dd4:	200001fc 	.word	0x200001fc

08000dd8 <configPeripherals>:
		}
	}
}

void configPeripherals(void) {
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0

	//Activacion cooprocesador matematico(importante para esta tarea)
	SCB->CPACR |= (0xF << 20);
 8000ddc:	4b90      	ldr	r3, [pc, #576]	; (8001020 <configPeripherals+0x248>)
 8000dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000de2:	4a8f      	ldr	r2, [pc, #572]	; (8001020 <configPeripherals+0x248>)
 8000de4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000de8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	configPLL(100);
 8000dec:	2064      	movs	r0, #100	; 0x64
 8000dee:	f001 fe11 	bl	8002a14 <configPLL>

	ledUsuario.pGPIOx = GPIOA;
 8000df2:	4b8c      	ldr	r3, [pc, #560]	; (8001024 <configPeripherals+0x24c>)
 8000df4:	4a8c      	ldr	r2, [pc, #560]	; (8001028 <configPeripherals+0x250>)
 8000df6:	601a      	str	r2, [r3, #0]
	ledUsuario.GPIO_PinConfig_t.GPIO_PinMode = GPIO_MODE_OUT;
 8000df8:	4b8a      	ldr	r3, [pc, #552]	; (8001024 <configPeripherals+0x24c>)
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	715a      	strb	r2, [r3, #5]
	ledUsuario.GPIO_PinConfig_t.GPIO_PinNumber = PIN_5;
 8000dfe:	4b89      	ldr	r3, [pc, #548]	; (8001024 <configPeripherals+0x24c>)
 8000e00:	2205      	movs	r2, #5
 8000e02:	711a      	strb	r2, [r3, #4]
	GPIO_Config(&ledUsuario);
 8000e04:	4887      	ldr	r0, [pc, #540]	; (8001024 <configPeripherals+0x24c>)
 8000e06:	f001 fc7d 	bl	8002704 <GPIO_Config>

	handlerTimer3.ptrTIMx = TIM3; //El timer que se va a usar
 8000e0a:	4b88      	ldr	r3, [pc, #544]	; (800102c <configPeripherals+0x254>)
 8000e0c:	4a88      	ldr	r2, [pc, #544]	; (8001030 <configPeripherals+0x258>)
 8000e0e:	601a      	str	r2, [r3, #0]
	handlerTimer3.TIMx_Config.TIMx_interruptEnable = 1; //Se habilitan las interrupciones
 8000e10:	4b86      	ldr	r3, [pc, #536]	; (800102c <configPeripherals+0x254>)
 8000e12:	2201      	movs	r2, #1
 8000e14:	741a      	strb	r2, [r3, #16]
	handlerTimer3.TIMx_Config.TIMx_mode = BTIMER_MODE_UP; //Se usara en modo ascendente
 8000e16:	4b85      	ldr	r3, [pc, #532]	; (800102c <configPeripherals+0x254>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	711a      	strb	r2, [r3, #4]
	handlerTimer3.TIMx_Config.TIMx_period = 2500; //Se define el periodo en este caso el led cambiara cada 250ms
 8000e1c:	4b83      	ldr	r3, [pc, #524]	; (800102c <configPeripherals+0x254>)
 8000e1e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8000e22:	60da      	str	r2, [r3, #12]
	handlerTimer3.TIMx_Config.TIMx_speed = BTIMER_SPEED_100us; //Se define la "velocidad" que se usara
 8000e24:	4b81      	ldr	r3, [pc, #516]	; (800102c <configPeripherals+0x254>)
 8000e26:	2264      	movs	r2, #100	; 0x64
 8000e28:	609a      	str	r2, [r3, #8]

	BasicTimer_Config(&handlerTimer3); //Se carga la configuraci√≥n.
 8000e2a:	4880      	ldr	r0, [pc, #512]	; (800102c <configPeripherals+0x254>)
 8000e2c:	f000 fb38 	bl	80014a0 <BasicTimer_Config>

	//Pines necesarios para el uso del USART2
	tx2pin.pGPIOx = GPIOA;
 8000e30:	4b80      	ldr	r3, [pc, #512]	; (8001034 <configPeripherals+0x25c>)
 8000e32:	4a7d      	ldr	r2, [pc, #500]	; (8001028 <configPeripherals+0x250>)
 8000e34:	601a      	str	r2, [r3, #0]
	tx2pin.GPIO_PinConfig_t.GPIO_PinNumber = PIN_2;
 8000e36:	4b7f      	ldr	r3, [pc, #508]	; (8001034 <configPeripherals+0x25c>)
 8000e38:	2202      	movs	r2, #2
 8000e3a:	711a      	strb	r2, [r3, #4]
	tx2pin.GPIO_PinConfig_t.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000e3c:	4b7d      	ldr	r3, [pc, #500]	; (8001034 <configPeripherals+0x25c>)
 8000e3e:	2202      	movs	r2, #2
 8000e40:	715a      	strb	r2, [r3, #5]
	tx2pin.GPIO_PinConfig_t.GPIO_PinPuPdControl = GPIO_PUPDR_PULLUP;
 8000e42:	4b7c      	ldr	r3, [pc, #496]	; (8001034 <configPeripherals+0x25c>)
 8000e44:	2201      	movs	r2, #1
 8000e46:	71da      	strb	r2, [r3, #7]
	tx2pin.GPIO_PinConfig_t.GPIO_PinSpeed = GPIO_OSPEED_FAST; //Se usa en velocidad rapida
 8000e48:	4b7a      	ldr	r3, [pc, #488]	; (8001034 <configPeripherals+0x25c>)
 8000e4a:	2202      	movs	r2, #2
 8000e4c:	719a      	strb	r2, [r3, #6]
	tx2pin.GPIO_PinConfig_t.GPIO_PinAltFunMode = 7;
 8000e4e:	4b79      	ldr	r3, [pc, #484]	; (8001034 <configPeripherals+0x25c>)
 8000e50:	2207      	movs	r2, #7
 8000e52:	725a      	strb	r2, [r3, #9]

	GPIO_Config(&tx2pin);
 8000e54:	4877      	ldr	r0, [pc, #476]	; (8001034 <configPeripherals+0x25c>)
 8000e56:	f001 fc55 	bl	8002704 <GPIO_Config>

	rx2pin.pGPIOx = GPIOA;
 8000e5a:	4b77      	ldr	r3, [pc, #476]	; (8001038 <configPeripherals+0x260>)
 8000e5c:	4a72      	ldr	r2, [pc, #456]	; (8001028 <configPeripherals+0x250>)
 8000e5e:	601a      	str	r2, [r3, #0]
	rx2pin.GPIO_PinConfig_t.GPIO_PinNumber = PIN_3;
 8000e60:	4b75      	ldr	r3, [pc, #468]	; (8001038 <configPeripherals+0x260>)
 8000e62:	2203      	movs	r2, #3
 8000e64:	711a      	strb	r2, [r3, #4]
	rx2pin.GPIO_PinConfig_t.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000e66:	4b74      	ldr	r3, [pc, #464]	; (8001038 <configPeripherals+0x260>)
 8000e68:	2202      	movs	r2, #2
 8000e6a:	715a      	strb	r2, [r3, #5]
	rx2pin.GPIO_PinConfig_t.GPIO_PinPuPdControl = GPIO_PUPDR_PULLUP;
 8000e6c:	4b72      	ldr	r3, [pc, #456]	; (8001038 <configPeripherals+0x260>)
 8000e6e:	2201      	movs	r2, #1
 8000e70:	71da      	strb	r2, [r3, #7]
	rx2pin.GPIO_PinConfig_t.GPIO_PinSpeed = GPIO_OSPEED_FAST;
 8000e72:	4b71      	ldr	r3, [pc, #452]	; (8001038 <configPeripherals+0x260>)
 8000e74:	2202      	movs	r2, #2
 8000e76:	719a      	strb	r2, [r3, #6]
	rx2pin.GPIO_PinConfig_t.GPIO_PinAltFunMode = 7;
 8000e78:	4b6f      	ldr	r3, [pc, #444]	; (8001038 <configPeripherals+0x260>)
 8000e7a:	2207      	movs	r2, #7
 8000e7c:	725a      	strb	r2, [r3, #9]

	GPIO_Config(&rx2pin);
 8000e7e:	486e      	ldr	r0, [pc, #440]	; (8001038 <configPeripherals+0x260>)
 8000e80:	f001 fc40 	bl	8002704 <GPIO_Config>

	handlerTerminal.ptrUSARTx = USART2;
 8000e84:	4b6d      	ldr	r3, [pc, #436]	; (800103c <configPeripherals+0x264>)
 8000e86:	4a6e      	ldr	r2, [pc, #440]	; (8001040 <configPeripherals+0x268>)
 8000e88:	601a      	str	r2, [r3, #0]
	handlerTerminal.USART_Config.USART_baudrate = 115200;
 8000e8a:	4b6c      	ldr	r3, [pc, #432]	; (800103c <configPeripherals+0x264>)
 8000e8c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e90:	609a      	str	r2, [r3, #8]
	handlerTerminal.USART_Config.USART_datasize = USART_DATASIZE_8BIT;
 8000e92:	4b6a      	ldr	r3, [pc, #424]	; (800103c <configPeripherals+0x264>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	731a      	strb	r2, [r3, #12]
	handlerTerminal.USART_Config.USART_mode = USART_MODE_RXTX;
 8000e98:	4b68      	ldr	r3, [pc, #416]	; (800103c <configPeripherals+0x264>)
 8000e9a:	2202      	movs	r2, #2
 8000e9c:	711a      	strb	r2, [r3, #4]
	handlerTerminal.USART_Config.USART_parity = USART_PARITY_NONE;
 8000e9e:	4b67      	ldr	r3, [pc, #412]	; (800103c <configPeripherals+0x264>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	735a      	strb	r2, [r3, #13]
	handlerTerminal.USART_Config.USART_stopbits = USART_STOPBIT_1;
 8000ea4:	4b65      	ldr	r3, [pc, #404]	; (800103c <configPeripherals+0x264>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	739a      	strb	r2, [r3, #14]
	handlerTerminal.USART_Config.USART_RX_Int_Ena = ENABLE;
 8000eaa:	4b64      	ldr	r3, [pc, #400]	; (800103c <configPeripherals+0x264>)
 8000eac:	2201      	movs	r2, #1
 8000eae:	73da      	strb	r2, [r3, #15]

	USART_Config(&handlerTerminal);
 8000eb0:	4862      	ldr	r0, [pc, #392]	; (800103c <configPeripherals+0x264>)
 8000eb2:	f002 f911 	bl	80030d8 <USART_Config>

	PC7.pGPIOx = GPIOC;
 8000eb6:	4b63      	ldr	r3, [pc, #396]	; (8001044 <configPeripherals+0x26c>)
 8000eb8:	4a63      	ldr	r2, [pc, #396]	; (8001048 <configPeripherals+0x270>)
 8000eba:	601a      	str	r2, [r3, #0]
	PC7.GPIO_PinConfig_t.GPIO_PinNumber = PIN_7;
 8000ebc:	4b61      	ldr	r3, [pc, #388]	; (8001044 <configPeripherals+0x26c>)
 8000ebe:	2207      	movs	r2, #7
 8000ec0:	711a      	strb	r2, [r3, #4]
	PC7.GPIO_PinConfig_t.GPIO_PinMode = GPIO_MODE_IN;
 8000ec2:	4b60      	ldr	r3, [pc, #384]	; (8001044 <configPeripherals+0x26c>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	715a      	strb	r2, [r3, #5]

	PC7E.pGPIOHandler = &PC7;
 8000ec8:	4b60      	ldr	r3, [pc, #384]	; (800104c <configPeripherals+0x274>)
 8000eca:	4a5e      	ldr	r2, [pc, #376]	; (8001044 <configPeripherals+0x26c>)
 8000ecc:	601a      	str	r2, [r3, #0]
	PC7E.edgeType = EXTERNAL_INTERRUPT_RISING_EDGE;
 8000ece:	4b5f      	ldr	r3, [pc, #380]	; (800104c <configPeripherals+0x274>)
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	711a      	strb	r2, [r3, #4]

	extInt_Config(&PC7E);
 8000ed4:	485d      	ldr	r0, [pc, #372]	; (800104c <configPeripherals+0x274>)
 8000ed6:	f000 fc23 	bl	8001720 <extInt_Config>

	PC1.pGPIOx = GPIOC;
 8000eda:	4b5d      	ldr	r3, [pc, #372]	; (8001050 <configPeripherals+0x278>)
 8000edc:	4a5a      	ldr	r2, [pc, #360]	; (8001048 <configPeripherals+0x270>)
 8000ede:	601a      	str	r2, [r3, #0]
	PC1.GPIO_PinConfig_t.GPIO_PinNumber = PIN_1;
 8000ee0:	4b5b      	ldr	r3, [pc, #364]	; (8001050 <configPeripherals+0x278>)
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	711a      	strb	r2, [r3, #4]
	PC1.GPIO_PinConfig_t.GPIO_PinMode = GPIO_MODE_IN;
 8000ee6:	4b5a      	ldr	r3, [pc, #360]	; (8001050 <configPeripherals+0x278>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	715a      	strb	r2, [r3, #5]

	PC1E.pGPIOHandler = &PC1;
 8000eec:	4b59      	ldr	r3, [pc, #356]	; (8001054 <configPeripherals+0x27c>)
 8000eee:	4a58      	ldr	r2, [pc, #352]	; (8001050 <configPeripherals+0x278>)
 8000ef0:	601a      	str	r2, [r3, #0]
	PC1E.edgeType = EXTERNAL_INTERRUPT_FALLING_EDGE;
 8000ef2:	4b58      	ldr	r3, [pc, #352]	; (8001054 <configPeripherals+0x27c>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	711a      	strb	r2, [r3, #4]

	extInt_Config(&PC1E);
 8000ef8:	4856      	ldr	r0, [pc, #344]	; (8001054 <configPeripherals+0x27c>)
 8000efa:	f000 fc11 	bl	8001720 <extInt_Config>

	PC3.pGPIOx = GPIOC;
 8000efe:	4b56      	ldr	r3, [pc, #344]	; (8001058 <configPeripherals+0x280>)
 8000f00:	4a51      	ldr	r2, [pc, #324]	; (8001048 <configPeripherals+0x270>)
 8000f02:	601a      	str	r2, [r3, #0]
	PC3.GPIO_PinConfig_t.GPIO_PinNumber = PIN_3;
 8000f04:	4b54      	ldr	r3, [pc, #336]	; (8001058 <configPeripherals+0x280>)
 8000f06:	2203      	movs	r2, #3
 8000f08:	711a      	strb	r2, [r3, #4]
	PC3.GPIO_PinConfig_t.GPIO_PinMode = GPIO_MODE_IN;
 8000f0a:	4b53      	ldr	r3, [pc, #332]	; (8001058 <configPeripherals+0x280>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	715a      	strb	r2, [r3, #5]

	PC3E.pGPIOHandler = &PC3;
 8000f10:	4b52      	ldr	r3, [pc, #328]	; (800105c <configPeripherals+0x284>)
 8000f12:	4a51      	ldr	r2, [pc, #324]	; (8001058 <configPeripherals+0x280>)
 8000f14:	601a      	str	r2, [r3, #0]
	PC3E.edgeType = EXTERNAL_INTERRUPT_FALLING_EDGE;
 8000f16:	4b51      	ldr	r3, [pc, #324]	; (800105c <configPeripherals+0x284>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	711a      	strb	r2, [r3, #4]

	extInt_Config(&PC3E);
 8000f1c:	484f      	ldr	r0, [pc, #316]	; (800105c <configPeripherals+0x284>)
 8000f1e:	f000 fbff 	bl	8001720 <extInt_Config>

	PC0.pGPIOx = GPIOC;
 8000f22:	4b4f      	ldr	r3, [pc, #316]	; (8001060 <configPeripherals+0x288>)
 8000f24:	4a48      	ldr	r2, [pc, #288]	; (8001048 <configPeripherals+0x270>)
 8000f26:	601a      	str	r2, [r3, #0]
	PC0.GPIO_PinConfig_t.GPIO_PinNumber = PIN_0;
 8000f28:	4b4d      	ldr	r3, [pc, #308]	; (8001060 <configPeripherals+0x288>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	711a      	strb	r2, [r3, #4]
	PC0.GPIO_PinConfig_t.GPIO_PinMode = GPIO_MODE_IN;
 8000f2e:	4b4c      	ldr	r3, [pc, #304]	; (8001060 <configPeripherals+0x288>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	715a      	strb	r2, [r3, #5]

	PC0E.pGPIOHandler = &PC0;
 8000f34:	4b4b      	ldr	r3, [pc, #300]	; (8001064 <configPeripherals+0x28c>)
 8000f36:	4a4a      	ldr	r2, [pc, #296]	; (8001060 <configPeripherals+0x288>)
 8000f38:	601a      	str	r2, [r3, #0]
	PC0E.edgeType = EXTERNAL_INTERRUPT_FALLING_EDGE;
 8000f3a:	4b4a      	ldr	r3, [pc, #296]	; (8001064 <configPeripherals+0x28c>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	711a      	strb	r2, [r3, #4]

	extInt_Config(&PC0E);
 8000f40:	4848      	ldr	r0, [pc, #288]	; (8001064 <configPeripherals+0x28c>)
 8000f42:	f000 fbed 	bl	8001720 <extInt_Config>

	pwprueba.pGPIOx = GPIOA;
 8000f46:	4b48      	ldr	r3, [pc, #288]	; (8001068 <configPeripherals+0x290>)
 8000f48:	4a37      	ldr	r2, [pc, #220]	; (8001028 <configPeripherals+0x250>)
 8000f4a:	601a      	str	r2, [r3, #0]
	pwprueba.GPIO_PinConfig_t.GPIO_PinNumber = PIN_0;
 8000f4c:	4b46      	ldr	r3, [pc, #280]	; (8001068 <configPeripherals+0x290>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	711a      	strb	r2, [r3, #4]
	pwprueba.GPIO_PinConfig_t.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000f52:	4b45      	ldr	r3, [pc, #276]	; (8001068 <configPeripherals+0x290>)
 8000f54:	2202      	movs	r2, #2
 8000f56:	715a      	strb	r2, [r3, #5]
	pwprueba.GPIO_PinConfig_t.GPIO_PinOPType = GPIO_OTYPE_PUSHPULL;
 8000f58:	4b43      	ldr	r3, [pc, #268]	; (8001068 <configPeripherals+0x290>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	721a      	strb	r2, [r3, #8]
	pwprueba.GPIO_PinConfig_t.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000f5e:	4b42      	ldr	r3, [pc, #264]	; (8001068 <configPeripherals+0x290>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	71da      	strb	r2, [r3, #7]
	pwprueba.GPIO_PinConfig_t.GPIO_PinSpeed = GPIO_OSPEED_FAST;
 8000f64:	4b40      	ldr	r3, [pc, #256]	; (8001068 <configPeripherals+0x290>)
 8000f66:	2202      	movs	r2, #2
 8000f68:	719a      	strb	r2, [r3, #6]
	pwprueba.GPIO_PinConfig_t.GPIO_PinAltFunMode = AF2;
 8000f6a:	4b3f      	ldr	r3, [pc, #252]	; (8001068 <configPeripherals+0x290>)
 8000f6c:	2202      	movs	r2, #2
 8000f6e:	725a      	strb	r2, [r3, #9]

	GPIO_Config(&pwprueba);
 8000f70:	483d      	ldr	r0, [pc, #244]	; (8001068 <configPeripherals+0x290>)
 8000f72:	f001 fbc7 	bl	8002704 <GPIO_Config>

	pwprueba.pGPIOx = GPIOA;
 8000f76:	4b3c      	ldr	r3, [pc, #240]	; (8001068 <configPeripherals+0x290>)
 8000f78:	4a2b      	ldr	r2, [pc, #172]	; (8001028 <configPeripherals+0x250>)
 8000f7a:	601a      	str	r2, [r3, #0]
	pwprueba.GPIO_PinConfig_t.GPIO_PinNumber = PIN_1;
 8000f7c:	4b3a      	ldr	r3, [pc, #232]	; (8001068 <configPeripherals+0x290>)
 8000f7e:	2201      	movs	r2, #1
 8000f80:	711a      	strb	r2, [r3, #4]
	pwprueba.GPIO_PinConfig_t.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000f82:	4b39      	ldr	r3, [pc, #228]	; (8001068 <configPeripherals+0x290>)
 8000f84:	2202      	movs	r2, #2
 8000f86:	715a      	strb	r2, [r3, #5]
	pwprueba.GPIO_PinConfig_t.GPIO_PinOPType = GPIO_OTYPE_PUSHPULL;
 8000f88:	4b37      	ldr	r3, [pc, #220]	; (8001068 <configPeripherals+0x290>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	721a      	strb	r2, [r3, #8]
	pwprueba.GPIO_PinConfig_t.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000f8e:	4b36      	ldr	r3, [pc, #216]	; (8001068 <configPeripherals+0x290>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	71da      	strb	r2, [r3, #7]
	pwprueba.GPIO_PinConfig_t.GPIO_PinSpeed = GPIO_OSPEED_FAST;
 8000f94:	4b34      	ldr	r3, [pc, #208]	; (8001068 <configPeripherals+0x290>)
 8000f96:	2202      	movs	r2, #2
 8000f98:	719a      	strb	r2, [r3, #6]
	pwprueba.GPIO_PinConfig_t.GPIO_PinAltFunMode = AF2;
 8000f9a:	4b33      	ldr	r3, [pc, #204]	; (8001068 <configPeripherals+0x290>)
 8000f9c:	2202      	movs	r2, #2
 8000f9e:	725a      	strb	r2, [r3, #9]

	GPIO_Config(&pwprueba);
 8000fa0:	4831      	ldr	r0, [pc, #196]	; (8001068 <configPeripherals+0x290>)
 8000fa2:	f001 fbaf 	bl	8002704 <GPIO_Config>

	pwmprueba.ptrTIMx = TIM5;
 8000fa6:	4b31      	ldr	r3, [pc, #196]	; (800106c <configPeripherals+0x294>)
 8000fa8:	4a31      	ldr	r2, [pc, #196]	; (8001070 <configPeripherals+0x298>)
 8000faa:	601a      	str	r2, [r3, #0]
	pwmprueba.config.channel = PWM_CHANNEL_2;
 8000fac:	4b2f      	ldr	r3, [pc, #188]	; (800106c <configPeripherals+0x294>)
 8000fae:	2201      	movs	r2, #1
 8000fb0:	711a      	strb	r2, [r3, #4]
	pwmprueba.config.duttyCicle = 100;
 8000fb2:	4b2e      	ldr	r3, [pc, #184]	; (800106c <configPeripherals+0x294>)
 8000fb4:	2264      	movs	r2, #100	; 0x64
 8000fb6:	81da      	strh	r2, [r3, #14]
	pwmprueba.config.periodo = 500;
 8000fb8:	4b2c      	ldr	r3, [pc, #176]	; (800106c <configPeripherals+0x294>)
 8000fba:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000fbe:	819a      	strh	r2, [r3, #12]
	pwmprueba.config.prescaler = 1000;
 8000fc0:	4b2a      	ldr	r3, [pc, #168]	; (800106c <configPeripherals+0x294>)
 8000fc2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fc6:	609a      	str	r2, [r3, #8]
	pwmprueba.config.polarity = 1;
 8000fc8:	4b28      	ldr	r3, [pc, #160]	; (800106c <configPeripherals+0x294>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	741a      	strb	r2, [r3, #16]

	pwm_Config(&pwmprueba);
 8000fce:	4827      	ldr	r0, [pc, #156]	; (800106c <configPeripherals+0x294>)
 8000fd0:	f001 fe34 	bl	8002c3c <pwm_Config>
	enableOutput(&pwmprueba);
 8000fd4:	4825      	ldr	r0, [pc, #148]	; (800106c <configPeripherals+0x294>)
 8000fd6:	f001 ff5b 	bl	8002e90 <enableOutput>
	startPwmSignal(&pwmprueba);
 8000fda:	4824      	ldr	r0, [pc, #144]	; (800106c <configPeripherals+0x294>)
 8000fdc:	f001 ff08 	bl	8002df0 <startPwmSignal>

	pwmadc.ptrTIMx = TIM5;
 8000fe0:	4b24      	ldr	r3, [pc, #144]	; (8001074 <configPeripherals+0x29c>)
 8000fe2:	4a23      	ldr	r2, [pc, #140]	; (8001070 <configPeripherals+0x298>)
 8000fe4:	601a      	str	r2, [r3, #0]
	pwmadc.config.channel = PWM_CHANNEL_1;
 8000fe6:	4b23      	ldr	r3, [pc, #140]	; (8001074 <configPeripherals+0x29c>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	711a      	strb	r2, [r3, #4]
	pwmadc.config.duttyCicle = 100;
 8000fec:	4b21      	ldr	r3, [pc, #132]	; (8001074 <configPeripherals+0x29c>)
 8000fee:	2264      	movs	r2, #100	; 0x64
 8000ff0:	81da      	strh	r2, [r3, #14]
	pwmadc.config.periodo = 500;
 8000ff2:	4b20      	ldr	r3, [pc, #128]	; (8001074 <configPeripherals+0x29c>)
 8000ff4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000ff8:	819a      	strh	r2, [r3, #12]
	pwmadc.config.prescaler = 1000;
 8000ffa:	4b1e      	ldr	r3, [pc, #120]	; (8001074 <configPeripherals+0x29c>)
 8000ffc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001000:	609a      	str	r2, [r3, #8]
	pwmadc.config.polarity = 0;
 8001002:	4b1c      	ldr	r3, [pc, #112]	; (8001074 <configPeripherals+0x29c>)
 8001004:	2200      	movs	r2, #0
 8001006:	741a      	strb	r2, [r3, #16]

	pwm_Config(&pwmadc);
 8001008:	481a      	ldr	r0, [pc, #104]	; (8001074 <configPeripherals+0x29c>)
 800100a:	f001 fe17 	bl	8002c3c <pwm_Config>
	enableOutput(&pwmadc);
 800100e:	4819      	ldr	r0, [pc, #100]	; (8001074 <configPeripherals+0x29c>)
 8001010:	f001 ff3e 	bl	8002e90 <enableOutput>
	startPwmSignal(&pwmadc);
 8001014:	4817      	ldr	r0, [pc, #92]	; (8001074 <configPeripherals+0x29c>)
 8001016:	f001 feeb 	bl	8002df0 <startPwmSignal>
//	channnel_0.samplingPeriod = samplingPeriod;
//	channnel_0.resolution = ADC_RESOLUTION_12_BIT;
//	channnel_0.externType = EXTEN_RISING_TIMER5_CC1;
//
//	adc_Config(&channnel_0);
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	e000ed00 	.word	0xe000ed00
 8001024:	20000340 	.word	0x20000340
 8001028:	40020000 	.word	0x40020000
 800102c:	20000358 	.word	0x20000358
 8001030:	40000400 	.word	0x40000400
 8001034:	20000328 	.word	0x20000328
 8001038:	20000334 	.word	0x20000334
 800103c:	200001fc 	.word	0x200001fc
 8001040:	40004400 	.word	0x40004400
 8001044:	20000394 	.word	0x20000394
 8001048:	40020800 	.word	0x40020800
 800104c:	200003a0 	.word	0x200003a0
 8001050:	200003ac 	.word	0x200003ac
 8001054:	200003b8 	.word	0x200003b8
 8001058:	200003c4 	.word	0x200003c4
 800105c:	200003d0 	.word	0x200003d0
 8001060:	200003dc 	.word	0x200003dc
 8001064:	200003e8 	.word	0x200003e8
 8001068:	2000034c 	.word	0x2000034c
 800106c:	20000380 	.word	0x20000380
 8001070:	40000c00 	.word	0x40000c00
 8001074:	2000036c 	.word	0x2000036c

08001078 <parseCommands>:

void parseCommands(char *ptrBufferReception) {
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af02      	add	r7, sp, #8
 800107e:	6078      	str	r0, [r7, #4]
	/* Lee la cadena de caracteres a la que apunta el "ptrBufferReception
	 * y almacena en tres elementos diferentes: un string llamado "cmd",
	 * y dos integer llamados "firstParameter" y "secondParameter"
	 * De esta forma podemos introducir informacion al micro desde el puerto
	 */
	sscanf(ptrBufferReception, "%s %u %u %u", cmd, &firstParameter,
 8001080:	4b20      	ldr	r3, [pc, #128]	; (8001104 <parseCommands+0x8c>)
 8001082:	9301      	str	r3, [sp, #4]
 8001084:	4b20      	ldr	r3, [pc, #128]	; (8001108 <parseCommands+0x90>)
 8001086:	9300      	str	r3, [sp, #0]
 8001088:	4b20      	ldr	r3, [pc, #128]	; (800110c <parseCommands+0x94>)
 800108a:	4a21      	ldr	r2, [pc, #132]	; (8001110 <parseCommands+0x98>)
 800108c:	4921      	ldr	r1, [pc, #132]	; (8001114 <parseCommands+0x9c>)
 800108e:	6878      	ldr	r0, [r7, #4]
 8001090:	f003 faf8 	bl	8004684 <siscanf>
			&secondParameter, &thirdParameter);
	if (strcmp(cmd, "help") == 0) {
 8001094:	4920      	ldr	r1, [pc, #128]	; (8001118 <parseCommands+0xa0>)
 8001096:	481e      	ldr	r0, [pc, #120]	; (8001110 <parseCommands+0x98>)
 8001098:	f7ff f8a2 	bl	80001e0 <strcmp>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d108      	bne.n	80010b4 <parseCommands+0x3c>
		writeString(&handlerTerminal, "Help Menu CMDs: \n");
 80010a2:	491e      	ldr	r1, [pc, #120]	; (800111c <parseCommands+0xa4>)
 80010a4:	481e      	ldr	r0, [pc, #120]	; (8001120 <parseCommands+0xa8>)
 80010a6:	f002 fbfc 	bl	80038a2 <writeString>
		writeString(&handlerTerminal, "1)  Help -> Print this menu \n");
 80010aa:	491e      	ldr	r1, [pc, #120]	; (8001124 <parseCommands+0xac>)
 80010ac:	481c      	ldr	r0, [pc, #112]	; (8001120 <parseCommands+0xa8>)
 80010ae:	f002 fbf8 	bl	80038a2 <writeString>
	else {
		// Se imprime el mensaje "Wrong CMD" si la escritura no corresponde a los CMD implementados
		writeString(&handlerTerminal, "Wrong CMD \n");
	}

}
 80010b2:	e023      	b.n	80010fc <parseCommands+0x84>
	} else if (strcmp(cmd, "s") == 0) {
 80010b4:	491c      	ldr	r1, [pc, #112]	; (8001128 <parseCommands+0xb0>)
 80010b6:	4816      	ldr	r0, [pc, #88]	; (8001110 <parseCommands+0x98>)
 80010b8:	f7ff f892 	bl	80001e0 <strcmp>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d109      	bne.n	80010d6 <parseCommands+0x5e>
		printData = firstParameter;
 80010c2:	4b12      	ldr	r3, [pc, #72]	; (800110c <parseCommands+0x94>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	bf14      	ite	ne
 80010ca:	2301      	movne	r3, #1
 80010cc:	2300      	moveq	r3, #0
 80010ce:	b2da      	uxtb	r2, r3
 80010d0:	4b16      	ldr	r3, [pc, #88]	; (800112c <parseCommands+0xb4>)
 80010d2:	701a      	strb	r2, [r3, #0]
}
 80010d4:	e012      	b.n	80010fc <parseCommands+0x84>
	else if (strcmp(cmd, "p") == 0) {
 80010d6:	4916      	ldr	r1, [pc, #88]	; (8001130 <parseCommands+0xb8>)
 80010d8:	480d      	ldr	r0, [pc, #52]	; (8001110 <parseCommands+0x98>)
 80010da:	f7ff f881 	bl	80001e0 <strcmp>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d107      	bne.n	80010f4 <parseCommands+0x7c>
		pwmUpdatePolarity(&pwmprueba, firstParameter);
 80010e4:	4b09      	ldr	r3, [pc, #36]	; (800110c <parseCommands+0x94>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	4619      	mov	r1, r3
 80010ec:	4811      	ldr	r0, [pc, #68]	; (8001134 <parseCommands+0xbc>)
 80010ee:	f001 ffc5 	bl	800307c <pwmUpdatePolarity>
}
 80010f2:	e003      	b.n	80010fc <parseCommands+0x84>
		writeString(&handlerTerminal, "Wrong CMD \n");
 80010f4:	4910      	ldr	r1, [pc, #64]	; (8001138 <parseCommands+0xc0>)
 80010f6:	480a      	ldr	r0, [pc, #40]	; (8001120 <parseCommands+0xa8>)
 80010f8:	f002 fbd3 	bl	80038a2 <writeString>
}
 80010fc:	bf00      	nop
 80010fe:	3708      	adds	r7, #8
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	20000008 	.word	0x20000008
 8001108:	20000004 	.word	0x20000004
 800110c:	20000000 	.word	0x20000000
 8001110:	200002dc 	.word	0x200002dc
 8001114:	08008b3c 	.word	0x08008b3c
 8001118:	08008b48 	.word	0x08008b48
 800111c:	08008b50 	.word	0x08008b50
 8001120:	200001fc 	.word	0x200001fc
 8001124:	08008b64 	.word	0x08008b64
 8001128:	08008b84 	.word	0x08008b84
 800112c:	20000327 	.word	0x20000327
 8001130:	08008b88 	.word	0x08008b88
 8001134:	20000380 	.word	0x20000380
 8001138:	08008b8c 	.word	0x08008b8c

0800113c <BasicTimer3_Callback>:

//Calback del timer2 para el blinking
void BasicTimer3_Callback(void) {
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
	GPIOxTooglePin(&ledUsuario);
 8001140:	4802      	ldr	r0, [pc, #8]	; (800114c <BasicTimer3_Callback+0x10>)
 8001142:	f001 fc52 	bl	80029ea <GPIOxTooglePin>
}
 8001146:	bf00      	nop
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	20000340 	.word	0x20000340

08001150 <USART2_IRQHandler>:

void USART2_IRQHandler(void) {
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
	if (USART2->SR & USART_SR_RXNE) {
 8001154:	4b0a      	ldr	r3, [pc, #40]	; (8001180 <USART2_IRQHandler+0x30>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f003 0320 	and.w	r3, r3, #32
 800115c:	2b00      	cmp	r3, #0
 800115e:	d00a      	beq.n	8001176 <USART2_IRQHandler+0x26>
		/* Limpiamos la bandera que indica que la interrupci√≥n se ha generado */
		USART2->SR &= ~USART_SR_RXNE;
 8001160:	4b07      	ldr	r3, [pc, #28]	; (8001180 <USART2_IRQHandler+0x30>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a06      	ldr	r2, [pc, #24]	; (8001180 <USART2_IRQHandler+0x30>)
 8001166:	f023 0320 	bic.w	r3, r3, #32
 800116a:	6013      	str	r3, [r2, #0]
		//Auxiliar
		rxData = (uint8_t) USART2->DR;
 800116c:	4b04      	ldr	r3, [pc, #16]	; (8001180 <USART2_IRQHandler+0x30>)
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	b2da      	uxtb	r2, r3
 8001172:	4b04      	ldr	r3, [pc, #16]	; (8001184 <USART2_IRQHandler+0x34>)
 8001174:	701a      	strb	r2, [r3, #0]

	}

}
 8001176:	bf00      	nop
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	40004400 	.word	0x40004400
 8001184:	20000294 	.word	0x20000294

08001188 <adcComplete_Callback>:

void adcComplete_Callback(void) {
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
	adcLastData = getADC();
 800118c:	f000 f948 	bl	8001420 <getADC>
 8001190:	4603      	mov	r3, r0
 8001192:	461a      	mov	r2, r3
 8001194:	4b09      	ldr	r3, [pc, #36]	; (80011bc <adcComplete_Callback+0x34>)
 8001196:	801a      	strh	r2, [r3, #0]
	if (printData) {
 8001198:	4b09      	ldr	r3, [pc, #36]	; (80011c0 <adcComplete_Callback+0x38>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d00a      	beq.n	80011b6 <adcComplete_Callback+0x2e>
		sprintf(bufferData, "%d\n", adcLastData);
 80011a0:	4b06      	ldr	r3, [pc, #24]	; (80011bc <adcComplete_Callback+0x34>)
 80011a2:	881b      	ldrh	r3, [r3, #0]
 80011a4:	461a      	mov	r2, r3
 80011a6:	4907      	ldr	r1, [pc, #28]	; (80011c4 <adcComplete_Callback+0x3c>)
 80011a8:	4807      	ldr	r0, [pc, #28]	; (80011c8 <adcComplete_Callback+0x40>)
 80011aa:	f003 fa4b 	bl	8004644 <siprintf>
		writeString(&handlerTerminal, bufferData);
 80011ae:	4906      	ldr	r1, [pc, #24]	; (80011c8 <adcComplete_Callback+0x40>)
 80011b0:	4806      	ldr	r0, [pc, #24]	; (80011cc <adcComplete_Callback+0x44>)
 80011b2:	f002 fb76 	bl	80038a2 <writeString>
	}
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000296 	.word	0x20000296
 80011c0:	20000327 	.word	0x20000327
 80011c4:	08008b98 	.word	0x08008b98
 80011c8:	2000031c 	.word	0x2000031c
 80011cc:	200001fc 	.word	0x200001fc

080011d0 <callback_extInt0>:

void callback_extInt0(void) {
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
	PC0Counter++;
 80011d4:	4b04      	ldr	r3, [pc, #16]	; (80011e8 <callback_extInt0+0x18>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	3301      	adds	r3, #1
 80011da:	4a03      	ldr	r2, [pc, #12]	; (80011e8 <callback_extInt0+0x18>)
 80011dc:	6013      	str	r3, [r2, #0]
}
 80011de:	bf00      	nop
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr
 80011e8:	200003f0 	.word	0x200003f0

080011ec <callback_extInt7>:

void callback_extInt7(void) {
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0

	PC7Counter++;
 80011f0:	4b04      	ldr	r3, [pc, #16]	; (8001204 <callback_extInt7+0x18>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	3301      	adds	r3, #1
 80011f6:	4a03      	ldr	r2, [pc, #12]	; (8001204 <callback_extInt7+0x18>)
 80011f8:	6013      	str	r3, [r2, #0]
}
 80011fa:	bf00      	nop
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr
 8001204:	200003a8 	.word	0x200003a8

08001208 <callback_extInt1>:

void callback_extInt1(void) {
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0

	PC1Counter++;
 800120c:	4b04      	ldr	r3, [pc, #16]	; (8001220 <callback_extInt1+0x18>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	3301      	adds	r3, #1
 8001212:	4a03      	ldr	r2, [pc, #12]	; (8001220 <callback_extInt1+0x18>)
 8001214:	6013      	str	r3, [r2, #0]
}
 8001216:	bf00      	nop
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr
 8001220:	200003c0 	.word	0x200003c0

08001224 <callback_extInt3>:

void callback_extInt3(void) {
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0

	PC3Counter++;
 8001228:	4b04      	ldr	r3, [pc, #16]	; (800123c <callback_extInt3+0x18>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	3301      	adds	r3, #1
 800122e:	4a03      	ldr	r2, [pc, #12]	; (800123c <callback_extInt3+0x18>)
 8001230:	6013      	str	r3, [r2, #0]
}
 8001232:	bf00      	nop
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr
 800123c:	200003d8 	.word	0x200003d8

08001240 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
	return 1;
 8001244:	2301      	movs	r3, #1
}
 8001246:	4618      	mov	r0, r3
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <_kill>:

int _kill(int pid, int sig)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800125a:	f002 fb41 	bl	80038e0 <__errno>
 800125e:	4603      	mov	r3, r0
 8001260:	2216      	movs	r2, #22
 8001262:	601a      	str	r2, [r3, #0]
	return -1;
 8001264:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001268:	4618      	mov	r0, r3
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <_exit>:

void _exit (int status)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001278:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff ffe7 	bl	8001250 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001282:	e7fe      	b.n	8001282 <_exit+0x12>

08001284 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b086      	sub	sp, #24
 8001288:	af00      	add	r7, sp, #0
 800128a:	60f8      	str	r0, [r7, #12]
 800128c:	60b9      	str	r1, [r7, #8]
 800128e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]
 8001294:	e00a      	b.n	80012ac <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001296:	f3af 8000 	nop.w
 800129a:	4601      	mov	r1, r0
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	1c5a      	adds	r2, r3, #1
 80012a0:	60ba      	str	r2, [r7, #8]
 80012a2:	b2ca      	uxtb	r2, r1
 80012a4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012a6:	697b      	ldr	r3, [r7, #20]
 80012a8:	3301      	adds	r3, #1
 80012aa:	617b      	str	r3, [r7, #20]
 80012ac:	697a      	ldr	r2, [r7, #20]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	dbf0      	blt.n	8001296 <_read+0x12>
	}

return len;
 80012b4:	687b      	ldr	r3, [r7, #4]
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3718      	adds	r7, #24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}

080012be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	b086      	sub	sp, #24
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	60f8      	str	r0, [r7, #12]
 80012c6:	60b9      	str	r1, [r7, #8]
 80012c8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ca:	2300      	movs	r3, #0
 80012cc:	617b      	str	r3, [r7, #20]
 80012ce:	e009      	b.n	80012e4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	1c5a      	adds	r2, r3, #1
 80012d4:	60ba      	str	r2, [r7, #8]
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	4618      	mov	r0, r3
 80012da:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	3301      	adds	r3, #1
 80012e2:	617b      	str	r3, [r7, #20]
 80012e4:	697a      	ldr	r2, [r7, #20]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	dbf1      	blt.n	80012d0 <_write+0x12>
	}
	return len;
 80012ec:	687b      	ldr	r3, [r7, #4]
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3718      	adds	r7, #24
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <_close>:

int _close(int file)
{
 80012f6:	b480      	push	{r7}
 80012f8:	b083      	sub	sp, #12
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]
	return -1;
 80012fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001302:	4618      	mov	r0, r3
 8001304:	370c      	adds	r7, #12
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr

0800130e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800130e:	b480      	push	{r7}
 8001310:	b083      	sub	sp, #12
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
 8001316:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800131e:	605a      	str	r2, [r3, #4]
	return 0;
 8001320:	2300      	movs	r3, #0
}
 8001322:	4618      	mov	r0, r3
 8001324:	370c      	adds	r7, #12
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr

0800132e <_isatty>:

int _isatty(int file)
{
 800132e:	b480      	push	{r7}
 8001330:	b083      	sub	sp, #12
 8001332:	af00      	add	r7, sp, #0
 8001334:	6078      	str	r0, [r7, #4]
	return 1;
 8001336:	2301      	movs	r3, #1
}
 8001338:	4618      	mov	r0, r3
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr

08001344 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001344:	b480      	push	{r7}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0
 800134a:	60f8      	str	r0, [r7, #12]
 800134c:	60b9      	str	r1, [r7, #8]
 800134e:	607a      	str	r2, [r7, #4]
	return 0;
 8001350:	2300      	movs	r3, #0
}
 8001352:	4618      	mov	r0, r3
 8001354:	3714      	adds	r7, #20
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
	...

08001360 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001368:	4a14      	ldr	r2, [pc, #80]	; (80013bc <_sbrk+0x5c>)
 800136a:	4b15      	ldr	r3, [pc, #84]	; (80013c0 <_sbrk+0x60>)
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001374:	4b13      	ldr	r3, [pc, #76]	; (80013c4 <_sbrk+0x64>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d102      	bne.n	8001382 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800137c:	4b11      	ldr	r3, [pc, #68]	; (80013c4 <_sbrk+0x64>)
 800137e:	4a12      	ldr	r2, [pc, #72]	; (80013c8 <_sbrk+0x68>)
 8001380:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001382:	4b10      	ldr	r3, [pc, #64]	; (80013c4 <_sbrk+0x64>)
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4413      	add	r3, r2
 800138a:	693a      	ldr	r2, [r7, #16]
 800138c:	429a      	cmp	r2, r3
 800138e:	d207      	bcs.n	80013a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001390:	f002 faa6 	bl	80038e0 <__errno>
 8001394:	4603      	mov	r3, r0
 8001396:	220c      	movs	r2, #12
 8001398:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800139a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800139e:	e009      	b.n	80013b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013a0:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <_sbrk+0x64>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013a6:	4b07      	ldr	r3, [pc, #28]	; (80013c4 <_sbrk+0x64>)
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4413      	add	r3, r2
 80013ae:	4a05      	ldr	r2, [pc, #20]	; (80013c4 <_sbrk+0x64>)
 80013b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013b2:	68fb      	ldr	r3, [r7, #12]
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3718      	adds	r7, #24
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	20020000 	.word	0x20020000
 80013c0:	00000400 	.word	0x00000400
 80013c4:	200003f4 	.word	0x200003f4
 80013c8:	20000438 	.word	0x20000438

080013cc <Reset_Handler>:
  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

  ldr   r0, =_estack
 80013cc:	480d      	ldr	r0, [pc, #52]	; (8001404 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80013ce:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80013d0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013d4:	480c      	ldr	r0, [pc, #48]	; (8001408 <LoopForever+0x6>)
  ldr r1, =_edata
 80013d6:	490d      	ldr	r1, [pc, #52]	; (800140c <LoopForever+0xa>)
  ldr r2, =_sidata
 80013d8:	4a0d      	ldr	r2, [pc, #52]	; (8001410 <LoopForever+0xe>)
  movs r3, #0
 80013da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013dc:	e002      	b.n	80013e4 <LoopCopyDataInit>

080013de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013e2:	3304      	adds	r3, #4

080013e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013e8:	d3f9      	bcc.n	80013de <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ea:	4a0a      	ldr	r2, [pc, #40]	; (8001414 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013ec:	4c0a      	ldr	r4, [pc, #40]	; (8001418 <LoopForever+0x16>)
  movs r3, #0
 80013ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013f0:	e001      	b.n	80013f6 <LoopFillZerobss>

080013f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013f4:	3204      	adds	r2, #4

080013f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013f8:	d3fb      	bcc.n	80013f2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80013fa:	f002 fa77 	bl	80038ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013fe:	f7ff fc91 	bl	8000d24 <main>

08001402 <LoopForever>:

LoopForever:
    b LoopForever
 8001402:	e7fe      	b.n	8001402 <LoopForever>
  ldr   r0, =_estack
 8001404:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001408:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800140c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001410:	0800906c 	.word	0x0800906c
  ldr r2, =_sbss
 8001414:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001418:	20000434 	.word	0x20000434

0800141c <BusFault_Handler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800141c:	e7fe      	b.n	800141c <BusFault_Handler>
	...

08001420 <getADC>:
/* 
 * Funci√≥n que retorna el ultimo dato adquirido por la ADC
 * La idea es que esta funci√≥n es llamada desde la funci√≥n callback, de forma que
 * siempre se obtiene el valor mas actual de la conversi√≥n ADC.
 * */
uint16_t getADC(void) {
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
// Esta variable es actualizada en la ISR de la conversi√≥n, cada vez que se obtiene
// un nuevo valor.
	return adcRawData;
 8001424:	4b03      	ldr	r3, [pc, #12]	; (8001434 <getADC+0x14>)
 8001426:	881b      	ldrh	r3, [r3, #0]
}
 8001428:	4618      	mov	r0, r3
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	200003f8 	.word	0x200003f8

08001438 <ADC_IRQHandler>:
}
/* 
 * Esta es la ISR de la interrupci√≥n por conversi√≥n ADC 
 */
/* Esta es la ISR de la interrupci√≥n por conversi√≥n ADC */
void ADC_IRQHandler(void) {
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
	if (ADC1->SR & ADC_SR_EOC) {
 800143c:	4b07      	ldr	r3, [pc, #28]	; (800145c <ADC_IRQHandler+0x24>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 0302 	and.w	r3, r3, #2
 8001444:	2b00      	cmp	r3, #0
 8001446:	d006      	beq.n	8001456 <ADC_IRQHandler+0x1e>
		// Leemos el resultado de la conversi√≥n ADC y lo cargamos en un valor auxiliar
		adcRawData = ADC1->DR;
 8001448:	4b04      	ldr	r3, [pc, #16]	; (800145c <ADC_IRQHandler+0x24>)
 800144a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800144c:	b29a      	uxth	r2, r3
 800144e:	4b04      	ldr	r3, [pc, #16]	; (8001460 <ADC_IRQHandler+0x28>)
 8001450:	801a      	strh	r2, [r3, #0]

		// Hacemos el llamado a la funci√≥n que se ejecutar√° en el main
		adcComplete_Callback();
 8001452:	f7ff fe99 	bl	8001188 <adcComplete_Callback>
	}
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	40012000 	.word	0x40012000
 8001460:	200003f8 	.word	0x200003f8

08001464 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	4603      	mov	r3, r0
 800146c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800146e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001472:	2b00      	cmp	r3, #0
 8001474:	db0b      	blt.n	800148e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001476:	79fb      	ldrb	r3, [r7, #7]
 8001478:	f003 021f 	and.w	r2, r3, #31
 800147c:	4907      	ldr	r1, [pc, #28]	; (800149c <__NVIC_EnableIRQ+0x38>)
 800147e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001482:	095b      	lsrs	r3, r3, #5
 8001484:	2001      	movs	r0, #1
 8001486:	fa00 f202 	lsl.w	r2, r0, r2
 800148a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800148e:	bf00      	nop
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	e000e100 	.word	0xe000e100

080014a0 <BasicTimer_Config>:
 *
 *  Como vamos a trabajar con interrupciones, antes de configurar una nueva, debemos desactivar
 *  el sistema global de interrupciones, activar la IRQ espec√≠fica y luego volver a encender
 *  el sistema.
 */
void BasicTimer_Config(BasicTimer_Handler_t *ptrBTimerHandler) {
 80014a0:	b590      	push	{r4, r7, lr}
 80014a2:	b085      	sub	sp, #20
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
	// Guardamos una referencia al periferico que estamos utilizando...
	ptrTimerUsed = ptrBTimerHandler->ptrTIMx;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a60      	ldr	r2, [pc, #384]	; (8001630 <BasicTimer_Config+0x190>)
 80014ae:	6013      	str	r3, [r2, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014b0:	b672      	cpsid	i
}
 80014b2:	bf00      	nop

	/* 0. Desactivamos las interrupciones globales mientras configuramos el sistema.*/
	__disable_irq();
	/* 1. Activar la se√±al de reloj del perif√©rico requerido */
	if (ptrBTimerHandler->ptrTIMx == TIM2) {
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014bc:	d106      	bne.n	80014cc <BasicTimer_Config+0x2c>
		//APB1 primero limpiamos
		// Registro del RCC que nos activa la se√±al de reloj para el TIM2
		//limpia
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 80014be:	4b5d      	ldr	r3, [pc, #372]	; (8001634 <BasicTimer_Config+0x194>)
 80014c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c2:	4a5c      	ldr	r2, [pc, #368]	; (8001634 <BasicTimer_Config+0x194>)
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	6413      	str	r3, [r2, #64]	; 0x40
 80014ca:	e024      	b.n	8001516 <BasicTimer_Config+0x76>
	} else if (ptrBTimerHandler->ptrTIMx == TIM3) {
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a59      	ldr	r2, [pc, #356]	; (8001638 <BasicTimer_Config+0x198>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d106      	bne.n	80014e4 <BasicTimer_Config+0x44>
		// Registro del RCC que nos activa la se√±al de reloj para el TIM3
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 80014d6:	4b57      	ldr	r3, [pc, #348]	; (8001634 <BasicTimer_Config+0x194>)
 80014d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014da:	4a56      	ldr	r2, [pc, #344]	; (8001634 <BasicTimer_Config+0x194>)
 80014dc:	f043 0302 	orr.w	r3, r3, #2
 80014e0:	6413      	str	r3, [r2, #64]	; 0x40
 80014e2:	e018      	b.n	8001516 <BasicTimer_Config+0x76>
	} else if (ptrBTimerHandler->ptrTIMx == TIM4) {
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a54      	ldr	r2, [pc, #336]	; (800163c <BasicTimer_Config+0x19c>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d106      	bne.n	80014fc <BasicTimer_Config+0x5c>
		// Registro del RCC que nos activa la se√±al de reloj para el TIM4
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 80014ee:	4b51      	ldr	r3, [pc, #324]	; (8001634 <BasicTimer_Config+0x194>)
 80014f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f2:	4a50      	ldr	r2, [pc, #320]	; (8001634 <BasicTimer_Config+0x194>)
 80014f4:	f043 0304 	orr.w	r3, r3, #4
 80014f8:	6413      	str	r3, [r2, #64]	; 0x40
 80014fa:	e00c      	b.n	8001516 <BasicTimer_Config+0x76>
	} else if (ptrBTimerHandler->ptrTIMx == TIM5) {
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a4f      	ldr	r2, [pc, #316]	; (8001640 <BasicTimer_Config+0x1a0>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d106      	bne.n	8001514 <BasicTimer_Config+0x74>
		// Registro del RCC que nos activa la se√±al de reloj para el TIM5
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8001506:	4b4b      	ldr	r3, [pc, #300]	; (8001634 <BasicTimer_Config+0x194>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150a:	4a4a      	ldr	r2, [pc, #296]	; (8001634 <BasicTimer_Config+0x194>)
 800150c:	f043 0308 	orr.w	r3, r3, #8
 8001510:	6413      	str	r3, [r2, #64]	; 0x40
 8001512:	e000      	b.n	8001516 <BasicTimer_Config+0x76>
	} else {
		__NOP();
 8001514:	bf00      	nop
	 */

	/* Escriba codigo aca */
	//Se halla el valor requerido usando el PLL con esto ajustamos a cualquiera dato
	//Tener cuidado con sobrepasar el maximo valor del PLL.
	uint32_t auxData = ptrBTimerHandler->TIMx_Config.TIMx_speed * getFreqPLL();
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	689c      	ldr	r4, [r3, #8]
 800151a:	f001 fb7b 	bl	8002c14 <getFreqPLL>
 800151e:	4603      	mov	r3, r0
 8001520:	fb04 f303 	mul.w	r3, r4, r3
 8001524:	60fb      	str	r3, [r7, #12]
	ptrBTimerHandler->ptrTIMx->PSC = auxData - 1;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	68fa      	ldr	r2, [r7, #12]
 800152c:	3a01      	subs	r2, #1
 800152e:	629a      	str	r2, [r3, #40]	; 0x28

	/* 3. Configuramos la direcci√≥n del counter (up/down)*/
	if (ptrBTimerHandler->TIMx_Config.TIMx_mode == BTIMER_MODE_UP) {
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	791b      	ldrb	r3, [r3, #4]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d111      	bne.n	800155c <BasicTimer_Config+0xbc>

		/* 3a. Estamos en UP_Mode, el limite se carga en ARR y se comienza en 0 */
		// Configurar el registro que nos controla el modo up or down
		/* Escriba codigo aca */
		ptrBTimerHandler->ptrTIMx->CR1 &= (RESET << TIM_CR1_DIR_Pos);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	2200      	movs	r2, #0
 8001544:	601a      	str	r2, [r3, #0]

		/* 3b. Configuramos el Auto-reload. Este es el "limite" hasta donde el CNT va a contar */
		ptrBTimerHandler->ptrTIMx->ARR =
				ptrBTimerHandler->TIMx_Config.TIMx_period - 1;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	68da      	ldr	r2, [r3, #12]
		ptrBTimerHandler->ptrTIMx->ARR =
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
				ptrBTimerHandler->TIMx_Config.TIMx_period - 1;
 800154e:	3a01      	subs	r2, #1
		ptrBTimerHandler->ptrTIMx->ARR =
 8001550:	62da      	str	r2, [r3, #44]	; 0x2c

		/* 3c. Reiniciamos el registro counter*/
		/* Escriba codigo aca */
		ptrBTimerHandler->ptrTIMx->CNT = RESET;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2200      	movs	r2, #0
 8001558:	625a      	str	r2, [r3, #36]	; 0x24
 800155a:	e018      	b.n	800158e <BasicTimer_Config+0xee>

	} else {
		/* 3a. Estamos en DOWN_Mode, el limite se carga en ARR (0) y se comienza en un valor alto
		 * Trabaja contando en direccion descendente*/
		/* Escriba codigo aca */
		ptrBTimerHandler->ptrTIMx->CR1 &= (RESET << TIM_CR1_DIR_Pos);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
		ptrBTimerHandler->ptrTIMx->CR1 |= (SET << TIM_CR1_DIR_Pos);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f042 0210 	orr.w	r2, r2, #16
 8001578:	601a      	str	r2, [r3, #0]

		/* 3b. Configuramos el Auto-reload. Este es el "limite" hasta donde el CNT va a contar
		 * En modo descendente, con numero positivos, cual es el minimi valor al que ARR puede llegar*/
		/* Escriba codigo aca */
		ptrBTimerHandler->ptrTIMx->ARR =
				ptrBTimerHandler->TIMx_Config.TIMx_period - 1;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	68da      	ldr	r2, [r3, #12]
		ptrBTimerHandler->ptrTIMx->ARR =
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
				ptrBTimerHandler->TIMx_Config.TIMx_period - 1;
 8001582:	3a01      	subs	r2, #1
		ptrBTimerHandler->ptrTIMx->ARR =
 8001584:	62da      	str	r2, [r3, #44]	; 0x2c
		/* 3c. Reiniciamos el registro counter
		 * Este es el valor con el que el counter comienza */
		ptrBTimerHandler->ptrTIMx->CNT = 0;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	2200      	movs	r2, #0
 800158c:	625a      	str	r2, [r3, #36]	; 0x24
	}

	/* 4. Activamos el Timer (el CNT debe comenzar a contar*/
	//limpiamos
	ptrBTimerHandler->ptrTIMx->CR1 &= ~(TIM_CR1_CEN);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f022 0201 	bic.w	r2, r2, #1
 800159c:	601a      	str	r2, [r3, #0]
	ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f042 0201 	orr.w	r2, r2, #1
 80015ac:	601a      	str	r2, [r3, #0]

	/*
	 * x. Activamos la funcion one pulse mode
	 */
	if (ptrBTimerHandler->TIMx_Config.TIMx_OPM == ENABLE) {
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	7c5b      	ldrb	r3, [r3, #17]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d107      	bne.n	80015c6 <BasicTimer_Config+0x126>
		ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_OPM;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f042 0208 	orr.w	r2, r2, #8
 80015c4:	601a      	str	r2, [r3, #0]
	}

	/* 5. Activamos la interrupci√≥n debida al Timerx Utilizado
	 * Modificar el registro encargado de activar la interrupcion generada por el TIMx*/
	ptrBTimerHandler->ptrTIMx->DIER |=
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	68da      	ldr	r2, [r3, #12]
			ptrBTimerHandler->TIMx_Config.TIMx_interruptEnable;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	7c1b      	ldrb	r3, [r3, #16]
 80015d0:	4619      	mov	r1, r3
	ptrBTimerHandler->ptrTIMx->DIER |=
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	430a      	orrs	r2, r1
 80015d8:	60da      	str	r2, [r3, #12]

	/* 6. Activamos el canal del sistema NVIC para que lea la interrupci√≥n*/
	if (ptrBTimerHandler->ptrTIMx == TIM2) {
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015e2:	d103      	bne.n	80015ec <BasicTimer_Config+0x14c>
		// Activando en NVIC para la interrupci√≥n del TIM2
		NVIC_EnableIRQ(TIM2_IRQn);
 80015e4:	201c      	movs	r0, #28
 80015e6:	f7ff ff3d 	bl	8001464 <__NVIC_EnableIRQ>
 80015ea:	e01b      	b.n	8001624 <BasicTimer_Config+0x184>
	} else if (ptrBTimerHandler->ptrTIMx == TIM3) {
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a11      	ldr	r2, [pc, #68]	; (8001638 <BasicTimer_Config+0x198>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d103      	bne.n	80015fe <BasicTimer_Config+0x15e>
		// Activando en NVIC para la interrupci√≥n del TIM3
		NVIC_EnableIRQ(TIM3_IRQn);
 80015f6:	201d      	movs	r0, #29
 80015f8:	f7ff ff34 	bl	8001464 <__NVIC_EnableIRQ>
 80015fc:	e012      	b.n	8001624 <BasicTimer_Config+0x184>
	} else if (ptrBTimerHandler->ptrTIMx == TIM4) {
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a0e      	ldr	r2, [pc, #56]	; (800163c <BasicTimer_Config+0x19c>)
 8001604:	4293      	cmp	r3, r2
 8001606:	d103      	bne.n	8001610 <BasicTimer_Config+0x170>
		// Activando en NVIC para la interrupci√≥n del TIM3
		NVIC_EnableIRQ(TIM4_IRQn);
 8001608:	201e      	movs	r0, #30
 800160a:	f7ff ff2b 	bl	8001464 <__NVIC_EnableIRQ>
 800160e:	e009      	b.n	8001624 <BasicTimer_Config+0x184>
	} else if (ptrBTimerHandler->ptrTIMx == TIM5) {
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a0a      	ldr	r2, [pc, #40]	; (8001640 <BasicTimer_Config+0x1a0>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d103      	bne.n	8001622 <BasicTimer_Config+0x182>
		// Activando en NVIC para la interrupci√≥n del TIM3
		NVIC_EnableIRQ(TIM5_IRQn);
 800161a:	2032      	movs	r0, #50	; 0x32
 800161c:	f7ff ff22 	bl	8001464 <__NVIC_EnableIRQ>
 8001620:	e000      	b.n	8001624 <BasicTimer_Config+0x184>
	} else {
		__NOP();
 8001622:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8001624:	b662      	cpsie	i
}
 8001626:	bf00      	nop
	}

	/* 7. Volvemos a activar las interrupciones del sistema */
	__enable_irq();
}
 8001628:	bf00      	nop
 800162a:	3714      	adds	r7, #20
 800162c:	46bd      	mov	sp, r7
 800162e:	bd90      	pop	{r4, r7, pc}
 8001630:	200003fc 	.word	0x200003fc
 8001634:	40023800 	.word	0x40023800
 8001638:	40000400 	.word	0x40000400
 800163c:	40000800 	.word	0x40000800
 8001640:	40000c00 	.word	0x40000c00

08001644 <BasicTimer2_Callback>:

__attribute__((weak)) void BasicTimer2_Callback(void) {
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
	/* NOTE : This function should not be modified, when the callback is needed,
	 the BasicTimerX_Callback could be implemented in the main file
	 */
	__NOP();
 8001648:	bf00      	nop
}
 800164a:	bf00      	nop
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr

08001654 <BasicTimer4_Callback>:
	/* NOTE : This function should not be modified, when the callback is needed,
	 the BasicTimerX_Callback could be implemented in the main file
	 */
	__NOP();
}
__attribute__((weak)) void BasicTimer4_Callback(void) {
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
	/* NOTE : This function should not be modified, when the callback is needed,
	 the BasicTimerX_Callback could be implemented in the main file
	 */
	__NOP();
 8001658:	bf00      	nop
}
 800165a:	bf00      	nop
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr

08001664 <BasicTimer5_Callback>:
__attribute__((weak)) void BasicTimer5_Callback(void) {
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
	/* NOTE : This function should not be modified, when the callback is needed,
	 the BasicTimerX_Callback could be implemented in the main file
	 */
	__NOP();
 8001668:	bf00      	nop
}
 800166a:	bf00      	nop
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr

08001674 <TIM2_IRQHandler>:

/* Esta es la funci√≥n a la que apunta el sistema en el vector de interrupciones.
 * Se debe utilizar usando exactamente el mismo nombre definido en el vector de interrupciones,
 * Al hacerlo correctamente, el sistema apunta a esta funci√≥n y cuando la interrupci√≥n se lanza
 * el sistema inmediatamente salta a este lugar en la memoria*/
void TIM2_IRQHandler(void) {
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
	/* Limpiamos la bandera que indica que la interrupci√≥n se ha generado */
	TIM2->SR &= ~TIM_SR_UIF;
 8001678:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800167c:	691b      	ldr	r3, [r3, #16]
 800167e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001682:	f023 0301 	bic.w	r3, r3, #1
 8001686:	6113      	str	r3, [r2, #16]

	/* LLamamos a la funci√≥n que se debe encargar de hacer algo con esta interrupci√≥n*/
	BasicTimer2_Callback();
 8001688:	f7ff ffdc 	bl	8001644 <BasicTimer2_Callback>

}
 800168c:	bf00      	nop
 800168e:	bd80      	pop	{r7, pc}

08001690 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void) {
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
	/* Limpiamos la bandera que indica que la interrupci√≥n se ha generado */
	TIM3->SR &= ~TIM_SR_UIF;
 8001694:	4b04      	ldr	r3, [pc, #16]	; (80016a8 <TIM3_IRQHandler+0x18>)
 8001696:	691b      	ldr	r3, [r3, #16]
 8001698:	4a03      	ldr	r2, [pc, #12]	; (80016a8 <TIM3_IRQHandler+0x18>)
 800169a:	f023 0301 	bic.w	r3, r3, #1
 800169e:	6113      	str	r3, [r2, #16]

	/* LLamamos a la funci√≥n que se debe encargar de hacer algo con esta interrupci√≥n*/
	BasicTimer3_Callback();
 80016a0:	f7ff fd4c 	bl	800113c <BasicTimer3_Callback>

}
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	40000400 	.word	0x40000400

080016ac <TIM4_IRQHandler>:

void TIM4_IRQHandler(void) {
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
	/* Limpiamos la bandera que indica que la interrupci√≥n se ha generado */
	TIM4->SR &= ~TIM_SR_UIF;
 80016b0:	4b04      	ldr	r3, [pc, #16]	; (80016c4 <TIM4_IRQHandler+0x18>)
 80016b2:	691b      	ldr	r3, [r3, #16]
 80016b4:	4a03      	ldr	r2, [pc, #12]	; (80016c4 <TIM4_IRQHandler+0x18>)
 80016b6:	f023 0301 	bic.w	r3, r3, #1
 80016ba:	6113      	str	r3, [r2, #16]

	/* LLamamos a la funci√≥n que se debe encargar de hacer algo con esta interrupci√≥n*/
	BasicTimer4_Callback();
 80016bc:	f7ff ffca 	bl	8001654 <BasicTimer4_Callback>

}
 80016c0:	bf00      	nop
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40000800 	.word	0x40000800

080016c8 <TIM5_IRQHandler>:

void TIM5_IRQHandler(void) {
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
	/* Limpiamos la bandera que indica que la interrupci√≥n se ha generado */
	TIM5->SR &= ~TIM_SR_UIF;
 80016cc:	4b04      	ldr	r3, [pc, #16]	; (80016e0 <TIM5_IRQHandler+0x18>)
 80016ce:	691b      	ldr	r3, [r3, #16]
 80016d0:	4a03      	ldr	r2, [pc, #12]	; (80016e0 <TIM5_IRQHandler+0x18>)
 80016d2:	f023 0301 	bic.w	r3, r3, #1
 80016d6:	6113      	str	r3, [r2, #16]

	/* LLamamos a la funci√≥n que se debe encargar de hacer algo con esta interrupci√≥n*/
	BasicTimer5_Callback();
 80016d8:	f7ff ffc4 	bl	8001664 <BasicTimer5_Callback>

}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	40000c00 	.word	0x40000c00

080016e4 <__NVIC_EnableIRQ>:
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	db0b      	blt.n	800170e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016f6:	79fb      	ldrb	r3, [r7, #7]
 80016f8:	f003 021f 	and.w	r2, r3, #31
 80016fc:	4907      	ldr	r1, [pc, #28]	; (800171c <__NVIC_EnableIRQ+0x38>)
 80016fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001702:	095b      	lsrs	r3, r3, #5
 8001704:	2001      	movs	r0, #1
 8001706:	fa00 f202 	lsl.w	r2, r0, r2
 800170a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800170e:	bf00      	nop
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	e000e100 	.word	0xe000e100

08001720 <extInt_Config>:
#include "GPIOxDriver.h"



// Haciendo prueba con PC15
void extInt_Config(EXTI_Config_t *extiConfig){
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]

	/* 1.0 Se carga la configuraci√≥n, que debe ser el PINx como entrada "simple" */
	GPIO_Config(extiConfig -> pGPIOHandler);//Pin objteivo
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4618      	mov	r0, r3
 800172e:	f000 ffe9 	bl	8002704 <GPIO_Config>

	/* 2.0 Activamos el acceso al SYSCFG */
	/*Agregue su c√≥digo ac√°*/
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8001732:	4b91      	ldr	r3, [pc, #580]	; (8001978 <extInt_Config+0x258>)
 8001734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001736:	4a90      	ldr	r2, [pc, #576]	; (8001978 <extInt_Config+0x258>)
 8001738:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800173c:	6453      	str	r3, [r2, #68]	; 0x44

	/* 3.0  Asignamos el canal EXTI que corresponde al PIN_y del puerto GPIO_X
	 * Debemos activar la l√≠nea PIN_Xy (Y = A, B, C... y x = 0, 1, 2, 3...)
	 * en el m√≥dulo EXTI */
	switch (extiConfig->pGPIOHandler->GPIO_PinConfig_t.GPIO_PinNumber) {
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	791b      	ldrb	r3, [r3, #4]
 8001744:	2b0f      	cmp	r3, #15
 8001746:	f200 85ab 	bhi.w	80022a0 <extInt_Config+0xb80>
 800174a:	a201      	add	r2, pc, #4	; (adr r2, 8001750 <extInt_Config+0x30>)
 800174c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001750:	08001791 	.word	0x08001791
 8001754:	08001847 	.word	0x08001847
 8001758:	080018ed 	.word	0x080018ed
 800175c:	080019b5 	.word	0x080019b5
 8001760:	08001a5b 	.word	0x08001a5b
 8001764:	08001b01 	.word	0x08001b01
 8001768:	08001bc3 	.word	0x08001bc3
 800176c:	08001c69 	.word	0x08001c69
 8001770:	08001d0f 	.word	0x08001d0f
 8001774:	08001db5 	.word	0x08001db5
 8001778:	08001e79 	.word	0x08001e79
 800177c:	08001f1f 	.word	0x08001f1f
 8001780:	08001fc5 	.word	0x08001fc5
 8001784:	0800208b 	.word	0x0800208b
 8001788:	08002133 	.word	0x08002133
 800178c:	080021db 	.word	0x080021db
	/* Configurando para el todos los pines GPIOX_0*/
	case 0: {
		/* SYSCFG_EXTICR1 */
		// Limpiamos primero la posici√≥n que deseamos configurar
		SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI0_Pos);
 8001790:	4b7a      	ldr	r3, [pc, #488]	; (800197c <extInt_Config+0x25c>)
 8001792:	689b      	ldr	r3, [r3, #8]
 8001794:	4a79      	ldr	r2, [pc, #484]	; (800197c <extInt_Config+0x25c>)
 8001796:	f023 030f 	bic.w	r3, r3, #15
 800179a:	6093      	str	r3, [r2, #8]

		// Ahora seleccionamos el valor a cargar en la posici√≥n, segun sea la selecci√≥n
		// del puerto que vamos a utilizar: GPIOA_0, √≥ GPIOB_0, √≥ GPIOC_0, etc
		if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a77      	ldr	r2, [pc, #476]	; (8001980 <extInt_Config+0x260>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d105      	bne.n	80017b4 <extInt_Config+0x94>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PA);
 80017a8:	4b74      	ldr	r3, [pc, #464]	; (800197c <extInt_Config+0x25c>)
 80017aa:	4a74      	ldr	r2, [pc, #464]	; (800197c <extInt_Config+0x25c>)
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	6093      	str	r3, [r2, #8]

		} else {
			__NOP();
		}

		break;
 80017b0:	f000 bd78 	b.w	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a72      	ldr	r2, [pc, #456]	; (8001984 <extInt_Config+0x264>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d107      	bne.n	80017d0 <extInt_Config+0xb0>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PB);
 80017c0:	4b6e      	ldr	r3, [pc, #440]	; (800197c <extInt_Config+0x25c>)
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	4a6d      	ldr	r2, [pc, #436]	; (800197c <extInt_Config+0x25c>)
 80017c6:	f043 0301 	orr.w	r3, r3, #1
 80017ca:	6093      	str	r3, [r2, #8]
		break;
 80017cc:	f000 bd6a 	b.w	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a6c      	ldr	r2, [pc, #432]	; (8001988 <extInt_Config+0x268>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d107      	bne.n	80017ec <extInt_Config+0xcc>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PC);
 80017dc:	4b67      	ldr	r3, [pc, #412]	; (800197c <extInt_Config+0x25c>)
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	4a66      	ldr	r2, [pc, #408]	; (800197c <extInt_Config+0x25c>)
 80017e2:	f043 0302 	orr.w	r3, r3, #2
 80017e6:	6093      	str	r3, [r2, #8]
		break;
 80017e8:	f000 bd5c 	b.w	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a66      	ldr	r2, [pc, #408]	; (800198c <extInt_Config+0x26c>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d107      	bne.n	8001808 <extInt_Config+0xe8>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PD);
 80017f8:	4b60      	ldr	r3, [pc, #384]	; (800197c <extInt_Config+0x25c>)
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	4a5f      	ldr	r2, [pc, #380]	; (800197c <extInt_Config+0x25c>)
 80017fe:	f043 0303 	orr.w	r3, r3, #3
 8001802:	6093      	str	r3, [r2, #8]
		break;
 8001804:	f000 bd4e 	b.w	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a60      	ldr	r2, [pc, #384]	; (8001990 <extInt_Config+0x270>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d107      	bne.n	8001824 <extInt_Config+0x104>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PE);
 8001814:	4b59      	ldr	r3, [pc, #356]	; (800197c <extInt_Config+0x25c>)
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	4a58      	ldr	r2, [pc, #352]	; (800197c <extInt_Config+0x25c>)
 800181a:	f043 0304 	orr.w	r3, r3, #4
 800181e:	6093      	str	r3, [r2, #8]
		break;
 8001820:	f000 bd40 	b.w	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a5a      	ldr	r2, [pc, #360]	; (8001994 <extInt_Config+0x274>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d107      	bne.n	8001840 <extInt_Config+0x120>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PH);
 8001830:	4b52      	ldr	r3, [pc, #328]	; (800197c <extInt_Config+0x25c>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	4a51      	ldr	r2, [pc, #324]	; (800197c <extInt_Config+0x25c>)
 8001836:	f043 0307 	orr.w	r3, r3, #7
 800183a:	6093      	str	r3, [r2, #8]
		break;
 800183c:	f000 bd32 	b.w	80022a4 <extInt_Config+0xb84>
			__NOP();
 8001840:	bf00      	nop
		break;
 8001842:	f000 bd2f 	b.w	80022a4 <extInt_Config+0xb84>

	/* Configurando para el todos los pines GPIOX_1*/
	case 1: {
		/* SYSCFG_EXTICR1 */
		// Limpiamos primero la posici√≥n que deseamos configurar
		SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI1_Pos);
 8001846:	4b4d      	ldr	r3, [pc, #308]	; (800197c <extInt_Config+0x25c>)
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	4a4c      	ldr	r2, [pc, #304]	; (800197c <extInt_Config+0x25c>)
 800184c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001850:	6093      	str	r3, [r2, #8]

		// Ahora seleccionamos el valor a cargar en la posici√≥n, segun sea la selecci√≥n
		if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a49      	ldr	r2, [pc, #292]	; (8001980 <extInt_Config+0x260>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d104      	bne.n	8001868 <extInt_Config+0x148>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PA);
 800185e:	4b47      	ldr	r3, [pc, #284]	; (800197c <extInt_Config+0x25c>)
 8001860:	4a46      	ldr	r2, [pc, #280]	; (800197c <extInt_Config+0x25c>)
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	6093      	str	r3, [r2, #8]
 8001866:	e041      	b.n	80018ec <extInt_Config+0x1cc>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a45      	ldr	r2, [pc, #276]	; (8001984 <extInt_Config+0x264>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d106      	bne.n	8001882 <extInt_Config+0x162>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PB);
 8001874:	4b41      	ldr	r3, [pc, #260]	; (800197c <extInt_Config+0x25c>)
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	4a40      	ldr	r2, [pc, #256]	; (800197c <extInt_Config+0x25c>)
 800187a:	f043 0310 	orr.w	r3, r3, #16
 800187e:	6093      	str	r3, [r2, #8]
 8001880:	e034      	b.n	80018ec <extInt_Config+0x1cc>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a3f      	ldr	r2, [pc, #252]	; (8001988 <extInt_Config+0x268>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d106      	bne.n	800189c <extInt_Config+0x17c>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PC);
 800188e:	4b3b      	ldr	r3, [pc, #236]	; (800197c <extInt_Config+0x25c>)
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	4a3a      	ldr	r2, [pc, #232]	; (800197c <extInt_Config+0x25c>)
 8001894:	f043 0320 	orr.w	r3, r3, #32
 8001898:	6093      	str	r3, [r2, #8]
 800189a:	e027      	b.n	80018ec <extInt_Config+0x1cc>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a3a      	ldr	r2, [pc, #232]	; (800198c <extInt_Config+0x26c>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d106      	bne.n	80018b6 <extInt_Config+0x196>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PD);
 80018a8:	4b34      	ldr	r3, [pc, #208]	; (800197c <extInt_Config+0x25c>)
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	4a33      	ldr	r2, [pc, #204]	; (800197c <extInt_Config+0x25c>)
 80018ae:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80018b2:	6093      	str	r3, [r2, #8]
 80018b4:	e01a      	b.n	80018ec <extInt_Config+0x1cc>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a34      	ldr	r2, [pc, #208]	; (8001990 <extInt_Config+0x270>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d106      	bne.n	80018d0 <extInt_Config+0x1b0>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PE);
 80018c2:	4b2e      	ldr	r3, [pc, #184]	; (800197c <extInt_Config+0x25c>)
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	4a2d      	ldr	r2, [pc, #180]	; (800197c <extInt_Config+0x25c>)
 80018c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018cc:	6093      	str	r3, [r2, #8]
 80018ce:	e00d      	b.n	80018ec <extInt_Config+0x1cc>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a2f      	ldr	r2, [pc, #188]	; (8001994 <extInt_Config+0x274>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d106      	bne.n	80018ea <extInt_Config+0x1ca>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PH);
 80018dc:	4b27      	ldr	r3, [pc, #156]	; (800197c <extInt_Config+0x25c>)
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	4a26      	ldr	r2, [pc, #152]	; (800197c <extInt_Config+0x25c>)
 80018e2:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80018e6:	6093      	str	r3, [r2, #8]
 80018e8:	e000      	b.n	80018ec <extInt_Config+0x1cc>

		} else {
			__NOP();
 80018ea:	bf00      	nop

	/* Configurando para el todos los pines GPIOX_2*/
	case 2: {
		/* SYSCFG_EXTICR1 */
		// Limpiamos primero la posici√≥n que deseamos configurar
		SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI2_Pos);
 80018ec:	4b23      	ldr	r3, [pc, #140]	; (800197c <extInt_Config+0x25c>)
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	4a22      	ldr	r2, [pc, #136]	; (800197c <extInt_Config+0x25c>)
 80018f2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80018f6:	6093      	str	r3, [r2, #8]

		// Ahora seleccionamos el valor a cargar en la posici√≥n, segun sea la selecci√≥n
		if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a20      	ldr	r2, [pc, #128]	; (8001980 <extInt_Config+0x260>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d104      	bne.n	800190e <extInt_Config+0x1ee>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PA);
 8001904:	4b1d      	ldr	r3, [pc, #116]	; (800197c <extInt_Config+0x25c>)
 8001906:	4a1d      	ldr	r2, [pc, #116]	; (800197c <extInt_Config+0x25c>)
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	6093      	str	r3, [r2, #8]
 800190c:	e052      	b.n	80019b4 <extInt_Config+0x294>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a1b      	ldr	r2, [pc, #108]	; (8001984 <extInt_Config+0x264>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d106      	bne.n	8001928 <extInt_Config+0x208>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PB);
 800191a:	4b18      	ldr	r3, [pc, #96]	; (800197c <extInt_Config+0x25c>)
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	4a17      	ldr	r2, [pc, #92]	; (800197c <extInt_Config+0x25c>)
 8001920:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001924:	6093      	str	r3, [r2, #8]
 8001926:	e045      	b.n	80019b4 <extInt_Config+0x294>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a16      	ldr	r2, [pc, #88]	; (8001988 <extInt_Config+0x268>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d106      	bne.n	8001942 <extInt_Config+0x222>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PC);
 8001934:	4b11      	ldr	r3, [pc, #68]	; (800197c <extInt_Config+0x25c>)
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	4a10      	ldr	r2, [pc, #64]	; (800197c <extInt_Config+0x25c>)
 800193a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800193e:	6093      	str	r3, [r2, #8]
 8001940:	e038      	b.n	80019b4 <extInt_Config+0x294>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a10      	ldr	r2, [pc, #64]	; (800198c <extInt_Config+0x26c>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d106      	bne.n	800195c <extInt_Config+0x23c>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PD);
 800194e:	4b0b      	ldr	r3, [pc, #44]	; (800197c <extInt_Config+0x25c>)
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	4a0a      	ldr	r2, [pc, #40]	; (800197c <extInt_Config+0x25c>)
 8001954:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001958:	6093      	str	r3, [r2, #8]
 800195a:	e02b      	b.n	80019b4 <extInt_Config+0x294>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a0b      	ldr	r2, [pc, #44]	; (8001990 <extInt_Config+0x270>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d117      	bne.n	8001998 <extInt_Config+0x278>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PE);
 8001968:	4b04      	ldr	r3, [pc, #16]	; (800197c <extInt_Config+0x25c>)
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	4a03      	ldr	r2, [pc, #12]	; (800197c <extInt_Config+0x25c>)
 800196e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001972:	6093      	str	r3, [r2, #8]
 8001974:	e01e      	b.n	80019b4 <extInt_Config+0x294>
 8001976:	bf00      	nop
 8001978:	40023800 	.word	0x40023800
 800197c:	40013800 	.word	0x40013800
 8001980:	40020000 	.word	0x40020000
 8001984:	40020400 	.word	0x40020400
 8001988:	40020800 	.word	0x40020800
 800198c:	40020c00 	.word	0x40020c00
 8001990:	40021000 	.word	0x40021000
 8001994:	40021c00 	.word	0x40021c00

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a81      	ldr	r2, [pc, #516]	; (8001ba4 <extInt_Config+0x484>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d106      	bne.n	80019b2 <extInt_Config+0x292>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PH);
 80019a4:	4b80      	ldr	r3, [pc, #512]	; (8001ba8 <extInt_Config+0x488>)
 80019a6:	689b      	ldr	r3, [r3, #8]
 80019a8:	4a7f      	ldr	r2, [pc, #508]	; (8001ba8 <extInt_Config+0x488>)
 80019aa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80019ae:	6093      	str	r3, [r2, #8]
 80019b0:	e000      	b.n	80019b4 <extInt_Config+0x294>

		} else {
			__NOP();
 80019b2:	bf00      	nop
	}

	case 3: {
		/* SYSCFG_EXTICR1 */
		// Limpiamos primero la posici√≥n que deseamos configurar
		SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI3_Pos);
 80019b4:	4b7c      	ldr	r3, [pc, #496]	; (8001ba8 <extInt_Config+0x488>)
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	4a7b      	ldr	r2, [pc, #492]	; (8001ba8 <extInt_Config+0x488>)
 80019ba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80019be:	6093      	str	r3, [r2, #8]

		// Ahora seleccionamos el valor a cargar en la posici√≥n, segun sea la selecci√≥n
		if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a79      	ldr	r2, [pc, #484]	; (8001bac <extInt_Config+0x48c>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d104      	bne.n	80019d6 <extInt_Config+0x2b6>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PA);
 80019cc:	4b76      	ldr	r3, [pc, #472]	; (8001ba8 <extInt_Config+0x488>)
 80019ce:	4a76      	ldr	r2, [pc, #472]	; (8001ba8 <extInt_Config+0x488>)
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	6093      	str	r3, [r2, #8]
 80019d4:	e041      	b.n	8001a5a <extInt_Config+0x33a>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a74      	ldr	r2, [pc, #464]	; (8001bb0 <extInt_Config+0x490>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d106      	bne.n	80019f0 <extInt_Config+0x2d0>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PB);
 80019e2:	4b71      	ldr	r3, [pc, #452]	; (8001ba8 <extInt_Config+0x488>)
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	4a70      	ldr	r2, [pc, #448]	; (8001ba8 <extInt_Config+0x488>)
 80019e8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80019ec:	6093      	str	r3, [r2, #8]
 80019ee:	e034      	b.n	8001a5a <extInt_Config+0x33a>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a6f      	ldr	r2, [pc, #444]	; (8001bb4 <extInt_Config+0x494>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d106      	bne.n	8001a0a <extInt_Config+0x2ea>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PC);
 80019fc:	4b6a      	ldr	r3, [pc, #424]	; (8001ba8 <extInt_Config+0x488>)
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	4a69      	ldr	r2, [pc, #420]	; (8001ba8 <extInt_Config+0x488>)
 8001a02:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001a06:	6093      	str	r3, [r2, #8]
 8001a08:	e027      	b.n	8001a5a <extInt_Config+0x33a>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a69      	ldr	r2, [pc, #420]	; (8001bb8 <extInt_Config+0x498>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d106      	bne.n	8001a24 <extInt_Config+0x304>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PD);
 8001a16:	4b64      	ldr	r3, [pc, #400]	; (8001ba8 <extInt_Config+0x488>)
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	4a63      	ldr	r2, [pc, #396]	; (8001ba8 <extInt_Config+0x488>)
 8001a1c:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8001a20:	6093      	str	r3, [r2, #8]
 8001a22:	e01a      	b.n	8001a5a <extInt_Config+0x33a>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a64      	ldr	r2, [pc, #400]	; (8001bbc <extInt_Config+0x49c>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d106      	bne.n	8001a3e <extInt_Config+0x31e>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PE);
 8001a30:	4b5d      	ldr	r3, [pc, #372]	; (8001ba8 <extInt_Config+0x488>)
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	4a5c      	ldr	r2, [pc, #368]	; (8001ba8 <extInt_Config+0x488>)
 8001a36:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a3a:	6093      	str	r3, [r2, #8]
 8001a3c:	e00d      	b.n	8001a5a <extInt_Config+0x33a>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a57      	ldr	r2, [pc, #348]	; (8001ba4 <extInt_Config+0x484>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d106      	bne.n	8001a58 <extInt_Config+0x338>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PH);
 8001a4a:	4b57      	ldr	r3, [pc, #348]	; (8001ba8 <extInt_Config+0x488>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	4a56      	ldr	r2, [pc, #344]	; (8001ba8 <extInt_Config+0x488>)
 8001a50:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8001a54:	6093      	str	r3, [r2, #8]
 8001a56:	e000      	b.n	8001a5a <extInt_Config+0x33a>

		} else {
			__NOP();
 8001a58:	bf00      	nop
	}

	case 4: {
		/* SYSCFG_EXTICR2 */
		// Limpiamos primero la posici√≥n que deseamos configurar
		SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI4_Pos);
 8001a5a:	4b53      	ldr	r3, [pc, #332]	; (8001ba8 <extInt_Config+0x488>)
 8001a5c:	68db      	ldr	r3, [r3, #12]
 8001a5e:	4a52      	ldr	r2, [pc, #328]	; (8001ba8 <extInt_Config+0x488>)
 8001a60:	f023 030f 	bic.w	r3, r3, #15
 8001a64:	60d3      	str	r3, [r2, #12]

		// Ahora seleccionamos el valor a cargar en la posici√≥n, segun sea la selecci√≥n
		if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a4f      	ldr	r2, [pc, #316]	; (8001bac <extInt_Config+0x48c>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d104      	bne.n	8001a7c <extInt_Config+0x35c>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PA);
 8001a72:	4b4d      	ldr	r3, [pc, #308]	; (8001ba8 <extInt_Config+0x488>)
 8001a74:	4a4c      	ldr	r2, [pc, #304]	; (8001ba8 <extInt_Config+0x488>)
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	60d3      	str	r3, [r2, #12]
 8001a7a:	e041      	b.n	8001b00 <extInt_Config+0x3e0>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a4b      	ldr	r2, [pc, #300]	; (8001bb0 <extInt_Config+0x490>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d106      	bne.n	8001a96 <extInt_Config+0x376>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PB);
 8001a88:	4b47      	ldr	r3, [pc, #284]	; (8001ba8 <extInt_Config+0x488>)
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	4a46      	ldr	r2, [pc, #280]	; (8001ba8 <extInt_Config+0x488>)
 8001a8e:	f043 0301 	orr.w	r3, r3, #1
 8001a92:	60d3      	str	r3, [r2, #12]
 8001a94:	e034      	b.n	8001b00 <extInt_Config+0x3e0>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a45      	ldr	r2, [pc, #276]	; (8001bb4 <extInt_Config+0x494>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d106      	bne.n	8001ab0 <extInt_Config+0x390>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PC);
 8001aa2:	4b41      	ldr	r3, [pc, #260]	; (8001ba8 <extInt_Config+0x488>)
 8001aa4:	68db      	ldr	r3, [r3, #12]
 8001aa6:	4a40      	ldr	r2, [pc, #256]	; (8001ba8 <extInt_Config+0x488>)
 8001aa8:	f043 0302 	orr.w	r3, r3, #2
 8001aac:	60d3      	str	r3, [r2, #12]
 8001aae:	e027      	b.n	8001b00 <extInt_Config+0x3e0>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a40      	ldr	r2, [pc, #256]	; (8001bb8 <extInt_Config+0x498>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d106      	bne.n	8001aca <extInt_Config+0x3aa>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PD);
 8001abc:	4b3a      	ldr	r3, [pc, #232]	; (8001ba8 <extInt_Config+0x488>)
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	4a39      	ldr	r2, [pc, #228]	; (8001ba8 <extInt_Config+0x488>)
 8001ac2:	f043 0303 	orr.w	r3, r3, #3
 8001ac6:	60d3      	str	r3, [r2, #12]
 8001ac8:	e01a      	b.n	8001b00 <extInt_Config+0x3e0>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a3a      	ldr	r2, [pc, #232]	; (8001bbc <extInt_Config+0x49c>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d106      	bne.n	8001ae4 <extInt_Config+0x3c4>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PE);
 8001ad6:	4b34      	ldr	r3, [pc, #208]	; (8001ba8 <extInt_Config+0x488>)
 8001ad8:	68db      	ldr	r3, [r3, #12]
 8001ada:	4a33      	ldr	r2, [pc, #204]	; (8001ba8 <extInt_Config+0x488>)
 8001adc:	f043 0304 	orr.w	r3, r3, #4
 8001ae0:	60d3      	str	r3, [r2, #12]
 8001ae2:	e00d      	b.n	8001b00 <extInt_Config+0x3e0>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a2e      	ldr	r2, [pc, #184]	; (8001ba4 <extInt_Config+0x484>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d106      	bne.n	8001afe <extInt_Config+0x3de>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PH);
 8001af0:	4b2d      	ldr	r3, [pc, #180]	; (8001ba8 <extInt_Config+0x488>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	4a2c      	ldr	r2, [pc, #176]	; (8001ba8 <extInt_Config+0x488>)
 8001af6:	f043 0307 	orr.w	r3, r3, #7
 8001afa:	60d3      	str	r3, [r2, #12]
 8001afc:	e000      	b.n	8001b00 <extInt_Config+0x3e0>

		} else {
			__NOP();
 8001afe:	bf00      	nop
	}
	
	case 5: {
		/* SYSCFG_EXTICR2 */
		// Limpiamos primero la posici√≥n que deseamos configurar
		SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI5_Pos);
 8001b00:	4b29      	ldr	r3, [pc, #164]	; (8001ba8 <extInt_Config+0x488>)
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	4a28      	ldr	r2, [pc, #160]	; (8001ba8 <extInt_Config+0x488>)
 8001b06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001b0a:	60d3      	str	r3, [r2, #12]

		// Ahora seleccionamos el valor a cargar en la posici√≥n, segun sea la selecci√≥n
		if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a26      	ldr	r2, [pc, #152]	; (8001bac <extInt_Config+0x48c>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d104      	bne.n	8001b22 <extInt_Config+0x402>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PA);
 8001b18:	4b23      	ldr	r3, [pc, #140]	; (8001ba8 <extInt_Config+0x488>)
 8001b1a:	4a23      	ldr	r2, [pc, #140]	; (8001ba8 <extInt_Config+0x488>)
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	60d3      	str	r3, [r2, #12]
 8001b20:	e04f      	b.n	8001bc2 <extInt_Config+0x4a2>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a21      	ldr	r2, [pc, #132]	; (8001bb0 <extInt_Config+0x490>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d106      	bne.n	8001b3c <extInt_Config+0x41c>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PB);
 8001b2e:	4b1e      	ldr	r3, [pc, #120]	; (8001ba8 <extInt_Config+0x488>)
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	4a1d      	ldr	r2, [pc, #116]	; (8001ba8 <extInt_Config+0x488>)
 8001b34:	f043 0310 	orr.w	r3, r3, #16
 8001b38:	60d3      	str	r3, [r2, #12]
 8001b3a:	e042      	b.n	8001bc2 <extInt_Config+0x4a2>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a1c      	ldr	r2, [pc, #112]	; (8001bb4 <extInt_Config+0x494>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d106      	bne.n	8001b56 <extInt_Config+0x436>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PC);
 8001b48:	4b17      	ldr	r3, [pc, #92]	; (8001ba8 <extInt_Config+0x488>)
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	4a16      	ldr	r2, [pc, #88]	; (8001ba8 <extInt_Config+0x488>)
 8001b4e:	f043 0320 	orr.w	r3, r3, #32
 8001b52:	60d3      	str	r3, [r2, #12]
 8001b54:	e035      	b.n	8001bc2 <extInt_Config+0x4a2>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a16      	ldr	r2, [pc, #88]	; (8001bb8 <extInt_Config+0x498>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d106      	bne.n	8001b70 <extInt_Config+0x450>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PD);
 8001b62:	4b11      	ldr	r3, [pc, #68]	; (8001ba8 <extInt_Config+0x488>)
 8001b64:	68db      	ldr	r3, [r3, #12]
 8001b66:	4a10      	ldr	r2, [pc, #64]	; (8001ba8 <extInt_Config+0x488>)
 8001b68:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8001b6c:	60d3      	str	r3, [r2, #12]
 8001b6e:	e028      	b.n	8001bc2 <extInt_Config+0x4a2>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a11      	ldr	r2, [pc, #68]	; (8001bbc <extInt_Config+0x49c>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d106      	bne.n	8001b8a <extInt_Config+0x46a>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PE);
 8001b7c:	4b0a      	ldr	r3, [pc, #40]	; (8001ba8 <extInt_Config+0x488>)
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	4a09      	ldr	r2, [pc, #36]	; (8001ba8 <extInt_Config+0x488>)
 8001b82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b86:	60d3      	str	r3, [r2, #12]
 8001b88:	e01b      	b.n	8001bc2 <extInt_Config+0x4a2>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a04      	ldr	r2, [pc, #16]	; (8001ba4 <extInt_Config+0x484>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d114      	bne.n	8001bc0 <extInt_Config+0x4a0>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PH);
 8001b96:	4b04      	ldr	r3, [pc, #16]	; (8001ba8 <extInt_Config+0x488>)
 8001b98:	68db      	ldr	r3, [r3, #12]
 8001b9a:	4a03      	ldr	r2, [pc, #12]	; (8001ba8 <extInt_Config+0x488>)
 8001b9c:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8001ba0:	60d3      	str	r3, [r2, #12]
 8001ba2:	e00e      	b.n	8001bc2 <extInt_Config+0x4a2>
 8001ba4:	40021c00 	.word	0x40021c00
 8001ba8:	40013800 	.word	0x40013800
 8001bac:	40020000 	.word	0x40020000
 8001bb0:	40020400 	.word	0x40020400
 8001bb4:	40020800 	.word	0x40020800
 8001bb8:	40020c00 	.word	0x40020c00
 8001bbc:	40021000 	.word	0x40021000

		} else {
			__NOP();
 8001bc0:	bf00      	nop
	}

		case 6: {
		/* SYSCFG_EXTICR2 */
		// Limpiamos primero la posici√≥n que deseamos configurar
		SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI6_Pos);
 8001bc2:	4b85      	ldr	r3, [pc, #532]	; (8001dd8 <extInt_Config+0x6b8>)
 8001bc4:	68db      	ldr	r3, [r3, #12]
 8001bc6:	4a84      	ldr	r2, [pc, #528]	; (8001dd8 <extInt_Config+0x6b8>)
 8001bc8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001bcc:	60d3      	str	r3, [r2, #12]

		// Ahora seleccionamos el valor a cargar en la posici√≥n, segun sea la selecci√≥n
		if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a81      	ldr	r2, [pc, #516]	; (8001ddc <extInt_Config+0x6bc>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d104      	bne.n	8001be4 <extInt_Config+0x4c4>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PA);
 8001bda:	4b7f      	ldr	r3, [pc, #508]	; (8001dd8 <extInt_Config+0x6b8>)
 8001bdc:	4a7e      	ldr	r2, [pc, #504]	; (8001dd8 <extInt_Config+0x6b8>)
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	60d3      	str	r3, [r2, #12]
 8001be2:	e041      	b.n	8001c68 <extInt_Config+0x548>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a7d      	ldr	r2, [pc, #500]	; (8001de0 <extInt_Config+0x6c0>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d106      	bne.n	8001bfe <extInt_Config+0x4de>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PB);
 8001bf0:	4b79      	ldr	r3, [pc, #484]	; (8001dd8 <extInt_Config+0x6b8>)
 8001bf2:	68db      	ldr	r3, [r3, #12]
 8001bf4:	4a78      	ldr	r2, [pc, #480]	; (8001dd8 <extInt_Config+0x6b8>)
 8001bf6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bfa:	60d3      	str	r3, [r2, #12]
 8001bfc:	e034      	b.n	8001c68 <extInt_Config+0x548>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a77      	ldr	r2, [pc, #476]	; (8001de4 <extInt_Config+0x6c4>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d106      	bne.n	8001c18 <extInt_Config+0x4f8>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PC);
 8001c0a:	4b73      	ldr	r3, [pc, #460]	; (8001dd8 <extInt_Config+0x6b8>)
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	4a72      	ldr	r2, [pc, #456]	; (8001dd8 <extInt_Config+0x6b8>)
 8001c10:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c14:	60d3      	str	r3, [r2, #12]
 8001c16:	e027      	b.n	8001c68 <extInt_Config+0x548>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a72      	ldr	r2, [pc, #456]	; (8001de8 <extInt_Config+0x6c8>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d106      	bne.n	8001c32 <extInt_Config+0x512>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PD);
 8001c24:	4b6c      	ldr	r3, [pc, #432]	; (8001dd8 <extInt_Config+0x6b8>)
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	4a6b      	ldr	r2, [pc, #428]	; (8001dd8 <extInt_Config+0x6b8>)
 8001c2a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001c2e:	60d3      	str	r3, [r2, #12]
 8001c30:	e01a      	b.n	8001c68 <extInt_Config+0x548>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a6c      	ldr	r2, [pc, #432]	; (8001dec <extInt_Config+0x6cc>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d106      	bne.n	8001c4c <extInt_Config+0x52c>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PE);
 8001c3e:	4b66      	ldr	r3, [pc, #408]	; (8001dd8 <extInt_Config+0x6b8>)
 8001c40:	68db      	ldr	r3, [r3, #12]
 8001c42:	4a65      	ldr	r2, [pc, #404]	; (8001dd8 <extInt_Config+0x6b8>)
 8001c44:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c48:	60d3      	str	r3, [r2, #12]
 8001c4a:	e00d      	b.n	8001c68 <extInt_Config+0x548>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a67      	ldr	r2, [pc, #412]	; (8001df0 <extInt_Config+0x6d0>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d106      	bne.n	8001c66 <extInt_Config+0x546>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PH);
 8001c58:	4b5f      	ldr	r3, [pc, #380]	; (8001dd8 <extInt_Config+0x6b8>)
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	4a5e      	ldr	r2, [pc, #376]	; (8001dd8 <extInt_Config+0x6b8>)
 8001c5e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c62:	60d3      	str	r3, [r2, #12]
 8001c64:	e000      	b.n	8001c68 <extInt_Config+0x548>

		} else {
			__NOP();
 8001c66:	bf00      	nop
	}

	case 7: {
		/* SYSCFG_EXTICR2 */
		// Limpiamos primero la posici√≥n que deseamos configurar
		SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI7_Pos);
 8001c68:	4b5b      	ldr	r3, [pc, #364]	; (8001dd8 <extInt_Config+0x6b8>)
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	4a5a      	ldr	r2, [pc, #360]	; (8001dd8 <extInt_Config+0x6b8>)
 8001c6e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001c72:	60d3      	str	r3, [r2, #12]

		// Ahora seleccionamos el valor a cargar en la posici√≥n, segun sea la selecci√≥n
		if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a58      	ldr	r2, [pc, #352]	; (8001ddc <extInt_Config+0x6bc>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d104      	bne.n	8001c8a <extInt_Config+0x56a>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PA);
 8001c80:	4b55      	ldr	r3, [pc, #340]	; (8001dd8 <extInt_Config+0x6b8>)
 8001c82:	4a55      	ldr	r2, [pc, #340]	; (8001dd8 <extInt_Config+0x6b8>)
 8001c84:	68db      	ldr	r3, [r3, #12]
 8001c86:	60d3      	str	r3, [r2, #12]
 8001c88:	e041      	b.n	8001d0e <extInt_Config+0x5ee>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a53      	ldr	r2, [pc, #332]	; (8001de0 <extInt_Config+0x6c0>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d106      	bne.n	8001ca4 <extInt_Config+0x584>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PB);
 8001c96:	4b50      	ldr	r3, [pc, #320]	; (8001dd8 <extInt_Config+0x6b8>)
 8001c98:	68db      	ldr	r3, [r3, #12]
 8001c9a:	4a4f      	ldr	r2, [pc, #316]	; (8001dd8 <extInt_Config+0x6b8>)
 8001c9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ca0:	60d3      	str	r3, [r2, #12]
 8001ca2:	e034      	b.n	8001d0e <extInt_Config+0x5ee>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a4e      	ldr	r2, [pc, #312]	; (8001de4 <extInt_Config+0x6c4>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d106      	bne.n	8001cbe <extInt_Config+0x59e>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PC);
 8001cb0:	4b49      	ldr	r3, [pc, #292]	; (8001dd8 <extInt_Config+0x6b8>)
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	4a48      	ldr	r2, [pc, #288]	; (8001dd8 <extInt_Config+0x6b8>)
 8001cb6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001cba:	60d3      	str	r3, [r2, #12]
 8001cbc:	e027      	b.n	8001d0e <extInt_Config+0x5ee>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a48      	ldr	r2, [pc, #288]	; (8001de8 <extInt_Config+0x6c8>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d106      	bne.n	8001cd8 <extInt_Config+0x5b8>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PD);
 8001cca:	4b43      	ldr	r3, [pc, #268]	; (8001dd8 <extInt_Config+0x6b8>)
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	4a42      	ldr	r2, [pc, #264]	; (8001dd8 <extInt_Config+0x6b8>)
 8001cd0:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8001cd4:	60d3      	str	r3, [r2, #12]
 8001cd6:	e01a      	b.n	8001d0e <extInt_Config+0x5ee>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a43      	ldr	r2, [pc, #268]	; (8001dec <extInt_Config+0x6cc>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d106      	bne.n	8001cf2 <extInt_Config+0x5d2>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PE);
 8001ce4:	4b3c      	ldr	r3, [pc, #240]	; (8001dd8 <extInt_Config+0x6b8>)
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	4a3b      	ldr	r2, [pc, #236]	; (8001dd8 <extInt_Config+0x6b8>)
 8001cea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cee:	60d3      	str	r3, [r2, #12]
 8001cf0:	e00d      	b.n	8001d0e <extInt_Config+0x5ee>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a3d      	ldr	r2, [pc, #244]	; (8001df0 <extInt_Config+0x6d0>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d106      	bne.n	8001d0c <extInt_Config+0x5ec>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PH);
 8001cfe:	4b36      	ldr	r3, [pc, #216]	; (8001dd8 <extInt_Config+0x6b8>)
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	4a35      	ldr	r2, [pc, #212]	; (8001dd8 <extInt_Config+0x6b8>)
 8001d04:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8001d08:	60d3      	str	r3, [r2, #12]
 8001d0a:	e000      	b.n	8001d0e <extInt_Config+0x5ee>

		} else {
			__NOP();
 8001d0c:	bf00      	nop
	}

	case 8: {
		/* SYSCFG_EXTICR3 */
		// Limpiamos primero la posici√≥n que deseamos configurar
		SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI8_Pos);
 8001d0e:	4b32      	ldr	r3, [pc, #200]	; (8001dd8 <extInt_Config+0x6b8>)
 8001d10:	691b      	ldr	r3, [r3, #16]
 8001d12:	4a31      	ldr	r2, [pc, #196]	; (8001dd8 <extInt_Config+0x6b8>)
 8001d14:	f023 030f 	bic.w	r3, r3, #15
 8001d18:	6113      	str	r3, [r2, #16]

		// Ahora seleccionamos el valor a cargar en la posici√≥n, segun sea la selecci√≥n
		if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a2e      	ldr	r2, [pc, #184]	; (8001ddc <extInt_Config+0x6bc>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d104      	bne.n	8001d30 <extInt_Config+0x610>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PA);
 8001d26:	4b2c      	ldr	r3, [pc, #176]	; (8001dd8 <extInt_Config+0x6b8>)
 8001d28:	4a2b      	ldr	r2, [pc, #172]	; (8001dd8 <extInt_Config+0x6b8>)
 8001d2a:	691b      	ldr	r3, [r3, #16]
 8001d2c:	6113      	str	r3, [r2, #16]
 8001d2e:	e041      	b.n	8001db4 <extInt_Config+0x694>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a2a      	ldr	r2, [pc, #168]	; (8001de0 <extInt_Config+0x6c0>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d106      	bne.n	8001d4a <extInt_Config+0x62a>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PB);
 8001d3c:	4b26      	ldr	r3, [pc, #152]	; (8001dd8 <extInt_Config+0x6b8>)
 8001d3e:	691b      	ldr	r3, [r3, #16]
 8001d40:	4a25      	ldr	r2, [pc, #148]	; (8001dd8 <extInt_Config+0x6b8>)
 8001d42:	f043 0301 	orr.w	r3, r3, #1
 8001d46:	6113      	str	r3, [r2, #16]
 8001d48:	e034      	b.n	8001db4 <extInt_Config+0x694>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a24      	ldr	r2, [pc, #144]	; (8001de4 <extInt_Config+0x6c4>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d106      	bne.n	8001d64 <extInt_Config+0x644>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PC);
 8001d56:	4b20      	ldr	r3, [pc, #128]	; (8001dd8 <extInt_Config+0x6b8>)
 8001d58:	691b      	ldr	r3, [r3, #16]
 8001d5a:	4a1f      	ldr	r2, [pc, #124]	; (8001dd8 <extInt_Config+0x6b8>)
 8001d5c:	f043 0302 	orr.w	r3, r3, #2
 8001d60:	6113      	str	r3, [r2, #16]
 8001d62:	e027      	b.n	8001db4 <extInt_Config+0x694>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a1f      	ldr	r2, [pc, #124]	; (8001de8 <extInt_Config+0x6c8>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d106      	bne.n	8001d7e <extInt_Config+0x65e>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PD);
 8001d70:	4b19      	ldr	r3, [pc, #100]	; (8001dd8 <extInt_Config+0x6b8>)
 8001d72:	691b      	ldr	r3, [r3, #16]
 8001d74:	4a18      	ldr	r2, [pc, #96]	; (8001dd8 <extInt_Config+0x6b8>)
 8001d76:	f043 0303 	orr.w	r3, r3, #3
 8001d7a:	6113      	str	r3, [r2, #16]
 8001d7c:	e01a      	b.n	8001db4 <extInt_Config+0x694>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a19      	ldr	r2, [pc, #100]	; (8001dec <extInt_Config+0x6cc>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d106      	bne.n	8001d98 <extInt_Config+0x678>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PE);
 8001d8a:	4b13      	ldr	r3, [pc, #76]	; (8001dd8 <extInt_Config+0x6b8>)
 8001d8c:	691b      	ldr	r3, [r3, #16]
 8001d8e:	4a12      	ldr	r2, [pc, #72]	; (8001dd8 <extInt_Config+0x6b8>)
 8001d90:	f043 0304 	orr.w	r3, r3, #4
 8001d94:	6113      	str	r3, [r2, #16]
 8001d96:	e00d      	b.n	8001db4 <extInt_Config+0x694>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a14      	ldr	r2, [pc, #80]	; (8001df0 <extInt_Config+0x6d0>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d106      	bne.n	8001db2 <extInt_Config+0x692>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PH);
 8001da4:	4b0c      	ldr	r3, [pc, #48]	; (8001dd8 <extInt_Config+0x6b8>)
 8001da6:	691b      	ldr	r3, [r3, #16]
 8001da8:	4a0b      	ldr	r2, [pc, #44]	; (8001dd8 <extInt_Config+0x6b8>)
 8001daa:	f043 0307 	orr.w	r3, r3, #7
 8001dae:	6113      	str	r3, [r2, #16]
 8001db0:	e000      	b.n	8001db4 <extInt_Config+0x694>

		} else {
			__NOP();
 8001db2:	bf00      	nop
	}

	case 9: {
		/* SYSCFG_EXTIC3 */
		// Limpiamos primero la posici√≥n que deseamos configurar
		SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI9_Pos);
 8001db4:	4b08      	ldr	r3, [pc, #32]	; (8001dd8 <extInt_Config+0x6b8>)
 8001db6:	691b      	ldr	r3, [r3, #16]
 8001db8:	4a07      	ldr	r2, [pc, #28]	; (8001dd8 <extInt_Config+0x6b8>)
 8001dba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001dbe:	6113      	str	r3, [r2, #16]

		// Ahora seleccionamos el valor a cargar en la posici√≥n, segun sea la selecci√≥n
		if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a05      	ldr	r2, [pc, #20]	; (8001ddc <extInt_Config+0x6bc>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d113      	bne.n	8001df4 <extInt_Config+0x6d4>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PA);
 8001dcc:	4b02      	ldr	r3, [pc, #8]	; (8001dd8 <extInt_Config+0x6b8>)
 8001dce:	4a02      	ldr	r2, [pc, #8]	; (8001dd8 <extInt_Config+0x6b8>)
 8001dd0:	691b      	ldr	r3, [r3, #16]
 8001dd2:	6113      	str	r3, [r2, #16]
 8001dd4:	e050      	b.n	8001e78 <extInt_Config+0x758>
 8001dd6:	bf00      	nop
 8001dd8:	40013800 	.word	0x40013800
 8001ddc:	40020000 	.word	0x40020000
 8001de0:	40020400 	.word	0x40020400
 8001de4:	40020800 	.word	0x40020800
 8001de8:	40020c00 	.word	0x40020c00
 8001dec:	40021000 	.word	0x40021000
 8001df0:	40021c00 	.word	0x40021c00

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a88      	ldr	r2, [pc, #544]	; (800201c <extInt_Config+0x8fc>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d106      	bne.n	8001e0e <extInt_Config+0x6ee>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PB);
 8001e00:	4b87      	ldr	r3, [pc, #540]	; (8002020 <extInt_Config+0x900>)
 8001e02:	691b      	ldr	r3, [r3, #16]
 8001e04:	4a86      	ldr	r2, [pc, #536]	; (8002020 <extInt_Config+0x900>)
 8001e06:	f043 0310 	orr.w	r3, r3, #16
 8001e0a:	6113      	str	r3, [r2, #16]
 8001e0c:	e034      	b.n	8001e78 <extInt_Config+0x758>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a83      	ldr	r2, [pc, #524]	; (8002024 <extInt_Config+0x904>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d106      	bne.n	8001e28 <extInt_Config+0x708>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PC);
 8001e1a:	4b81      	ldr	r3, [pc, #516]	; (8002020 <extInt_Config+0x900>)
 8001e1c:	691b      	ldr	r3, [r3, #16]
 8001e1e:	4a80      	ldr	r2, [pc, #512]	; (8002020 <extInt_Config+0x900>)
 8001e20:	f043 0320 	orr.w	r3, r3, #32
 8001e24:	6113      	str	r3, [r2, #16]
 8001e26:	e027      	b.n	8001e78 <extInt_Config+0x758>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a7e      	ldr	r2, [pc, #504]	; (8002028 <extInt_Config+0x908>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d106      	bne.n	8001e42 <extInt_Config+0x722>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PD);
 8001e34:	4b7a      	ldr	r3, [pc, #488]	; (8002020 <extInt_Config+0x900>)
 8001e36:	691b      	ldr	r3, [r3, #16]
 8001e38:	4a79      	ldr	r2, [pc, #484]	; (8002020 <extInt_Config+0x900>)
 8001e3a:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8001e3e:	6113      	str	r3, [r2, #16]
 8001e40:	e01a      	b.n	8001e78 <extInt_Config+0x758>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a78      	ldr	r2, [pc, #480]	; (800202c <extInt_Config+0x90c>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d106      	bne.n	8001e5c <extInt_Config+0x73c>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PE);
 8001e4e:	4b74      	ldr	r3, [pc, #464]	; (8002020 <extInt_Config+0x900>)
 8001e50:	691b      	ldr	r3, [r3, #16]
 8001e52:	4a73      	ldr	r2, [pc, #460]	; (8002020 <extInt_Config+0x900>)
 8001e54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e58:	6113      	str	r3, [r2, #16]
 8001e5a:	e00d      	b.n	8001e78 <extInt_Config+0x758>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a73      	ldr	r2, [pc, #460]	; (8002030 <extInt_Config+0x910>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d106      	bne.n	8001e76 <extInt_Config+0x756>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PH);
 8001e68:	4b6d      	ldr	r3, [pc, #436]	; (8002020 <extInt_Config+0x900>)
 8001e6a:	691b      	ldr	r3, [r3, #16]
 8001e6c:	4a6c      	ldr	r2, [pc, #432]	; (8002020 <extInt_Config+0x900>)
 8001e6e:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8001e72:	6113      	str	r3, [r2, #16]
 8001e74:	e000      	b.n	8001e78 <extInt_Config+0x758>

		} else {
			__NOP();
 8001e76:	bf00      	nop
	}

	case 10: {
		/* SYSCFG_EXTICR3 */
		// Limpiamos primero la posici√≥n que deseamos configurar
		SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI10_Pos);
 8001e78:	4b69      	ldr	r3, [pc, #420]	; (8002020 <extInt_Config+0x900>)
 8001e7a:	691b      	ldr	r3, [r3, #16]
 8001e7c:	4a68      	ldr	r2, [pc, #416]	; (8002020 <extInt_Config+0x900>)
 8001e7e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001e82:	6113      	str	r3, [r2, #16]

		// Ahora seleccionamos el valor a cargar en la posici√≥n, segun sea la selecci√≥n
		if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a6a      	ldr	r2, [pc, #424]	; (8002034 <extInt_Config+0x914>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d104      	bne.n	8001e9a <extInt_Config+0x77a>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PA);
 8001e90:	4b63      	ldr	r3, [pc, #396]	; (8002020 <extInt_Config+0x900>)
 8001e92:	4a63      	ldr	r2, [pc, #396]	; (8002020 <extInt_Config+0x900>)
 8001e94:	691b      	ldr	r3, [r3, #16]
 8001e96:	6113      	str	r3, [r2, #16]
 8001e98:	e041      	b.n	8001f1e <extInt_Config+0x7fe>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a5e      	ldr	r2, [pc, #376]	; (800201c <extInt_Config+0x8fc>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d106      	bne.n	8001eb4 <extInt_Config+0x794>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PB);
 8001ea6:	4b5e      	ldr	r3, [pc, #376]	; (8002020 <extInt_Config+0x900>)
 8001ea8:	691b      	ldr	r3, [r3, #16]
 8001eaa:	4a5d      	ldr	r2, [pc, #372]	; (8002020 <extInt_Config+0x900>)
 8001eac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001eb0:	6113      	str	r3, [r2, #16]
 8001eb2:	e034      	b.n	8001f1e <extInt_Config+0x7fe>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a5a      	ldr	r2, [pc, #360]	; (8002024 <extInt_Config+0x904>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d106      	bne.n	8001ece <extInt_Config+0x7ae>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PC);
 8001ec0:	4b57      	ldr	r3, [pc, #348]	; (8002020 <extInt_Config+0x900>)
 8001ec2:	691b      	ldr	r3, [r3, #16]
 8001ec4:	4a56      	ldr	r2, [pc, #344]	; (8002020 <extInt_Config+0x900>)
 8001ec6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001eca:	6113      	str	r3, [r2, #16]
 8001ecc:	e027      	b.n	8001f1e <extInt_Config+0x7fe>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a54      	ldr	r2, [pc, #336]	; (8002028 <extInt_Config+0x908>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d106      	bne.n	8001ee8 <extInt_Config+0x7c8>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PD);
 8001eda:	4b51      	ldr	r3, [pc, #324]	; (8002020 <extInt_Config+0x900>)
 8001edc:	691b      	ldr	r3, [r3, #16]
 8001ede:	4a50      	ldr	r2, [pc, #320]	; (8002020 <extInt_Config+0x900>)
 8001ee0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001ee4:	6113      	str	r3, [r2, #16]
 8001ee6:	e01a      	b.n	8001f1e <extInt_Config+0x7fe>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a4f      	ldr	r2, [pc, #316]	; (800202c <extInt_Config+0x90c>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d106      	bne.n	8001f02 <extInt_Config+0x7e2>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PE);
 8001ef4:	4b4a      	ldr	r3, [pc, #296]	; (8002020 <extInt_Config+0x900>)
 8001ef6:	691b      	ldr	r3, [r3, #16]
 8001ef8:	4a49      	ldr	r2, [pc, #292]	; (8002020 <extInt_Config+0x900>)
 8001efa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001efe:	6113      	str	r3, [r2, #16]
 8001f00:	e00d      	b.n	8001f1e <extInt_Config+0x7fe>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a49      	ldr	r2, [pc, #292]	; (8002030 <extInt_Config+0x910>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d106      	bne.n	8001f1c <extInt_Config+0x7fc>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PH);
 8001f0e:	4b44      	ldr	r3, [pc, #272]	; (8002020 <extInt_Config+0x900>)
 8001f10:	691b      	ldr	r3, [r3, #16]
 8001f12:	4a43      	ldr	r2, [pc, #268]	; (8002020 <extInt_Config+0x900>)
 8001f14:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001f18:	6113      	str	r3, [r2, #16]
 8001f1a:	e000      	b.n	8001f1e <extInt_Config+0x7fe>

		} else {
			__NOP();
 8001f1c:	bf00      	nop
	}

	case 11: {
		/* SYSCFG_EXTICR3 */
		// Limpiamos primero la posici√≥n que deseamos configurar
		SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI11_Pos);
 8001f1e:	4b40      	ldr	r3, [pc, #256]	; (8002020 <extInt_Config+0x900>)
 8001f20:	691b      	ldr	r3, [r3, #16]
 8001f22:	4a3f      	ldr	r2, [pc, #252]	; (8002020 <extInt_Config+0x900>)
 8001f24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001f28:	6113      	str	r3, [r2, #16]

		// Ahora seleccionamos el valor a cargar en la posici√≥n, segun sea la selecci√≥n
		if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a40      	ldr	r2, [pc, #256]	; (8002034 <extInt_Config+0x914>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d104      	bne.n	8001f40 <extInt_Config+0x820>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PA);
 8001f36:	4b3a      	ldr	r3, [pc, #232]	; (8002020 <extInt_Config+0x900>)
 8001f38:	4a39      	ldr	r2, [pc, #228]	; (8002020 <extInt_Config+0x900>)
 8001f3a:	691b      	ldr	r3, [r3, #16]
 8001f3c:	6113      	str	r3, [r2, #16]
 8001f3e:	e041      	b.n	8001fc4 <extInt_Config+0x8a4>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a35      	ldr	r2, [pc, #212]	; (800201c <extInt_Config+0x8fc>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d106      	bne.n	8001f5a <extInt_Config+0x83a>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PB);
 8001f4c:	4b34      	ldr	r3, [pc, #208]	; (8002020 <extInt_Config+0x900>)
 8001f4e:	691b      	ldr	r3, [r3, #16]
 8001f50:	4a33      	ldr	r2, [pc, #204]	; (8002020 <extInt_Config+0x900>)
 8001f52:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f56:	6113      	str	r3, [r2, #16]
 8001f58:	e034      	b.n	8001fc4 <extInt_Config+0x8a4>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a30      	ldr	r2, [pc, #192]	; (8002024 <extInt_Config+0x904>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d106      	bne.n	8001f74 <extInt_Config+0x854>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PC);
 8001f66:	4b2e      	ldr	r3, [pc, #184]	; (8002020 <extInt_Config+0x900>)
 8001f68:	691b      	ldr	r3, [r3, #16]
 8001f6a:	4a2d      	ldr	r2, [pc, #180]	; (8002020 <extInt_Config+0x900>)
 8001f6c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f70:	6113      	str	r3, [r2, #16]
 8001f72:	e027      	b.n	8001fc4 <extInt_Config+0x8a4>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a2b      	ldr	r2, [pc, #172]	; (8002028 <extInt_Config+0x908>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d106      	bne.n	8001f8e <extInt_Config+0x86e>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PD);
 8001f80:	4b27      	ldr	r3, [pc, #156]	; (8002020 <extInt_Config+0x900>)
 8001f82:	691b      	ldr	r3, [r3, #16]
 8001f84:	4a26      	ldr	r2, [pc, #152]	; (8002020 <extInt_Config+0x900>)
 8001f86:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8001f8a:	6113      	str	r3, [r2, #16]
 8001f8c:	e01a      	b.n	8001fc4 <extInt_Config+0x8a4>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a25      	ldr	r2, [pc, #148]	; (800202c <extInt_Config+0x90c>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d106      	bne.n	8001fa8 <extInt_Config+0x888>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PE);
 8001f9a:	4b21      	ldr	r3, [pc, #132]	; (8002020 <extInt_Config+0x900>)
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	4a20      	ldr	r2, [pc, #128]	; (8002020 <extInt_Config+0x900>)
 8001fa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fa4:	6113      	str	r3, [r2, #16]
 8001fa6:	e00d      	b.n	8001fc4 <extInt_Config+0x8a4>

		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a20      	ldr	r2, [pc, #128]	; (8002030 <extInt_Config+0x910>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d106      	bne.n	8001fc2 <extInt_Config+0x8a2>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PH);
 8001fb4:	4b1a      	ldr	r3, [pc, #104]	; (8002020 <extInt_Config+0x900>)
 8001fb6:	691b      	ldr	r3, [r3, #16]
 8001fb8:	4a19      	ldr	r2, [pc, #100]	; (8002020 <extInt_Config+0x900>)
 8001fba:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8001fbe:	6113      	str	r3, [r2, #16]
 8001fc0:	e000      	b.n	8001fc4 <extInt_Config+0x8a4>

		} else {
			__NOP();
 8001fc2:	bf00      	nop
		}
	}
	case 12: {
		/* SYSCFG_EXTICR4 */
		// Limpiamos primero la posici√≥n que deseamos configurar
		SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI12_Pos);
 8001fc4:	4b16      	ldr	r3, [pc, #88]	; (8002020 <extInt_Config+0x900>)
 8001fc6:	695b      	ldr	r3, [r3, #20]
 8001fc8:	4a15      	ldr	r2, [pc, #84]	; (8002020 <extInt_Config+0x900>)
 8001fca:	f023 030f 	bic.w	r3, r3, #15
 8001fce:	6153      	str	r3, [r2, #20]

		// Ahora seleccionamos el valor a cargar en la posici√≥n, segun sea la selecci√≥n
		// del puerto que vamos a utilizar: GPIOA_0, √≥ GPIOB_0, √≥ GPIOC_0, etc
		if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a17      	ldr	r2, [pc, #92]	; (8002034 <extInt_Config+0x914>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d104      	bne.n	8001fe6 <extInt_Config+0x8c6>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PA);
 8001fdc:	4b10      	ldr	r3, [pc, #64]	; (8002020 <extInt_Config+0x900>)
 8001fde:	4a10      	ldr	r2, [pc, #64]	; (8002020 <extInt_Config+0x900>)
 8001fe0:	695b      	ldr	r3, [r3, #20]
 8001fe2:	6153      	str	r3, [r2, #20]
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PH);

		} else {
			__NOP();
		}
		break;
 8001fe4:	e15e      	b.n	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a0b      	ldr	r2, [pc, #44]	; (800201c <extInt_Config+0x8fc>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d106      	bne.n	8002000 <extInt_Config+0x8e0>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PB);
 8001ff2:	4b0b      	ldr	r3, [pc, #44]	; (8002020 <extInt_Config+0x900>)
 8001ff4:	695b      	ldr	r3, [r3, #20]
 8001ff6:	4a0a      	ldr	r2, [pc, #40]	; (8002020 <extInt_Config+0x900>)
 8001ff8:	f043 0301 	orr.w	r3, r3, #1
 8001ffc:	6153      	str	r3, [r2, #20]
		break;
 8001ffe:	e151      	b.n	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a07      	ldr	r2, [pc, #28]	; (8002024 <extInt_Config+0x904>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d115      	bne.n	8002038 <extInt_Config+0x918>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PC);
 800200c:	4b04      	ldr	r3, [pc, #16]	; (8002020 <extInt_Config+0x900>)
 800200e:	695b      	ldr	r3, [r3, #20]
 8002010:	4a03      	ldr	r2, [pc, #12]	; (8002020 <extInt_Config+0x900>)
 8002012:	f043 0302 	orr.w	r3, r3, #2
 8002016:	6153      	str	r3, [r2, #20]
		break;
 8002018:	e144      	b.n	80022a4 <extInt_Config+0xb84>
 800201a:	bf00      	nop
 800201c:	40020400 	.word	0x40020400
 8002020:	40013800 	.word	0x40013800
 8002024:	40020800 	.word	0x40020800
 8002028:	40020c00 	.word	0x40020c00
 800202c:	40021000 	.word	0x40021000
 8002030:	40021c00 	.word	0x40021c00
 8002034:	40020000 	.word	0x40020000
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a83      	ldr	r2, [pc, #524]	; (800224c <extInt_Config+0xb2c>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d106      	bne.n	8002052 <extInt_Config+0x932>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PD);
 8002044:	4b82      	ldr	r3, [pc, #520]	; (8002250 <extInt_Config+0xb30>)
 8002046:	695b      	ldr	r3, [r3, #20]
 8002048:	4a81      	ldr	r2, [pc, #516]	; (8002250 <extInt_Config+0xb30>)
 800204a:	f043 0303 	orr.w	r3, r3, #3
 800204e:	6153      	str	r3, [r2, #20]
		break;
 8002050:	e128      	b.n	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a7e      	ldr	r2, [pc, #504]	; (8002254 <extInt_Config+0xb34>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d106      	bne.n	800206c <extInt_Config+0x94c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PE);
 800205e:	4b7c      	ldr	r3, [pc, #496]	; (8002250 <extInt_Config+0xb30>)
 8002060:	695b      	ldr	r3, [r3, #20]
 8002062:	4a7b      	ldr	r2, [pc, #492]	; (8002250 <extInt_Config+0xb30>)
 8002064:	f043 0304 	orr.w	r3, r3, #4
 8002068:	6153      	str	r3, [r2, #20]
		break;
 800206a:	e11b      	b.n	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a79      	ldr	r2, [pc, #484]	; (8002258 <extInt_Config+0xb38>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d106      	bne.n	8002086 <extInt_Config+0x966>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PH);
 8002078:	4b75      	ldr	r3, [pc, #468]	; (8002250 <extInt_Config+0xb30>)
 800207a:	695b      	ldr	r3, [r3, #20]
 800207c:	4a74      	ldr	r2, [pc, #464]	; (8002250 <extInt_Config+0xb30>)
 800207e:	f043 0307 	orr.w	r3, r3, #7
 8002082:	6153      	str	r3, [r2, #20]
		break;
 8002084:	e10e      	b.n	80022a4 <extInt_Config+0xb84>
			__NOP();
 8002086:	bf00      	nop
		break;
 8002088:	e10c      	b.n	80022a4 <extInt_Config+0xb84>
	}
	case 13: {
		/* SYSCFG_EXTICR4 */
		// Limpiamos primero la posici√≥n que deseamos configurar
		SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI13_Pos);
 800208a:	4b71      	ldr	r3, [pc, #452]	; (8002250 <extInt_Config+0xb30>)
 800208c:	695b      	ldr	r3, [r3, #20]
 800208e:	4a70      	ldr	r2, [pc, #448]	; (8002250 <extInt_Config+0xb30>)
 8002090:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002094:	6153      	str	r3, [r2, #20]

		// Ahora seleccionamos el valor a cargar en la posici√≥n, segun sea la selecci√≥n
		// del puerto que vamos a utilizar: GPIOA_0, √≥ GPIOB_0, √≥ GPIOC_0, etc
		if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a6f      	ldr	r2, [pc, #444]	; (800225c <extInt_Config+0xb3c>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d104      	bne.n	80020ac <extInt_Config+0x98c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PA);
 80020a2:	4b6b      	ldr	r3, [pc, #428]	; (8002250 <extInt_Config+0xb30>)
 80020a4:	4a6a      	ldr	r2, [pc, #424]	; (8002250 <extInt_Config+0xb30>)
 80020a6:	695b      	ldr	r3, [r3, #20]
 80020a8:	6153      	str	r3, [r2, #20]
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PH);

		} else {
			__NOP();
		}
		break;
 80020aa:	e0fb      	b.n	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a6b      	ldr	r2, [pc, #428]	; (8002260 <extInt_Config+0xb40>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d106      	bne.n	80020c6 <extInt_Config+0x9a6>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PB);
 80020b8:	4b65      	ldr	r3, [pc, #404]	; (8002250 <extInt_Config+0xb30>)
 80020ba:	695b      	ldr	r3, [r3, #20]
 80020bc:	4a64      	ldr	r2, [pc, #400]	; (8002250 <extInt_Config+0xb30>)
 80020be:	f043 0310 	orr.w	r3, r3, #16
 80020c2:	6153      	str	r3, [r2, #20]
		break;
 80020c4:	e0ee      	b.n	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a65      	ldr	r2, [pc, #404]	; (8002264 <extInt_Config+0xb44>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d106      	bne.n	80020e0 <extInt_Config+0x9c0>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PC);
 80020d2:	4b5f      	ldr	r3, [pc, #380]	; (8002250 <extInt_Config+0xb30>)
 80020d4:	695b      	ldr	r3, [r3, #20]
 80020d6:	4a5e      	ldr	r2, [pc, #376]	; (8002250 <extInt_Config+0xb30>)
 80020d8:	f043 0320 	orr.w	r3, r3, #32
 80020dc:	6153      	str	r3, [r2, #20]
		break;
 80020de:	e0e1      	b.n	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a59      	ldr	r2, [pc, #356]	; (800224c <extInt_Config+0xb2c>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d106      	bne.n	80020fa <extInt_Config+0x9da>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PD);
 80020ec:	4b58      	ldr	r3, [pc, #352]	; (8002250 <extInt_Config+0xb30>)
 80020ee:	695b      	ldr	r3, [r3, #20]
 80020f0:	4a57      	ldr	r2, [pc, #348]	; (8002250 <extInt_Config+0xb30>)
 80020f2:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80020f6:	6153      	str	r3, [r2, #20]
		break;
 80020f8:	e0d4      	b.n	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a54      	ldr	r2, [pc, #336]	; (8002254 <extInt_Config+0xb34>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d106      	bne.n	8002114 <extInt_Config+0x9f4>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PE);
 8002106:	4b52      	ldr	r3, [pc, #328]	; (8002250 <extInt_Config+0xb30>)
 8002108:	695b      	ldr	r3, [r3, #20]
 800210a:	4a51      	ldr	r2, [pc, #324]	; (8002250 <extInt_Config+0xb30>)
 800210c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002110:	6153      	str	r3, [r2, #20]
		break;
 8002112:	e0c7      	b.n	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a4f      	ldr	r2, [pc, #316]	; (8002258 <extInt_Config+0xb38>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d106      	bne.n	800212e <extInt_Config+0xa0e>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PH);
 8002120:	4b4b      	ldr	r3, [pc, #300]	; (8002250 <extInt_Config+0xb30>)
 8002122:	695b      	ldr	r3, [r3, #20]
 8002124:	4a4a      	ldr	r2, [pc, #296]	; (8002250 <extInt_Config+0xb30>)
 8002126:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800212a:	6153      	str	r3, [r2, #20]
		break;
 800212c:	e0ba      	b.n	80022a4 <extInt_Config+0xb84>
			__NOP();
 800212e:	bf00      	nop
		break;
 8002130:	e0b8      	b.n	80022a4 <extInt_Config+0xb84>
	}

	case 14: {
		/* SYSCFG_EXTICR4 */
		// Limpiamos primero la posici√≥n que deseamos configurar
		SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI14_Pos);
 8002132:	4b47      	ldr	r3, [pc, #284]	; (8002250 <extInt_Config+0xb30>)
 8002134:	695b      	ldr	r3, [r3, #20]
 8002136:	4a46      	ldr	r2, [pc, #280]	; (8002250 <extInt_Config+0xb30>)
 8002138:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800213c:	6153      	str	r3, [r2, #20]

		// Ahora seleccionamos el valor a cargar en la posici√≥n, segun sea la selecci√≥n
		// del puerto que vamos a utilizar: GPIOA_0, √≥ GPIOB_0, √≥ GPIOC_0, etc
		if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a45      	ldr	r2, [pc, #276]	; (800225c <extInt_Config+0xb3c>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d104      	bne.n	8002154 <extInt_Config+0xa34>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PA);
 800214a:	4b41      	ldr	r3, [pc, #260]	; (8002250 <extInt_Config+0xb30>)
 800214c:	4a40      	ldr	r2, [pc, #256]	; (8002250 <extInt_Config+0xb30>)
 800214e:	695b      	ldr	r3, [r3, #20]
 8002150:	6153      	str	r3, [r2, #20]
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PH);

		} else {
			__NOP();
		}
		break;
 8002152:	e0a7      	b.n	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a41      	ldr	r2, [pc, #260]	; (8002260 <extInt_Config+0xb40>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d106      	bne.n	800216e <extInt_Config+0xa4e>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PB);
 8002160:	4b3b      	ldr	r3, [pc, #236]	; (8002250 <extInt_Config+0xb30>)
 8002162:	695b      	ldr	r3, [r3, #20]
 8002164:	4a3a      	ldr	r2, [pc, #232]	; (8002250 <extInt_Config+0xb30>)
 8002166:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800216a:	6153      	str	r3, [r2, #20]
		break;
 800216c:	e09a      	b.n	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a3b      	ldr	r2, [pc, #236]	; (8002264 <extInt_Config+0xb44>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d106      	bne.n	8002188 <extInt_Config+0xa68>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PC);
 800217a:	4b35      	ldr	r3, [pc, #212]	; (8002250 <extInt_Config+0xb30>)
 800217c:	695b      	ldr	r3, [r3, #20]
 800217e:	4a34      	ldr	r2, [pc, #208]	; (8002250 <extInt_Config+0xb30>)
 8002180:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002184:	6153      	str	r3, [r2, #20]
		break;
 8002186:	e08d      	b.n	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a2f      	ldr	r2, [pc, #188]	; (800224c <extInt_Config+0xb2c>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d106      	bne.n	80021a2 <extInt_Config+0xa82>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PD);
 8002194:	4b2e      	ldr	r3, [pc, #184]	; (8002250 <extInt_Config+0xb30>)
 8002196:	695b      	ldr	r3, [r3, #20]
 8002198:	4a2d      	ldr	r2, [pc, #180]	; (8002250 <extInt_Config+0xb30>)
 800219a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800219e:	6153      	str	r3, [r2, #20]
		break;
 80021a0:	e080      	b.n	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a2a      	ldr	r2, [pc, #168]	; (8002254 <extInt_Config+0xb34>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d106      	bne.n	80021bc <extInt_Config+0xa9c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PE);
 80021ae:	4b28      	ldr	r3, [pc, #160]	; (8002250 <extInt_Config+0xb30>)
 80021b0:	695b      	ldr	r3, [r3, #20]
 80021b2:	4a27      	ldr	r2, [pc, #156]	; (8002250 <extInt_Config+0xb30>)
 80021b4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021b8:	6153      	str	r3, [r2, #20]
		break;
 80021ba:	e073      	b.n	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a25      	ldr	r2, [pc, #148]	; (8002258 <extInt_Config+0xb38>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d106      	bne.n	80021d6 <extInt_Config+0xab6>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PH);
 80021c8:	4b21      	ldr	r3, [pc, #132]	; (8002250 <extInt_Config+0xb30>)
 80021ca:	695b      	ldr	r3, [r3, #20]
 80021cc:	4a20      	ldr	r2, [pc, #128]	; (8002250 <extInt_Config+0xb30>)
 80021ce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80021d2:	6153      	str	r3, [r2, #20]
		break;
 80021d4:	e066      	b.n	80022a4 <extInt_Config+0xb84>
			__NOP();
 80021d6:	bf00      	nop
		break;
 80021d8:	e064      	b.n	80022a4 <extInt_Config+0xb84>

	/* Configurando para el todos los pines GPIOX_15 */
	case 15: {
		/* SYSCFG_EXTICR4 */
		// Limpiamos primero la posici√≥n que deseamos configurar
		SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI15_Pos);
 80021da:	4b1d      	ldr	r3, [pc, #116]	; (8002250 <extInt_Config+0xb30>)
 80021dc:	695b      	ldr	r3, [r3, #20]
 80021de:	4a1c      	ldr	r2, [pc, #112]	; (8002250 <extInt_Config+0xb30>)
 80021e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80021e4:	6153      	str	r3, [r2, #20]

		// Ahora seleccionamos el valor a cargar en la posici√≥n, segun sea la selecci√≥n
		// del puerto que vamos a utilizar: GPIOA_0, √≥ GPIOB_0, √≥ GPIOC_0, etc
		if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a1b      	ldr	r2, [pc, #108]	; (800225c <extInt_Config+0xb3c>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d104      	bne.n	80021fc <extInt_Config+0xadc>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PA);
 80021f2:	4b17      	ldr	r3, [pc, #92]	; (8002250 <extInt_Config+0xb30>)
 80021f4:	4a16      	ldr	r2, [pc, #88]	; (8002250 <extInt_Config+0xb30>)
 80021f6:	695b      	ldr	r3, [r3, #20]
 80021f8:	6153      	str	r3, [r2, #20]
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PH);

		} else {
			__NOP();
		}
		break;
 80021fa:	e053      	b.n	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a17      	ldr	r2, [pc, #92]	; (8002260 <extInt_Config+0xb40>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d106      	bne.n	8002216 <extInt_Config+0xaf6>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PB);
 8002208:	4b11      	ldr	r3, [pc, #68]	; (8002250 <extInt_Config+0xb30>)
 800220a:	695b      	ldr	r3, [r3, #20]
 800220c:	4a10      	ldr	r2, [pc, #64]	; (8002250 <extInt_Config+0xb30>)
 800220e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002212:	6153      	str	r3, [r2, #20]
		break;
 8002214:	e046      	b.n	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a11      	ldr	r2, [pc, #68]	; (8002264 <extInt_Config+0xb44>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d106      	bne.n	8002230 <extInt_Config+0xb10>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PC);
 8002222:	4b0b      	ldr	r3, [pc, #44]	; (8002250 <extInt_Config+0xb30>)
 8002224:	695b      	ldr	r3, [r3, #20]
 8002226:	4a0a      	ldr	r2, [pc, #40]	; (8002250 <extInt_Config+0xb30>)
 8002228:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800222c:	6153      	str	r3, [r2, #20]
		break;
 800222e:	e039      	b.n	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a05      	ldr	r2, [pc, #20]	; (800224c <extInt_Config+0xb2c>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d115      	bne.n	8002268 <extInt_Config+0xb48>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PD);
 800223c:	4b04      	ldr	r3, [pc, #16]	; (8002250 <extInt_Config+0xb30>)
 800223e:	695b      	ldr	r3, [r3, #20]
 8002240:	4a03      	ldr	r2, [pc, #12]	; (8002250 <extInt_Config+0xb30>)
 8002242:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8002246:	6153      	str	r3, [r2, #20]
		break;
 8002248:	e02c      	b.n	80022a4 <extInt_Config+0xb84>
 800224a:	bf00      	nop
 800224c:	40020c00 	.word	0x40020c00
 8002250:	40013800 	.word	0x40013800
 8002254:	40021000 	.word	0x40021000
 8002258:	40021c00 	.word	0x40021c00
 800225c:	40020000 	.word	0x40020000
 8002260:	40020400 	.word	0x40020400
 8002264:	40020800 	.word	0x40020800
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a67      	ldr	r2, [pc, #412]	; (800240c <extInt_Config+0xcec>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d106      	bne.n	8002282 <extInt_Config+0xb62>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PE);
 8002274:	4b66      	ldr	r3, [pc, #408]	; (8002410 <extInt_Config+0xcf0>)
 8002276:	695b      	ldr	r3, [r3, #20]
 8002278:	4a65      	ldr	r2, [pc, #404]	; (8002410 <extInt_Config+0xcf0>)
 800227a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800227e:	6153      	str	r3, [r2, #20]
		break;
 8002280:	e010      	b.n	80022a4 <extInt_Config+0xb84>
		} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a62      	ldr	r2, [pc, #392]	; (8002414 <extInt_Config+0xcf4>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d106      	bne.n	800229c <extInt_Config+0xb7c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PH);
 800228e:	4b60      	ldr	r3, [pc, #384]	; (8002410 <extInt_Config+0xcf0>)
 8002290:	695b      	ldr	r3, [r3, #20]
 8002292:	4a5f      	ldr	r2, [pc, #380]	; (8002410 <extInt_Config+0xcf0>)
 8002294:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8002298:	6153      	str	r3, [r2, #20]
		break;
 800229a:	e003      	b.n	80022a4 <extInt_Config+0xb84>
			__NOP();
 800229c:	bf00      	nop
		break;
 800229e:	e001      	b.n	80022a4 <extInt_Config+0xb84>
	}

	default: {
		__NOP();
 80022a0:	bf00      	nop
		break;
 80022a2:	bf00      	nop
	}

	}// Fin del switch-case

	/* 4.0 Seleccionamos el tipo de flanco */
	EXTI -> FTSR &= ~(0b1 << extiConfig->pGPIOHandler->GPIO_PinConfig_t.GPIO_PinNumber);
 80022a4:	4b5c      	ldr	r3, [pc, #368]	; (8002418 <extInt_Config+0xcf8>)
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	687a      	ldr	r2, [r7, #4]
 80022aa:	6812      	ldr	r2, [r2, #0]
 80022ac:	7912      	ldrb	r2, [r2, #4]
 80022ae:	4611      	mov	r1, r2
 80022b0:	2201      	movs	r2, #1
 80022b2:	408a      	lsls	r2, r1
 80022b4:	43d2      	mvns	r2, r2
 80022b6:	4611      	mov	r1, r2
 80022b8:	4a57      	ldr	r2, [pc, #348]	; (8002418 <extInt_Config+0xcf8>)
 80022ba:	400b      	ands	r3, r1
 80022bc:	60d3      	str	r3, [r2, #12]
	EXTI -> RTSR &= ~(0b1 << extiConfig->pGPIOHandler->GPIO_PinConfig_t.GPIO_PinNumber);
 80022be:	4b56      	ldr	r3, [pc, #344]	; (8002418 <extInt_Config+0xcf8>)
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	6812      	ldr	r2, [r2, #0]
 80022c6:	7912      	ldrb	r2, [r2, #4]
 80022c8:	4611      	mov	r1, r2
 80022ca:	2201      	movs	r2, #1
 80022cc:	408a      	lsls	r2, r1
 80022ce:	43d2      	mvns	r2, r2
 80022d0:	4611      	mov	r1, r2
 80022d2:	4a51      	ldr	r2, [pc, #324]	; (8002418 <extInt_Config+0xcf8>)
 80022d4:	400b      	ands	r3, r1
 80022d6:	6093      	str	r3, [r2, #8]
	/* Falling Trigger selection register*/
    EXTI -> FTSR |= (~extiConfig->edgeType << extiConfig->pGPIOHandler->GPIO_PinConfig_t.GPIO_PinNumber);
 80022d8:	4b4f      	ldr	r3, [pc, #316]	; (8002418 <extInt_Config+0xcf8>)
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	7912      	ldrb	r2, [r2, #4]
 80022e0:	43d2      	mvns	r2, r2
 80022e2:	6879      	ldr	r1, [r7, #4]
 80022e4:	6809      	ldr	r1, [r1, #0]
 80022e6:	7909      	ldrb	r1, [r1, #4]
 80022e8:	408a      	lsls	r2, r1
 80022ea:	4611      	mov	r1, r2
 80022ec:	4a4a      	ldr	r2, [pc, #296]	; (8002418 <extInt_Config+0xcf8>)
 80022ee:	430b      	orrs	r3, r1
 80022f0:	60d3      	str	r3, [r2, #12]
	EXTI -> RTSR |= (extiConfig->edgeType << extiConfig->pGPIOHandler->GPIO_PinConfig_t.GPIO_PinNumber);
 80022f2:	4b49      	ldr	r3, [pc, #292]	; (8002418 <extInt_Config+0xcf8>)
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	7912      	ldrb	r2, [r2, #4]
 80022fa:	4611      	mov	r1, r2
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	6812      	ldr	r2, [r2, #0]
 8002300:	7912      	ldrb	r2, [r2, #4]
 8002302:	fa01 f202 	lsl.w	r2, r1, r2
 8002306:	4611      	mov	r1, r2
 8002308:	4a43      	ldr	r2, [pc, #268]	; (8002418 <extInt_Config+0xcf8>)
 800230a:	430b      	orrs	r3, r1
 800230c:	6093      	str	r3, [r2, #8]
  __ASM volatile ("cpsid i" : : : "memory");
 800230e:	b672      	cpsid	i
}
 8002310:	bf00      	nop
	__disable_irq();

	/* 6.0 Activamos la interrupci√≥n del canal que estamos configurando */
	// Interrupt Mask register
	/*Agregue su c√≥digo ac√°*/
	EXTI -> IMR |= (0b1 << extiConfig->pGPIOHandler->GPIO_PinConfig_t.GPIO_PinNumber); //Activamos la interrupcion EXTI_X
 8002312:	4b41      	ldr	r3, [pc, #260]	; (8002418 <extInt_Config+0xcf8>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	6812      	ldr	r2, [r2, #0]
 800231a:	7912      	ldrb	r2, [r2, #4]
 800231c:	4611      	mov	r1, r2
 800231e:	2201      	movs	r2, #1
 8002320:	408a      	lsls	r2, r1
 8002322:	4611      	mov	r1, r2
 8002324:	4a3c      	ldr	r2, [pc, #240]	; (8002418 <extInt_Config+0xcf8>)
 8002326:	430b      	orrs	r3, r1
 8002328:	6013      	str	r3, [r2, #0]
	/* 6.1 Matriculamos la interrupci√≥n en el NVIC para el canal correspondiente,
	 * donde el canal 0 corresponde al EXTI_0, canal 1 al EXTI_1, etc.
	 *
	 * NOTA: Observar que algunos canales EXTI comparten un mismo vector de interrupci√≥n
	 * */
	switch (extiConfig->pGPIOHandler->GPIO_PinConfig_t.GPIO_PinNumber) {
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	791b      	ldrb	r3, [r3, #4]
 8002330:	2b0f      	cmp	r3, #15
 8002332:	d863      	bhi.n	80023fc <extInt_Config+0xcdc>
 8002334:	a201      	add	r2, pc, #4	; (adr r2, 800233c <extInt_Config+0xc1c>)
 8002336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800233a:	bf00      	nop
 800233c:	0800237d 	.word	0x0800237d
 8002340:	08002385 	.word	0x08002385
 8002344:	0800238d 	.word	0x0800238d
 8002348:	08002395 	.word	0x08002395
 800234c:	0800239d 	.word	0x0800239d
 8002350:	080023a5 	.word	0x080023a5
 8002354:	080023ad 	.word	0x080023ad
 8002358:	080023b5 	.word	0x080023b5
 800235c:	080023bd 	.word	0x080023bd
 8002360:	080023c5 	.word	0x080023c5
 8002364:	080023cd 	.word	0x080023cd
 8002368:	080023d5 	.word	0x080023d5
 800236c:	080023dd 	.word	0x080023dd
 8002370:	080023e5 	.word	0x080023e5
 8002374:	080023ed 	.word	0x080023ed
 8002378:	080023f5 	.word	0x080023f5
	case 0: {
		__NVIC_EnableIRQ(EXTI0_IRQn);
 800237c:	2006      	movs	r0, #6
 800237e:	f7ff f9b1 	bl	80016e4 <__NVIC_EnableIRQ>
		break;
 8002382:	e03c      	b.n	80023fe <extInt_Config+0xcde>
	}

	case 1: {
		__NVIC_EnableIRQ(EXTI1_IRQn);
 8002384:	2007      	movs	r0, #7
 8002386:	f7ff f9ad 	bl	80016e4 <__NVIC_EnableIRQ>
		break;
 800238a:	e038      	b.n	80023fe <extInt_Config+0xcde>
	}
	case 2: {
		__NVIC_EnableIRQ(EXTI2_IRQn);
 800238c:	2008      	movs	r0, #8
 800238e:	f7ff f9a9 	bl	80016e4 <__NVIC_EnableIRQ>
		break;
 8002392:	e034      	b.n	80023fe <extInt_Config+0xcde>
	}
	case 3: {
		__NVIC_EnableIRQ(EXTI3_IRQn);
 8002394:	2009      	movs	r0, #9
 8002396:	f7ff f9a5 	bl	80016e4 <__NVIC_EnableIRQ>
		break;
 800239a:	e030      	b.n	80023fe <extInt_Config+0xcde>
	}
	case 4: {
		__NVIC_EnableIRQ(EXTI4_IRQn);
 800239c:	200a      	movs	r0, #10
 800239e:	f7ff f9a1 	bl	80016e4 <__NVIC_EnableIRQ>
		break;
 80023a2:	e02c      	b.n	80023fe <extInt_Config+0xcde>
	}
	case 5: {
		__NVIC_EnableIRQ(EXTI9_5_IRQn);
 80023a4:	2017      	movs	r0, #23
 80023a6:	f7ff f99d 	bl	80016e4 <__NVIC_EnableIRQ>
		break;
 80023aa:	e028      	b.n	80023fe <extInt_Config+0xcde>
	}
	case 6: {
		__NVIC_EnableIRQ(EXTI9_5_IRQn);
 80023ac:	2017      	movs	r0, #23
 80023ae:	f7ff f999 	bl	80016e4 <__NVIC_EnableIRQ>
		break;
 80023b2:	e024      	b.n	80023fe <extInt_Config+0xcde>
	}
	case 7: {
		__NVIC_EnableIRQ(EXTI9_5_IRQn);
 80023b4:	2017      	movs	r0, #23
 80023b6:	f7ff f995 	bl	80016e4 <__NVIC_EnableIRQ>
		break;
 80023ba:	e020      	b.n	80023fe <extInt_Config+0xcde>
	}
	case 8: {
		__NVIC_EnableIRQ(EXTI9_5_IRQn);
 80023bc:	2017      	movs	r0, #23
 80023be:	f7ff f991 	bl	80016e4 <__NVIC_EnableIRQ>
		break;
 80023c2:	e01c      	b.n	80023fe <extInt_Config+0xcde>
	}
	case 9: {
		__NVIC_EnableIRQ(EXTI9_5_IRQn);
 80023c4:	2017      	movs	r0, #23
 80023c6:	f7ff f98d 	bl	80016e4 <__NVIC_EnableIRQ>
		break;
 80023ca:	e018      	b.n	80023fe <extInt_Config+0xcde>
	}
	case 10: {
		__NVIC_EnableIRQ(EXTI15_10_IRQn);
 80023cc:	2028      	movs	r0, #40	; 0x28
 80023ce:	f7ff f989 	bl	80016e4 <__NVIC_EnableIRQ>
		break;
 80023d2:	e014      	b.n	80023fe <extInt_Config+0xcde>
	}
	case 11: {
		__NVIC_EnableIRQ(EXTI15_10_IRQn);
 80023d4:	2028      	movs	r0, #40	; 0x28
 80023d6:	f7ff f985 	bl	80016e4 <__NVIC_EnableIRQ>
		break;
 80023da:	e010      	b.n	80023fe <extInt_Config+0xcde>
	}
	case 12: {
		__NVIC_EnableIRQ(EXTI15_10_IRQn);
 80023dc:	2028      	movs	r0, #40	; 0x28
 80023de:	f7ff f981 	bl	80016e4 <__NVIC_EnableIRQ>
		break;
 80023e2:	e00c      	b.n	80023fe <extInt_Config+0xcde>
	}
	case 13: {
		__NVIC_EnableIRQ(EXTI15_10_IRQn);
 80023e4:	2028      	movs	r0, #40	; 0x28
 80023e6:	f7ff f97d 	bl	80016e4 <__NVIC_EnableIRQ>
		break;
 80023ea:	e008      	b.n	80023fe <extInt_Config+0xcde>
	}
	case 14: {
		__NVIC_EnableIRQ(EXTI15_10_IRQn);
 80023ec:	2028      	movs	r0, #40	; 0x28
 80023ee:	f7ff f979 	bl	80016e4 <__NVIC_EnableIRQ>
		break;
 80023f2:	e004      	b.n	80023fe <extInt_Config+0xcde>
     * ..... 
     * y as√≠ hasta el ultimo caso */

	case 15: {
		/*Agregue su c√≥digo ac√°*/
		__NVIC_EnableIRQ(EXTI15_10_IRQn);
 80023f4:	2028      	movs	r0, #40	; 0x28
 80023f6:	f7ff f975 	bl	80016e4 <__NVIC_EnableIRQ>
		break;
 80023fa:	e000      	b.n	80023fe <extInt_Config+0xcde>
	}

	default: {
		break;
 80023fc:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 80023fe:	b662      	cpsie	i
}
 8002400:	bf00      	nop

	}

	/* 7.0 Volvemos a activar las interrupciones globales */
	__enable_irq();
}
 8002402:	bf00      	nop
 8002404:	3708      	adds	r7, #8
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	40021000 	.word	0x40021000
 8002410:	40013800 	.word	0x40013800
 8002414:	40021c00 	.word	0x40021c00
 8002418:	40013c00 	.word	0x40013c00

0800241c <callback_extInt2>:
	__NOP();
}
__attribute__ ((weak)) void callback_extInt1(void){
	__NOP();
}
__attribute__ ((weak)) void callback_extInt2(void){
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
	__NOP();
 8002420:	bf00      	nop
}
 8002422:	bf00      	nop
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <callback_extInt4>:
__attribute__ ((weak)) void callback_extInt3(void){
	__NOP();
}
__attribute__ ((weak)) void callback_extInt4(void){
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
	__NOP();
 8002430:	bf00      	nop
}
 8002432:	bf00      	nop
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr

0800243c <callback_extInt5>:
__attribute__ ((weak)) void callback_extInt5(void){
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
	__NOP();
 8002440:	bf00      	nop
}
 8002442:	bf00      	nop
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr

0800244c <callback_extInt6>:
__attribute__ ((weak)) void callback_extInt6(void){
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
	__NOP();
 8002450:	bf00      	nop
}
 8002452:	bf00      	nop
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <callback_extInt8>:
__attribute__ ((weak)) void callback_extInt7(void){
	__NOP();
}
__attribute__ ((weak)) void callback_extInt8(void){
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
	__NOP();
 8002460:	bf00      	nop
}
 8002462:	bf00      	nop
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr

0800246c <callback_extInt9>:
__attribute__ ((weak)) void callback_extInt9(void){
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
	__NOP();
 8002470:	bf00      	nop
}
 8002472:	bf00      	nop
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr

0800247c <callback_extInt10>:
__attribute__ ((weak)) void callback_extInt10(void){
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
	__NOP();
 8002480:	bf00      	nop
}
 8002482:	bf00      	nop
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <callback_extInt11>:
__attribute__ ((weak)) void callback_extInt11(void){
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
	__NOP();
 8002490:	bf00      	nop
}
 8002492:	bf00      	nop
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <callback_extInt12>:
__attribute__ ((weak)) void callback_extInt12(void){
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
	__NOP();
 80024a0:	bf00      	nop
}
 80024a2:	bf00      	nop
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <callback_extInt13>:
__attribute__ ((weak)) void callback_extInt13(void){
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
	__NOP();
 80024b0:	bf00      	nop
}
 80024b2:	bf00      	nop
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <callback_extInt14>:
__attribute__ ((weak)) void callback_extInt14(void){
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
	__NOP();
 80024c0:	bf00      	nop
}
 80024c2:	bf00      	nop
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <callback_extInt15>:
__attribute__ ((weak)) void callback_extInt15(void){
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
	__NOP();
 80024d0:	bf00      	nop
}
 80024d2:	bf00      	nop
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <EXTI0_IRQHandler>:
 */



/* ISR de la interrupci√≥n canal 0*/
void EXTI0_IRQHandler(void){
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupci√≥n que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR0){
 80024e0:	4b07      	ldr	r3, [pc, #28]	; (8002500 <EXTI0_IRQHandler+0x24>)
 80024e2:	695b      	ldr	r3, [r3, #20]
 80024e4:	f003 0301 	and.w	r3, r3, #1
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d007      	beq.n	80024fc <EXTI0_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR0;
 80024ec:	4b04      	ldr	r3, [pc, #16]	; (8002500 <EXTI0_IRQHandler+0x24>)
 80024ee:	695b      	ldr	r3, [r3, #20]
 80024f0:	4a03      	ldr	r2, [pc, #12]	; (8002500 <EXTI0_IRQHandler+0x24>)
 80024f2:	f043 0301 	orr.w	r3, r3, #1
 80024f6:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt0();
 80024f8:	f7fe fe6a 	bl	80011d0 <callback_extInt0>
	}
}
 80024fc:	bf00      	nop
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40013c00 	.word	0x40013c00

08002504 <EXTI1_IRQHandler>:

/* Agregue las demas IRQs de las interrupciones EXTI independientes ... 
 * Por favor recuerde que debe agregar el bloque if para verificar que 
 * en efecto esa es la interrupcion que se est√° atendiendo.
 */
void EXTI1_IRQHandler(void){
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupci√≥n que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR1){
 8002508:	4b07      	ldr	r3, [pc, #28]	; (8002528 <EXTI1_IRQHandler+0x24>)
 800250a:	695b      	ldr	r3, [r3, #20]
 800250c:	f003 0302 	and.w	r3, r3, #2
 8002510:	2b00      	cmp	r3, #0
 8002512:	d007      	beq.n	8002524 <EXTI1_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR1;
 8002514:	4b04      	ldr	r3, [pc, #16]	; (8002528 <EXTI1_IRQHandler+0x24>)
 8002516:	695b      	ldr	r3, [r3, #20]
 8002518:	4a03      	ldr	r2, [pc, #12]	; (8002528 <EXTI1_IRQHandler+0x24>)
 800251a:	f043 0302 	orr.w	r3, r3, #2
 800251e:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt1();
 8002520:	f7fe fe72 	bl	8001208 <callback_extInt1>
	}
}
 8002524:	bf00      	nop
 8002526:	bd80      	pop	{r7, pc}
 8002528:	40013c00 	.word	0x40013c00

0800252c <EXTI2_IRQHandler>:
void EXTI2_IRQHandler(void){
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupci√≥n que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR2){
 8002530:	4b07      	ldr	r3, [pc, #28]	; (8002550 <EXTI2_IRQHandler+0x24>)
 8002532:	695b      	ldr	r3, [r3, #20]
 8002534:	f003 0304 	and.w	r3, r3, #4
 8002538:	2b00      	cmp	r3, #0
 800253a:	d007      	beq.n	800254c <EXTI2_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR2;
 800253c:	4b04      	ldr	r3, [pc, #16]	; (8002550 <EXTI2_IRQHandler+0x24>)
 800253e:	695b      	ldr	r3, [r3, #20]
 8002540:	4a03      	ldr	r2, [pc, #12]	; (8002550 <EXTI2_IRQHandler+0x24>)
 8002542:	f043 0304 	orr.w	r3, r3, #4
 8002546:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt2();
 8002548:	f7ff ff68 	bl	800241c <callback_extInt2>
	}
}
 800254c:	bf00      	nop
 800254e:	bd80      	pop	{r7, pc}
 8002550:	40013c00 	.word	0x40013c00

08002554 <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void){
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupci√≥n que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR3){
 8002558:	4b07      	ldr	r3, [pc, #28]	; (8002578 <EXTI3_IRQHandler+0x24>)
 800255a:	695b      	ldr	r3, [r3, #20]
 800255c:	f003 0308 	and.w	r3, r3, #8
 8002560:	2b00      	cmp	r3, #0
 8002562:	d007      	beq.n	8002574 <EXTI3_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR3;
 8002564:	4b04      	ldr	r3, [pc, #16]	; (8002578 <EXTI3_IRQHandler+0x24>)
 8002566:	695b      	ldr	r3, [r3, #20]
 8002568:	4a03      	ldr	r2, [pc, #12]	; (8002578 <EXTI3_IRQHandler+0x24>)
 800256a:	f043 0308 	orr.w	r3, r3, #8
 800256e:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt3();
 8002570:	f7fe fe58 	bl	8001224 <callback_extInt3>
	}
}
 8002574:	bf00      	nop
 8002576:	bd80      	pop	{r7, pc}
 8002578:	40013c00 	.word	0x40013c00

0800257c <EXTI4_IRQHandler>:
void EXTI4_IRQHandler(void){
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupci√≥n que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR4){
 8002580:	4b07      	ldr	r3, [pc, #28]	; (80025a0 <EXTI4_IRQHandler+0x24>)
 8002582:	695b      	ldr	r3, [r3, #20]
 8002584:	f003 0310 	and.w	r3, r3, #16
 8002588:	2b00      	cmp	r3, #0
 800258a:	d007      	beq.n	800259c <EXTI4_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR4;
 800258c:	4b04      	ldr	r3, [pc, #16]	; (80025a0 <EXTI4_IRQHandler+0x24>)
 800258e:	695b      	ldr	r3, [r3, #20]
 8002590:	4a03      	ldr	r2, [pc, #12]	; (80025a0 <EXTI4_IRQHandler+0x24>)
 8002592:	f043 0310 	orr.w	r3, r3, #16
 8002596:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt4();
 8002598:	f7ff ff48 	bl	800242c <callback_extInt4>
	}
}
 800259c:	bf00      	nop
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	40013c00 	.word	0x40013c00

080025a4 <EXTI9_5_IRQHandler>:
/* ISR de la interrupci√≥n canales 9_5
 * Observe que debe agregar totos los posibles casos, los cuales
 * son identificados por un bloque if() y el analisis de la bandera
 * (pending register -> EXTI_PR)
 */
void EXTI9_5_IRQHandler(void){
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
    if(EXTI->PR & EXTI_PR_PR5){
 80025a8:	4b25      	ldr	r3, [pc, #148]	; (8002640 <EXTI9_5_IRQHandler+0x9c>)
 80025aa:	695b      	ldr	r3, [r3, #20]
 80025ac:	f003 0320 	and.w	r3, r3, #32
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d008      	beq.n	80025c6 <EXTI9_5_IRQHandler+0x22>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR5;
 80025b4:	4b22      	ldr	r3, [pc, #136]	; (8002640 <EXTI9_5_IRQHandler+0x9c>)
 80025b6:	695b      	ldr	r3, [r3, #20]
 80025b8:	4a21      	ldr	r2, [pc, #132]	; (8002640 <EXTI9_5_IRQHandler+0x9c>)
 80025ba:	f043 0320 	orr.w	r3, r3, #32
 80025be:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt5();
 80025c0:	f7ff ff3c 	bl	800243c <callback_extInt5>
		EXTI->PR |= EXTI_PR_PR9;

		// llamamos al callback
		callback_extInt9();
	}
}
 80025c4:	e03a      	b.n	800263c <EXTI9_5_IRQHandler+0x98>
    else if(EXTI->PR & EXTI_PR_PR6){
 80025c6:	4b1e      	ldr	r3, [pc, #120]	; (8002640 <EXTI9_5_IRQHandler+0x9c>)
 80025c8:	695b      	ldr	r3, [r3, #20]
 80025ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d008      	beq.n	80025e4 <EXTI9_5_IRQHandler+0x40>
		EXTI->PR |= EXTI_PR_PR6;
 80025d2:	4b1b      	ldr	r3, [pc, #108]	; (8002640 <EXTI9_5_IRQHandler+0x9c>)
 80025d4:	695b      	ldr	r3, [r3, #20]
 80025d6:	4a1a      	ldr	r2, [pc, #104]	; (8002640 <EXTI9_5_IRQHandler+0x9c>)
 80025d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025dc:	6153      	str	r3, [r2, #20]
		callback_extInt6();
 80025de:	f7ff ff35 	bl	800244c <callback_extInt6>
}
 80025e2:	e02b      	b.n	800263c <EXTI9_5_IRQHandler+0x98>
    else if(EXTI->PR & EXTI_PR_PR7){
 80025e4:	4b16      	ldr	r3, [pc, #88]	; (8002640 <EXTI9_5_IRQHandler+0x9c>)
 80025e6:	695b      	ldr	r3, [r3, #20]
 80025e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d008      	beq.n	8002602 <EXTI9_5_IRQHandler+0x5e>
		EXTI->PR |= EXTI_PR_PR7;
 80025f0:	4b13      	ldr	r3, [pc, #76]	; (8002640 <EXTI9_5_IRQHandler+0x9c>)
 80025f2:	695b      	ldr	r3, [r3, #20]
 80025f4:	4a12      	ldr	r2, [pc, #72]	; (8002640 <EXTI9_5_IRQHandler+0x9c>)
 80025f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025fa:	6153      	str	r3, [r2, #20]
		callback_extInt7();
 80025fc:	f7fe fdf6 	bl	80011ec <callback_extInt7>
}
 8002600:	e01c      	b.n	800263c <EXTI9_5_IRQHandler+0x98>
    else if(EXTI->PR & EXTI_PR_PR8){
 8002602:	4b0f      	ldr	r3, [pc, #60]	; (8002640 <EXTI9_5_IRQHandler+0x9c>)
 8002604:	695b      	ldr	r3, [r3, #20]
 8002606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800260a:	2b00      	cmp	r3, #0
 800260c:	d008      	beq.n	8002620 <EXTI9_5_IRQHandler+0x7c>
		EXTI->PR |= EXTI_PR_PR8;
 800260e:	4b0c      	ldr	r3, [pc, #48]	; (8002640 <EXTI9_5_IRQHandler+0x9c>)
 8002610:	695b      	ldr	r3, [r3, #20]
 8002612:	4a0b      	ldr	r2, [pc, #44]	; (8002640 <EXTI9_5_IRQHandler+0x9c>)
 8002614:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002618:	6153      	str	r3, [r2, #20]
		callback_extInt8();
 800261a:	f7ff ff1f 	bl	800245c <callback_extInt8>
}
 800261e:	e00d      	b.n	800263c <EXTI9_5_IRQHandler+0x98>
    else if(EXTI->PR & EXTI_PR_PR9){
 8002620:	4b07      	ldr	r3, [pc, #28]	; (8002640 <EXTI9_5_IRQHandler+0x9c>)
 8002622:	695b      	ldr	r3, [r3, #20]
 8002624:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002628:	2b00      	cmp	r3, #0
 800262a:	d007      	beq.n	800263c <EXTI9_5_IRQHandler+0x98>
		EXTI->PR |= EXTI_PR_PR9;
 800262c:	4b04      	ldr	r3, [pc, #16]	; (8002640 <EXTI9_5_IRQHandler+0x9c>)
 800262e:	695b      	ldr	r3, [r3, #20]
 8002630:	4a03      	ldr	r2, [pc, #12]	; (8002640 <EXTI9_5_IRQHandler+0x9c>)
 8002632:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002636:	6153      	str	r3, [r2, #20]
		callback_extInt9();
 8002638:	f7ff ff18 	bl	800246c <callback_extInt9>
}
 800263c:	bf00      	nop
 800263e:	bd80      	pop	{r7, pc}
 8002640:	40013c00 	.word	0x40013c00

08002644 <EXTI15_10_IRQHandler>:
/* ISR de la interrupci√≥n canales 15_10
 * Observe que debe agregar totos los posibles casos, los cuales
 * son identificados por un bloque if() y el analisis de la bandera
 * (pending register -> EXTI_PR)
 */
void EXTI15_10_IRQHandler(void){
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupci√≥n que se lanzo corresponde al PIN_Y_15
	if(EXTI->PR & EXTI_PR_PR10){
 8002648:	4b2d      	ldr	r3, [pc, #180]	; (8002700 <EXTI15_10_IRQHandler+0xbc>)
 800264a:	695b      	ldr	r3, [r3, #20]
 800264c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002650:	2b00      	cmp	r3, #0
 8002652:	d008      	beq.n	8002666 <EXTI15_10_IRQHandler+0x22>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR10;
 8002654:	4b2a      	ldr	r3, [pc, #168]	; (8002700 <EXTI15_10_IRQHandler+0xbc>)
 8002656:	695b      	ldr	r3, [r3, #20]
 8002658:	4a29      	ldr	r2, [pc, #164]	; (8002700 <EXTI15_10_IRQHandler+0xbc>)
 800265a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800265e:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt10();
 8002660:	f7ff ff0c 	bl	800247c <callback_extInt10>
    /* .....
     * .....
     * ..... 
     * y as√≠ hasta el ultimo caso */
	
}
 8002664:	e049      	b.n	80026fa <EXTI15_10_IRQHandler+0xb6>
	else if(EXTI->PR & EXTI_PR_PR11){
 8002666:	4b26      	ldr	r3, [pc, #152]	; (8002700 <EXTI15_10_IRQHandler+0xbc>)
 8002668:	695b      	ldr	r3, [r3, #20]
 800266a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800266e:	2b00      	cmp	r3, #0
 8002670:	d008      	beq.n	8002684 <EXTI15_10_IRQHandler+0x40>
		EXTI->PR |= EXTI_PR_PR11;
 8002672:	4b23      	ldr	r3, [pc, #140]	; (8002700 <EXTI15_10_IRQHandler+0xbc>)
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	4a22      	ldr	r2, [pc, #136]	; (8002700 <EXTI15_10_IRQHandler+0xbc>)
 8002678:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800267c:	6153      	str	r3, [r2, #20]
		callback_extInt11();
 800267e:	f7ff ff05 	bl	800248c <callback_extInt11>
}
 8002682:	e03a      	b.n	80026fa <EXTI15_10_IRQHandler+0xb6>
	else if(EXTI->PR & EXTI_PR_PR12){
 8002684:	4b1e      	ldr	r3, [pc, #120]	; (8002700 <EXTI15_10_IRQHandler+0xbc>)
 8002686:	695b      	ldr	r3, [r3, #20]
 8002688:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d008      	beq.n	80026a2 <EXTI15_10_IRQHandler+0x5e>
		EXTI->PR |= EXTI_PR_PR12;
 8002690:	4b1b      	ldr	r3, [pc, #108]	; (8002700 <EXTI15_10_IRQHandler+0xbc>)
 8002692:	695b      	ldr	r3, [r3, #20]
 8002694:	4a1a      	ldr	r2, [pc, #104]	; (8002700 <EXTI15_10_IRQHandler+0xbc>)
 8002696:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800269a:	6153      	str	r3, [r2, #20]
		callback_extInt12();
 800269c:	f7ff fefe 	bl	800249c <callback_extInt12>
}
 80026a0:	e02b      	b.n	80026fa <EXTI15_10_IRQHandler+0xb6>
	else if(EXTI->PR & EXTI_PR_PR13){
 80026a2:	4b17      	ldr	r3, [pc, #92]	; (8002700 <EXTI15_10_IRQHandler+0xbc>)
 80026a4:	695b      	ldr	r3, [r3, #20]
 80026a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d008      	beq.n	80026c0 <EXTI15_10_IRQHandler+0x7c>
		EXTI->PR |= EXTI_PR_PR13;
 80026ae:	4b14      	ldr	r3, [pc, #80]	; (8002700 <EXTI15_10_IRQHandler+0xbc>)
 80026b0:	695b      	ldr	r3, [r3, #20]
 80026b2:	4a13      	ldr	r2, [pc, #76]	; (8002700 <EXTI15_10_IRQHandler+0xbc>)
 80026b4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80026b8:	6153      	str	r3, [r2, #20]
		callback_extInt13();
 80026ba:	f7ff fef7 	bl	80024ac <callback_extInt13>
}
 80026be:	e01c      	b.n	80026fa <EXTI15_10_IRQHandler+0xb6>
	else if(EXTI->PR & EXTI_PR_PR14){
 80026c0:	4b0f      	ldr	r3, [pc, #60]	; (8002700 <EXTI15_10_IRQHandler+0xbc>)
 80026c2:	695b      	ldr	r3, [r3, #20]
 80026c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d008      	beq.n	80026de <EXTI15_10_IRQHandler+0x9a>
		EXTI->PR |= EXTI_PR_PR14;
 80026cc:	4b0c      	ldr	r3, [pc, #48]	; (8002700 <EXTI15_10_IRQHandler+0xbc>)
 80026ce:	695b      	ldr	r3, [r3, #20]
 80026d0:	4a0b      	ldr	r2, [pc, #44]	; (8002700 <EXTI15_10_IRQHandler+0xbc>)
 80026d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026d6:	6153      	str	r3, [r2, #20]
		callback_extInt14();
 80026d8:	f7ff fef0 	bl	80024bc <callback_extInt14>
}
 80026dc:	e00d      	b.n	80026fa <EXTI15_10_IRQHandler+0xb6>
	else if(EXTI->PR & EXTI_PR_PR15){
 80026de:	4b08      	ldr	r3, [pc, #32]	; (8002700 <EXTI15_10_IRQHandler+0xbc>)
 80026e0:	695b      	ldr	r3, [r3, #20]
 80026e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d007      	beq.n	80026fa <EXTI15_10_IRQHandler+0xb6>
		EXTI->PR |= EXTI_PR_PR15;
 80026ea:	4b05      	ldr	r3, [pc, #20]	; (8002700 <EXTI15_10_IRQHandler+0xbc>)
 80026ec:	695b      	ldr	r3, [r3, #20]
 80026ee:	4a04      	ldr	r2, [pc, #16]	; (8002700 <EXTI15_10_IRQHandler+0xbc>)
 80026f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026f4:	6153      	str	r3, [r2, #20]
		callback_extInt15();
 80026f6:	f7ff fee9 	bl	80024cc <callback_extInt15>
}
 80026fa:	bf00      	nop
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	40013c00 	.word	0x40013c00

08002704 <GPIO_Config>:
 * Para cualquier prefierico hay unos pasos estrictos que siempre
 * se tienen que seguir en un orden. Lo primero ser√≠a activar la se√±al
 * de reloj
 */

void GPIO_Config (GPIO_Handler_t *pGPIOHandler){
 8002704:	b480      	push	{r7}
 8002706:	b085      	sub	sp, #20
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
	//Variable para hacer  paso a paso.
	uint32_t auxConfig = 	0;
 800270c:	2300      	movs	r3, #0
 800270e:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 	0;
 8002710:	2300      	movs	r3, #0
 8002712:	60bb      	str	r3, [r7, #8]
	// 1) activar el periferico.
	//Verificar que pin.
	if(pGPIOHandler -> pGPIOx == GPIOA){
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a88      	ldr	r2, [pc, #544]	; (800293c <GPIO_Config+0x238>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d106      	bne.n	800272c <GPIO_Config+0x28>
		RCC -> AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 800271e:	4b88      	ldr	r3, [pc, #544]	; (8002940 <GPIO_Config+0x23c>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002722:	4a87      	ldr	r2, [pc, #540]	; (8002940 <GPIO_Config+0x23c>)
 8002724:	f043 0301 	orr.w	r3, r3, #1
 8002728:	6313      	str	r3, [r2, #48]	; 0x30
 800272a:	e03a      	b.n	80027a2 <GPIO_Config+0x9e>
	}
	else if(pGPIOHandler -> pGPIOx == GPIOB){
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a84      	ldr	r2, [pc, #528]	; (8002944 <GPIO_Config+0x240>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d106      	bne.n	8002744 <GPIO_Config+0x40>
		RCC -> AHB1ENR |=  RCC_AHB1ENR_GPIOBEN;
 8002736:	4b82      	ldr	r3, [pc, #520]	; (8002940 <GPIO_Config+0x23c>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273a:	4a81      	ldr	r2, [pc, #516]	; (8002940 <GPIO_Config+0x23c>)
 800273c:	f043 0302 	orr.w	r3, r3, #2
 8002740:	6313      	str	r3, [r2, #48]	; 0x30
 8002742:	e02e      	b.n	80027a2 <GPIO_Config+0x9e>
	}
	else if(pGPIOHandler -> pGPIOx == GPIOC){
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a7f      	ldr	r2, [pc, #508]	; (8002948 <GPIO_Config+0x244>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d106      	bne.n	800275c <GPIO_Config+0x58>
		RCC -> AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 800274e:	4b7c      	ldr	r3, [pc, #496]	; (8002940 <GPIO_Config+0x23c>)
 8002750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002752:	4a7b      	ldr	r2, [pc, #492]	; (8002940 <GPIO_Config+0x23c>)
 8002754:	f043 0304 	orr.w	r3, r3, #4
 8002758:	6313      	str	r3, [r2, #48]	; 0x30
 800275a:	e022      	b.n	80027a2 <GPIO_Config+0x9e>
	}
	else if(pGPIOHandler -> pGPIOx == GPIOD){
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a7a      	ldr	r2, [pc, #488]	; (800294c <GPIO_Config+0x248>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d106      	bne.n	8002774 <GPIO_Config+0x70>
		RCC -> AHB1ENR |=  RCC_AHB1ENR_GPIODEN;
 8002766:	4b76      	ldr	r3, [pc, #472]	; (8002940 <GPIO_Config+0x23c>)
 8002768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276a:	4a75      	ldr	r2, [pc, #468]	; (8002940 <GPIO_Config+0x23c>)
 800276c:	f043 0308 	orr.w	r3, r3, #8
 8002770:	6313      	str	r3, [r2, #48]	; 0x30
 8002772:	e016      	b.n	80027a2 <GPIO_Config+0x9e>
	}
	else if(pGPIOHandler -> pGPIOx == GPIOE){
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a75      	ldr	r2, [pc, #468]	; (8002950 <GPIO_Config+0x24c>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d106      	bne.n	800278c <GPIO_Config+0x88>
		RCC -> AHB1ENR |=  RCC_AHB1ENR_GPIOEEN;
 800277e:	4b70      	ldr	r3, [pc, #448]	; (8002940 <GPIO_Config+0x23c>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002782:	4a6f      	ldr	r2, [pc, #444]	; (8002940 <GPIO_Config+0x23c>)
 8002784:	f043 0310 	orr.w	r3, r3, #16
 8002788:	6313      	str	r3, [r2, #48]	; 0x30
 800278a:	e00a      	b.n	80027a2 <GPIO_Config+0x9e>
	}
	else if(pGPIOHandler -> pGPIOx == GPIOH){
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a70      	ldr	r2, [pc, #448]	; (8002954 <GPIO_Config+0x250>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d105      	bne.n	80027a2 <GPIO_Config+0x9e>
		RCC -> AHB1ENR |= RCC_AHB1ENR_GPIOHEN;
 8002796:	4b6a      	ldr	r3, [pc, #424]	; (8002940 <GPIO_Config+0x23c>)
 8002798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279a:	4a69      	ldr	r2, [pc, #420]	; (8002940 <GPIO_Config+0x23c>)
 800279c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027a0:	6313      	str	r3, [r2, #48]	; 0x30
	}

	//Despues de activado podemos comenzar a configurar.
	// 2) Configurar el registro GPIOx_MODER
	auxConfig = (pGPIOHandler -> GPIO_PinConfig_t.GPIO_PinMode << 2 * pGPIOHandler -> GPIO_PinConfig_t.GPIO_PinNumber);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	795b      	ldrb	r3, [r3, #5]
 80027a6:	461a      	mov	r2, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	791b      	ldrb	r3, [r3, #4]
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	fa02 f303 	lsl.w	r3, r2, r3
 80027b2:	60fb      	str	r3, [r7, #12]
	//Antes de cargar el nuevo valor, limpiamos los bits especificos de ese registro
	//para lo cual aplicamos.
	pGPIOHandler -> pGPIOx -> MODER &= ~(0b11 << 2 * pGPIOHandler->GPIO_PinConfig_t.GPIO_PinNumber);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	791b      	ldrb	r3, [r3, #4]
 80027be:	005b      	lsls	r3, r3, #1
 80027c0:	2103      	movs	r1, #3
 80027c2:	fa01 f303 	lsl.w	r3, r1, r3
 80027c6:	43db      	mvns	r3, r3
 80027c8:	4619      	mov	r1, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	400a      	ands	r2, r1
 80027d0:	601a      	str	r2, [r3, #0]

	//Cargamos a auxConfig en el registro MODER
	pGPIOHandler -> pGPIOx -> MODER |= auxConfig;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	6819      	ldr	r1, [r3, #0]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68fa      	ldr	r2, [r7, #12]
 80027de:	430a      	orrs	r2, r1
 80027e0:	601a      	str	r2, [r3, #0]

	// 3)configurando el registro OTYPER
	auxConfig = (pGPIOHandler -> GPIO_PinConfig_t.GPIO_PinOPType << pGPIOHandler -> GPIO_PinConfig_t.GPIO_PinNumber);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	7a1b      	ldrb	r3, [r3, #8]
 80027e6:	461a      	mov	r2, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	791b      	ldrb	r3, [r3, #4]
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	60fb      	str	r3, [r7, #12]
	//limpiamos
	pGPIOHandler -> pGPIOx -> OTYPER &= ~(SET << pGPIOHandler->GPIO_PinConfig_t.GPIO_PinNumber);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	791b      	ldrb	r3, [r3, #4]
 80027fc:	4619      	mov	r1, r3
 80027fe:	2301      	movs	r3, #1
 8002800:	408b      	lsls	r3, r1
 8002802:	43db      	mvns	r3, r3
 8002804:	4619      	mov	r1, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	400a      	ands	r2, r1
 800280c:	605a      	str	r2, [r3, #4]
	// cargamos el resultado
	pGPIOHandler -> pGPIOx -> OTYPER |= auxConfig;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	6859      	ldr	r1, [r3, #4]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	68fa      	ldr	r2, [r7, #12]
 800281a:	430a      	orrs	r2, r1
 800281c:	605a      	str	r2, [r3, #4]

	// 4) Configurando ahora la velocidad.
	//Realizando el mismo proceso
	auxConfig = (pGPIOHandler -> GPIO_PinConfig_t.GPIO_PinSpeed << 2 * pGPIOHandler -> GPIO_PinConfig_t.GPIO_PinNumber);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	799b      	ldrb	r3, [r3, #6]
 8002822:	461a      	mov	r2, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	791b      	ldrb	r3, [r3, #4]
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	fa02 f303 	lsl.w	r3, r2, r3
 800282e:	60fb      	str	r3, [r7, #12]
	pGPIOHandler -> pGPIOx -> OSPEEDR &= ~(0b11 << 2 * pGPIOHandler->GPIO_PinConfig_t.GPIO_PinNumber);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	689a      	ldr	r2, [r3, #8]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	791b      	ldrb	r3, [r3, #4]
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	2103      	movs	r1, #3
 800283e:	fa01 f303 	lsl.w	r3, r1, r3
 8002842:	43db      	mvns	r3, r3
 8002844:	4619      	mov	r1, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	400a      	ands	r2, r1
 800284c:	609a      	str	r2, [r3, #8]
	pGPIOHandler -> pGPIOx -> OSPEEDR |= auxConfig;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	6899      	ldr	r1, [r3, #8]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	68fa      	ldr	r2, [r7, #12]
 800285a:	430a      	orrs	r2, r1
 800285c:	609a      	str	r2, [r3, #8]

	// 5) confiurando si se desea pull-up, pull-down o flotante.
	auxConfig = (pGPIOHandler -> GPIO_PinConfig_t.GPIO_PinPuPdControl << 2 * pGPIOHandler -> GPIO_PinConfig_t.GPIO_PinNumber);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	79db      	ldrb	r3, [r3, #7]
 8002862:	461a      	mov	r2, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	791b      	ldrb	r3, [r3, #4]
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	fa02 f303 	lsl.w	r3, r2, r3
 800286e:	60fb      	str	r3, [r7, #12]
	pGPIOHandler -> pGPIOx -> PUPDR &= ~(0b11 << 2 * pGPIOHandler->GPIO_PinConfig_t.GPIO_PinNumber);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	68da      	ldr	r2, [r3, #12]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	791b      	ldrb	r3, [r3, #4]
 800287a:	005b      	lsls	r3, r3, #1
 800287c:	2103      	movs	r1, #3
 800287e:	fa01 f303 	lsl.w	r3, r1, r3
 8002882:	43db      	mvns	r3, r3
 8002884:	4619      	mov	r1, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	400a      	ands	r2, r1
 800288c:	60da      	str	r2, [r3, #12]
	pGPIOHandler -> pGPIOx -> PUPDR |= auxConfig;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68d9      	ldr	r1, [r3, #12]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	68fa      	ldr	r2, [r7, #12]
 800289a:	430a      	orrs	r2, r1
 800289c:	60da      	str	r2, [r3, #12]

	//Esta es la parte para la configuraci√≥n de las funciones alternativs
	if(pGPIOHandler->GPIO_PinConfig_t.GPIO_PinMode == GPIO_MODE_ALTFN){
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	795b      	ldrb	r3, [r3, #5]
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d143      	bne.n	800292e <GPIO_Config+0x22a>

		//Seleccionamos primero si se debe utilizar el registro bajo (AFRL) o alto (AFRH)
		if(pGPIOHandler->GPIO_PinConfig_t.GPIO_PinNumber < 8){
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	791b      	ldrb	r3, [r3, #4]
 80028aa:	2b07      	cmp	r3, #7
 80028ac:	d81f      	bhi.n	80028ee <GPIO_Config+0x1ea>
			//Estamos en el registro AFRL, que controla los pines del 0 al 7
			auxPosition = 4 * pGPIOHandler->GPIO_PinConfig_t.GPIO_PinNumber;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	791b      	ldrb	r3, [r3, #4]
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	60bb      	str	r3, [r7, #8]

			//limpiamos
			pGPIOHandler->pGPIOx->AFR[0] &= ~(0b111<<auxPosition);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	6a1a      	ldr	r2, [r3, #32]
 80028bc:	2107      	movs	r1, #7
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	fa01 f303 	lsl.w	r3, r1, r3
 80028c4:	43db      	mvns	r3, r3
 80028c6:	4619      	mov	r1, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	400a      	ands	r2, r1
 80028ce:	621a      	str	r2, [r3, #32]

			// Y escribimos el valor configurado en la posicion seleccionada
			pGPIOHandler->pGPIOx->AFR[0] |= (pGPIOHandler->GPIO_PinConfig_t.GPIO_PinAltFunMode << auxPosition);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	6a1a      	ldr	r2, [r3, #32]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	7a5b      	ldrb	r3, [r3, #9]
 80028da:	4619      	mov	r1, r3
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	fa01 f303 	lsl.w	r3, r1, r3
 80028e2:	4619      	mov	r1, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	430a      	orrs	r2, r1
 80028ea:	621a      	str	r2, [r3, #32]

			// Y escribimos el valor configurado en la posicion seleccionada
						pGPIOHandler->pGPIOx->AFR[1] |= (pGPIOHandler->GPIO_PinConfig_t.GPIO_PinAltFunMode << auxPosition);
		}
	}
} //Fin del GPIO_config
 80028ec:	e01f      	b.n	800292e <GPIO_Config+0x22a>
			auxPosition = 4 * (pGPIOHandler->GPIO_PinConfig_t.GPIO_PinNumber - 8);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	791b      	ldrb	r3, [r3, #4]
 80028f2:	3b08      	subs	r3, #8
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	60bb      	str	r3, [r7, #8]
			pGPIOHandler->pGPIOx->AFR[1] &= ~(0b111<<auxPosition);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80028fe:	2107      	movs	r1, #7
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	fa01 f303 	lsl.w	r3, r1, r3
 8002906:	43db      	mvns	r3, r3
 8002908:	4619      	mov	r1, r3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	400a      	ands	r2, r1
 8002910:	625a      	str	r2, [r3, #36]	; 0x24
						pGPIOHandler->pGPIOx->AFR[1] |= (pGPIOHandler->GPIO_PinConfig_t.GPIO_PinAltFunMode << auxPosition);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	7a5b      	ldrb	r3, [r3, #9]
 800291c:	4619      	mov	r1, r3
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	fa01 f303 	lsl.w	r3, r1, r3
 8002924:	4619      	mov	r1, r3
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	430a      	orrs	r2, r1
 800292c:	625a      	str	r2, [r3, #36]	; 0x24
} //Fin del GPIO_config
 800292e:	bf00      	nop
 8002930:	3714      	adds	r7, #20
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	40020000 	.word	0x40020000
 8002940:	40023800 	.word	0x40023800
 8002944:	40020400 	.word	0x40020400
 8002948:	40020800 	.word	0x40020800
 800294c:	40020c00 	.word	0x40020c00
 8002950:	40021000 	.word	0x40021000
 8002954:	40021c00 	.word	0x40021c00

08002958 <GPIO_WritePin>:
/**
 * Funcion utilizada para cambiar el estado el pin enregado en el hander, asignando
 * el valor entregado en el variable newState
 */

void GPIO_WritePin(GPIO_Handler_t *pPinHandler, uint8_t newState){
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	460b      	mov	r3, r1
 8002962:	70fb      	strb	r3, [r7, #3]
	//Limpiamos la posicion que deseamos
//	pPinHandler -> pGPIOx -> ODR &= ~(SET << pPinHandler->GPIO_PinConfig_t.GPIO_PinNumber);
	if(newState == SET){
 8002964:	78fb      	ldrb	r3, [r7, #3]
 8002966:	2b01      	cmp	r3, #1
 8002968:	d10d      	bne.n	8002986 <GPIO_WritePin+0x2e>
		//Trabajando con la parte baja del registro
		pPinHandler->pGPIOx->BSRR |= (SET << pPinHandler->GPIO_PinConfig_t.GPIO_PinNumber);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	699a      	ldr	r2, [r3, #24]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	791b      	ldrb	r3, [r3, #4]
 8002974:	4619      	mov	r1, r3
 8002976:	2301      	movs	r3, #1
 8002978:	408b      	lsls	r3, r1
 800297a:	4619      	mov	r1, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	430a      	orrs	r2, r1
 8002982:	619a      	str	r2, [r3, #24]
	} else{
		//trabajando con la parte alta del registro
		pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler->GPIO_PinConfig_t.GPIO_PinNumber + 16));
	}
}
 8002984:	e00d      	b.n	80029a2 <GPIO_WritePin+0x4a>
		pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler->GPIO_PinConfig_t.GPIO_PinNumber + 16));
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	699a      	ldr	r2, [r3, #24]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	791b      	ldrb	r3, [r3, #4]
 8002990:	3310      	adds	r3, #16
 8002992:	2101      	movs	r1, #1
 8002994:	fa01 f303 	lsl.w	r3, r1, r3
 8002998:	4619      	mov	r1, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	430a      	orrs	r2, r1
 80029a0:	619a      	str	r2, [r3, #24]
}
 80029a2:	bf00      	nop
 80029a4:	370c      	adds	r7, #12
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr

080029ae <GPIO_ReadPin>:
//Funcion para leer el estado de un pin.
uint32_t GPIO_ReadPin(GPIO_Handler_t *pPinHandler){
 80029ae:	b480      	push	{r7}
 80029b0:	b085      	sub	sp, #20
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
	// creamos variable auxiliar para retornarla
	uint32_t pinValue = pPinHandler->pGPIOx->IDR;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	691b      	ldr	r3, [r3, #16]
 80029bc:	60fb      	str	r3, [r7, #12]
	//Cargamos el valor del registro IDR, desplzadado a derecha tantas veces como la ubicacion del pin
	//especifico
	//limpiar los demas valores
	//Antes:
	// pinValue = (pPinHandler->pGPIOx->IDR>>pPinHandler->GPIO_PinConfig_t.GPIO_PinNumber);
	pinValue &= (SET<<pPinHandler->GPIO_PinConfig_t.GPIO_PinNumber);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	791b      	ldrb	r3, [r3, #4]
 80029c2:	461a      	mov	r2, r3
 80029c4:	2301      	movs	r3, #1
 80029c6:	4093      	lsls	r3, r2
 80029c8:	461a      	mov	r2, r3
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	4013      	ands	r3, r2
 80029ce:	60fb      	str	r3, [r7, #12]
	pinValue >>= pPinHandler->GPIO_PinConfig_t.GPIO_PinNumber;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	791b      	ldrb	r3, [r3, #4]
 80029d4:	461a      	mov	r2, r3
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	40d3      	lsrs	r3, r2
 80029da:	60fb      	str	r3, [r7, #12]
	return pinValue;
 80029dc:	68fb      	ldr	r3, [r7, #12]
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3714      	adds	r7, #20
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr

080029ea <GPIOxTooglePin>:
 * 		1	  |  1	|		 0
 * 		0	  |  1	| 	 	 1
 */


void GPIOxTooglePin(GPIO_Handler_t *pPinHandler){
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b082      	sub	sp, #8
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	6078      	str	r0, [r7, #4]
	GPIO_WritePin(pPinHandler,SET^GPIO_ReadPin(pPinHandler));
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f7ff ffdb 	bl	80029ae <GPIO_ReadPin>
 80029f8:	4603      	mov	r3, r0
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	f083 0301 	eor.w	r3, r3, #1
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	4619      	mov	r1, r3
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f7ff ffa7 	bl	8002958 <GPIO_WritePin>
}
 8002a0a:	bf00      	nop
 8002a0c:	3708      	adds	r7, #8
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
	...

08002a14 <configPLL>:
 */

#include <stm32f4xx.h>
#include "PLLDriver.h"

int configPLL(uint16_t freqPLL){
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	80fb      	strh	r3, [r7, #6]
	if (freqPLL == 16){
 8002a1e:	88fb      	ldrh	r3, [r7, #6]
 8002a20:	2b10      	cmp	r3, #16
 8002a22:	d101      	bne.n	8002a28 <configPLL+0x14>
		return 0;
 8002a24:	2300      	movs	r3, #0
 8002a26:	e0c2      	b.n	8002bae <configPLL+0x19a>
	}
	//Selecionamos HSI como la fuente para el PLL
	RCC -> PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC);
 8002a28:	4b64      	ldr	r3, [pc, #400]	; (8002bbc <configPLL+0x1a8>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	4a63      	ldr	r2, [pc, #396]	; (8002bbc <configPLL+0x1a8>)
 8002a2e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002a32:	6053      	str	r3, [r2, #4]

	//Asignamos el divisor para la se√±al de entrada que sea facil de manipular
	//Por lo que la pondremos en 2MHz colocando en el registro 8.
	RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLM); // Limpiamos
 8002a34:	4b61      	ldr	r3, [pc, #388]	; (8002bbc <configPLL+0x1a8>)
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	4a60      	ldr	r2, [pc, #384]	; (8002bbc <configPLL+0x1a8>)
 8002a3a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a3e:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= (RCC_PLLCFGR_PLLM_3); // Ponemos un 8 en el PLLM
 8002a40:	4b5e      	ldr	r3, [pc, #376]	; (8002bbc <configPLL+0x1a8>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	4a5d      	ldr	r2, [pc, #372]	; (8002bbc <configPLL+0x1a8>)
 8002a46:	f043 0308 	orr.w	r3, r3, #8
 8002a4a:	6053      	str	r3, [r2, #4]

	//Ahora conifugraremos la multiplicaci√≥n
	RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLN); // Limpiamos
 8002a4c:	4b5b      	ldr	r3, [pc, #364]	; (8002bbc <configPLL+0x1a8>)
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	4a5a      	ldr	r2, [pc, #360]	; (8002bbc <configPLL+0x1a8>)
 8002a52:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002a56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a5a:	6053      	str	r3, [r2, #4]

	//ponemos el PLLN en 80 para conseguir 160MHz
	RCC->PLLCFGR |= (RCC_PLLCFGR_PLLN_2);
 8002a5c:	4b57      	ldr	r3, [pc, #348]	; (8002bbc <configPLL+0x1a8>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	4a56      	ldr	r2, [pc, #344]	; (8002bbc <configPLL+0x1a8>)
 8002a62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a66:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= (RCC_PLLCFGR_PLLN_5);
 8002a68:	4b54      	ldr	r3, [pc, #336]	; (8002bbc <configPLL+0x1a8>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	4a53      	ldr	r2, [pc, #332]	; (8002bbc <configPLL+0x1a8>)
 8002a6e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a72:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= (RCC_PLLCFGR_PLLN_6);
 8002a74:	4b51      	ldr	r3, [pc, #324]	; (8002bbc <configPLL+0x1a8>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	4a50      	ldr	r2, [pc, #320]	; (8002bbc <configPLL+0x1a8>)
 8002a7a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a7e:	6053      	str	r3, [r2, #4]

	//  Borro el posible valor configurado
	RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLN_Pos);
 8002a80:	4b4e      	ldr	r3, [pc, #312]	; (8002bbc <configPLL+0x1a8>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	4a4d      	ldr	r2, [pc, #308]	; (8002bbc <configPLL+0x1a8>)
 8002a86:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002a8a:	6053      	str	r3, [r2, #4]

	// Cargamos el valor del multiplicador el cual al final terminaria siendo la frecuencia
	//Esto teniendo en cuenta que se utilizamos el PLLp para dividir entre 2
	if(freqPLL <= 100 && 50 < freqPLL)
 8002a8c:	88fb      	ldrh	r3, [r7, #6]
 8002a8e:	2b64      	cmp	r3, #100	; 0x64
 8002a90:	d80b      	bhi.n	8002aaa <configPLL+0x96>
 8002a92:	88fb      	ldrh	r3, [r7, #6]
 8002a94:	2b32      	cmp	r3, #50	; 0x32
 8002a96:	d908      	bls.n	8002aaa <configPLL+0x96>
		RCC->PLLCFGR |= (freqPLL << RCC_PLLCFGR_PLLN_Pos);
 8002a98:	4b48      	ldr	r3, [pc, #288]	; (8002bbc <configPLL+0x1a8>)
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	88fa      	ldrh	r2, [r7, #6]
 8002a9e:	0192      	lsls	r2, r2, #6
 8002aa0:	4611      	mov	r1, r2
 8002aa2:	4a46      	ldr	r2, [pc, #280]	; (8002bbc <configPLL+0x1a8>)
 8002aa4:	430b      	orrs	r3, r1
 8002aa6:	6053      	str	r3, [r2, #4]
 8002aa8:	e005      	b.n	8002ab6 <configPLL+0xa2>
	else
		RCC->PLLCFGR |= (PLL_STANDARD_FREQ << RCC_PLLCFGR_PLLN_Pos);
 8002aaa:	4b44      	ldr	r3, [pc, #272]	; (8002bbc <configPLL+0x1a8>)
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	4a43      	ldr	r2, [pc, #268]	; (8002bbc <configPLL+0x1a8>)
 8002ab0:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8002ab4:	6053      	str	r3, [r2, #4]

	// La salida del PLL depende del valor VCO y del preescaler PLLP, el cual
	// su minimo valor es de 2 con esto configuramos siempre la frecuencia que le entreguemos
	// entre 50 a 100
	RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos); // Salida DIV2
 8002ab6:	4b41      	ldr	r3, [pc, #260]	; (8002bbc <configPLL+0x1a8>)
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	4a40      	ldr	r2, [pc, #256]	; (8002bbc <configPLL+0x1a8>)
 8002abc:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002ac0:	6053      	str	r3, [r2, #4]

	// Cambio el valor VOS (regulador de voltaje) para que se tenga el
	// rendimiento adecuado Esto se debe hacer antes de encender el PLL

	if(freqPLL <= 64)
 8002ac2:	88fb      	ldrh	r3, [r7, #6]
 8002ac4:	2b40      	cmp	r3, #64	; 0x40
 8002ac6:	d806      	bhi.n	8002ad6 <configPLL+0xc2>
		PWR->CR |= (0x1 << PWR_CR_VOS_Pos);
 8002ac8:	4b3d      	ldr	r3, [pc, #244]	; (8002bc0 <configPLL+0x1ac>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a3c      	ldr	r2, [pc, #240]	; (8002bc0 <configPLL+0x1ac>)
 8002ace:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ad2:	6013      	str	r3, [r2, #0]
 8002ad4:	e012      	b.n	8002afc <configPLL+0xe8>
	else if(freqPLL <= 84)
 8002ad6:	88fb      	ldrh	r3, [r7, #6]
 8002ad8:	2b54      	cmp	r3, #84	; 0x54
 8002ada:	d806      	bhi.n	8002aea <configPLL+0xd6>
		PWR->CR |= (0x2 << PWR_CR_VOS_Pos);
 8002adc:	4b38      	ldr	r3, [pc, #224]	; (8002bc0 <configPLL+0x1ac>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a37      	ldr	r2, [pc, #220]	; (8002bc0 <configPLL+0x1ac>)
 8002ae2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ae6:	6013      	str	r3, [r2, #0]
 8002ae8:	e008      	b.n	8002afc <configPLL+0xe8>
	else if(freqPLL <= 100)
 8002aea:	88fb      	ldrh	r3, [r7, #6]
 8002aec:	2b64      	cmp	r3, #100	; 0x64
 8002aee:	d805      	bhi.n	8002afc <configPLL+0xe8>
		PWR->CR |= (0x3 << PWR_CR_VOS_Pos);
 8002af0:	4b33      	ldr	r3, [pc, #204]	; (8002bc0 <configPLL+0x1ac>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a32      	ldr	r2, [pc, #200]	; (8002bc0 <configPLL+0x1ac>)
 8002af6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002afa:	6013      	str	r3, [r2, #0]

	// Activamos el PLL en el control register del RCC
	RCC->CR |= RCC_CR_PLLON;
 8002afc:	4b2f      	ldr	r3, [pc, #188]	; (8002bbc <configPLL+0x1a8>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a2e      	ldr	r2, [pc, #184]	; (8002bbc <configPLL+0x1a8>)
 8002b02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b06:	6013      	str	r3, [r2, #0]

	// Esperamos a que el PLL se cierre (se estabilice)
	while (!(RCC->CR & RCC_CR_PLLRDY)){
 8002b08:	e000      	b.n	8002b0c <configPLL+0xf8>
		__NOP();
 8002b0a:	bf00      	nop
	while (!(RCC->CR & RCC_CR_PLLRDY)){
 8002b0c:	4b2b      	ldr	r3, [pc, #172]	; (8002bbc <configPLL+0x1a8>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d0f8      	beq.n	8002b0a <configPLL+0xf6>
	/* ---- Configuraci√≥n de Preescalers para velocidad de los Buses ---- */
	//  Organizamos los preescalers del hardware, de forma que funcionen
	// a la velocidad maxima permitida
	// Preescaler del hardware del procesador, el valor en 0 significa
	// 	 sin preescaler
	RCC->CFGR &= ~(0xF << RCC_CFGR_HPRE_Pos);
 8002b18:	4b28      	ldr	r3, [pc, #160]	; (8002bbc <configPLL+0x1a8>)
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	4a27      	ldr	r2, [pc, #156]	; (8002bbc <configPLL+0x1a8>)
 8002b1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b22:	6093      	str	r3, [r2, #8]

	// Preescaler para el APB2 (high speed), el valor en 0 significa
	// sin preescaler
	RCC->CFGR &= ~(0x7 << RCC_CFGR_PPRE2_Pos);
 8002b24:	4b25      	ldr	r3, [pc, #148]	; (8002bbc <configPLL+0x1a8>)
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	4a24      	ldr	r2, [pc, #144]	; (8002bbc <configPLL+0x1a8>)
 8002b2a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002b2e:	6093      	str	r3, [r2, #8]

	// Preescaler para el APB1 (low speed). Se debe poner un preescaler
	// de 2:1, para que la velocidad
	// sea la m√°xima permitida. Primero lo limpio, luego lo configuro
	RCC->CFGR &= ~(0x7 << RCC_CFGR_PPRE1_Pos); // Limpiar
 8002b30:	4b22      	ldr	r3, [pc, #136]	; (8002bbc <configPLL+0x1a8>)
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	4a21      	ldr	r2, [pc, #132]	; (8002bbc <configPLL+0x1a8>)
 8002b36:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002b3a:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (0x4 << RCC_CFGR_PPRE1_Pos);  // Preescaler 2:1
 8002b3c:	4b1f      	ldr	r3, [pc, #124]	; (8002bbc <configPLL+0x1a8>)
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	4a1e      	ldr	r2, [pc, #120]	; (8002bbc <configPLL+0x1a8>)
 8002b42:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b46:	6093      	str	r3, [r2, #8]

	// Ahora debemos configurar el periodo de espera para leer la
	// memoria flash (Lantency), tal cual como esta descrito en la seccion
	// 3.4.1, tabla 5, pag 45.

	FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos); // Limpiamos la posicion
 8002b48:	4b1e      	ldr	r3, [pc, #120]	; (8002bc4 <configPLL+0x1b0>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a1d      	ldr	r2, [pc, #116]	; (8002bc4 <configPLL+0x1b0>)
 8002b4e:	f023 030f 	bic.w	r3, r3, #15
 8002b52:	6013      	str	r3, [r2, #0]

	if(50 <= freqPLL && freqPLL <= 64)
 8002b54:	88fb      	ldrh	r3, [r7, #6]
 8002b56:	2b31      	cmp	r3, #49	; 0x31
 8002b58:	d909      	bls.n	8002b6e <configPLL+0x15a>
 8002b5a:	88fb      	ldrh	r3, [r7, #6]
 8002b5c:	2b40      	cmp	r3, #64	; 0x40
 8002b5e:	d806      	bhi.n	8002b6e <configPLL+0x15a>
		FLASH -> ACR |= (0x1 << FLASH_ACR_LATENCY_Pos); // Configurando 1 WS
 8002b60:	4b18      	ldr	r3, [pc, #96]	; (8002bc4 <configPLL+0x1b0>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a17      	ldr	r2, [pc, #92]	; (8002bc4 <configPLL+0x1b0>)
 8002b66:	f043 0301 	orr.w	r3, r3, #1
 8002b6a:	6013      	str	r3, [r2, #0]
 8002b6c:	e012      	b.n	8002b94 <configPLL+0x180>
	else if(90 <= freqPLL && freqPLL <= 100)
 8002b6e:	88fb      	ldrh	r3, [r7, #6]
 8002b70:	2b59      	cmp	r3, #89	; 0x59
 8002b72:	d909      	bls.n	8002b88 <configPLL+0x174>
 8002b74:	88fb      	ldrh	r3, [r7, #6]
 8002b76:	2b64      	cmp	r3, #100	; 0x64
 8002b78:	d806      	bhi.n	8002b88 <configPLL+0x174>
		FLASH -> ACR |= (0x3 << FLASH_ACR_LATENCY_Pos); // Configurando 3 WS
 8002b7a:	4b12      	ldr	r3, [pc, #72]	; (8002bc4 <configPLL+0x1b0>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a11      	ldr	r2, [pc, #68]	; (8002bc4 <configPLL+0x1b0>)
 8002b80:	f043 0303 	orr.w	r3, r3, #3
 8002b84:	6013      	str	r3, [r2, #0]
 8002b86:	e005      	b.n	8002b94 <configPLL+0x180>
	else // Default State: (64 <= freqPLL && freqPLL <= 90)
		FLASH -> ACR |= (0x2 << FLASH_ACR_LATENCY_Pos); // Configurando 2 WS
 8002b88:	4b0e      	ldr	r3, [pc, #56]	; (8002bc4 <configPLL+0x1b0>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a0d      	ldr	r2, [pc, #52]	; (8002bc4 <configPLL+0x1b0>)
 8002b8e:	f043 0302 	orr.w	r3, r3, #2
 8002b92:	6013      	str	r3, [r2, #0]

	//  Ahora falta hacer el cambio del sistema a que funcione en la nueva frecuencia
	RCC->CFGR &= ~RCC_CFGR_SW_1;  // Borramos la posicion
 8002b94:	4b09      	ldr	r3, [pc, #36]	; (8002bbc <configPLL+0x1a8>)
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	4a08      	ldr	r2, [pc, #32]	; (8002bbc <configPLL+0x1a8>)
 8002b9a:	f023 0302 	bic.w	r3, r3, #2
 8002b9e:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_SW_1;   // PLL como reloj principal
 8002ba0:	4b06      	ldr	r3, [pc, #24]	; (8002bbc <configPLL+0x1a8>)
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	4a05      	ldr	r2, [pc, #20]	; (8002bbc <configPLL+0x1a8>)
 8002ba6:	f043 0302 	orr.w	r3, r3, #2
 8002baa:	6093      	str	r3, [r2, #8]

	return 1;
 8002bac:	2301      	movs	r3, #1
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	40023800 	.word	0x40023800
 8002bc0:	40007000 	.word	0x40007000
 8002bc4:	40023c00 	.word	0x40023c00

08002bc8 <getConfigPLL>:

// Obtener  la configuraci√≥n
uint8_t getConfigPLL(void){
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0

	// Seleccion de los dos valores SWS1 y SWS0, que indican cual es la
	// fuente del reloj principal

	uint32_t auxClockState = (RCC->CFGR & 0b1100) >> 2;
 8002bce:	4b10      	ldr	r3, [pc, #64]	; (8002c10 <getConfigPLL+0x48>)
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	089b      	lsrs	r3, r3, #2
 8002bd4:	f003 0303 	and.w	r3, r3, #3
 8002bd8:	607b      	str	r3, [r7, #4]

	switch(auxClockState){
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d00d      	beq.n	8002bfc <getConfigPLL+0x34>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d80c      	bhi.n	8002c00 <getConfigPLL+0x38>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d003      	beq.n	8002bf4 <getConfigPLL+0x2c>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d002      	beq.n	8002bf8 <getConfigPLL+0x30>
 8002bf2:	e005      	b.n	8002c00 <getConfigPLL+0x38>
	case HSI_CLOCK_CONFIGURED:
		return 0;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	e004      	b.n	8002c02 <getConfigPLL+0x3a>
		break;

	case HSE_CLOCK_CONFIGURED:
		return 1;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e002      	b.n	8002c02 <getConfigPLL+0x3a>
		break;

	case PLL_CLOCK_CONFIGURED:
		return 2;
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	e000      	b.n	8002c02 <getConfigPLL+0x3a>
		break;

	default:
		return 0;
 8002c00:	2300      	movs	r3, #0
		break;

	}
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	370c      	adds	r7, #12
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	40023800 	.word	0x40023800

08002c14 <getFreqPLL>:

// Obtener la frecuencia funci√≥n importante para cualquier aplicaciom.
uint16_t getFreqPLL(void){
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0

	// Retorno del valor actual de PLL, discriminaci√≥n del valor actual
	switch(getConfigPLL()){
 8002c18:	f7ff ffd6 	bl	8002bc8 <getConfigPLL>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d001      	beq.n	8002c26 <getFreqPLL+0x12>

	default:
	case HSI_CLOCK_CONFIGURED:
		return 16;
 8002c22:	2310      	movs	r3, #16
 8002c24:	e006      	b.n	8002c34 <getFreqPLL+0x20>
		break;

	case PLL_CLOCK_CONFIGURED:

		return (RCC->PLLCFGR & 0b111111111000000) >> RCC_PLLCFGR_PLLN_Pos;
 8002c26:	4b04      	ldr	r3, [pc, #16]	; (8002c38 <getFreqPLL+0x24>)
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	099b      	lsrs	r3, r3, #6
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c32:	b29b      	uxth	r3, r3
		break;

	}
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	40023800 	.word	0x40023800

08002c3c <pwm_Config>:
 *      Author: namontoy
 */
#include "PwmDriver.h"
void pwmSetPolarity(PWM_Handler_t *ptrPwmHandler);
/**/
void pwm_Config(PWM_Handler_t *ptrPwmHandler) {
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]

	/* 1. Activar la se√±al de reloj del perif√©rico requerido */
	if (ptrPwmHandler->ptrTIMx == TIM2) {
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c4c:	d106      	bne.n	8002c5c <pwm_Config+0x20>
		//APB1 primero limpiamos
		// Registro del RCC que nos activa la se√±al de reloj para el TIM2
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8002c4e:	4b64      	ldr	r3, [pc, #400]	; (8002de0 <pwm_Config+0x1a4>)
 8002c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c52:	4a63      	ldr	r2, [pc, #396]	; (8002de0 <pwm_Config+0x1a4>)
 8002c54:	f043 0301 	orr.w	r3, r3, #1
 8002c58:	6413      	str	r3, [r2, #64]	; 0x40
 8002c5a:	e024      	b.n	8002ca6 <pwm_Config+0x6a>
	} else if (ptrPwmHandler->ptrTIMx == TIM3) {
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a60      	ldr	r2, [pc, #384]	; (8002de4 <pwm_Config+0x1a8>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d106      	bne.n	8002c74 <pwm_Config+0x38>
		// Registro del RCC que nos activa la se√±al de reloj para el TIM3
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8002c66:	4b5e      	ldr	r3, [pc, #376]	; (8002de0 <pwm_Config+0x1a4>)
 8002c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6a:	4a5d      	ldr	r2, [pc, #372]	; (8002de0 <pwm_Config+0x1a4>)
 8002c6c:	f043 0302 	orr.w	r3, r3, #2
 8002c70:	6413      	str	r3, [r2, #64]	; 0x40
 8002c72:	e018      	b.n	8002ca6 <pwm_Config+0x6a>
	} else if (ptrPwmHandler->ptrTIMx == TIM4) {
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a5b      	ldr	r2, [pc, #364]	; (8002de8 <pwm_Config+0x1ac>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d106      	bne.n	8002c8c <pwm_Config+0x50>
		// Registro del RCC que nos activa la se√±al de reloj para el TIM4
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8002c7e:	4b58      	ldr	r3, [pc, #352]	; (8002de0 <pwm_Config+0x1a4>)
 8002c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c82:	4a57      	ldr	r2, [pc, #348]	; (8002de0 <pwm_Config+0x1a4>)
 8002c84:	f043 0304 	orr.w	r3, r3, #4
 8002c88:	6413      	str	r3, [r2, #64]	; 0x40
 8002c8a:	e00c      	b.n	8002ca6 <pwm_Config+0x6a>
	} else if (ptrPwmHandler->ptrTIMx == TIM5) {
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a56      	ldr	r2, [pc, #344]	; (8002dec <pwm_Config+0x1b0>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d106      	bne.n	8002ca4 <pwm_Config+0x68>
		// Registro del RCC que nos activa la se√±al de reloj para el TIM5
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8002c96:	4b52      	ldr	r3, [pc, #328]	; (8002de0 <pwm_Config+0x1a4>)
 8002c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9a:	4a51      	ldr	r2, [pc, #324]	; (8002de0 <pwm_Config+0x1a4>)
 8002c9c:	f043 0308 	orr.w	r3, r3, #8
 8002ca0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ca2:	e000      	b.n	8002ca6 <pwm_Config+0x6a>
	} else {
		__NOP();
 8002ca4:	bf00      	nop
	}

	/* 1. Cargamos la frecuencia deseada */
	setFrequency(ptrPwmHandler);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f000 f932 	bl	8002f10 <setFrequency>

	/* 2. Cargamos el valor del dutty-Cycle*/
	setDuttyCycle(ptrPwmHandler);
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f000 f945 	bl	8002f3c <setDuttyCycle>

	pwmSetPolarity(ptrPwmHandler);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f000 f976 	bl	8002fa4 <pwmSetPolarity>

	/* 2a. Estamos en UP_Mode, el limite se carga en ARR y se comienza en 0 */
	// Configurar el registro que nos controla el modo up or down
	ptrPwmHandler->ptrTIMx->CR1 &= (RESET << TIM_CR1_DIR_Pos);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	601a      	str	r2, [r3, #0]
	ptrPwmHandler->ptrTIMx->CR1 |= TIM_CR1_ARPE;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002cd4:	601a      	str	r2, [r3, #0]
	/* 2b. Configuramos el Auto-reload. Este es el "limite" hasta donde el CNT va a contar */
	ptrPwmHandler->ptrTIMx->ARR = ptrPwmHandler->config.periodo - 1;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	899b      	ldrh	r3, [r3, #12]
 8002cda:	1e5a      	subs	r2, r3, #1
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	62da      	str	r2, [r3, #44]	; 0x2c

	/* 2c. Reiniciamos el registro counter*/
	ptrPwmHandler->ptrTIMx->CNT = RESET;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	625a      	str	r2, [r3, #36]	; 0x24
	 *
	 * 4. Adem√°s, en el mismo "case" podemos configurar el modo del PWM, su polaridad...
	 *
	 * 5. Y adem√°s activamos el preload bit, para que cada vez que exista un update-event
	 * el valor cargado en el CCRx ser√° recargado en el registro "shadow" del PWM */
	switch (ptrPwmHandler->config.channel) {
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	791b      	ldrb	r3, [r3, #4]
 8002cee:	2b03      	cmp	r3, #3
 8002cf0:	d86e      	bhi.n	8002dd0 <pwm_Config+0x194>
 8002cf2:	a201      	add	r2, pc, #4	; (adr r2, 8002cf8 <pwm_Config+0xbc>)
 8002cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cf8:	08002d09 	.word	0x08002d09
 8002cfc:	08002d3b 	.word	0x08002d3b
 8002d00:	08002d6d 	.word	0x08002d6d
 8002d04:	08002d9f 	.word	0x08002d9f
	case PWM_CHANNEL_1: {
		// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR1 &= ~(0b11 << TIM_CCMR1_CC1S_Pos);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	699a      	ldr	r2, [r3, #24]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f022 0203 	bic.w	r2, r2, #3
 8002d16:	619a      	str	r2, [r3, #24]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR1 |= (0b110 << TIM_CCMR1_OC1M_Pos);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	699a      	ldr	r2, [r3, #24]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8002d26:	619a      	str	r2, [r3, #24]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1PE;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	699a      	ldr	r2, [r3, #24]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f042 0208 	orr.w	r2, r2, #8
 8002d36:	619a      	str	r2, [r3, #24]

		break;
 8002d38:	e04b      	b.n	8002dd2 <pwm_Config+0x196>
	}

	case PWM_CHANNEL_2: {
		// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR1 &= ~(0b11 << TIM_CCMR1_CC2S_Pos);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	699a      	ldr	r2, [r3, #24]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002d48:	619a      	str	r2, [r3, #24]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR1 |= (0b110 << TIM_CCMR1_OC2M_Pos);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	699a      	ldr	r2, [r3, #24]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8002d58:	619a      	str	r2, [r3, #24]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2PE;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	699a      	ldr	r2, [r3, #24]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d68:	619a      	str	r2, [r3, #24]

		break;
 8002d6a:	e032      	b.n	8002dd2 <pwm_Config+0x196>
	}
	case PWM_CHANNEL_3: {
		// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR2 &= ~(0b11 << TIM_CCMR2_CC3S_Pos);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	69da      	ldr	r2, [r3, #28]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f022 0203 	bic.w	r2, r2, #3
 8002d7a:	61da      	str	r2, [r3, #28]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR2 |= (0b110 << TIM_CCMR2_OC3M_Pos);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	69da      	ldr	r2, [r3, #28]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8002d8a:	61da      	str	r2, [r3, #28]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3PE;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	69da      	ldr	r2, [r3, #28]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f042 0208 	orr.w	r2, r2, #8
 8002d9a:	61da      	str	r2, [r3, #28]

		break;
 8002d9c:	e019      	b.n	8002dd2 <pwm_Config+0x196>
	}
	case PWM_CHANNEL_4: {
		// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR2 &= ~(0b11 << TIM_CCMR2_CC4S_Pos);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	69da      	ldr	r2, [r3, #28]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002dac:	61da      	str	r2, [r3, #28]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR2 |= (0b110 << TIM_CCMR2_OC4M_Pos);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	69da      	ldr	r2, [r3, #28]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8002dbc:	61da      	str	r2, [r3, #28]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4PE;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	69da      	ldr	r2, [r3, #28]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002dcc:	61da      	str	r2, [r3, #28]

		break;
 8002dce:	e000      	b.n	8002dd2 <pwm_Config+0x196>
	}

	default: {
		break;
 8002dd0:	bf00      	nop
	}

	}		// fin del switch-case
	/* 6. Activamos la salida seleccionada */
	enableOutput(ptrPwmHandler);
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f000 f85c 	bl	8002e90 <enableOutput>
}
 8002dd8:	bf00      	nop
 8002dda:	3708      	adds	r7, #8
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	40023800 	.word	0x40023800
 8002de4:	40000400 	.word	0x40000400
 8002de8:	40000800 	.word	0x40000800
 8002dec:	40000c00 	.word	0x40000c00

08002df0 <startPwmSignal>:

/* Funci√≥n para activar el Timer y activar todos el m√≥dulo PWM */
void startPwmSignal(PWM_Handler_t *ptrPwmHandler) {
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]

	//Activamos el timer

	ptrPwmHandler->ptrTIMx->CR1 &= ~(TIM_CR1_CEN);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f022 0201 	bic.w	r2, r2, #1
 8002e06:	601a      	str	r2, [r3, #0]
	ptrPwmHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f042 0201 	orr.w	r2, r2, #1
 8002e16:	601a      	str	r2, [r3, #0]

	//Activamos la salida dependiendo del chanel usado

	switch (ptrPwmHandler->config.channel) {
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	791b      	ldrb	r3, [r3, #4]
 8002e1c:	2b03      	cmp	r3, #3
 8002e1e:	d82f      	bhi.n	8002e80 <startPwmSignal+0x90>
 8002e20:	a201      	add	r2, pc, #4	; (adr r2, 8002e28 <startPwmSignal+0x38>)
 8002e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e26:	bf00      	nop
 8002e28:	08002e39 	.word	0x08002e39
 8002e2c:	08002e4b 	.word	0x08002e4b
 8002e30:	08002e5d 	.word	0x08002e5d
 8002e34:	08002e6f 	.word	0x08002e6f
	case PWM_CHANNEL_1: {
		ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1E;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	6a1a      	ldr	r2, [r3, #32]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f042 0201 	orr.w	r2, r2, #1
 8002e46:	621a      	str	r2, [r3, #32]

		break;
 8002e48:	e01b      	b.n	8002e82 <startPwmSignal+0x92>
	}

	case PWM_CHANNEL_2: {
		ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC2E;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	6a1a      	ldr	r2, [r3, #32]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f042 0210 	orr.w	r2, r2, #16
 8002e58:	621a      	str	r2, [r3, #32]

		break;
 8002e5a:	e012      	b.n	8002e82 <startPwmSignal+0x92>
	}
	case PWM_CHANNEL_3: {
		ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC3E;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	6a1a      	ldr	r2, [r3, #32]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e6a:	621a      	str	r2, [r3, #32]

		break;
 8002e6c:	e009      	b.n	8002e82 <startPwmSignal+0x92>
	}
	case PWM_CHANNEL_4: {
		ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC4E;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	6a1a      	ldr	r2, [r3, #32]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002e7c:	621a      	str	r2, [r3, #32]

		break;
 8002e7e:	e000      	b.n	8002e82 <startPwmSignal+0x92>
	}

	default: {
		break;
 8002e80:	bf00      	nop
	}
	}
}
 8002e82:	bf00      	nop
 8002e84:	370c      	adds	r7, #12
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop

08002e90 <enableOutput>:
		break;
	}
	}
}
/* Funci√≥n encargada de activar cada uno de los canales con los que cuenta el TimerX */
void enableOutput(PWM_Handler_t *ptrPwmHandler) {
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]

	switch (ptrPwmHandler->config.channel) {
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	791b      	ldrb	r3, [r3, #4]
 8002e9c:	2b03      	cmp	r3, #3
 8002e9e:	d82f      	bhi.n	8002f00 <enableOutput+0x70>
 8002ea0:	a201      	add	r2, pc, #4	; (adr r2, 8002ea8 <enableOutput+0x18>)
 8002ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea6:	bf00      	nop
 8002ea8:	08002eb9 	.word	0x08002eb9
 8002eac:	08002ecb 	.word	0x08002ecb
 8002eb0:	08002edd 	.word	0x08002edd
 8002eb4:	08002eef 	.word	0x08002eef
	case PWM_CHANNEL_1: {
		// Activamos la salida del canal 1
		/* agregue ac√° su c√≥digo */
		ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1E;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	6a1a      	ldr	r2, [r3, #32]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f042 0201 	orr.w	r2, r2, #1
 8002ec6:	621a      	str	r2, [r3, #32]

		break;
 8002ec8:	e01b      	b.n	8002f02 <enableOutput+0x72>
	}

	case PWM_CHANNEL_2: {
		ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC2E;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	6a1a      	ldr	r2, [r3, #32]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f042 0210 	orr.w	r2, r2, #16
 8002ed8:	621a      	str	r2, [r3, #32]

		break;
 8002eda:	e012      	b.n	8002f02 <enableOutput+0x72>
	}
	case PWM_CHANNEL_3: {
		ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC3E;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	6a1a      	ldr	r2, [r3, #32]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002eea:	621a      	str	r2, [r3, #32]

		break;
 8002eec:	e009      	b.n	8002f02 <enableOutput+0x72>
	}
	case PWM_CHANNEL_4: {
		ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC4E;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	6a1a      	ldr	r2, [r3, #32]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002efc:	621a      	str	r2, [r3, #32]

		break;
 8002efe:	e000      	b.n	8002f02 <enableOutput+0x72>
	}

	default: {
		break;
 8002f00:	bf00      	nop
	}
	}
}
 8002f02:	bf00      	nop
 8002f04:	370c      	adds	r7, #12
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop

08002f10 <setFrequency>:
/* 
 * La frecuencia es definida por el conjunto formado por el preescaler (PSC)
 * y el valor l√≠mite al que llega el Timer (ARR), con estos dos se establece
 * la frecuencia.
 * */
void setFrequency(PWM_Handler_t *ptrPwmHandler) {
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]

	// Cargamos el valor del prescaler, nos define la velocidad (en ns) a la cual
	// se incrementa el Timer
	ptrPwmHandler->ptrTIMx->PSC = ptrPwmHandler->config.prescaler - 1;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	689a      	ldr	r2, [r3, #8]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	3a01      	subs	r2, #1
 8002f22:	629a      	str	r2, [r3, #40]	; 0x28

	// Cargamos el valor del ARR, el cual es el l√≠mite de incrementos del Timer
	// antes de hacer un update y reload.
	ptrPwmHandler->ptrTIMx->ARR = ptrPwmHandler->config.periodo - 1;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	899b      	ldrh	r3, [r3, #12]
 8002f28:	1e5a      	subs	r2, r3, #1
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002f30:	bf00      	nop
 8002f32:	370c      	adds	r7, #12
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr

08002f3c <setDuttyCycle>:
	// Llamamos a la fucni√≥n que cambia la frecuencia
	setFrequency(ptrPwmHandler);
}

/* El valor del dutty debe estar dado en valores de %, entre 0% y 100%*/
void setDuttyCycle(PWM_Handler_t *ptrPwmHandler) {
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]

	// Seleccionamos el canal para configurar su dutty
	switch (ptrPwmHandler->config.channel) {
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	791b      	ldrb	r3, [r3, #4]
 8002f48:	2b03      	cmp	r3, #3
 8002f4a:	d823      	bhi.n	8002f94 <setDuttyCycle+0x58>
 8002f4c:	a201      	add	r2, pc, #4	; (adr r2, 8002f54 <setDuttyCycle+0x18>)
 8002f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f52:	bf00      	nop
 8002f54:	08002f65 	.word	0x08002f65
 8002f58:	08002f71 	.word	0x08002f71
 8002f5c:	08002f7d 	.word	0x08002f7d
 8002f60:	08002f89 	.word	0x08002f89
	case PWM_CHANNEL_1: {
		ptrPwmHandler->ptrTIMx->CCR1 = ptrPwmHandler->config.duttyCicle;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	89da      	ldrh	r2, [r3, #14]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	635a      	str	r2, [r3, #52]	; 0x34

		break;
 8002f6e:	e012      	b.n	8002f96 <setDuttyCycle+0x5a>
	}

	case PWM_CHANNEL_2: {
		ptrPwmHandler->ptrTIMx->CCR2 = ptrPwmHandler->config.duttyCicle;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	89da      	ldrh	r2, [r3, #14]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	639a      	str	r2, [r3, #56]	; 0x38

		break;
 8002f7a:	e00c      	b.n	8002f96 <setDuttyCycle+0x5a>
	}

	case PWM_CHANNEL_3: {
		ptrPwmHandler->ptrTIMx->CCR3 = ptrPwmHandler->config.duttyCicle;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	89da      	ldrh	r2, [r3, #14]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	63da      	str	r2, [r3, #60]	; 0x3c

		break;
 8002f86:	e006      	b.n	8002f96 <setDuttyCycle+0x5a>
	}

	case PWM_CHANNEL_4: {
		ptrPwmHandler->ptrTIMx->CCR4 = ptrPwmHandler->config.duttyCicle;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	89da      	ldrh	r2, [r3, #14]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	641a      	str	r2, [r3, #64]	; 0x40

		break;
 8002f92:	e000      	b.n	8002f96 <setDuttyCycle+0x5a>
	}

	default: {
		break;
 8002f94:	bf00      	nop
	}

	}	// fin del switch-case

}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop

08002fa4 <pwmSetPolarity>:

	// Llamamos a la fucni√≥n que cambia el dutty y cargamos el nuevo valor
	setDuttyCycle(ptrPwmHandler);
}

void pwmSetPolarity(PWM_Handler_t *ptrPwmHandler) {
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
	// Seleccionamos el canal para configurar su dutty
	switch (ptrPwmHandler->config.channel) {
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	791b      	ldrb	r3, [r3, #4]
 8002fb0:	2b03      	cmp	r3, #3
 8002fb2:	d85b      	bhi.n	800306c <pwmSetPolarity+0xc8>
 8002fb4:	a201      	add	r2, pc, #4	; (adr r2, 8002fbc <pwmSetPolarity+0x18>)
 8002fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fba:	bf00      	nop
 8002fbc:	08002fcd 	.word	0x08002fcd
 8002fc0:	08002ff5 	.word	0x08002ff5
 8002fc4:	0800301d 	.word	0x0800301d
 8002fc8:	08003045 	.word	0x08003045
	case PWM_CHANNEL_1: {
		ptrPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1P;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	6a1a      	ldr	r2, [r3, #32]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 0202 	bic.w	r2, r2, #2
 8002fda:	621a      	str	r2, [r3, #32]
		ptrPwmHandler->ptrTIMx->CCER |= ptrPwmHandler->config.polarity<<TIM_CCER_CC1P_Pos;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	6a1a      	ldr	r2, [r3, #32]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	7c1b      	ldrb	r3, [r3, #16]
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	4619      	mov	r1, r3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	430a      	orrs	r2, r1
 8002ff0:	621a      	str	r2, [r3, #32]
		break;
 8002ff2:	e03c      	b.n	800306e <pwmSetPolarity+0xca>
	}

	case PWM_CHANNEL_2: {
		ptrPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2P;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6a1a      	ldr	r2, [r3, #32]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f022 0220 	bic.w	r2, r2, #32
 8003002:	621a      	str	r2, [r3, #32]
		ptrPwmHandler->ptrTIMx->CCER |= ptrPwmHandler->config.polarity<<TIM_CCER_CC2P_Pos;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	6a1a      	ldr	r2, [r3, #32]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	7c1b      	ldrb	r3, [r3, #16]
 800300e:	015b      	lsls	r3, r3, #5
 8003010:	4619      	mov	r1, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	430a      	orrs	r2, r1
 8003018:	621a      	str	r2, [r3, #32]

		break;
 800301a:	e028      	b.n	800306e <pwmSetPolarity+0xca>
	}

	case PWM_CHANNEL_3: {
		ptrPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3P;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	6a1a      	ldr	r2, [r3, #32]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800302a:	621a      	str	r2, [r3, #32]
		ptrPwmHandler->ptrTIMx->CCER |= ptrPwmHandler->config.polarity<<TIM_CCER_CC3P_Pos;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	6a1a      	ldr	r2, [r3, #32]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	7c1b      	ldrb	r3, [r3, #16]
 8003036:	025b      	lsls	r3, r3, #9
 8003038:	4619      	mov	r1, r3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	430a      	orrs	r2, r1
 8003040:	621a      	str	r2, [r3, #32]

		break;
 8003042:	e014      	b.n	800306e <pwmSetPolarity+0xca>
	}

	case PWM_CHANNEL_4: {
		ptrPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4P;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6a1a      	ldr	r2, [r3, #32]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003052:	621a      	str	r2, [r3, #32]
		ptrPwmHandler->ptrTIMx->CCER |= ptrPwmHandler->config.polarity<<TIM_CCER_CC4P_Pos;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	6a1a      	ldr	r2, [r3, #32]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	7c1b      	ldrb	r3, [r3, #16]
 800305e:	035b      	lsls	r3, r3, #13
 8003060:	4619      	mov	r1, r3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	430a      	orrs	r2, r1
 8003068:	621a      	str	r2, [r3, #32]

		break;
 800306a:	e000      	b.n	800306e <pwmSetPolarity+0xca>
	}

	default: {
		break;
 800306c:	bf00      	nop
	}

	}	// fin del switch-case
}
 800306e:	bf00      	nop
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop

0800307c <pwmUpdatePolarity>:

void pwmUpdatePolarity(PWM_Handler_t *ptrPwmHandler, uint8_t newPolarity) {
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	460b      	mov	r3, r1
 8003086:	70fb      	strb	r3, [r7, #3]
	// Actualizamos el registro que manipula el dutty
	ptrPwmHandler->config.polarity = newPolarity;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	78fa      	ldrb	r2, [r7, #3]
 800308c:	741a      	strb	r2, [r3, #16]

	pwmSetPolarity(ptrPwmHandler);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f7ff ff88 	bl	8002fa4 <pwmSetPolarity>
}
 8003094:	bf00      	nop
 8003096:	3708      	adds	r7, #8
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <__NVIC_EnableIRQ>:
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	4603      	mov	r3, r0
 80030a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	db0b      	blt.n	80030c6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030ae:	79fb      	ldrb	r3, [r7, #7]
 80030b0:	f003 021f 	and.w	r2, r3, #31
 80030b4:	4907      	ldr	r1, [pc, #28]	; (80030d4 <__NVIC_EnableIRQ+0x38>)
 80030b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ba:	095b      	lsrs	r3, r3, #5
 80030bc:	2001      	movs	r0, #1
 80030be:	fa00 f202 	lsl.w	r2, r0, r2
 80030c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80030c6:	bf00      	nop
 80030c8:	370c      	adds	r7, #12
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	e000e100 	.word	0xe000e100

080030d8 <USART_Config>:
/**
 * Configurando el puerto Serial...
 * Recordar que siempre se debe comenzar con activar la se√±al de reloj
 * del periferico que se est√° utilizando.
 */
void USART_Config(USART_Handler_t *ptrUsartHandler) {
 80030d8:	b5b0      	push	{r4, r5, r7, lr}
 80030da:	b090      	sub	sp, #64	; 0x40
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80030e0:	b672      	cpsid	i
}
 80030e2:	bf00      	nop
	__disable_irq();

	/* 1. Activamos la se√±al de reloj que viene desde el BUS al que pertenece el periferico */
	/* Lo debemos hacer para cada uno de las pisbles opciones que tengamos (USART1, USART2, USART6) */
	/* 1.1 Configuramos el USART1 */
	if (ptrUsartHandler->ptrUSARTx == USART1) {
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a85      	ldr	r2, [pc, #532]	; (8003300 <USART_Config+0x228>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d106      	bne.n	80030fc <USART_Config+0x24>
		RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 80030ee:	4b85      	ldr	r3, [pc, #532]	; (8003304 <USART_Config+0x22c>)
 80030f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030f2:	4a84      	ldr	r2, [pc, #528]	; (8003304 <USART_Config+0x22c>)
 80030f4:	f043 0310 	orr.w	r3, r3, #16
 80030f8:	6453      	str	r3, [r2, #68]	; 0x44
 80030fa:	e016      	b.n	800312a <USART_Config+0x52>
	}

	/* 1.2 Configuramos el USART2 */
	else if (ptrUsartHandler->ptrUSARTx == USART2) {
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a81      	ldr	r2, [pc, #516]	; (8003308 <USART_Config+0x230>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d106      	bne.n	8003114 <USART_Config+0x3c>
		RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8003106:	4b7f      	ldr	r3, [pc, #508]	; (8003304 <USART_Config+0x22c>)
 8003108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310a:	4a7e      	ldr	r2, [pc, #504]	; (8003304 <USART_Config+0x22c>)
 800310c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003110:	6413      	str	r3, [r2, #64]	; 0x40
 8003112:	e00a      	b.n	800312a <USART_Config+0x52>
	}

	/* 1.3 Configuramos el USART6 */
	else if (ptrUsartHandler->ptrUSARTx == USART6) {
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a7c      	ldr	r2, [pc, #496]	; (800330c <USART_Config+0x234>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d105      	bne.n	800312a <USART_Config+0x52>
		RCC->APB2ENR |= RCC_APB2ENR_USART6EN;
 800311e:	4b79      	ldr	r3, [pc, #484]	; (8003304 <USART_Config+0x22c>)
 8003120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003122:	4a78      	ldr	r2, [pc, #480]	; (8003304 <USART_Config+0x22c>)
 8003124:	f043 0320 	orr.w	r3, r3, #32
 8003128:	6453      	str	r3, [r2, #68]	; 0x44
	/* Configuracion del Baudrate (registro BRR) */
	/* Configuramos el modo: only TX, only RX, o RXTX */
	/* Por ultimo activamos el modulo USART cuando todos esta correctamente configurado */

	// 2.1 Comienzo por limpiar los registros, para cargar la configuraci√≥n desde cero
	ptrUsartHandler->ptrUSARTx->CR1 = 0;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2200      	movs	r2, #0
 8003130:	60da      	str	r2, [r3, #12]
	ptrUsartHandler->ptrUSARTx->CR2 = 0;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2200      	movs	r2, #0
 8003138:	611a      	str	r2, [r3, #16]

	// 2.2 Configuracion del Parity:
	// Verificamos si el parity esta activado o no
	// Tenga cuidado, el parity hace parte del tama√±o de los datos...
	if (ptrUsartHandler->USART_Config.USART_parity != USART_PARITY_NONE) {
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	7b5b      	ldrb	r3, [r3, #13]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d01d      	beq.n	800317e <USART_Config+0xa6>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PCE; // Activamos la seleccion de paridad
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	68da      	ldr	r2, [r3, #12]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003150:	60da      	str	r2, [r3, #12]
		// Verificamos si se ha seleccionado ODD or EVEN
		if (ptrUsartHandler->USART_Config.USART_parity == USART_PARITY_EVEN) {
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	7b5b      	ldrb	r3, [r3, #13]
 8003156:	2b02      	cmp	r3, #2
 8003158:	d108      	bne.n	800316c <USART_Config+0x94>
			// Es even, entonces cargamos la configuracion adecuada
			// Escriba ac√° su c√≥digo
			ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_PS); //Queremos que sea 0
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	68da      	ldr	r2, [r3, #12]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003168:	60da      	str	r2, [r3, #12]
 800316a:	e010      	b.n	800318e <USART_Config+0xb6>
		} else {
			// Si es "else" significa que la paridad seleccionada es ODD, y cargamos esta configuracion
			// Escriba ac√° su c√≥digo
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PS; //Queremos que sea 1
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68da      	ldr	r2, [r3, #12]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800317a:	60da      	str	r2, [r3, #12]
 800317c:	e007      	b.n	800318e <USART_Config+0xb6>
		}
	} else {
		// Si llegamos aca, es porque no deseamos tener el parity-check
		ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_PCE); // Activamos la seleccion de paridad
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	68da      	ldr	r2, [r3, #12]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800318c:	60da      	str	r2, [r3, #12]

	}

	// 2.3 Configuramos el tama√±o del dato
	if (ptrUsartHandler->USART_Config.USART_datasize == USART_DATASIZE_8BIT) {
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	7b1b      	ldrb	r3, [r3, #12]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d108      	bne.n	80031a8 <USART_Config+0xd0>
		ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_M); // Lo ponemos en 8 bits
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	68da      	ldr	r2, [r3, #12]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80031a4:	60da      	str	r2, [r3, #12]
 80031a6:	e007      	b.n	80031b8 <USART_Config+0xe0>
	} else {
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_M; // Lo ponemos en 9 bits
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	68da      	ldr	r2, [r3, #12]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80031b6:	60da      	str	r2, [r3, #12]
	}

	// 2.4 Configuramos los stop bits (SFR USART_CR2)
	switch (ptrUsartHandler->USART_Config.USART_stopbits) {
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	7b9b      	ldrb	r3, [r3, #14]
 80031bc:	2b03      	cmp	r3, #3
 80031be:	d82f      	bhi.n	8003220 <USART_Config+0x148>
 80031c0:	a201      	add	r2, pc, #4	; (adr r2, 80031c8 <USART_Config+0xf0>)
 80031c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031c6:	bf00      	nop
 80031c8:	080031d9 	.word	0x080031d9
 80031cc:	080031eb 	.word	0x080031eb
 80031d0:	080031fd 	.word	0x080031fd
 80031d4:	0800320f 	.word	0x0800320f
	case USART_STOPBIT_1: {
		// Debemoscargar el valor 0b00 en los dos bits de STOP
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b00 < USART_CR2_STOP_Pos);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	691a      	ldr	r2, [r3, #16]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f042 0201 	orr.w	r2, r2, #1
 80031e6:	611a      	str	r2, [r3, #16]
		break;
 80031e8:	e023      	b.n	8003232 <USART_Config+0x15a>
	}
	case USART_STOPBIT_0_5: {
		// Debemoscargar el valor 0b01 en los dos bits de STOP
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b01 < USART_CR2_STOP_Pos);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	691a      	ldr	r2, [r3, #16]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f042 0201 	orr.w	r2, r2, #1
 80031f8:	611a      	str	r2, [r3, #16]
		break;
 80031fa:	e01a      	b.n	8003232 <USART_Config+0x15a>
	}
	case USART_STOPBIT_2: {
		// Debemoscargar el valor 0b10 en los dos bits de STOP
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b10 < USART_CR2_STOP_Pos);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	691a      	ldr	r2, [r3, #16]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f042 0201 	orr.w	r2, r2, #1
 800320a:	611a      	str	r2, [r3, #16]
		break;
 800320c:	e011      	b.n	8003232 <USART_Config+0x15a>
	}
	case USART_STOPBIT_1_5: {
		// Debemoscargar el valor 0b11 en los dos bits de STOP
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b11 < USART_CR2_STOP_Pos);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	691a      	ldr	r2, [r3, #16]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f042 0201 	orr.w	r2, r2, #1
 800321c:	611a      	str	r2, [r3, #16]
		break;
 800321e:	e008      	b.n	8003232 <USART_Config+0x15a>
	}
	default: {
		// En el casopor defecto seleccionamos 1 bit de parada
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b00 < USART_CR2_STOP_Pos);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	691a      	ldr	r2, [r3, #16]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f042 0201 	orr.w	r2, r2, #1
 800322e:	611a      	str	r2, [r3, #16]
		break;
 8003230:	bf00      	nop
	}
	}
	//Obtenes la frecuencia actual desde el PLL, si estamos en usart2 toca dividirla entre 2
	uint16_t freckClock = getFreqPLL();
 8003232:	f7ff fcef 	bl	8002c14 <getFreqPLL>
 8003236:	4603      	mov	r3, r0
 8003238:	87fb      	strh	r3, [r7, #62]	; 0x3e
	if (ptrUsartHandler->ptrUSARTx == USART2 && freckClock > 50) {
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a32      	ldr	r2, [pc, #200]	; (8003308 <USART_Config+0x230>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d107      	bne.n	8003254 <USART_Config+0x17c>
 8003244:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8003246:	2b32      	cmp	r3, #50	; 0x32
 8003248:	d904      	bls.n	8003254 <USART_Config+0x17c>
		freckClock = getFreqPLL() / 2;
 800324a:	f7ff fce3 	bl	8002c14 <getFreqPLL>
 800324e:	4603      	mov	r3, r0
 8003250:	085b      	lsrs	r3, r3, #1
 8003252:	87fb      	strh	r3, [r7, #62]	; 0x3e
	}
	// 2.5 Configuracion del Baudrate (SFR USART_BRR)
	// Ver tabla de valores (Tabla 73), Frec = 16MHz, overr = 0;
	//Se dejan los comentarios antiguos pero ahora se utilizan formulas
	//matematicas para calcular los resultados automaticamente.
	if (ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_9600) {
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d15b      	bne.n	8003314 <USART_Config+0x23c>
		float div = (freckClock * 1E6) / (16 * 9600);
 800325c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800325e:	4618      	mov	r0, r3
 8003260:	f7fd f978 	bl	8000554 <__aeabi_i2d>
 8003264:	a324      	add	r3, pc, #144	; (adr r3, 80032f8 <USART_Config+0x220>)
 8003266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800326a:	f7fd f9dd 	bl	8000628 <__aeabi_dmul>
 800326e:	4602      	mov	r2, r0
 8003270:	460b      	mov	r3, r1
 8003272:	4610      	mov	r0, r2
 8003274:	4619      	mov	r1, r3
 8003276:	f04f 0200 	mov.w	r2, #0
 800327a:	4b25      	ldr	r3, [pc, #148]	; (8003310 <USART_Config+0x238>)
 800327c:	f7fd fafe 	bl	800087c <__aeabi_ddiv>
 8003280:	4602      	mov	r2, r0
 8003282:	460b      	mov	r3, r1
 8003284:	4610      	mov	r0, r2
 8003286:	4619      	mov	r1, r3
 8003288:	f7fd fcc6 	bl	8000c18 <__aeabi_d2f>
 800328c:	4603      	mov	r3, r0
 800328e:	617b      	str	r3, [r7, #20]
		uint16_t mantissa = (int) div;
 8003290:	edd7 7a05 	vldr	s15, [r7, #20]
 8003294:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003298:	ee17 3a90 	vmov	r3, s15
 800329c:	827b      	strh	r3, [r7, #18]
		uint16_t fraction = (int) round((div - mantissa) * 16);
 800329e:	8a7b      	ldrh	r3, [r7, #18]
 80032a0:	ee07 3a90 	vmov	s15, r3
 80032a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032a8:	ed97 7a05 	vldr	s14, [r7, #20]
 80032ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032b0:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 80032b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032b8:	ee17 0a90 	vmov	r0, s15
 80032bc:	f7fd f95c 	bl	8000578 <__aeabi_f2d>
 80032c0:	4602      	mov	r2, r0
 80032c2:	460b      	mov	r3, r1
 80032c4:	ec43 2b10 	vmov	d0, r2, r3
 80032c8:	f005 fbe4 	bl	8008a94 <round>
 80032cc:	ec53 2b10 	vmov	r2, r3, d0
 80032d0:	4610      	mov	r0, r2
 80032d2:	4619      	mov	r1, r3
 80032d4:	f7fd fc58 	bl	8000b88 <__aeabi_d2iz>
 80032d8:	4603      	mov	r3, r0
 80032da:	823b      	strh	r3, [r7, #16]
		uint16_t result = mantissa << 4 | fraction;
 80032dc:	8a7b      	ldrh	r3, [r7, #18]
 80032de:	011b      	lsls	r3, r3, #4
 80032e0:	b21a      	sxth	r2, r3
 80032e2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	b21b      	sxth	r3, r3
 80032ea:	81fb      	strh	r3, [r7, #14]
		ptrUsartHandler->ptrUSARTx->BRR = result;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	89fa      	ldrh	r2, [r7, #14]
 80032f2:	609a      	str	r2, [r3, #8]
 80032f4:	e103      	b.n	80034fe <USART_Config+0x426>
 80032f6:	bf00      	nop
 80032f8:	00000000 	.word	0x00000000
 80032fc:	412e8480 	.word	0x412e8480
 8003300:	40011000 	.word	0x40011000
 8003304:	40023800 	.word	0x40023800
 8003308:	40004400 	.word	0x40004400
 800330c:	40011400 	.word	0x40011400
 8003310:	4102c000 	.word	0x4102c000
		// Valor a cargar 0x0683
		// Configurando el Baudrate generator para una velocidad de 9600bps

	}

	else if (ptrUsartHandler->USART_Config.USART_baudrate
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	2b01      	cmp	r3, #1
 800331a:	d14c      	bne.n	80033b6 <USART_Config+0x2de>
			== USART_BAUDRATE_19200) {
		float div = (freckClock * 1E6) / (16 * 19200);
 800331c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800331e:	4618      	mov	r0, r3
 8003320:	f7fd f918 	bl	8000554 <__aeabi_i2d>
 8003324:	a39c      	add	r3, pc, #624	; (adr r3, 8003598 <USART_Config+0x4c0>)
 8003326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800332a:	f7fd f97d 	bl	8000628 <__aeabi_dmul>
 800332e:	4602      	mov	r2, r0
 8003330:	460b      	mov	r3, r1
 8003332:	4610      	mov	r0, r2
 8003334:	4619      	mov	r1, r3
 8003336:	f04f 0200 	mov.w	r2, #0
 800333a:	4b9b      	ldr	r3, [pc, #620]	; (80035a8 <USART_Config+0x4d0>)
 800333c:	f7fd fa9e 	bl	800087c <__aeabi_ddiv>
 8003340:	4602      	mov	r2, r0
 8003342:	460b      	mov	r3, r1
 8003344:	4610      	mov	r0, r2
 8003346:	4619      	mov	r1, r3
 8003348:	f7fd fc66 	bl	8000c18 <__aeabi_d2f>
 800334c:	4603      	mov	r3, r0
 800334e:	623b      	str	r3, [r7, #32]
		uint16_t mantissa = (int) div;
 8003350:	edd7 7a08 	vldr	s15, [r7, #32]
 8003354:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003358:	ee17 3a90 	vmov	r3, s15
 800335c:	83fb      	strh	r3, [r7, #30]
		uint16_t fraction = (int) round((div - mantissa) * 16);
 800335e:	8bfb      	ldrh	r3, [r7, #30]
 8003360:	ee07 3a90 	vmov	s15, r3
 8003364:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003368:	ed97 7a08 	vldr	s14, [r7, #32]
 800336c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003370:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8003374:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003378:	ee17 0a90 	vmov	r0, s15
 800337c:	f7fd f8fc 	bl	8000578 <__aeabi_f2d>
 8003380:	4602      	mov	r2, r0
 8003382:	460b      	mov	r3, r1
 8003384:	ec43 2b10 	vmov	d0, r2, r3
 8003388:	f005 fb84 	bl	8008a94 <round>
 800338c:	ec53 2b10 	vmov	r2, r3, d0
 8003390:	4610      	mov	r0, r2
 8003392:	4619      	mov	r1, r3
 8003394:	f7fd fbf8 	bl	8000b88 <__aeabi_d2iz>
 8003398:	4603      	mov	r3, r0
 800339a:	83bb      	strh	r3, [r7, #28]
		uint16_t result = mantissa << 4 | fraction;
 800339c:	8bfb      	ldrh	r3, [r7, #30]
 800339e:	011b      	lsls	r3, r3, #4
 80033a0:	b21a      	sxth	r2, r3
 80033a2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	b21b      	sxth	r3, r3
 80033aa:	837b      	strh	r3, [r7, #26]
		ptrUsartHandler->ptrUSARTx->BRR = result;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	8b7a      	ldrh	r2, [r7, #26]
 80033b2:	609a      	str	r2, [r3, #8]
 80033b4:	e0a3      	b.n	80034fe <USART_Config+0x426>
		// Mantiza = 52 = 0x34, fraction = 16 * 0.1875 = 1
		// Valor a cargar 0x0341
		// Escriba ac√° su c√≥digo y los comentarios que faltan
	}

	else if (ptrUsartHandler->USART_Config.USART_baudrate
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d14c      	bne.n	8003458 <USART_Config+0x380>
			== USART_BAUDRATE_115200) {
		float div = (freckClock * 1E6) / (16 * 115200);
 80033be:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80033c0:	4618      	mov	r0, r3
 80033c2:	f7fd f8c7 	bl	8000554 <__aeabi_i2d>
 80033c6:	a374      	add	r3, pc, #464	; (adr r3, 8003598 <USART_Config+0x4c0>)
 80033c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033cc:	f7fd f92c 	bl	8000628 <__aeabi_dmul>
 80033d0:	4602      	mov	r2, r0
 80033d2:	460b      	mov	r3, r1
 80033d4:	4610      	mov	r0, r2
 80033d6:	4619      	mov	r1, r3
 80033d8:	a371      	add	r3, pc, #452	; (adr r3, 80035a0 <USART_Config+0x4c8>)
 80033da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033de:	f7fd fa4d 	bl	800087c <__aeabi_ddiv>
 80033e2:	4602      	mov	r2, r0
 80033e4:	460b      	mov	r3, r1
 80033e6:	4610      	mov	r0, r2
 80033e8:	4619      	mov	r1, r3
 80033ea:	f7fd fc15 	bl	8000c18 <__aeabi_d2f>
 80033ee:	4603      	mov	r3, r0
 80033f0:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint16_t mantissa = (int) div;
 80033f2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80033f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033fa:	ee17 3a90 	vmov	r3, s15
 80033fe:	857b      	strh	r3, [r7, #42]	; 0x2a
		uint16_t fraction = (int) round((div - mantissa) * 16);
 8003400:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003402:	ee07 3a90 	vmov	s15, r3
 8003406:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800340a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800340e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003412:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8003416:	ee67 7a87 	vmul.f32	s15, s15, s14
 800341a:	ee17 0a90 	vmov	r0, s15
 800341e:	f7fd f8ab 	bl	8000578 <__aeabi_f2d>
 8003422:	4602      	mov	r2, r0
 8003424:	460b      	mov	r3, r1
 8003426:	ec43 2b10 	vmov	d0, r2, r3
 800342a:	f005 fb33 	bl	8008a94 <round>
 800342e:	ec53 2b10 	vmov	r2, r3, d0
 8003432:	4610      	mov	r0, r2
 8003434:	4619      	mov	r1, r3
 8003436:	f7fd fba7 	bl	8000b88 <__aeabi_d2iz>
 800343a:	4603      	mov	r3, r0
 800343c:	853b      	strh	r3, [r7, #40]	; 0x28
		uint16_t result = mantissa << 4 | fraction;
 800343e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003440:	011b      	lsls	r3, r3, #4
 8003442:	b21a      	sxth	r2, r3
 8003444:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8003448:	4313      	orrs	r3, r2
 800344a:	b21b      	sxth	r3, r3
 800344c:	84fb      	strh	r3, [r7, #38]	; 0x26
		ptrUsartHandler->ptrUSARTx->BRR = result;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003454:	609a      	str	r2, [r3, #8]
 8003456:	e052      	b.n	80034fe <USART_Config+0x426>
		// Valor a cargar 0x008B
		// Escriba ac√° su c√≥digo y los comentarios que faltan
	}

	else {
		float div = (freckClock * 1E6) / (16 * ptrUsartHandler->USART_Config.USART_baudrate);
 8003458:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800345a:	4618      	mov	r0, r3
 800345c:	f7fd f87a 	bl	8000554 <__aeabi_i2d>
 8003460:	a34d      	add	r3, pc, #308	; (adr r3, 8003598 <USART_Config+0x4c0>)
 8003462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003466:	f7fd f8df 	bl	8000628 <__aeabi_dmul>
 800346a:	4602      	mov	r2, r0
 800346c:	460b      	mov	r3, r1
 800346e:	4614      	mov	r4, r2
 8003470:	461d      	mov	r5, r3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	011b      	lsls	r3, r3, #4
 8003478:	4618      	mov	r0, r3
 800347a:	f7fd f85b 	bl	8000534 <__aeabi_ui2d>
 800347e:	4602      	mov	r2, r0
 8003480:	460b      	mov	r3, r1
 8003482:	4620      	mov	r0, r4
 8003484:	4629      	mov	r1, r5
 8003486:	f7fd f9f9 	bl	800087c <__aeabi_ddiv>
 800348a:	4602      	mov	r2, r0
 800348c:	460b      	mov	r3, r1
 800348e:	4610      	mov	r0, r2
 8003490:	4619      	mov	r1, r3
 8003492:	f7fd fbc1 	bl	8000c18 <__aeabi_d2f>
 8003496:	4603      	mov	r3, r0
 8003498:	63bb      	str	r3, [r7, #56]	; 0x38
		uint16_t mantissa = (int) div;
 800349a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800349e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80034a2:	ee17 3a90 	vmov	r3, s15
 80034a6:	86fb      	strh	r3, [r7, #54]	; 0x36
		uint16_t fraction = (int) round((div - mantissa) * 16);
 80034a8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80034aa:	ee07 3a90 	vmov	s15, r3
 80034ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034b2:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80034b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034ba:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 80034be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034c2:	ee17 0a90 	vmov	r0, s15
 80034c6:	f7fd f857 	bl	8000578 <__aeabi_f2d>
 80034ca:	4602      	mov	r2, r0
 80034cc:	460b      	mov	r3, r1
 80034ce:	ec43 2b10 	vmov	d0, r2, r3
 80034d2:	f005 fadf 	bl	8008a94 <round>
 80034d6:	ec53 2b10 	vmov	r2, r3, d0
 80034da:	4610      	mov	r0, r2
 80034dc:	4619      	mov	r1, r3
 80034de:	f7fd fb53 	bl	8000b88 <__aeabi_d2iz>
 80034e2:	4603      	mov	r3, r0
 80034e4:	86bb      	strh	r3, [r7, #52]	; 0x34
		uint16_t result = mantissa << 4 | fraction;
 80034e6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80034e8:	011b      	lsls	r3, r3, #4
 80034ea:	b21a      	sxth	r2, r3
 80034ec:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 80034f0:	4313      	orrs	r3, r2
 80034f2:	b21b      	sxth	r3, r3
 80034f4:	867b      	strh	r3, [r7, #50]	; 0x32
		ptrUsartHandler->ptrUSARTx->BRR = result;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 80034fc:	609a      	str	r2, [r3, #8]




	// 2.6 Configuramos el modo: TX only, RX only, RXTX, disable
	switch (ptrUsartHandler->USART_Config.USART_mode) {
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	791b      	ldrb	r3, [r3, #4]
 8003502:	2b03      	cmp	r3, #3
 8003504:	d852      	bhi.n	80035ac <USART_Config+0x4d4>
 8003506:	a201      	add	r2, pc, #4	; (adr r2, 800350c <USART_Config+0x434>)
 8003508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800350c:	0800351d 	.word	0x0800351d
 8003510:	0800352f 	.word	0x0800352f
 8003514:	08003541 	.word	0x08003541
 8003518:	08003563 	.word	0x08003563
	case USART_MODE_TX: {
		// Activamos la parte del sistema encargada de enviar
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	68da      	ldr	r2, [r3, #12]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f042 0208 	orr.w	r2, r2, #8
 800352a:	60da      	str	r2, [r3, #12]
		break;
 800352c:	e057      	b.n	80035de <USART_Config+0x506>
	}
	case USART_MODE_RX: {
		// Activamos la parte del sistema encargada de recibir
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	68da      	ldr	r2, [r3, #12]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f042 0204 	orr.w	r2, r2, #4
 800353c:	60da      	str	r2, [r3, #12]
		break;
 800353e:	e04e      	b.n	80035de <USART_Config+0x506>
	}
	case USART_MODE_RXTX: {
		// Activamos ambas partes, tanto transmision como recepcion
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	68da      	ldr	r2, [r3, #12]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f042 0208 	orr.w	r2, r2, #8
 800354e:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	68da      	ldr	r2, [r3, #12]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f042 0204 	orr.w	r2, r2, #4
 800355e:	60da      	str	r2, [r3, #12]
		break;
 8003560:	e03d      	b.n	80035de <USART_Config+0x506>
	}
	case USART_MODE_DISABLE: {
		// Desactivamos ambos canales
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68da      	ldr	r2, [r3, #12]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003570:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	68da      	ldr	r2, [r3, #12]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 0208 	bic.w	r2, r2, #8
 8003580:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	68da      	ldr	r2, [r3, #12]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f022 0204 	bic.w	r2, r2, #4
 8003590:	60da      	str	r2, [r3, #12]
		break;
 8003592:	e024      	b.n	80035de <USART_Config+0x506>
 8003594:	f3af 8000 	nop.w
 8003598:	00000000 	.word	0x00000000
 800359c:	412e8480 	.word	0x412e8480
 80035a0:	00000000 	.word	0x00000000
 80035a4:	413c2000 	.word	0x413c2000
 80035a8:	4112c000 	.word	0x4112c000
	}

	default: {
		// Actuando por defecto, desactivamos ambos canales
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	68da      	ldr	r2, [r3, #12]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035ba:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	68da      	ldr	r2, [r3, #12]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f022 0208 	bic.w	r2, r2, #8
 80035ca:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	68da      	ldr	r2, [r3, #12]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f022 0204 	bic.w	r2, r2, #4
 80035da:	60da      	str	r2, [r3, #12]
		break;
 80035dc:	bf00      	nop
	}
	}

	// 2.7 Activamos el modulo serial.
	if (ptrUsartHandler->USART_Config.USART_mode != USART_MODE_DISABLE) {
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	791b      	ldrb	r3, [r3, #4]
 80035e2:	2b03      	cmp	r3, #3
 80035e4:	d007      	beq.n	80035f6 <USART_Config+0x51e>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_UE;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	68da      	ldr	r2, [r3, #12]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035f4:	60da      	str	r2, [r3, #12]
	}

	//3.Activamos la interrupcion para el rx USART_RX_Int_Ena y el TX
	ptrUsartHandler->ptrUSARTx->CR1 |=
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68da      	ldr	r2, [r3, #12]
			(ptrUsartHandler->USART_Config.USART_RX_Int_Ena
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	7bdb      	ldrb	r3, [r3, #15]
					<< USART_CR1_RXNEIE_Pos);
 8003600:	015b      	lsls	r3, r3, #5
 8003602:	4619      	mov	r1, r3
	ptrUsartHandler->ptrUSARTx->CR1 |=
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	430a      	orrs	r2, r1
 800360a:	60da      	str	r2, [r3, #12]

	/* 4.. Activamos el canal del sistema NVIC para que lea la interrupci√≥n*/
	if (ptrUsartHandler->ptrUSARTx == USART1) {
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a0f      	ldr	r2, [pc, #60]	; (8003650 <USART_Config+0x578>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d103      	bne.n	800361e <USART_Config+0x546>
		// Activando en NVIC para la interrupci√≥n del USART1 USART1_IRQHandler
		NVIC_EnableIRQ(USART1_IRQn);
 8003616:	2025      	movs	r0, #37	; 0x25
 8003618:	f7ff fd40 	bl	800309c <__NVIC_EnableIRQ>
 800361c:	e012      	b.n	8003644 <USART_Config+0x56c>
	} else if (ptrUsartHandler->ptrUSARTx == USART2) {
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a0c      	ldr	r2, [pc, #48]	; (8003654 <USART_Config+0x57c>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d103      	bne.n	8003630 <USART_Config+0x558>
		// Activando en NVIC para la interrupci√≥n del USART2 USART1_IRQHandler
		NVIC_EnableIRQ(USART2_IRQn);
 8003628:	2026      	movs	r0, #38	; 0x26
 800362a:	f7ff fd37 	bl	800309c <__NVIC_EnableIRQ>
 800362e:	e009      	b.n	8003644 <USART_Config+0x56c>
	} else if (ptrUsartHandler->ptrUSARTx == USART6) {
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a08      	ldr	r2, [pc, #32]	; (8003658 <USART_Config+0x580>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d103      	bne.n	8003642 <USART_Config+0x56a>
		// Activando en NVIC para la interrupci√≥n del USART6 USART1_IRQHandler
		NVIC_EnableIRQ(USART6_IRQn);
 800363a:	2047      	movs	r0, #71	; 0x47
 800363c:	f7ff fd2e 	bl	800309c <__NVIC_EnableIRQ>
 8003640:	e000      	b.n	8003644 <USART_Config+0x56c>
	}

	else {
		__NOP();
 8003642:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8003644:	b662      	cpsie	i
}
 8003646:	bf00      	nop
	}

	/* 5. Volvemos a activar las interrupciones del sistema */
	__enable_irq();
}
 8003648:	bf00      	nop
 800364a:	3740      	adds	r7, #64	; 0x40
 800364c:	46bd      	mov	sp, r7
 800364e:	bdb0      	pop	{r4, r5, r7, pc}
 8003650:	40011000 	.word	0x40011000
 8003654:	40004400 	.word	0x40004400
 8003658:	40011400 	.word	0x40011400

0800365c <USART1Rx_Callback>:

__attribute__((weak)) void USART1Rx_Callback(void) {
 800365c:	b480      	push	{r7}
 800365e:	af00      	add	r7, sp, #0
	/* NOTE : This function should not be modified, when the callback is needed,
	 the USART1_Callback could be implemented in the main file
	 */
	__NOP();
 8003660:	bf00      	nop
}
 8003662:	bf00      	nop
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <USART1Tx_Char>:

/*
 * Se crean este par de funciones en cada usart para el envio de datos
 * donde se utilizan las interrupciones.
 */
void USART1Tx_Char(void) {
 800366c:	b480      	push	{r7}
 800366e:	af00      	add	r7, sp, #0
	USART1->DR = dataToSend1;
 8003670:	4b07      	ldr	r3, [pc, #28]	; (8003690 <USART1Tx_Char+0x24>)
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	4b07      	ldr	r3, [pc, #28]	; (8003694 <USART1Tx_Char+0x28>)
 8003676:	605a      	str	r2, [r3, #4]
	USART1->CR1 &= ~(USART_CR1_TXEIE);
 8003678:	4b06      	ldr	r3, [pc, #24]	; (8003694 <USART1Tx_Char+0x28>)
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	4a05      	ldr	r2, [pc, #20]	; (8003694 <USART1Tx_Char+0x28>)
 800367e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003682:	60d3      	str	r3, [r2, #12]

}
 8003684:	bf00      	nop
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	20000404 	.word	0x20000404
 8003694:	40011000 	.word	0x40011000

08003698 <USART1Tx_String>:

void USART1Tx_String(void) {
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
	char auxData = stringToSend1[posicionActual1];
 800369e:	4b12      	ldr	r3, [pc, #72]	; (80036e8 <USART1Tx_String+0x50>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a12      	ldr	r2, [pc, #72]	; (80036ec <USART1Tx_String+0x54>)
 80036a4:	6812      	ldr	r2, [r2, #0]
 80036a6:	4413      	add	r3, r2
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	71fb      	strb	r3, [r7, #7]
	if (auxData != 0) {
 80036ac:	79fb      	ldrb	r3, [r7, #7]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d008      	beq.n	80036c4 <USART1Tx_String+0x2c>
		USART1->DR = auxData;
 80036b2:	4a0f      	ldr	r2, [pc, #60]	; (80036f0 <USART1Tx_String+0x58>)
 80036b4:	79fb      	ldrb	r3, [r7, #7]
 80036b6:	6053      	str	r3, [r2, #4]
		posicionActual1++;
 80036b8:	4b0c      	ldr	r3, [pc, #48]	; (80036ec <USART1Tx_String+0x54>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	3301      	adds	r3, #1
 80036be:	4a0b      	ldr	r2, [pc, #44]	; (80036ec <USART1Tx_String+0x54>)
 80036c0:	6013      	str	r3, [r2, #0]
		USART1->CR1 &= ~(USART_CR1_TXEIE);
		posicionActual6 = 0;
		flagNewData = 0;
	}

}
 80036c2:	e00b      	b.n	80036dc <USART1Tx_String+0x44>
		USART1->CR1 &= ~(USART_CR1_TXEIE);
 80036c4:	4b0a      	ldr	r3, [pc, #40]	; (80036f0 <USART1Tx_String+0x58>)
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	4a09      	ldr	r2, [pc, #36]	; (80036f0 <USART1Tx_String+0x58>)
 80036ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036ce:	60d3      	str	r3, [r2, #12]
		posicionActual6 = 0;
 80036d0:	4b08      	ldr	r3, [pc, #32]	; (80036f4 <USART1Tx_String+0x5c>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	601a      	str	r2, [r3, #0]
		flagNewData = 0;
 80036d6:	4b08      	ldr	r3, [pc, #32]	; (80036f8 <USART1Tx_String+0x60>)
 80036d8:	2200      	movs	r2, #0
 80036da:	701a      	strb	r2, [r3, #0]
}
 80036dc:	bf00      	nop
 80036de:	370c      	adds	r7, #12
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr
 80036e8:	20000408 	.word	0x20000408
 80036ec:	20000410 	.word	0x20000410
 80036f0:	40011000 	.word	0x40011000
 80036f4:	20000420 	.word	0x20000420
 80036f8:	20000401 	.word	0x20000401

080036fc <USART6Rx_Callback>:
		posicionActual2 = 0;
		flagNewData = 0;
	}

}
__attribute__((weak)) void USART6Rx_Callback(void) {
 80036fc:	b480      	push	{r7}
 80036fe:	af00      	add	r7, sp, #0
	/* NOTE : This function should not be modified, when the callback is needed,
	 the USART1_Callback could be implemented in the main file
	 */
	__NOP();
 8003700:	bf00      	nop
}
 8003702:	bf00      	nop
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr

0800370c <USART6Tx_Char>:
/*
 * Se crean este par de funciones en cada usart para el envio de datos
 * donde se utilizan las interrupciones.
 */
void USART6Tx_Char(void) {
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
	USART6->DR = dataToSend6;
 8003710:	4b07      	ldr	r3, [pc, #28]	; (8003730 <USART6Tx_Char+0x24>)
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	4b07      	ldr	r3, [pc, #28]	; (8003734 <USART6Tx_Char+0x28>)
 8003716:	605a      	str	r2, [r3, #4]
	USART6->CR1 &= ~(USART_CR1_TXEIE);
 8003718:	4b06      	ldr	r3, [pc, #24]	; (8003734 <USART6Tx_Char+0x28>)
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	4a05      	ldr	r2, [pc, #20]	; (8003734 <USART6Tx_Char+0x28>)
 800371e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003722:	60d3      	str	r3, [r2, #12]

}
 8003724:	bf00      	nop
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	20000414 	.word	0x20000414
 8003734:	40011400 	.word	0x40011400

08003738 <USART6Tx_String>:

void USART6Tx_String(void) {
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
	char auxData = stringToSend6[posicionActual6];//se apagan las interrupciones por transmision
 800373e:	4b12      	ldr	r3, [pc, #72]	; (8003788 <USART6Tx_String+0x50>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a12      	ldr	r2, [pc, #72]	; (800378c <USART6Tx_String+0x54>)
 8003744:	6812      	ldr	r2, [r2, #0]
 8003746:	4413      	add	r3, r2
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	71fb      	strb	r3, [r7, #7]
	if (auxData != 0) {
 800374c:	79fb      	ldrb	r3, [r7, #7]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d008      	beq.n	8003764 <USART6Tx_String+0x2c>
		USART6->DR = auxData;
 8003752:	4a0f      	ldr	r2, [pc, #60]	; (8003790 <USART6Tx_String+0x58>)
 8003754:	79fb      	ldrb	r3, [r7, #7]
 8003756:	6053      	str	r3, [r2, #4]
		posicionActual6++;
 8003758:	4b0c      	ldr	r3, [pc, #48]	; (800378c <USART6Tx_String+0x54>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	3301      	adds	r3, #1
 800375e:	4a0b      	ldr	r2, [pc, #44]	; (800378c <USART6Tx_String+0x54>)
 8003760:	6013      	str	r3, [r2, #0]
		USART6->CR1 &= ~(USART_CR1_TXEIE); //se apagan las interrupciones por transmision
		posicionActual6 = 0; //Se reinicia el contador global
		flagNewData = 0;	//Se permite el ingreso de nueva data.
	}

}
 8003762:	e00b      	b.n	800377c <USART6Tx_String+0x44>
		USART6->CR1 &= ~(USART_CR1_TXEIE); //se apagan las interrupciones por transmision
 8003764:	4b0a      	ldr	r3, [pc, #40]	; (8003790 <USART6Tx_String+0x58>)
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	4a09      	ldr	r2, [pc, #36]	; (8003790 <USART6Tx_String+0x58>)
 800376a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800376e:	60d3      	str	r3, [r2, #12]
		posicionActual6 = 0; //Se reinicia el contador global
 8003770:	4b06      	ldr	r3, [pc, #24]	; (800378c <USART6Tx_String+0x54>)
 8003772:	2200      	movs	r2, #0
 8003774:	601a      	str	r2, [r3, #0]
		flagNewData = 0;	//Se permite el ingreso de nueva data.
 8003776:	4b07      	ldr	r3, [pc, #28]	; (8003794 <USART6Tx_String+0x5c>)
 8003778:	2200      	movs	r2, #0
 800377a:	701a      	strb	r2, [r3, #0]
}
 800377c:	bf00      	nop
 800377e:	370c      	adds	r7, #12
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr
 8003788:	20000418 	.word	0x20000418
 800378c:	20000420 	.word	0x20000420
 8003790:	40011400 	.word	0x40011400
 8003794:	20000401 	.word	0x20000401

08003798 <USART1_IRQHandler>:
 * el sistema inmediatamente salta a este lugar en la memoria
 *
 * Adem√°s de esto ahora se agrega una parte donde se verifica si la interrupcion es de transmisi√≥n
 * donde se envia a la funci√≥n correspondiente para que se haga el envio
 */
void USART1_IRQHandler(void) {
 8003798:	b580      	push	{r7, lr}
 800379a:	af00      	add	r7, sp, #0
	if (USART1->SR & USART_SR_RXNE) {
 800379c:	4b16      	ldr	r3, [pc, #88]	; (80037f8 <USART1_IRQHandler+0x60>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0320 	and.w	r3, r3, #32
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d00d      	beq.n	80037c4 <USART1_IRQHandler+0x2c>
		/* Limpiamos la bandera que indica que la interrupci√≥n se ha generado */
		USART1->SR &= ~USART_SR_RXNE;
 80037a8:	4b13      	ldr	r3, [pc, #76]	; (80037f8 <USART1_IRQHandler+0x60>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a12      	ldr	r2, [pc, #72]	; (80037f8 <USART1_IRQHandler+0x60>)
 80037ae:	f023 0320 	bic.w	r3, r3, #32
 80037b2:	6013      	str	r3, [r2, #0]
		//Auxiliar
		auxRxData = (uint8_t) USART1->DR;
 80037b4:	4b10      	ldr	r3, [pc, #64]	; (80037f8 <USART1_IRQHandler+0x60>)
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	b2da      	uxtb	r2, r3
 80037ba:	4b10      	ldr	r3, [pc, #64]	; (80037fc <USART1_IRQHandler+0x64>)
 80037bc:	701a      	strb	r2, [r3, #0]

		/* LLamamos a la funci√≥n que se debe encargar de hacer algo con esta interrupci√≥n*/
		USART1Rx_Callback();
 80037be:	f7ff ff4d 	bl	800365c <USART1Rx_Callback>
			USART1Tx_String();
		}

	}

}
 80037c2:	e017      	b.n	80037f4 <USART1_IRQHandler+0x5c>
	else if (USART1->SR & USART_SR_TXE) {
 80037c4:	4b0c      	ldr	r3, [pc, #48]	; (80037f8 <USART1_IRQHandler+0x60>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d011      	beq.n	80037f4 <USART1_IRQHandler+0x5c>
		USART1->SR &= ~USART_SR_TXE;
 80037d0:	4b09      	ldr	r3, [pc, #36]	; (80037f8 <USART1_IRQHandler+0x60>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a08      	ldr	r2, [pc, #32]	; (80037f8 <USART1_IRQHandler+0x60>)
 80037d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037da:	6013      	str	r3, [r2, #0]
		if (tipo1 == 0) {
 80037dc:	4b08      	ldr	r3, [pc, #32]	; (8003800 <USART1_IRQHandler+0x68>)
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	f083 0301 	eor.w	r3, r3, #1
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d002      	beq.n	80037f0 <USART1_IRQHandler+0x58>
			USART1Tx_Char();
 80037ea:	f7ff ff3f 	bl	800366c <USART1Tx_Char>
}
 80037ee:	e001      	b.n	80037f4 <USART1_IRQHandler+0x5c>
			USART1Tx_String();
 80037f0:	f7ff ff52 	bl	8003698 <USART1Tx_String>
}
 80037f4:	bf00      	nop
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	40011000 	.word	0x40011000
 80037fc:	20000400 	.word	0x20000400
 8003800:	2000040c 	.word	0x2000040c

08003804 <USART6_IRQHandler>:

	}

}

void USART6_IRQHandler(void) {
 8003804:	b580      	push	{r7, lr}
 8003806:	af00      	add	r7, sp, #0
	if (USART6->SR & USART_SR_RXNE) {
 8003808:	4b16      	ldr	r3, [pc, #88]	; (8003864 <USART6_IRQHandler+0x60>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0320 	and.w	r3, r3, #32
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00d      	beq.n	8003830 <USART6_IRQHandler+0x2c>
		/* Limpiamos la bandera que indica que la interrupci√≥n se ha generado */
		USART6->SR &= ~USART_SR_RXNE;
 8003814:	4b13      	ldr	r3, [pc, #76]	; (8003864 <USART6_IRQHandler+0x60>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a12      	ldr	r2, [pc, #72]	; (8003864 <USART6_IRQHandler+0x60>)
 800381a:	f023 0320 	bic.w	r3, r3, #32
 800381e:	6013      	str	r3, [r2, #0]
		//Auxiliar
		auxRxData = (uint8_t) USART6->DR;
 8003820:	4b10      	ldr	r3, [pc, #64]	; (8003864 <USART6_IRQHandler+0x60>)
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	b2da      	uxtb	r2, r3
 8003826:	4b10      	ldr	r3, [pc, #64]	; (8003868 <USART6_IRQHandler+0x64>)
 8003828:	701a      	strb	r2, [r3, #0]
		/* LLamamos a la funci√≥n que se debe encargar de hacer algo con esta interrupci√≥n*/
		USART6Rx_Callback();
 800382a:	f7ff ff67 	bl	80036fc <USART6Rx_Callback>
			USART6Tx_String();
		}

	}

}
 800382e:	e017      	b.n	8003860 <USART6_IRQHandler+0x5c>
	else if (USART6->SR & USART_SR_TXE) {
 8003830:	4b0c      	ldr	r3, [pc, #48]	; (8003864 <USART6_IRQHandler+0x60>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003838:	2b00      	cmp	r3, #0
 800383a:	d011      	beq.n	8003860 <USART6_IRQHandler+0x5c>
		USART6->SR &= ~USART_SR_TXE;
 800383c:	4b09      	ldr	r3, [pc, #36]	; (8003864 <USART6_IRQHandler+0x60>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a08      	ldr	r2, [pc, #32]	; (8003864 <USART6_IRQHandler+0x60>)
 8003842:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003846:	6013      	str	r3, [r2, #0]
		if (tipo6 == 0) {
 8003848:	4b08      	ldr	r3, [pc, #32]	; (800386c <USART6_IRQHandler+0x68>)
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	f083 0301 	eor.w	r3, r3, #1
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b00      	cmp	r3, #0
 8003854:	d002      	beq.n	800385c <USART6_IRQHandler+0x58>
			USART6Tx_Char();
 8003856:	f7ff ff59 	bl	800370c <USART6Tx_Char>
}
 800385a:	e001      	b.n	8003860 <USART6_IRQHandler+0x5c>
			USART6Tx_String();
 800385c:	f7ff ff6c 	bl	8003738 <USART6Tx_String>
}
 8003860:	bf00      	nop
 8003862:	bd80      	pop	{r7, pc}
 8003864:	40011400 	.word	0x40011400
 8003868:	20000400 	.word	0x20000400
 800386c:	2000041c 	.word	0x2000041c

08003870 <writeChar>:

/* funcion para escribir un solo char */
int writeChar(USART_Handler_t *ptrUsartHandler, int dataToSend) {
 8003870:	b480      	push	{r7}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
 8003878:	6039      	str	r1, [r7, #0]
	while (!(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE)) {
 800387a:	e000      	b.n	800387e <writeChar+0xe>
		__NOP();
 800387c:	bf00      	nop
	while (!(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE)) {
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003888:	2b00      	cmp	r3, #0
 800388a:	d0f7      	beq.n	800387c <writeChar+0xc>
	}

	ptrUsartHandler->ptrUSARTx->DR = dataToSend;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	683a      	ldr	r2, [r7, #0]
 8003892:	605a      	str	r2, [r3, #4]

	return dataToSend;
 8003894:	683b      	ldr	r3, [r7, #0]
}
 8003896:	4618      	mov	r0, r3
 8003898:	370c      	adds	r7, #12
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr

080038a2 <writeString>:

int readChar(USART_Handler_t *ptrUsartHandler) {
	return ptrUsartHandler->ptrUSARTx->DR;
}

void writeString(USART_Handler_t *ptrUsartHandler, char *string) {
 80038a2:	b580      	push	{r7, lr}
 80038a4:	b084      	sub	sp, #16
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	6078      	str	r0, [r7, #4]
 80038aa:	6039      	str	r1, [r7, #0]
	int i = 0;
 80038ac:	2300      	movs	r3, #0
 80038ae:	60fb      	str	r3, [r7, #12]
	while (string[i] != 0) {
 80038b0:	e00a      	b.n	80038c8 <writeString+0x26>
		writeChar(ptrUsartHandler, string[i]);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	683a      	ldr	r2, [r7, #0]
 80038b6:	4413      	add	r3, r2
 80038b8:	781b      	ldrb	r3, [r3, #0]
 80038ba:	4619      	mov	r1, r3
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	f7ff ffd7 	bl	8003870 <writeChar>
		i++;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	3301      	adds	r3, #1
 80038c6:	60fb      	str	r3, [r7, #12]
	while (string[i] != 0) {
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	683a      	ldr	r2, [r7, #0]
 80038cc:	4413      	add	r3, r2
 80038ce:	781b      	ldrb	r3, [r3, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d1ee      	bne.n	80038b2 <writeString+0x10>
	}
}
 80038d4:	bf00      	nop
 80038d6:	bf00      	nop
 80038d8:	3710      	adds	r7, #16
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}
	...

080038e0 <__errno>:
 80038e0:	4b01      	ldr	r3, [pc, #4]	; (80038e8 <__errno+0x8>)
 80038e2:	6818      	ldr	r0, [r3, #0]
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	2000000c 	.word	0x2000000c

080038ec <__libc_init_array>:
 80038ec:	b570      	push	{r4, r5, r6, lr}
 80038ee:	4d0d      	ldr	r5, [pc, #52]	; (8003924 <__libc_init_array+0x38>)
 80038f0:	4c0d      	ldr	r4, [pc, #52]	; (8003928 <__libc_init_array+0x3c>)
 80038f2:	1b64      	subs	r4, r4, r5
 80038f4:	10a4      	asrs	r4, r4, #2
 80038f6:	2600      	movs	r6, #0
 80038f8:	42a6      	cmp	r6, r4
 80038fa:	d109      	bne.n	8003910 <__libc_init_array+0x24>
 80038fc:	4d0b      	ldr	r5, [pc, #44]	; (800392c <__libc_init_array+0x40>)
 80038fe:	4c0c      	ldr	r4, [pc, #48]	; (8003930 <__libc_init_array+0x44>)
 8003900:	f005 f90e 	bl	8008b20 <_init>
 8003904:	1b64      	subs	r4, r4, r5
 8003906:	10a4      	asrs	r4, r4, #2
 8003908:	2600      	movs	r6, #0
 800390a:	42a6      	cmp	r6, r4
 800390c:	d105      	bne.n	800391a <__libc_init_array+0x2e>
 800390e:	bd70      	pop	{r4, r5, r6, pc}
 8003910:	f855 3b04 	ldr.w	r3, [r5], #4
 8003914:	4798      	blx	r3
 8003916:	3601      	adds	r6, #1
 8003918:	e7ee      	b.n	80038f8 <__libc_init_array+0xc>
 800391a:	f855 3b04 	ldr.w	r3, [r5], #4
 800391e:	4798      	blx	r3
 8003920:	3601      	adds	r6, #1
 8003922:	e7f2      	b.n	800390a <__libc_init_array+0x1e>
 8003924:	08009064 	.word	0x08009064
 8003928:	08009064 	.word	0x08009064
 800392c:	08009064 	.word	0x08009064
 8003930:	08009068 	.word	0x08009068

08003934 <memset>:
 8003934:	4402      	add	r2, r0
 8003936:	4603      	mov	r3, r0
 8003938:	4293      	cmp	r3, r2
 800393a:	d100      	bne.n	800393e <memset+0xa>
 800393c:	4770      	bx	lr
 800393e:	f803 1b01 	strb.w	r1, [r3], #1
 8003942:	e7f9      	b.n	8003938 <memset+0x4>

08003944 <__cvt>:
 8003944:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003948:	ec55 4b10 	vmov	r4, r5, d0
 800394c:	2d00      	cmp	r5, #0
 800394e:	460e      	mov	r6, r1
 8003950:	4619      	mov	r1, r3
 8003952:	462b      	mov	r3, r5
 8003954:	bfbb      	ittet	lt
 8003956:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800395a:	461d      	movlt	r5, r3
 800395c:	2300      	movge	r3, #0
 800395e:	232d      	movlt	r3, #45	; 0x2d
 8003960:	700b      	strb	r3, [r1, #0]
 8003962:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003964:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003968:	4691      	mov	r9, r2
 800396a:	f023 0820 	bic.w	r8, r3, #32
 800396e:	bfbc      	itt	lt
 8003970:	4622      	movlt	r2, r4
 8003972:	4614      	movlt	r4, r2
 8003974:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003978:	d005      	beq.n	8003986 <__cvt+0x42>
 800397a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800397e:	d100      	bne.n	8003982 <__cvt+0x3e>
 8003980:	3601      	adds	r6, #1
 8003982:	2102      	movs	r1, #2
 8003984:	e000      	b.n	8003988 <__cvt+0x44>
 8003986:	2103      	movs	r1, #3
 8003988:	ab03      	add	r3, sp, #12
 800398a:	9301      	str	r3, [sp, #4]
 800398c:	ab02      	add	r3, sp, #8
 800398e:	9300      	str	r3, [sp, #0]
 8003990:	ec45 4b10 	vmov	d0, r4, r5
 8003994:	4653      	mov	r3, sl
 8003996:	4632      	mov	r2, r6
 8003998:	f001 fe42 	bl	8005620 <_dtoa_r>
 800399c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80039a0:	4607      	mov	r7, r0
 80039a2:	d102      	bne.n	80039aa <__cvt+0x66>
 80039a4:	f019 0f01 	tst.w	r9, #1
 80039a8:	d022      	beq.n	80039f0 <__cvt+0xac>
 80039aa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80039ae:	eb07 0906 	add.w	r9, r7, r6
 80039b2:	d110      	bne.n	80039d6 <__cvt+0x92>
 80039b4:	783b      	ldrb	r3, [r7, #0]
 80039b6:	2b30      	cmp	r3, #48	; 0x30
 80039b8:	d10a      	bne.n	80039d0 <__cvt+0x8c>
 80039ba:	2200      	movs	r2, #0
 80039bc:	2300      	movs	r3, #0
 80039be:	4620      	mov	r0, r4
 80039c0:	4629      	mov	r1, r5
 80039c2:	f7fd f899 	bl	8000af8 <__aeabi_dcmpeq>
 80039c6:	b918      	cbnz	r0, 80039d0 <__cvt+0x8c>
 80039c8:	f1c6 0601 	rsb	r6, r6, #1
 80039cc:	f8ca 6000 	str.w	r6, [sl]
 80039d0:	f8da 3000 	ldr.w	r3, [sl]
 80039d4:	4499      	add	r9, r3
 80039d6:	2200      	movs	r2, #0
 80039d8:	2300      	movs	r3, #0
 80039da:	4620      	mov	r0, r4
 80039dc:	4629      	mov	r1, r5
 80039de:	f7fd f88b 	bl	8000af8 <__aeabi_dcmpeq>
 80039e2:	b108      	cbz	r0, 80039e8 <__cvt+0xa4>
 80039e4:	f8cd 900c 	str.w	r9, [sp, #12]
 80039e8:	2230      	movs	r2, #48	; 0x30
 80039ea:	9b03      	ldr	r3, [sp, #12]
 80039ec:	454b      	cmp	r3, r9
 80039ee:	d307      	bcc.n	8003a00 <__cvt+0xbc>
 80039f0:	9b03      	ldr	r3, [sp, #12]
 80039f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80039f4:	1bdb      	subs	r3, r3, r7
 80039f6:	4638      	mov	r0, r7
 80039f8:	6013      	str	r3, [r2, #0]
 80039fa:	b004      	add	sp, #16
 80039fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a00:	1c59      	adds	r1, r3, #1
 8003a02:	9103      	str	r1, [sp, #12]
 8003a04:	701a      	strb	r2, [r3, #0]
 8003a06:	e7f0      	b.n	80039ea <__cvt+0xa6>

08003a08 <__exponent>:
 8003a08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2900      	cmp	r1, #0
 8003a0e:	bfb8      	it	lt
 8003a10:	4249      	neglt	r1, r1
 8003a12:	f803 2b02 	strb.w	r2, [r3], #2
 8003a16:	bfb4      	ite	lt
 8003a18:	222d      	movlt	r2, #45	; 0x2d
 8003a1a:	222b      	movge	r2, #43	; 0x2b
 8003a1c:	2909      	cmp	r1, #9
 8003a1e:	7042      	strb	r2, [r0, #1]
 8003a20:	dd2a      	ble.n	8003a78 <__exponent+0x70>
 8003a22:	f10d 0407 	add.w	r4, sp, #7
 8003a26:	46a4      	mov	ip, r4
 8003a28:	270a      	movs	r7, #10
 8003a2a:	46a6      	mov	lr, r4
 8003a2c:	460a      	mov	r2, r1
 8003a2e:	fb91 f6f7 	sdiv	r6, r1, r7
 8003a32:	fb07 1516 	mls	r5, r7, r6, r1
 8003a36:	3530      	adds	r5, #48	; 0x30
 8003a38:	2a63      	cmp	r2, #99	; 0x63
 8003a3a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8003a3e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003a42:	4631      	mov	r1, r6
 8003a44:	dcf1      	bgt.n	8003a2a <__exponent+0x22>
 8003a46:	3130      	adds	r1, #48	; 0x30
 8003a48:	f1ae 0502 	sub.w	r5, lr, #2
 8003a4c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003a50:	1c44      	adds	r4, r0, #1
 8003a52:	4629      	mov	r1, r5
 8003a54:	4561      	cmp	r1, ip
 8003a56:	d30a      	bcc.n	8003a6e <__exponent+0x66>
 8003a58:	f10d 0209 	add.w	r2, sp, #9
 8003a5c:	eba2 020e 	sub.w	r2, r2, lr
 8003a60:	4565      	cmp	r5, ip
 8003a62:	bf88      	it	hi
 8003a64:	2200      	movhi	r2, #0
 8003a66:	4413      	add	r3, r2
 8003a68:	1a18      	subs	r0, r3, r0
 8003a6a:	b003      	add	sp, #12
 8003a6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003a72:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003a76:	e7ed      	b.n	8003a54 <__exponent+0x4c>
 8003a78:	2330      	movs	r3, #48	; 0x30
 8003a7a:	3130      	adds	r1, #48	; 0x30
 8003a7c:	7083      	strb	r3, [r0, #2]
 8003a7e:	70c1      	strb	r1, [r0, #3]
 8003a80:	1d03      	adds	r3, r0, #4
 8003a82:	e7f1      	b.n	8003a68 <__exponent+0x60>

08003a84 <_printf_float>:
 8003a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a88:	ed2d 8b02 	vpush	{d8}
 8003a8c:	b08d      	sub	sp, #52	; 0x34
 8003a8e:	460c      	mov	r4, r1
 8003a90:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003a94:	4616      	mov	r6, r2
 8003a96:	461f      	mov	r7, r3
 8003a98:	4605      	mov	r5, r0
 8003a9a:	f002 ff1f 	bl	80068dc <_localeconv_r>
 8003a9e:	f8d0 a000 	ldr.w	sl, [r0]
 8003aa2:	4650      	mov	r0, sl
 8003aa4:	f7fc fba6 	bl	80001f4 <strlen>
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	930a      	str	r3, [sp, #40]	; 0x28
 8003aac:	6823      	ldr	r3, [r4, #0]
 8003aae:	9305      	str	r3, [sp, #20]
 8003ab0:	f8d8 3000 	ldr.w	r3, [r8]
 8003ab4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003ab8:	3307      	adds	r3, #7
 8003aba:	f023 0307 	bic.w	r3, r3, #7
 8003abe:	f103 0208 	add.w	r2, r3, #8
 8003ac2:	f8c8 2000 	str.w	r2, [r8]
 8003ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003ace:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003ad2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003ad6:	9307      	str	r3, [sp, #28]
 8003ad8:	f8cd 8018 	str.w	r8, [sp, #24]
 8003adc:	ee08 0a10 	vmov	s16, r0
 8003ae0:	4b9f      	ldr	r3, [pc, #636]	; (8003d60 <_printf_float+0x2dc>)
 8003ae2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003ae6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003aea:	f7fd f837 	bl	8000b5c <__aeabi_dcmpun>
 8003aee:	bb88      	cbnz	r0, 8003b54 <_printf_float+0xd0>
 8003af0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003af4:	4b9a      	ldr	r3, [pc, #616]	; (8003d60 <_printf_float+0x2dc>)
 8003af6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003afa:	f7fd f811 	bl	8000b20 <__aeabi_dcmple>
 8003afe:	bb48      	cbnz	r0, 8003b54 <_printf_float+0xd0>
 8003b00:	2200      	movs	r2, #0
 8003b02:	2300      	movs	r3, #0
 8003b04:	4640      	mov	r0, r8
 8003b06:	4649      	mov	r1, r9
 8003b08:	f7fd f800 	bl	8000b0c <__aeabi_dcmplt>
 8003b0c:	b110      	cbz	r0, 8003b14 <_printf_float+0x90>
 8003b0e:	232d      	movs	r3, #45	; 0x2d
 8003b10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b14:	4b93      	ldr	r3, [pc, #588]	; (8003d64 <_printf_float+0x2e0>)
 8003b16:	4894      	ldr	r0, [pc, #592]	; (8003d68 <_printf_float+0x2e4>)
 8003b18:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003b1c:	bf94      	ite	ls
 8003b1e:	4698      	movls	r8, r3
 8003b20:	4680      	movhi	r8, r0
 8003b22:	2303      	movs	r3, #3
 8003b24:	6123      	str	r3, [r4, #16]
 8003b26:	9b05      	ldr	r3, [sp, #20]
 8003b28:	f023 0204 	bic.w	r2, r3, #4
 8003b2c:	6022      	str	r2, [r4, #0]
 8003b2e:	f04f 0900 	mov.w	r9, #0
 8003b32:	9700      	str	r7, [sp, #0]
 8003b34:	4633      	mov	r3, r6
 8003b36:	aa0b      	add	r2, sp, #44	; 0x2c
 8003b38:	4621      	mov	r1, r4
 8003b3a:	4628      	mov	r0, r5
 8003b3c:	f000 f9d8 	bl	8003ef0 <_printf_common>
 8003b40:	3001      	adds	r0, #1
 8003b42:	f040 8090 	bne.w	8003c66 <_printf_float+0x1e2>
 8003b46:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003b4a:	b00d      	add	sp, #52	; 0x34
 8003b4c:	ecbd 8b02 	vpop	{d8}
 8003b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b54:	4642      	mov	r2, r8
 8003b56:	464b      	mov	r3, r9
 8003b58:	4640      	mov	r0, r8
 8003b5a:	4649      	mov	r1, r9
 8003b5c:	f7fc fffe 	bl	8000b5c <__aeabi_dcmpun>
 8003b60:	b140      	cbz	r0, 8003b74 <_printf_float+0xf0>
 8003b62:	464b      	mov	r3, r9
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	bfbc      	itt	lt
 8003b68:	232d      	movlt	r3, #45	; 0x2d
 8003b6a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003b6e:	487f      	ldr	r0, [pc, #508]	; (8003d6c <_printf_float+0x2e8>)
 8003b70:	4b7f      	ldr	r3, [pc, #508]	; (8003d70 <_printf_float+0x2ec>)
 8003b72:	e7d1      	b.n	8003b18 <_printf_float+0x94>
 8003b74:	6863      	ldr	r3, [r4, #4]
 8003b76:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003b7a:	9206      	str	r2, [sp, #24]
 8003b7c:	1c5a      	adds	r2, r3, #1
 8003b7e:	d13f      	bne.n	8003c00 <_printf_float+0x17c>
 8003b80:	2306      	movs	r3, #6
 8003b82:	6063      	str	r3, [r4, #4]
 8003b84:	9b05      	ldr	r3, [sp, #20]
 8003b86:	6861      	ldr	r1, [r4, #4]
 8003b88:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	9303      	str	r3, [sp, #12]
 8003b90:	ab0a      	add	r3, sp, #40	; 0x28
 8003b92:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003b96:	ab09      	add	r3, sp, #36	; 0x24
 8003b98:	ec49 8b10 	vmov	d0, r8, r9
 8003b9c:	9300      	str	r3, [sp, #0]
 8003b9e:	6022      	str	r2, [r4, #0]
 8003ba0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003ba4:	4628      	mov	r0, r5
 8003ba6:	f7ff fecd 	bl	8003944 <__cvt>
 8003baa:	9b06      	ldr	r3, [sp, #24]
 8003bac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003bae:	2b47      	cmp	r3, #71	; 0x47
 8003bb0:	4680      	mov	r8, r0
 8003bb2:	d108      	bne.n	8003bc6 <_printf_float+0x142>
 8003bb4:	1cc8      	adds	r0, r1, #3
 8003bb6:	db02      	blt.n	8003bbe <_printf_float+0x13a>
 8003bb8:	6863      	ldr	r3, [r4, #4]
 8003bba:	4299      	cmp	r1, r3
 8003bbc:	dd41      	ble.n	8003c42 <_printf_float+0x1be>
 8003bbe:	f1ab 0b02 	sub.w	fp, fp, #2
 8003bc2:	fa5f fb8b 	uxtb.w	fp, fp
 8003bc6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003bca:	d820      	bhi.n	8003c0e <_printf_float+0x18a>
 8003bcc:	3901      	subs	r1, #1
 8003bce:	465a      	mov	r2, fp
 8003bd0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003bd4:	9109      	str	r1, [sp, #36]	; 0x24
 8003bd6:	f7ff ff17 	bl	8003a08 <__exponent>
 8003bda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003bdc:	1813      	adds	r3, r2, r0
 8003bde:	2a01      	cmp	r2, #1
 8003be0:	4681      	mov	r9, r0
 8003be2:	6123      	str	r3, [r4, #16]
 8003be4:	dc02      	bgt.n	8003bec <_printf_float+0x168>
 8003be6:	6822      	ldr	r2, [r4, #0]
 8003be8:	07d2      	lsls	r2, r2, #31
 8003bea:	d501      	bpl.n	8003bf0 <_printf_float+0x16c>
 8003bec:	3301      	adds	r3, #1
 8003bee:	6123      	str	r3, [r4, #16]
 8003bf0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d09c      	beq.n	8003b32 <_printf_float+0xae>
 8003bf8:	232d      	movs	r3, #45	; 0x2d
 8003bfa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003bfe:	e798      	b.n	8003b32 <_printf_float+0xae>
 8003c00:	9a06      	ldr	r2, [sp, #24]
 8003c02:	2a47      	cmp	r2, #71	; 0x47
 8003c04:	d1be      	bne.n	8003b84 <_printf_float+0x100>
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d1bc      	bne.n	8003b84 <_printf_float+0x100>
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e7b9      	b.n	8003b82 <_printf_float+0xfe>
 8003c0e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003c12:	d118      	bne.n	8003c46 <_printf_float+0x1c2>
 8003c14:	2900      	cmp	r1, #0
 8003c16:	6863      	ldr	r3, [r4, #4]
 8003c18:	dd0b      	ble.n	8003c32 <_printf_float+0x1ae>
 8003c1a:	6121      	str	r1, [r4, #16]
 8003c1c:	b913      	cbnz	r3, 8003c24 <_printf_float+0x1a0>
 8003c1e:	6822      	ldr	r2, [r4, #0]
 8003c20:	07d0      	lsls	r0, r2, #31
 8003c22:	d502      	bpl.n	8003c2a <_printf_float+0x1a6>
 8003c24:	3301      	adds	r3, #1
 8003c26:	440b      	add	r3, r1
 8003c28:	6123      	str	r3, [r4, #16]
 8003c2a:	65a1      	str	r1, [r4, #88]	; 0x58
 8003c2c:	f04f 0900 	mov.w	r9, #0
 8003c30:	e7de      	b.n	8003bf0 <_printf_float+0x16c>
 8003c32:	b913      	cbnz	r3, 8003c3a <_printf_float+0x1b6>
 8003c34:	6822      	ldr	r2, [r4, #0]
 8003c36:	07d2      	lsls	r2, r2, #31
 8003c38:	d501      	bpl.n	8003c3e <_printf_float+0x1ba>
 8003c3a:	3302      	adds	r3, #2
 8003c3c:	e7f4      	b.n	8003c28 <_printf_float+0x1a4>
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e7f2      	b.n	8003c28 <_printf_float+0x1a4>
 8003c42:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003c46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003c48:	4299      	cmp	r1, r3
 8003c4a:	db05      	blt.n	8003c58 <_printf_float+0x1d4>
 8003c4c:	6823      	ldr	r3, [r4, #0]
 8003c4e:	6121      	str	r1, [r4, #16]
 8003c50:	07d8      	lsls	r0, r3, #31
 8003c52:	d5ea      	bpl.n	8003c2a <_printf_float+0x1a6>
 8003c54:	1c4b      	adds	r3, r1, #1
 8003c56:	e7e7      	b.n	8003c28 <_printf_float+0x1a4>
 8003c58:	2900      	cmp	r1, #0
 8003c5a:	bfd4      	ite	le
 8003c5c:	f1c1 0202 	rsble	r2, r1, #2
 8003c60:	2201      	movgt	r2, #1
 8003c62:	4413      	add	r3, r2
 8003c64:	e7e0      	b.n	8003c28 <_printf_float+0x1a4>
 8003c66:	6823      	ldr	r3, [r4, #0]
 8003c68:	055a      	lsls	r2, r3, #21
 8003c6a:	d407      	bmi.n	8003c7c <_printf_float+0x1f8>
 8003c6c:	6923      	ldr	r3, [r4, #16]
 8003c6e:	4642      	mov	r2, r8
 8003c70:	4631      	mov	r1, r6
 8003c72:	4628      	mov	r0, r5
 8003c74:	47b8      	blx	r7
 8003c76:	3001      	adds	r0, #1
 8003c78:	d12c      	bne.n	8003cd4 <_printf_float+0x250>
 8003c7a:	e764      	b.n	8003b46 <_printf_float+0xc2>
 8003c7c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003c80:	f240 80e0 	bls.w	8003e44 <_printf_float+0x3c0>
 8003c84:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003c88:	2200      	movs	r2, #0
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	f7fc ff34 	bl	8000af8 <__aeabi_dcmpeq>
 8003c90:	2800      	cmp	r0, #0
 8003c92:	d034      	beq.n	8003cfe <_printf_float+0x27a>
 8003c94:	4a37      	ldr	r2, [pc, #220]	; (8003d74 <_printf_float+0x2f0>)
 8003c96:	2301      	movs	r3, #1
 8003c98:	4631      	mov	r1, r6
 8003c9a:	4628      	mov	r0, r5
 8003c9c:	47b8      	blx	r7
 8003c9e:	3001      	adds	r0, #1
 8003ca0:	f43f af51 	beq.w	8003b46 <_printf_float+0xc2>
 8003ca4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	db02      	blt.n	8003cb2 <_printf_float+0x22e>
 8003cac:	6823      	ldr	r3, [r4, #0]
 8003cae:	07d8      	lsls	r0, r3, #31
 8003cb0:	d510      	bpl.n	8003cd4 <_printf_float+0x250>
 8003cb2:	ee18 3a10 	vmov	r3, s16
 8003cb6:	4652      	mov	r2, sl
 8003cb8:	4631      	mov	r1, r6
 8003cba:	4628      	mov	r0, r5
 8003cbc:	47b8      	blx	r7
 8003cbe:	3001      	adds	r0, #1
 8003cc0:	f43f af41 	beq.w	8003b46 <_printf_float+0xc2>
 8003cc4:	f04f 0800 	mov.w	r8, #0
 8003cc8:	f104 091a 	add.w	r9, r4, #26
 8003ccc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003cce:	3b01      	subs	r3, #1
 8003cd0:	4543      	cmp	r3, r8
 8003cd2:	dc09      	bgt.n	8003ce8 <_printf_float+0x264>
 8003cd4:	6823      	ldr	r3, [r4, #0]
 8003cd6:	079b      	lsls	r3, r3, #30
 8003cd8:	f100 8105 	bmi.w	8003ee6 <_printf_float+0x462>
 8003cdc:	68e0      	ldr	r0, [r4, #12]
 8003cde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003ce0:	4298      	cmp	r0, r3
 8003ce2:	bfb8      	it	lt
 8003ce4:	4618      	movlt	r0, r3
 8003ce6:	e730      	b.n	8003b4a <_printf_float+0xc6>
 8003ce8:	2301      	movs	r3, #1
 8003cea:	464a      	mov	r2, r9
 8003cec:	4631      	mov	r1, r6
 8003cee:	4628      	mov	r0, r5
 8003cf0:	47b8      	blx	r7
 8003cf2:	3001      	adds	r0, #1
 8003cf4:	f43f af27 	beq.w	8003b46 <_printf_float+0xc2>
 8003cf8:	f108 0801 	add.w	r8, r8, #1
 8003cfc:	e7e6      	b.n	8003ccc <_printf_float+0x248>
 8003cfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	dc39      	bgt.n	8003d78 <_printf_float+0x2f4>
 8003d04:	4a1b      	ldr	r2, [pc, #108]	; (8003d74 <_printf_float+0x2f0>)
 8003d06:	2301      	movs	r3, #1
 8003d08:	4631      	mov	r1, r6
 8003d0a:	4628      	mov	r0, r5
 8003d0c:	47b8      	blx	r7
 8003d0e:	3001      	adds	r0, #1
 8003d10:	f43f af19 	beq.w	8003b46 <_printf_float+0xc2>
 8003d14:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	d102      	bne.n	8003d22 <_printf_float+0x29e>
 8003d1c:	6823      	ldr	r3, [r4, #0]
 8003d1e:	07d9      	lsls	r1, r3, #31
 8003d20:	d5d8      	bpl.n	8003cd4 <_printf_float+0x250>
 8003d22:	ee18 3a10 	vmov	r3, s16
 8003d26:	4652      	mov	r2, sl
 8003d28:	4631      	mov	r1, r6
 8003d2a:	4628      	mov	r0, r5
 8003d2c:	47b8      	blx	r7
 8003d2e:	3001      	adds	r0, #1
 8003d30:	f43f af09 	beq.w	8003b46 <_printf_float+0xc2>
 8003d34:	f04f 0900 	mov.w	r9, #0
 8003d38:	f104 0a1a 	add.w	sl, r4, #26
 8003d3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d3e:	425b      	negs	r3, r3
 8003d40:	454b      	cmp	r3, r9
 8003d42:	dc01      	bgt.n	8003d48 <_printf_float+0x2c4>
 8003d44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d46:	e792      	b.n	8003c6e <_printf_float+0x1ea>
 8003d48:	2301      	movs	r3, #1
 8003d4a:	4652      	mov	r2, sl
 8003d4c:	4631      	mov	r1, r6
 8003d4e:	4628      	mov	r0, r5
 8003d50:	47b8      	blx	r7
 8003d52:	3001      	adds	r0, #1
 8003d54:	f43f aef7 	beq.w	8003b46 <_printf_float+0xc2>
 8003d58:	f109 0901 	add.w	r9, r9, #1
 8003d5c:	e7ee      	b.n	8003d3c <_printf_float+0x2b8>
 8003d5e:	bf00      	nop
 8003d60:	7fefffff 	.word	0x7fefffff
 8003d64:	08008bac 	.word	0x08008bac
 8003d68:	08008bb0 	.word	0x08008bb0
 8003d6c:	08008bb8 	.word	0x08008bb8
 8003d70:	08008bb4 	.word	0x08008bb4
 8003d74:	08008fb1 	.word	0x08008fb1
 8003d78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003d7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	bfa8      	it	ge
 8003d80:	461a      	movge	r2, r3
 8003d82:	2a00      	cmp	r2, #0
 8003d84:	4691      	mov	r9, r2
 8003d86:	dc37      	bgt.n	8003df8 <_printf_float+0x374>
 8003d88:	f04f 0b00 	mov.w	fp, #0
 8003d8c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003d90:	f104 021a 	add.w	r2, r4, #26
 8003d94:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003d96:	9305      	str	r3, [sp, #20]
 8003d98:	eba3 0309 	sub.w	r3, r3, r9
 8003d9c:	455b      	cmp	r3, fp
 8003d9e:	dc33      	bgt.n	8003e08 <_printf_float+0x384>
 8003da0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003da4:	429a      	cmp	r2, r3
 8003da6:	db3b      	blt.n	8003e20 <_printf_float+0x39c>
 8003da8:	6823      	ldr	r3, [r4, #0]
 8003daa:	07da      	lsls	r2, r3, #31
 8003dac:	d438      	bmi.n	8003e20 <_printf_float+0x39c>
 8003dae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003db0:	9a05      	ldr	r2, [sp, #20]
 8003db2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003db4:	1a9a      	subs	r2, r3, r2
 8003db6:	eba3 0901 	sub.w	r9, r3, r1
 8003dba:	4591      	cmp	r9, r2
 8003dbc:	bfa8      	it	ge
 8003dbe:	4691      	movge	r9, r2
 8003dc0:	f1b9 0f00 	cmp.w	r9, #0
 8003dc4:	dc35      	bgt.n	8003e32 <_printf_float+0x3ae>
 8003dc6:	f04f 0800 	mov.w	r8, #0
 8003dca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003dce:	f104 0a1a 	add.w	sl, r4, #26
 8003dd2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003dd6:	1a9b      	subs	r3, r3, r2
 8003dd8:	eba3 0309 	sub.w	r3, r3, r9
 8003ddc:	4543      	cmp	r3, r8
 8003dde:	f77f af79 	ble.w	8003cd4 <_printf_float+0x250>
 8003de2:	2301      	movs	r3, #1
 8003de4:	4652      	mov	r2, sl
 8003de6:	4631      	mov	r1, r6
 8003de8:	4628      	mov	r0, r5
 8003dea:	47b8      	blx	r7
 8003dec:	3001      	adds	r0, #1
 8003dee:	f43f aeaa 	beq.w	8003b46 <_printf_float+0xc2>
 8003df2:	f108 0801 	add.w	r8, r8, #1
 8003df6:	e7ec      	b.n	8003dd2 <_printf_float+0x34e>
 8003df8:	4613      	mov	r3, r2
 8003dfa:	4631      	mov	r1, r6
 8003dfc:	4642      	mov	r2, r8
 8003dfe:	4628      	mov	r0, r5
 8003e00:	47b8      	blx	r7
 8003e02:	3001      	adds	r0, #1
 8003e04:	d1c0      	bne.n	8003d88 <_printf_float+0x304>
 8003e06:	e69e      	b.n	8003b46 <_printf_float+0xc2>
 8003e08:	2301      	movs	r3, #1
 8003e0a:	4631      	mov	r1, r6
 8003e0c:	4628      	mov	r0, r5
 8003e0e:	9205      	str	r2, [sp, #20]
 8003e10:	47b8      	blx	r7
 8003e12:	3001      	adds	r0, #1
 8003e14:	f43f ae97 	beq.w	8003b46 <_printf_float+0xc2>
 8003e18:	9a05      	ldr	r2, [sp, #20]
 8003e1a:	f10b 0b01 	add.w	fp, fp, #1
 8003e1e:	e7b9      	b.n	8003d94 <_printf_float+0x310>
 8003e20:	ee18 3a10 	vmov	r3, s16
 8003e24:	4652      	mov	r2, sl
 8003e26:	4631      	mov	r1, r6
 8003e28:	4628      	mov	r0, r5
 8003e2a:	47b8      	blx	r7
 8003e2c:	3001      	adds	r0, #1
 8003e2e:	d1be      	bne.n	8003dae <_printf_float+0x32a>
 8003e30:	e689      	b.n	8003b46 <_printf_float+0xc2>
 8003e32:	9a05      	ldr	r2, [sp, #20]
 8003e34:	464b      	mov	r3, r9
 8003e36:	4442      	add	r2, r8
 8003e38:	4631      	mov	r1, r6
 8003e3a:	4628      	mov	r0, r5
 8003e3c:	47b8      	blx	r7
 8003e3e:	3001      	adds	r0, #1
 8003e40:	d1c1      	bne.n	8003dc6 <_printf_float+0x342>
 8003e42:	e680      	b.n	8003b46 <_printf_float+0xc2>
 8003e44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003e46:	2a01      	cmp	r2, #1
 8003e48:	dc01      	bgt.n	8003e4e <_printf_float+0x3ca>
 8003e4a:	07db      	lsls	r3, r3, #31
 8003e4c:	d538      	bpl.n	8003ec0 <_printf_float+0x43c>
 8003e4e:	2301      	movs	r3, #1
 8003e50:	4642      	mov	r2, r8
 8003e52:	4631      	mov	r1, r6
 8003e54:	4628      	mov	r0, r5
 8003e56:	47b8      	blx	r7
 8003e58:	3001      	adds	r0, #1
 8003e5a:	f43f ae74 	beq.w	8003b46 <_printf_float+0xc2>
 8003e5e:	ee18 3a10 	vmov	r3, s16
 8003e62:	4652      	mov	r2, sl
 8003e64:	4631      	mov	r1, r6
 8003e66:	4628      	mov	r0, r5
 8003e68:	47b8      	blx	r7
 8003e6a:	3001      	adds	r0, #1
 8003e6c:	f43f ae6b 	beq.w	8003b46 <_printf_float+0xc2>
 8003e70:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003e74:	2200      	movs	r2, #0
 8003e76:	2300      	movs	r3, #0
 8003e78:	f7fc fe3e 	bl	8000af8 <__aeabi_dcmpeq>
 8003e7c:	b9d8      	cbnz	r0, 8003eb6 <_printf_float+0x432>
 8003e7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e80:	f108 0201 	add.w	r2, r8, #1
 8003e84:	3b01      	subs	r3, #1
 8003e86:	4631      	mov	r1, r6
 8003e88:	4628      	mov	r0, r5
 8003e8a:	47b8      	blx	r7
 8003e8c:	3001      	adds	r0, #1
 8003e8e:	d10e      	bne.n	8003eae <_printf_float+0x42a>
 8003e90:	e659      	b.n	8003b46 <_printf_float+0xc2>
 8003e92:	2301      	movs	r3, #1
 8003e94:	4652      	mov	r2, sl
 8003e96:	4631      	mov	r1, r6
 8003e98:	4628      	mov	r0, r5
 8003e9a:	47b8      	blx	r7
 8003e9c:	3001      	adds	r0, #1
 8003e9e:	f43f ae52 	beq.w	8003b46 <_printf_float+0xc2>
 8003ea2:	f108 0801 	add.w	r8, r8, #1
 8003ea6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ea8:	3b01      	subs	r3, #1
 8003eaa:	4543      	cmp	r3, r8
 8003eac:	dcf1      	bgt.n	8003e92 <_printf_float+0x40e>
 8003eae:	464b      	mov	r3, r9
 8003eb0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003eb4:	e6dc      	b.n	8003c70 <_printf_float+0x1ec>
 8003eb6:	f04f 0800 	mov.w	r8, #0
 8003eba:	f104 0a1a 	add.w	sl, r4, #26
 8003ebe:	e7f2      	b.n	8003ea6 <_printf_float+0x422>
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	4642      	mov	r2, r8
 8003ec4:	e7df      	b.n	8003e86 <_printf_float+0x402>
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	464a      	mov	r2, r9
 8003eca:	4631      	mov	r1, r6
 8003ecc:	4628      	mov	r0, r5
 8003ece:	47b8      	blx	r7
 8003ed0:	3001      	adds	r0, #1
 8003ed2:	f43f ae38 	beq.w	8003b46 <_printf_float+0xc2>
 8003ed6:	f108 0801 	add.w	r8, r8, #1
 8003eda:	68e3      	ldr	r3, [r4, #12]
 8003edc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003ede:	1a5b      	subs	r3, r3, r1
 8003ee0:	4543      	cmp	r3, r8
 8003ee2:	dcf0      	bgt.n	8003ec6 <_printf_float+0x442>
 8003ee4:	e6fa      	b.n	8003cdc <_printf_float+0x258>
 8003ee6:	f04f 0800 	mov.w	r8, #0
 8003eea:	f104 0919 	add.w	r9, r4, #25
 8003eee:	e7f4      	b.n	8003eda <_printf_float+0x456>

08003ef0 <_printf_common>:
 8003ef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ef4:	4616      	mov	r6, r2
 8003ef6:	4699      	mov	r9, r3
 8003ef8:	688a      	ldr	r2, [r1, #8]
 8003efa:	690b      	ldr	r3, [r1, #16]
 8003efc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003f00:	4293      	cmp	r3, r2
 8003f02:	bfb8      	it	lt
 8003f04:	4613      	movlt	r3, r2
 8003f06:	6033      	str	r3, [r6, #0]
 8003f08:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003f0c:	4607      	mov	r7, r0
 8003f0e:	460c      	mov	r4, r1
 8003f10:	b10a      	cbz	r2, 8003f16 <_printf_common+0x26>
 8003f12:	3301      	adds	r3, #1
 8003f14:	6033      	str	r3, [r6, #0]
 8003f16:	6823      	ldr	r3, [r4, #0]
 8003f18:	0699      	lsls	r1, r3, #26
 8003f1a:	bf42      	ittt	mi
 8003f1c:	6833      	ldrmi	r3, [r6, #0]
 8003f1e:	3302      	addmi	r3, #2
 8003f20:	6033      	strmi	r3, [r6, #0]
 8003f22:	6825      	ldr	r5, [r4, #0]
 8003f24:	f015 0506 	ands.w	r5, r5, #6
 8003f28:	d106      	bne.n	8003f38 <_printf_common+0x48>
 8003f2a:	f104 0a19 	add.w	sl, r4, #25
 8003f2e:	68e3      	ldr	r3, [r4, #12]
 8003f30:	6832      	ldr	r2, [r6, #0]
 8003f32:	1a9b      	subs	r3, r3, r2
 8003f34:	42ab      	cmp	r3, r5
 8003f36:	dc26      	bgt.n	8003f86 <_printf_common+0x96>
 8003f38:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003f3c:	1e13      	subs	r3, r2, #0
 8003f3e:	6822      	ldr	r2, [r4, #0]
 8003f40:	bf18      	it	ne
 8003f42:	2301      	movne	r3, #1
 8003f44:	0692      	lsls	r2, r2, #26
 8003f46:	d42b      	bmi.n	8003fa0 <_printf_common+0xb0>
 8003f48:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003f4c:	4649      	mov	r1, r9
 8003f4e:	4638      	mov	r0, r7
 8003f50:	47c0      	blx	r8
 8003f52:	3001      	adds	r0, #1
 8003f54:	d01e      	beq.n	8003f94 <_printf_common+0xa4>
 8003f56:	6823      	ldr	r3, [r4, #0]
 8003f58:	68e5      	ldr	r5, [r4, #12]
 8003f5a:	6832      	ldr	r2, [r6, #0]
 8003f5c:	f003 0306 	and.w	r3, r3, #6
 8003f60:	2b04      	cmp	r3, #4
 8003f62:	bf08      	it	eq
 8003f64:	1aad      	subeq	r5, r5, r2
 8003f66:	68a3      	ldr	r3, [r4, #8]
 8003f68:	6922      	ldr	r2, [r4, #16]
 8003f6a:	bf0c      	ite	eq
 8003f6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f70:	2500      	movne	r5, #0
 8003f72:	4293      	cmp	r3, r2
 8003f74:	bfc4      	itt	gt
 8003f76:	1a9b      	subgt	r3, r3, r2
 8003f78:	18ed      	addgt	r5, r5, r3
 8003f7a:	2600      	movs	r6, #0
 8003f7c:	341a      	adds	r4, #26
 8003f7e:	42b5      	cmp	r5, r6
 8003f80:	d11a      	bne.n	8003fb8 <_printf_common+0xc8>
 8003f82:	2000      	movs	r0, #0
 8003f84:	e008      	b.n	8003f98 <_printf_common+0xa8>
 8003f86:	2301      	movs	r3, #1
 8003f88:	4652      	mov	r2, sl
 8003f8a:	4649      	mov	r1, r9
 8003f8c:	4638      	mov	r0, r7
 8003f8e:	47c0      	blx	r8
 8003f90:	3001      	adds	r0, #1
 8003f92:	d103      	bne.n	8003f9c <_printf_common+0xac>
 8003f94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f9c:	3501      	adds	r5, #1
 8003f9e:	e7c6      	b.n	8003f2e <_printf_common+0x3e>
 8003fa0:	18e1      	adds	r1, r4, r3
 8003fa2:	1c5a      	adds	r2, r3, #1
 8003fa4:	2030      	movs	r0, #48	; 0x30
 8003fa6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003faa:	4422      	add	r2, r4
 8003fac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003fb0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003fb4:	3302      	adds	r3, #2
 8003fb6:	e7c7      	b.n	8003f48 <_printf_common+0x58>
 8003fb8:	2301      	movs	r3, #1
 8003fba:	4622      	mov	r2, r4
 8003fbc:	4649      	mov	r1, r9
 8003fbe:	4638      	mov	r0, r7
 8003fc0:	47c0      	blx	r8
 8003fc2:	3001      	adds	r0, #1
 8003fc4:	d0e6      	beq.n	8003f94 <_printf_common+0xa4>
 8003fc6:	3601      	adds	r6, #1
 8003fc8:	e7d9      	b.n	8003f7e <_printf_common+0x8e>
	...

08003fcc <_printf_i>:
 8003fcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003fd0:	7e0f      	ldrb	r7, [r1, #24]
 8003fd2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003fd4:	2f78      	cmp	r7, #120	; 0x78
 8003fd6:	4691      	mov	r9, r2
 8003fd8:	4680      	mov	r8, r0
 8003fda:	460c      	mov	r4, r1
 8003fdc:	469a      	mov	sl, r3
 8003fde:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003fe2:	d807      	bhi.n	8003ff4 <_printf_i+0x28>
 8003fe4:	2f62      	cmp	r7, #98	; 0x62
 8003fe6:	d80a      	bhi.n	8003ffe <_printf_i+0x32>
 8003fe8:	2f00      	cmp	r7, #0
 8003fea:	f000 80d8 	beq.w	800419e <_printf_i+0x1d2>
 8003fee:	2f58      	cmp	r7, #88	; 0x58
 8003ff0:	f000 80a3 	beq.w	800413a <_printf_i+0x16e>
 8003ff4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003ff8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003ffc:	e03a      	b.n	8004074 <_printf_i+0xa8>
 8003ffe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004002:	2b15      	cmp	r3, #21
 8004004:	d8f6      	bhi.n	8003ff4 <_printf_i+0x28>
 8004006:	a101      	add	r1, pc, #4	; (adr r1, 800400c <_printf_i+0x40>)
 8004008:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800400c:	08004065 	.word	0x08004065
 8004010:	08004079 	.word	0x08004079
 8004014:	08003ff5 	.word	0x08003ff5
 8004018:	08003ff5 	.word	0x08003ff5
 800401c:	08003ff5 	.word	0x08003ff5
 8004020:	08003ff5 	.word	0x08003ff5
 8004024:	08004079 	.word	0x08004079
 8004028:	08003ff5 	.word	0x08003ff5
 800402c:	08003ff5 	.word	0x08003ff5
 8004030:	08003ff5 	.word	0x08003ff5
 8004034:	08003ff5 	.word	0x08003ff5
 8004038:	08004185 	.word	0x08004185
 800403c:	080040a9 	.word	0x080040a9
 8004040:	08004167 	.word	0x08004167
 8004044:	08003ff5 	.word	0x08003ff5
 8004048:	08003ff5 	.word	0x08003ff5
 800404c:	080041a7 	.word	0x080041a7
 8004050:	08003ff5 	.word	0x08003ff5
 8004054:	080040a9 	.word	0x080040a9
 8004058:	08003ff5 	.word	0x08003ff5
 800405c:	08003ff5 	.word	0x08003ff5
 8004060:	0800416f 	.word	0x0800416f
 8004064:	682b      	ldr	r3, [r5, #0]
 8004066:	1d1a      	adds	r2, r3, #4
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	602a      	str	r2, [r5, #0]
 800406c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004070:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004074:	2301      	movs	r3, #1
 8004076:	e0a3      	b.n	80041c0 <_printf_i+0x1f4>
 8004078:	6820      	ldr	r0, [r4, #0]
 800407a:	6829      	ldr	r1, [r5, #0]
 800407c:	0606      	lsls	r6, r0, #24
 800407e:	f101 0304 	add.w	r3, r1, #4
 8004082:	d50a      	bpl.n	800409a <_printf_i+0xce>
 8004084:	680e      	ldr	r6, [r1, #0]
 8004086:	602b      	str	r3, [r5, #0]
 8004088:	2e00      	cmp	r6, #0
 800408a:	da03      	bge.n	8004094 <_printf_i+0xc8>
 800408c:	232d      	movs	r3, #45	; 0x2d
 800408e:	4276      	negs	r6, r6
 8004090:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004094:	485e      	ldr	r0, [pc, #376]	; (8004210 <_printf_i+0x244>)
 8004096:	230a      	movs	r3, #10
 8004098:	e019      	b.n	80040ce <_printf_i+0x102>
 800409a:	680e      	ldr	r6, [r1, #0]
 800409c:	602b      	str	r3, [r5, #0]
 800409e:	f010 0f40 	tst.w	r0, #64	; 0x40
 80040a2:	bf18      	it	ne
 80040a4:	b236      	sxthne	r6, r6
 80040a6:	e7ef      	b.n	8004088 <_printf_i+0xbc>
 80040a8:	682b      	ldr	r3, [r5, #0]
 80040aa:	6820      	ldr	r0, [r4, #0]
 80040ac:	1d19      	adds	r1, r3, #4
 80040ae:	6029      	str	r1, [r5, #0]
 80040b0:	0601      	lsls	r1, r0, #24
 80040b2:	d501      	bpl.n	80040b8 <_printf_i+0xec>
 80040b4:	681e      	ldr	r6, [r3, #0]
 80040b6:	e002      	b.n	80040be <_printf_i+0xf2>
 80040b8:	0646      	lsls	r6, r0, #25
 80040ba:	d5fb      	bpl.n	80040b4 <_printf_i+0xe8>
 80040bc:	881e      	ldrh	r6, [r3, #0]
 80040be:	4854      	ldr	r0, [pc, #336]	; (8004210 <_printf_i+0x244>)
 80040c0:	2f6f      	cmp	r7, #111	; 0x6f
 80040c2:	bf0c      	ite	eq
 80040c4:	2308      	moveq	r3, #8
 80040c6:	230a      	movne	r3, #10
 80040c8:	2100      	movs	r1, #0
 80040ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80040ce:	6865      	ldr	r5, [r4, #4]
 80040d0:	60a5      	str	r5, [r4, #8]
 80040d2:	2d00      	cmp	r5, #0
 80040d4:	bfa2      	ittt	ge
 80040d6:	6821      	ldrge	r1, [r4, #0]
 80040d8:	f021 0104 	bicge.w	r1, r1, #4
 80040dc:	6021      	strge	r1, [r4, #0]
 80040de:	b90e      	cbnz	r6, 80040e4 <_printf_i+0x118>
 80040e0:	2d00      	cmp	r5, #0
 80040e2:	d04d      	beq.n	8004180 <_printf_i+0x1b4>
 80040e4:	4615      	mov	r5, r2
 80040e6:	fbb6 f1f3 	udiv	r1, r6, r3
 80040ea:	fb03 6711 	mls	r7, r3, r1, r6
 80040ee:	5dc7      	ldrb	r7, [r0, r7]
 80040f0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80040f4:	4637      	mov	r7, r6
 80040f6:	42bb      	cmp	r3, r7
 80040f8:	460e      	mov	r6, r1
 80040fa:	d9f4      	bls.n	80040e6 <_printf_i+0x11a>
 80040fc:	2b08      	cmp	r3, #8
 80040fe:	d10b      	bne.n	8004118 <_printf_i+0x14c>
 8004100:	6823      	ldr	r3, [r4, #0]
 8004102:	07de      	lsls	r6, r3, #31
 8004104:	d508      	bpl.n	8004118 <_printf_i+0x14c>
 8004106:	6923      	ldr	r3, [r4, #16]
 8004108:	6861      	ldr	r1, [r4, #4]
 800410a:	4299      	cmp	r1, r3
 800410c:	bfde      	ittt	le
 800410e:	2330      	movle	r3, #48	; 0x30
 8004110:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004114:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004118:	1b52      	subs	r2, r2, r5
 800411a:	6122      	str	r2, [r4, #16]
 800411c:	f8cd a000 	str.w	sl, [sp]
 8004120:	464b      	mov	r3, r9
 8004122:	aa03      	add	r2, sp, #12
 8004124:	4621      	mov	r1, r4
 8004126:	4640      	mov	r0, r8
 8004128:	f7ff fee2 	bl	8003ef0 <_printf_common>
 800412c:	3001      	adds	r0, #1
 800412e:	d14c      	bne.n	80041ca <_printf_i+0x1fe>
 8004130:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004134:	b004      	add	sp, #16
 8004136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800413a:	4835      	ldr	r0, [pc, #212]	; (8004210 <_printf_i+0x244>)
 800413c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004140:	6829      	ldr	r1, [r5, #0]
 8004142:	6823      	ldr	r3, [r4, #0]
 8004144:	f851 6b04 	ldr.w	r6, [r1], #4
 8004148:	6029      	str	r1, [r5, #0]
 800414a:	061d      	lsls	r5, r3, #24
 800414c:	d514      	bpl.n	8004178 <_printf_i+0x1ac>
 800414e:	07df      	lsls	r7, r3, #31
 8004150:	bf44      	itt	mi
 8004152:	f043 0320 	orrmi.w	r3, r3, #32
 8004156:	6023      	strmi	r3, [r4, #0]
 8004158:	b91e      	cbnz	r6, 8004162 <_printf_i+0x196>
 800415a:	6823      	ldr	r3, [r4, #0]
 800415c:	f023 0320 	bic.w	r3, r3, #32
 8004160:	6023      	str	r3, [r4, #0]
 8004162:	2310      	movs	r3, #16
 8004164:	e7b0      	b.n	80040c8 <_printf_i+0xfc>
 8004166:	6823      	ldr	r3, [r4, #0]
 8004168:	f043 0320 	orr.w	r3, r3, #32
 800416c:	6023      	str	r3, [r4, #0]
 800416e:	2378      	movs	r3, #120	; 0x78
 8004170:	4828      	ldr	r0, [pc, #160]	; (8004214 <_printf_i+0x248>)
 8004172:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004176:	e7e3      	b.n	8004140 <_printf_i+0x174>
 8004178:	0659      	lsls	r1, r3, #25
 800417a:	bf48      	it	mi
 800417c:	b2b6      	uxthmi	r6, r6
 800417e:	e7e6      	b.n	800414e <_printf_i+0x182>
 8004180:	4615      	mov	r5, r2
 8004182:	e7bb      	b.n	80040fc <_printf_i+0x130>
 8004184:	682b      	ldr	r3, [r5, #0]
 8004186:	6826      	ldr	r6, [r4, #0]
 8004188:	6961      	ldr	r1, [r4, #20]
 800418a:	1d18      	adds	r0, r3, #4
 800418c:	6028      	str	r0, [r5, #0]
 800418e:	0635      	lsls	r5, r6, #24
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	d501      	bpl.n	8004198 <_printf_i+0x1cc>
 8004194:	6019      	str	r1, [r3, #0]
 8004196:	e002      	b.n	800419e <_printf_i+0x1d2>
 8004198:	0670      	lsls	r0, r6, #25
 800419a:	d5fb      	bpl.n	8004194 <_printf_i+0x1c8>
 800419c:	8019      	strh	r1, [r3, #0]
 800419e:	2300      	movs	r3, #0
 80041a0:	6123      	str	r3, [r4, #16]
 80041a2:	4615      	mov	r5, r2
 80041a4:	e7ba      	b.n	800411c <_printf_i+0x150>
 80041a6:	682b      	ldr	r3, [r5, #0]
 80041a8:	1d1a      	adds	r2, r3, #4
 80041aa:	602a      	str	r2, [r5, #0]
 80041ac:	681d      	ldr	r5, [r3, #0]
 80041ae:	6862      	ldr	r2, [r4, #4]
 80041b0:	2100      	movs	r1, #0
 80041b2:	4628      	mov	r0, r5
 80041b4:	f7fc f82c 	bl	8000210 <memchr>
 80041b8:	b108      	cbz	r0, 80041be <_printf_i+0x1f2>
 80041ba:	1b40      	subs	r0, r0, r5
 80041bc:	6060      	str	r0, [r4, #4]
 80041be:	6863      	ldr	r3, [r4, #4]
 80041c0:	6123      	str	r3, [r4, #16]
 80041c2:	2300      	movs	r3, #0
 80041c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041c8:	e7a8      	b.n	800411c <_printf_i+0x150>
 80041ca:	6923      	ldr	r3, [r4, #16]
 80041cc:	462a      	mov	r2, r5
 80041ce:	4649      	mov	r1, r9
 80041d0:	4640      	mov	r0, r8
 80041d2:	47d0      	blx	sl
 80041d4:	3001      	adds	r0, #1
 80041d6:	d0ab      	beq.n	8004130 <_printf_i+0x164>
 80041d8:	6823      	ldr	r3, [r4, #0]
 80041da:	079b      	lsls	r3, r3, #30
 80041dc:	d413      	bmi.n	8004206 <_printf_i+0x23a>
 80041de:	68e0      	ldr	r0, [r4, #12]
 80041e0:	9b03      	ldr	r3, [sp, #12]
 80041e2:	4298      	cmp	r0, r3
 80041e4:	bfb8      	it	lt
 80041e6:	4618      	movlt	r0, r3
 80041e8:	e7a4      	b.n	8004134 <_printf_i+0x168>
 80041ea:	2301      	movs	r3, #1
 80041ec:	4632      	mov	r2, r6
 80041ee:	4649      	mov	r1, r9
 80041f0:	4640      	mov	r0, r8
 80041f2:	47d0      	blx	sl
 80041f4:	3001      	adds	r0, #1
 80041f6:	d09b      	beq.n	8004130 <_printf_i+0x164>
 80041f8:	3501      	adds	r5, #1
 80041fa:	68e3      	ldr	r3, [r4, #12]
 80041fc:	9903      	ldr	r1, [sp, #12]
 80041fe:	1a5b      	subs	r3, r3, r1
 8004200:	42ab      	cmp	r3, r5
 8004202:	dcf2      	bgt.n	80041ea <_printf_i+0x21e>
 8004204:	e7eb      	b.n	80041de <_printf_i+0x212>
 8004206:	2500      	movs	r5, #0
 8004208:	f104 0619 	add.w	r6, r4, #25
 800420c:	e7f5      	b.n	80041fa <_printf_i+0x22e>
 800420e:	bf00      	nop
 8004210:	08008bbc 	.word	0x08008bbc
 8004214:	08008bcd 	.word	0x08008bcd

08004218 <_scanf_float>:
 8004218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800421c:	b087      	sub	sp, #28
 800421e:	4617      	mov	r7, r2
 8004220:	9303      	str	r3, [sp, #12]
 8004222:	688b      	ldr	r3, [r1, #8]
 8004224:	1e5a      	subs	r2, r3, #1
 8004226:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800422a:	bf83      	ittte	hi
 800422c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004230:	195b      	addhi	r3, r3, r5
 8004232:	9302      	strhi	r3, [sp, #8]
 8004234:	2300      	movls	r3, #0
 8004236:	bf86      	itte	hi
 8004238:	f240 135d 	movwhi	r3, #349	; 0x15d
 800423c:	608b      	strhi	r3, [r1, #8]
 800423e:	9302      	strls	r3, [sp, #8]
 8004240:	680b      	ldr	r3, [r1, #0]
 8004242:	468b      	mov	fp, r1
 8004244:	2500      	movs	r5, #0
 8004246:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800424a:	f84b 3b1c 	str.w	r3, [fp], #28
 800424e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004252:	4680      	mov	r8, r0
 8004254:	460c      	mov	r4, r1
 8004256:	465e      	mov	r6, fp
 8004258:	46aa      	mov	sl, r5
 800425a:	46a9      	mov	r9, r5
 800425c:	9501      	str	r5, [sp, #4]
 800425e:	68a2      	ldr	r2, [r4, #8]
 8004260:	b152      	cbz	r2, 8004278 <_scanf_float+0x60>
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	781b      	ldrb	r3, [r3, #0]
 8004266:	2b4e      	cmp	r3, #78	; 0x4e
 8004268:	d864      	bhi.n	8004334 <_scanf_float+0x11c>
 800426a:	2b40      	cmp	r3, #64	; 0x40
 800426c:	d83c      	bhi.n	80042e8 <_scanf_float+0xd0>
 800426e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004272:	b2c8      	uxtb	r0, r1
 8004274:	280e      	cmp	r0, #14
 8004276:	d93a      	bls.n	80042ee <_scanf_float+0xd6>
 8004278:	f1b9 0f00 	cmp.w	r9, #0
 800427c:	d003      	beq.n	8004286 <_scanf_float+0x6e>
 800427e:	6823      	ldr	r3, [r4, #0]
 8004280:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004284:	6023      	str	r3, [r4, #0]
 8004286:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800428a:	f1ba 0f01 	cmp.w	sl, #1
 800428e:	f200 8113 	bhi.w	80044b8 <_scanf_float+0x2a0>
 8004292:	455e      	cmp	r6, fp
 8004294:	f200 8105 	bhi.w	80044a2 <_scanf_float+0x28a>
 8004298:	2501      	movs	r5, #1
 800429a:	4628      	mov	r0, r5
 800429c:	b007      	add	sp, #28
 800429e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042a2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80042a6:	2a0d      	cmp	r2, #13
 80042a8:	d8e6      	bhi.n	8004278 <_scanf_float+0x60>
 80042aa:	a101      	add	r1, pc, #4	; (adr r1, 80042b0 <_scanf_float+0x98>)
 80042ac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80042b0:	080043ef 	.word	0x080043ef
 80042b4:	08004279 	.word	0x08004279
 80042b8:	08004279 	.word	0x08004279
 80042bc:	08004279 	.word	0x08004279
 80042c0:	0800444f 	.word	0x0800444f
 80042c4:	08004427 	.word	0x08004427
 80042c8:	08004279 	.word	0x08004279
 80042cc:	08004279 	.word	0x08004279
 80042d0:	080043fd 	.word	0x080043fd
 80042d4:	08004279 	.word	0x08004279
 80042d8:	08004279 	.word	0x08004279
 80042dc:	08004279 	.word	0x08004279
 80042e0:	08004279 	.word	0x08004279
 80042e4:	080043b5 	.word	0x080043b5
 80042e8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80042ec:	e7db      	b.n	80042a6 <_scanf_float+0x8e>
 80042ee:	290e      	cmp	r1, #14
 80042f0:	d8c2      	bhi.n	8004278 <_scanf_float+0x60>
 80042f2:	a001      	add	r0, pc, #4	; (adr r0, 80042f8 <_scanf_float+0xe0>)
 80042f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80042f8:	080043a7 	.word	0x080043a7
 80042fc:	08004279 	.word	0x08004279
 8004300:	080043a7 	.word	0x080043a7
 8004304:	0800443b 	.word	0x0800443b
 8004308:	08004279 	.word	0x08004279
 800430c:	08004355 	.word	0x08004355
 8004310:	08004391 	.word	0x08004391
 8004314:	08004391 	.word	0x08004391
 8004318:	08004391 	.word	0x08004391
 800431c:	08004391 	.word	0x08004391
 8004320:	08004391 	.word	0x08004391
 8004324:	08004391 	.word	0x08004391
 8004328:	08004391 	.word	0x08004391
 800432c:	08004391 	.word	0x08004391
 8004330:	08004391 	.word	0x08004391
 8004334:	2b6e      	cmp	r3, #110	; 0x6e
 8004336:	d809      	bhi.n	800434c <_scanf_float+0x134>
 8004338:	2b60      	cmp	r3, #96	; 0x60
 800433a:	d8b2      	bhi.n	80042a2 <_scanf_float+0x8a>
 800433c:	2b54      	cmp	r3, #84	; 0x54
 800433e:	d077      	beq.n	8004430 <_scanf_float+0x218>
 8004340:	2b59      	cmp	r3, #89	; 0x59
 8004342:	d199      	bne.n	8004278 <_scanf_float+0x60>
 8004344:	2d07      	cmp	r5, #7
 8004346:	d197      	bne.n	8004278 <_scanf_float+0x60>
 8004348:	2508      	movs	r5, #8
 800434a:	e029      	b.n	80043a0 <_scanf_float+0x188>
 800434c:	2b74      	cmp	r3, #116	; 0x74
 800434e:	d06f      	beq.n	8004430 <_scanf_float+0x218>
 8004350:	2b79      	cmp	r3, #121	; 0x79
 8004352:	e7f6      	b.n	8004342 <_scanf_float+0x12a>
 8004354:	6821      	ldr	r1, [r4, #0]
 8004356:	05c8      	lsls	r0, r1, #23
 8004358:	d51a      	bpl.n	8004390 <_scanf_float+0x178>
 800435a:	9b02      	ldr	r3, [sp, #8]
 800435c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004360:	6021      	str	r1, [r4, #0]
 8004362:	f109 0901 	add.w	r9, r9, #1
 8004366:	b11b      	cbz	r3, 8004370 <_scanf_float+0x158>
 8004368:	3b01      	subs	r3, #1
 800436a:	3201      	adds	r2, #1
 800436c:	9302      	str	r3, [sp, #8]
 800436e:	60a2      	str	r2, [r4, #8]
 8004370:	68a3      	ldr	r3, [r4, #8]
 8004372:	3b01      	subs	r3, #1
 8004374:	60a3      	str	r3, [r4, #8]
 8004376:	6923      	ldr	r3, [r4, #16]
 8004378:	3301      	adds	r3, #1
 800437a:	6123      	str	r3, [r4, #16]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	3b01      	subs	r3, #1
 8004380:	2b00      	cmp	r3, #0
 8004382:	607b      	str	r3, [r7, #4]
 8004384:	f340 8084 	ble.w	8004490 <_scanf_float+0x278>
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	3301      	adds	r3, #1
 800438c:	603b      	str	r3, [r7, #0]
 800438e:	e766      	b.n	800425e <_scanf_float+0x46>
 8004390:	eb1a 0f05 	cmn.w	sl, r5
 8004394:	f47f af70 	bne.w	8004278 <_scanf_float+0x60>
 8004398:	6822      	ldr	r2, [r4, #0]
 800439a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800439e:	6022      	str	r2, [r4, #0]
 80043a0:	f806 3b01 	strb.w	r3, [r6], #1
 80043a4:	e7e4      	b.n	8004370 <_scanf_float+0x158>
 80043a6:	6822      	ldr	r2, [r4, #0]
 80043a8:	0610      	lsls	r0, r2, #24
 80043aa:	f57f af65 	bpl.w	8004278 <_scanf_float+0x60>
 80043ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80043b2:	e7f4      	b.n	800439e <_scanf_float+0x186>
 80043b4:	f1ba 0f00 	cmp.w	sl, #0
 80043b8:	d10e      	bne.n	80043d8 <_scanf_float+0x1c0>
 80043ba:	f1b9 0f00 	cmp.w	r9, #0
 80043be:	d10e      	bne.n	80043de <_scanf_float+0x1c6>
 80043c0:	6822      	ldr	r2, [r4, #0]
 80043c2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80043c6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80043ca:	d108      	bne.n	80043de <_scanf_float+0x1c6>
 80043cc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80043d0:	6022      	str	r2, [r4, #0]
 80043d2:	f04f 0a01 	mov.w	sl, #1
 80043d6:	e7e3      	b.n	80043a0 <_scanf_float+0x188>
 80043d8:	f1ba 0f02 	cmp.w	sl, #2
 80043dc:	d055      	beq.n	800448a <_scanf_float+0x272>
 80043de:	2d01      	cmp	r5, #1
 80043e0:	d002      	beq.n	80043e8 <_scanf_float+0x1d0>
 80043e2:	2d04      	cmp	r5, #4
 80043e4:	f47f af48 	bne.w	8004278 <_scanf_float+0x60>
 80043e8:	3501      	adds	r5, #1
 80043ea:	b2ed      	uxtb	r5, r5
 80043ec:	e7d8      	b.n	80043a0 <_scanf_float+0x188>
 80043ee:	f1ba 0f01 	cmp.w	sl, #1
 80043f2:	f47f af41 	bne.w	8004278 <_scanf_float+0x60>
 80043f6:	f04f 0a02 	mov.w	sl, #2
 80043fa:	e7d1      	b.n	80043a0 <_scanf_float+0x188>
 80043fc:	b97d      	cbnz	r5, 800441e <_scanf_float+0x206>
 80043fe:	f1b9 0f00 	cmp.w	r9, #0
 8004402:	f47f af3c 	bne.w	800427e <_scanf_float+0x66>
 8004406:	6822      	ldr	r2, [r4, #0]
 8004408:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800440c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004410:	f47f af39 	bne.w	8004286 <_scanf_float+0x6e>
 8004414:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004418:	6022      	str	r2, [r4, #0]
 800441a:	2501      	movs	r5, #1
 800441c:	e7c0      	b.n	80043a0 <_scanf_float+0x188>
 800441e:	2d03      	cmp	r5, #3
 8004420:	d0e2      	beq.n	80043e8 <_scanf_float+0x1d0>
 8004422:	2d05      	cmp	r5, #5
 8004424:	e7de      	b.n	80043e4 <_scanf_float+0x1cc>
 8004426:	2d02      	cmp	r5, #2
 8004428:	f47f af26 	bne.w	8004278 <_scanf_float+0x60>
 800442c:	2503      	movs	r5, #3
 800442e:	e7b7      	b.n	80043a0 <_scanf_float+0x188>
 8004430:	2d06      	cmp	r5, #6
 8004432:	f47f af21 	bne.w	8004278 <_scanf_float+0x60>
 8004436:	2507      	movs	r5, #7
 8004438:	e7b2      	b.n	80043a0 <_scanf_float+0x188>
 800443a:	6822      	ldr	r2, [r4, #0]
 800443c:	0591      	lsls	r1, r2, #22
 800443e:	f57f af1b 	bpl.w	8004278 <_scanf_float+0x60>
 8004442:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004446:	6022      	str	r2, [r4, #0]
 8004448:	f8cd 9004 	str.w	r9, [sp, #4]
 800444c:	e7a8      	b.n	80043a0 <_scanf_float+0x188>
 800444e:	6822      	ldr	r2, [r4, #0]
 8004450:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004454:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004458:	d006      	beq.n	8004468 <_scanf_float+0x250>
 800445a:	0550      	lsls	r0, r2, #21
 800445c:	f57f af0c 	bpl.w	8004278 <_scanf_float+0x60>
 8004460:	f1b9 0f00 	cmp.w	r9, #0
 8004464:	f43f af0f 	beq.w	8004286 <_scanf_float+0x6e>
 8004468:	0591      	lsls	r1, r2, #22
 800446a:	bf58      	it	pl
 800446c:	9901      	ldrpl	r1, [sp, #4]
 800446e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004472:	bf58      	it	pl
 8004474:	eba9 0101 	subpl.w	r1, r9, r1
 8004478:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800447c:	bf58      	it	pl
 800447e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004482:	6022      	str	r2, [r4, #0]
 8004484:	f04f 0900 	mov.w	r9, #0
 8004488:	e78a      	b.n	80043a0 <_scanf_float+0x188>
 800448a:	f04f 0a03 	mov.w	sl, #3
 800448e:	e787      	b.n	80043a0 <_scanf_float+0x188>
 8004490:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004494:	4639      	mov	r1, r7
 8004496:	4640      	mov	r0, r8
 8004498:	4798      	blx	r3
 800449a:	2800      	cmp	r0, #0
 800449c:	f43f aedf 	beq.w	800425e <_scanf_float+0x46>
 80044a0:	e6ea      	b.n	8004278 <_scanf_float+0x60>
 80044a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80044a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80044aa:	463a      	mov	r2, r7
 80044ac:	4640      	mov	r0, r8
 80044ae:	4798      	blx	r3
 80044b0:	6923      	ldr	r3, [r4, #16]
 80044b2:	3b01      	subs	r3, #1
 80044b4:	6123      	str	r3, [r4, #16]
 80044b6:	e6ec      	b.n	8004292 <_scanf_float+0x7a>
 80044b8:	1e6b      	subs	r3, r5, #1
 80044ba:	2b06      	cmp	r3, #6
 80044bc:	d825      	bhi.n	800450a <_scanf_float+0x2f2>
 80044be:	2d02      	cmp	r5, #2
 80044c0:	d836      	bhi.n	8004530 <_scanf_float+0x318>
 80044c2:	455e      	cmp	r6, fp
 80044c4:	f67f aee8 	bls.w	8004298 <_scanf_float+0x80>
 80044c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80044cc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80044d0:	463a      	mov	r2, r7
 80044d2:	4640      	mov	r0, r8
 80044d4:	4798      	blx	r3
 80044d6:	6923      	ldr	r3, [r4, #16]
 80044d8:	3b01      	subs	r3, #1
 80044da:	6123      	str	r3, [r4, #16]
 80044dc:	e7f1      	b.n	80044c2 <_scanf_float+0x2aa>
 80044de:	9802      	ldr	r0, [sp, #8]
 80044e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80044e4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80044e8:	9002      	str	r0, [sp, #8]
 80044ea:	463a      	mov	r2, r7
 80044ec:	4640      	mov	r0, r8
 80044ee:	4798      	blx	r3
 80044f0:	6923      	ldr	r3, [r4, #16]
 80044f2:	3b01      	subs	r3, #1
 80044f4:	6123      	str	r3, [r4, #16]
 80044f6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80044fa:	fa5f fa8a 	uxtb.w	sl, sl
 80044fe:	f1ba 0f02 	cmp.w	sl, #2
 8004502:	d1ec      	bne.n	80044de <_scanf_float+0x2c6>
 8004504:	3d03      	subs	r5, #3
 8004506:	b2ed      	uxtb	r5, r5
 8004508:	1b76      	subs	r6, r6, r5
 800450a:	6823      	ldr	r3, [r4, #0]
 800450c:	05da      	lsls	r2, r3, #23
 800450e:	d52f      	bpl.n	8004570 <_scanf_float+0x358>
 8004510:	055b      	lsls	r3, r3, #21
 8004512:	d510      	bpl.n	8004536 <_scanf_float+0x31e>
 8004514:	455e      	cmp	r6, fp
 8004516:	f67f aebf 	bls.w	8004298 <_scanf_float+0x80>
 800451a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800451e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004522:	463a      	mov	r2, r7
 8004524:	4640      	mov	r0, r8
 8004526:	4798      	blx	r3
 8004528:	6923      	ldr	r3, [r4, #16]
 800452a:	3b01      	subs	r3, #1
 800452c:	6123      	str	r3, [r4, #16]
 800452e:	e7f1      	b.n	8004514 <_scanf_float+0x2fc>
 8004530:	46aa      	mov	sl, r5
 8004532:	9602      	str	r6, [sp, #8]
 8004534:	e7df      	b.n	80044f6 <_scanf_float+0x2de>
 8004536:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800453a:	6923      	ldr	r3, [r4, #16]
 800453c:	2965      	cmp	r1, #101	; 0x65
 800453e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8004542:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8004546:	6123      	str	r3, [r4, #16]
 8004548:	d00c      	beq.n	8004564 <_scanf_float+0x34c>
 800454a:	2945      	cmp	r1, #69	; 0x45
 800454c:	d00a      	beq.n	8004564 <_scanf_float+0x34c>
 800454e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004552:	463a      	mov	r2, r7
 8004554:	4640      	mov	r0, r8
 8004556:	4798      	blx	r3
 8004558:	6923      	ldr	r3, [r4, #16]
 800455a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800455e:	3b01      	subs	r3, #1
 8004560:	1eb5      	subs	r5, r6, #2
 8004562:	6123      	str	r3, [r4, #16]
 8004564:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004568:	463a      	mov	r2, r7
 800456a:	4640      	mov	r0, r8
 800456c:	4798      	blx	r3
 800456e:	462e      	mov	r6, r5
 8004570:	6825      	ldr	r5, [r4, #0]
 8004572:	f015 0510 	ands.w	r5, r5, #16
 8004576:	d159      	bne.n	800462c <_scanf_float+0x414>
 8004578:	7035      	strb	r5, [r6, #0]
 800457a:	6823      	ldr	r3, [r4, #0]
 800457c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004580:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004584:	d11b      	bne.n	80045be <_scanf_float+0x3a6>
 8004586:	9b01      	ldr	r3, [sp, #4]
 8004588:	454b      	cmp	r3, r9
 800458a:	eba3 0209 	sub.w	r2, r3, r9
 800458e:	d123      	bne.n	80045d8 <_scanf_float+0x3c0>
 8004590:	2200      	movs	r2, #0
 8004592:	4659      	mov	r1, fp
 8004594:	4640      	mov	r0, r8
 8004596:	f000 ff09 	bl	80053ac <_strtod_r>
 800459a:	6822      	ldr	r2, [r4, #0]
 800459c:	9b03      	ldr	r3, [sp, #12]
 800459e:	f012 0f02 	tst.w	r2, #2
 80045a2:	ec57 6b10 	vmov	r6, r7, d0
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	d021      	beq.n	80045ee <_scanf_float+0x3d6>
 80045aa:	9903      	ldr	r1, [sp, #12]
 80045ac:	1d1a      	adds	r2, r3, #4
 80045ae:	600a      	str	r2, [r1, #0]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	e9c3 6700 	strd	r6, r7, [r3]
 80045b6:	68e3      	ldr	r3, [r4, #12]
 80045b8:	3301      	adds	r3, #1
 80045ba:	60e3      	str	r3, [r4, #12]
 80045bc:	e66d      	b.n	800429a <_scanf_float+0x82>
 80045be:	9b04      	ldr	r3, [sp, #16]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d0e5      	beq.n	8004590 <_scanf_float+0x378>
 80045c4:	9905      	ldr	r1, [sp, #20]
 80045c6:	230a      	movs	r3, #10
 80045c8:	462a      	mov	r2, r5
 80045ca:	3101      	adds	r1, #1
 80045cc:	4640      	mov	r0, r8
 80045ce:	f000 ff75 	bl	80054bc <_strtol_r>
 80045d2:	9b04      	ldr	r3, [sp, #16]
 80045d4:	9e05      	ldr	r6, [sp, #20]
 80045d6:	1ac2      	subs	r2, r0, r3
 80045d8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80045dc:	429e      	cmp	r6, r3
 80045de:	bf28      	it	cs
 80045e0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80045e4:	4912      	ldr	r1, [pc, #72]	; (8004630 <_scanf_float+0x418>)
 80045e6:	4630      	mov	r0, r6
 80045e8:	f000 f82c 	bl	8004644 <siprintf>
 80045ec:	e7d0      	b.n	8004590 <_scanf_float+0x378>
 80045ee:	9903      	ldr	r1, [sp, #12]
 80045f0:	f012 0f04 	tst.w	r2, #4
 80045f4:	f103 0204 	add.w	r2, r3, #4
 80045f8:	600a      	str	r2, [r1, #0]
 80045fa:	d1d9      	bne.n	80045b0 <_scanf_float+0x398>
 80045fc:	f8d3 8000 	ldr.w	r8, [r3]
 8004600:	ee10 2a10 	vmov	r2, s0
 8004604:	ee10 0a10 	vmov	r0, s0
 8004608:	463b      	mov	r3, r7
 800460a:	4639      	mov	r1, r7
 800460c:	f7fc faa6 	bl	8000b5c <__aeabi_dcmpun>
 8004610:	b128      	cbz	r0, 800461e <_scanf_float+0x406>
 8004612:	4808      	ldr	r0, [pc, #32]	; (8004634 <_scanf_float+0x41c>)
 8004614:	f000 f810 	bl	8004638 <nanf>
 8004618:	ed88 0a00 	vstr	s0, [r8]
 800461c:	e7cb      	b.n	80045b6 <_scanf_float+0x39e>
 800461e:	4630      	mov	r0, r6
 8004620:	4639      	mov	r1, r7
 8004622:	f7fc faf9 	bl	8000c18 <__aeabi_d2f>
 8004626:	f8c8 0000 	str.w	r0, [r8]
 800462a:	e7c4      	b.n	80045b6 <_scanf_float+0x39e>
 800462c:	2500      	movs	r5, #0
 800462e:	e634      	b.n	800429a <_scanf_float+0x82>
 8004630:	08008bde 	.word	0x08008bde
 8004634:	08009003 	.word	0x08009003

08004638 <nanf>:
 8004638:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004640 <nanf+0x8>
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop
 8004640:	7fc00000 	.word	0x7fc00000

08004644 <siprintf>:
 8004644:	b40e      	push	{r1, r2, r3}
 8004646:	b500      	push	{lr}
 8004648:	b09c      	sub	sp, #112	; 0x70
 800464a:	ab1d      	add	r3, sp, #116	; 0x74
 800464c:	9002      	str	r0, [sp, #8]
 800464e:	9006      	str	r0, [sp, #24]
 8004650:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004654:	4809      	ldr	r0, [pc, #36]	; (800467c <siprintf+0x38>)
 8004656:	9107      	str	r1, [sp, #28]
 8004658:	9104      	str	r1, [sp, #16]
 800465a:	4909      	ldr	r1, [pc, #36]	; (8004680 <siprintf+0x3c>)
 800465c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004660:	9105      	str	r1, [sp, #20]
 8004662:	6800      	ldr	r0, [r0, #0]
 8004664:	9301      	str	r3, [sp, #4]
 8004666:	a902      	add	r1, sp, #8
 8004668:	f002 ff8a 	bl	8007580 <_svfiprintf_r>
 800466c:	9b02      	ldr	r3, [sp, #8]
 800466e:	2200      	movs	r2, #0
 8004670:	701a      	strb	r2, [r3, #0]
 8004672:	b01c      	add	sp, #112	; 0x70
 8004674:	f85d eb04 	ldr.w	lr, [sp], #4
 8004678:	b003      	add	sp, #12
 800467a:	4770      	bx	lr
 800467c:	2000000c 	.word	0x2000000c
 8004680:	ffff0208 	.word	0xffff0208

08004684 <siscanf>:
 8004684:	b40e      	push	{r1, r2, r3}
 8004686:	b510      	push	{r4, lr}
 8004688:	b09f      	sub	sp, #124	; 0x7c
 800468a:	ac21      	add	r4, sp, #132	; 0x84
 800468c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8004690:	f854 2b04 	ldr.w	r2, [r4], #4
 8004694:	9201      	str	r2, [sp, #4]
 8004696:	f8ad 101c 	strh.w	r1, [sp, #28]
 800469a:	9004      	str	r0, [sp, #16]
 800469c:	9008      	str	r0, [sp, #32]
 800469e:	f7fb fda9 	bl	80001f4 <strlen>
 80046a2:	4b0c      	ldr	r3, [pc, #48]	; (80046d4 <siscanf+0x50>)
 80046a4:	9005      	str	r0, [sp, #20]
 80046a6:	9009      	str	r0, [sp, #36]	; 0x24
 80046a8:	930d      	str	r3, [sp, #52]	; 0x34
 80046aa:	480b      	ldr	r0, [pc, #44]	; (80046d8 <siscanf+0x54>)
 80046ac:	9a01      	ldr	r2, [sp, #4]
 80046ae:	6800      	ldr	r0, [r0, #0]
 80046b0:	9403      	str	r4, [sp, #12]
 80046b2:	2300      	movs	r3, #0
 80046b4:	9311      	str	r3, [sp, #68]	; 0x44
 80046b6:	9316      	str	r3, [sp, #88]	; 0x58
 80046b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80046bc:	f8ad 301e 	strh.w	r3, [sp, #30]
 80046c0:	a904      	add	r1, sp, #16
 80046c2:	4623      	mov	r3, r4
 80046c4:	f003 f8b6 	bl	8007834 <__ssvfiscanf_r>
 80046c8:	b01f      	add	sp, #124	; 0x7c
 80046ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046ce:	b003      	add	sp, #12
 80046d0:	4770      	bx	lr
 80046d2:	bf00      	nop
 80046d4:	080046ff 	.word	0x080046ff
 80046d8:	2000000c 	.word	0x2000000c

080046dc <__sread>:
 80046dc:	b510      	push	{r4, lr}
 80046de:	460c      	mov	r4, r1
 80046e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046e4:	f003 fb70 	bl	8007dc8 <_read_r>
 80046e8:	2800      	cmp	r0, #0
 80046ea:	bfab      	itete	ge
 80046ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80046ee:	89a3      	ldrhlt	r3, [r4, #12]
 80046f0:	181b      	addge	r3, r3, r0
 80046f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80046f6:	bfac      	ite	ge
 80046f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80046fa:	81a3      	strhlt	r3, [r4, #12]
 80046fc:	bd10      	pop	{r4, pc}

080046fe <__seofread>:
 80046fe:	2000      	movs	r0, #0
 8004700:	4770      	bx	lr

08004702 <__swrite>:
 8004702:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004706:	461f      	mov	r7, r3
 8004708:	898b      	ldrh	r3, [r1, #12]
 800470a:	05db      	lsls	r3, r3, #23
 800470c:	4605      	mov	r5, r0
 800470e:	460c      	mov	r4, r1
 8004710:	4616      	mov	r6, r2
 8004712:	d505      	bpl.n	8004720 <__swrite+0x1e>
 8004714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004718:	2302      	movs	r3, #2
 800471a:	2200      	movs	r2, #0
 800471c:	f002 f8e2 	bl	80068e4 <_lseek_r>
 8004720:	89a3      	ldrh	r3, [r4, #12]
 8004722:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004726:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800472a:	81a3      	strh	r3, [r4, #12]
 800472c:	4632      	mov	r2, r6
 800472e:	463b      	mov	r3, r7
 8004730:	4628      	mov	r0, r5
 8004732:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004736:	f000 bec3 	b.w	80054c0 <_write_r>

0800473a <__sseek>:
 800473a:	b510      	push	{r4, lr}
 800473c:	460c      	mov	r4, r1
 800473e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004742:	f002 f8cf 	bl	80068e4 <_lseek_r>
 8004746:	1c43      	adds	r3, r0, #1
 8004748:	89a3      	ldrh	r3, [r4, #12]
 800474a:	bf15      	itete	ne
 800474c:	6560      	strne	r0, [r4, #84]	; 0x54
 800474e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004752:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004756:	81a3      	strheq	r3, [r4, #12]
 8004758:	bf18      	it	ne
 800475a:	81a3      	strhne	r3, [r4, #12]
 800475c:	bd10      	pop	{r4, pc}

0800475e <__sclose>:
 800475e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004762:	f000 bebf 	b.w	80054e4 <_close_r>

08004766 <sulp>:
 8004766:	b570      	push	{r4, r5, r6, lr}
 8004768:	4604      	mov	r4, r0
 800476a:	460d      	mov	r5, r1
 800476c:	ec45 4b10 	vmov	d0, r4, r5
 8004770:	4616      	mov	r6, r2
 8004772:	f002 fc63 	bl	800703c <__ulp>
 8004776:	ec51 0b10 	vmov	r0, r1, d0
 800477a:	b17e      	cbz	r6, 800479c <sulp+0x36>
 800477c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004780:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004784:	2b00      	cmp	r3, #0
 8004786:	dd09      	ble.n	800479c <sulp+0x36>
 8004788:	051b      	lsls	r3, r3, #20
 800478a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800478e:	2400      	movs	r4, #0
 8004790:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004794:	4622      	mov	r2, r4
 8004796:	462b      	mov	r3, r5
 8004798:	f7fb ff46 	bl	8000628 <__aeabi_dmul>
 800479c:	bd70      	pop	{r4, r5, r6, pc}
	...

080047a0 <_strtod_l>:
 80047a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047a4:	ed2d 8b02 	vpush	{d8}
 80047a8:	b09d      	sub	sp, #116	; 0x74
 80047aa:	461f      	mov	r7, r3
 80047ac:	2300      	movs	r3, #0
 80047ae:	9318      	str	r3, [sp, #96]	; 0x60
 80047b0:	4ba2      	ldr	r3, [pc, #648]	; (8004a3c <_strtod_l+0x29c>)
 80047b2:	9213      	str	r2, [sp, #76]	; 0x4c
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	9305      	str	r3, [sp, #20]
 80047b8:	4604      	mov	r4, r0
 80047ba:	4618      	mov	r0, r3
 80047bc:	4688      	mov	r8, r1
 80047be:	f7fb fd19 	bl	80001f4 <strlen>
 80047c2:	f04f 0a00 	mov.w	sl, #0
 80047c6:	4605      	mov	r5, r0
 80047c8:	f04f 0b00 	mov.w	fp, #0
 80047cc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80047d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80047d2:	781a      	ldrb	r2, [r3, #0]
 80047d4:	2a2b      	cmp	r2, #43	; 0x2b
 80047d6:	d04e      	beq.n	8004876 <_strtod_l+0xd6>
 80047d8:	d83b      	bhi.n	8004852 <_strtod_l+0xb2>
 80047da:	2a0d      	cmp	r2, #13
 80047dc:	d834      	bhi.n	8004848 <_strtod_l+0xa8>
 80047de:	2a08      	cmp	r2, #8
 80047e0:	d834      	bhi.n	800484c <_strtod_l+0xac>
 80047e2:	2a00      	cmp	r2, #0
 80047e4:	d03e      	beq.n	8004864 <_strtod_l+0xc4>
 80047e6:	2300      	movs	r3, #0
 80047e8:	930a      	str	r3, [sp, #40]	; 0x28
 80047ea:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80047ec:	7833      	ldrb	r3, [r6, #0]
 80047ee:	2b30      	cmp	r3, #48	; 0x30
 80047f0:	f040 80b0 	bne.w	8004954 <_strtod_l+0x1b4>
 80047f4:	7873      	ldrb	r3, [r6, #1]
 80047f6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80047fa:	2b58      	cmp	r3, #88	; 0x58
 80047fc:	d168      	bne.n	80048d0 <_strtod_l+0x130>
 80047fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004800:	9301      	str	r3, [sp, #4]
 8004802:	ab18      	add	r3, sp, #96	; 0x60
 8004804:	9702      	str	r7, [sp, #8]
 8004806:	9300      	str	r3, [sp, #0]
 8004808:	4a8d      	ldr	r2, [pc, #564]	; (8004a40 <_strtod_l+0x2a0>)
 800480a:	ab19      	add	r3, sp, #100	; 0x64
 800480c:	a917      	add	r1, sp, #92	; 0x5c
 800480e:	4620      	mov	r0, r4
 8004810:	f001 fd5c 	bl	80062cc <__gethex>
 8004814:	f010 0707 	ands.w	r7, r0, #7
 8004818:	4605      	mov	r5, r0
 800481a:	d005      	beq.n	8004828 <_strtod_l+0x88>
 800481c:	2f06      	cmp	r7, #6
 800481e:	d12c      	bne.n	800487a <_strtod_l+0xda>
 8004820:	3601      	adds	r6, #1
 8004822:	2300      	movs	r3, #0
 8004824:	9617      	str	r6, [sp, #92]	; 0x5c
 8004826:	930a      	str	r3, [sp, #40]	; 0x28
 8004828:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800482a:	2b00      	cmp	r3, #0
 800482c:	f040 8590 	bne.w	8005350 <_strtod_l+0xbb0>
 8004830:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004832:	b1eb      	cbz	r3, 8004870 <_strtod_l+0xd0>
 8004834:	4652      	mov	r2, sl
 8004836:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800483a:	ec43 2b10 	vmov	d0, r2, r3
 800483e:	b01d      	add	sp, #116	; 0x74
 8004840:	ecbd 8b02 	vpop	{d8}
 8004844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004848:	2a20      	cmp	r2, #32
 800484a:	d1cc      	bne.n	80047e6 <_strtod_l+0x46>
 800484c:	3301      	adds	r3, #1
 800484e:	9317      	str	r3, [sp, #92]	; 0x5c
 8004850:	e7be      	b.n	80047d0 <_strtod_l+0x30>
 8004852:	2a2d      	cmp	r2, #45	; 0x2d
 8004854:	d1c7      	bne.n	80047e6 <_strtod_l+0x46>
 8004856:	2201      	movs	r2, #1
 8004858:	920a      	str	r2, [sp, #40]	; 0x28
 800485a:	1c5a      	adds	r2, r3, #1
 800485c:	9217      	str	r2, [sp, #92]	; 0x5c
 800485e:	785b      	ldrb	r3, [r3, #1]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1c2      	bne.n	80047ea <_strtod_l+0x4a>
 8004864:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004866:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800486a:	2b00      	cmp	r3, #0
 800486c:	f040 856e 	bne.w	800534c <_strtod_l+0xbac>
 8004870:	4652      	mov	r2, sl
 8004872:	465b      	mov	r3, fp
 8004874:	e7e1      	b.n	800483a <_strtod_l+0x9a>
 8004876:	2200      	movs	r2, #0
 8004878:	e7ee      	b.n	8004858 <_strtod_l+0xb8>
 800487a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800487c:	b13a      	cbz	r2, 800488e <_strtod_l+0xee>
 800487e:	2135      	movs	r1, #53	; 0x35
 8004880:	a81a      	add	r0, sp, #104	; 0x68
 8004882:	f002 fce6 	bl	8007252 <__copybits>
 8004886:	9918      	ldr	r1, [sp, #96]	; 0x60
 8004888:	4620      	mov	r0, r4
 800488a:	f002 f8a5 	bl	80069d8 <_Bfree>
 800488e:	3f01      	subs	r7, #1
 8004890:	2f04      	cmp	r7, #4
 8004892:	d806      	bhi.n	80048a2 <_strtod_l+0x102>
 8004894:	e8df f007 	tbb	[pc, r7]
 8004898:	1714030a 	.word	0x1714030a
 800489c:	0a          	.byte	0x0a
 800489d:	00          	.byte	0x00
 800489e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80048a2:	0728      	lsls	r0, r5, #28
 80048a4:	d5c0      	bpl.n	8004828 <_strtod_l+0x88>
 80048a6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80048aa:	e7bd      	b.n	8004828 <_strtod_l+0x88>
 80048ac:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80048b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80048b2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80048b6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80048ba:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80048be:	e7f0      	b.n	80048a2 <_strtod_l+0x102>
 80048c0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8004a44 <_strtod_l+0x2a4>
 80048c4:	e7ed      	b.n	80048a2 <_strtod_l+0x102>
 80048c6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80048ca:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80048ce:	e7e8      	b.n	80048a2 <_strtod_l+0x102>
 80048d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80048d2:	1c5a      	adds	r2, r3, #1
 80048d4:	9217      	str	r2, [sp, #92]	; 0x5c
 80048d6:	785b      	ldrb	r3, [r3, #1]
 80048d8:	2b30      	cmp	r3, #48	; 0x30
 80048da:	d0f9      	beq.n	80048d0 <_strtod_l+0x130>
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d0a3      	beq.n	8004828 <_strtod_l+0x88>
 80048e0:	2301      	movs	r3, #1
 80048e2:	f04f 0900 	mov.w	r9, #0
 80048e6:	9304      	str	r3, [sp, #16]
 80048e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80048ea:	9308      	str	r3, [sp, #32]
 80048ec:	f8cd 901c 	str.w	r9, [sp, #28]
 80048f0:	464f      	mov	r7, r9
 80048f2:	220a      	movs	r2, #10
 80048f4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80048f6:	7806      	ldrb	r6, [r0, #0]
 80048f8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80048fc:	b2d9      	uxtb	r1, r3
 80048fe:	2909      	cmp	r1, #9
 8004900:	d92a      	bls.n	8004958 <_strtod_l+0x1b8>
 8004902:	9905      	ldr	r1, [sp, #20]
 8004904:	462a      	mov	r2, r5
 8004906:	f003 fac3 	bl	8007e90 <strncmp>
 800490a:	b398      	cbz	r0, 8004974 <_strtod_l+0x1d4>
 800490c:	2000      	movs	r0, #0
 800490e:	4632      	mov	r2, r6
 8004910:	463d      	mov	r5, r7
 8004912:	9005      	str	r0, [sp, #20]
 8004914:	4603      	mov	r3, r0
 8004916:	2a65      	cmp	r2, #101	; 0x65
 8004918:	d001      	beq.n	800491e <_strtod_l+0x17e>
 800491a:	2a45      	cmp	r2, #69	; 0x45
 800491c:	d118      	bne.n	8004950 <_strtod_l+0x1b0>
 800491e:	b91d      	cbnz	r5, 8004928 <_strtod_l+0x188>
 8004920:	9a04      	ldr	r2, [sp, #16]
 8004922:	4302      	orrs	r2, r0
 8004924:	d09e      	beq.n	8004864 <_strtod_l+0xc4>
 8004926:	2500      	movs	r5, #0
 8004928:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800492c:	f108 0201 	add.w	r2, r8, #1
 8004930:	9217      	str	r2, [sp, #92]	; 0x5c
 8004932:	f898 2001 	ldrb.w	r2, [r8, #1]
 8004936:	2a2b      	cmp	r2, #43	; 0x2b
 8004938:	d075      	beq.n	8004a26 <_strtod_l+0x286>
 800493a:	2a2d      	cmp	r2, #45	; 0x2d
 800493c:	d07b      	beq.n	8004a36 <_strtod_l+0x296>
 800493e:	f04f 0c00 	mov.w	ip, #0
 8004942:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8004946:	2909      	cmp	r1, #9
 8004948:	f240 8082 	bls.w	8004a50 <_strtod_l+0x2b0>
 800494c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8004950:	2600      	movs	r6, #0
 8004952:	e09d      	b.n	8004a90 <_strtod_l+0x2f0>
 8004954:	2300      	movs	r3, #0
 8004956:	e7c4      	b.n	80048e2 <_strtod_l+0x142>
 8004958:	2f08      	cmp	r7, #8
 800495a:	bfd8      	it	le
 800495c:	9907      	ldrle	r1, [sp, #28]
 800495e:	f100 0001 	add.w	r0, r0, #1
 8004962:	bfda      	itte	le
 8004964:	fb02 3301 	mlale	r3, r2, r1, r3
 8004968:	9307      	strle	r3, [sp, #28]
 800496a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800496e:	3701      	adds	r7, #1
 8004970:	9017      	str	r0, [sp, #92]	; 0x5c
 8004972:	e7bf      	b.n	80048f4 <_strtod_l+0x154>
 8004974:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004976:	195a      	adds	r2, r3, r5
 8004978:	9217      	str	r2, [sp, #92]	; 0x5c
 800497a:	5d5a      	ldrb	r2, [r3, r5]
 800497c:	2f00      	cmp	r7, #0
 800497e:	d037      	beq.n	80049f0 <_strtod_l+0x250>
 8004980:	9005      	str	r0, [sp, #20]
 8004982:	463d      	mov	r5, r7
 8004984:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8004988:	2b09      	cmp	r3, #9
 800498a:	d912      	bls.n	80049b2 <_strtod_l+0x212>
 800498c:	2301      	movs	r3, #1
 800498e:	e7c2      	b.n	8004916 <_strtod_l+0x176>
 8004990:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004992:	1c5a      	adds	r2, r3, #1
 8004994:	9217      	str	r2, [sp, #92]	; 0x5c
 8004996:	785a      	ldrb	r2, [r3, #1]
 8004998:	3001      	adds	r0, #1
 800499a:	2a30      	cmp	r2, #48	; 0x30
 800499c:	d0f8      	beq.n	8004990 <_strtod_l+0x1f0>
 800499e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80049a2:	2b08      	cmp	r3, #8
 80049a4:	f200 84d9 	bhi.w	800535a <_strtod_l+0xbba>
 80049a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80049aa:	9005      	str	r0, [sp, #20]
 80049ac:	2000      	movs	r0, #0
 80049ae:	9308      	str	r3, [sp, #32]
 80049b0:	4605      	mov	r5, r0
 80049b2:	3a30      	subs	r2, #48	; 0x30
 80049b4:	f100 0301 	add.w	r3, r0, #1
 80049b8:	d014      	beq.n	80049e4 <_strtod_l+0x244>
 80049ba:	9905      	ldr	r1, [sp, #20]
 80049bc:	4419      	add	r1, r3
 80049be:	9105      	str	r1, [sp, #20]
 80049c0:	462b      	mov	r3, r5
 80049c2:	eb00 0e05 	add.w	lr, r0, r5
 80049c6:	210a      	movs	r1, #10
 80049c8:	4573      	cmp	r3, lr
 80049ca:	d113      	bne.n	80049f4 <_strtod_l+0x254>
 80049cc:	182b      	adds	r3, r5, r0
 80049ce:	2b08      	cmp	r3, #8
 80049d0:	f105 0501 	add.w	r5, r5, #1
 80049d4:	4405      	add	r5, r0
 80049d6:	dc1c      	bgt.n	8004a12 <_strtod_l+0x272>
 80049d8:	9907      	ldr	r1, [sp, #28]
 80049da:	230a      	movs	r3, #10
 80049dc:	fb03 2301 	mla	r3, r3, r1, r2
 80049e0:	9307      	str	r3, [sp, #28]
 80049e2:	2300      	movs	r3, #0
 80049e4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80049e6:	1c51      	adds	r1, r2, #1
 80049e8:	9117      	str	r1, [sp, #92]	; 0x5c
 80049ea:	7852      	ldrb	r2, [r2, #1]
 80049ec:	4618      	mov	r0, r3
 80049ee:	e7c9      	b.n	8004984 <_strtod_l+0x1e4>
 80049f0:	4638      	mov	r0, r7
 80049f2:	e7d2      	b.n	800499a <_strtod_l+0x1fa>
 80049f4:	2b08      	cmp	r3, #8
 80049f6:	dc04      	bgt.n	8004a02 <_strtod_l+0x262>
 80049f8:	9e07      	ldr	r6, [sp, #28]
 80049fa:	434e      	muls	r6, r1
 80049fc:	9607      	str	r6, [sp, #28]
 80049fe:	3301      	adds	r3, #1
 8004a00:	e7e2      	b.n	80049c8 <_strtod_l+0x228>
 8004a02:	f103 0c01 	add.w	ip, r3, #1
 8004a06:	f1bc 0f10 	cmp.w	ip, #16
 8004a0a:	bfd8      	it	le
 8004a0c:	fb01 f909 	mulle.w	r9, r1, r9
 8004a10:	e7f5      	b.n	80049fe <_strtod_l+0x25e>
 8004a12:	2d10      	cmp	r5, #16
 8004a14:	bfdc      	itt	le
 8004a16:	230a      	movle	r3, #10
 8004a18:	fb03 2909 	mlale	r9, r3, r9, r2
 8004a1c:	e7e1      	b.n	80049e2 <_strtod_l+0x242>
 8004a1e:	2300      	movs	r3, #0
 8004a20:	9305      	str	r3, [sp, #20]
 8004a22:	2301      	movs	r3, #1
 8004a24:	e77c      	b.n	8004920 <_strtod_l+0x180>
 8004a26:	f04f 0c00 	mov.w	ip, #0
 8004a2a:	f108 0202 	add.w	r2, r8, #2
 8004a2e:	9217      	str	r2, [sp, #92]	; 0x5c
 8004a30:	f898 2002 	ldrb.w	r2, [r8, #2]
 8004a34:	e785      	b.n	8004942 <_strtod_l+0x1a2>
 8004a36:	f04f 0c01 	mov.w	ip, #1
 8004a3a:	e7f6      	b.n	8004a2a <_strtod_l+0x28a>
 8004a3c:	08008e30 	.word	0x08008e30
 8004a40:	08008be4 	.word	0x08008be4
 8004a44:	7ff00000 	.word	0x7ff00000
 8004a48:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004a4a:	1c51      	adds	r1, r2, #1
 8004a4c:	9117      	str	r1, [sp, #92]	; 0x5c
 8004a4e:	7852      	ldrb	r2, [r2, #1]
 8004a50:	2a30      	cmp	r2, #48	; 0x30
 8004a52:	d0f9      	beq.n	8004a48 <_strtod_l+0x2a8>
 8004a54:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8004a58:	2908      	cmp	r1, #8
 8004a5a:	f63f af79 	bhi.w	8004950 <_strtod_l+0x1b0>
 8004a5e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8004a62:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004a64:	9206      	str	r2, [sp, #24]
 8004a66:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004a68:	1c51      	adds	r1, r2, #1
 8004a6a:	9117      	str	r1, [sp, #92]	; 0x5c
 8004a6c:	7852      	ldrb	r2, [r2, #1]
 8004a6e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8004a72:	2e09      	cmp	r6, #9
 8004a74:	d937      	bls.n	8004ae6 <_strtod_l+0x346>
 8004a76:	9e06      	ldr	r6, [sp, #24]
 8004a78:	1b89      	subs	r1, r1, r6
 8004a7a:	2908      	cmp	r1, #8
 8004a7c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8004a80:	dc02      	bgt.n	8004a88 <_strtod_l+0x2e8>
 8004a82:	4576      	cmp	r6, lr
 8004a84:	bfa8      	it	ge
 8004a86:	4676      	movge	r6, lr
 8004a88:	f1bc 0f00 	cmp.w	ip, #0
 8004a8c:	d000      	beq.n	8004a90 <_strtod_l+0x2f0>
 8004a8e:	4276      	negs	r6, r6
 8004a90:	2d00      	cmp	r5, #0
 8004a92:	d14d      	bne.n	8004b30 <_strtod_l+0x390>
 8004a94:	9904      	ldr	r1, [sp, #16]
 8004a96:	4301      	orrs	r1, r0
 8004a98:	f47f aec6 	bne.w	8004828 <_strtod_l+0x88>
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	f47f aee1 	bne.w	8004864 <_strtod_l+0xc4>
 8004aa2:	2a69      	cmp	r2, #105	; 0x69
 8004aa4:	d027      	beq.n	8004af6 <_strtod_l+0x356>
 8004aa6:	dc24      	bgt.n	8004af2 <_strtod_l+0x352>
 8004aa8:	2a49      	cmp	r2, #73	; 0x49
 8004aaa:	d024      	beq.n	8004af6 <_strtod_l+0x356>
 8004aac:	2a4e      	cmp	r2, #78	; 0x4e
 8004aae:	f47f aed9 	bne.w	8004864 <_strtod_l+0xc4>
 8004ab2:	499f      	ldr	r1, [pc, #636]	; (8004d30 <_strtod_l+0x590>)
 8004ab4:	a817      	add	r0, sp, #92	; 0x5c
 8004ab6:	f001 fe61 	bl	800677c <__match>
 8004aba:	2800      	cmp	r0, #0
 8004abc:	f43f aed2 	beq.w	8004864 <_strtod_l+0xc4>
 8004ac0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004ac2:	781b      	ldrb	r3, [r3, #0]
 8004ac4:	2b28      	cmp	r3, #40	; 0x28
 8004ac6:	d12d      	bne.n	8004b24 <_strtod_l+0x384>
 8004ac8:	499a      	ldr	r1, [pc, #616]	; (8004d34 <_strtod_l+0x594>)
 8004aca:	aa1a      	add	r2, sp, #104	; 0x68
 8004acc:	a817      	add	r0, sp, #92	; 0x5c
 8004ace:	f001 fe69 	bl	80067a4 <__hexnan>
 8004ad2:	2805      	cmp	r0, #5
 8004ad4:	d126      	bne.n	8004b24 <_strtod_l+0x384>
 8004ad6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004ad8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8004adc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8004ae0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8004ae4:	e6a0      	b.n	8004828 <_strtod_l+0x88>
 8004ae6:	210a      	movs	r1, #10
 8004ae8:	fb01 2e0e 	mla	lr, r1, lr, r2
 8004aec:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8004af0:	e7b9      	b.n	8004a66 <_strtod_l+0x2c6>
 8004af2:	2a6e      	cmp	r2, #110	; 0x6e
 8004af4:	e7db      	b.n	8004aae <_strtod_l+0x30e>
 8004af6:	4990      	ldr	r1, [pc, #576]	; (8004d38 <_strtod_l+0x598>)
 8004af8:	a817      	add	r0, sp, #92	; 0x5c
 8004afa:	f001 fe3f 	bl	800677c <__match>
 8004afe:	2800      	cmp	r0, #0
 8004b00:	f43f aeb0 	beq.w	8004864 <_strtod_l+0xc4>
 8004b04:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004b06:	498d      	ldr	r1, [pc, #564]	; (8004d3c <_strtod_l+0x59c>)
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	a817      	add	r0, sp, #92	; 0x5c
 8004b0c:	9317      	str	r3, [sp, #92]	; 0x5c
 8004b0e:	f001 fe35 	bl	800677c <__match>
 8004b12:	b910      	cbnz	r0, 8004b1a <_strtod_l+0x37a>
 8004b14:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004b16:	3301      	adds	r3, #1
 8004b18:	9317      	str	r3, [sp, #92]	; 0x5c
 8004b1a:	f8df b230 	ldr.w	fp, [pc, #560]	; 8004d4c <_strtod_l+0x5ac>
 8004b1e:	f04f 0a00 	mov.w	sl, #0
 8004b22:	e681      	b.n	8004828 <_strtod_l+0x88>
 8004b24:	4886      	ldr	r0, [pc, #536]	; (8004d40 <_strtod_l+0x5a0>)
 8004b26:	f003 f963 	bl	8007df0 <nan>
 8004b2a:	ec5b ab10 	vmov	sl, fp, d0
 8004b2e:	e67b      	b.n	8004828 <_strtod_l+0x88>
 8004b30:	9b05      	ldr	r3, [sp, #20]
 8004b32:	9807      	ldr	r0, [sp, #28]
 8004b34:	1af3      	subs	r3, r6, r3
 8004b36:	2f00      	cmp	r7, #0
 8004b38:	bf08      	it	eq
 8004b3a:	462f      	moveq	r7, r5
 8004b3c:	2d10      	cmp	r5, #16
 8004b3e:	9306      	str	r3, [sp, #24]
 8004b40:	46a8      	mov	r8, r5
 8004b42:	bfa8      	it	ge
 8004b44:	f04f 0810 	movge.w	r8, #16
 8004b48:	f7fb fcf4 	bl	8000534 <__aeabi_ui2d>
 8004b4c:	2d09      	cmp	r5, #9
 8004b4e:	4682      	mov	sl, r0
 8004b50:	468b      	mov	fp, r1
 8004b52:	dd13      	ble.n	8004b7c <_strtod_l+0x3dc>
 8004b54:	4b7b      	ldr	r3, [pc, #492]	; (8004d44 <_strtod_l+0x5a4>)
 8004b56:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8004b5a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004b5e:	f7fb fd63 	bl	8000628 <__aeabi_dmul>
 8004b62:	4682      	mov	sl, r0
 8004b64:	4648      	mov	r0, r9
 8004b66:	468b      	mov	fp, r1
 8004b68:	f7fb fce4 	bl	8000534 <__aeabi_ui2d>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	460b      	mov	r3, r1
 8004b70:	4650      	mov	r0, sl
 8004b72:	4659      	mov	r1, fp
 8004b74:	f7fb fba2 	bl	80002bc <__adddf3>
 8004b78:	4682      	mov	sl, r0
 8004b7a:	468b      	mov	fp, r1
 8004b7c:	2d0f      	cmp	r5, #15
 8004b7e:	dc38      	bgt.n	8004bf2 <_strtod_l+0x452>
 8004b80:	9b06      	ldr	r3, [sp, #24]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f43f ae50 	beq.w	8004828 <_strtod_l+0x88>
 8004b88:	dd24      	ble.n	8004bd4 <_strtod_l+0x434>
 8004b8a:	2b16      	cmp	r3, #22
 8004b8c:	dc0b      	bgt.n	8004ba6 <_strtod_l+0x406>
 8004b8e:	496d      	ldr	r1, [pc, #436]	; (8004d44 <_strtod_l+0x5a4>)
 8004b90:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004b94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004b98:	4652      	mov	r2, sl
 8004b9a:	465b      	mov	r3, fp
 8004b9c:	f7fb fd44 	bl	8000628 <__aeabi_dmul>
 8004ba0:	4682      	mov	sl, r0
 8004ba2:	468b      	mov	fp, r1
 8004ba4:	e640      	b.n	8004828 <_strtod_l+0x88>
 8004ba6:	9a06      	ldr	r2, [sp, #24]
 8004ba8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8004bac:	4293      	cmp	r3, r2
 8004bae:	db20      	blt.n	8004bf2 <_strtod_l+0x452>
 8004bb0:	4c64      	ldr	r4, [pc, #400]	; (8004d44 <_strtod_l+0x5a4>)
 8004bb2:	f1c5 050f 	rsb	r5, r5, #15
 8004bb6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8004bba:	4652      	mov	r2, sl
 8004bbc:	465b      	mov	r3, fp
 8004bbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004bc2:	f7fb fd31 	bl	8000628 <__aeabi_dmul>
 8004bc6:	9b06      	ldr	r3, [sp, #24]
 8004bc8:	1b5d      	subs	r5, r3, r5
 8004bca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8004bce:	e9d4 2300 	ldrd	r2, r3, [r4]
 8004bd2:	e7e3      	b.n	8004b9c <_strtod_l+0x3fc>
 8004bd4:	9b06      	ldr	r3, [sp, #24]
 8004bd6:	3316      	adds	r3, #22
 8004bd8:	db0b      	blt.n	8004bf2 <_strtod_l+0x452>
 8004bda:	9b05      	ldr	r3, [sp, #20]
 8004bdc:	1b9e      	subs	r6, r3, r6
 8004bde:	4b59      	ldr	r3, [pc, #356]	; (8004d44 <_strtod_l+0x5a4>)
 8004be0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8004be4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004be8:	4650      	mov	r0, sl
 8004bea:	4659      	mov	r1, fp
 8004bec:	f7fb fe46 	bl	800087c <__aeabi_ddiv>
 8004bf0:	e7d6      	b.n	8004ba0 <_strtod_l+0x400>
 8004bf2:	9b06      	ldr	r3, [sp, #24]
 8004bf4:	eba5 0808 	sub.w	r8, r5, r8
 8004bf8:	4498      	add	r8, r3
 8004bfa:	f1b8 0f00 	cmp.w	r8, #0
 8004bfe:	dd74      	ble.n	8004cea <_strtod_l+0x54a>
 8004c00:	f018 030f 	ands.w	r3, r8, #15
 8004c04:	d00a      	beq.n	8004c1c <_strtod_l+0x47c>
 8004c06:	494f      	ldr	r1, [pc, #316]	; (8004d44 <_strtod_l+0x5a4>)
 8004c08:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004c0c:	4652      	mov	r2, sl
 8004c0e:	465b      	mov	r3, fp
 8004c10:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004c14:	f7fb fd08 	bl	8000628 <__aeabi_dmul>
 8004c18:	4682      	mov	sl, r0
 8004c1a:	468b      	mov	fp, r1
 8004c1c:	f038 080f 	bics.w	r8, r8, #15
 8004c20:	d04f      	beq.n	8004cc2 <_strtod_l+0x522>
 8004c22:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8004c26:	dd22      	ble.n	8004c6e <_strtod_l+0x4ce>
 8004c28:	2500      	movs	r5, #0
 8004c2a:	462e      	mov	r6, r5
 8004c2c:	9507      	str	r5, [sp, #28]
 8004c2e:	9505      	str	r5, [sp, #20]
 8004c30:	2322      	movs	r3, #34	; 0x22
 8004c32:	f8df b118 	ldr.w	fp, [pc, #280]	; 8004d4c <_strtod_l+0x5ac>
 8004c36:	6023      	str	r3, [r4, #0]
 8004c38:	f04f 0a00 	mov.w	sl, #0
 8004c3c:	9b07      	ldr	r3, [sp, #28]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	f43f adf2 	beq.w	8004828 <_strtod_l+0x88>
 8004c44:	9918      	ldr	r1, [sp, #96]	; 0x60
 8004c46:	4620      	mov	r0, r4
 8004c48:	f001 fec6 	bl	80069d8 <_Bfree>
 8004c4c:	9905      	ldr	r1, [sp, #20]
 8004c4e:	4620      	mov	r0, r4
 8004c50:	f001 fec2 	bl	80069d8 <_Bfree>
 8004c54:	4631      	mov	r1, r6
 8004c56:	4620      	mov	r0, r4
 8004c58:	f001 febe 	bl	80069d8 <_Bfree>
 8004c5c:	9907      	ldr	r1, [sp, #28]
 8004c5e:	4620      	mov	r0, r4
 8004c60:	f001 feba 	bl	80069d8 <_Bfree>
 8004c64:	4629      	mov	r1, r5
 8004c66:	4620      	mov	r0, r4
 8004c68:	f001 feb6 	bl	80069d8 <_Bfree>
 8004c6c:	e5dc      	b.n	8004828 <_strtod_l+0x88>
 8004c6e:	4b36      	ldr	r3, [pc, #216]	; (8004d48 <_strtod_l+0x5a8>)
 8004c70:	9304      	str	r3, [sp, #16]
 8004c72:	2300      	movs	r3, #0
 8004c74:	ea4f 1828 	mov.w	r8, r8, asr #4
 8004c78:	4650      	mov	r0, sl
 8004c7a:	4659      	mov	r1, fp
 8004c7c:	4699      	mov	r9, r3
 8004c7e:	f1b8 0f01 	cmp.w	r8, #1
 8004c82:	dc21      	bgt.n	8004cc8 <_strtod_l+0x528>
 8004c84:	b10b      	cbz	r3, 8004c8a <_strtod_l+0x4ea>
 8004c86:	4682      	mov	sl, r0
 8004c88:	468b      	mov	fp, r1
 8004c8a:	4b2f      	ldr	r3, [pc, #188]	; (8004d48 <_strtod_l+0x5a8>)
 8004c8c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8004c90:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8004c94:	4652      	mov	r2, sl
 8004c96:	465b      	mov	r3, fp
 8004c98:	e9d9 0100 	ldrd	r0, r1, [r9]
 8004c9c:	f7fb fcc4 	bl	8000628 <__aeabi_dmul>
 8004ca0:	4b2a      	ldr	r3, [pc, #168]	; (8004d4c <_strtod_l+0x5ac>)
 8004ca2:	460a      	mov	r2, r1
 8004ca4:	400b      	ands	r3, r1
 8004ca6:	492a      	ldr	r1, [pc, #168]	; (8004d50 <_strtod_l+0x5b0>)
 8004ca8:	428b      	cmp	r3, r1
 8004caa:	4682      	mov	sl, r0
 8004cac:	d8bc      	bhi.n	8004c28 <_strtod_l+0x488>
 8004cae:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8004cb2:	428b      	cmp	r3, r1
 8004cb4:	bf86      	itte	hi
 8004cb6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8004d54 <_strtod_l+0x5b4>
 8004cba:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8004cbe:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	9304      	str	r3, [sp, #16]
 8004cc6:	e084      	b.n	8004dd2 <_strtod_l+0x632>
 8004cc8:	f018 0f01 	tst.w	r8, #1
 8004ccc:	d005      	beq.n	8004cda <_strtod_l+0x53a>
 8004cce:	9b04      	ldr	r3, [sp, #16]
 8004cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd4:	f7fb fca8 	bl	8000628 <__aeabi_dmul>
 8004cd8:	2301      	movs	r3, #1
 8004cda:	9a04      	ldr	r2, [sp, #16]
 8004cdc:	3208      	adds	r2, #8
 8004cde:	f109 0901 	add.w	r9, r9, #1
 8004ce2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8004ce6:	9204      	str	r2, [sp, #16]
 8004ce8:	e7c9      	b.n	8004c7e <_strtod_l+0x4de>
 8004cea:	d0ea      	beq.n	8004cc2 <_strtod_l+0x522>
 8004cec:	f1c8 0800 	rsb	r8, r8, #0
 8004cf0:	f018 020f 	ands.w	r2, r8, #15
 8004cf4:	d00a      	beq.n	8004d0c <_strtod_l+0x56c>
 8004cf6:	4b13      	ldr	r3, [pc, #76]	; (8004d44 <_strtod_l+0x5a4>)
 8004cf8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004cfc:	4650      	mov	r0, sl
 8004cfe:	4659      	mov	r1, fp
 8004d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d04:	f7fb fdba 	bl	800087c <__aeabi_ddiv>
 8004d08:	4682      	mov	sl, r0
 8004d0a:	468b      	mov	fp, r1
 8004d0c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8004d10:	d0d7      	beq.n	8004cc2 <_strtod_l+0x522>
 8004d12:	f1b8 0f1f 	cmp.w	r8, #31
 8004d16:	dd1f      	ble.n	8004d58 <_strtod_l+0x5b8>
 8004d18:	2500      	movs	r5, #0
 8004d1a:	462e      	mov	r6, r5
 8004d1c:	9507      	str	r5, [sp, #28]
 8004d1e:	9505      	str	r5, [sp, #20]
 8004d20:	2322      	movs	r3, #34	; 0x22
 8004d22:	f04f 0a00 	mov.w	sl, #0
 8004d26:	f04f 0b00 	mov.w	fp, #0
 8004d2a:	6023      	str	r3, [r4, #0]
 8004d2c:	e786      	b.n	8004c3c <_strtod_l+0x49c>
 8004d2e:	bf00      	nop
 8004d30:	08008bb9 	.word	0x08008bb9
 8004d34:	08008bf8 	.word	0x08008bf8
 8004d38:	08008bb1 	.word	0x08008bb1
 8004d3c:	08008d3c 	.word	0x08008d3c
 8004d40:	08009003 	.word	0x08009003
 8004d44:	08008ec8 	.word	0x08008ec8
 8004d48:	08008ea0 	.word	0x08008ea0
 8004d4c:	7ff00000 	.word	0x7ff00000
 8004d50:	7ca00000 	.word	0x7ca00000
 8004d54:	7fefffff 	.word	0x7fefffff
 8004d58:	f018 0310 	ands.w	r3, r8, #16
 8004d5c:	bf18      	it	ne
 8004d5e:	236a      	movne	r3, #106	; 0x6a
 8004d60:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8005110 <_strtod_l+0x970>
 8004d64:	9304      	str	r3, [sp, #16]
 8004d66:	4650      	mov	r0, sl
 8004d68:	4659      	mov	r1, fp
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	f018 0f01 	tst.w	r8, #1
 8004d70:	d004      	beq.n	8004d7c <_strtod_l+0x5dc>
 8004d72:	e9d9 2300 	ldrd	r2, r3, [r9]
 8004d76:	f7fb fc57 	bl	8000628 <__aeabi_dmul>
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8004d80:	f109 0908 	add.w	r9, r9, #8
 8004d84:	d1f2      	bne.n	8004d6c <_strtod_l+0x5cc>
 8004d86:	b10b      	cbz	r3, 8004d8c <_strtod_l+0x5ec>
 8004d88:	4682      	mov	sl, r0
 8004d8a:	468b      	mov	fp, r1
 8004d8c:	9b04      	ldr	r3, [sp, #16]
 8004d8e:	b1c3      	cbz	r3, 8004dc2 <_strtod_l+0x622>
 8004d90:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8004d94:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	4659      	mov	r1, fp
 8004d9c:	dd11      	ble.n	8004dc2 <_strtod_l+0x622>
 8004d9e:	2b1f      	cmp	r3, #31
 8004da0:	f340 8124 	ble.w	8004fec <_strtod_l+0x84c>
 8004da4:	2b34      	cmp	r3, #52	; 0x34
 8004da6:	bfde      	ittt	le
 8004da8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8004dac:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8004db0:	fa03 f202 	lslle.w	r2, r3, r2
 8004db4:	f04f 0a00 	mov.w	sl, #0
 8004db8:	bfcc      	ite	gt
 8004dba:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8004dbe:	ea02 0b01 	andle.w	fp, r2, r1
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	4650      	mov	r0, sl
 8004dc8:	4659      	mov	r1, fp
 8004dca:	f7fb fe95 	bl	8000af8 <__aeabi_dcmpeq>
 8004dce:	2800      	cmp	r0, #0
 8004dd0:	d1a2      	bne.n	8004d18 <_strtod_l+0x578>
 8004dd2:	9b07      	ldr	r3, [sp, #28]
 8004dd4:	9300      	str	r3, [sp, #0]
 8004dd6:	9908      	ldr	r1, [sp, #32]
 8004dd8:	462b      	mov	r3, r5
 8004dda:	463a      	mov	r2, r7
 8004ddc:	4620      	mov	r0, r4
 8004dde:	f001 fe63 	bl	8006aa8 <__s2b>
 8004de2:	9007      	str	r0, [sp, #28]
 8004de4:	2800      	cmp	r0, #0
 8004de6:	f43f af1f 	beq.w	8004c28 <_strtod_l+0x488>
 8004dea:	9b05      	ldr	r3, [sp, #20]
 8004dec:	1b9e      	subs	r6, r3, r6
 8004dee:	9b06      	ldr	r3, [sp, #24]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	bfb4      	ite	lt
 8004df4:	4633      	movlt	r3, r6
 8004df6:	2300      	movge	r3, #0
 8004df8:	930c      	str	r3, [sp, #48]	; 0x30
 8004dfa:	9b06      	ldr	r3, [sp, #24]
 8004dfc:	2500      	movs	r5, #0
 8004dfe:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004e02:	9312      	str	r3, [sp, #72]	; 0x48
 8004e04:	462e      	mov	r6, r5
 8004e06:	9b07      	ldr	r3, [sp, #28]
 8004e08:	4620      	mov	r0, r4
 8004e0a:	6859      	ldr	r1, [r3, #4]
 8004e0c:	f001 fda4 	bl	8006958 <_Balloc>
 8004e10:	9005      	str	r0, [sp, #20]
 8004e12:	2800      	cmp	r0, #0
 8004e14:	f43f af0c 	beq.w	8004c30 <_strtod_l+0x490>
 8004e18:	9b07      	ldr	r3, [sp, #28]
 8004e1a:	691a      	ldr	r2, [r3, #16]
 8004e1c:	3202      	adds	r2, #2
 8004e1e:	f103 010c 	add.w	r1, r3, #12
 8004e22:	0092      	lsls	r2, r2, #2
 8004e24:	300c      	adds	r0, #12
 8004e26:	f001 fd89 	bl	800693c <memcpy>
 8004e2a:	ec4b ab10 	vmov	d0, sl, fp
 8004e2e:	aa1a      	add	r2, sp, #104	; 0x68
 8004e30:	a919      	add	r1, sp, #100	; 0x64
 8004e32:	4620      	mov	r0, r4
 8004e34:	f002 f97e 	bl	8007134 <__d2b>
 8004e38:	ec4b ab18 	vmov	d8, sl, fp
 8004e3c:	9018      	str	r0, [sp, #96]	; 0x60
 8004e3e:	2800      	cmp	r0, #0
 8004e40:	f43f aef6 	beq.w	8004c30 <_strtod_l+0x490>
 8004e44:	2101      	movs	r1, #1
 8004e46:	4620      	mov	r0, r4
 8004e48:	f001 fec8 	bl	8006bdc <__i2b>
 8004e4c:	4606      	mov	r6, r0
 8004e4e:	2800      	cmp	r0, #0
 8004e50:	f43f aeee 	beq.w	8004c30 <_strtod_l+0x490>
 8004e54:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004e56:	9904      	ldr	r1, [sp, #16]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	bfab      	itete	ge
 8004e5c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8004e5e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8004e60:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8004e62:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8004e66:	bfac      	ite	ge
 8004e68:	eb03 0902 	addge.w	r9, r3, r2
 8004e6c:	1ad7      	sublt	r7, r2, r3
 8004e6e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004e70:	eba3 0801 	sub.w	r8, r3, r1
 8004e74:	4490      	add	r8, r2
 8004e76:	4ba1      	ldr	r3, [pc, #644]	; (80050fc <_strtod_l+0x95c>)
 8004e78:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8004e7c:	4598      	cmp	r8, r3
 8004e7e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004e82:	f280 80c7 	bge.w	8005014 <_strtod_l+0x874>
 8004e86:	eba3 0308 	sub.w	r3, r3, r8
 8004e8a:	2b1f      	cmp	r3, #31
 8004e8c:	eba2 0203 	sub.w	r2, r2, r3
 8004e90:	f04f 0101 	mov.w	r1, #1
 8004e94:	f300 80b1 	bgt.w	8004ffa <_strtod_l+0x85a>
 8004e98:	fa01 f303 	lsl.w	r3, r1, r3
 8004e9c:	930d      	str	r3, [sp, #52]	; 0x34
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	9308      	str	r3, [sp, #32]
 8004ea2:	eb09 0802 	add.w	r8, r9, r2
 8004ea6:	9b04      	ldr	r3, [sp, #16]
 8004ea8:	45c1      	cmp	r9, r8
 8004eaa:	4417      	add	r7, r2
 8004eac:	441f      	add	r7, r3
 8004eae:	464b      	mov	r3, r9
 8004eb0:	bfa8      	it	ge
 8004eb2:	4643      	movge	r3, r8
 8004eb4:	42bb      	cmp	r3, r7
 8004eb6:	bfa8      	it	ge
 8004eb8:	463b      	movge	r3, r7
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	bfc2      	ittt	gt
 8004ebe:	eba8 0803 	subgt.w	r8, r8, r3
 8004ec2:	1aff      	subgt	r7, r7, r3
 8004ec4:	eba9 0903 	subgt.w	r9, r9, r3
 8004ec8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	dd17      	ble.n	8004efe <_strtod_l+0x75e>
 8004ece:	4631      	mov	r1, r6
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	4620      	mov	r0, r4
 8004ed4:	f001 ff42 	bl	8006d5c <__pow5mult>
 8004ed8:	4606      	mov	r6, r0
 8004eda:	2800      	cmp	r0, #0
 8004edc:	f43f aea8 	beq.w	8004c30 <_strtod_l+0x490>
 8004ee0:	4601      	mov	r1, r0
 8004ee2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004ee4:	4620      	mov	r0, r4
 8004ee6:	f001 fe8f 	bl	8006c08 <__multiply>
 8004eea:	900b      	str	r0, [sp, #44]	; 0x2c
 8004eec:	2800      	cmp	r0, #0
 8004eee:	f43f ae9f 	beq.w	8004c30 <_strtod_l+0x490>
 8004ef2:	9918      	ldr	r1, [sp, #96]	; 0x60
 8004ef4:	4620      	mov	r0, r4
 8004ef6:	f001 fd6f 	bl	80069d8 <_Bfree>
 8004efa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004efc:	9318      	str	r3, [sp, #96]	; 0x60
 8004efe:	f1b8 0f00 	cmp.w	r8, #0
 8004f02:	f300 808c 	bgt.w	800501e <_strtod_l+0x87e>
 8004f06:	9b06      	ldr	r3, [sp, #24]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	dd08      	ble.n	8004f1e <_strtod_l+0x77e>
 8004f0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004f0e:	9905      	ldr	r1, [sp, #20]
 8004f10:	4620      	mov	r0, r4
 8004f12:	f001 ff23 	bl	8006d5c <__pow5mult>
 8004f16:	9005      	str	r0, [sp, #20]
 8004f18:	2800      	cmp	r0, #0
 8004f1a:	f43f ae89 	beq.w	8004c30 <_strtod_l+0x490>
 8004f1e:	2f00      	cmp	r7, #0
 8004f20:	dd08      	ble.n	8004f34 <_strtod_l+0x794>
 8004f22:	9905      	ldr	r1, [sp, #20]
 8004f24:	463a      	mov	r2, r7
 8004f26:	4620      	mov	r0, r4
 8004f28:	f001 ff72 	bl	8006e10 <__lshift>
 8004f2c:	9005      	str	r0, [sp, #20]
 8004f2e:	2800      	cmp	r0, #0
 8004f30:	f43f ae7e 	beq.w	8004c30 <_strtod_l+0x490>
 8004f34:	f1b9 0f00 	cmp.w	r9, #0
 8004f38:	dd08      	ble.n	8004f4c <_strtod_l+0x7ac>
 8004f3a:	4631      	mov	r1, r6
 8004f3c:	464a      	mov	r2, r9
 8004f3e:	4620      	mov	r0, r4
 8004f40:	f001 ff66 	bl	8006e10 <__lshift>
 8004f44:	4606      	mov	r6, r0
 8004f46:	2800      	cmp	r0, #0
 8004f48:	f43f ae72 	beq.w	8004c30 <_strtod_l+0x490>
 8004f4c:	9a05      	ldr	r2, [sp, #20]
 8004f4e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8004f50:	4620      	mov	r0, r4
 8004f52:	f001 ffe9 	bl	8006f28 <__mdiff>
 8004f56:	4605      	mov	r5, r0
 8004f58:	2800      	cmp	r0, #0
 8004f5a:	f43f ae69 	beq.w	8004c30 <_strtod_l+0x490>
 8004f5e:	68c3      	ldr	r3, [r0, #12]
 8004f60:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f62:	2300      	movs	r3, #0
 8004f64:	60c3      	str	r3, [r0, #12]
 8004f66:	4631      	mov	r1, r6
 8004f68:	f001 ffc2 	bl	8006ef0 <__mcmp>
 8004f6c:	2800      	cmp	r0, #0
 8004f6e:	da60      	bge.n	8005032 <_strtod_l+0x892>
 8004f70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f72:	ea53 030a 	orrs.w	r3, r3, sl
 8004f76:	f040 8082 	bne.w	800507e <_strtod_l+0x8de>
 8004f7a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d17d      	bne.n	800507e <_strtod_l+0x8de>
 8004f82:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004f86:	0d1b      	lsrs	r3, r3, #20
 8004f88:	051b      	lsls	r3, r3, #20
 8004f8a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004f8e:	d976      	bls.n	800507e <_strtod_l+0x8de>
 8004f90:	696b      	ldr	r3, [r5, #20]
 8004f92:	b913      	cbnz	r3, 8004f9a <_strtod_l+0x7fa>
 8004f94:	692b      	ldr	r3, [r5, #16]
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	dd71      	ble.n	800507e <_strtod_l+0x8de>
 8004f9a:	4629      	mov	r1, r5
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	4620      	mov	r0, r4
 8004fa0:	f001 ff36 	bl	8006e10 <__lshift>
 8004fa4:	4631      	mov	r1, r6
 8004fa6:	4605      	mov	r5, r0
 8004fa8:	f001 ffa2 	bl	8006ef0 <__mcmp>
 8004fac:	2800      	cmp	r0, #0
 8004fae:	dd66      	ble.n	800507e <_strtod_l+0x8de>
 8004fb0:	9904      	ldr	r1, [sp, #16]
 8004fb2:	4a53      	ldr	r2, [pc, #332]	; (8005100 <_strtod_l+0x960>)
 8004fb4:	465b      	mov	r3, fp
 8004fb6:	2900      	cmp	r1, #0
 8004fb8:	f000 8081 	beq.w	80050be <_strtod_l+0x91e>
 8004fbc:	ea02 010b 	and.w	r1, r2, fp
 8004fc0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8004fc4:	dc7b      	bgt.n	80050be <_strtod_l+0x91e>
 8004fc6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8004fca:	f77f aea9 	ble.w	8004d20 <_strtod_l+0x580>
 8004fce:	4b4d      	ldr	r3, [pc, #308]	; (8005104 <_strtod_l+0x964>)
 8004fd0:	4650      	mov	r0, sl
 8004fd2:	4659      	mov	r1, fp
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f7fb fb27 	bl	8000628 <__aeabi_dmul>
 8004fda:	460b      	mov	r3, r1
 8004fdc:	4303      	orrs	r3, r0
 8004fde:	bf08      	it	eq
 8004fe0:	2322      	moveq	r3, #34	; 0x22
 8004fe2:	4682      	mov	sl, r0
 8004fe4:	468b      	mov	fp, r1
 8004fe6:	bf08      	it	eq
 8004fe8:	6023      	streq	r3, [r4, #0]
 8004fea:	e62b      	b.n	8004c44 <_strtod_l+0x4a4>
 8004fec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff4:	ea03 0a0a 	and.w	sl, r3, sl
 8004ff8:	e6e3      	b.n	8004dc2 <_strtod_l+0x622>
 8004ffa:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8004ffe:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8005002:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8005006:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800500a:	fa01 f308 	lsl.w	r3, r1, r8
 800500e:	9308      	str	r3, [sp, #32]
 8005010:	910d      	str	r1, [sp, #52]	; 0x34
 8005012:	e746      	b.n	8004ea2 <_strtod_l+0x702>
 8005014:	2300      	movs	r3, #0
 8005016:	9308      	str	r3, [sp, #32]
 8005018:	2301      	movs	r3, #1
 800501a:	930d      	str	r3, [sp, #52]	; 0x34
 800501c:	e741      	b.n	8004ea2 <_strtod_l+0x702>
 800501e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005020:	4642      	mov	r2, r8
 8005022:	4620      	mov	r0, r4
 8005024:	f001 fef4 	bl	8006e10 <__lshift>
 8005028:	9018      	str	r0, [sp, #96]	; 0x60
 800502a:	2800      	cmp	r0, #0
 800502c:	f47f af6b 	bne.w	8004f06 <_strtod_l+0x766>
 8005030:	e5fe      	b.n	8004c30 <_strtod_l+0x490>
 8005032:	465f      	mov	r7, fp
 8005034:	d16e      	bne.n	8005114 <_strtod_l+0x974>
 8005036:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005038:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800503c:	b342      	cbz	r2, 8005090 <_strtod_l+0x8f0>
 800503e:	4a32      	ldr	r2, [pc, #200]	; (8005108 <_strtod_l+0x968>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d128      	bne.n	8005096 <_strtod_l+0x8f6>
 8005044:	9b04      	ldr	r3, [sp, #16]
 8005046:	4651      	mov	r1, sl
 8005048:	b1eb      	cbz	r3, 8005086 <_strtod_l+0x8e6>
 800504a:	4b2d      	ldr	r3, [pc, #180]	; (8005100 <_strtod_l+0x960>)
 800504c:	403b      	ands	r3, r7
 800504e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005052:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005056:	d819      	bhi.n	800508c <_strtod_l+0x8ec>
 8005058:	0d1b      	lsrs	r3, r3, #20
 800505a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800505e:	fa02 f303 	lsl.w	r3, r2, r3
 8005062:	4299      	cmp	r1, r3
 8005064:	d117      	bne.n	8005096 <_strtod_l+0x8f6>
 8005066:	4b29      	ldr	r3, [pc, #164]	; (800510c <_strtod_l+0x96c>)
 8005068:	429f      	cmp	r7, r3
 800506a:	d102      	bne.n	8005072 <_strtod_l+0x8d2>
 800506c:	3101      	adds	r1, #1
 800506e:	f43f addf 	beq.w	8004c30 <_strtod_l+0x490>
 8005072:	4b23      	ldr	r3, [pc, #140]	; (8005100 <_strtod_l+0x960>)
 8005074:	403b      	ands	r3, r7
 8005076:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800507a:	f04f 0a00 	mov.w	sl, #0
 800507e:	9b04      	ldr	r3, [sp, #16]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d1a4      	bne.n	8004fce <_strtod_l+0x82e>
 8005084:	e5de      	b.n	8004c44 <_strtod_l+0x4a4>
 8005086:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800508a:	e7ea      	b.n	8005062 <_strtod_l+0x8c2>
 800508c:	4613      	mov	r3, r2
 800508e:	e7e8      	b.n	8005062 <_strtod_l+0x8c2>
 8005090:	ea53 030a 	orrs.w	r3, r3, sl
 8005094:	d08c      	beq.n	8004fb0 <_strtod_l+0x810>
 8005096:	9b08      	ldr	r3, [sp, #32]
 8005098:	b1db      	cbz	r3, 80050d2 <_strtod_l+0x932>
 800509a:	423b      	tst	r3, r7
 800509c:	d0ef      	beq.n	800507e <_strtod_l+0x8de>
 800509e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050a0:	9a04      	ldr	r2, [sp, #16]
 80050a2:	4650      	mov	r0, sl
 80050a4:	4659      	mov	r1, fp
 80050a6:	b1c3      	cbz	r3, 80050da <_strtod_l+0x93a>
 80050a8:	f7ff fb5d 	bl	8004766 <sulp>
 80050ac:	4602      	mov	r2, r0
 80050ae:	460b      	mov	r3, r1
 80050b0:	ec51 0b18 	vmov	r0, r1, d8
 80050b4:	f7fb f902 	bl	80002bc <__adddf3>
 80050b8:	4682      	mov	sl, r0
 80050ba:	468b      	mov	fp, r1
 80050bc:	e7df      	b.n	800507e <_strtod_l+0x8de>
 80050be:	4013      	ands	r3, r2
 80050c0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80050c4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80050c8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80050cc:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80050d0:	e7d5      	b.n	800507e <_strtod_l+0x8de>
 80050d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050d4:	ea13 0f0a 	tst.w	r3, sl
 80050d8:	e7e0      	b.n	800509c <_strtod_l+0x8fc>
 80050da:	f7ff fb44 	bl	8004766 <sulp>
 80050de:	4602      	mov	r2, r0
 80050e0:	460b      	mov	r3, r1
 80050e2:	ec51 0b18 	vmov	r0, r1, d8
 80050e6:	f7fb f8e7 	bl	80002b8 <__aeabi_dsub>
 80050ea:	2200      	movs	r2, #0
 80050ec:	2300      	movs	r3, #0
 80050ee:	4682      	mov	sl, r0
 80050f0:	468b      	mov	fp, r1
 80050f2:	f7fb fd01 	bl	8000af8 <__aeabi_dcmpeq>
 80050f6:	2800      	cmp	r0, #0
 80050f8:	d0c1      	beq.n	800507e <_strtod_l+0x8de>
 80050fa:	e611      	b.n	8004d20 <_strtod_l+0x580>
 80050fc:	fffffc02 	.word	0xfffffc02
 8005100:	7ff00000 	.word	0x7ff00000
 8005104:	39500000 	.word	0x39500000
 8005108:	000fffff 	.word	0x000fffff
 800510c:	7fefffff 	.word	0x7fefffff
 8005110:	08008c10 	.word	0x08008c10
 8005114:	4631      	mov	r1, r6
 8005116:	4628      	mov	r0, r5
 8005118:	f002 f868 	bl	80071ec <__ratio>
 800511c:	ec59 8b10 	vmov	r8, r9, d0
 8005120:	ee10 0a10 	vmov	r0, s0
 8005124:	2200      	movs	r2, #0
 8005126:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800512a:	4649      	mov	r1, r9
 800512c:	f7fb fcf8 	bl	8000b20 <__aeabi_dcmple>
 8005130:	2800      	cmp	r0, #0
 8005132:	d07a      	beq.n	800522a <_strtod_l+0xa8a>
 8005134:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005136:	2b00      	cmp	r3, #0
 8005138:	d04a      	beq.n	80051d0 <_strtod_l+0xa30>
 800513a:	4b95      	ldr	r3, [pc, #596]	; (8005390 <_strtod_l+0xbf0>)
 800513c:	2200      	movs	r2, #0
 800513e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005142:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8005390 <_strtod_l+0xbf0>
 8005146:	f04f 0800 	mov.w	r8, #0
 800514a:	4b92      	ldr	r3, [pc, #584]	; (8005394 <_strtod_l+0xbf4>)
 800514c:	403b      	ands	r3, r7
 800514e:	930d      	str	r3, [sp, #52]	; 0x34
 8005150:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005152:	4b91      	ldr	r3, [pc, #580]	; (8005398 <_strtod_l+0xbf8>)
 8005154:	429a      	cmp	r2, r3
 8005156:	f040 80b0 	bne.w	80052ba <_strtod_l+0xb1a>
 800515a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800515e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8005162:	ec4b ab10 	vmov	d0, sl, fp
 8005166:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800516a:	f001 ff67 	bl	800703c <__ulp>
 800516e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005172:	ec53 2b10 	vmov	r2, r3, d0
 8005176:	f7fb fa57 	bl	8000628 <__aeabi_dmul>
 800517a:	4652      	mov	r2, sl
 800517c:	465b      	mov	r3, fp
 800517e:	f7fb f89d 	bl	80002bc <__adddf3>
 8005182:	460b      	mov	r3, r1
 8005184:	4983      	ldr	r1, [pc, #524]	; (8005394 <_strtod_l+0xbf4>)
 8005186:	4a85      	ldr	r2, [pc, #532]	; (800539c <_strtod_l+0xbfc>)
 8005188:	4019      	ands	r1, r3
 800518a:	4291      	cmp	r1, r2
 800518c:	4682      	mov	sl, r0
 800518e:	d960      	bls.n	8005252 <_strtod_l+0xab2>
 8005190:	ee18 3a90 	vmov	r3, s17
 8005194:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005198:	4293      	cmp	r3, r2
 800519a:	d104      	bne.n	80051a6 <_strtod_l+0xa06>
 800519c:	ee18 3a10 	vmov	r3, s16
 80051a0:	3301      	adds	r3, #1
 80051a2:	f43f ad45 	beq.w	8004c30 <_strtod_l+0x490>
 80051a6:	f8df b200 	ldr.w	fp, [pc, #512]	; 80053a8 <_strtod_l+0xc08>
 80051aa:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80051ae:	9918      	ldr	r1, [sp, #96]	; 0x60
 80051b0:	4620      	mov	r0, r4
 80051b2:	f001 fc11 	bl	80069d8 <_Bfree>
 80051b6:	9905      	ldr	r1, [sp, #20]
 80051b8:	4620      	mov	r0, r4
 80051ba:	f001 fc0d 	bl	80069d8 <_Bfree>
 80051be:	4631      	mov	r1, r6
 80051c0:	4620      	mov	r0, r4
 80051c2:	f001 fc09 	bl	80069d8 <_Bfree>
 80051c6:	4629      	mov	r1, r5
 80051c8:	4620      	mov	r0, r4
 80051ca:	f001 fc05 	bl	80069d8 <_Bfree>
 80051ce:	e61a      	b.n	8004e06 <_strtod_l+0x666>
 80051d0:	f1ba 0f00 	cmp.w	sl, #0
 80051d4:	d11b      	bne.n	800520e <_strtod_l+0xa6e>
 80051d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80051da:	b9f3      	cbnz	r3, 800521a <_strtod_l+0xa7a>
 80051dc:	4b6c      	ldr	r3, [pc, #432]	; (8005390 <_strtod_l+0xbf0>)
 80051de:	2200      	movs	r2, #0
 80051e0:	4640      	mov	r0, r8
 80051e2:	4649      	mov	r1, r9
 80051e4:	f7fb fc92 	bl	8000b0c <__aeabi_dcmplt>
 80051e8:	b9d0      	cbnz	r0, 8005220 <_strtod_l+0xa80>
 80051ea:	4640      	mov	r0, r8
 80051ec:	4649      	mov	r1, r9
 80051ee:	4b6c      	ldr	r3, [pc, #432]	; (80053a0 <_strtod_l+0xc00>)
 80051f0:	2200      	movs	r2, #0
 80051f2:	f7fb fa19 	bl	8000628 <__aeabi_dmul>
 80051f6:	4680      	mov	r8, r0
 80051f8:	4689      	mov	r9, r1
 80051fa:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80051fe:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8005202:	9315      	str	r3, [sp, #84]	; 0x54
 8005204:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005208:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800520c:	e79d      	b.n	800514a <_strtod_l+0x9aa>
 800520e:	f1ba 0f01 	cmp.w	sl, #1
 8005212:	d102      	bne.n	800521a <_strtod_l+0xa7a>
 8005214:	2f00      	cmp	r7, #0
 8005216:	f43f ad83 	beq.w	8004d20 <_strtod_l+0x580>
 800521a:	4b62      	ldr	r3, [pc, #392]	; (80053a4 <_strtod_l+0xc04>)
 800521c:	2200      	movs	r2, #0
 800521e:	e78e      	b.n	800513e <_strtod_l+0x99e>
 8005220:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80053a0 <_strtod_l+0xc00>
 8005224:	f04f 0800 	mov.w	r8, #0
 8005228:	e7e7      	b.n	80051fa <_strtod_l+0xa5a>
 800522a:	4b5d      	ldr	r3, [pc, #372]	; (80053a0 <_strtod_l+0xc00>)
 800522c:	4640      	mov	r0, r8
 800522e:	4649      	mov	r1, r9
 8005230:	2200      	movs	r2, #0
 8005232:	f7fb f9f9 	bl	8000628 <__aeabi_dmul>
 8005236:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005238:	4680      	mov	r8, r0
 800523a:	4689      	mov	r9, r1
 800523c:	b933      	cbnz	r3, 800524c <_strtod_l+0xaac>
 800523e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005242:	900e      	str	r0, [sp, #56]	; 0x38
 8005244:	930f      	str	r3, [sp, #60]	; 0x3c
 8005246:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800524a:	e7dd      	b.n	8005208 <_strtod_l+0xa68>
 800524c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8005250:	e7f9      	b.n	8005246 <_strtod_l+0xaa6>
 8005252:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8005256:	9b04      	ldr	r3, [sp, #16]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d1a8      	bne.n	80051ae <_strtod_l+0xa0e>
 800525c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005260:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005262:	0d1b      	lsrs	r3, r3, #20
 8005264:	051b      	lsls	r3, r3, #20
 8005266:	429a      	cmp	r2, r3
 8005268:	d1a1      	bne.n	80051ae <_strtod_l+0xa0e>
 800526a:	4640      	mov	r0, r8
 800526c:	4649      	mov	r1, r9
 800526e:	f7fb fd23 	bl	8000cb8 <__aeabi_d2lz>
 8005272:	f7fb f9ab 	bl	80005cc <__aeabi_l2d>
 8005276:	4602      	mov	r2, r0
 8005278:	460b      	mov	r3, r1
 800527a:	4640      	mov	r0, r8
 800527c:	4649      	mov	r1, r9
 800527e:	f7fb f81b 	bl	80002b8 <__aeabi_dsub>
 8005282:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005284:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005288:	ea43 030a 	orr.w	r3, r3, sl
 800528c:	4313      	orrs	r3, r2
 800528e:	4680      	mov	r8, r0
 8005290:	4689      	mov	r9, r1
 8005292:	d055      	beq.n	8005340 <_strtod_l+0xba0>
 8005294:	a336      	add	r3, pc, #216	; (adr r3, 8005370 <_strtod_l+0xbd0>)
 8005296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800529a:	f7fb fc37 	bl	8000b0c <__aeabi_dcmplt>
 800529e:	2800      	cmp	r0, #0
 80052a0:	f47f acd0 	bne.w	8004c44 <_strtod_l+0x4a4>
 80052a4:	a334      	add	r3, pc, #208	; (adr r3, 8005378 <_strtod_l+0xbd8>)
 80052a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052aa:	4640      	mov	r0, r8
 80052ac:	4649      	mov	r1, r9
 80052ae:	f7fb fc4b 	bl	8000b48 <__aeabi_dcmpgt>
 80052b2:	2800      	cmp	r0, #0
 80052b4:	f43f af7b 	beq.w	80051ae <_strtod_l+0xa0e>
 80052b8:	e4c4      	b.n	8004c44 <_strtod_l+0x4a4>
 80052ba:	9b04      	ldr	r3, [sp, #16]
 80052bc:	b333      	cbz	r3, 800530c <_strtod_l+0xb6c>
 80052be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80052c0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80052c4:	d822      	bhi.n	800530c <_strtod_l+0xb6c>
 80052c6:	a32e      	add	r3, pc, #184	; (adr r3, 8005380 <_strtod_l+0xbe0>)
 80052c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052cc:	4640      	mov	r0, r8
 80052ce:	4649      	mov	r1, r9
 80052d0:	f7fb fc26 	bl	8000b20 <__aeabi_dcmple>
 80052d4:	b1a0      	cbz	r0, 8005300 <_strtod_l+0xb60>
 80052d6:	4649      	mov	r1, r9
 80052d8:	4640      	mov	r0, r8
 80052da:	f7fb fc7d 	bl	8000bd8 <__aeabi_d2uiz>
 80052de:	2801      	cmp	r0, #1
 80052e0:	bf38      	it	cc
 80052e2:	2001      	movcc	r0, #1
 80052e4:	f7fb f926 	bl	8000534 <__aeabi_ui2d>
 80052e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052ea:	4680      	mov	r8, r0
 80052ec:	4689      	mov	r9, r1
 80052ee:	bb23      	cbnz	r3, 800533a <_strtod_l+0xb9a>
 80052f0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80052f4:	9010      	str	r0, [sp, #64]	; 0x40
 80052f6:	9311      	str	r3, [sp, #68]	; 0x44
 80052f8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80052fc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005300:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005302:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005304:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8005308:	1a9b      	subs	r3, r3, r2
 800530a:	9309      	str	r3, [sp, #36]	; 0x24
 800530c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005310:	eeb0 0a48 	vmov.f32	s0, s16
 8005314:	eef0 0a68 	vmov.f32	s1, s17
 8005318:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800531c:	f001 fe8e 	bl	800703c <__ulp>
 8005320:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005324:	ec53 2b10 	vmov	r2, r3, d0
 8005328:	f7fb f97e 	bl	8000628 <__aeabi_dmul>
 800532c:	ec53 2b18 	vmov	r2, r3, d8
 8005330:	f7fa ffc4 	bl	80002bc <__adddf3>
 8005334:	4682      	mov	sl, r0
 8005336:	468b      	mov	fp, r1
 8005338:	e78d      	b.n	8005256 <_strtod_l+0xab6>
 800533a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800533e:	e7db      	b.n	80052f8 <_strtod_l+0xb58>
 8005340:	a311      	add	r3, pc, #68	; (adr r3, 8005388 <_strtod_l+0xbe8>)
 8005342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005346:	f7fb fbe1 	bl	8000b0c <__aeabi_dcmplt>
 800534a:	e7b2      	b.n	80052b2 <_strtod_l+0xb12>
 800534c:	2300      	movs	r3, #0
 800534e:	930a      	str	r3, [sp, #40]	; 0x28
 8005350:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005352:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005354:	6013      	str	r3, [r2, #0]
 8005356:	f7ff ba6b 	b.w	8004830 <_strtod_l+0x90>
 800535a:	2a65      	cmp	r2, #101	; 0x65
 800535c:	f43f ab5f 	beq.w	8004a1e <_strtod_l+0x27e>
 8005360:	2a45      	cmp	r2, #69	; 0x45
 8005362:	f43f ab5c 	beq.w	8004a1e <_strtod_l+0x27e>
 8005366:	2301      	movs	r3, #1
 8005368:	f7ff bb94 	b.w	8004a94 <_strtod_l+0x2f4>
 800536c:	f3af 8000 	nop.w
 8005370:	94a03595 	.word	0x94a03595
 8005374:	3fdfffff 	.word	0x3fdfffff
 8005378:	35afe535 	.word	0x35afe535
 800537c:	3fe00000 	.word	0x3fe00000
 8005380:	ffc00000 	.word	0xffc00000
 8005384:	41dfffff 	.word	0x41dfffff
 8005388:	94a03595 	.word	0x94a03595
 800538c:	3fcfffff 	.word	0x3fcfffff
 8005390:	3ff00000 	.word	0x3ff00000
 8005394:	7ff00000 	.word	0x7ff00000
 8005398:	7fe00000 	.word	0x7fe00000
 800539c:	7c9fffff 	.word	0x7c9fffff
 80053a0:	3fe00000 	.word	0x3fe00000
 80053a4:	bff00000 	.word	0xbff00000
 80053a8:	7fefffff 	.word	0x7fefffff

080053ac <_strtod_r>:
 80053ac:	4b01      	ldr	r3, [pc, #4]	; (80053b4 <_strtod_r+0x8>)
 80053ae:	f7ff b9f7 	b.w	80047a0 <_strtod_l>
 80053b2:	bf00      	nop
 80053b4:	20000074 	.word	0x20000074

080053b8 <_strtol_l.constprop.0>:
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053be:	d001      	beq.n	80053c4 <_strtol_l.constprop.0+0xc>
 80053c0:	2b24      	cmp	r3, #36	; 0x24
 80053c2:	d906      	bls.n	80053d2 <_strtol_l.constprop.0+0x1a>
 80053c4:	f7fe fa8c 	bl	80038e0 <__errno>
 80053c8:	2316      	movs	r3, #22
 80053ca:	6003      	str	r3, [r0, #0]
 80053cc:	2000      	movs	r0, #0
 80053ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053d2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80054b8 <_strtol_l.constprop.0+0x100>
 80053d6:	460d      	mov	r5, r1
 80053d8:	462e      	mov	r6, r5
 80053da:	f815 4b01 	ldrb.w	r4, [r5], #1
 80053de:	f814 700c 	ldrb.w	r7, [r4, ip]
 80053e2:	f017 0708 	ands.w	r7, r7, #8
 80053e6:	d1f7      	bne.n	80053d8 <_strtol_l.constprop.0+0x20>
 80053e8:	2c2d      	cmp	r4, #45	; 0x2d
 80053ea:	d132      	bne.n	8005452 <_strtol_l.constprop.0+0x9a>
 80053ec:	782c      	ldrb	r4, [r5, #0]
 80053ee:	2701      	movs	r7, #1
 80053f0:	1cb5      	adds	r5, r6, #2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d05b      	beq.n	80054ae <_strtol_l.constprop.0+0xf6>
 80053f6:	2b10      	cmp	r3, #16
 80053f8:	d109      	bne.n	800540e <_strtol_l.constprop.0+0x56>
 80053fa:	2c30      	cmp	r4, #48	; 0x30
 80053fc:	d107      	bne.n	800540e <_strtol_l.constprop.0+0x56>
 80053fe:	782c      	ldrb	r4, [r5, #0]
 8005400:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005404:	2c58      	cmp	r4, #88	; 0x58
 8005406:	d14d      	bne.n	80054a4 <_strtol_l.constprop.0+0xec>
 8005408:	786c      	ldrb	r4, [r5, #1]
 800540a:	2310      	movs	r3, #16
 800540c:	3502      	adds	r5, #2
 800540e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005412:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8005416:	f04f 0c00 	mov.w	ip, #0
 800541a:	fbb8 f9f3 	udiv	r9, r8, r3
 800541e:	4666      	mov	r6, ip
 8005420:	fb03 8a19 	mls	sl, r3, r9, r8
 8005424:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8005428:	f1be 0f09 	cmp.w	lr, #9
 800542c:	d816      	bhi.n	800545c <_strtol_l.constprop.0+0xa4>
 800542e:	4674      	mov	r4, lr
 8005430:	42a3      	cmp	r3, r4
 8005432:	dd24      	ble.n	800547e <_strtol_l.constprop.0+0xc6>
 8005434:	f1bc 0f00 	cmp.w	ip, #0
 8005438:	db1e      	blt.n	8005478 <_strtol_l.constprop.0+0xc0>
 800543a:	45b1      	cmp	r9, r6
 800543c:	d31c      	bcc.n	8005478 <_strtol_l.constprop.0+0xc0>
 800543e:	d101      	bne.n	8005444 <_strtol_l.constprop.0+0x8c>
 8005440:	45a2      	cmp	sl, r4
 8005442:	db19      	blt.n	8005478 <_strtol_l.constprop.0+0xc0>
 8005444:	fb06 4603 	mla	r6, r6, r3, r4
 8005448:	f04f 0c01 	mov.w	ip, #1
 800544c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005450:	e7e8      	b.n	8005424 <_strtol_l.constprop.0+0x6c>
 8005452:	2c2b      	cmp	r4, #43	; 0x2b
 8005454:	bf04      	itt	eq
 8005456:	782c      	ldrbeq	r4, [r5, #0]
 8005458:	1cb5      	addeq	r5, r6, #2
 800545a:	e7ca      	b.n	80053f2 <_strtol_l.constprop.0+0x3a>
 800545c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8005460:	f1be 0f19 	cmp.w	lr, #25
 8005464:	d801      	bhi.n	800546a <_strtol_l.constprop.0+0xb2>
 8005466:	3c37      	subs	r4, #55	; 0x37
 8005468:	e7e2      	b.n	8005430 <_strtol_l.constprop.0+0x78>
 800546a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800546e:	f1be 0f19 	cmp.w	lr, #25
 8005472:	d804      	bhi.n	800547e <_strtol_l.constprop.0+0xc6>
 8005474:	3c57      	subs	r4, #87	; 0x57
 8005476:	e7db      	b.n	8005430 <_strtol_l.constprop.0+0x78>
 8005478:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800547c:	e7e6      	b.n	800544c <_strtol_l.constprop.0+0x94>
 800547e:	f1bc 0f00 	cmp.w	ip, #0
 8005482:	da05      	bge.n	8005490 <_strtol_l.constprop.0+0xd8>
 8005484:	2322      	movs	r3, #34	; 0x22
 8005486:	6003      	str	r3, [r0, #0]
 8005488:	4646      	mov	r6, r8
 800548a:	b942      	cbnz	r2, 800549e <_strtol_l.constprop.0+0xe6>
 800548c:	4630      	mov	r0, r6
 800548e:	e79e      	b.n	80053ce <_strtol_l.constprop.0+0x16>
 8005490:	b107      	cbz	r7, 8005494 <_strtol_l.constprop.0+0xdc>
 8005492:	4276      	negs	r6, r6
 8005494:	2a00      	cmp	r2, #0
 8005496:	d0f9      	beq.n	800548c <_strtol_l.constprop.0+0xd4>
 8005498:	f1bc 0f00 	cmp.w	ip, #0
 800549c:	d000      	beq.n	80054a0 <_strtol_l.constprop.0+0xe8>
 800549e:	1e69      	subs	r1, r5, #1
 80054a0:	6011      	str	r1, [r2, #0]
 80054a2:	e7f3      	b.n	800548c <_strtol_l.constprop.0+0xd4>
 80054a4:	2430      	movs	r4, #48	; 0x30
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d1b1      	bne.n	800540e <_strtol_l.constprop.0+0x56>
 80054aa:	2308      	movs	r3, #8
 80054ac:	e7af      	b.n	800540e <_strtol_l.constprop.0+0x56>
 80054ae:	2c30      	cmp	r4, #48	; 0x30
 80054b0:	d0a5      	beq.n	80053fe <_strtol_l.constprop.0+0x46>
 80054b2:	230a      	movs	r3, #10
 80054b4:	e7ab      	b.n	800540e <_strtol_l.constprop.0+0x56>
 80054b6:	bf00      	nop
 80054b8:	08008c39 	.word	0x08008c39

080054bc <_strtol_r>:
 80054bc:	f7ff bf7c 	b.w	80053b8 <_strtol_l.constprop.0>

080054c0 <_write_r>:
 80054c0:	b538      	push	{r3, r4, r5, lr}
 80054c2:	4d07      	ldr	r5, [pc, #28]	; (80054e0 <_write_r+0x20>)
 80054c4:	4604      	mov	r4, r0
 80054c6:	4608      	mov	r0, r1
 80054c8:	4611      	mov	r1, r2
 80054ca:	2200      	movs	r2, #0
 80054cc:	602a      	str	r2, [r5, #0]
 80054ce:	461a      	mov	r2, r3
 80054d0:	f7fb fef5 	bl	80012be <_write>
 80054d4:	1c43      	adds	r3, r0, #1
 80054d6:	d102      	bne.n	80054de <_write_r+0x1e>
 80054d8:	682b      	ldr	r3, [r5, #0]
 80054da:	b103      	cbz	r3, 80054de <_write_r+0x1e>
 80054dc:	6023      	str	r3, [r4, #0]
 80054de:	bd38      	pop	{r3, r4, r5, pc}
 80054e0:	2000042c 	.word	0x2000042c

080054e4 <_close_r>:
 80054e4:	b538      	push	{r3, r4, r5, lr}
 80054e6:	4d06      	ldr	r5, [pc, #24]	; (8005500 <_close_r+0x1c>)
 80054e8:	2300      	movs	r3, #0
 80054ea:	4604      	mov	r4, r0
 80054ec:	4608      	mov	r0, r1
 80054ee:	602b      	str	r3, [r5, #0]
 80054f0:	f7fb ff01 	bl	80012f6 <_close>
 80054f4:	1c43      	adds	r3, r0, #1
 80054f6:	d102      	bne.n	80054fe <_close_r+0x1a>
 80054f8:	682b      	ldr	r3, [r5, #0]
 80054fa:	b103      	cbz	r3, 80054fe <_close_r+0x1a>
 80054fc:	6023      	str	r3, [r4, #0]
 80054fe:	bd38      	pop	{r3, r4, r5, pc}
 8005500:	2000042c 	.word	0x2000042c

08005504 <quorem>:
 8005504:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005508:	6903      	ldr	r3, [r0, #16]
 800550a:	690c      	ldr	r4, [r1, #16]
 800550c:	42a3      	cmp	r3, r4
 800550e:	4607      	mov	r7, r0
 8005510:	f2c0 8081 	blt.w	8005616 <quorem+0x112>
 8005514:	3c01      	subs	r4, #1
 8005516:	f101 0814 	add.w	r8, r1, #20
 800551a:	f100 0514 	add.w	r5, r0, #20
 800551e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005522:	9301      	str	r3, [sp, #4]
 8005524:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005528:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800552c:	3301      	adds	r3, #1
 800552e:	429a      	cmp	r2, r3
 8005530:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005534:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005538:	fbb2 f6f3 	udiv	r6, r2, r3
 800553c:	d331      	bcc.n	80055a2 <quorem+0x9e>
 800553e:	f04f 0e00 	mov.w	lr, #0
 8005542:	4640      	mov	r0, r8
 8005544:	46ac      	mov	ip, r5
 8005546:	46f2      	mov	sl, lr
 8005548:	f850 2b04 	ldr.w	r2, [r0], #4
 800554c:	b293      	uxth	r3, r2
 800554e:	fb06 e303 	mla	r3, r6, r3, lr
 8005552:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005556:	b29b      	uxth	r3, r3
 8005558:	ebaa 0303 	sub.w	r3, sl, r3
 800555c:	f8dc a000 	ldr.w	sl, [ip]
 8005560:	0c12      	lsrs	r2, r2, #16
 8005562:	fa13 f38a 	uxtah	r3, r3, sl
 8005566:	fb06 e202 	mla	r2, r6, r2, lr
 800556a:	9300      	str	r3, [sp, #0]
 800556c:	9b00      	ldr	r3, [sp, #0]
 800556e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005572:	b292      	uxth	r2, r2
 8005574:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005578:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800557c:	f8bd 3000 	ldrh.w	r3, [sp]
 8005580:	4581      	cmp	r9, r0
 8005582:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005586:	f84c 3b04 	str.w	r3, [ip], #4
 800558a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800558e:	d2db      	bcs.n	8005548 <quorem+0x44>
 8005590:	f855 300b 	ldr.w	r3, [r5, fp]
 8005594:	b92b      	cbnz	r3, 80055a2 <quorem+0x9e>
 8005596:	9b01      	ldr	r3, [sp, #4]
 8005598:	3b04      	subs	r3, #4
 800559a:	429d      	cmp	r5, r3
 800559c:	461a      	mov	r2, r3
 800559e:	d32e      	bcc.n	80055fe <quorem+0xfa>
 80055a0:	613c      	str	r4, [r7, #16]
 80055a2:	4638      	mov	r0, r7
 80055a4:	f001 fca4 	bl	8006ef0 <__mcmp>
 80055a8:	2800      	cmp	r0, #0
 80055aa:	db24      	blt.n	80055f6 <quorem+0xf2>
 80055ac:	3601      	adds	r6, #1
 80055ae:	4628      	mov	r0, r5
 80055b0:	f04f 0c00 	mov.w	ip, #0
 80055b4:	f858 2b04 	ldr.w	r2, [r8], #4
 80055b8:	f8d0 e000 	ldr.w	lr, [r0]
 80055bc:	b293      	uxth	r3, r2
 80055be:	ebac 0303 	sub.w	r3, ip, r3
 80055c2:	0c12      	lsrs	r2, r2, #16
 80055c4:	fa13 f38e 	uxtah	r3, r3, lr
 80055c8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80055cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80055d6:	45c1      	cmp	r9, r8
 80055d8:	f840 3b04 	str.w	r3, [r0], #4
 80055dc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80055e0:	d2e8      	bcs.n	80055b4 <quorem+0xb0>
 80055e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055ea:	b922      	cbnz	r2, 80055f6 <quorem+0xf2>
 80055ec:	3b04      	subs	r3, #4
 80055ee:	429d      	cmp	r5, r3
 80055f0:	461a      	mov	r2, r3
 80055f2:	d30a      	bcc.n	800560a <quorem+0x106>
 80055f4:	613c      	str	r4, [r7, #16]
 80055f6:	4630      	mov	r0, r6
 80055f8:	b003      	add	sp, #12
 80055fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055fe:	6812      	ldr	r2, [r2, #0]
 8005600:	3b04      	subs	r3, #4
 8005602:	2a00      	cmp	r2, #0
 8005604:	d1cc      	bne.n	80055a0 <quorem+0x9c>
 8005606:	3c01      	subs	r4, #1
 8005608:	e7c7      	b.n	800559a <quorem+0x96>
 800560a:	6812      	ldr	r2, [r2, #0]
 800560c:	3b04      	subs	r3, #4
 800560e:	2a00      	cmp	r2, #0
 8005610:	d1f0      	bne.n	80055f4 <quorem+0xf0>
 8005612:	3c01      	subs	r4, #1
 8005614:	e7eb      	b.n	80055ee <quorem+0xea>
 8005616:	2000      	movs	r0, #0
 8005618:	e7ee      	b.n	80055f8 <quorem+0xf4>
 800561a:	0000      	movs	r0, r0
 800561c:	0000      	movs	r0, r0
	...

08005620 <_dtoa_r>:
 8005620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005624:	ed2d 8b04 	vpush	{d8-d9}
 8005628:	ec57 6b10 	vmov	r6, r7, d0
 800562c:	b093      	sub	sp, #76	; 0x4c
 800562e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005630:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005634:	9106      	str	r1, [sp, #24]
 8005636:	ee10 aa10 	vmov	sl, s0
 800563a:	4604      	mov	r4, r0
 800563c:	9209      	str	r2, [sp, #36]	; 0x24
 800563e:	930c      	str	r3, [sp, #48]	; 0x30
 8005640:	46bb      	mov	fp, r7
 8005642:	b975      	cbnz	r5, 8005662 <_dtoa_r+0x42>
 8005644:	2010      	movs	r0, #16
 8005646:	f001 f95f 	bl	8006908 <malloc>
 800564a:	4602      	mov	r2, r0
 800564c:	6260      	str	r0, [r4, #36]	; 0x24
 800564e:	b920      	cbnz	r0, 800565a <_dtoa_r+0x3a>
 8005650:	4ba7      	ldr	r3, [pc, #668]	; (80058f0 <_dtoa_r+0x2d0>)
 8005652:	21ea      	movs	r1, #234	; 0xea
 8005654:	48a7      	ldr	r0, [pc, #668]	; (80058f4 <_dtoa_r+0x2d4>)
 8005656:	f002 fceb 	bl	8008030 <__assert_func>
 800565a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800565e:	6005      	str	r5, [r0, #0]
 8005660:	60c5      	str	r5, [r0, #12]
 8005662:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005664:	6819      	ldr	r1, [r3, #0]
 8005666:	b151      	cbz	r1, 800567e <_dtoa_r+0x5e>
 8005668:	685a      	ldr	r2, [r3, #4]
 800566a:	604a      	str	r2, [r1, #4]
 800566c:	2301      	movs	r3, #1
 800566e:	4093      	lsls	r3, r2
 8005670:	608b      	str	r3, [r1, #8]
 8005672:	4620      	mov	r0, r4
 8005674:	f001 f9b0 	bl	80069d8 <_Bfree>
 8005678:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800567a:	2200      	movs	r2, #0
 800567c:	601a      	str	r2, [r3, #0]
 800567e:	1e3b      	subs	r3, r7, #0
 8005680:	bfaa      	itet	ge
 8005682:	2300      	movge	r3, #0
 8005684:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005688:	f8c8 3000 	strge.w	r3, [r8]
 800568c:	4b9a      	ldr	r3, [pc, #616]	; (80058f8 <_dtoa_r+0x2d8>)
 800568e:	bfbc      	itt	lt
 8005690:	2201      	movlt	r2, #1
 8005692:	f8c8 2000 	strlt.w	r2, [r8]
 8005696:	ea33 030b 	bics.w	r3, r3, fp
 800569a:	d11b      	bne.n	80056d4 <_dtoa_r+0xb4>
 800569c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800569e:	f242 730f 	movw	r3, #9999	; 0x270f
 80056a2:	6013      	str	r3, [r2, #0]
 80056a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80056a8:	4333      	orrs	r3, r6
 80056aa:	f000 8592 	beq.w	80061d2 <_dtoa_r+0xbb2>
 80056ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80056b0:	b963      	cbnz	r3, 80056cc <_dtoa_r+0xac>
 80056b2:	4b92      	ldr	r3, [pc, #584]	; (80058fc <_dtoa_r+0x2dc>)
 80056b4:	e022      	b.n	80056fc <_dtoa_r+0xdc>
 80056b6:	4b92      	ldr	r3, [pc, #584]	; (8005900 <_dtoa_r+0x2e0>)
 80056b8:	9301      	str	r3, [sp, #4]
 80056ba:	3308      	adds	r3, #8
 80056bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80056be:	6013      	str	r3, [r2, #0]
 80056c0:	9801      	ldr	r0, [sp, #4]
 80056c2:	b013      	add	sp, #76	; 0x4c
 80056c4:	ecbd 8b04 	vpop	{d8-d9}
 80056c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056cc:	4b8b      	ldr	r3, [pc, #556]	; (80058fc <_dtoa_r+0x2dc>)
 80056ce:	9301      	str	r3, [sp, #4]
 80056d0:	3303      	adds	r3, #3
 80056d2:	e7f3      	b.n	80056bc <_dtoa_r+0x9c>
 80056d4:	2200      	movs	r2, #0
 80056d6:	2300      	movs	r3, #0
 80056d8:	4650      	mov	r0, sl
 80056da:	4659      	mov	r1, fp
 80056dc:	f7fb fa0c 	bl	8000af8 <__aeabi_dcmpeq>
 80056e0:	ec4b ab19 	vmov	d9, sl, fp
 80056e4:	4680      	mov	r8, r0
 80056e6:	b158      	cbz	r0, 8005700 <_dtoa_r+0xe0>
 80056e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80056ea:	2301      	movs	r3, #1
 80056ec:	6013      	str	r3, [r2, #0]
 80056ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	f000 856b 	beq.w	80061cc <_dtoa_r+0xbac>
 80056f6:	4883      	ldr	r0, [pc, #524]	; (8005904 <_dtoa_r+0x2e4>)
 80056f8:	6018      	str	r0, [r3, #0]
 80056fa:	1e43      	subs	r3, r0, #1
 80056fc:	9301      	str	r3, [sp, #4]
 80056fe:	e7df      	b.n	80056c0 <_dtoa_r+0xa0>
 8005700:	ec4b ab10 	vmov	d0, sl, fp
 8005704:	aa10      	add	r2, sp, #64	; 0x40
 8005706:	a911      	add	r1, sp, #68	; 0x44
 8005708:	4620      	mov	r0, r4
 800570a:	f001 fd13 	bl	8007134 <__d2b>
 800570e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005712:	ee08 0a10 	vmov	s16, r0
 8005716:	2d00      	cmp	r5, #0
 8005718:	f000 8084 	beq.w	8005824 <_dtoa_r+0x204>
 800571c:	ee19 3a90 	vmov	r3, s19
 8005720:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005724:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005728:	4656      	mov	r6, sl
 800572a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800572e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005732:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005736:	4b74      	ldr	r3, [pc, #464]	; (8005908 <_dtoa_r+0x2e8>)
 8005738:	2200      	movs	r2, #0
 800573a:	4630      	mov	r0, r6
 800573c:	4639      	mov	r1, r7
 800573e:	f7fa fdbb 	bl	80002b8 <__aeabi_dsub>
 8005742:	a365      	add	r3, pc, #404	; (adr r3, 80058d8 <_dtoa_r+0x2b8>)
 8005744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005748:	f7fa ff6e 	bl	8000628 <__aeabi_dmul>
 800574c:	a364      	add	r3, pc, #400	; (adr r3, 80058e0 <_dtoa_r+0x2c0>)
 800574e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005752:	f7fa fdb3 	bl	80002bc <__adddf3>
 8005756:	4606      	mov	r6, r0
 8005758:	4628      	mov	r0, r5
 800575a:	460f      	mov	r7, r1
 800575c:	f7fa fefa 	bl	8000554 <__aeabi_i2d>
 8005760:	a361      	add	r3, pc, #388	; (adr r3, 80058e8 <_dtoa_r+0x2c8>)
 8005762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005766:	f7fa ff5f 	bl	8000628 <__aeabi_dmul>
 800576a:	4602      	mov	r2, r0
 800576c:	460b      	mov	r3, r1
 800576e:	4630      	mov	r0, r6
 8005770:	4639      	mov	r1, r7
 8005772:	f7fa fda3 	bl	80002bc <__adddf3>
 8005776:	4606      	mov	r6, r0
 8005778:	460f      	mov	r7, r1
 800577a:	f7fb fa05 	bl	8000b88 <__aeabi_d2iz>
 800577e:	2200      	movs	r2, #0
 8005780:	9000      	str	r0, [sp, #0]
 8005782:	2300      	movs	r3, #0
 8005784:	4630      	mov	r0, r6
 8005786:	4639      	mov	r1, r7
 8005788:	f7fb f9c0 	bl	8000b0c <__aeabi_dcmplt>
 800578c:	b150      	cbz	r0, 80057a4 <_dtoa_r+0x184>
 800578e:	9800      	ldr	r0, [sp, #0]
 8005790:	f7fa fee0 	bl	8000554 <__aeabi_i2d>
 8005794:	4632      	mov	r2, r6
 8005796:	463b      	mov	r3, r7
 8005798:	f7fb f9ae 	bl	8000af8 <__aeabi_dcmpeq>
 800579c:	b910      	cbnz	r0, 80057a4 <_dtoa_r+0x184>
 800579e:	9b00      	ldr	r3, [sp, #0]
 80057a0:	3b01      	subs	r3, #1
 80057a2:	9300      	str	r3, [sp, #0]
 80057a4:	9b00      	ldr	r3, [sp, #0]
 80057a6:	2b16      	cmp	r3, #22
 80057a8:	d85a      	bhi.n	8005860 <_dtoa_r+0x240>
 80057aa:	9a00      	ldr	r2, [sp, #0]
 80057ac:	4b57      	ldr	r3, [pc, #348]	; (800590c <_dtoa_r+0x2ec>)
 80057ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80057b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b6:	ec51 0b19 	vmov	r0, r1, d9
 80057ba:	f7fb f9a7 	bl	8000b0c <__aeabi_dcmplt>
 80057be:	2800      	cmp	r0, #0
 80057c0:	d050      	beq.n	8005864 <_dtoa_r+0x244>
 80057c2:	9b00      	ldr	r3, [sp, #0]
 80057c4:	3b01      	subs	r3, #1
 80057c6:	9300      	str	r3, [sp, #0]
 80057c8:	2300      	movs	r3, #0
 80057ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80057cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80057ce:	1b5d      	subs	r5, r3, r5
 80057d0:	1e6b      	subs	r3, r5, #1
 80057d2:	9305      	str	r3, [sp, #20]
 80057d4:	bf45      	ittet	mi
 80057d6:	f1c5 0301 	rsbmi	r3, r5, #1
 80057da:	9304      	strmi	r3, [sp, #16]
 80057dc:	2300      	movpl	r3, #0
 80057de:	2300      	movmi	r3, #0
 80057e0:	bf4c      	ite	mi
 80057e2:	9305      	strmi	r3, [sp, #20]
 80057e4:	9304      	strpl	r3, [sp, #16]
 80057e6:	9b00      	ldr	r3, [sp, #0]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	db3d      	blt.n	8005868 <_dtoa_r+0x248>
 80057ec:	9b05      	ldr	r3, [sp, #20]
 80057ee:	9a00      	ldr	r2, [sp, #0]
 80057f0:	920a      	str	r2, [sp, #40]	; 0x28
 80057f2:	4413      	add	r3, r2
 80057f4:	9305      	str	r3, [sp, #20]
 80057f6:	2300      	movs	r3, #0
 80057f8:	9307      	str	r3, [sp, #28]
 80057fa:	9b06      	ldr	r3, [sp, #24]
 80057fc:	2b09      	cmp	r3, #9
 80057fe:	f200 8089 	bhi.w	8005914 <_dtoa_r+0x2f4>
 8005802:	2b05      	cmp	r3, #5
 8005804:	bfc4      	itt	gt
 8005806:	3b04      	subgt	r3, #4
 8005808:	9306      	strgt	r3, [sp, #24]
 800580a:	9b06      	ldr	r3, [sp, #24]
 800580c:	f1a3 0302 	sub.w	r3, r3, #2
 8005810:	bfcc      	ite	gt
 8005812:	2500      	movgt	r5, #0
 8005814:	2501      	movle	r5, #1
 8005816:	2b03      	cmp	r3, #3
 8005818:	f200 8087 	bhi.w	800592a <_dtoa_r+0x30a>
 800581c:	e8df f003 	tbb	[pc, r3]
 8005820:	59383a2d 	.word	0x59383a2d
 8005824:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005828:	441d      	add	r5, r3
 800582a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800582e:	2b20      	cmp	r3, #32
 8005830:	bfc1      	itttt	gt
 8005832:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005836:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800583a:	fa0b f303 	lslgt.w	r3, fp, r3
 800583e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005842:	bfda      	itte	le
 8005844:	f1c3 0320 	rsble	r3, r3, #32
 8005848:	fa06 f003 	lslle.w	r0, r6, r3
 800584c:	4318      	orrgt	r0, r3
 800584e:	f7fa fe71 	bl	8000534 <__aeabi_ui2d>
 8005852:	2301      	movs	r3, #1
 8005854:	4606      	mov	r6, r0
 8005856:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800585a:	3d01      	subs	r5, #1
 800585c:	930e      	str	r3, [sp, #56]	; 0x38
 800585e:	e76a      	b.n	8005736 <_dtoa_r+0x116>
 8005860:	2301      	movs	r3, #1
 8005862:	e7b2      	b.n	80057ca <_dtoa_r+0x1aa>
 8005864:	900b      	str	r0, [sp, #44]	; 0x2c
 8005866:	e7b1      	b.n	80057cc <_dtoa_r+0x1ac>
 8005868:	9b04      	ldr	r3, [sp, #16]
 800586a:	9a00      	ldr	r2, [sp, #0]
 800586c:	1a9b      	subs	r3, r3, r2
 800586e:	9304      	str	r3, [sp, #16]
 8005870:	4253      	negs	r3, r2
 8005872:	9307      	str	r3, [sp, #28]
 8005874:	2300      	movs	r3, #0
 8005876:	930a      	str	r3, [sp, #40]	; 0x28
 8005878:	e7bf      	b.n	80057fa <_dtoa_r+0x1da>
 800587a:	2300      	movs	r3, #0
 800587c:	9308      	str	r3, [sp, #32]
 800587e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005880:	2b00      	cmp	r3, #0
 8005882:	dc55      	bgt.n	8005930 <_dtoa_r+0x310>
 8005884:	2301      	movs	r3, #1
 8005886:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800588a:	461a      	mov	r2, r3
 800588c:	9209      	str	r2, [sp, #36]	; 0x24
 800588e:	e00c      	b.n	80058aa <_dtoa_r+0x28a>
 8005890:	2301      	movs	r3, #1
 8005892:	e7f3      	b.n	800587c <_dtoa_r+0x25c>
 8005894:	2300      	movs	r3, #0
 8005896:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005898:	9308      	str	r3, [sp, #32]
 800589a:	9b00      	ldr	r3, [sp, #0]
 800589c:	4413      	add	r3, r2
 800589e:	9302      	str	r3, [sp, #8]
 80058a0:	3301      	adds	r3, #1
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	9303      	str	r3, [sp, #12]
 80058a6:	bfb8      	it	lt
 80058a8:	2301      	movlt	r3, #1
 80058aa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80058ac:	2200      	movs	r2, #0
 80058ae:	6042      	str	r2, [r0, #4]
 80058b0:	2204      	movs	r2, #4
 80058b2:	f102 0614 	add.w	r6, r2, #20
 80058b6:	429e      	cmp	r6, r3
 80058b8:	6841      	ldr	r1, [r0, #4]
 80058ba:	d93d      	bls.n	8005938 <_dtoa_r+0x318>
 80058bc:	4620      	mov	r0, r4
 80058be:	f001 f84b 	bl	8006958 <_Balloc>
 80058c2:	9001      	str	r0, [sp, #4]
 80058c4:	2800      	cmp	r0, #0
 80058c6:	d13b      	bne.n	8005940 <_dtoa_r+0x320>
 80058c8:	4b11      	ldr	r3, [pc, #68]	; (8005910 <_dtoa_r+0x2f0>)
 80058ca:	4602      	mov	r2, r0
 80058cc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80058d0:	e6c0      	b.n	8005654 <_dtoa_r+0x34>
 80058d2:	2301      	movs	r3, #1
 80058d4:	e7df      	b.n	8005896 <_dtoa_r+0x276>
 80058d6:	bf00      	nop
 80058d8:	636f4361 	.word	0x636f4361
 80058dc:	3fd287a7 	.word	0x3fd287a7
 80058e0:	8b60c8b3 	.word	0x8b60c8b3
 80058e4:	3fc68a28 	.word	0x3fc68a28
 80058e8:	509f79fb 	.word	0x509f79fb
 80058ec:	3fd34413 	.word	0x3fd34413
 80058f0:	08008d46 	.word	0x08008d46
 80058f4:	08008d5d 	.word	0x08008d5d
 80058f8:	7ff00000 	.word	0x7ff00000
 80058fc:	08008d42 	.word	0x08008d42
 8005900:	08008d39 	.word	0x08008d39
 8005904:	08008fb2 	.word	0x08008fb2
 8005908:	3ff80000 	.word	0x3ff80000
 800590c:	08008ec8 	.word	0x08008ec8
 8005910:	08008db8 	.word	0x08008db8
 8005914:	2501      	movs	r5, #1
 8005916:	2300      	movs	r3, #0
 8005918:	9306      	str	r3, [sp, #24]
 800591a:	9508      	str	r5, [sp, #32]
 800591c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005920:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005924:	2200      	movs	r2, #0
 8005926:	2312      	movs	r3, #18
 8005928:	e7b0      	b.n	800588c <_dtoa_r+0x26c>
 800592a:	2301      	movs	r3, #1
 800592c:	9308      	str	r3, [sp, #32]
 800592e:	e7f5      	b.n	800591c <_dtoa_r+0x2fc>
 8005930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005932:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005936:	e7b8      	b.n	80058aa <_dtoa_r+0x28a>
 8005938:	3101      	adds	r1, #1
 800593a:	6041      	str	r1, [r0, #4]
 800593c:	0052      	lsls	r2, r2, #1
 800593e:	e7b8      	b.n	80058b2 <_dtoa_r+0x292>
 8005940:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005942:	9a01      	ldr	r2, [sp, #4]
 8005944:	601a      	str	r2, [r3, #0]
 8005946:	9b03      	ldr	r3, [sp, #12]
 8005948:	2b0e      	cmp	r3, #14
 800594a:	f200 809d 	bhi.w	8005a88 <_dtoa_r+0x468>
 800594e:	2d00      	cmp	r5, #0
 8005950:	f000 809a 	beq.w	8005a88 <_dtoa_r+0x468>
 8005954:	9b00      	ldr	r3, [sp, #0]
 8005956:	2b00      	cmp	r3, #0
 8005958:	dd32      	ble.n	80059c0 <_dtoa_r+0x3a0>
 800595a:	4ab7      	ldr	r2, [pc, #732]	; (8005c38 <_dtoa_r+0x618>)
 800595c:	f003 030f 	and.w	r3, r3, #15
 8005960:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005964:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005968:	9b00      	ldr	r3, [sp, #0]
 800596a:	05d8      	lsls	r0, r3, #23
 800596c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005970:	d516      	bpl.n	80059a0 <_dtoa_r+0x380>
 8005972:	4bb2      	ldr	r3, [pc, #712]	; (8005c3c <_dtoa_r+0x61c>)
 8005974:	ec51 0b19 	vmov	r0, r1, d9
 8005978:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800597c:	f7fa ff7e 	bl	800087c <__aeabi_ddiv>
 8005980:	f007 070f 	and.w	r7, r7, #15
 8005984:	4682      	mov	sl, r0
 8005986:	468b      	mov	fp, r1
 8005988:	2503      	movs	r5, #3
 800598a:	4eac      	ldr	r6, [pc, #688]	; (8005c3c <_dtoa_r+0x61c>)
 800598c:	b957      	cbnz	r7, 80059a4 <_dtoa_r+0x384>
 800598e:	4642      	mov	r2, r8
 8005990:	464b      	mov	r3, r9
 8005992:	4650      	mov	r0, sl
 8005994:	4659      	mov	r1, fp
 8005996:	f7fa ff71 	bl	800087c <__aeabi_ddiv>
 800599a:	4682      	mov	sl, r0
 800599c:	468b      	mov	fp, r1
 800599e:	e028      	b.n	80059f2 <_dtoa_r+0x3d2>
 80059a0:	2502      	movs	r5, #2
 80059a2:	e7f2      	b.n	800598a <_dtoa_r+0x36a>
 80059a4:	07f9      	lsls	r1, r7, #31
 80059a6:	d508      	bpl.n	80059ba <_dtoa_r+0x39a>
 80059a8:	4640      	mov	r0, r8
 80059aa:	4649      	mov	r1, r9
 80059ac:	e9d6 2300 	ldrd	r2, r3, [r6]
 80059b0:	f7fa fe3a 	bl	8000628 <__aeabi_dmul>
 80059b4:	3501      	adds	r5, #1
 80059b6:	4680      	mov	r8, r0
 80059b8:	4689      	mov	r9, r1
 80059ba:	107f      	asrs	r7, r7, #1
 80059bc:	3608      	adds	r6, #8
 80059be:	e7e5      	b.n	800598c <_dtoa_r+0x36c>
 80059c0:	f000 809b 	beq.w	8005afa <_dtoa_r+0x4da>
 80059c4:	9b00      	ldr	r3, [sp, #0]
 80059c6:	4f9d      	ldr	r7, [pc, #628]	; (8005c3c <_dtoa_r+0x61c>)
 80059c8:	425e      	negs	r6, r3
 80059ca:	4b9b      	ldr	r3, [pc, #620]	; (8005c38 <_dtoa_r+0x618>)
 80059cc:	f006 020f 	and.w	r2, r6, #15
 80059d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80059d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059d8:	ec51 0b19 	vmov	r0, r1, d9
 80059dc:	f7fa fe24 	bl	8000628 <__aeabi_dmul>
 80059e0:	1136      	asrs	r6, r6, #4
 80059e2:	4682      	mov	sl, r0
 80059e4:	468b      	mov	fp, r1
 80059e6:	2300      	movs	r3, #0
 80059e8:	2502      	movs	r5, #2
 80059ea:	2e00      	cmp	r6, #0
 80059ec:	d17a      	bne.n	8005ae4 <_dtoa_r+0x4c4>
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d1d3      	bne.n	800599a <_dtoa_r+0x37a>
 80059f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	f000 8082 	beq.w	8005afe <_dtoa_r+0x4de>
 80059fa:	4b91      	ldr	r3, [pc, #580]	; (8005c40 <_dtoa_r+0x620>)
 80059fc:	2200      	movs	r2, #0
 80059fe:	4650      	mov	r0, sl
 8005a00:	4659      	mov	r1, fp
 8005a02:	f7fb f883 	bl	8000b0c <__aeabi_dcmplt>
 8005a06:	2800      	cmp	r0, #0
 8005a08:	d079      	beq.n	8005afe <_dtoa_r+0x4de>
 8005a0a:	9b03      	ldr	r3, [sp, #12]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d076      	beq.n	8005afe <_dtoa_r+0x4de>
 8005a10:	9b02      	ldr	r3, [sp, #8]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	dd36      	ble.n	8005a84 <_dtoa_r+0x464>
 8005a16:	9b00      	ldr	r3, [sp, #0]
 8005a18:	4650      	mov	r0, sl
 8005a1a:	4659      	mov	r1, fp
 8005a1c:	1e5f      	subs	r7, r3, #1
 8005a1e:	2200      	movs	r2, #0
 8005a20:	4b88      	ldr	r3, [pc, #544]	; (8005c44 <_dtoa_r+0x624>)
 8005a22:	f7fa fe01 	bl	8000628 <__aeabi_dmul>
 8005a26:	9e02      	ldr	r6, [sp, #8]
 8005a28:	4682      	mov	sl, r0
 8005a2a:	468b      	mov	fp, r1
 8005a2c:	3501      	adds	r5, #1
 8005a2e:	4628      	mov	r0, r5
 8005a30:	f7fa fd90 	bl	8000554 <__aeabi_i2d>
 8005a34:	4652      	mov	r2, sl
 8005a36:	465b      	mov	r3, fp
 8005a38:	f7fa fdf6 	bl	8000628 <__aeabi_dmul>
 8005a3c:	4b82      	ldr	r3, [pc, #520]	; (8005c48 <_dtoa_r+0x628>)
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f7fa fc3c 	bl	80002bc <__adddf3>
 8005a44:	46d0      	mov	r8, sl
 8005a46:	46d9      	mov	r9, fp
 8005a48:	4682      	mov	sl, r0
 8005a4a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005a4e:	2e00      	cmp	r6, #0
 8005a50:	d158      	bne.n	8005b04 <_dtoa_r+0x4e4>
 8005a52:	4b7e      	ldr	r3, [pc, #504]	; (8005c4c <_dtoa_r+0x62c>)
 8005a54:	2200      	movs	r2, #0
 8005a56:	4640      	mov	r0, r8
 8005a58:	4649      	mov	r1, r9
 8005a5a:	f7fa fc2d 	bl	80002b8 <__aeabi_dsub>
 8005a5e:	4652      	mov	r2, sl
 8005a60:	465b      	mov	r3, fp
 8005a62:	4680      	mov	r8, r0
 8005a64:	4689      	mov	r9, r1
 8005a66:	f7fb f86f 	bl	8000b48 <__aeabi_dcmpgt>
 8005a6a:	2800      	cmp	r0, #0
 8005a6c:	f040 8295 	bne.w	8005f9a <_dtoa_r+0x97a>
 8005a70:	4652      	mov	r2, sl
 8005a72:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005a76:	4640      	mov	r0, r8
 8005a78:	4649      	mov	r1, r9
 8005a7a:	f7fb f847 	bl	8000b0c <__aeabi_dcmplt>
 8005a7e:	2800      	cmp	r0, #0
 8005a80:	f040 8289 	bne.w	8005f96 <_dtoa_r+0x976>
 8005a84:	ec5b ab19 	vmov	sl, fp, d9
 8005a88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	f2c0 8148 	blt.w	8005d20 <_dtoa_r+0x700>
 8005a90:	9a00      	ldr	r2, [sp, #0]
 8005a92:	2a0e      	cmp	r2, #14
 8005a94:	f300 8144 	bgt.w	8005d20 <_dtoa_r+0x700>
 8005a98:	4b67      	ldr	r3, [pc, #412]	; (8005c38 <_dtoa_r+0x618>)
 8005a9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a9e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005aa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	f280 80d5 	bge.w	8005c54 <_dtoa_r+0x634>
 8005aaa:	9b03      	ldr	r3, [sp, #12]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	f300 80d1 	bgt.w	8005c54 <_dtoa_r+0x634>
 8005ab2:	f040 826f 	bne.w	8005f94 <_dtoa_r+0x974>
 8005ab6:	4b65      	ldr	r3, [pc, #404]	; (8005c4c <_dtoa_r+0x62c>)
 8005ab8:	2200      	movs	r2, #0
 8005aba:	4640      	mov	r0, r8
 8005abc:	4649      	mov	r1, r9
 8005abe:	f7fa fdb3 	bl	8000628 <__aeabi_dmul>
 8005ac2:	4652      	mov	r2, sl
 8005ac4:	465b      	mov	r3, fp
 8005ac6:	f7fb f835 	bl	8000b34 <__aeabi_dcmpge>
 8005aca:	9e03      	ldr	r6, [sp, #12]
 8005acc:	4637      	mov	r7, r6
 8005ace:	2800      	cmp	r0, #0
 8005ad0:	f040 8245 	bne.w	8005f5e <_dtoa_r+0x93e>
 8005ad4:	9d01      	ldr	r5, [sp, #4]
 8005ad6:	2331      	movs	r3, #49	; 0x31
 8005ad8:	f805 3b01 	strb.w	r3, [r5], #1
 8005adc:	9b00      	ldr	r3, [sp, #0]
 8005ade:	3301      	adds	r3, #1
 8005ae0:	9300      	str	r3, [sp, #0]
 8005ae2:	e240      	b.n	8005f66 <_dtoa_r+0x946>
 8005ae4:	07f2      	lsls	r2, r6, #31
 8005ae6:	d505      	bpl.n	8005af4 <_dtoa_r+0x4d4>
 8005ae8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005aec:	f7fa fd9c 	bl	8000628 <__aeabi_dmul>
 8005af0:	3501      	adds	r5, #1
 8005af2:	2301      	movs	r3, #1
 8005af4:	1076      	asrs	r6, r6, #1
 8005af6:	3708      	adds	r7, #8
 8005af8:	e777      	b.n	80059ea <_dtoa_r+0x3ca>
 8005afa:	2502      	movs	r5, #2
 8005afc:	e779      	b.n	80059f2 <_dtoa_r+0x3d2>
 8005afe:	9f00      	ldr	r7, [sp, #0]
 8005b00:	9e03      	ldr	r6, [sp, #12]
 8005b02:	e794      	b.n	8005a2e <_dtoa_r+0x40e>
 8005b04:	9901      	ldr	r1, [sp, #4]
 8005b06:	4b4c      	ldr	r3, [pc, #304]	; (8005c38 <_dtoa_r+0x618>)
 8005b08:	4431      	add	r1, r6
 8005b0a:	910d      	str	r1, [sp, #52]	; 0x34
 8005b0c:	9908      	ldr	r1, [sp, #32]
 8005b0e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005b12:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005b16:	2900      	cmp	r1, #0
 8005b18:	d043      	beq.n	8005ba2 <_dtoa_r+0x582>
 8005b1a:	494d      	ldr	r1, [pc, #308]	; (8005c50 <_dtoa_r+0x630>)
 8005b1c:	2000      	movs	r0, #0
 8005b1e:	f7fa fead 	bl	800087c <__aeabi_ddiv>
 8005b22:	4652      	mov	r2, sl
 8005b24:	465b      	mov	r3, fp
 8005b26:	f7fa fbc7 	bl	80002b8 <__aeabi_dsub>
 8005b2a:	9d01      	ldr	r5, [sp, #4]
 8005b2c:	4682      	mov	sl, r0
 8005b2e:	468b      	mov	fp, r1
 8005b30:	4649      	mov	r1, r9
 8005b32:	4640      	mov	r0, r8
 8005b34:	f7fb f828 	bl	8000b88 <__aeabi_d2iz>
 8005b38:	4606      	mov	r6, r0
 8005b3a:	f7fa fd0b 	bl	8000554 <__aeabi_i2d>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	460b      	mov	r3, r1
 8005b42:	4640      	mov	r0, r8
 8005b44:	4649      	mov	r1, r9
 8005b46:	f7fa fbb7 	bl	80002b8 <__aeabi_dsub>
 8005b4a:	3630      	adds	r6, #48	; 0x30
 8005b4c:	f805 6b01 	strb.w	r6, [r5], #1
 8005b50:	4652      	mov	r2, sl
 8005b52:	465b      	mov	r3, fp
 8005b54:	4680      	mov	r8, r0
 8005b56:	4689      	mov	r9, r1
 8005b58:	f7fa ffd8 	bl	8000b0c <__aeabi_dcmplt>
 8005b5c:	2800      	cmp	r0, #0
 8005b5e:	d163      	bne.n	8005c28 <_dtoa_r+0x608>
 8005b60:	4642      	mov	r2, r8
 8005b62:	464b      	mov	r3, r9
 8005b64:	4936      	ldr	r1, [pc, #216]	; (8005c40 <_dtoa_r+0x620>)
 8005b66:	2000      	movs	r0, #0
 8005b68:	f7fa fba6 	bl	80002b8 <__aeabi_dsub>
 8005b6c:	4652      	mov	r2, sl
 8005b6e:	465b      	mov	r3, fp
 8005b70:	f7fa ffcc 	bl	8000b0c <__aeabi_dcmplt>
 8005b74:	2800      	cmp	r0, #0
 8005b76:	f040 80b5 	bne.w	8005ce4 <_dtoa_r+0x6c4>
 8005b7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b7c:	429d      	cmp	r5, r3
 8005b7e:	d081      	beq.n	8005a84 <_dtoa_r+0x464>
 8005b80:	4b30      	ldr	r3, [pc, #192]	; (8005c44 <_dtoa_r+0x624>)
 8005b82:	2200      	movs	r2, #0
 8005b84:	4650      	mov	r0, sl
 8005b86:	4659      	mov	r1, fp
 8005b88:	f7fa fd4e 	bl	8000628 <__aeabi_dmul>
 8005b8c:	4b2d      	ldr	r3, [pc, #180]	; (8005c44 <_dtoa_r+0x624>)
 8005b8e:	4682      	mov	sl, r0
 8005b90:	468b      	mov	fp, r1
 8005b92:	4640      	mov	r0, r8
 8005b94:	4649      	mov	r1, r9
 8005b96:	2200      	movs	r2, #0
 8005b98:	f7fa fd46 	bl	8000628 <__aeabi_dmul>
 8005b9c:	4680      	mov	r8, r0
 8005b9e:	4689      	mov	r9, r1
 8005ba0:	e7c6      	b.n	8005b30 <_dtoa_r+0x510>
 8005ba2:	4650      	mov	r0, sl
 8005ba4:	4659      	mov	r1, fp
 8005ba6:	f7fa fd3f 	bl	8000628 <__aeabi_dmul>
 8005baa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005bac:	9d01      	ldr	r5, [sp, #4]
 8005bae:	930f      	str	r3, [sp, #60]	; 0x3c
 8005bb0:	4682      	mov	sl, r0
 8005bb2:	468b      	mov	fp, r1
 8005bb4:	4649      	mov	r1, r9
 8005bb6:	4640      	mov	r0, r8
 8005bb8:	f7fa ffe6 	bl	8000b88 <__aeabi_d2iz>
 8005bbc:	4606      	mov	r6, r0
 8005bbe:	f7fa fcc9 	bl	8000554 <__aeabi_i2d>
 8005bc2:	3630      	adds	r6, #48	; 0x30
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	460b      	mov	r3, r1
 8005bc8:	4640      	mov	r0, r8
 8005bca:	4649      	mov	r1, r9
 8005bcc:	f7fa fb74 	bl	80002b8 <__aeabi_dsub>
 8005bd0:	f805 6b01 	strb.w	r6, [r5], #1
 8005bd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005bd6:	429d      	cmp	r5, r3
 8005bd8:	4680      	mov	r8, r0
 8005bda:	4689      	mov	r9, r1
 8005bdc:	f04f 0200 	mov.w	r2, #0
 8005be0:	d124      	bne.n	8005c2c <_dtoa_r+0x60c>
 8005be2:	4b1b      	ldr	r3, [pc, #108]	; (8005c50 <_dtoa_r+0x630>)
 8005be4:	4650      	mov	r0, sl
 8005be6:	4659      	mov	r1, fp
 8005be8:	f7fa fb68 	bl	80002bc <__adddf3>
 8005bec:	4602      	mov	r2, r0
 8005bee:	460b      	mov	r3, r1
 8005bf0:	4640      	mov	r0, r8
 8005bf2:	4649      	mov	r1, r9
 8005bf4:	f7fa ffa8 	bl	8000b48 <__aeabi_dcmpgt>
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	d173      	bne.n	8005ce4 <_dtoa_r+0x6c4>
 8005bfc:	4652      	mov	r2, sl
 8005bfe:	465b      	mov	r3, fp
 8005c00:	4913      	ldr	r1, [pc, #76]	; (8005c50 <_dtoa_r+0x630>)
 8005c02:	2000      	movs	r0, #0
 8005c04:	f7fa fb58 	bl	80002b8 <__aeabi_dsub>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	460b      	mov	r3, r1
 8005c0c:	4640      	mov	r0, r8
 8005c0e:	4649      	mov	r1, r9
 8005c10:	f7fa ff7c 	bl	8000b0c <__aeabi_dcmplt>
 8005c14:	2800      	cmp	r0, #0
 8005c16:	f43f af35 	beq.w	8005a84 <_dtoa_r+0x464>
 8005c1a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005c1c:	1e6b      	subs	r3, r5, #1
 8005c1e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005c20:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005c24:	2b30      	cmp	r3, #48	; 0x30
 8005c26:	d0f8      	beq.n	8005c1a <_dtoa_r+0x5fa>
 8005c28:	9700      	str	r7, [sp, #0]
 8005c2a:	e049      	b.n	8005cc0 <_dtoa_r+0x6a0>
 8005c2c:	4b05      	ldr	r3, [pc, #20]	; (8005c44 <_dtoa_r+0x624>)
 8005c2e:	f7fa fcfb 	bl	8000628 <__aeabi_dmul>
 8005c32:	4680      	mov	r8, r0
 8005c34:	4689      	mov	r9, r1
 8005c36:	e7bd      	b.n	8005bb4 <_dtoa_r+0x594>
 8005c38:	08008ec8 	.word	0x08008ec8
 8005c3c:	08008ea0 	.word	0x08008ea0
 8005c40:	3ff00000 	.word	0x3ff00000
 8005c44:	40240000 	.word	0x40240000
 8005c48:	401c0000 	.word	0x401c0000
 8005c4c:	40140000 	.word	0x40140000
 8005c50:	3fe00000 	.word	0x3fe00000
 8005c54:	9d01      	ldr	r5, [sp, #4]
 8005c56:	4656      	mov	r6, sl
 8005c58:	465f      	mov	r7, fp
 8005c5a:	4642      	mov	r2, r8
 8005c5c:	464b      	mov	r3, r9
 8005c5e:	4630      	mov	r0, r6
 8005c60:	4639      	mov	r1, r7
 8005c62:	f7fa fe0b 	bl	800087c <__aeabi_ddiv>
 8005c66:	f7fa ff8f 	bl	8000b88 <__aeabi_d2iz>
 8005c6a:	4682      	mov	sl, r0
 8005c6c:	f7fa fc72 	bl	8000554 <__aeabi_i2d>
 8005c70:	4642      	mov	r2, r8
 8005c72:	464b      	mov	r3, r9
 8005c74:	f7fa fcd8 	bl	8000628 <__aeabi_dmul>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	460b      	mov	r3, r1
 8005c7c:	4630      	mov	r0, r6
 8005c7e:	4639      	mov	r1, r7
 8005c80:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005c84:	f7fa fb18 	bl	80002b8 <__aeabi_dsub>
 8005c88:	f805 6b01 	strb.w	r6, [r5], #1
 8005c8c:	9e01      	ldr	r6, [sp, #4]
 8005c8e:	9f03      	ldr	r7, [sp, #12]
 8005c90:	1bae      	subs	r6, r5, r6
 8005c92:	42b7      	cmp	r7, r6
 8005c94:	4602      	mov	r2, r0
 8005c96:	460b      	mov	r3, r1
 8005c98:	d135      	bne.n	8005d06 <_dtoa_r+0x6e6>
 8005c9a:	f7fa fb0f 	bl	80002bc <__adddf3>
 8005c9e:	4642      	mov	r2, r8
 8005ca0:	464b      	mov	r3, r9
 8005ca2:	4606      	mov	r6, r0
 8005ca4:	460f      	mov	r7, r1
 8005ca6:	f7fa ff4f 	bl	8000b48 <__aeabi_dcmpgt>
 8005caa:	b9d0      	cbnz	r0, 8005ce2 <_dtoa_r+0x6c2>
 8005cac:	4642      	mov	r2, r8
 8005cae:	464b      	mov	r3, r9
 8005cb0:	4630      	mov	r0, r6
 8005cb2:	4639      	mov	r1, r7
 8005cb4:	f7fa ff20 	bl	8000af8 <__aeabi_dcmpeq>
 8005cb8:	b110      	cbz	r0, 8005cc0 <_dtoa_r+0x6a0>
 8005cba:	f01a 0f01 	tst.w	sl, #1
 8005cbe:	d110      	bne.n	8005ce2 <_dtoa_r+0x6c2>
 8005cc0:	4620      	mov	r0, r4
 8005cc2:	ee18 1a10 	vmov	r1, s16
 8005cc6:	f000 fe87 	bl	80069d8 <_Bfree>
 8005cca:	2300      	movs	r3, #0
 8005ccc:	9800      	ldr	r0, [sp, #0]
 8005cce:	702b      	strb	r3, [r5, #0]
 8005cd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005cd2:	3001      	adds	r0, #1
 8005cd4:	6018      	str	r0, [r3, #0]
 8005cd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	f43f acf1 	beq.w	80056c0 <_dtoa_r+0xa0>
 8005cde:	601d      	str	r5, [r3, #0]
 8005ce0:	e4ee      	b.n	80056c0 <_dtoa_r+0xa0>
 8005ce2:	9f00      	ldr	r7, [sp, #0]
 8005ce4:	462b      	mov	r3, r5
 8005ce6:	461d      	mov	r5, r3
 8005ce8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cec:	2a39      	cmp	r2, #57	; 0x39
 8005cee:	d106      	bne.n	8005cfe <_dtoa_r+0x6de>
 8005cf0:	9a01      	ldr	r2, [sp, #4]
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d1f7      	bne.n	8005ce6 <_dtoa_r+0x6c6>
 8005cf6:	9901      	ldr	r1, [sp, #4]
 8005cf8:	2230      	movs	r2, #48	; 0x30
 8005cfa:	3701      	adds	r7, #1
 8005cfc:	700a      	strb	r2, [r1, #0]
 8005cfe:	781a      	ldrb	r2, [r3, #0]
 8005d00:	3201      	adds	r2, #1
 8005d02:	701a      	strb	r2, [r3, #0]
 8005d04:	e790      	b.n	8005c28 <_dtoa_r+0x608>
 8005d06:	4ba6      	ldr	r3, [pc, #664]	; (8005fa0 <_dtoa_r+0x980>)
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f7fa fc8d 	bl	8000628 <__aeabi_dmul>
 8005d0e:	2200      	movs	r2, #0
 8005d10:	2300      	movs	r3, #0
 8005d12:	4606      	mov	r6, r0
 8005d14:	460f      	mov	r7, r1
 8005d16:	f7fa feef 	bl	8000af8 <__aeabi_dcmpeq>
 8005d1a:	2800      	cmp	r0, #0
 8005d1c:	d09d      	beq.n	8005c5a <_dtoa_r+0x63a>
 8005d1e:	e7cf      	b.n	8005cc0 <_dtoa_r+0x6a0>
 8005d20:	9a08      	ldr	r2, [sp, #32]
 8005d22:	2a00      	cmp	r2, #0
 8005d24:	f000 80d7 	beq.w	8005ed6 <_dtoa_r+0x8b6>
 8005d28:	9a06      	ldr	r2, [sp, #24]
 8005d2a:	2a01      	cmp	r2, #1
 8005d2c:	f300 80ba 	bgt.w	8005ea4 <_dtoa_r+0x884>
 8005d30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d32:	2a00      	cmp	r2, #0
 8005d34:	f000 80b2 	beq.w	8005e9c <_dtoa_r+0x87c>
 8005d38:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005d3c:	9e07      	ldr	r6, [sp, #28]
 8005d3e:	9d04      	ldr	r5, [sp, #16]
 8005d40:	9a04      	ldr	r2, [sp, #16]
 8005d42:	441a      	add	r2, r3
 8005d44:	9204      	str	r2, [sp, #16]
 8005d46:	9a05      	ldr	r2, [sp, #20]
 8005d48:	2101      	movs	r1, #1
 8005d4a:	441a      	add	r2, r3
 8005d4c:	4620      	mov	r0, r4
 8005d4e:	9205      	str	r2, [sp, #20]
 8005d50:	f000 ff44 	bl	8006bdc <__i2b>
 8005d54:	4607      	mov	r7, r0
 8005d56:	2d00      	cmp	r5, #0
 8005d58:	dd0c      	ble.n	8005d74 <_dtoa_r+0x754>
 8005d5a:	9b05      	ldr	r3, [sp, #20]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	dd09      	ble.n	8005d74 <_dtoa_r+0x754>
 8005d60:	42ab      	cmp	r3, r5
 8005d62:	9a04      	ldr	r2, [sp, #16]
 8005d64:	bfa8      	it	ge
 8005d66:	462b      	movge	r3, r5
 8005d68:	1ad2      	subs	r2, r2, r3
 8005d6a:	9204      	str	r2, [sp, #16]
 8005d6c:	9a05      	ldr	r2, [sp, #20]
 8005d6e:	1aed      	subs	r5, r5, r3
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	9305      	str	r3, [sp, #20]
 8005d74:	9b07      	ldr	r3, [sp, #28]
 8005d76:	b31b      	cbz	r3, 8005dc0 <_dtoa_r+0x7a0>
 8005d78:	9b08      	ldr	r3, [sp, #32]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	f000 80af 	beq.w	8005ede <_dtoa_r+0x8be>
 8005d80:	2e00      	cmp	r6, #0
 8005d82:	dd13      	ble.n	8005dac <_dtoa_r+0x78c>
 8005d84:	4639      	mov	r1, r7
 8005d86:	4632      	mov	r2, r6
 8005d88:	4620      	mov	r0, r4
 8005d8a:	f000 ffe7 	bl	8006d5c <__pow5mult>
 8005d8e:	ee18 2a10 	vmov	r2, s16
 8005d92:	4601      	mov	r1, r0
 8005d94:	4607      	mov	r7, r0
 8005d96:	4620      	mov	r0, r4
 8005d98:	f000 ff36 	bl	8006c08 <__multiply>
 8005d9c:	ee18 1a10 	vmov	r1, s16
 8005da0:	4680      	mov	r8, r0
 8005da2:	4620      	mov	r0, r4
 8005da4:	f000 fe18 	bl	80069d8 <_Bfree>
 8005da8:	ee08 8a10 	vmov	s16, r8
 8005dac:	9b07      	ldr	r3, [sp, #28]
 8005dae:	1b9a      	subs	r2, r3, r6
 8005db0:	d006      	beq.n	8005dc0 <_dtoa_r+0x7a0>
 8005db2:	ee18 1a10 	vmov	r1, s16
 8005db6:	4620      	mov	r0, r4
 8005db8:	f000 ffd0 	bl	8006d5c <__pow5mult>
 8005dbc:	ee08 0a10 	vmov	s16, r0
 8005dc0:	2101      	movs	r1, #1
 8005dc2:	4620      	mov	r0, r4
 8005dc4:	f000 ff0a 	bl	8006bdc <__i2b>
 8005dc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	4606      	mov	r6, r0
 8005dce:	f340 8088 	ble.w	8005ee2 <_dtoa_r+0x8c2>
 8005dd2:	461a      	mov	r2, r3
 8005dd4:	4601      	mov	r1, r0
 8005dd6:	4620      	mov	r0, r4
 8005dd8:	f000 ffc0 	bl	8006d5c <__pow5mult>
 8005ddc:	9b06      	ldr	r3, [sp, #24]
 8005dde:	2b01      	cmp	r3, #1
 8005de0:	4606      	mov	r6, r0
 8005de2:	f340 8081 	ble.w	8005ee8 <_dtoa_r+0x8c8>
 8005de6:	f04f 0800 	mov.w	r8, #0
 8005dea:	6933      	ldr	r3, [r6, #16]
 8005dec:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005df0:	6918      	ldr	r0, [r3, #16]
 8005df2:	f000 fea3 	bl	8006b3c <__hi0bits>
 8005df6:	f1c0 0020 	rsb	r0, r0, #32
 8005dfa:	9b05      	ldr	r3, [sp, #20]
 8005dfc:	4418      	add	r0, r3
 8005dfe:	f010 001f 	ands.w	r0, r0, #31
 8005e02:	f000 8092 	beq.w	8005f2a <_dtoa_r+0x90a>
 8005e06:	f1c0 0320 	rsb	r3, r0, #32
 8005e0a:	2b04      	cmp	r3, #4
 8005e0c:	f340 808a 	ble.w	8005f24 <_dtoa_r+0x904>
 8005e10:	f1c0 001c 	rsb	r0, r0, #28
 8005e14:	9b04      	ldr	r3, [sp, #16]
 8005e16:	4403      	add	r3, r0
 8005e18:	9304      	str	r3, [sp, #16]
 8005e1a:	9b05      	ldr	r3, [sp, #20]
 8005e1c:	4403      	add	r3, r0
 8005e1e:	4405      	add	r5, r0
 8005e20:	9305      	str	r3, [sp, #20]
 8005e22:	9b04      	ldr	r3, [sp, #16]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	dd07      	ble.n	8005e38 <_dtoa_r+0x818>
 8005e28:	ee18 1a10 	vmov	r1, s16
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	4620      	mov	r0, r4
 8005e30:	f000 ffee 	bl	8006e10 <__lshift>
 8005e34:	ee08 0a10 	vmov	s16, r0
 8005e38:	9b05      	ldr	r3, [sp, #20]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	dd05      	ble.n	8005e4a <_dtoa_r+0x82a>
 8005e3e:	4631      	mov	r1, r6
 8005e40:	461a      	mov	r2, r3
 8005e42:	4620      	mov	r0, r4
 8005e44:	f000 ffe4 	bl	8006e10 <__lshift>
 8005e48:	4606      	mov	r6, r0
 8005e4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d06e      	beq.n	8005f2e <_dtoa_r+0x90e>
 8005e50:	ee18 0a10 	vmov	r0, s16
 8005e54:	4631      	mov	r1, r6
 8005e56:	f001 f84b 	bl	8006ef0 <__mcmp>
 8005e5a:	2800      	cmp	r0, #0
 8005e5c:	da67      	bge.n	8005f2e <_dtoa_r+0x90e>
 8005e5e:	9b00      	ldr	r3, [sp, #0]
 8005e60:	3b01      	subs	r3, #1
 8005e62:	ee18 1a10 	vmov	r1, s16
 8005e66:	9300      	str	r3, [sp, #0]
 8005e68:	220a      	movs	r2, #10
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	4620      	mov	r0, r4
 8005e6e:	f000 fdd5 	bl	8006a1c <__multadd>
 8005e72:	9b08      	ldr	r3, [sp, #32]
 8005e74:	ee08 0a10 	vmov	s16, r0
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	f000 81b1 	beq.w	80061e0 <_dtoa_r+0xbc0>
 8005e7e:	2300      	movs	r3, #0
 8005e80:	4639      	mov	r1, r7
 8005e82:	220a      	movs	r2, #10
 8005e84:	4620      	mov	r0, r4
 8005e86:	f000 fdc9 	bl	8006a1c <__multadd>
 8005e8a:	9b02      	ldr	r3, [sp, #8]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	4607      	mov	r7, r0
 8005e90:	f300 808e 	bgt.w	8005fb0 <_dtoa_r+0x990>
 8005e94:	9b06      	ldr	r3, [sp, #24]
 8005e96:	2b02      	cmp	r3, #2
 8005e98:	dc51      	bgt.n	8005f3e <_dtoa_r+0x91e>
 8005e9a:	e089      	b.n	8005fb0 <_dtoa_r+0x990>
 8005e9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005e9e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005ea2:	e74b      	b.n	8005d3c <_dtoa_r+0x71c>
 8005ea4:	9b03      	ldr	r3, [sp, #12]
 8005ea6:	1e5e      	subs	r6, r3, #1
 8005ea8:	9b07      	ldr	r3, [sp, #28]
 8005eaa:	42b3      	cmp	r3, r6
 8005eac:	bfbf      	itttt	lt
 8005eae:	9b07      	ldrlt	r3, [sp, #28]
 8005eb0:	9607      	strlt	r6, [sp, #28]
 8005eb2:	1af2      	sublt	r2, r6, r3
 8005eb4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005eb6:	bfb6      	itet	lt
 8005eb8:	189b      	addlt	r3, r3, r2
 8005eba:	1b9e      	subge	r6, r3, r6
 8005ebc:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005ebe:	9b03      	ldr	r3, [sp, #12]
 8005ec0:	bfb8      	it	lt
 8005ec2:	2600      	movlt	r6, #0
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	bfb7      	itett	lt
 8005ec8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8005ecc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005ed0:	1a9d      	sublt	r5, r3, r2
 8005ed2:	2300      	movlt	r3, #0
 8005ed4:	e734      	b.n	8005d40 <_dtoa_r+0x720>
 8005ed6:	9e07      	ldr	r6, [sp, #28]
 8005ed8:	9d04      	ldr	r5, [sp, #16]
 8005eda:	9f08      	ldr	r7, [sp, #32]
 8005edc:	e73b      	b.n	8005d56 <_dtoa_r+0x736>
 8005ede:	9a07      	ldr	r2, [sp, #28]
 8005ee0:	e767      	b.n	8005db2 <_dtoa_r+0x792>
 8005ee2:	9b06      	ldr	r3, [sp, #24]
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	dc18      	bgt.n	8005f1a <_dtoa_r+0x8fa>
 8005ee8:	f1ba 0f00 	cmp.w	sl, #0
 8005eec:	d115      	bne.n	8005f1a <_dtoa_r+0x8fa>
 8005eee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005ef2:	b993      	cbnz	r3, 8005f1a <_dtoa_r+0x8fa>
 8005ef4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005ef8:	0d1b      	lsrs	r3, r3, #20
 8005efa:	051b      	lsls	r3, r3, #20
 8005efc:	b183      	cbz	r3, 8005f20 <_dtoa_r+0x900>
 8005efe:	9b04      	ldr	r3, [sp, #16]
 8005f00:	3301      	adds	r3, #1
 8005f02:	9304      	str	r3, [sp, #16]
 8005f04:	9b05      	ldr	r3, [sp, #20]
 8005f06:	3301      	adds	r3, #1
 8005f08:	9305      	str	r3, [sp, #20]
 8005f0a:	f04f 0801 	mov.w	r8, #1
 8005f0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	f47f af6a 	bne.w	8005dea <_dtoa_r+0x7ca>
 8005f16:	2001      	movs	r0, #1
 8005f18:	e76f      	b.n	8005dfa <_dtoa_r+0x7da>
 8005f1a:	f04f 0800 	mov.w	r8, #0
 8005f1e:	e7f6      	b.n	8005f0e <_dtoa_r+0x8ee>
 8005f20:	4698      	mov	r8, r3
 8005f22:	e7f4      	b.n	8005f0e <_dtoa_r+0x8ee>
 8005f24:	f43f af7d 	beq.w	8005e22 <_dtoa_r+0x802>
 8005f28:	4618      	mov	r0, r3
 8005f2a:	301c      	adds	r0, #28
 8005f2c:	e772      	b.n	8005e14 <_dtoa_r+0x7f4>
 8005f2e:	9b03      	ldr	r3, [sp, #12]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	dc37      	bgt.n	8005fa4 <_dtoa_r+0x984>
 8005f34:	9b06      	ldr	r3, [sp, #24]
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	dd34      	ble.n	8005fa4 <_dtoa_r+0x984>
 8005f3a:	9b03      	ldr	r3, [sp, #12]
 8005f3c:	9302      	str	r3, [sp, #8]
 8005f3e:	9b02      	ldr	r3, [sp, #8]
 8005f40:	b96b      	cbnz	r3, 8005f5e <_dtoa_r+0x93e>
 8005f42:	4631      	mov	r1, r6
 8005f44:	2205      	movs	r2, #5
 8005f46:	4620      	mov	r0, r4
 8005f48:	f000 fd68 	bl	8006a1c <__multadd>
 8005f4c:	4601      	mov	r1, r0
 8005f4e:	4606      	mov	r6, r0
 8005f50:	ee18 0a10 	vmov	r0, s16
 8005f54:	f000 ffcc 	bl	8006ef0 <__mcmp>
 8005f58:	2800      	cmp	r0, #0
 8005f5a:	f73f adbb 	bgt.w	8005ad4 <_dtoa_r+0x4b4>
 8005f5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f60:	9d01      	ldr	r5, [sp, #4]
 8005f62:	43db      	mvns	r3, r3
 8005f64:	9300      	str	r3, [sp, #0]
 8005f66:	f04f 0800 	mov.w	r8, #0
 8005f6a:	4631      	mov	r1, r6
 8005f6c:	4620      	mov	r0, r4
 8005f6e:	f000 fd33 	bl	80069d8 <_Bfree>
 8005f72:	2f00      	cmp	r7, #0
 8005f74:	f43f aea4 	beq.w	8005cc0 <_dtoa_r+0x6a0>
 8005f78:	f1b8 0f00 	cmp.w	r8, #0
 8005f7c:	d005      	beq.n	8005f8a <_dtoa_r+0x96a>
 8005f7e:	45b8      	cmp	r8, r7
 8005f80:	d003      	beq.n	8005f8a <_dtoa_r+0x96a>
 8005f82:	4641      	mov	r1, r8
 8005f84:	4620      	mov	r0, r4
 8005f86:	f000 fd27 	bl	80069d8 <_Bfree>
 8005f8a:	4639      	mov	r1, r7
 8005f8c:	4620      	mov	r0, r4
 8005f8e:	f000 fd23 	bl	80069d8 <_Bfree>
 8005f92:	e695      	b.n	8005cc0 <_dtoa_r+0x6a0>
 8005f94:	2600      	movs	r6, #0
 8005f96:	4637      	mov	r7, r6
 8005f98:	e7e1      	b.n	8005f5e <_dtoa_r+0x93e>
 8005f9a:	9700      	str	r7, [sp, #0]
 8005f9c:	4637      	mov	r7, r6
 8005f9e:	e599      	b.n	8005ad4 <_dtoa_r+0x4b4>
 8005fa0:	40240000 	.word	0x40240000
 8005fa4:	9b08      	ldr	r3, [sp, #32]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	f000 80ca 	beq.w	8006140 <_dtoa_r+0xb20>
 8005fac:	9b03      	ldr	r3, [sp, #12]
 8005fae:	9302      	str	r3, [sp, #8]
 8005fb0:	2d00      	cmp	r5, #0
 8005fb2:	dd05      	ble.n	8005fc0 <_dtoa_r+0x9a0>
 8005fb4:	4639      	mov	r1, r7
 8005fb6:	462a      	mov	r2, r5
 8005fb8:	4620      	mov	r0, r4
 8005fba:	f000 ff29 	bl	8006e10 <__lshift>
 8005fbe:	4607      	mov	r7, r0
 8005fc0:	f1b8 0f00 	cmp.w	r8, #0
 8005fc4:	d05b      	beq.n	800607e <_dtoa_r+0xa5e>
 8005fc6:	6879      	ldr	r1, [r7, #4]
 8005fc8:	4620      	mov	r0, r4
 8005fca:	f000 fcc5 	bl	8006958 <_Balloc>
 8005fce:	4605      	mov	r5, r0
 8005fd0:	b928      	cbnz	r0, 8005fde <_dtoa_r+0x9be>
 8005fd2:	4b87      	ldr	r3, [pc, #540]	; (80061f0 <_dtoa_r+0xbd0>)
 8005fd4:	4602      	mov	r2, r0
 8005fd6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005fda:	f7ff bb3b 	b.w	8005654 <_dtoa_r+0x34>
 8005fde:	693a      	ldr	r2, [r7, #16]
 8005fe0:	3202      	adds	r2, #2
 8005fe2:	0092      	lsls	r2, r2, #2
 8005fe4:	f107 010c 	add.w	r1, r7, #12
 8005fe8:	300c      	adds	r0, #12
 8005fea:	f000 fca7 	bl	800693c <memcpy>
 8005fee:	2201      	movs	r2, #1
 8005ff0:	4629      	mov	r1, r5
 8005ff2:	4620      	mov	r0, r4
 8005ff4:	f000 ff0c 	bl	8006e10 <__lshift>
 8005ff8:	9b01      	ldr	r3, [sp, #4]
 8005ffa:	f103 0901 	add.w	r9, r3, #1
 8005ffe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006002:	4413      	add	r3, r2
 8006004:	9305      	str	r3, [sp, #20]
 8006006:	f00a 0301 	and.w	r3, sl, #1
 800600a:	46b8      	mov	r8, r7
 800600c:	9304      	str	r3, [sp, #16]
 800600e:	4607      	mov	r7, r0
 8006010:	4631      	mov	r1, r6
 8006012:	ee18 0a10 	vmov	r0, s16
 8006016:	f7ff fa75 	bl	8005504 <quorem>
 800601a:	4641      	mov	r1, r8
 800601c:	9002      	str	r0, [sp, #8]
 800601e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006022:	ee18 0a10 	vmov	r0, s16
 8006026:	f000 ff63 	bl	8006ef0 <__mcmp>
 800602a:	463a      	mov	r2, r7
 800602c:	9003      	str	r0, [sp, #12]
 800602e:	4631      	mov	r1, r6
 8006030:	4620      	mov	r0, r4
 8006032:	f000 ff79 	bl	8006f28 <__mdiff>
 8006036:	68c2      	ldr	r2, [r0, #12]
 8006038:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800603c:	4605      	mov	r5, r0
 800603e:	bb02      	cbnz	r2, 8006082 <_dtoa_r+0xa62>
 8006040:	4601      	mov	r1, r0
 8006042:	ee18 0a10 	vmov	r0, s16
 8006046:	f000 ff53 	bl	8006ef0 <__mcmp>
 800604a:	4602      	mov	r2, r0
 800604c:	4629      	mov	r1, r5
 800604e:	4620      	mov	r0, r4
 8006050:	9207      	str	r2, [sp, #28]
 8006052:	f000 fcc1 	bl	80069d8 <_Bfree>
 8006056:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800605a:	ea43 0102 	orr.w	r1, r3, r2
 800605e:	9b04      	ldr	r3, [sp, #16]
 8006060:	430b      	orrs	r3, r1
 8006062:	464d      	mov	r5, r9
 8006064:	d10f      	bne.n	8006086 <_dtoa_r+0xa66>
 8006066:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800606a:	d02a      	beq.n	80060c2 <_dtoa_r+0xaa2>
 800606c:	9b03      	ldr	r3, [sp, #12]
 800606e:	2b00      	cmp	r3, #0
 8006070:	dd02      	ble.n	8006078 <_dtoa_r+0xa58>
 8006072:	9b02      	ldr	r3, [sp, #8]
 8006074:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006078:	f88b a000 	strb.w	sl, [fp]
 800607c:	e775      	b.n	8005f6a <_dtoa_r+0x94a>
 800607e:	4638      	mov	r0, r7
 8006080:	e7ba      	b.n	8005ff8 <_dtoa_r+0x9d8>
 8006082:	2201      	movs	r2, #1
 8006084:	e7e2      	b.n	800604c <_dtoa_r+0xa2c>
 8006086:	9b03      	ldr	r3, [sp, #12]
 8006088:	2b00      	cmp	r3, #0
 800608a:	db04      	blt.n	8006096 <_dtoa_r+0xa76>
 800608c:	9906      	ldr	r1, [sp, #24]
 800608e:	430b      	orrs	r3, r1
 8006090:	9904      	ldr	r1, [sp, #16]
 8006092:	430b      	orrs	r3, r1
 8006094:	d122      	bne.n	80060dc <_dtoa_r+0xabc>
 8006096:	2a00      	cmp	r2, #0
 8006098:	ddee      	ble.n	8006078 <_dtoa_r+0xa58>
 800609a:	ee18 1a10 	vmov	r1, s16
 800609e:	2201      	movs	r2, #1
 80060a0:	4620      	mov	r0, r4
 80060a2:	f000 feb5 	bl	8006e10 <__lshift>
 80060a6:	4631      	mov	r1, r6
 80060a8:	ee08 0a10 	vmov	s16, r0
 80060ac:	f000 ff20 	bl	8006ef0 <__mcmp>
 80060b0:	2800      	cmp	r0, #0
 80060b2:	dc03      	bgt.n	80060bc <_dtoa_r+0xa9c>
 80060b4:	d1e0      	bne.n	8006078 <_dtoa_r+0xa58>
 80060b6:	f01a 0f01 	tst.w	sl, #1
 80060ba:	d0dd      	beq.n	8006078 <_dtoa_r+0xa58>
 80060bc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80060c0:	d1d7      	bne.n	8006072 <_dtoa_r+0xa52>
 80060c2:	2339      	movs	r3, #57	; 0x39
 80060c4:	f88b 3000 	strb.w	r3, [fp]
 80060c8:	462b      	mov	r3, r5
 80060ca:	461d      	mov	r5, r3
 80060cc:	3b01      	subs	r3, #1
 80060ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80060d2:	2a39      	cmp	r2, #57	; 0x39
 80060d4:	d071      	beq.n	80061ba <_dtoa_r+0xb9a>
 80060d6:	3201      	adds	r2, #1
 80060d8:	701a      	strb	r2, [r3, #0]
 80060da:	e746      	b.n	8005f6a <_dtoa_r+0x94a>
 80060dc:	2a00      	cmp	r2, #0
 80060de:	dd07      	ble.n	80060f0 <_dtoa_r+0xad0>
 80060e0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80060e4:	d0ed      	beq.n	80060c2 <_dtoa_r+0xaa2>
 80060e6:	f10a 0301 	add.w	r3, sl, #1
 80060ea:	f88b 3000 	strb.w	r3, [fp]
 80060ee:	e73c      	b.n	8005f6a <_dtoa_r+0x94a>
 80060f0:	9b05      	ldr	r3, [sp, #20]
 80060f2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80060f6:	4599      	cmp	r9, r3
 80060f8:	d047      	beq.n	800618a <_dtoa_r+0xb6a>
 80060fa:	ee18 1a10 	vmov	r1, s16
 80060fe:	2300      	movs	r3, #0
 8006100:	220a      	movs	r2, #10
 8006102:	4620      	mov	r0, r4
 8006104:	f000 fc8a 	bl	8006a1c <__multadd>
 8006108:	45b8      	cmp	r8, r7
 800610a:	ee08 0a10 	vmov	s16, r0
 800610e:	f04f 0300 	mov.w	r3, #0
 8006112:	f04f 020a 	mov.w	r2, #10
 8006116:	4641      	mov	r1, r8
 8006118:	4620      	mov	r0, r4
 800611a:	d106      	bne.n	800612a <_dtoa_r+0xb0a>
 800611c:	f000 fc7e 	bl	8006a1c <__multadd>
 8006120:	4680      	mov	r8, r0
 8006122:	4607      	mov	r7, r0
 8006124:	f109 0901 	add.w	r9, r9, #1
 8006128:	e772      	b.n	8006010 <_dtoa_r+0x9f0>
 800612a:	f000 fc77 	bl	8006a1c <__multadd>
 800612e:	4639      	mov	r1, r7
 8006130:	4680      	mov	r8, r0
 8006132:	2300      	movs	r3, #0
 8006134:	220a      	movs	r2, #10
 8006136:	4620      	mov	r0, r4
 8006138:	f000 fc70 	bl	8006a1c <__multadd>
 800613c:	4607      	mov	r7, r0
 800613e:	e7f1      	b.n	8006124 <_dtoa_r+0xb04>
 8006140:	9b03      	ldr	r3, [sp, #12]
 8006142:	9302      	str	r3, [sp, #8]
 8006144:	9d01      	ldr	r5, [sp, #4]
 8006146:	ee18 0a10 	vmov	r0, s16
 800614a:	4631      	mov	r1, r6
 800614c:	f7ff f9da 	bl	8005504 <quorem>
 8006150:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006154:	9b01      	ldr	r3, [sp, #4]
 8006156:	f805 ab01 	strb.w	sl, [r5], #1
 800615a:	1aea      	subs	r2, r5, r3
 800615c:	9b02      	ldr	r3, [sp, #8]
 800615e:	4293      	cmp	r3, r2
 8006160:	dd09      	ble.n	8006176 <_dtoa_r+0xb56>
 8006162:	ee18 1a10 	vmov	r1, s16
 8006166:	2300      	movs	r3, #0
 8006168:	220a      	movs	r2, #10
 800616a:	4620      	mov	r0, r4
 800616c:	f000 fc56 	bl	8006a1c <__multadd>
 8006170:	ee08 0a10 	vmov	s16, r0
 8006174:	e7e7      	b.n	8006146 <_dtoa_r+0xb26>
 8006176:	9b02      	ldr	r3, [sp, #8]
 8006178:	2b00      	cmp	r3, #0
 800617a:	bfc8      	it	gt
 800617c:	461d      	movgt	r5, r3
 800617e:	9b01      	ldr	r3, [sp, #4]
 8006180:	bfd8      	it	le
 8006182:	2501      	movle	r5, #1
 8006184:	441d      	add	r5, r3
 8006186:	f04f 0800 	mov.w	r8, #0
 800618a:	ee18 1a10 	vmov	r1, s16
 800618e:	2201      	movs	r2, #1
 8006190:	4620      	mov	r0, r4
 8006192:	f000 fe3d 	bl	8006e10 <__lshift>
 8006196:	4631      	mov	r1, r6
 8006198:	ee08 0a10 	vmov	s16, r0
 800619c:	f000 fea8 	bl	8006ef0 <__mcmp>
 80061a0:	2800      	cmp	r0, #0
 80061a2:	dc91      	bgt.n	80060c8 <_dtoa_r+0xaa8>
 80061a4:	d102      	bne.n	80061ac <_dtoa_r+0xb8c>
 80061a6:	f01a 0f01 	tst.w	sl, #1
 80061aa:	d18d      	bne.n	80060c8 <_dtoa_r+0xaa8>
 80061ac:	462b      	mov	r3, r5
 80061ae:	461d      	mov	r5, r3
 80061b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061b4:	2a30      	cmp	r2, #48	; 0x30
 80061b6:	d0fa      	beq.n	80061ae <_dtoa_r+0xb8e>
 80061b8:	e6d7      	b.n	8005f6a <_dtoa_r+0x94a>
 80061ba:	9a01      	ldr	r2, [sp, #4]
 80061bc:	429a      	cmp	r2, r3
 80061be:	d184      	bne.n	80060ca <_dtoa_r+0xaaa>
 80061c0:	9b00      	ldr	r3, [sp, #0]
 80061c2:	3301      	adds	r3, #1
 80061c4:	9300      	str	r3, [sp, #0]
 80061c6:	2331      	movs	r3, #49	; 0x31
 80061c8:	7013      	strb	r3, [r2, #0]
 80061ca:	e6ce      	b.n	8005f6a <_dtoa_r+0x94a>
 80061cc:	4b09      	ldr	r3, [pc, #36]	; (80061f4 <_dtoa_r+0xbd4>)
 80061ce:	f7ff ba95 	b.w	80056fc <_dtoa_r+0xdc>
 80061d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	f47f aa6e 	bne.w	80056b6 <_dtoa_r+0x96>
 80061da:	4b07      	ldr	r3, [pc, #28]	; (80061f8 <_dtoa_r+0xbd8>)
 80061dc:	f7ff ba8e 	b.w	80056fc <_dtoa_r+0xdc>
 80061e0:	9b02      	ldr	r3, [sp, #8]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	dcae      	bgt.n	8006144 <_dtoa_r+0xb24>
 80061e6:	9b06      	ldr	r3, [sp, #24]
 80061e8:	2b02      	cmp	r3, #2
 80061ea:	f73f aea8 	bgt.w	8005f3e <_dtoa_r+0x91e>
 80061ee:	e7a9      	b.n	8006144 <_dtoa_r+0xb24>
 80061f0:	08008db8 	.word	0x08008db8
 80061f4:	08008fb1 	.word	0x08008fb1
 80061f8:	08008d39 	.word	0x08008d39

080061fc <rshift>:
 80061fc:	6903      	ldr	r3, [r0, #16]
 80061fe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006202:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006206:	ea4f 1261 	mov.w	r2, r1, asr #5
 800620a:	f100 0414 	add.w	r4, r0, #20
 800620e:	dd45      	ble.n	800629c <rshift+0xa0>
 8006210:	f011 011f 	ands.w	r1, r1, #31
 8006214:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006218:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800621c:	d10c      	bne.n	8006238 <rshift+0x3c>
 800621e:	f100 0710 	add.w	r7, r0, #16
 8006222:	4629      	mov	r1, r5
 8006224:	42b1      	cmp	r1, r6
 8006226:	d334      	bcc.n	8006292 <rshift+0x96>
 8006228:	1a9b      	subs	r3, r3, r2
 800622a:	009b      	lsls	r3, r3, #2
 800622c:	1eea      	subs	r2, r5, #3
 800622e:	4296      	cmp	r6, r2
 8006230:	bf38      	it	cc
 8006232:	2300      	movcc	r3, #0
 8006234:	4423      	add	r3, r4
 8006236:	e015      	b.n	8006264 <rshift+0x68>
 8006238:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800623c:	f1c1 0820 	rsb	r8, r1, #32
 8006240:	40cf      	lsrs	r7, r1
 8006242:	f105 0e04 	add.w	lr, r5, #4
 8006246:	46a1      	mov	r9, r4
 8006248:	4576      	cmp	r6, lr
 800624a:	46f4      	mov	ip, lr
 800624c:	d815      	bhi.n	800627a <rshift+0x7e>
 800624e:	1a9a      	subs	r2, r3, r2
 8006250:	0092      	lsls	r2, r2, #2
 8006252:	3a04      	subs	r2, #4
 8006254:	3501      	adds	r5, #1
 8006256:	42ae      	cmp	r6, r5
 8006258:	bf38      	it	cc
 800625a:	2200      	movcc	r2, #0
 800625c:	18a3      	adds	r3, r4, r2
 800625e:	50a7      	str	r7, [r4, r2]
 8006260:	b107      	cbz	r7, 8006264 <rshift+0x68>
 8006262:	3304      	adds	r3, #4
 8006264:	1b1a      	subs	r2, r3, r4
 8006266:	42a3      	cmp	r3, r4
 8006268:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800626c:	bf08      	it	eq
 800626e:	2300      	moveq	r3, #0
 8006270:	6102      	str	r2, [r0, #16]
 8006272:	bf08      	it	eq
 8006274:	6143      	streq	r3, [r0, #20]
 8006276:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800627a:	f8dc c000 	ldr.w	ip, [ip]
 800627e:	fa0c fc08 	lsl.w	ip, ip, r8
 8006282:	ea4c 0707 	orr.w	r7, ip, r7
 8006286:	f849 7b04 	str.w	r7, [r9], #4
 800628a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800628e:	40cf      	lsrs	r7, r1
 8006290:	e7da      	b.n	8006248 <rshift+0x4c>
 8006292:	f851 cb04 	ldr.w	ip, [r1], #4
 8006296:	f847 cf04 	str.w	ip, [r7, #4]!
 800629a:	e7c3      	b.n	8006224 <rshift+0x28>
 800629c:	4623      	mov	r3, r4
 800629e:	e7e1      	b.n	8006264 <rshift+0x68>

080062a0 <__hexdig_fun>:
 80062a0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80062a4:	2b09      	cmp	r3, #9
 80062a6:	d802      	bhi.n	80062ae <__hexdig_fun+0xe>
 80062a8:	3820      	subs	r0, #32
 80062aa:	b2c0      	uxtb	r0, r0
 80062ac:	4770      	bx	lr
 80062ae:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80062b2:	2b05      	cmp	r3, #5
 80062b4:	d801      	bhi.n	80062ba <__hexdig_fun+0x1a>
 80062b6:	3847      	subs	r0, #71	; 0x47
 80062b8:	e7f7      	b.n	80062aa <__hexdig_fun+0xa>
 80062ba:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80062be:	2b05      	cmp	r3, #5
 80062c0:	d801      	bhi.n	80062c6 <__hexdig_fun+0x26>
 80062c2:	3827      	subs	r0, #39	; 0x27
 80062c4:	e7f1      	b.n	80062aa <__hexdig_fun+0xa>
 80062c6:	2000      	movs	r0, #0
 80062c8:	4770      	bx	lr
	...

080062cc <__gethex>:
 80062cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062d0:	ed2d 8b02 	vpush	{d8}
 80062d4:	b089      	sub	sp, #36	; 0x24
 80062d6:	ee08 0a10 	vmov	s16, r0
 80062da:	9304      	str	r3, [sp, #16]
 80062dc:	4bb4      	ldr	r3, [pc, #720]	; (80065b0 <__gethex+0x2e4>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	9301      	str	r3, [sp, #4]
 80062e2:	4618      	mov	r0, r3
 80062e4:	468b      	mov	fp, r1
 80062e6:	4690      	mov	r8, r2
 80062e8:	f7f9 ff84 	bl	80001f4 <strlen>
 80062ec:	9b01      	ldr	r3, [sp, #4]
 80062ee:	f8db 2000 	ldr.w	r2, [fp]
 80062f2:	4403      	add	r3, r0
 80062f4:	4682      	mov	sl, r0
 80062f6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80062fa:	9305      	str	r3, [sp, #20]
 80062fc:	1c93      	adds	r3, r2, #2
 80062fe:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006302:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006306:	32fe      	adds	r2, #254	; 0xfe
 8006308:	18d1      	adds	r1, r2, r3
 800630a:	461f      	mov	r7, r3
 800630c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006310:	9100      	str	r1, [sp, #0]
 8006312:	2830      	cmp	r0, #48	; 0x30
 8006314:	d0f8      	beq.n	8006308 <__gethex+0x3c>
 8006316:	f7ff ffc3 	bl	80062a0 <__hexdig_fun>
 800631a:	4604      	mov	r4, r0
 800631c:	2800      	cmp	r0, #0
 800631e:	d13a      	bne.n	8006396 <__gethex+0xca>
 8006320:	9901      	ldr	r1, [sp, #4]
 8006322:	4652      	mov	r2, sl
 8006324:	4638      	mov	r0, r7
 8006326:	f001 fdb3 	bl	8007e90 <strncmp>
 800632a:	4605      	mov	r5, r0
 800632c:	2800      	cmp	r0, #0
 800632e:	d168      	bne.n	8006402 <__gethex+0x136>
 8006330:	f817 000a 	ldrb.w	r0, [r7, sl]
 8006334:	eb07 060a 	add.w	r6, r7, sl
 8006338:	f7ff ffb2 	bl	80062a0 <__hexdig_fun>
 800633c:	2800      	cmp	r0, #0
 800633e:	d062      	beq.n	8006406 <__gethex+0x13a>
 8006340:	4633      	mov	r3, r6
 8006342:	7818      	ldrb	r0, [r3, #0]
 8006344:	2830      	cmp	r0, #48	; 0x30
 8006346:	461f      	mov	r7, r3
 8006348:	f103 0301 	add.w	r3, r3, #1
 800634c:	d0f9      	beq.n	8006342 <__gethex+0x76>
 800634e:	f7ff ffa7 	bl	80062a0 <__hexdig_fun>
 8006352:	2301      	movs	r3, #1
 8006354:	fab0 f480 	clz	r4, r0
 8006358:	0964      	lsrs	r4, r4, #5
 800635a:	4635      	mov	r5, r6
 800635c:	9300      	str	r3, [sp, #0]
 800635e:	463a      	mov	r2, r7
 8006360:	4616      	mov	r6, r2
 8006362:	3201      	adds	r2, #1
 8006364:	7830      	ldrb	r0, [r6, #0]
 8006366:	f7ff ff9b 	bl	80062a0 <__hexdig_fun>
 800636a:	2800      	cmp	r0, #0
 800636c:	d1f8      	bne.n	8006360 <__gethex+0x94>
 800636e:	9901      	ldr	r1, [sp, #4]
 8006370:	4652      	mov	r2, sl
 8006372:	4630      	mov	r0, r6
 8006374:	f001 fd8c 	bl	8007e90 <strncmp>
 8006378:	b980      	cbnz	r0, 800639c <__gethex+0xd0>
 800637a:	b94d      	cbnz	r5, 8006390 <__gethex+0xc4>
 800637c:	eb06 050a 	add.w	r5, r6, sl
 8006380:	462a      	mov	r2, r5
 8006382:	4616      	mov	r6, r2
 8006384:	3201      	adds	r2, #1
 8006386:	7830      	ldrb	r0, [r6, #0]
 8006388:	f7ff ff8a 	bl	80062a0 <__hexdig_fun>
 800638c:	2800      	cmp	r0, #0
 800638e:	d1f8      	bne.n	8006382 <__gethex+0xb6>
 8006390:	1bad      	subs	r5, r5, r6
 8006392:	00ad      	lsls	r5, r5, #2
 8006394:	e004      	b.n	80063a0 <__gethex+0xd4>
 8006396:	2400      	movs	r4, #0
 8006398:	4625      	mov	r5, r4
 800639a:	e7e0      	b.n	800635e <__gethex+0x92>
 800639c:	2d00      	cmp	r5, #0
 800639e:	d1f7      	bne.n	8006390 <__gethex+0xc4>
 80063a0:	7833      	ldrb	r3, [r6, #0]
 80063a2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80063a6:	2b50      	cmp	r3, #80	; 0x50
 80063a8:	d13b      	bne.n	8006422 <__gethex+0x156>
 80063aa:	7873      	ldrb	r3, [r6, #1]
 80063ac:	2b2b      	cmp	r3, #43	; 0x2b
 80063ae:	d02c      	beq.n	800640a <__gethex+0x13e>
 80063b0:	2b2d      	cmp	r3, #45	; 0x2d
 80063b2:	d02e      	beq.n	8006412 <__gethex+0x146>
 80063b4:	1c71      	adds	r1, r6, #1
 80063b6:	f04f 0900 	mov.w	r9, #0
 80063ba:	7808      	ldrb	r0, [r1, #0]
 80063bc:	f7ff ff70 	bl	80062a0 <__hexdig_fun>
 80063c0:	1e43      	subs	r3, r0, #1
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	2b18      	cmp	r3, #24
 80063c6:	d82c      	bhi.n	8006422 <__gethex+0x156>
 80063c8:	f1a0 0210 	sub.w	r2, r0, #16
 80063cc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80063d0:	f7ff ff66 	bl	80062a0 <__hexdig_fun>
 80063d4:	1e43      	subs	r3, r0, #1
 80063d6:	b2db      	uxtb	r3, r3
 80063d8:	2b18      	cmp	r3, #24
 80063da:	d91d      	bls.n	8006418 <__gethex+0x14c>
 80063dc:	f1b9 0f00 	cmp.w	r9, #0
 80063e0:	d000      	beq.n	80063e4 <__gethex+0x118>
 80063e2:	4252      	negs	r2, r2
 80063e4:	4415      	add	r5, r2
 80063e6:	f8cb 1000 	str.w	r1, [fp]
 80063ea:	b1e4      	cbz	r4, 8006426 <__gethex+0x15a>
 80063ec:	9b00      	ldr	r3, [sp, #0]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	bf14      	ite	ne
 80063f2:	2700      	movne	r7, #0
 80063f4:	2706      	moveq	r7, #6
 80063f6:	4638      	mov	r0, r7
 80063f8:	b009      	add	sp, #36	; 0x24
 80063fa:	ecbd 8b02 	vpop	{d8}
 80063fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006402:	463e      	mov	r6, r7
 8006404:	4625      	mov	r5, r4
 8006406:	2401      	movs	r4, #1
 8006408:	e7ca      	b.n	80063a0 <__gethex+0xd4>
 800640a:	f04f 0900 	mov.w	r9, #0
 800640e:	1cb1      	adds	r1, r6, #2
 8006410:	e7d3      	b.n	80063ba <__gethex+0xee>
 8006412:	f04f 0901 	mov.w	r9, #1
 8006416:	e7fa      	b.n	800640e <__gethex+0x142>
 8006418:	230a      	movs	r3, #10
 800641a:	fb03 0202 	mla	r2, r3, r2, r0
 800641e:	3a10      	subs	r2, #16
 8006420:	e7d4      	b.n	80063cc <__gethex+0x100>
 8006422:	4631      	mov	r1, r6
 8006424:	e7df      	b.n	80063e6 <__gethex+0x11a>
 8006426:	1bf3      	subs	r3, r6, r7
 8006428:	3b01      	subs	r3, #1
 800642a:	4621      	mov	r1, r4
 800642c:	2b07      	cmp	r3, #7
 800642e:	dc0b      	bgt.n	8006448 <__gethex+0x17c>
 8006430:	ee18 0a10 	vmov	r0, s16
 8006434:	f000 fa90 	bl	8006958 <_Balloc>
 8006438:	4604      	mov	r4, r0
 800643a:	b940      	cbnz	r0, 800644e <__gethex+0x182>
 800643c:	4b5d      	ldr	r3, [pc, #372]	; (80065b4 <__gethex+0x2e8>)
 800643e:	4602      	mov	r2, r0
 8006440:	21de      	movs	r1, #222	; 0xde
 8006442:	485d      	ldr	r0, [pc, #372]	; (80065b8 <__gethex+0x2ec>)
 8006444:	f001 fdf4 	bl	8008030 <__assert_func>
 8006448:	3101      	adds	r1, #1
 800644a:	105b      	asrs	r3, r3, #1
 800644c:	e7ee      	b.n	800642c <__gethex+0x160>
 800644e:	f100 0914 	add.w	r9, r0, #20
 8006452:	f04f 0b00 	mov.w	fp, #0
 8006456:	f1ca 0301 	rsb	r3, sl, #1
 800645a:	f8cd 9008 	str.w	r9, [sp, #8]
 800645e:	f8cd b000 	str.w	fp, [sp]
 8006462:	9306      	str	r3, [sp, #24]
 8006464:	42b7      	cmp	r7, r6
 8006466:	d340      	bcc.n	80064ea <__gethex+0x21e>
 8006468:	9802      	ldr	r0, [sp, #8]
 800646a:	9b00      	ldr	r3, [sp, #0]
 800646c:	f840 3b04 	str.w	r3, [r0], #4
 8006470:	eba0 0009 	sub.w	r0, r0, r9
 8006474:	1080      	asrs	r0, r0, #2
 8006476:	0146      	lsls	r6, r0, #5
 8006478:	6120      	str	r0, [r4, #16]
 800647a:	4618      	mov	r0, r3
 800647c:	f000 fb5e 	bl	8006b3c <__hi0bits>
 8006480:	1a30      	subs	r0, r6, r0
 8006482:	f8d8 6000 	ldr.w	r6, [r8]
 8006486:	42b0      	cmp	r0, r6
 8006488:	dd63      	ble.n	8006552 <__gethex+0x286>
 800648a:	1b87      	subs	r7, r0, r6
 800648c:	4639      	mov	r1, r7
 800648e:	4620      	mov	r0, r4
 8006490:	f000 ff02 	bl	8007298 <__any_on>
 8006494:	4682      	mov	sl, r0
 8006496:	b1a8      	cbz	r0, 80064c4 <__gethex+0x1f8>
 8006498:	1e7b      	subs	r3, r7, #1
 800649a:	1159      	asrs	r1, r3, #5
 800649c:	f003 021f 	and.w	r2, r3, #31
 80064a0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80064a4:	f04f 0a01 	mov.w	sl, #1
 80064a8:	fa0a f202 	lsl.w	r2, sl, r2
 80064ac:	420a      	tst	r2, r1
 80064ae:	d009      	beq.n	80064c4 <__gethex+0x1f8>
 80064b0:	4553      	cmp	r3, sl
 80064b2:	dd05      	ble.n	80064c0 <__gethex+0x1f4>
 80064b4:	1eb9      	subs	r1, r7, #2
 80064b6:	4620      	mov	r0, r4
 80064b8:	f000 feee 	bl	8007298 <__any_on>
 80064bc:	2800      	cmp	r0, #0
 80064be:	d145      	bne.n	800654c <__gethex+0x280>
 80064c0:	f04f 0a02 	mov.w	sl, #2
 80064c4:	4639      	mov	r1, r7
 80064c6:	4620      	mov	r0, r4
 80064c8:	f7ff fe98 	bl	80061fc <rshift>
 80064cc:	443d      	add	r5, r7
 80064ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80064d2:	42ab      	cmp	r3, r5
 80064d4:	da4c      	bge.n	8006570 <__gethex+0x2a4>
 80064d6:	ee18 0a10 	vmov	r0, s16
 80064da:	4621      	mov	r1, r4
 80064dc:	f000 fa7c 	bl	80069d8 <_Bfree>
 80064e0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80064e2:	2300      	movs	r3, #0
 80064e4:	6013      	str	r3, [r2, #0]
 80064e6:	27a3      	movs	r7, #163	; 0xa3
 80064e8:	e785      	b.n	80063f6 <__gethex+0x12a>
 80064ea:	1e73      	subs	r3, r6, #1
 80064ec:	9a05      	ldr	r2, [sp, #20]
 80064ee:	9303      	str	r3, [sp, #12]
 80064f0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d019      	beq.n	800652c <__gethex+0x260>
 80064f8:	f1bb 0f20 	cmp.w	fp, #32
 80064fc:	d107      	bne.n	800650e <__gethex+0x242>
 80064fe:	9b02      	ldr	r3, [sp, #8]
 8006500:	9a00      	ldr	r2, [sp, #0]
 8006502:	f843 2b04 	str.w	r2, [r3], #4
 8006506:	9302      	str	r3, [sp, #8]
 8006508:	2300      	movs	r3, #0
 800650a:	9300      	str	r3, [sp, #0]
 800650c:	469b      	mov	fp, r3
 800650e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006512:	f7ff fec5 	bl	80062a0 <__hexdig_fun>
 8006516:	9b00      	ldr	r3, [sp, #0]
 8006518:	f000 000f 	and.w	r0, r0, #15
 800651c:	fa00 f00b 	lsl.w	r0, r0, fp
 8006520:	4303      	orrs	r3, r0
 8006522:	9300      	str	r3, [sp, #0]
 8006524:	f10b 0b04 	add.w	fp, fp, #4
 8006528:	9b03      	ldr	r3, [sp, #12]
 800652a:	e00d      	b.n	8006548 <__gethex+0x27c>
 800652c:	9b03      	ldr	r3, [sp, #12]
 800652e:	9a06      	ldr	r2, [sp, #24]
 8006530:	4413      	add	r3, r2
 8006532:	42bb      	cmp	r3, r7
 8006534:	d3e0      	bcc.n	80064f8 <__gethex+0x22c>
 8006536:	4618      	mov	r0, r3
 8006538:	9901      	ldr	r1, [sp, #4]
 800653a:	9307      	str	r3, [sp, #28]
 800653c:	4652      	mov	r2, sl
 800653e:	f001 fca7 	bl	8007e90 <strncmp>
 8006542:	9b07      	ldr	r3, [sp, #28]
 8006544:	2800      	cmp	r0, #0
 8006546:	d1d7      	bne.n	80064f8 <__gethex+0x22c>
 8006548:	461e      	mov	r6, r3
 800654a:	e78b      	b.n	8006464 <__gethex+0x198>
 800654c:	f04f 0a03 	mov.w	sl, #3
 8006550:	e7b8      	b.n	80064c4 <__gethex+0x1f8>
 8006552:	da0a      	bge.n	800656a <__gethex+0x29e>
 8006554:	1a37      	subs	r7, r6, r0
 8006556:	4621      	mov	r1, r4
 8006558:	ee18 0a10 	vmov	r0, s16
 800655c:	463a      	mov	r2, r7
 800655e:	f000 fc57 	bl	8006e10 <__lshift>
 8006562:	1bed      	subs	r5, r5, r7
 8006564:	4604      	mov	r4, r0
 8006566:	f100 0914 	add.w	r9, r0, #20
 800656a:	f04f 0a00 	mov.w	sl, #0
 800656e:	e7ae      	b.n	80064ce <__gethex+0x202>
 8006570:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006574:	42a8      	cmp	r0, r5
 8006576:	dd72      	ble.n	800665e <__gethex+0x392>
 8006578:	1b45      	subs	r5, r0, r5
 800657a:	42ae      	cmp	r6, r5
 800657c:	dc36      	bgt.n	80065ec <__gethex+0x320>
 800657e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006582:	2b02      	cmp	r3, #2
 8006584:	d02a      	beq.n	80065dc <__gethex+0x310>
 8006586:	2b03      	cmp	r3, #3
 8006588:	d02c      	beq.n	80065e4 <__gethex+0x318>
 800658a:	2b01      	cmp	r3, #1
 800658c:	d11c      	bne.n	80065c8 <__gethex+0x2fc>
 800658e:	42ae      	cmp	r6, r5
 8006590:	d11a      	bne.n	80065c8 <__gethex+0x2fc>
 8006592:	2e01      	cmp	r6, #1
 8006594:	d112      	bne.n	80065bc <__gethex+0x2f0>
 8006596:	9a04      	ldr	r2, [sp, #16]
 8006598:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800659c:	6013      	str	r3, [r2, #0]
 800659e:	2301      	movs	r3, #1
 80065a0:	6123      	str	r3, [r4, #16]
 80065a2:	f8c9 3000 	str.w	r3, [r9]
 80065a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80065a8:	2762      	movs	r7, #98	; 0x62
 80065aa:	601c      	str	r4, [r3, #0]
 80065ac:	e723      	b.n	80063f6 <__gethex+0x12a>
 80065ae:	bf00      	nop
 80065b0:	08008e30 	.word	0x08008e30
 80065b4:	08008db8 	.word	0x08008db8
 80065b8:	08008dc9 	.word	0x08008dc9
 80065bc:	1e71      	subs	r1, r6, #1
 80065be:	4620      	mov	r0, r4
 80065c0:	f000 fe6a 	bl	8007298 <__any_on>
 80065c4:	2800      	cmp	r0, #0
 80065c6:	d1e6      	bne.n	8006596 <__gethex+0x2ca>
 80065c8:	ee18 0a10 	vmov	r0, s16
 80065cc:	4621      	mov	r1, r4
 80065ce:	f000 fa03 	bl	80069d8 <_Bfree>
 80065d2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80065d4:	2300      	movs	r3, #0
 80065d6:	6013      	str	r3, [r2, #0]
 80065d8:	2750      	movs	r7, #80	; 0x50
 80065da:	e70c      	b.n	80063f6 <__gethex+0x12a>
 80065dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d1f2      	bne.n	80065c8 <__gethex+0x2fc>
 80065e2:	e7d8      	b.n	8006596 <__gethex+0x2ca>
 80065e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d1d5      	bne.n	8006596 <__gethex+0x2ca>
 80065ea:	e7ed      	b.n	80065c8 <__gethex+0x2fc>
 80065ec:	1e6f      	subs	r7, r5, #1
 80065ee:	f1ba 0f00 	cmp.w	sl, #0
 80065f2:	d131      	bne.n	8006658 <__gethex+0x38c>
 80065f4:	b127      	cbz	r7, 8006600 <__gethex+0x334>
 80065f6:	4639      	mov	r1, r7
 80065f8:	4620      	mov	r0, r4
 80065fa:	f000 fe4d 	bl	8007298 <__any_on>
 80065fe:	4682      	mov	sl, r0
 8006600:	117b      	asrs	r3, r7, #5
 8006602:	2101      	movs	r1, #1
 8006604:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8006608:	f007 071f 	and.w	r7, r7, #31
 800660c:	fa01 f707 	lsl.w	r7, r1, r7
 8006610:	421f      	tst	r7, r3
 8006612:	4629      	mov	r1, r5
 8006614:	4620      	mov	r0, r4
 8006616:	bf18      	it	ne
 8006618:	f04a 0a02 	orrne.w	sl, sl, #2
 800661c:	1b76      	subs	r6, r6, r5
 800661e:	f7ff fded 	bl	80061fc <rshift>
 8006622:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006626:	2702      	movs	r7, #2
 8006628:	f1ba 0f00 	cmp.w	sl, #0
 800662c:	d048      	beq.n	80066c0 <__gethex+0x3f4>
 800662e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006632:	2b02      	cmp	r3, #2
 8006634:	d015      	beq.n	8006662 <__gethex+0x396>
 8006636:	2b03      	cmp	r3, #3
 8006638:	d017      	beq.n	800666a <__gethex+0x39e>
 800663a:	2b01      	cmp	r3, #1
 800663c:	d109      	bne.n	8006652 <__gethex+0x386>
 800663e:	f01a 0f02 	tst.w	sl, #2
 8006642:	d006      	beq.n	8006652 <__gethex+0x386>
 8006644:	f8d9 0000 	ldr.w	r0, [r9]
 8006648:	ea4a 0a00 	orr.w	sl, sl, r0
 800664c:	f01a 0f01 	tst.w	sl, #1
 8006650:	d10e      	bne.n	8006670 <__gethex+0x3a4>
 8006652:	f047 0710 	orr.w	r7, r7, #16
 8006656:	e033      	b.n	80066c0 <__gethex+0x3f4>
 8006658:	f04f 0a01 	mov.w	sl, #1
 800665c:	e7d0      	b.n	8006600 <__gethex+0x334>
 800665e:	2701      	movs	r7, #1
 8006660:	e7e2      	b.n	8006628 <__gethex+0x35c>
 8006662:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006664:	f1c3 0301 	rsb	r3, r3, #1
 8006668:	9315      	str	r3, [sp, #84]	; 0x54
 800666a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800666c:	2b00      	cmp	r3, #0
 800666e:	d0f0      	beq.n	8006652 <__gethex+0x386>
 8006670:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006674:	f104 0314 	add.w	r3, r4, #20
 8006678:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800667c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006680:	f04f 0c00 	mov.w	ip, #0
 8006684:	4618      	mov	r0, r3
 8006686:	f853 2b04 	ldr.w	r2, [r3], #4
 800668a:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800668e:	d01c      	beq.n	80066ca <__gethex+0x3fe>
 8006690:	3201      	adds	r2, #1
 8006692:	6002      	str	r2, [r0, #0]
 8006694:	2f02      	cmp	r7, #2
 8006696:	f104 0314 	add.w	r3, r4, #20
 800669a:	d13f      	bne.n	800671c <__gethex+0x450>
 800669c:	f8d8 2000 	ldr.w	r2, [r8]
 80066a0:	3a01      	subs	r2, #1
 80066a2:	42b2      	cmp	r2, r6
 80066a4:	d10a      	bne.n	80066bc <__gethex+0x3f0>
 80066a6:	1171      	asrs	r1, r6, #5
 80066a8:	2201      	movs	r2, #1
 80066aa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80066ae:	f006 061f 	and.w	r6, r6, #31
 80066b2:	fa02 f606 	lsl.w	r6, r2, r6
 80066b6:	421e      	tst	r6, r3
 80066b8:	bf18      	it	ne
 80066ba:	4617      	movne	r7, r2
 80066bc:	f047 0720 	orr.w	r7, r7, #32
 80066c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80066c2:	601c      	str	r4, [r3, #0]
 80066c4:	9b04      	ldr	r3, [sp, #16]
 80066c6:	601d      	str	r5, [r3, #0]
 80066c8:	e695      	b.n	80063f6 <__gethex+0x12a>
 80066ca:	4299      	cmp	r1, r3
 80066cc:	f843 cc04 	str.w	ip, [r3, #-4]
 80066d0:	d8d8      	bhi.n	8006684 <__gethex+0x3b8>
 80066d2:	68a3      	ldr	r3, [r4, #8]
 80066d4:	459b      	cmp	fp, r3
 80066d6:	db19      	blt.n	800670c <__gethex+0x440>
 80066d8:	6861      	ldr	r1, [r4, #4]
 80066da:	ee18 0a10 	vmov	r0, s16
 80066de:	3101      	adds	r1, #1
 80066e0:	f000 f93a 	bl	8006958 <_Balloc>
 80066e4:	4681      	mov	r9, r0
 80066e6:	b918      	cbnz	r0, 80066f0 <__gethex+0x424>
 80066e8:	4b1a      	ldr	r3, [pc, #104]	; (8006754 <__gethex+0x488>)
 80066ea:	4602      	mov	r2, r0
 80066ec:	2184      	movs	r1, #132	; 0x84
 80066ee:	e6a8      	b.n	8006442 <__gethex+0x176>
 80066f0:	6922      	ldr	r2, [r4, #16]
 80066f2:	3202      	adds	r2, #2
 80066f4:	f104 010c 	add.w	r1, r4, #12
 80066f8:	0092      	lsls	r2, r2, #2
 80066fa:	300c      	adds	r0, #12
 80066fc:	f000 f91e 	bl	800693c <memcpy>
 8006700:	4621      	mov	r1, r4
 8006702:	ee18 0a10 	vmov	r0, s16
 8006706:	f000 f967 	bl	80069d8 <_Bfree>
 800670a:	464c      	mov	r4, r9
 800670c:	6923      	ldr	r3, [r4, #16]
 800670e:	1c5a      	adds	r2, r3, #1
 8006710:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006714:	6122      	str	r2, [r4, #16]
 8006716:	2201      	movs	r2, #1
 8006718:	615a      	str	r2, [r3, #20]
 800671a:	e7bb      	b.n	8006694 <__gethex+0x3c8>
 800671c:	6922      	ldr	r2, [r4, #16]
 800671e:	455a      	cmp	r2, fp
 8006720:	dd0b      	ble.n	800673a <__gethex+0x46e>
 8006722:	2101      	movs	r1, #1
 8006724:	4620      	mov	r0, r4
 8006726:	f7ff fd69 	bl	80061fc <rshift>
 800672a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800672e:	3501      	adds	r5, #1
 8006730:	42ab      	cmp	r3, r5
 8006732:	f6ff aed0 	blt.w	80064d6 <__gethex+0x20a>
 8006736:	2701      	movs	r7, #1
 8006738:	e7c0      	b.n	80066bc <__gethex+0x3f0>
 800673a:	f016 061f 	ands.w	r6, r6, #31
 800673e:	d0fa      	beq.n	8006736 <__gethex+0x46a>
 8006740:	4453      	add	r3, sl
 8006742:	f1c6 0620 	rsb	r6, r6, #32
 8006746:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800674a:	f000 f9f7 	bl	8006b3c <__hi0bits>
 800674e:	42b0      	cmp	r0, r6
 8006750:	dbe7      	blt.n	8006722 <__gethex+0x456>
 8006752:	e7f0      	b.n	8006736 <__gethex+0x46a>
 8006754:	08008db8 	.word	0x08008db8

08006758 <L_shift>:
 8006758:	f1c2 0208 	rsb	r2, r2, #8
 800675c:	0092      	lsls	r2, r2, #2
 800675e:	b570      	push	{r4, r5, r6, lr}
 8006760:	f1c2 0620 	rsb	r6, r2, #32
 8006764:	6843      	ldr	r3, [r0, #4]
 8006766:	6804      	ldr	r4, [r0, #0]
 8006768:	fa03 f506 	lsl.w	r5, r3, r6
 800676c:	432c      	orrs	r4, r5
 800676e:	40d3      	lsrs	r3, r2
 8006770:	6004      	str	r4, [r0, #0]
 8006772:	f840 3f04 	str.w	r3, [r0, #4]!
 8006776:	4288      	cmp	r0, r1
 8006778:	d3f4      	bcc.n	8006764 <L_shift+0xc>
 800677a:	bd70      	pop	{r4, r5, r6, pc}

0800677c <__match>:
 800677c:	b530      	push	{r4, r5, lr}
 800677e:	6803      	ldr	r3, [r0, #0]
 8006780:	3301      	adds	r3, #1
 8006782:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006786:	b914      	cbnz	r4, 800678e <__match+0x12>
 8006788:	6003      	str	r3, [r0, #0]
 800678a:	2001      	movs	r0, #1
 800678c:	bd30      	pop	{r4, r5, pc}
 800678e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006792:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006796:	2d19      	cmp	r5, #25
 8006798:	bf98      	it	ls
 800679a:	3220      	addls	r2, #32
 800679c:	42a2      	cmp	r2, r4
 800679e:	d0f0      	beq.n	8006782 <__match+0x6>
 80067a0:	2000      	movs	r0, #0
 80067a2:	e7f3      	b.n	800678c <__match+0x10>

080067a4 <__hexnan>:
 80067a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067a8:	680b      	ldr	r3, [r1, #0]
 80067aa:	115e      	asrs	r6, r3, #5
 80067ac:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80067b0:	f013 031f 	ands.w	r3, r3, #31
 80067b4:	b087      	sub	sp, #28
 80067b6:	bf18      	it	ne
 80067b8:	3604      	addne	r6, #4
 80067ba:	2500      	movs	r5, #0
 80067bc:	1f37      	subs	r7, r6, #4
 80067be:	4690      	mov	r8, r2
 80067c0:	6802      	ldr	r2, [r0, #0]
 80067c2:	9301      	str	r3, [sp, #4]
 80067c4:	4682      	mov	sl, r0
 80067c6:	f846 5c04 	str.w	r5, [r6, #-4]
 80067ca:	46b9      	mov	r9, r7
 80067cc:	463c      	mov	r4, r7
 80067ce:	9502      	str	r5, [sp, #8]
 80067d0:	46ab      	mov	fp, r5
 80067d2:	7851      	ldrb	r1, [r2, #1]
 80067d4:	1c53      	adds	r3, r2, #1
 80067d6:	9303      	str	r3, [sp, #12]
 80067d8:	b341      	cbz	r1, 800682c <__hexnan+0x88>
 80067da:	4608      	mov	r0, r1
 80067dc:	9205      	str	r2, [sp, #20]
 80067de:	9104      	str	r1, [sp, #16]
 80067e0:	f7ff fd5e 	bl	80062a0 <__hexdig_fun>
 80067e4:	2800      	cmp	r0, #0
 80067e6:	d14f      	bne.n	8006888 <__hexnan+0xe4>
 80067e8:	9904      	ldr	r1, [sp, #16]
 80067ea:	9a05      	ldr	r2, [sp, #20]
 80067ec:	2920      	cmp	r1, #32
 80067ee:	d818      	bhi.n	8006822 <__hexnan+0x7e>
 80067f0:	9b02      	ldr	r3, [sp, #8]
 80067f2:	459b      	cmp	fp, r3
 80067f4:	dd13      	ble.n	800681e <__hexnan+0x7a>
 80067f6:	454c      	cmp	r4, r9
 80067f8:	d206      	bcs.n	8006808 <__hexnan+0x64>
 80067fa:	2d07      	cmp	r5, #7
 80067fc:	dc04      	bgt.n	8006808 <__hexnan+0x64>
 80067fe:	462a      	mov	r2, r5
 8006800:	4649      	mov	r1, r9
 8006802:	4620      	mov	r0, r4
 8006804:	f7ff ffa8 	bl	8006758 <L_shift>
 8006808:	4544      	cmp	r4, r8
 800680a:	d950      	bls.n	80068ae <__hexnan+0x10a>
 800680c:	2300      	movs	r3, #0
 800680e:	f1a4 0904 	sub.w	r9, r4, #4
 8006812:	f844 3c04 	str.w	r3, [r4, #-4]
 8006816:	f8cd b008 	str.w	fp, [sp, #8]
 800681a:	464c      	mov	r4, r9
 800681c:	461d      	mov	r5, r3
 800681e:	9a03      	ldr	r2, [sp, #12]
 8006820:	e7d7      	b.n	80067d2 <__hexnan+0x2e>
 8006822:	2929      	cmp	r1, #41	; 0x29
 8006824:	d156      	bne.n	80068d4 <__hexnan+0x130>
 8006826:	3202      	adds	r2, #2
 8006828:	f8ca 2000 	str.w	r2, [sl]
 800682c:	f1bb 0f00 	cmp.w	fp, #0
 8006830:	d050      	beq.n	80068d4 <__hexnan+0x130>
 8006832:	454c      	cmp	r4, r9
 8006834:	d206      	bcs.n	8006844 <__hexnan+0xa0>
 8006836:	2d07      	cmp	r5, #7
 8006838:	dc04      	bgt.n	8006844 <__hexnan+0xa0>
 800683a:	462a      	mov	r2, r5
 800683c:	4649      	mov	r1, r9
 800683e:	4620      	mov	r0, r4
 8006840:	f7ff ff8a 	bl	8006758 <L_shift>
 8006844:	4544      	cmp	r4, r8
 8006846:	d934      	bls.n	80068b2 <__hexnan+0x10e>
 8006848:	f1a8 0204 	sub.w	r2, r8, #4
 800684c:	4623      	mov	r3, r4
 800684e:	f853 1b04 	ldr.w	r1, [r3], #4
 8006852:	f842 1f04 	str.w	r1, [r2, #4]!
 8006856:	429f      	cmp	r7, r3
 8006858:	d2f9      	bcs.n	800684e <__hexnan+0xaa>
 800685a:	1b3b      	subs	r3, r7, r4
 800685c:	f023 0303 	bic.w	r3, r3, #3
 8006860:	3304      	adds	r3, #4
 8006862:	3401      	adds	r4, #1
 8006864:	3e03      	subs	r6, #3
 8006866:	42b4      	cmp	r4, r6
 8006868:	bf88      	it	hi
 800686a:	2304      	movhi	r3, #4
 800686c:	4443      	add	r3, r8
 800686e:	2200      	movs	r2, #0
 8006870:	f843 2b04 	str.w	r2, [r3], #4
 8006874:	429f      	cmp	r7, r3
 8006876:	d2fb      	bcs.n	8006870 <__hexnan+0xcc>
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	b91b      	cbnz	r3, 8006884 <__hexnan+0xe0>
 800687c:	4547      	cmp	r7, r8
 800687e:	d127      	bne.n	80068d0 <__hexnan+0x12c>
 8006880:	2301      	movs	r3, #1
 8006882:	603b      	str	r3, [r7, #0]
 8006884:	2005      	movs	r0, #5
 8006886:	e026      	b.n	80068d6 <__hexnan+0x132>
 8006888:	3501      	adds	r5, #1
 800688a:	2d08      	cmp	r5, #8
 800688c:	f10b 0b01 	add.w	fp, fp, #1
 8006890:	dd06      	ble.n	80068a0 <__hexnan+0xfc>
 8006892:	4544      	cmp	r4, r8
 8006894:	d9c3      	bls.n	800681e <__hexnan+0x7a>
 8006896:	2300      	movs	r3, #0
 8006898:	f844 3c04 	str.w	r3, [r4, #-4]
 800689c:	2501      	movs	r5, #1
 800689e:	3c04      	subs	r4, #4
 80068a0:	6822      	ldr	r2, [r4, #0]
 80068a2:	f000 000f 	and.w	r0, r0, #15
 80068a6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80068aa:	6022      	str	r2, [r4, #0]
 80068ac:	e7b7      	b.n	800681e <__hexnan+0x7a>
 80068ae:	2508      	movs	r5, #8
 80068b0:	e7b5      	b.n	800681e <__hexnan+0x7a>
 80068b2:	9b01      	ldr	r3, [sp, #4]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d0df      	beq.n	8006878 <__hexnan+0xd4>
 80068b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80068bc:	f1c3 0320 	rsb	r3, r3, #32
 80068c0:	fa22 f303 	lsr.w	r3, r2, r3
 80068c4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80068c8:	401a      	ands	r2, r3
 80068ca:	f846 2c04 	str.w	r2, [r6, #-4]
 80068ce:	e7d3      	b.n	8006878 <__hexnan+0xd4>
 80068d0:	3f04      	subs	r7, #4
 80068d2:	e7d1      	b.n	8006878 <__hexnan+0xd4>
 80068d4:	2004      	movs	r0, #4
 80068d6:	b007      	add	sp, #28
 80068d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080068dc <_localeconv_r>:
 80068dc:	4800      	ldr	r0, [pc, #0]	; (80068e0 <_localeconv_r+0x4>)
 80068de:	4770      	bx	lr
 80068e0:	20000164 	.word	0x20000164

080068e4 <_lseek_r>:
 80068e4:	b538      	push	{r3, r4, r5, lr}
 80068e6:	4d07      	ldr	r5, [pc, #28]	; (8006904 <_lseek_r+0x20>)
 80068e8:	4604      	mov	r4, r0
 80068ea:	4608      	mov	r0, r1
 80068ec:	4611      	mov	r1, r2
 80068ee:	2200      	movs	r2, #0
 80068f0:	602a      	str	r2, [r5, #0]
 80068f2:	461a      	mov	r2, r3
 80068f4:	f7fa fd26 	bl	8001344 <_lseek>
 80068f8:	1c43      	adds	r3, r0, #1
 80068fa:	d102      	bne.n	8006902 <_lseek_r+0x1e>
 80068fc:	682b      	ldr	r3, [r5, #0]
 80068fe:	b103      	cbz	r3, 8006902 <_lseek_r+0x1e>
 8006900:	6023      	str	r3, [r4, #0]
 8006902:	bd38      	pop	{r3, r4, r5, pc}
 8006904:	2000042c 	.word	0x2000042c

08006908 <malloc>:
 8006908:	4b02      	ldr	r3, [pc, #8]	; (8006914 <malloc+0xc>)
 800690a:	4601      	mov	r1, r0
 800690c:	6818      	ldr	r0, [r3, #0]
 800690e:	f000 bd67 	b.w	80073e0 <_malloc_r>
 8006912:	bf00      	nop
 8006914:	2000000c 	.word	0x2000000c

08006918 <__ascii_mbtowc>:
 8006918:	b082      	sub	sp, #8
 800691a:	b901      	cbnz	r1, 800691e <__ascii_mbtowc+0x6>
 800691c:	a901      	add	r1, sp, #4
 800691e:	b142      	cbz	r2, 8006932 <__ascii_mbtowc+0x1a>
 8006920:	b14b      	cbz	r3, 8006936 <__ascii_mbtowc+0x1e>
 8006922:	7813      	ldrb	r3, [r2, #0]
 8006924:	600b      	str	r3, [r1, #0]
 8006926:	7812      	ldrb	r2, [r2, #0]
 8006928:	1e10      	subs	r0, r2, #0
 800692a:	bf18      	it	ne
 800692c:	2001      	movne	r0, #1
 800692e:	b002      	add	sp, #8
 8006930:	4770      	bx	lr
 8006932:	4610      	mov	r0, r2
 8006934:	e7fb      	b.n	800692e <__ascii_mbtowc+0x16>
 8006936:	f06f 0001 	mvn.w	r0, #1
 800693a:	e7f8      	b.n	800692e <__ascii_mbtowc+0x16>

0800693c <memcpy>:
 800693c:	440a      	add	r2, r1
 800693e:	4291      	cmp	r1, r2
 8006940:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006944:	d100      	bne.n	8006948 <memcpy+0xc>
 8006946:	4770      	bx	lr
 8006948:	b510      	push	{r4, lr}
 800694a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800694e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006952:	4291      	cmp	r1, r2
 8006954:	d1f9      	bne.n	800694a <memcpy+0xe>
 8006956:	bd10      	pop	{r4, pc}

08006958 <_Balloc>:
 8006958:	b570      	push	{r4, r5, r6, lr}
 800695a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800695c:	4604      	mov	r4, r0
 800695e:	460d      	mov	r5, r1
 8006960:	b976      	cbnz	r6, 8006980 <_Balloc+0x28>
 8006962:	2010      	movs	r0, #16
 8006964:	f7ff ffd0 	bl	8006908 <malloc>
 8006968:	4602      	mov	r2, r0
 800696a:	6260      	str	r0, [r4, #36]	; 0x24
 800696c:	b920      	cbnz	r0, 8006978 <_Balloc+0x20>
 800696e:	4b18      	ldr	r3, [pc, #96]	; (80069d0 <_Balloc+0x78>)
 8006970:	4818      	ldr	r0, [pc, #96]	; (80069d4 <_Balloc+0x7c>)
 8006972:	2166      	movs	r1, #102	; 0x66
 8006974:	f001 fb5c 	bl	8008030 <__assert_func>
 8006978:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800697c:	6006      	str	r6, [r0, #0]
 800697e:	60c6      	str	r6, [r0, #12]
 8006980:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006982:	68f3      	ldr	r3, [r6, #12]
 8006984:	b183      	cbz	r3, 80069a8 <_Balloc+0x50>
 8006986:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006988:	68db      	ldr	r3, [r3, #12]
 800698a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800698e:	b9b8      	cbnz	r0, 80069c0 <_Balloc+0x68>
 8006990:	2101      	movs	r1, #1
 8006992:	fa01 f605 	lsl.w	r6, r1, r5
 8006996:	1d72      	adds	r2, r6, #5
 8006998:	0092      	lsls	r2, r2, #2
 800699a:	4620      	mov	r0, r4
 800699c:	f000 fc9d 	bl	80072da <_calloc_r>
 80069a0:	b160      	cbz	r0, 80069bc <_Balloc+0x64>
 80069a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80069a6:	e00e      	b.n	80069c6 <_Balloc+0x6e>
 80069a8:	2221      	movs	r2, #33	; 0x21
 80069aa:	2104      	movs	r1, #4
 80069ac:	4620      	mov	r0, r4
 80069ae:	f000 fc94 	bl	80072da <_calloc_r>
 80069b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069b4:	60f0      	str	r0, [r6, #12]
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d1e4      	bne.n	8006986 <_Balloc+0x2e>
 80069bc:	2000      	movs	r0, #0
 80069be:	bd70      	pop	{r4, r5, r6, pc}
 80069c0:	6802      	ldr	r2, [r0, #0]
 80069c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80069c6:	2300      	movs	r3, #0
 80069c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80069cc:	e7f7      	b.n	80069be <_Balloc+0x66>
 80069ce:	bf00      	nop
 80069d0:	08008d46 	.word	0x08008d46
 80069d4:	08008e44 	.word	0x08008e44

080069d8 <_Bfree>:
 80069d8:	b570      	push	{r4, r5, r6, lr}
 80069da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80069dc:	4605      	mov	r5, r0
 80069de:	460c      	mov	r4, r1
 80069e0:	b976      	cbnz	r6, 8006a00 <_Bfree+0x28>
 80069e2:	2010      	movs	r0, #16
 80069e4:	f7ff ff90 	bl	8006908 <malloc>
 80069e8:	4602      	mov	r2, r0
 80069ea:	6268      	str	r0, [r5, #36]	; 0x24
 80069ec:	b920      	cbnz	r0, 80069f8 <_Bfree+0x20>
 80069ee:	4b09      	ldr	r3, [pc, #36]	; (8006a14 <_Bfree+0x3c>)
 80069f0:	4809      	ldr	r0, [pc, #36]	; (8006a18 <_Bfree+0x40>)
 80069f2:	218a      	movs	r1, #138	; 0x8a
 80069f4:	f001 fb1c 	bl	8008030 <__assert_func>
 80069f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80069fc:	6006      	str	r6, [r0, #0]
 80069fe:	60c6      	str	r6, [r0, #12]
 8006a00:	b13c      	cbz	r4, 8006a12 <_Bfree+0x3a>
 8006a02:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006a04:	6862      	ldr	r2, [r4, #4]
 8006a06:	68db      	ldr	r3, [r3, #12]
 8006a08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006a0c:	6021      	str	r1, [r4, #0]
 8006a0e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006a12:	bd70      	pop	{r4, r5, r6, pc}
 8006a14:	08008d46 	.word	0x08008d46
 8006a18:	08008e44 	.word	0x08008e44

08006a1c <__multadd>:
 8006a1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a20:	690d      	ldr	r5, [r1, #16]
 8006a22:	4607      	mov	r7, r0
 8006a24:	460c      	mov	r4, r1
 8006a26:	461e      	mov	r6, r3
 8006a28:	f101 0c14 	add.w	ip, r1, #20
 8006a2c:	2000      	movs	r0, #0
 8006a2e:	f8dc 3000 	ldr.w	r3, [ip]
 8006a32:	b299      	uxth	r1, r3
 8006a34:	fb02 6101 	mla	r1, r2, r1, r6
 8006a38:	0c1e      	lsrs	r6, r3, #16
 8006a3a:	0c0b      	lsrs	r3, r1, #16
 8006a3c:	fb02 3306 	mla	r3, r2, r6, r3
 8006a40:	b289      	uxth	r1, r1
 8006a42:	3001      	adds	r0, #1
 8006a44:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006a48:	4285      	cmp	r5, r0
 8006a4a:	f84c 1b04 	str.w	r1, [ip], #4
 8006a4e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006a52:	dcec      	bgt.n	8006a2e <__multadd+0x12>
 8006a54:	b30e      	cbz	r6, 8006a9a <__multadd+0x7e>
 8006a56:	68a3      	ldr	r3, [r4, #8]
 8006a58:	42ab      	cmp	r3, r5
 8006a5a:	dc19      	bgt.n	8006a90 <__multadd+0x74>
 8006a5c:	6861      	ldr	r1, [r4, #4]
 8006a5e:	4638      	mov	r0, r7
 8006a60:	3101      	adds	r1, #1
 8006a62:	f7ff ff79 	bl	8006958 <_Balloc>
 8006a66:	4680      	mov	r8, r0
 8006a68:	b928      	cbnz	r0, 8006a76 <__multadd+0x5a>
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	4b0c      	ldr	r3, [pc, #48]	; (8006aa0 <__multadd+0x84>)
 8006a6e:	480d      	ldr	r0, [pc, #52]	; (8006aa4 <__multadd+0x88>)
 8006a70:	21b5      	movs	r1, #181	; 0xb5
 8006a72:	f001 fadd 	bl	8008030 <__assert_func>
 8006a76:	6922      	ldr	r2, [r4, #16]
 8006a78:	3202      	adds	r2, #2
 8006a7a:	f104 010c 	add.w	r1, r4, #12
 8006a7e:	0092      	lsls	r2, r2, #2
 8006a80:	300c      	adds	r0, #12
 8006a82:	f7ff ff5b 	bl	800693c <memcpy>
 8006a86:	4621      	mov	r1, r4
 8006a88:	4638      	mov	r0, r7
 8006a8a:	f7ff ffa5 	bl	80069d8 <_Bfree>
 8006a8e:	4644      	mov	r4, r8
 8006a90:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006a94:	3501      	adds	r5, #1
 8006a96:	615e      	str	r6, [r3, #20]
 8006a98:	6125      	str	r5, [r4, #16]
 8006a9a:	4620      	mov	r0, r4
 8006a9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006aa0:	08008db8 	.word	0x08008db8
 8006aa4:	08008e44 	.word	0x08008e44

08006aa8 <__s2b>:
 8006aa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006aac:	460c      	mov	r4, r1
 8006aae:	4615      	mov	r5, r2
 8006ab0:	461f      	mov	r7, r3
 8006ab2:	2209      	movs	r2, #9
 8006ab4:	3308      	adds	r3, #8
 8006ab6:	4606      	mov	r6, r0
 8006ab8:	fb93 f3f2 	sdiv	r3, r3, r2
 8006abc:	2100      	movs	r1, #0
 8006abe:	2201      	movs	r2, #1
 8006ac0:	429a      	cmp	r2, r3
 8006ac2:	db09      	blt.n	8006ad8 <__s2b+0x30>
 8006ac4:	4630      	mov	r0, r6
 8006ac6:	f7ff ff47 	bl	8006958 <_Balloc>
 8006aca:	b940      	cbnz	r0, 8006ade <__s2b+0x36>
 8006acc:	4602      	mov	r2, r0
 8006ace:	4b19      	ldr	r3, [pc, #100]	; (8006b34 <__s2b+0x8c>)
 8006ad0:	4819      	ldr	r0, [pc, #100]	; (8006b38 <__s2b+0x90>)
 8006ad2:	21ce      	movs	r1, #206	; 0xce
 8006ad4:	f001 faac 	bl	8008030 <__assert_func>
 8006ad8:	0052      	lsls	r2, r2, #1
 8006ada:	3101      	adds	r1, #1
 8006adc:	e7f0      	b.n	8006ac0 <__s2b+0x18>
 8006ade:	9b08      	ldr	r3, [sp, #32]
 8006ae0:	6143      	str	r3, [r0, #20]
 8006ae2:	2d09      	cmp	r5, #9
 8006ae4:	f04f 0301 	mov.w	r3, #1
 8006ae8:	6103      	str	r3, [r0, #16]
 8006aea:	dd16      	ble.n	8006b1a <__s2b+0x72>
 8006aec:	f104 0909 	add.w	r9, r4, #9
 8006af0:	46c8      	mov	r8, r9
 8006af2:	442c      	add	r4, r5
 8006af4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006af8:	4601      	mov	r1, r0
 8006afa:	3b30      	subs	r3, #48	; 0x30
 8006afc:	220a      	movs	r2, #10
 8006afe:	4630      	mov	r0, r6
 8006b00:	f7ff ff8c 	bl	8006a1c <__multadd>
 8006b04:	45a0      	cmp	r8, r4
 8006b06:	d1f5      	bne.n	8006af4 <__s2b+0x4c>
 8006b08:	f1a5 0408 	sub.w	r4, r5, #8
 8006b0c:	444c      	add	r4, r9
 8006b0e:	1b2d      	subs	r5, r5, r4
 8006b10:	1963      	adds	r3, r4, r5
 8006b12:	42bb      	cmp	r3, r7
 8006b14:	db04      	blt.n	8006b20 <__s2b+0x78>
 8006b16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b1a:	340a      	adds	r4, #10
 8006b1c:	2509      	movs	r5, #9
 8006b1e:	e7f6      	b.n	8006b0e <__s2b+0x66>
 8006b20:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006b24:	4601      	mov	r1, r0
 8006b26:	3b30      	subs	r3, #48	; 0x30
 8006b28:	220a      	movs	r2, #10
 8006b2a:	4630      	mov	r0, r6
 8006b2c:	f7ff ff76 	bl	8006a1c <__multadd>
 8006b30:	e7ee      	b.n	8006b10 <__s2b+0x68>
 8006b32:	bf00      	nop
 8006b34:	08008db8 	.word	0x08008db8
 8006b38:	08008e44 	.word	0x08008e44

08006b3c <__hi0bits>:
 8006b3c:	0c03      	lsrs	r3, r0, #16
 8006b3e:	041b      	lsls	r3, r3, #16
 8006b40:	b9d3      	cbnz	r3, 8006b78 <__hi0bits+0x3c>
 8006b42:	0400      	lsls	r0, r0, #16
 8006b44:	2310      	movs	r3, #16
 8006b46:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006b4a:	bf04      	itt	eq
 8006b4c:	0200      	lsleq	r0, r0, #8
 8006b4e:	3308      	addeq	r3, #8
 8006b50:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006b54:	bf04      	itt	eq
 8006b56:	0100      	lsleq	r0, r0, #4
 8006b58:	3304      	addeq	r3, #4
 8006b5a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006b5e:	bf04      	itt	eq
 8006b60:	0080      	lsleq	r0, r0, #2
 8006b62:	3302      	addeq	r3, #2
 8006b64:	2800      	cmp	r0, #0
 8006b66:	db05      	blt.n	8006b74 <__hi0bits+0x38>
 8006b68:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006b6c:	f103 0301 	add.w	r3, r3, #1
 8006b70:	bf08      	it	eq
 8006b72:	2320      	moveq	r3, #32
 8006b74:	4618      	mov	r0, r3
 8006b76:	4770      	bx	lr
 8006b78:	2300      	movs	r3, #0
 8006b7a:	e7e4      	b.n	8006b46 <__hi0bits+0xa>

08006b7c <__lo0bits>:
 8006b7c:	6803      	ldr	r3, [r0, #0]
 8006b7e:	f013 0207 	ands.w	r2, r3, #7
 8006b82:	4601      	mov	r1, r0
 8006b84:	d00b      	beq.n	8006b9e <__lo0bits+0x22>
 8006b86:	07da      	lsls	r2, r3, #31
 8006b88:	d423      	bmi.n	8006bd2 <__lo0bits+0x56>
 8006b8a:	0798      	lsls	r0, r3, #30
 8006b8c:	bf49      	itett	mi
 8006b8e:	085b      	lsrmi	r3, r3, #1
 8006b90:	089b      	lsrpl	r3, r3, #2
 8006b92:	2001      	movmi	r0, #1
 8006b94:	600b      	strmi	r3, [r1, #0]
 8006b96:	bf5c      	itt	pl
 8006b98:	600b      	strpl	r3, [r1, #0]
 8006b9a:	2002      	movpl	r0, #2
 8006b9c:	4770      	bx	lr
 8006b9e:	b298      	uxth	r0, r3
 8006ba0:	b9a8      	cbnz	r0, 8006bce <__lo0bits+0x52>
 8006ba2:	0c1b      	lsrs	r3, r3, #16
 8006ba4:	2010      	movs	r0, #16
 8006ba6:	b2da      	uxtb	r2, r3
 8006ba8:	b90a      	cbnz	r2, 8006bae <__lo0bits+0x32>
 8006baa:	3008      	adds	r0, #8
 8006bac:	0a1b      	lsrs	r3, r3, #8
 8006bae:	071a      	lsls	r2, r3, #28
 8006bb0:	bf04      	itt	eq
 8006bb2:	091b      	lsreq	r3, r3, #4
 8006bb4:	3004      	addeq	r0, #4
 8006bb6:	079a      	lsls	r2, r3, #30
 8006bb8:	bf04      	itt	eq
 8006bba:	089b      	lsreq	r3, r3, #2
 8006bbc:	3002      	addeq	r0, #2
 8006bbe:	07da      	lsls	r2, r3, #31
 8006bc0:	d403      	bmi.n	8006bca <__lo0bits+0x4e>
 8006bc2:	085b      	lsrs	r3, r3, #1
 8006bc4:	f100 0001 	add.w	r0, r0, #1
 8006bc8:	d005      	beq.n	8006bd6 <__lo0bits+0x5a>
 8006bca:	600b      	str	r3, [r1, #0]
 8006bcc:	4770      	bx	lr
 8006bce:	4610      	mov	r0, r2
 8006bd0:	e7e9      	b.n	8006ba6 <__lo0bits+0x2a>
 8006bd2:	2000      	movs	r0, #0
 8006bd4:	4770      	bx	lr
 8006bd6:	2020      	movs	r0, #32
 8006bd8:	4770      	bx	lr
	...

08006bdc <__i2b>:
 8006bdc:	b510      	push	{r4, lr}
 8006bde:	460c      	mov	r4, r1
 8006be0:	2101      	movs	r1, #1
 8006be2:	f7ff feb9 	bl	8006958 <_Balloc>
 8006be6:	4602      	mov	r2, r0
 8006be8:	b928      	cbnz	r0, 8006bf6 <__i2b+0x1a>
 8006bea:	4b05      	ldr	r3, [pc, #20]	; (8006c00 <__i2b+0x24>)
 8006bec:	4805      	ldr	r0, [pc, #20]	; (8006c04 <__i2b+0x28>)
 8006bee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006bf2:	f001 fa1d 	bl	8008030 <__assert_func>
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	6144      	str	r4, [r0, #20]
 8006bfa:	6103      	str	r3, [r0, #16]
 8006bfc:	bd10      	pop	{r4, pc}
 8006bfe:	bf00      	nop
 8006c00:	08008db8 	.word	0x08008db8
 8006c04:	08008e44 	.word	0x08008e44

08006c08 <__multiply>:
 8006c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c0c:	4691      	mov	r9, r2
 8006c0e:	690a      	ldr	r2, [r1, #16]
 8006c10:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006c14:	429a      	cmp	r2, r3
 8006c16:	bfb8      	it	lt
 8006c18:	460b      	movlt	r3, r1
 8006c1a:	460c      	mov	r4, r1
 8006c1c:	bfbc      	itt	lt
 8006c1e:	464c      	movlt	r4, r9
 8006c20:	4699      	movlt	r9, r3
 8006c22:	6927      	ldr	r7, [r4, #16]
 8006c24:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006c28:	68a3      	ldr	r3, [r4, #8]
 8006c2a:	6861      	ldr	r1, [r4, #4]
 8006c2c:	eb07 060a 	add.w	r6, r7, sl
 8006c30:	42b3      	cmp	r3, r6
 8006c32:	b085      	sub	sp, #20
 8006c34:	bfb8      	it	lt
 8006c36:	3101      	addlt	r1, #1
 8006c38:	f7ff fe8e 	bl	8006958 <_Balloc>
 8006c3c:	b930      	cbnz	r0, 8006c4c <__multiply+0x44>
 8006c3e:	4602      	mov	r2, r0
 8006c40:	4b44      	ldr	r3, [pc, #272]	; (8006d54 <__multiply+0x14c>)
 8006c42:	4845      	ldr	r0, [pc, #276]	; (8006d58 <__multiply+0x150>)
 8006c44:	f240 115d 	movw	r1, #349	; 0x15d
 8006c48:	f001 f9f2 	bl	8008030 <__assert_func>
 8006c4c:	f100 0514 	add.w	r5, r0, #20
 8006c50:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006c54:	462b      	mov	r3, r5
 8006c56:	2200      	movs	r2, #0
 8006c58:	4543      	cmp	r3, r8
 8006c5a:	d321      	bcc.n	8006ca0 <__multiply+0x98>
 8006c5c:	f104 0314 	add.w	r3, r4, #20
 8006c60:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006c64:	f109 0314 	add.w	r3, r9, #20
 8006c68:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006c6c:	9202      	str	r2, [sp, #8]
 8006c6e:	1b3a      	subs	r2, r7, r4
 8006c70:	3a15      	subs	r2, #21
 8006c72:	f022 0203 	bic.w	r2, r2, #3
 8006c76:	3204      	adds	r2, #4
 8006c78:	f104 0115 	add.w	r1, r4, #21
 8006c7c:	428f      	cmp	r7, r1
 8006c7e:	bf38      	it	cc
 8006c80:	2204      	movcc	r2, #4
 8006c82:	9201      	str	r2, [sp, #4]
 8006c84:	9a02      	ldr	r2, [sp, #8]
 8006c86:	9303      	str	r3, [sp, #12]
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d80c      	bhi.n	8006ca6 <__multiply+0x9e>
 8006c8c:	2e00      	cmp	r6, #0
 8006c8e:	dd03      	ble.n	8006c98 <__multiply+0x90>
 8006c90:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d05a      	beq.n	8006d4e <__multiply+0x146>
 8006c98:	6106      	str	r6, [r0, #16]
 8006c9a:	b005      	add	sp, #20
 8006c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ca0:	f843 2b04 	str.w	r2, [r3], #4
 8006ca4:	e7d8      	b.n	8006c58 <__multiply+0x50>
 8006ca6:	f8b3 a000 	ldrh.w	sl, [r3]
 8006caa:	f1ba 0f00 	cmp.w	sl, #0
 8006cae:	d024      	beq.n	8006cfa <__multiply+0xf2>
 8006cb0:	f104 0e14 	add.w	lr, r4, #20
 8006cb4:	46a9      	mov	r9, r5
 8006cb6:	f04f 0c00 	mov.w	ip, #0
 8006cba:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006cbe:	f8d9 1000 	ldr.w	r1, [r9]
 8006cc2:	fa1f fb82 	uxth.w	fp, r2
 8006cc6:	b289      	uxth	r1, r1
 8006cc8:	fb0a 110b 	mla	r1, sl, fp, r1
 8006ccc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006cd0:	f8d9 2000 	ldr.w	r2, [r9]
 8006cd4:	4461      	add	r1, ip
 8006cd6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006cda:	fb0a c20b 	mla	r2, sl, fp, ip
 8006cde:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006ce2:	b289      	uxth	r1, r1
 8006ce4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006ce8:	4577      	cmp	r7, lr
 8006cea:	f849 1b04 	str.w	r1, [r9], #4
 8006cee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006cf2:	d8e2      	bhi.n	8006cba <__multiply+0xb2>
 8006cf4:	9a01      	ldr	r2, [sp, #4]
 8006cf6:	f845 c002 	str.w	ip, [r5, r2]
 8006cfa:	9a03      	ldr	r2, [sp, #12]
 8006cfc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006d00:	3304      	adds	r3, #4
 8006d02:	f1b9 0f00 	cmp.w	r9, #0
 8006d06:	d020      	beq.n	8006d4a <__multiply+0x142>
 8006d08:	6829      	ldr	r1, [r5, #0]
 8006d0a:	f104 0c14 	add.w	ip, r4, #20
 8006d0e:	46ae      	mov	lr, r5
 8006d10:	f04f 0a00 	mov.w	sl, #0
 8006d14:	f8bc b000 	ldrh.w	fp, [ip]
 8006d18:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006d1c:	fb09 220b 	mla	r2, r9, fp, r2
 8006d20:	4492      	add	sl, r2
 8006d22:	b289      	uxth	r1, r1
 8006d24:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006d28:	f84e 1b04 	str.w	r1, [lr], #4
 8006d2c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006d30:	f8be 1000 	ldrh.w	r1, [lr]
 8006d34:	0c12      	lsrs	r2, r2, #16
 8006d36:	fb09 1102 	mla	r1, r9, r2, r1
 8006d3a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006d3e:	4567      	cmp	r7, ip
 8006d40:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006d44:	d8e6      	bhi.n	8006d14 <__multiply+0x10c>
 8006d46:	9a01      	ldr	r2, [sp, #4]
 8006d48:	50a9      	str	r1, [r5, r2]
 8006d4a:	3504      	adds	r5, #4
 8006d4c:	e79a      	b.n	8006c84 <__multiply+0x7c>
 8006d4e:	3e01      	subs	r6, #1
 8006d50:	e79c      	b.n	8006c8c <__multiply+0x84>
 8006d52:	bf00      	nop
 8006d54:	08008db8 	.word	0x08008db8
 8006d58:	08008e44 	.word	0x08008e44

08006d5c <__pow5mult>:
 8006d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d60:	4615      	mov	r5, r2
 8006d62:	f012 0203 	ands.w	r2, r2, #3
 8006d66:	4606      	mov	r6, r0
 8006d68:	460f      	mov	r7, r1
 8006d6a:	d007      	beq.n	8006d7c <__pow5mult+0x20>
 8006d6c:	4c25      	ldr	r4, [pc, #148]	; (8006e04 <__pow5mult+0xa8>)
 8006d6e:	3a01      	subs	r2, #1
 8006d70:	2300      	movs	r3, #0
 8006d72:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006d76:	f7ff fe51 	bl	8006a1c <__multadd>
 8006d7a:	4607      	mov	r7, r0
 8006d7c:	10ad      	asrs	r5, r5, #2
 8006d7e:	d03d      	beq.n	8006dfc <__pow5mult+0xa0>
 8006d80:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006d82:	b97c      	cbnz	r4, 8006da4 <__pow5mult+0x48>
 8006d84:	2010      	movs	r0, #16
 8006d86:	f7ff fdbf 	bl	8006908 <malloc>
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	6270      	str	r0, [r6, #36]	; 0x24
 8006d8e:	b928      	cbnz	r0, 8006d9c <__pow5mult+0x40>
 8006d90:	4b1d      	ldr	r3, [pc, #116]	; (8006e08 <__pow5mult+0xac>)
 8006d92:	481e      	ldr	r0, [pc, #120]	; (8006e0c <__pow5mult+0xb0>)
 8006d94:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006d98:	f001 f94a 	bl	8008030 <__assert_func>
 8006d9c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006da0:	6004      	str	r4, [r0, #0]
 8006da2:	60c4      	str	r4, [r0, #12]
 8006da4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006da8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006dac:	b94c      	cbnz	r4, 8006dc2 <__pow5mult+0x66>
 8006dae:	f240 2171 	movw	r1, #625	; 0x271
 8006db2:	4630      	mov	r0, r6
 8006db4:	f7ff ff12 	bl	8006bdc <__i2b>
 8006db8:	2300      	movs	r3, #0
 8006dba:	f8c8 0008 	str.w	r0, [r8, #8]
 8006dbe:	4604      	mov	r4, r0
 8006dc0:	6003      	str	r3, [r0, #0]
 8006dc2:	f04f 0900 	mov.w	r9, #0
 8006dc6:	07eb      	lsls	r3, r5, #31
 8006dc8:	d50a      	bpl.n	8006de0 <__pow5mult+0x84>
 8006dca:	4639      	mov	r1, r7
 8006dcc:	4622      	mov	r2, r4
 8006dce:	4630      	mov	r0, r6
 8006dd0:	f7ff ff1a 	bl	8006c08 <__multiply>
 8006dd4:	4639      	mov	r1, r7
 8006dd6:	4680      	mov	r8, r0
 8006dd8:	4630      	mov	r0, r6
 8006dda:	f7ff fdfd 	bl	80069d8 <_Bfree>
 8006dde:	4647      	mov	r7, r8
 8006de0:	106d      	asrs	r5, r5, #1
 8006de2:	d00b      	beq.n	8006dfc <__pow5mult+0xa0>
 8006de4:	6820      	ldr	r0, [r4, #0]
 8006de6:	b938      	cbnz	r0, 8006df8 <__pow5mult+0x9c>
 8006de8:	4622      	mov	r2, r4
 8006dea:	4621      	mov	r1, r4
 8006dec:	4630      	mov	r0, r6
 8006dee:	f7ff ff0b 	bl	8006c08 <__multiply>
 8006df2:	6020      	str	r0, [r4, #0]
 8006df4:	f8c0 9000 	str.w	r9, [r0]
 8006df8:	4604      	mov	r4, r0
 8006dfa:	e7e4      	b.n	8006dc6 <__pow5mult+0x6a>
 8006dfc:	4638      	mov	r0, r7
 8006dfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e02:	bf00      	nop
 8006e04:	08008f90 	.word	0x08008f90
 8006e08:	08008d46 	.word	0x08008d46
 8006e0c:	08008e44 	.word	0x08008e44

08006e10 <__lshift>:
 8006e10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e14:	460c      	mov	r4, r1
 8006e16:	6849      	ldr	r1, [r1, #4]
 8006e18:	6923      	ldr	r3, [r4, #16]
 8006e1a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006e1e:	68a3      	ldr	r3, [r4, #8]
 8006e20:	4607      	mov	r7, r0
 8006e22:	4691      	mov	r9, r2
 8006e24:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006e28:	f108 0601 	add.w	r6, r8, #1
 8006e2c:	42b3      	cmp	r3, r6
 8006e2e:	db0b      	blt.n	8006e48 <__lshift+0x38>
 8006e30:	4638      	mov	r0, r7
 8006e32:	f7ff fd91 	bl	8006958 <_Balloc>
 8006e36:	4605      	mov	r5, r0
 8006e38:	b948      	cbnz	r0, 8006e4e <__lshift+0x3e>
 8006e3a:	4602      	mov	r2, r0
 8006e3c:	4b2a      	ldr	r3, [pc, #168]	; (8006ee8 <__lshift+0xd8>)
 8006e3e:	482b      	ldr	r0, [pc, #172]	; (8006eec <__lshift+0xdc>)
 8006e40:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006e44:	f001 f8f4 	bl	8008030 <__assert_func>
 8006e48:	3101      	adds	r1, #1
 8006e4a:	005b      	lsls	r3, r3, #1
 8006e4c:	e7ee      	b.n	8006e2c <__lshift+0x1c>
 8006e4e:	2300      	movs	r3, #0
 8006e50:	f100 0114 	add.w	r1, r0, #20
 8006e54:	f100 0210 	add.w	r2, r0, #16
 8006e58:	4618      	mov	r0, r3
 8006e5a:	4553      	cmp	r3, sl
 8006e5c:	db37      	blt.n	8006ece <__lshift+0xbe>
 8006e5e:	6920      	ldr	r0, [r4, #16]
 8006e60:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006e64:	f104 0314 	add.w	r3, r4, #20
 8006e68:	f019 091f 	ands.w	r9, r9, #31
 8006e6c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006e70:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006e74:	d02f      	beq.n	8006ed6 <__lshift+0xc6>
 8006e76:	f1c9 0e20 	rsb	lr, r9, #32
 8006e7a:	468a      	mov	sl, r1
 8006e7c:	f04f 0c00 	mov.w	ip, #0
 8006e80:	681a      	ldr	r2, [r3, #0]
 8006e82:	fa02 f209 	lsl.w	r2, r2, r9
 8006e86:	ea42 020c 	orr.w	r2, r2, ip
 8006e8a:	f84a 2b04 	str.w	r2, [sl], #4
 8006e8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e92:	4298      	cmp	r0, r3
 8006e94:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006e98:	d8f2      	bhi.n	8006e80 <__lshift+0x70>
 8006e9a:	1b03      	subs	r3, r0, r4
 8006e9c:	3b15      	subs	r3, #21
 8006e9e:	f023 0303 	bic.w	r3, r3, #3
 8006ea2:	3304      	adds	r3, #4
 8006ea4:	f104 0215 	add.w	r2, r4, #21
 8006ea8:	4290      	cmp	r0, r2
 8006eaa:	bf38      	it	cc
 8006eac:	2304      	movcc	r3, #4
 8006eae:	f841 c003 	str.w	ip, [r1, r3]
 8006eb2:	f1bc 0f00 	cmp.w	ip, #0
 8006eb6:	d001      	beq.n	8006ebc <__lshift+0xac>
 8006eb8:	f108 0602 	add.w	r6, r8, #2
 8006ebc:	3e01      	subs	r6, #1
 8006ebe:	4638      	mov	r0, r7
 8006ec0:	612e      	str	r6, [r5, #16]
 8006ec2:	4621      	mov	r1, r4
 8006ec4:	f7ff fd88 	bl	80069d8 <_Bfree>
 8006ec8:	4628      	mov	r0, r5
 8006eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ece:	f842 0f04 	str.w	r0, [r2, #4]!
 8006ed2:	3301      	adds	r3, #1
 8006ed4:	e7c1      	b.n	8006e5a <__lshift+0x4a>
 8006ed6:	3904      	subs	r1, #4
 8006ed8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006edc:	f841 2f04 	str.w	r2, [r1, #4]!
 8006ee0:	4298      	cmp	r0, r3
 8006ee2:	d8f9      	bhi.n	8006ed8 <__lshift+0xc8>
 8006ee4:	e7ea      	b.n	8006ebc <__lshift+0xac>
 8006ee6:	bf00      	nop
 8006ee8:	08008db8 	.word	0x08008db8
 8006eec:	08008e44 	.word	0x08008e44

08006ef0 <__mcmp>:
 8006ef0:	b530      	push	{r4, r5, lr}
 8006ef2:	6902      	ldr	r2, [r0, #16]
 8006ef4:	690c      	ldr	r4, [r1, #16]
 8006ef6:	1b12      	subs	r2, r2, r4
 8006ef8:	d10e      	bne.n	8006f18 <__mcmp+0x28>
 8006efa:	f100 0314 	add.w	r3, r0, #20
 8006efe:	3114      	adds	r1, #20
 8006f00:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006f04:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006f08:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006f0c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006f10:	42a5      	cmp	r5, r4
 8006f12:	d003      	beq.n	8006f1c <__mcmp+0x2c>
 8006f14:	d305      	bcc.n	8006f22 <__mcmp+0x32>
 8006f16:	2201      	movs	r2, #1
 8006f18:	4610      	mov	r0, r2
 8006f1a:	bd30      	pop	{r4, r5, pc}
 8006f1c:	4283      	cmp	r3, r0
 8006f1e:	d3f3      	bcc.n	8006f08 <__mcmp+0x18>
 8006f20:	e7fa      	b.n	8006f18 <__mcmp+0x28>
 8006f22:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006f26:	e7f7      	b.n	8006f18 <__mcmp+0x28>

08006f28 <__mdiff>:
 8006f28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f2c:	460c      	mov	r4, r1
 8006f2e:	4606      	mov	r6, r0
 8006f30:	4611      	mov	r1, r2
 8006f32:	4620      	mov	r0, r4
 8006f34:	4690      	mov	r8, r2
 8006f36:	f7ff ffdb 	bl	8006ef0 <__mcmp>
 8006f3a:	1e05      	subs	r5, r0, #0
 8006f3c:	d110      	bne.n	8006f60 <__mdiff+0x38>
 8006f3e:	4629      	mov	r1, r5
 8006f40:	4630      	mov	r0, r6
 8006f42:	f7ff fd09 	bl	8006958 <_Balloc>
 8006f46:	b930      	cbnz	r0, 8006f56 <__mdiff+0x2e>
 8006f48:	4b3a      	ldr	r3, [pc, #232]	; (8007034 <__mdiff+0x10c>)
 8006f4a:	4602      	mov	r2, r0
 8006f4c:	f240 2132 	movw	r1, #562	; 0x232
 8006f50:	4839      	ldr	r0, [pc, #228]	; (8007038 <__mdiff+0x110>)
 8006f52:	f001 f86d 	bl	8008030 <__assert_func>
 8006f56:	2301      	movs	r3, #1
 8006f58:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006f5c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f60:	bfa4      	itt	ge
 8006f62:	4643      	movge	r3, r8
 8006f64:	46a0      	movge	r8, r4
 8006f66:	4630      	mov	r0, r6
 8006f68:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006f6c:	bfa6      	itte	ge
 8006f6e:	461c      	movge	r4, r3
 8006f70:	2500      	movge	r5, #0
 8006f72:	2501      	movlt	r5, #1
 8006f74:	f7ff fcf0 	bl	8006958 <_Balloc>
 8006f78:	b920      	cbnz	r0, 8006f84 <__mdiff+0x5c>
 8006f7a:	4b2e      	ldr	r3, [pc, #184]	; (8007034 <__mdiff+0x10c>)
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006f82:	e7e5      	b.n	8006f50 <__mdiff+0x28>
 8006f84:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006f88:	6926      	ldr	r6, [r4, #16]
 8006f8a:	60c5      	str	r5, [r0, #12]
 8006f8c:	f104 0914 	add.w	r9, r4, #20
 8006f90:	f108 0514 	add.w	r5, r8, #20
 8006f94:	f100 0e14 	add.w	lr, r0, #20
 8006f98:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006f9c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006fa0:	f108 0210 	add.w	r2, r8, #16
 8006fa4:	46f2      	mov	sl, lr
 8006fa6:	2100      	movs	r1, #0
 8006fa8:	f859 3b04 	ldr.w	r3, [r9], #4
 8006fac:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006fb0:	fa1f f883 	uxth.w	r8, r3
 8006fb4:	fa11 f18b 	uxtah	r1, r1, fp
 8006fb8:	0c1b      	lsrs	r3, r3, #16
 8006fba:	eba1 0808 	sub.w	r8, r1, r8
 8006fbe:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006fc2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006fc6:	fa1f f888 	uxth.w	r8, r8
 8006fca:	1419      	asrs	r1, r3, #16
 8006fcc:	454e      	cmp	r6, r9
 8006fce:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006fd2:	f84a 3b04 	str.w	r3, [sl], #4
 8006fd6:	d8e7      	bhi.n	8006fa8 <__mdiff+0x80>
 8006fd8:	1b33      	subs	r3, r6, r4
 8006fda:	3b15      	subs	r3, #21
 8006fdc:	f023 0303 	bic.w	r3, r3, #3
 8006fe0:	3304      	adds	r3, #4
 8006fe2:	3415      	adds	r4, #21
 8006fe4:	42a6      	cmp	r6, r4
 8006fe6:	bf38      	it	cc
 8006fe8:	2304      	movcc	r3, #4
 8006fea:	441d      	add	r5, r3
 8006fec:	4473      	add	r3, lr
 8006fee:	469e      	mov	lr, r3
 8006ff0:	462e      	mov	r6, r5
 8006ff2:	4566      	cmp	r6, ip
 8006ff4:	d30e      	bcc.n	8007014 <__mdiff+0xec>
 8006ff6:	f10c 0203 	add.w	r2, ip, #3
 8006ffa:	1b52      	subs	r2, r2, r5
 8006ffc:	f022 0203 	bic.w	r2, r2, #3
 8007000:	3d03      	subs	r5, #3
 8007002:	45ac      	cmp	ip, r5
 8007004:	bf38      	it	cc
 8007006:	2200      	movcc	r2, #0
 8007008:	441a      	add	r2, r3
 800700a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800700e:	b17b      	cbz	r3, 8007030 <__mdiff+0x108>
 8007010:	6107      	str	r7, [r0, #16]
 8007012:	e7a3      	b.n	8006f5c <__mdiff+0x34>
 8007014:	f856 8b04 	ldr.w	r8, [r6], #4
 8007018:	fa11 f288 	uxtah	r2, r1, r8
 800701c:	1414      	asrs	r4, r2, #16
 800701e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007022:	b292      	uxth	r2, r2
 8007024:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007028:	f84e 2b04 	str.w	r2, [lr], #4
 800702c:	1421      	asrs	r1, r4, #16
 800702e:	e7e0      	b.n	8006ff2 <__mdiff+0xca>
 8007030:	3f01      	subs	r7, #1
 8007032:	e7ea      	b.n	800700a <__mdiff+0xe2>
 8007034:	08008db8 	.word	0x08008db8
 8007038:	08008e44 	.word	0x08008e44

0800703c <__ulp>:
 800703c:	b082      	sub	sp, #8
 800703e:	ed8d 0b00 	vstr	d0, [sp]
 8007042:	9b01      	ldr	r3, [sp, #4]
 8007044:	4912      	ldr	r1, [pc, #72]	; (8007090 <__ulp+0x54>)
 8007046:	4019      	ands	r1, r3
 8007048:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800704c:	2900      	cmp	r1, #0
 800704e:	dd05      	ble.n	800705c <__ulp+0x20>
 8007050:	2200      	movs	r2, #0
 8007052:	460b      	mov	r3, r1
 8007054:	ec43 2b10 	vmov	d0, r2, r3
 8007058:	b002      	add	sp, #8
 800705a:	4770      	bx	lr
 800705c:	4249      	negs	r1, r1
 800705e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8007062:	ea4f 5021 	mov.w	r0, r1, asr #20
 8007066:	f04f 0200 	mov.w	r2, #0
 800706a:	f04f 0300 	mov.w	r3, #0
 800706e:	da04      	bge.n	800707a <__ulp+0x3e>
 8007070:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8007074:	fa41 f300 	asr.w	r3, r1, r0
 8007078:	e7ec      	b.n	8007054 <__ulp+0x18>
 800707a:	f1a0 0114 	sub.w	r1, r0, #20
 800707e:	291e      	cmp	r1, #30
 8007080:	bfda      	itte	le
 8007082:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8007086:	fa20 f101 	lsrle.w	r1, r0, r1
 800708a:	2101      	movgt	r1, #1
 800708c:	460a      	mov	r2, r1
 800708e:	e7e1      	b.n	8007054 <__ulp+0x18>
 8007090:	7ff00000 	.word	0x7ff00000

08007094 <__b2d>:
 8007094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007096:	6905      	ldr	r5, [r0, #16]
 8007098:	f100 0714 	add.w	r7, r0, #20
 800709c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80070a0:	1f2e      	subs	r6, r5, #4
 80070a2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80070a6:	4620      	mov	r0, r4
 80070a8:	f7ff fd48 	bl	8006b3c <__hi0bits>
 80070ac:	f1c0 0320 	rsb	r3, r0, #32
 80070b0:	280a      	cmp	r0, #10
 80070b2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007130 <__b2d+0x9c>
 80070b6:	600b      	str	r3, [r1, #0]
 80070b8:	dc14      	bgt.n	80070e4 <__b2d+0x50>
 80070ba:	f1c0 0e0b 	rsb	lr, r0, #11
 80070be:	fa24 f10e 	lsr.w	r1, r4, lr
 80070c2:	42b7      	cmp	r7, r6
 80070c4:	ea41 030c 	orr.w	r3, r1, ip
 80070c8:	bf34      	ite	cc
 80070ca:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80070ce:	2100      	movcs	r1, #0
 80070d0:	3015      	adds	r0, #21
 80070d2:	fa04 f000 	lsl.w	r0, r4, r0
 80070d6:	fa21 f10e 	lsr.w	r1, r1, lr
 80070da:	ea40 0201 	orr.w	r2, r0, r1
 80070de:	ec43 2b10 	vmov	d0, r2, r3
 80070e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070e4:	42b7      	cmp	r7, r6
 80070e6:	bf3a      	itte	cc
 80070e8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80070ec:	f1a5 0608 	subcc.w	r6, r5, #8
 80070f0:	2100      	movcs	r1, #0
 80070f2:	380b      	subs	r0, #11
 80070f4:	d017      	beq.n	8007126 <__b2d+0x92>
 80070f6:	f1c0 0c20 	rsb	ip, r0, #32
 80070fa:	fa04 f500 	lsl.w	r5, r4, r0
 80070fe:	42be      	cmp	r6, r7
 8007100:	fa21 f40c 	lsr.w	r4, r1, ip
 8007104:	ea45 0504 	orr.w	r5, r5, r4
 8007108:	bf8c      	ite	hi
 800710a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800710e:	2400      	movls	r4, #0
 8007110:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8007114:	fa01 f000 	lsl.w	r0, r1, r0
 8007118:	fa24 f40c 	lsr.w	r4, r4, ip
 800711c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007120:	ea40 0204 	orr.w	r2, r0, r4
 8007124:	e7db      	b.n	80070de <__b2d+0x4a>
 8007126:	ea44 030c 	orr.w	r3, r4, ip
 800712a:	460a      	mov	r2, r1
 800712c:	e7d7      	b.n	80070de <__b2d+0x4a>
 800712e:	bf00      	nop
 8007130:	3ff00000 	.word	0x3ff00000

08007134 <__d2b>:
 8007134:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007138:	4689      	mov	r9, r1
 800713a:	2101      	movs	r1, #1
 800713c:	ec57 6b10 	vmov	r6, r7, d0
 8007140:	4690      	mov	r8, r2
 8007142:	f7ff fc09 	bl	8006958 <_Balloc>
 8007146:	4604      	mov	r4, r0
 8007148:	b930      	cbnz	r0, 8007158 <__d2b+0x24>
 800714a:	4602      	mov	r2, r0
 800714c:	4b25      	ldr	r3, [pc, #148]	; (80071e4 <__d2b+0xb0>)
 800714e:	4826      	ldr	r0, [pc, #152]	; (80071e8 <__d2b+0xb4>)
 8007150:	f240 310a 	movw	r1, #778	; 0x30a
 8007154:	f000 ff6c 	bl	8008030 <__assert_func>
 8007158:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800715c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007160:	bb35      	cbnz	r5, 80071b0 <__d2b+0x7c>
 8007162:	2e00      	cmp	r6, #0
 8007164:	9301      	str	r3, [sp, #4]
 8007166:	d028      	beq.n	80071ba <__d2b+0x86>
 8007168:	4668      	mov	r0, sp
 800716a:	9600      	str	r6, [sp, #0]
 800716c:	f7ff fd06 	bl	8006b7c <__lo0bits>
 8007170:	9900      	ldr	r1, [sp, #0]
 8007172:	b300      	cbz	r0, 80071b6 <__d2b+0x82>
 8007174:	9a01      	ldr	r2, [sp, #4]
 8007176:	f1c0 0320 	rsb	r3, r0, #32
 800717a:	fa02 f303 	lsl.w	r3, r2, r3
 800717e:	430b      	orrs	r3, r1
 8007180:	40c2      	lsrs	r2, r0
 8007182:	6163      	str	r3, [r4, #20]
 8007184:	9201      	str	r2, [sp, #4]
 8007186:	9b01      	ldr	r3, [sp, #4]
 8007188:	61a3      	str	r3, [r4, #24]
 800718a:	2b00      	cmp	r3, #0
 800718c:	bf14      	ite	ne
 800718e:	2202      	movne	r2, #2
 8007190:	2201      	moveq	r2, #1
 8007192:	6122      	str	r2, [r4, #16]
 8007194:	b1d5      	cbz	r5, 80071cc <__d2b+0x98>
 8007196:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800719a:	4405      	add	r5, r0
 800719c:	f8c9 5000 	str.w	r5, [r9]
 80071a0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80071a4:	f8c8 0000 	str.w	r0, [r8]
 80071a8:	4620      	mov	r0, r4
 80071aa:	b003      	add	sp, #12
 80071ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80071b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071b4:	e7d5      	b.n	8007162 <__d2b+0x2e>
 80071b6:	6161      	str	r1, [r4, #20]
 80071b8:	e7e5      	b.n	8007186 <__d2b+0x52>
 80071ba:	a801      	add	r0, sp, #4
 80071bc:	f7ff fcde 	bl	8006b7c <__lo0bits>
 80071c0:	9b01      	ldr	r3, [sp, #4]
 80071c2:	6163      	str	r3, [r4, #20]
 80071c4:	2201      	movs	r2, #1
 80071c6:	6122      	str	r2, [r4, #16]
 80071c8:	3020      	adds	r0, #32
 80071ca:	e7e3      	b.n	8007194 <__d2b+0x60>
 80071cc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80071d0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80071d4:	f8c9 0000 	str.w	r0, [r9]
 80071d8:	6918      	ldr	r0, [r3, #16]
 80071da:	f7ff fcaf 	bl	8006b3c <__hi0bits>
 80071de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80071e2:	e7df      	b.n	80071a4 <__d2b+0x70>
 80071e4:	08008db8 	.word	0x08008db8
 80071e8:	08008e44 	.word	0x08008e44

080071ec <__ratio>:
 80071ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071f0:	4688      	mov	r8, r1
 80071f2:	4669      	mov	r1, sp
 80071f4:	4681      	mov	r9, r0
 80071f6:	f7ff ff4d 	bl	8007094 <__b2d>
 80071fa:	a901      	add	r1, sp, #4
 80071fc:	4640      	mov	r0, r8
 80071fe:	ec55 4b10 	vmov	r4, r5, d0
 8007202:	f7ff ff47 	bl	8007094 <__b2d>
 8007206:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800720a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800720e:	eba3 0c02 	sub.w	ip, r3, r2
 8007212:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007216:	1a9b      	subs	r3, r3, r2
 8007218:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800721c:	ec51 0b10 	vmov	r0, r1, d0
 8007220:	2b00      	cmp	r3, #0
 8007222:	bfd6      	itet	le
 8007224:	460a      	movle	r2, r1
 8007226:	462a      	movgt	r2, r5
 8007228:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800722c:	468b      	mov	fp, r1
 800722e:	462f      	mov	r7, r5
 8007230:	bfd4      	ite	le
 8007232:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007236:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800723a:	4620      	mov	r0, r4
 800723c:	ee10 2a10 	vmov	r2, s0
 8007240:	465b      	mov	r3, fp
 8007242:	4639      	mov	r1, r7
 8007244:	f7f9 fb1a 	bl	800087c <__aeabi_ddiv>
 8007248:	ec41 0b10 	vmov	d0, r0, r1
 800724c:	b003      	add	sp, #12
 800724e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007252 <__copybits>:
 8007252:	3901      	subs	r1, #1
 8007254:	b570      	push	{r4, r5, r6, lr}
 8007256:	1149      	asrs	r1, r1, #5
 8007258:	6914      	ldr	r4, [r2, #16]
 800725a:	3101      	adds	r1, #1
 800725c:	f102 0314 	add.w	r3, r2, #20
 8007260:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007264:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007268:	1f05      	subs	r5, r0, #4
 800726a:	42a3      	cmp	r3, r4
 800726c:	d30c      	bcc.n	8007288 <__copybits+0x36>
 800726e:	1aa3      	subs	r3, r4, r2
 8007270:	3b11      	subs	r3, #17
 8007272:	f023 0303 	bic.w	r3, r3, #3
 8007276:	3211      	adds	r2, #17
 8007278:	42a2      	cmp	r2, r4
 800727a:	bf88      	it	hi
 800727c:	2300      	movhi	r3, #0
 800727e:	4418      	add	r0, r3
 8007280:	2300      	movs	r3, #0
 8007282:	4288      	cmp	r0, r1
 8007284:	d305      	bcc.n	8007292 <__copybits+0x40>
 8007286:	bd70      	pop	{r4, r5, r6, pc}
 8007288:	f853 6b04 	ldr.w	r6, [r3], #4
 800728c:	f845 6f04 	str.w	r6, [r5, #4]!
 8007290:	e7eb      	b.n	800726a <__copybits+0x18>
 8007292:	f840 3b04 	str.w	r3, [r0], #4
 8007296:	e7f4      	b.n	8007282 <__copybits+0x30>

08007298 <__any_on>:
 8007298:	f100 0214 	add.w	r2, r0, #20
 800729c:	6900      	ldr	r0, [r0, #16]
 800729e:	114b      	asrs	r3, r1, #5
 80072a0:	4298      	cmp	r0, r3
 80072a2:	b510      	push	{r4, lr}
 80072a4:	db11      	blt.n	80072ca <__any_on+0x32>
 80072a6:	dd0a      	ble.n	80072be <__any_on+0x26>
 80072a8:	f011 011f 	ands.w	r1, r1, #31
 80072ac:	d007      	beq.n	80072be <__any_on+0x26>
 80072ae:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80072b2:	fa24 f001 	lsr.w	r0, r4, r1
 80072b6:	fa00 f101 	lsl.w	r1, r0, r1
 80072ba:	428c      	cmp	r4, r1
 80072bc:	d10b      	bne.n	80072d6 <__any_on+0x3e>
 80072be:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d803      	bhi.n	80072ce <__any_on+0x36>
 80072c6:	2000      	movs	r0, #0
 80072c8:	bd10      	pop	{r4, pc}
 80072ca:	4603      	mov	r3, r0
 80072cc:	e7f7      	b.n	80072be <__any_on+0x26>
 80072ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80072d2:	2900      	cmp	r1, #0
 80072d4:	d0f5      	beq.n	80072c2 <__any_on+0x2a>
 80072d6:	2001      	movs	r0, #1
 80072d8:	e7f6      	b.n	80072c8 <__any_on+0x30>

080072da <_calloc_r>:
 80072da:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80072dc:	fba1 2402 	umull	r2, r4, r1, r2
 80072e0:	b94c      	cbnz	r4, 80072f6 <_calloc_r+0x1c>
 80072e2:	4611      	mov	r1, r2
 80072e4:	9201      	str	r2, [sp, #4]
 80072e6:	f000 f87b 	bl	80073e0 <_malloc_r>
 80072ea:	9a01      	ldr	r2, [sp, #4]
 80072ec:	4605      	mov	r5, r0
 80072ee:	b930      	cbnz	r0, 80072fe <_calloc_r+0x24>
 80072f0:	4628      	mov	r0, r5
 80072f2:	b003      	add	sp, #12
 80072f4:	bd30      	pop	{r4, r5, pc}
 80072f6:	220c      	movs	r2, #12
 80072f8:	6002      	str	r2, [r0, #0]
 80072fa:	2500      	movs	r5, #0
 80072fc:	e7f8      	b.n	80072f0 <_calloc_r+0x16>
 80072fe:	4621      	mov	r1, r4
 8007300:	f7fc fb18 	bl	8003934 <memset>
 8007304:	e7f4      	b.n	80072f0 <_calloc_r+0x16>
	...

08007308 <_free_r>:
 8007308:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800730a:	2900      	cmp	r1, #0
 800730c:	d044      	beq.n	8007398 <_free_r+0x90>
 800730e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007312:	9001      	str	r0, [sp, #4]
 8007314:	2b00      	cmp	r3, #0
 8007316:	f1a1 0404 	sub.w	r4, r1, #4
 800731a:	bfb8      	it	lt
 800731c:	18e4      	addlt	r4, r4, r3
 800731e:	f001 f88b 	bl	8008438 <__malloc_lock>
 8007322:	4a1e      	ldr	r2, [pc, #120]	; (800739c <_free_r+0x94>)
 8007324:	9801      	ldr	r0, [sp, #4]
 8007326:	6813      	ldr	r3, [r2, #0]
 8007328:	b933      	cbnz	r3, 8007338 <_free_r+0x30>
 800732a:	6063      	str	r3, [r4, #4]
 800732c:	6014      	str	r4, [r2, #0]
 800732e:	b003      	add	sp, #12
 8007330:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007334:	f001 b886 	b.w	8008444 <__malloc_unlock>
 8007338:	42a3      	cmp	r3, r4
 800733a:	d908      	bls.n	800734e <_free_r+0x46>
 800733c:	6825      	ldr	r5, [r4, #0]
 800733e:	1961      	adds	r1, r4, r5
 8007340:	428b      	cmp	r3, r1
 8007342:	bf01      	itttt	eq
 8007344:	6819      	ldreq	r1, [r3, #0]
 8007346:	685b      	ldreq	r3, [r3, #4]
 8007348:	1949      	addeq	r1, r1, r5
 800734a:	6021      	streq	r1, [r4, #0]
 800734c:	e7ed      	b.n	800732a <_free_r+0x22>
 800734e:	461a      	mov	r2, r3
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	b10b      	cbz	r3, 8007358 <_free_r+0x50>
 8007354:	42a3      	cmp	r3, r4
 8007356:	d9fa      	bls.n	800734e <_free_r+0x46>
 8007358:	6811      	ldr	r1, [r2, #0]
 800735a:	1855      	adds	r5, r2, r1
 800735c:	42a5      	cmp	r5, r4
 800735e:	d10b      	bne.n	8007378 <_free_r+0x70>
 8007360:	6824      	ldr	r4, [r4, #0]
 8007362:	4421      	add	r1, r4
 8007364:	1854      	adds	r4, r2, r1
 8007366:	42a3      	cmp	r3, r4
 8007368:	6011      	str	r1, [r2, #0]
 800736a:	d1e0      	bne.n	800732e <_free_r+0x26>
 800736c:	681c      	ldr	r4, [r3, #0]
 800736e:	685b      	ldr	r3, [r3, #4]
 8007370:	6053      	str	r3, [r2, #4]
 8007372:	4421      	add	r1, r4
 8007374:	6011      	str	r1, [r2, #0]
 8007376:	e7da      	b.n	800732e <_free_r+0x26>
 8007378:	d902      	bls.n	8007380 <_free_r+0x78>
 800737a:	230c      	movs	r3, #12
 800737c:	6003      	str	r3, [r0, #0]
 800737e:	e7d6      	b.n	800732e <_free_r+0x26>
 8007380:	6825      	ldr	r5, [r4, #0]
 8007382:	1961      	adds	r1, r4, r5
 8007384:	428b      	cmp	r3, r1
 8007386:	bf04      	itt	eq
 8007388:	6819      	ldreq	r1, [r3, #0]
 800738a:	685b      	ldreq	r3, [r3, #4]
 800738c:	6063      	str	r3, [r4, #4]
 800738e:	bf04      	itt	eq
 8007390:	1949      	addeq	r1, r1, r5
 8007392:	6021      	streq	r1, [r4, #0]
 8007394:	6054      	str	r4, [r2, #4]
 8007396:	e7ca      	b.n	800732e <_free_r+0x26>
 8007398:	b003      	add	sp, #12
 800739a:	bd30      	pop	{r4, r5, pc}
 800739c:	20000424 	.word	0x20000424

080073a0 <sbrk_aligned>:
 80073a0:	b570      	push	{r4, r5, r6, lr}
 80073a2:	4e0e      	ldr	r6, [pc, #56]	; (80073dc <sbrk_aligned+0x3c>)
 80073a4:	460c      	mov	r4, r1
 80073a6:	6831      	ldr	r1, [r6, #0]
 80073a8:	4605      	mov	r5, r0
 80073aa:	b911      	cbnz	r1, 80073b2 <sbrk_aligned+0x12>
 80073ac:	f000 fd28 	bl	8007e00 <_sbrk_r>
 80073b0:	6030      	str	r0, [r6, #0]
 80073b2:	4621      	mov	r1, r4
 80073b4:	4628      	mov	r0, r5
 80073b6:	f000 fd23 	bl	8007e00 <_sbrk_r>
 80073ba:	1c43      	adds	r3, r0, #1
 80073bc:	d00a      	beq.n	80073d4 <sbrk_aligned+0x34>
 80073be:	1cc4      	adds	r4, r0, #3
 80073c0:	f024 0403 	bic.w	r4, r4, #3
 80073c4:	42a0      	cmp	r0, r4
 80073c6:	d007      	beq.n	80073d8 <sbrk_aligned+0x38>
 80073c8:	1a21      	subs	r1, r4, r0
 80073ca:	4628      	mov	r0, r5
 80073cc:	f000 fd18 	bl	8007e00 <_sbrk_r>
 80073d0:	3001      	adds	r0, #1
 80073d2:	d101      	bne.n	80073d8 <sbrk_aligned+0x38>
 80073d4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80073d8:	4620      	mov	r0, r4
 80073da:	bd70      	pop	{r4, r5, r6, pc}
 80073dc:	20000428 	.word	0x20000428

080073e0 <_malloc_r>:
 80073e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073e4:	1ccd      	adds	r5, r1, #3
 80073e6:	f025 0503 	bic.w	r5, r5, #3
 80073ea:	3508      	adds	r5, #8
 80073ec:	2d0c      	cmp	r5, #12
 80073ee:	bf38      	it	cc
 80073f0:	250c      	movcc	r5, #12
 80073f2:	2d00      	cmp	r5, #0
 80073f4:	4607      	mov	r7, r0
 80073f6:	db01      	blt.n	80073fc <_malloc_r+0x1c>
 80073f8:	42a9      	cmp	r1, r5
 80073fa:	d905      	bls.n	8007408 <_malloc_r+0x28>
 80073fc:	230c      	movs	r3, #12
 80073fe:	603b      	str	r3, [r7, #0]
 8007400:	2600      	movs	r6, #0
 8007402:	4630      	mov	r0, r6
 8007404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007408:	4e2e      	ldr	r6, [pc, #184]	; (80074c4 <_malloc_r+0xe4>)
 800740a:	f001 f815 	bl	8008438 <__malloc_lock>
 800740e:	6833      	ldr	r3, [r6, #0]
 8007410:	461c      	mov	r4, r3
 8007412:	bb34      	cbnz	r4, 8007462 <_malloc_r+0x82>
 8007414:	4629      	mov	r1, r5
 8007416:	4638      	mov	r0, r7
 8007418:	f7ff ffc2 	bl	80073a0 <sbrk_aligned>
 800741c:	1c43      	adds	r3, r0, #1
 800741e:	4604      	mov	r4, r0
 8007420:	d14d      	bne.n	80074be <_malloc_r+0xde>
 8007422:	6834      	ldr	r4, [r6, #0]
 8007424:	4626      	mov	r6, r4
 8007426:	2e00      	cmp	r6, #0
 8007428:	d140      	bne.n	80074ac <_malloc_r+0xcc>
 800742a:	6823      	ldr	r3, [r4, #0]
 800742c:	4631      	mov	r1, r6
 800742e:	4638      	mov	r0, r7
 8007430:	eb04 0803 	add.w	r8, r4, r3
 8007434:	f000 fce4 	bl	8007e00 <_sbrk_r>
 8007438:	4580      	cmp	r8, r0
 800743a:	d13a      	bne.n	80074b2 <_malloc_r+0xd2>
 800743c:	6821      	ldr	r1, [r4, #0]
 800743e:	3503      	adds	r5, #3
 8007440:	1a6d      	subs	r5, r5, r1
 8007442:	f025 0503 	bic.w	r5, r5, #3
 8007446:	3508      	adds	r5, #8
 8007448:	2d0c      	cmp	r5, #12
 800744a:	bf38      	it	cc
 800744c:	250c      	movcc	r5, #12
 800744e:	4629      	mov	r1, r5
 8007450:	4638      	mov	r0, r7
 8007452:	f7ff ffa5 	bl	80073a0 <sbrk_aligned>
 8007456:	3001      	adds	r0, #1
 8007458:	d02b      	beq.n	80074b2 <_malloc_r+0xd2>
 800745a:	6823      	ldr	r3, [r4, #0]
 800745c:	442b      	add	r3, r5
 800745e:	6023      	str	r3, [r4, #0]
 8007460:	e00e      	b.n	8007480 <_malloc_r+0xa0>
 8007462:	6822      	ldr	r2, [r4, #0]
 8007464:	1b52      	subs	r2, r2, r5
 8007466:	d41e      	bmi.n	80074a6 <_malloc_r+0xc6>
 8007468:	2a0b      	cmp	r2, #11
 800746a:	d916      	bls.n	800749a <_malloc_r+0xba>
 800746c:	1961      	adds	r1, r4, r5
 800746e:	42a3      	cmp	r3, r4
 8007470:	6025      	str	r5, [r4, #0]
 8007472:	bf18      	it	ne
 8007474:	6059      	strne	r1, [r3, #4]
 8007476:	6863      	ldr	r3, [r4, #4]
 8007478:	bf08      	it	eq
 800747a:	6031      	streq	r1, [r6, #0]
 800747c:	5162      	str	r2, [r4, r5]
 800747e:	604b      	str	r3, [r1, #4]
 8007480:	4638      	mov	r0, r7
 8007482:	f104 060b 	add.w	r6, r4, #11
 8007486:	f000 ffdd 	bl	8008444 <__malloc_unlock>
 800748a:	f026 0607 	bic.w	r6, r6, #7
 800748e:	1d23      	adds	r3, r4, #4
 8007490:	1af2      	subs	r2, r6, r3
 8007492:	d0b6      	beq.n	8007402 <_malloc_r+0x22>
 8007494:	1b9b      	subs	r3, r3, r6
 8007496:	50a3      	str	r3, [r4, r2]
 8007498:	e7b3      	b.n	8007402 <_malloc_r+0x22>
 800749a:	6862      	ldr	r2, [r4, #4]
 800749c:	42a3      	cmp	r3, r4
 800749e:	bf0c      	ite	eq
 80074a0:	6032      	streq	r2, [r6, #0]
 80074a2:	605a      	strne	r2, [r3, #4]
 80074a4:	e7ec      	b.n	8007480 <_malloc_r+0xa0>
 80074a6:	4623      	mov	r3, r4
 80074a8:	6864      	ldr	r4, [r4, #4]
 80074aa:	e7b2      	b.n	8007412 <_malloc_r+0x32>
 80074ac:	4634      	mov	r4, r6
 80074ae:	6876      	ldr	r6, [r6, #4]
 80074b0:	e7b9      	b.n	8007426 <_malloc_r+0x46>
 80074b2:	230c      	movs	r3, #12
 80074b4:	603b      	str	r3, [r7, #0]
 80074b6:	4638      	mov	r0, r7
 80074b8:	f000 ffc4 	bl	8008444 <__malloc_unlock>
 80074bc:	e7a1      	b.n	8007402 <_malloc_r+0x22>
 80074be:	6025      	str	r5, [r4, #0]
 80074c0:	e7de      	b.n	8007480 <_malloc_r+0xa0>
 80074c2:	bf00      	nop
 80074c4:	20000424 	.word	0x20000424

080074c8 <__ssputs_r>:
 80074c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074cc:	688e      	ldr	r6, [r1, #8]
 80074ce:	429e      	cmp	r6, r3
 80074d0:	4682      	mov	sl, r0
 80074d2:	460c      	mov	r4, r1
 80074d4:	4690      	mov	r8, r2
 80074d6:	461f      	mov	r7, r3
 80074d8:	d838      	bhi.n	800754c <__ssputs_r+0x84>
 80074da:	898a      	ldrh	r2, [r1, #12]
 80074dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80074e0:	d032      	beq.n	8007548 <__ssputs_r+0x80>
 80074e2:	6825      	ldr	r5, [r4, #0]
 80074e4:	6909      	ldr	r1, [r1, #16]
 80074e6:	eba5 0901 	sub.w	r9, r5, r1
 80074ea:	6965      	ldr	r5, [r4, #20]
 80074ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80074f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80074f4:	3301      	adds	r3, #1
 80074f6:	444b      	add	r3, r9
 80074f8:	106d      	asrs	r5, r5, #1
 80074fa:	429d      	cmp	r5, r3
 80074fc:	bf38      	it	cc
 80074fe:	461d      	movcc	r5, r3
 8007500:	0553      	lsls	r3, r2, #21
 8007502:	d531      	bpl.n	8007568 <__ssputs_r+0xa0>
 8007504:	4629      	mov	r1, r5
 8007506:	f7ff ff6b 	bl	80073e0 <_malloc_r>
 800750a:	4606      	mov	r6, r0
 800750c:	b950      	cbnz	r0, 8007524 <__ssputs_r+0x5c>
 800750e:	230c      	movs	r3, #12
 8007510:	f8ca 3000 	str.w	r3, [sl]
 8007514:	89a3      	ldrh	r3, [r4, #12]
 8007516:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800751a:	81a3      	strh	r3, [r4, #12]
 800751c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007524:	6921      	ldr	r1, [r4, #16]
 8007526:	464a      	mov	r2, r9
 8007528:	f7ff fa08 	bl	800693c <memcpy>
 800752c:	89a3      	ldrh	r3, [r4, #12]
 800752e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007532:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007536:	81a3      	strh	r3, [r4, #12]
 8007538:	6126      	str	r6, [r4, #16]
 800753a:	6165      	str	r5, [r4, #20]
 800753c:	444e      	add	r6, r9
 800753e:	eba5 0509 	sub.w	r5, r5, r9
 8007542:	6026      	str	r6, [r4, #0]
 8007544:	60a5      	str	r5, [r4, #8]
 8007546:	463e      	mov	r6, r7
 8007548:	42be      	cmp	r6, r7
 800754a:	d900      	bls.n	800754e <__ssputs_r+0x86>
 800754c:	463e      	mov	r6, r7
 800754e:	6820      	ldr	r0, [r4, #0]
 8007550:	4632      	mov	r2, r6
 8007552:	4641      	mov	r1, r8
 8007554:	f000 ff56 	bl	8008404 <memmove>
 8007558:	68a3      	ldr	r3, [r4, #8]
 800755a:	1b9b      	subs	r3, r3, r6
 800755c:	60a3      	str	r3, [r4, #8]
 800755e:	6823      	ldr	r3, [r4, #0]
 8007560:	4433      	add	r3, r6
 8007562:	6023      	str	r3, [r4, #0]
 8007564:	2000      	movs	r0, #0
 8007566:	e7db      	b.n	8007520 <__ssputs_r+0x58>
 8007568:	462a      	mov	r2, r5
 800756a:	f000 ff71 	bl	8008450 <_realloc_r>
 800756e:	4606      	mov	r6, r0
 8007570:	2800      	cmp	r0, #0
 8007572:	d1e1      	bne.n	8007538 <__ssputs_r+0x70>
 8007574:	6921      	ldr	r1, [r4, #16]
 8007576:	4650      	mov	r0, sl
 8007578:	f7ff fec6 	bl	8007308 <_free_r>
 800757c:	e7c7      	b.n	800750e <__ssputs_r+0x46>
	...

08007580 <_svfiprintf_r>:
 8007580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007584:	4698      	mov	r8, r3
 8007586:	898b      	ldrh	r3, [r1, #12]
 8007588:	061b      	lsls	r3, r3, #24
 800758a:	b09d      	sub	sp, #116	; 0x74
 800758c:	4607      	mov	r7, r0
 800758e:	460d      	mov	r5, r1
 8007590:	4614      	mov	r4, r2
 8007592:	d50e      	bpl.n	80075b2 <_svfiprintf_r+0x32>
 8007594:	690b      	ldr	r3, [r1, #16]
 8007596:	b963      	cbnz	r3, 80075b2 <_svfiprintf_r+0x32>
 8007598:	2140      	movs	r1, #64	; 0x40
 800759a:	f7ff ff21 	bl	80073e0 <_malloc_r>
 800759e:	6028      	str	r0, [r5, #0]
 80075a0:	6128      	str	r0, [r5, #16]
 80075a2:	b920      	cbnz	r0, 80075ae <_svfiprintf_r+0x2e>
 80075a4:	230c      	movs	r3, #12
 80075a6:	603b      	str	r3, [r7, #0]
 80075a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80075ac:	e0d1      	b.n	8007752 <_svfiprintf_r+0x1d2>
 80075ae:	2340      	movs	r3, #64	; 0x40
 80075b0:	616b      	str	r3, [r5, #20]
 80075b2:	2300      	movs	r3, #0
 80075b4:	9309      	str	r3, [sp, #36]	; 0x24
 80075b6:	2320      	movs	r3, #32
 80075b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80075bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80075c0:	2330      	movs	r3, #48	; 0x30
 80075c2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800776c <_svfiprintf_r+0x1ec>
 80075c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80075ca:	f04f 0901 	mov.w	r9, #1
 80075ce:	4623      	mov	r3, r4
 80075d0:	469a      	mov	sl, r3
 80075d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075d6:	b10a      	cbz	r2, 80075dc <_svfiprintf_r+0x5c>
 80075d8:	2a25      	cmp	r2, #37	; 0x25
 80075da:	d1f9      	bne.n	80075d0 <_svfiprintf_r+0x50>
 80075dc:	ebba 0b04 	subs.w	fp, sl, r4
 80075e0:	d00b      	beq.n	80075fa <_svfiprintf_r+0x7a>
 80075e2:	465b      	mov	r3, fp
 80075e4:	4622      	mov	r2, r4
 80075e6:	4629      	mov	r1, r5
 80075e8:	4638      	mov	r0, r7
 80075ea:	f7ff ff6d 	bl	80074c8 <__ssputs_r>
 80075ee:	3001      	adds	r0, #1
 80075f0:	f000 80aa 	beq.w	8007748 <_svfiprintf_r+0x1c8>
 80075f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075f6:	445a      	add	r2, fp
 80075f8:	9209      	str	r2, [sp, #36]	; 0x24
 80075fa:	f89a 3000 	ldrb.w	r3, [sl]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	f000 80a2 	beq.w	8007748 <_svfiprintf_r+0x1c8>
 8007604:	2300      	movs	r3, #0
 8007606:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800760a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800760e:	f10a 0a01 	add.w	sl, sl, #1
 8007612:	9304      	str	r3, [sp, #16]
 8007614:	9307      	str	r3, [sp, #28]
 8007616:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800761a:	931a      	str	r3, [sp, #104]	; 0x68
 800761c:	4654      	mov	r4, sl
 800761e:	2205      	movs	r2, #5
 8007620:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007624:	4851      	ldr	r0, [pc, #324]	; (800776c <_svfiprintf_r+0x1ec>)
 8007626:	f7f8 fdf3 	bl	8000210 <memchr>
 800762a:	9a04      	ldr	r2, [sp, #16]
 800762c:	b9d8      	cbnz	r0, 8007666 <_svfiprintf_r+0xe6>
 800762e:	06d0      	lsls	r0, r2, #27
 8007630:	bf44      	itt	mi
 8007632:	2320      	movmi	r3, #32
 8007634:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007638:	0711      	lsls	r1, r2, #28
 800763a:	bf44      	itt	mi
 800763c:	232b      	movmi	r3, #43	; 0x2b
 800763e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007642:	f89a 3000 	ldrb.w	r3, [sl]
 8007646:	2b2a      	cmp	r3, #42	; 0x2a
 8007648:	d015      	beq.n	8007676 <_svfiprintf_r+0xf6>
 800764a:	9a07      	ldr	r2, [sp, #28]
 800764c:	4654      	mov	r4, sl
 800764e:	2000      	movs	r0, #0
 8007650:	f04f 0c0a 	mov.w	ip, #10
 8007654:	4621      	mov	r1, r4
 8007656:	f811 3b01 	ldrb.w	r3, [r1], #1
 800765a:	3b30      	subs	r3, #48	; 0x30
 800765c:	2b09      	cmp	r3, #9
 800765e:	d94e      	bls.n	80076fe <_svfiprintf_r+0x17e>
 8007660:	b1b0      	cbz	r0, 8007690 <_svfiprintf_r+0x110>
 8007662:	9207      	str	r2, [sp, #28]
 8007664:	e014      	b.n	8007690 <_svfiprintf_r+0x110>
 8007666:	eba0 0308 	sub.w	r3, r0, r8
 800766a:	fa09 f303 	lsl.w	r3, r9, r3
 800766e:	4313      	orrs	r3, r2
 8007670:	9304      	str	r3, [sp, #16]
 8007672:	46a2      	mov	sl, r4
 8007674:	e7d2      	b.n	800761c <_svfiprintf_r+0x9c>
 8007676:	9b03      	ldr	r3, [sp, #12]
 8007678:	1d19      	adds	r1, r3, #4
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	9103      	str	r1, [sp, #12]
 800767e:	2b00      	cmp	r3, #0
 8007680:	bfbb      	ittet	lt
 8007682:	425b      	neglt	r3, r3
 8007684:	f042 0202 	orrlt.w	r2, r2, #2
 8007688:	9307      	strge	r3, [sp, #28]
 800768a:	9307      	strlt	r3, [sp, #28]
 800768c:	bfb8      	it	lt
 800768e:	9204      	strlt	r2, [sp, #16]
 8007690:	7823      	ldrb	r3, [r4, #0]
 8007692:	2b2e      	cmp	r3, #46	; 0x2e
 8007694:	d10c      	bne.n	80076b0 <_svfiprintf_r+0x130>
 8007696:	7863      	ldrb	r3, [r4, #1]
 8007698:	2b2a      	cmp	r3, #42	; 0x2a
 800769a:	d135      	bne.n	8007708 <_svfiprintf_r+0x188>
 800769c:	9b03      	ldr	r3, [sp, #12]
 800769e:	1d1a      	adds	r2, r3, #4
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	9203      	str	r2, [sp, #12]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	bfb8      	it	lt
 80076a8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80076ac:	3402      	adds	r4, #2
 80076ae:	9305      	str	r3, [sp, #20]
 80076b0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800777c <_svfiprintf_r+0x1fc>
 80076b4:	7821      	ldrb	r1, [r4, #0]
 80076b6:	2203      	movs	r2, #3
 80076b8:	4650      	mov	r0, sl
 80076ba:	f7f8 fda9 	bl	8000210 <memchr>
 80076be:	b140      	cbz	r0, 80076d2 <_svfiprintf_r+0x152>
 80076c0:	2340      	movs	r3, #64	; 0x40
 80076c2:	eba0 000a 	sub.w	r0, r0, sl
 80076c6:	fa03 f000 	lsl.w	r0, r3, r0
 80076ca:	9b04      	ldr	r3, [sp, #16]
 80076cc:	4303      	orrs	r3, r0
 80076ce:	3401      	adds	r4, #1
 80076d0:	9304      	str	r3, [sp, #16]
 80076d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076d6:	4826      	ldr	r0, [pc, #152]	; (8007770 <_svfiprintf_r+0x1f0>)
 80076d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80076dc:	2206      	movs	r2, #6
 80076de:	f7f8 fd97 	bl	8000210 <memchr>
 80076e2:	2800      	cmp	r0, #0
 80076e4:	d038      	beq.n	8007758 <_svfiprintf_r+0x1d8>
 80076e6:	4b23      	ldr	r3, [pc, #140]	; (8007774 <_svfiprintf_r+0x1f4>)
 80076e8:	bb1b      	cbnz	r3, 8007732 <_svfiprintf_r+0x1b2>
 80076ea:	9b03      	ldr	r3, [sp, #12]
 80076ec:	3307      	adds	r3, #7
 80076ee:	f023 0307 	bic.w	r3, r3, #7
 80076f2:	3308      	adds	r3, #8
 80076f4:	9303      	str	r3, [sp, #12]
 80076f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076f8:	4433      	add	r3, r6
 80076fa:	9309      	str	r3, [sp, #36]	; 0x24
 80076fc:	e767      	b.n	80075ce <_svfiprintf_r+0x4e>
 80076fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8007702:	460c      	mov	r4, r1
 8007704:	2001      	movs	r0, #1
 8007706:	e7a5      	b.n	8007654 <_svfiprintf_r+0xd4>
 8007708:	2300      	movs	r3, #0
 800770a:	3401      	adds	r4, #1
 800770c:	9305      	str	r3, [sp, #20]
 800770e:	4619      	mov	r1, r3
 8007710:	f04f 0c0a 	mov.w	ip, #10
 8007714:	4620      	mov	r0, r4
 8007716:	f810 2b01 	ldrb.w	r2, [r0], #1
 800771a:	3a30      	subs	r2, #48	; 0x30
 800771c:	2a09      	cmp	r2, #9
 800771e:	d903      	bls.n	8007728 <_svfiprintf_r+0x1a8>
 8007720:	2b00      	cmp	r3, #0
 8007722:	d0c5      	beq.n	80076b0 <_svfiprintf_r+0x130>
 8007724:	9105      	str	r1, [sp, #20]
 8007726:	e7c3      	b.n	80076b0 <_svfiprintf_r+0x130>
 8007728:	fb0c 2101 	mla	r1, ip, r1, r2
 800772c:	4604      	mov	r4, r0
 800772e:	2301      	movs	r3, #1
 8007730:	e7f0      	b.n	8007714 <_svfiprintf_r+0x194>
 8007732:	ab03      	add	r3, sp, #12
 8007734:	9300      	str	r3, [sp, #0]
 8007736:	462a      	mov	r2, r5
 8007738:	4b0f      	ldr	r3, [pc, #60]	; (8007778 <_svfiprintf_r+0x1f8>)
 800773a:	a904      	add	r1, sp, #16
 800773c:	4638      	mov	r0, r7
 800773e:	f7fc f9a1 	bl	8003a84 <_printf_float>
 8007742:	1c42      	adds	r2, r0, #1
 8007744:	4606      	mov	r6, r0
 8007746:	d1d6      	bne.n	80076f6 <_svfiprintf_r+0x176>
 8007748:	89ab      	ldrh	r3, [r5, #12]
 800774a:	065b      	lsls	r3, r3, #25
 800774c:	f53f af2c 	bmi.w	80075a8 <_svfiprintf_r+0x28>
 8007750:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007752:	b01d      	add	sp, #116	; 0x74
 8007754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007758:	ab03      	add	r3, sp, #12
 800775a:	9300      	str	r3, [sp, #0]
 800775c:	462a      	mov	r2, r5
 800775e:	4b06      	ldr	r3, [pc, #24]	; (8007778 <_svfiprintf_r+0x1f8>)
 8007760:	a904      	add	r1, sp, #16
 8007762:	4638      	mov	r0, r7
 8007764:	f7fc fc32 	bl	8003fcc <_printf_i>
 8007768:	e7eb      	b.n	8007742 <_svfiprintf_r+0x1c2>
 800776a:	bf00      	nop
 800776c:	08008f9c 	.word	0x08008f9c
 8007770:	08008fa6 	.word	0x08008fa6
 8007774:	08003a85 	.word	0x08003a85
 8007778:	080074c9 	.word	0x080074c9
 800777c:	08008fa2 	.word	0x08008fa2

08007780 <_sungetc_r>:
 8007780:	b538      	push	{r3, r4, r5, lr}
 8007782:	1c4b      	adds	r3, r1, #1
 8007784:	4614      	mov	r4, r2
 8007786:	d103      	bne.n	8007790 <_sungetc_r+0x10>
 8007788:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800778c:	4628      	mov	r0, r5
 800778e:	bd38      	pop	{r3, r4, r5, pc}
 8007790:	8993      	ldrh	r3, [r2, #12]
 8007792:	f023 0320 	bic.w	r3, r3, #32
 8007796:	8193      	strh	r3, [r2, #12]
 8007798:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800779a:	6852      	ldr	r2, [r2, #4]
 800779c:	b2cd      	uxtb	r5, r1
 800779e:	b18b      	cbz	r3, 80077c4 <_sungetc_r+0x44>
 80077a0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80077a2:	4293      	cmp	r3, r2
 80077a4:	dd08      	ble.n	80077b8 <_sungetc_r+0x38>
 80077a6:	6823      	ldr	r3, [r4, #0]
 80077a8:	1e5a      	subs	r2, r3, #1
 80077aa:	6022      	str	r2, [r4, #0]
 80077ac:	f803 5c01 	strb.w	r5, [r3, #-1]
 80077b0:	6863      	ldr	r3, [r4, #4]
 80077b2:	3301      	adds	r3, #1
 80077b4:	6063      	str	r3, [r4, #4]
 80077b6:	e7e9      	b.n	800778c <_sungetc_r+0xc>
 80077b8:	4621      	mov	r1, r4
 80077ba:	f000 fbf1 	bl	8007fa0 <__submore>
 80077be:	2800      	cmp	r0, #0
 80077c0:	d0f1      	beq.n	80077a6 <_sungetc_r+0x26>
 80077c2:	e7e1      	b.n	8007788 <_sungetc_r+0x8>
 80077c4:	6921      	ldr	r1, [r4, #16]
 80077c6:	6823      	ldr	r3, [r4, #0]
 80077c8:	b151      	cbz	r1, 80077e0 <_sungetc_r+0x60>
 80077ca:	4299      	cmp	r1, r3
 80077cc:	d208      	bcs.n	80077e0 <_sungetc_r+0x60>
 80077ce:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80077d2:	42a9      	cmp	r1, r5
 80077d4:	d104      	bne.n	80077e0 <_sungetc_r+0x60>
 80077d6:	3b01      	subs	r3, #1
 80077d8:	3201      	adds	r2, #1
 80077da:	6023      	str	r3, [r4, #0]
 80077dc:	6062      	str	r2, [r4, #4]
 80077de:	e7d5      	b.n	800778c <_sungetc_r+0xc>
 80077e0:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80077e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80077e8:	6363      	str	r3, [r4, #52]	; 0x34
 80077ea:	2303      	movs	r3, #3
 80077ec:	63a3      	str	r3, [r4, #56]	; 0x38
 80077ee:	4623      	mov	r3, r4
 80077f0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80077f4:	6023      	str	r3, [r4, #0]
 80077f6:	2301      	movs	r3, #1
 80077f8:	e7dc      	b.n	80077b4 <_sungetc_r+0x34>

080077fa <__ssrefill_r>:
 80077fa:	b510      	push	{r4, lr}
 80077fc:	460c      	mov	r4, r1
 80077fe:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007800:	b169      	cbz	r1, 800781e <__ssrefill_r+0x24>
 8007802:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007806:	4299      	cmp	r1, r3
 8007808:	d001      	beq.n	800780e <__ssrefill_r+0x14>
 800780a:	f7ff fd7d 	bl	8007308 <_free_r>
 800780e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007810:	6063      	str	r3, [r4, #4]
 8007812:	2000      	movs	r0, #0
 8007814:	6360      	str	r0, [r4, #52]	; 0x34
 8007816:	b113      	cbz	r3, 800781e <__ssrefill_r+0x24>
 8007818:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800781a:	6023      	str	r3, [r4, #0]
 800781c:	bd10      	pop	{r4, pc}
 800781e:	6923      	ldr	r3, [r4, #16]
 8007820:	6023      	str	r3, [r4, #0]
 8007822:	2300      	movs	r3, #0
 8007824:	6063      	str	r3, [r4, #4]
 8007826:	89a3      	ldrh	r3, [r4, #12]
 8007828:	f043 0320 	orr.w	r3, r3, #32
 800782c:	81a3      	strh	r3, [r4, #12]
 800782e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007832:	e7f3      	b.n	800781c <__ssrefill_r+0x22>

08007834 <__ssvfiscanf_r>:
 8007834:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007838:	460c      	mov	r4, r1
 800783a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800783e:	2100      	movs	r1, #0
 8007840:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8007844:	49a6      	ldr	r1, [pc, #664]	; (8007ae0 <__ssvfiscanf_r+0x2ac>)
 8007846:	91a0      	str	r1, [sp, #640]	; 0x280
 8007848:	f10d 0804 	add.w	r8, sp, #4
 800784c:	49a5      	ldr	r1, [pc, #660]	; (8007ae4 <__ssvfiscanf_r+0x2b0>)
 800784e:	4fa6      	ldr	r7, [pc, #664]	; (8007ae8 <__ssvfiscanf_r+0x2b4>)
 8007850:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8007aec <__ssvfiscanf_r+0x2b8>
 8007854:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8007858:	4606      	mov	r6, r0
 800785a:	91a1      	str	r1, [sp, #644]	; 0x284
 800785c:	9300      	str	r3, [sp, #0]
 800785e:	7813      	ldrb	r3, [r2, #0]
 8007860:	2b00      	cmp	r3, #0
 8007862:	f000 815a 	beq.w	8007b1a <__ssvfiscanf_r+0x2e6>
 8007866:	5dd9      	ldrb	r1, [r3, r7]
 8007868:	f011 0108 	ands.w	r1, r1, #8
 800786c:	f102 0501 	add.w	r5, r2, #1
 8007870:	d019      	beq.n	80078a6 <__ssvfiscanf_r+0x72>
 8007872:	6863      	ldr	r3, [r4, #4]
 8007874:	2b00      	cmp	r3, #0
 8007876:	dd0f      	ble.n	8007898 <__ssvfiscanf_r+0x64>
 8007878:	6823      	ldr	r3, [r4, #0]
 800787a:	781a      	ldrb	r2, [r3, #0]
 800787c:	5cba      	ldrb	r2, [r7, r2]
 800787e:	0712      	lsls	r2, r2, #28
 8007880:	d401      	bmi.n	8007886 <__ssvfiscanf_r+0x52>
 8007882:	462a      	mov	r2, r5
 8007884:	e7eb      	b.n	800785e <__ssvfiscanf_r+0x2a>
 8007886:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007888:	3201      	adds	r2, #1
 800788a:	9245      	str	r2, [sp, #276]	; 0x114
 800788c:	6862      	ldr	r2, [r4, #4]
 800788e:	3301      	adds	r3, #1
 8007890:	3a01      	subs	r2, #1
 8007892:	6062      	str	r2, [r4, #4]
 8007894:	6023      	str	r3, [r4, #0]
 8007896:	e7ec      	b.n	8007872 <__ssvfiscanf_r+0x3e>
 8007898:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800789a:	4621      	mov	r1, r4
 800789c:	4630      	mov	r0, r6
 800789e:	4798      	blx	r3
 80078a0:	2800      	cmp	r0, #0
 80078a2:	d0e9      	beq.n	8007878 <__ssvfiscanf_r+0x44>
 80078a4:	e7ed      	b.n	8007882 <__ssvfiscanf_r+0x4e>
 80078a6:	2b25      	cmp	r3, #37	; 0x25
 80078a8:	d012      	beq.n	80078d0 <__ssvfiscanf_r+0x9c>
 80078aa:	469a      	mov	sl, r3
 80078ac:	6863      	ldr	r3, [r4, #4]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	f340 8091 	ble.w	80079d6 <__ssvfiscanf_r+0x1a2>
 80078b4:	6822      	ldr	r2, [r4, #0]
 80078b6:	7813      	ldrb	r3, [r2, #0]
 80078b8:	4553      	cmp	r3, sl
 80078ba:	f040 812e 	bne.w	8007b1a <__ssvfiscanf_r+0x2e6>
 80078be:	6863      	ldr	r3, [r4, #4]
 80078c0:	3b01      	subs	r3, #1
 80078c2:	6063      	str	r3, [r4, #4]
 80078c4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80078c6:	3201      	adds	r2, #1
 80078c8:	3301      	adds	r3, #1
 80078ca:	6022      	str	r2, [r4, #0]
 80078cc:	9345      	str	r3, [sp, #276]	; 0x114
 80078ce:	e7d8      	b.n	8007882 <__ssvfiscanf_r+0x4e>
 80078d0:	9141      	str	r1, [sp, #260]	; 0x104
 80078d2:	9143      	str	r1, [sp, #268]	; 0x10c
 80078d4:	7853      	ldrb	r3, [r2, #1]
 80078d6:	2b2a      	cmp	r3, #42	; 0x2a
 80078d8:	bf02      	ittt	eq
 80078da:	2310      	moveq	r3, #16
 80078dc:	1c95      	addeq	r5, r2, #2
 80078de:	9341      	streq	r3, [sp, #260]	; 0x104
 80078e0:	220a      	movs	r2, #10
 80078e2:	46aa      	mov	sl, r5
 80078e4:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80078e8:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80078ec:	2b09      	cmp	r3, #9
 80078ee:	d91d      	bls.n	800792c <__ssvfiscanf_r+0xf8>
 80078f0:	487e      	ldr	r0, [pc, #504]	; (8007aec <__ssvfiscanf_r+0x2b8>)
 80078f2:	2203      	movs	r2, #3
 80078f4:	f7f8 fc8c 	bl	8000210 <memchr>
 80078f8:	b140      	cbz	r0, 800790c <__ssvfiscanf_r+0xd8>
 80078fa:	2301      	movs	r3, #1
 80078fc:	eba0 0009 	sub.w	r0, r0, r9
 8007900:	fa03 f000 	lsl.w	r0, r3, r0
 8007904:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007906:	4318      	orrs	r0, r3
 8007908:	9041      	str	r0, [sp, #260]	; 0x104
 800790a:	4655      	mov	r5, sl
 800790c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007910:	2b78      	cmp	r3, #120	; 0x78
 8007912:	d806      	bhi.n	8007922 <__ssvfiscanf_r+0xee>
 8007914:	2b57      	cmp	r3, #87	; 0x57
 8007916:	d810      	bhi.n	800793a <__ssvfiscanf_r+0x106>
 8007918:	2b25      	cmp	r3, #37	; 0x25
 800791a:	d0c6      	beq.n	80078aa <__ssvfiscanf_r+0x76>
 800791c:	d856      	bhi.n	80079cc <__ssvfiscanf_r+0x198>
 800791e:	2b00      	cmp	r3, #0
 8007920:	d064      	beq.n	80079ec <__ssvfiscanf_r+0x1b8>
 8007922:	2303      	movs	r3, #3
 8007924:	9347      	str	r3, [sp, #284]	; 0x11c
 8007926:	230a      	movs	r3, #10
 8007928:	9342      	str	r3, [sp, #264]	; 0x108
 800792a:	e071      	b.n	8007a10 <__ssvfiscanf_r+0x1dc>
 800792c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800792e:	fb02 1103 	mla	r1, r2, r3, r1
 8007932:	3930      	subs	r1, #48	; 0x30
 8007934:	9143      	str	r1, [sp, #268]	; 0x10c
 8007936:	4655      	mov	r5, sl
 8007938:	e7d3      	b.n	80078e2 <__ssvfiscanf_r+0xae>
 800793a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800793e:	2a20      	cmp	r2, #32
 8007940:	d8ef      	bhi.n	8007922 <__ssvfiscanf_r+0xee>
 8007942:	a101      	add	r1, pc, #4	; (adr r1, 8007948 <__ssvfiscanf_r+0x114>)
 8007944:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007948:	080079fb 	.word	0x080079fb
 800794c:	08007923 	.word	0x08007923
 8007950:	08007923 	.word	0x08007923
 8007954:	08007a59 	.word	0x08007a59
 8007958:	08007923 	.word	0x08007923
 800795c:	08007923 	.word	0x08007923
 8007960:	08007923 	.word	0x08007923
 8007964:	08007923 	.word	0x08007923
 8007968:	08007923 	.word	0x08007923
 800796c:	08007923 	.word	0x08007923
 8007970:	08007923 	.word	0x08007923
 8007974:	08007a6f 	.word	0x08007a6f
 8007978:	08007a45 	.word	0x08007a45
 800797c:	080079d3 	.word	0x080079d3
 8007980:	080079d3 	.word	0x080079d3
 8007984:	080079d3 	.word	0x080079d3
 8007988:	08007923 	.word	0x08007923
 800798c:	08007a49 	.word	0x08007a49
 8007990:	08007923 	.word	0x08007923
 8007994:	08007923 	.word	0x08007923
 8007998:	08007923 	.word	0x08007923
 800799c:	08007923 	.word	0x08007923
 80079a0:	08007a7f 	.word	0x08007a7f
 80079a4:	08007a51 	.word	0x08007a51
 80079a8:	080079f3 	.word	0x080079f3
 80079ac:	08007923 	.word	0x08007923
 80079b0:	08007923 	.word	0x08007923
 80079b4:	08007a7b 	.word	0x08007a7b
 80079b8:	08007923 	.word	0x08007923
 80079bc:	08007a45 	.word	0x08007a45
 80079c0:	08007923 	.word	0x08007923
 80079c4:	08007923 	.word	0x08007923
 80079c8:	080079fb 	.word	0x080079fb
 80079cc:	3b45      	subs	r3, #69	; 0x45
 80079ce:	2b02      	cmp	r3, #2
 80079d0:	d8a7      	bhi.n	8007922 <__ssvfiscanf_r+0xee>
 80079d2:	2305      	movs	r3, #5
 80079d4:	e01b      	b.n	8007a0e <__ssvfiscanf_r+0x1da>
 80079d6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80079d8:	4621      	mov	r1, r4
 80079da:	4630      	mov	r0, r6
 80079dc:	4798      	blx	r3
 80079de:	2800      	cmp	r0, #0
 80079e0:	f43f af68 	beq.w	80078b4 <__ssvfiscanf_r+0x80>
 80079e4:	9844      	ldr	r0, [sp, #272]	; 0x110
 80079e6:	2800      	cmp	r0, #0
 80079e8:	f040 808d 	bne.w	8007b06 <__ssvfiscanf_r+0x2d2>
 80079ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80079f0:	e08f      	b.n	8007b12 <__ssvfiscanf_r+0x2de>
 80079f2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80079f4:	f042 0220 	orr.w	r2, r2, #32
 80079f8:	9241      	str	r2, [sp, #260]	; 0x104
 80079fa:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80079fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a00:	9241      	str	r2, [sp, #260]	; 0x104
 8007a02:	2210      	movs	r2, #16
 8007a04:	2b6f      	cmp	r3, #111	; 0x6f
 8007a06:	9242      	str	r2, [sp, #264]	; 0x108
 8007a08:	bf34      	ite	cc
 8007a0a:	2303      	movcc	r3, #3
 8007a0c:	2304      	movcs	r3, #4
 8007a0e:	9347      	str	r3, [sp, #284]	; 0x11c
 8007a10:	6863      	ldr	r3, [r4, #4]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	dd42      	ble.n	8007a9c <__ssvfiscanf_r+0x268>
 8007a16:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007a18:	0659      	lsls	r1, r3, #25
 8007a1a:	d404      	bmi.n	8007a26 <__ssvfiscanf_r+0x1f2>
 8007a1c:	6823      	ldr	r3, [r4, #0]
 8007a1e:	781a      	ldrb	r2, [r3, #0]
 8007a20:	5cba      	ldrb	r2, [r7, r2]
 8007a22:	0712      	lsls	r2, r2, #28
 8007a24:	d441      	bmi.n	8007aaa <__ssvfiscanf_r+0x276>
 8007a26:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8007a28:	2b02      	cmp	r3, #2
 8007a2a:	dc50      	bgt.n	8007ace <__ssvfiscanf_r+0x29a>
 8007a2c:	466b      	mov	r3, sp
 8007a2e:	4622      	mov	r2, r4
 8007a30:	a941      	add	r1, sp, #260	; 0x104
 8007a32:	4630      	mov	r0, r6
 8007a34:	f000 f876 	bl	8007b24 <_scanf_chars>
 8007a38:	2801      	cmp	r0, #1
 8007a3a:	d06e      	beq.n	8007b1a <__ssvfiscanf_r+0x2e6>
 8007a3c:	2802      	cmp	r0, #2
 8007a3e:	f47f af20 	bne.w	8007882 <__ssvfiscanf_r+0x4e>
 8007a42:	e7cf      	b.n	80079e4 <__ssvfiscanf_r+0x1b0>
 8007a44:	220a      	movs	r2, #10
 8007a46:	e7dd      	b.n	8007a04 <__ssvfiscanf_r+0x1d0>
 8007a48:	2300      	movs	r3, #0
 8007a4a:	9342      	str	r3, [sp, #264]	; 0x108
 8007a4c:	2303      	movs	r3, #3
 8007a4e:	e7de      	b.n	8007a0e <__ssvfiscanf_r+0x1da>
 8007a50:	2308      	movs	r3, #8
 8007a52:	9342      	str	r3, [sp, #264]	; 0x108
 8007a54:	2304      	movs	r3, #4
 8007a56:	e7da      	b.n	8007a0e <__ssvfiscanf_r+0x1da>
 8007a58:	4629      	mov	r1, r5
 8007a5a:	4640      	mov	r0, r8
 8007a5c:	f000 f9e0 	bl	8007e20 <__sccl>
 8007a60:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007a62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a66:	9341      	str	r3, [sp, #260]	; 0x104
 8007a68:	4605      	mov	r5, r0
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	e7cf      	b.n	8007a0e <__ssvfiscanf_r+0x1da>
 8007a6e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007a70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a74:	9341      	str	r3, [sp, #260]	; 0x104
 8007a76:	2300      	movs	r3, #0
 8007a78:	e7c9      	b.n	8007a0e <__ssvfiscanf_r+0x1da>
 8007a7a:	2302      	movs	r3, #2
 8007a7c:	e7c7      	b.n	8007a0e <__ssvfiscanf_r+0x1da>
 8007a7e:	9841      	ldr	r0, [sp, #260]	; 0x104
 8007a80:	06c3      	lsls	r3, r0, #27
 8007a82:	f53f aefe 	bmi.w	8007882 <__ssvfiscanf_r+0x4e>
 8007a86:	9b00      	ldr	r3, [sp, #0]
 8007a88:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007a8a:	1d19      	adds	r1, r3, #4
 8007a8c:	9100      	str	r1, [sp, #0]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f010 0f01 	tst.w	r0, #1
 8007a94:	bf14      	ite	ne
 8007a96:	801a      	strhne	r2, [r3, #0]
 8007a98:	601a      	streq	r2, [r3, #0]
 8007a9a:	e6f2      	b.n	8007882 <__ssvfiscanf_r+0x4e>
 8007a9c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007a9e:	4621      	mov	r1, r4
 8007aa0:	4630      	mov	r0, r6
 8007aa2:	4798      	blx	r3
 8007aa4:	2800      	cmp	r0, #0
 8007aa6:	d0b6      	beq.n	8007a16 <__ssvfiscanf_r+0x1e2>
 8007aa8:	e79c      	b.n	80079e4 <__ssvfiscanf_r+0x1b0>
 8007aaa:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007aac:	3201      	adds	r2, #1
 8007aae:	9245      	str	r2, [sp, #276]	; 0x114
 8007ab0:	6862      	ldr	r2, [r4, #4]
 8007ab2:	3a01      	subs	r2, #1
 8007ab4:	2a00      	cmp	r2, #0
 8007ab6:	6062      	str	r2, [r4, #4]
 8007ab8:	dd02      	ble.n	8007ac0 <__ssvfiscanf_r+0x28c>
 8007aba:	3301      	adds	r3, #1
 8007abc:	6023      	str	r3, [r4, #0]
 8007abe:	e7ad      	b.n	8007a1c <__ssvfiscanf_r+0x1e8>
 8007ac0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007ac2:	4621      	mov	r1, r4
 8007ac4:	4630      	mov	r0, r6
 8007ac6:	4798      	blx	r3
 8007ac8:	2800      	cmp	r0, #0
 8007aca:	d0a7      	beq.n	8007a1c <__ssvfiscanf_r+0x1e8>
 8007acc:	e78a      	b.n	80079e4 <__ssvfiscanf_r+0x1b0>
 8007ace:	2b04      	cmp	r3, #4
 8007ad0:	dc0e      	bgt.n	8007af0 <__ssvfiscanf_r+0x2bc>
 8007ad2:	466b      	mov	r3, sp
 8007ad4:	4622      	mov	r2, r4
 8007ad6:	a941      	add	r1, sp, #260	; 0x104
 8007ad8:	4630      	mov	r0, r6
 8007ada:	f000 f87d 	bl	8007bd8 <_scanf_i>
 8007ade:	e7ab      	b.n	8007a38 <__ssvfiscanf_r+0x204>
 8007ae0:	08007781 	.word	0x08007781
 8007ae4:	080077fb 	.word	0x080077fb
 8007ae8:	08008c39 	.word	0x08008c39
 8007aec:	08008fa2 	.word	0x08008fa2
 8007af0:	4b0b      	ldr	r3, [pc, #44]	; (8007b20 <__ssvfiscanf_r+0x2ec>)
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	f43f aec5 	beq.w	8007882 <__ssvfiscanf_r+0x4e>
 8007af8:	466b      	mov	r3, sp
 8007afa:	4622      	mov	r2, r4
 8007afc:	a941      	add	r1, sp, #260	; 0x104
 8007afe:	4630      	mov	r0, r6
 8007b00:	f7fc fb8a 	bl	8004218 <_scanf_float>
 8007b04:	e798      	b.n	8007a38 <__ssvfiscanf_r+0x204>
 8007b06:	89a3      	ldrh	r3, [r4, #12]
 8007b08:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007b0c:	bf18      	it	ne
 8007b0e:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8007b12:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8007b16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b1a:	9844      	ldr	r0, [sp, #272]	; 0x110
 8007b1c:	e7f9      	b.n	8007b12 <__ssvfiscanf_r+0x2de>
 8007b1e:	bf00      	nop
 8007b20:	08004219 	.word	0x08004219

08007b24 <_scanf_chars>:
 8007b24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b28:	4615      	mov	r5, r2
 8007b2a:	688a      	ldr	r2, [r1, #8]
 8007b2c:	4680      	mov	r8, r0
 8007b2e:	460c      	mov	r4, r1
 8007b30:	b932      	cbnz	r2, 8007b40 <_scanf_chars+0x1c>
 8007b32:	698a      	ldr	r2, [r1, #24]
 8007b34:	2a00      	cmp	r2, #0
 8007b36:	bf0c      	ite	eq
 8007b38:	2201      	moveq	r2, #1
 8007b3a:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 8007b3e:	608a      	str	r2, [r1, #8]
 8007b40:	6822      	ldr	r2, [r4, #0]
 8007b42:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8007bd4 <_scanf_chars+0xb0>
 8007b46:	06d1      	lsls	r1, r2, #27
 8007b48:	bf5f      	itttt	pl
 8007b4a:	681a      	ldrpl	r2, [r3, #0]
 8007b4c:	1d11      	addpl	r1, r2, #4
 8007b4e:	6019      	strpl	r1, [r3, #0]
 8007b50:	6816      	ldrpl	r6, [r2, #0]
 8007b52:	2700      	movs	r7, #0
 8007b54:	69a0      	ldr	r0, [r4, #24]
 8007b56:	b188      	cbz	r0, 8007b7c <_scanf_chars+0x58>
 8007b58:	2801      	cmp	r0, #1
 8007b5a:	d107      	bne.n	8007b6c <_scanf_chars+0x48>
 8007b5c:	682a      	ldr	r2, [r5, #0]
 8007b5e:	7811      	ldrb	r1, [r2, #0]
 8007b60:	6962      	ldr	r2, [r4, #20]
 8007b62:	5c52      	ldrb	r2, [r2, r1]
 8007b64:	b952      	cbnz	r2, 8007b7c <_scanf_chars+0x58>
 8007b66:	2f00      	cmp	r7, #0
 8007b68:	d031      	beq.n	8007bce <_scanf_chars+0xaa>
 8007b6a:	e022      	b.n	8007bb2 <_scanf_chars+0x8e>
 8007b6c:	2802      	cmp	r0, #2
 8007b6e:	d120      	bne.n	8007bb2 <_scanf_chars+0x8e>
 8007b70:	682b      	ldr	r3, [r5, #0]
 8007b72:	781b      	ldrb	r3, [r3, #0]
 8007b74:	f813 3009 	ldrb.w	r3, [r3, r9]
 8007b78:	071b      	lsls	r3, r3, #28
 8007b7a:	d41a      	bmi.n	8007bb2 <_scanf_chars+0x8e>
 8007b7c:	6823      	ldr	r3, [r4, #0]
 8007b7e:	06da      	lsls	r2, r3, #27
 8007b80:	bf5e      	ittt	pl
 8007b82:	682b      	ldrpl	r3, [r5, #0]
 8007b84:	781b      	ldrbpl	r3, [r3, #0]
 8007b86:	f806 3b01 	strbpl.w	r3, [r6], #1
 8007b8a:	682a      	ldr	r2, [r5, #0]
 8007b8c:	686b      	ldr	r3, [r5, #4]
 8007b8e:	3201      	adds	r2, #1
 8007b90:	602a      	str	r2, [r5, #0]
 8007b92:	68a2      	ldr	r2, [r4, #8]
 8007b94:	3b01      	subs	r3, #1
 8007b96:	3a01      	subs	r2, #1
 8007b98:	606b      	str	r3, [r5, #4]
 8007b9a:	3701      	adds	r7, #1
 8007b9c:	60a2      	str	r2, [r4, #8]
 8007b9e:	b142      	cbz	r2, 8007bb2 <_scanf_chars+0x8e>
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	dcd7      	bgt.n	8007b54 <_scanf_chars+0x30>
 8007ba4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007ba8:	4629      	mov	r1, r5
 8007baa:	4640      	mov	r0, r8
 8007bac:	4798      	blx	r3
 8007bae:	2800      	cmp	r0, #0
 8007bb0:	d0d0      	beq.n	8007b54 <_scanf_chars+0x30>
 8007bb2:	6823      	ldr	r3, [r4, #0]
 8007bb4:	f013 0310 	ands.w	r3, r3, #16
 8007bb8:	d105      	bne.n	8007bc6 <_scanf_chars+0xa2>
 8007bba:	68e2      	ldr	r2, [r4, #12]
 8007bbc:	3201      	adds	r2, #1
 8007bbe:	60e2      	str	r2, [r4, #12]
 8007bc0:	69a2      	ldr	r2, [r4, #24]
 8007bc2:	b102      	cbz	r2, 8007bc6 <_scanf_chars+0xa2>
 8007bc4:	7033      	strb	r3, [r6, #0]
 8007bc6:	6923      	ldr	r3, [r4, #16]
 8007bc8:	443b      	add	r3, r7
 8007bca:	6123      	str	r3, [r4, #16]
 8007bcc:	2000      	movs	r0, #0
 8007bce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bd2:	bf00      	nop
 8007bd4:	08008c39 	.word	0x08008c39

08007bd8 <_scanf_i>:
 8007bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bdc:	4698      	mov	r8, r3
 8007bde:	4b76      	ldr	r3, [pc, #472]	; (8007db8 <_scanf_i+0x1e0>)
 8007be0:	460c      	mov	r4, r1
 8007be2:	4682      	mov	sl, r0
 8007be4:	4616      	mov	r6, r2
 8007be6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007bea:	b087      	sub	sp, #28
 8007bec:	ab03      	add	r3, sp, #12
 8007bee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8007bf2:	4b72      	ldr	r3, [pc, #456]	; (8007dbc <_scanf_i+0x1e4>)
 8007bf4:	69a1      	ldr	r1, [r4, #24]
 8007bf6:	4a72      	ldr	r2, [pc, #456]	; (8007dc0 <_scanf_i+0x1e8>)
 8007bf8:	2903      	cmp	r1, #3
 8007bfa:	bf18      	it	ne
 8007bfc:	461a      	movne	r2, r3
 8007bfe:	68a3      	ldr	r3, [r4, #8]
 8007c00:	9201      	str	r2, [sp, #4]
 8007c02:	1e5a      	subs	r2, r3, #1
 8007c04:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007c08:	bf88      	it	hi
 8007c0a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007c0e:	4627      	mov	r7, r4
 8007c10:	bf82      	ittt	hi
 8007c12:	eb03 0905 	addhi.w	r9, r3, r5
 8007c16:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007c1a:	60a3      	strhi	r3, [r4, #8]
 8007c1c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8007c20:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8007c24:	bf98      	it	ls
 8007c26:	f04f 0900 	movls.w	r9, #0
 8007c2a:	6023      	str	r3, [r4, #0]
 8007c2c:	463d      	mov	r5, r7
 8007c2e:	f04f 0b00 	mov.w	fp, #0
 8007c32:	6831      	ldr	r1, [r6, #0]
 8007c34:	ab03      	add	r3, sp, #12
 8007c36:	7809      	ldrb	r1, [r1, #0]
 8007c38:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8007c3c:	2202      	movs	r2, #2
 8007c3e:	f7f8 fae7 	bl	8000210 <memchr>
 8007c42:	b328      	cbz	r0, 8007c90 <_scanf_i+0xb8>
 8007c44:	f1bb 0f01 	cmp.w	fp, #1
 8007c48:	d159      	bne.n	8007cfe <_scanf_i+0x126>
 8007c4a:	6862      	ldr	r2, [r4, #4]
 8007c4c:	b92a      	cbnz	r2, 8007c5a <_scanf_i+0x82>
 8007c4e:	6822      	ldr	r2, [r4, #0]
 8007c50:	2308      	movs	r3, #8
 8007c52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c56:	6063      	str	r3, [r4, #4]
 8007c58:	6022      	str	r2, [r4, #0]
 8007c5a:	6822      	ldr	r2, [r4, #0]
 8007c5c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8007c60:	6022      	str	r2, [r4, #0]
 8007c62:	68a2      	ldr	r2, [r4, #8]
 8007c64:	1e51      	subs	r1, r2, #1
 8007c66:	60a1      	str	r1, [r4, #8]
 8007c68:	b192      	cbz	r2, 8007c90 <_scanf_i+0xb8>
 8007c6a:	6832      	ldr	r2, [r6, #0]
 8007c6c:	1c51      	adds	r1, r2, #1
 8007c6e:	6031      	str	r1, [r6, #0]
 8007c70:	7812      	ldrb	r2, [r2, #0]
 8007c72:	f805 2b01 	strb.w	r2, [r5], #1
 8007c76:	6872      	ldr	r2, [r6, #4]
 8007c78:	3a01      	subs	r2, #1
 8007c7a:	2a00      	cmp	r2, #0
 8007c7c:	6072      	str	r2, [r6, #4]
 8007c7e:	dc07      	bgt.n	8007c90 <_scanf_i+0xb8>
 8007c80:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8007c84:	4631      	mov	r1, r6
 8007c86:	4650      	mov	r0, sl
 8007c88:	4790      	blx	r2
 8007c8a:	2800      	cmp	r0, #0
 8007c8c:	f040 8085 	bne.w	8007d9a <_scanf_i+0x1c2>
 8007c90:	f10b 0b01 	add.w	fp, fp, #1
 8007c94:	f1bb 0f03 	cmp.w	fp, #3
 8007c98:	d1cb      	bne.n	8007c32 <_scanf_i+0x5a>
 8007c9a:	6863      	ldr	r3, [r4, #4]
 8007c9c:	b90b      	cbnz	r3, 8007ca2 <_scanf_i+0xca>
 8007c9e:	230a      	movs	r3, #10
 8007ca0:	6063      	str	r3, [r4, #4]
 8007ca2:	6863      	ldr	r3, [r4, #4]
 8007ca4:	4947      	ldr	r1, [pc, #284]	; (8007dc4 <_scanf_i+0x1ec>)
 8007ca6:	6960      	ldr	r0, [r4, #20]
 8007ca8:	1ac9      	subs	r1, r1, r3
 8007caa:	f000 f8b9 	bl	8007e20 <__sccl>
 8007cae:	f04f 0b00 	mov.w	fp, #0
 8007cb2:	68a3      	ldr	r3, [r4, #8]
 8007cb4:	6822      	ldr	r2, [r4, #0]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d03d      	beq.n	8007d36 <_scanf_i+0x15e>
 8007cba:	6831      	ldr	r1, [r6, #0]
 8007cbc:	6960      	ldr	r0, [r4, #20]
 8007cbe:	f891 c000 	ldrb.w	ip, [r1]
 8007cc2:	f810 000c 	ldrb.w	r0, [r0, ip]
 8007cc6:	2800      	cmp	r0, #0
 8007cc8:	d035      	beq.n	8007d36 <_scanf_i+0x15e>
 8007cca:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8007cce:	d124      	bne.n	8007d1a <_scanf_i+0x142>
 8007cd0:	0510      	lsls	r0, r2, #20
 8007cd2:	d522      	bpl.n	8007d1a <_scanf_i+0x142>
 8007cd4:	f10b 0b01 	add.w	fp, fp, #1
 8007cd8:	f1b9 0f00 	cmp.w	r9, #0
 8007cdc:	d003      	beq.n	8007ce6 <_scanf_i+0x10e>
 8007cde:	3301      	adds	r3, #1
 8007ce0:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8007ce4:	60a3      	str	r3, [r4, #8]
 8007ce6:	6873      	ldr	r3, [r6, #4]
 8007ce8:	3b01      	subs	r3, #1
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	6073      	str	r3, [r6, #4]
 8007cee:	dd1b      	ble.n	8007d28 <_scanf_i+0x150>
 8007cf0:	6833      	ldr	r3, [r6, #0]
 8007cf2:	3301      	adds	r3, #1
 8007cf4:	6033      	str	r3, [r6, #0]
 8007cf6:	68a3      	ldr	r3, [r4, #8]
 8007cf8:	3b01      	subs	r3, #1
 8007cfa:	60a3      	str	r3, [r4, #8]
 8007cfc:	e7d9      	b.n	8007cb2 <_scanf_i+0xda>
 8007cfe:	f1bb 0f02 	cmp.w	fp, #2
 8007d02:	d1ae      	bne.n	8007c62 <_scanf_i+0x8a>
 8007d04:	6822      	ldr	r2, [r4, #0]
 8007d06:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8007d0a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8007d0e:	d1bf      	bne.n	8007c90 <_scanf_i+0xb8>
 8007d10:	2310      	movs	r3, #16
 8007d12:	6063      	str	r3, [r4, #4]
 8007d14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d18:	e7a2      	b.n	8007c60 <_scanf_i+0x88>
 8007d1a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8007d1e:	6022      	str	r2, [r4, #0]
 8007d20:	780b      	ldrb	r3, [r1, #0]
 8007d22:	f805 3b01 	strb.w	r3, [r5], #1
 8007d26:	e7de      	b.n	8007ce6 <_scanf_i+0x10e>
 8007d28:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007d2c:	4631      	mov	r1, r6
 8007d2e:	4650      	mov	r0, sl
 8007d30:	4798      	blx	r3
 8007d32:	2800      	cmp	r0, #0
 8007d34:	d0df      	beq.n	8007cf6 <_scanf_i+0x11e>
 8007d36:	6823      	ldr	r3, [r4, #0]
 8007d38:	05db      	lsls	r3, r3, #23
 8007d3a:	d50d      	bpl.n	8007d58 <_scanf_i+0x180>
 8007d3c:	42bd      	cmp	r5, r7
 8007d3e:	d909      	bls.n	8007d54 <_scanf_i+0x17c>
 8007d40:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007d44:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007d48:	4632      	mov	r2, r6
 8007d4a:	4650      	mov	r0, sl
 8007d4c:	4798      	blx	r3
 8007d4e:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8007d52:	464d      	mov	r5, r9
 8007d54:	42bd      	cmp	r5, r7
 8007d56:	d02d      	beq.n	8007db4 <_scanf_i+0x1dc>
 8007d58:	6822      	ldr	r2, [r4, #0]
 8007d5a:	f012 0210 	ands.w	r2, r2, #16
 8007d5e:	d113      	bne.n	8007d88 <_scanf_i+0x1b0>
 8007d60:	702a      	strb	r2, [r5, #0]
 8007d62:	6863      	ldr	r3, [r4, #4]
 8007d64:	9e01      	ldr	r6, [sp, #4]
 8007d66:	4639      	mov	r1, r7
 8007d68:	4650      	mov	r0, sl
 8007d6a:	47b0      	blx	r6
 8007d6c:	6821      	ldr	r1, [r4, #0]
 8007d6e:	f8d8 3000 	ldr.w	r3, [r8]
 8007d72:	f011 0f20 	tst.w	r1, #32
 8007d76:	d013      	beq.n	8007da0 <_scanf_i+0x1c8>
 8007d78:	1d1a      	adds	r2, r3, #4
 8007d7a:	f8c8 2000 	str.w	r2, [r8]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	6018      	str	r0, [r3, #0]
 8007d82:	68e3      	ldr	r3, [r4, #12]
 8007d84:	3301      	adds	r3, #1
 8007d86:	60e3      	str	r3, [r4, #12]
 8007d88:	1bed      	subs	r5, r5, r7
 8007d8a:	44ab      	add	fp, r5
 8007d8c:	6925      	ldr	r5, [r4, #16]
 8007d8e:	445d      	add	r5, fp
 8007d90:	6125      	str	r5, [r4, #16]
 8007d92:	2000      	movs	r0, #0
 8007d94:	b007      	add	sp, #28
 8007d96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d9a:	f04f 0b00 	mov.w	fp, #0
 8007d9e:	e7ca      	b.n	8007d36 <_scanf_i+0x15e>
 8007da0:	1d1a      	adds	r2, r3, #4
 8007da2:	f8c8 2000 	str.w	r2, [r8]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f011 0f01 	tst.w	r1, #1
 8007dac:	bf14      	ite	ne
 8007dae:	8018      	strhne	r0, [r3, #0]
 8007db0:	6018      	streq	r0, [r3, #0]
 8007db2:	e7e6      	b.n	8007d82 <_scanf_i+0x1aa>
 8007db4:	2001      	movs	r0, #1
 8007db6:	e7ed      	b.n	8007d94 <_scanf_i+0x1bc>
 8007db8:	08008b9c 	.word	0x08008b9c
 8007dbc:	08007f9d 	.word	0x08007f9d
 8007dc0:	080054bd 	.word	0x080054bd
 8007dc4:	08008fc6 	.word	0x08008fc6

08007dc8 <_read_r>:
 8007dc8:	b538      	push	{r3, r4, r5, lr}
 8007dca:	4d07      	ldr	r5, [pc, #28]	; (8007de8 <_read_r+0x20>)
 8007dcc:	4604      	mov	r4, r0
 8007dce:	4608      	mov	r0, r1
 8007dd0:	4611      	mov	r1, r2
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	602a      	str	r2, [r5, #0]
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	f7f9 fa54 	bl	8001284 <_read>
 8007ddc:	1c43      	adds	r3, r0, #1
 8007dde:	d102      	bne.n	8007de6 <_read_r+0x1e>
 8007de0:	682b      	ldr	r3, [r5, #0]
 8007de2:	b103      	cbz	r3, 8007de6 <_read_r+0x1e>
 8007de4:	6023      	str	r3, [r4, #0]
 8007de6:	bd38      	pop	{r3, r4, r5, pc}
 8007de8:	2000042c 	.word	0x2000042c
 8007dec:	00000000 	.word	0x00000000

08007df0 <nan>:
 8007df0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007df8 <nan+0x8>
 8007df4:	4770      	bx	lr
 8007df6:	bf00      	nop
 8007df8:	00000000 	.word	0x00000000
 8007dfc:	7ff80000 	.word	0x7ff80000

08007e00 <_sbrk_r>:
 8007e00:	b538      	push	{r3, r4, r5, lr}
 8007e02:	4d06      	ldr	r5, [pc, #24]	; (8007e1c <_sbrk_r+0x1c>)
 8007e04:	2300      	movs	r3, #0
 8007e06:	4604      	mov	r4, r0
 8007e08:	4608      	mov	r0, r1
 8007e0a:	602b      	str	r3, [r5, #0]
 8007e0c:	f7f9 faa8 	bl	8001360 <_sbrk>
 8007e10:	1c43      	adds	r3, r0, #1
 8007e12:	d102      	bne.n	8007e1a <_sbrk_r+0x1a>
 8007e14:	682b      	ldr	r3, [r5, #0]
 8007e16:	b103      	cbz	r3, 8007e1a <_sbrk_r+0x1a>
 8007e18:	6023      	str	r3, [r4, #0]
 8007e1a:	bd38      	pop	{r3, r4, r5, pc}
 8007e1c:	2000042c 	.word	0x2000042c

08007e20 <__sccl>:
 8007e20:	b570      	push	{r4, r5, r6, lr}
 8007e22:	780b      	ldrb	r3, [r1, #0]
 8007e24:	4604      	mov	r4, r0
 8007e26:	2b5e      	cmp	r3, #94	; 0x5e
 8007e28:	bf0b      	itete	eq
 8007e2a:	784b      	ldrbeq	r3, [r1, #1]
 8007e2c:	1c48      	addne	r0, r1, #1
 8007e2e:	1c88      	addeq	r0, r1, #2
 8007e30:	2200      	movne	r2, #0
 8007e32:	bf08      	it	eq
 8007e34:	2201      	moveq	r2, #1
 8007e36:	1e61      	subs	r1, r4, #1
 8007e38:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8007e3c:	f801 2f01 	strb.w	r2, [r1, #1]!
 8007e40:	42a9      	cmp	r1, r5
 8007e42:	d1fb      	bne.n	8007e3c <__sccl+0x1c>
 8007e44:	b90b      	cbnz	r3, 8007e4a <__sccl+0x2a>
 8007e46:	3801      	subs	r0, #1
 8007e48:	bd70      	pop	{r4, r5, r6, pc}
 8007e4a:	f082 0201 	eor.w	r2, r2, #1
 8007e4e:	54e2      	strb	r2, [r4, r3]
 8007e50:	4605      	mov	r5, r0
 8007e52:	4628      	mov	r0, r5
 8007e54:	f810 1b01 	ldrb.w	r1, [r0], #1
 8007e58:	292d      	cmp	r1, #45	; 0x2d
 8007e5a:	d006      	beq.n	8007e6a <__sccl+0x4a>
 8007e5c:	295d      	cmp	r1, #93	; 0x5d
 8007e5e:	d0f3      	beq.n	8007e48 <__sccl+0x28>
 8007e60:	b909      	cbnz	r1, 8007e66 <__sccl+0x46>
 8007e62:	4628      	mov	r0, r5
 8007e64:	e7f0      	b.n	8007e48 <__sccl+0x28>
 8007e66:	460b      	mov	r3, r1
 8007e68:	e7f1      	b.n	8007e4e <__sccl+0x2e>
 8007e6a:	786e      	ldrb	r6, [r5, #1]
 8007e6c:	2e5d      	cmp	r6, #93	; 0x5d
 8007e6e:	d0fa      	beq.n	8007e66 <__sccl+0x46>
 8007e70:	42b3      	cmp	r3, r6
 8007e72:	dcf8      	bgt.n	8007e66 <__sccl+0x46>
 8007e74:	3502      	adds	r5, #2
 8007e76:	4619      	mov	r1, r3
 8007e78:	3101      	adds	r1, #1
 8007e7a:	428e      	cmp	r6, r1
 8007e7c:	5462      	strb	r2, [r4, r1]
 8007e7e:	dcfb      	bgt.n	8007e78 <__sccl+0x58>
 8007e80:	1af1      	subs	r1, r6, r3
 8007e82:	3901      	subs	r1, #1
 8007e84:	1c58      	adds	r0, r3, #1
 8007e86:	42b3      	cmp	r3, r6
 8007e88:	bfa8      	it	ge
 8007e8a:	2100      	movge	r1, #0
 8007e8c:	1843      	adds	r3, r0, r1
 8007e8e:	e7e0      	b.n	8007e52 <__sccl+0x32>

08007e90 <strncmp>:
 8007e90:	b510      	push	{r4, lr}
 8007e92:	b17a      	cbz	r2, 8007eb4 <strncmp+0x24>
 8007e94:	4603      	mov	r3, r0
 8007e96:	3901      	subs	r1, #1
 8007e98:	1884      	adds	r4, r0, r2
 8007e9a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007e9e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007ea2:	4290      	cmp	r0, r2
 8007ea4:	d101      	bne.n	8007eaa <strncmp+0x1a>
 8007ea6:	42a3      	cmp	r3, r4
 8007ea8:	d101      	bne.n	8007eae <strncmp+0x1e>
 8007eaa:	1a80      	subs	r0, r0, r2
 8007eac:	bd10      	pop	{r4, pc}
 8007eae:	2800      	cmp	r0, #0
 8007eb0:	d1f3      	bne.n	8007e9a <strncmp+0xa>
 8007eb2:	e7fa      	b.n	8007eaa <strncmp+0x1a>
 8007eb4:	4610      	mov	r0, r2
 8007eb6:	e7f9      	b.n	8007eac <strncmp+0x1c>

08007eb8 <_strtoul_l.constprop.0>:
 8007eb8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007ebc:	4f36      	ldr	r7, [pc, #216]	; (8007f98 <_strtoul_l.constprop.0+0xe0>)
 8007ebe:	4686      	mov	lr, r0
 8007ec0:	460d      	mov	r5, r1
 8007ec2:	4628      	mov	r0, r5
 8007ec4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007ec8:	5de6      	ldrb	r6, [r4, r7]
 8007eca:	f016 0608 	ands.w	r6, r6, #8
 8007ece:	d1f8      	bne.n	8007ec2 <_strtoul_l.constprop.0+0xa>
 8007ed0:	2c2d      	cmp	r4, #45	; 0x2d
 8007ed2:	d12f      	bne.n	8007f34 <_strtoul_l.constprop.0+0x7c>
 8007ed4:	782c      	ldrb	r4, [r5, #0]
 8007ed6:	2601      	movs	r6, #1
 8007ed8:	1c85      	adds	r5, r0, #2
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d057      	beq.n	8007f8e <_strtoul_l.constprop.0+0xd6>
 8007ede:	2b10      	cmp	r3, #16
 8007ee0:	d109      	bne.n	8007ef6 <_strtoul_l.constprop.0+0x3e>
 8007ee2:	2c30      	cmp	r4, #48	; 0x30
 8007ee4:	d107      	bne.n	8007ef6 <_strtoul_l.constprop.0+0x3e>
 8007ee6:	7828      	ldrb	r0, [r5, #0]
 8007ee8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8007eec:	2858      	cmp	r0, #88	; 0x58
 8007eee:	d149      	bne.n	8007f84 <_strtoul_l.constprop.0+0xcc>
 8007ef0:	786c      	ldrb	r4, [r5, #1]
 8007ef2:	2310      	movs	r3, #16
 8007ef4:	3502      	adds	r5, #2
 8007ef6:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8007efa:	2700      	movs	r7, #0
 8007efc:	fbb8 f8f3 	udiv	r8, r8, r3
 8007f00:	fb03 f908 	mul.w	r9, r3, r8
 8007f04:	ea6f 0909 	mvn.w	r9, r9
 8007f08:	4638      	mov	r0, r7
 8007f0a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007f0e:	f1bc 0f09 	cmp.w	ip, #9
 8007f12:	d814      	bhi.n	8007f3e <_strtoul_l.constprop.0+0x86>
 8007f14:	4664      	mov	r4, ip
 8007f16:	42a3      	cmp	r3, r4
 8007f18:	dd22      	ble.n	8007f60 <_strtoul_l.constprop.0+0xa8>
 8007f1a:	2f00      	cmp	r7, #0
 8007f1c:	db1d      	blt.n	8007f5a <_strtoul_l.constprop.0+0xa2>
 8007f1e:	4580      	cmp	r8, r0
 8007f20:	d31b      	bcc.n	8007f5a <_strtoul_l.constprop.0+0xa2>
 8007f22:	d101      	bne.n	8007f28 <_strtoul_l.constprop.0+0x70>
 8007f24:	45a1      	cmp	r9, r4
 8007f26:	db18      	blt.n	8007f5a <_strtoul_l.constprop.0+0xa2>
 8007f28:	fb00 4003 	mla	r0, r0, r3, r4
 8007f2c:	2701      	movs	r7, #1
 8007f2e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007f32:	e7ea      	b.n	8007f0a <_strtoul_l.constprop.0+0x52>
 8007f34:	2c2b      	cmp	r4, #43	; 0x2b
 8007f36:	bf04      	itt	eq
 8007f38:	782c      	ldrbeq	r4, [r5, #0]
 8007f3a:	1c85      	addeq	r5, r0, #2
 8007f3c:	e7cd      	b.n	8007eda <_strtoul_l.constprop.0+0x22>
 8007f3e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007f42:	f1bc 0f19 	cmp.w	ip, #25
 8007f46:	d801      	bhi.n	8007f4c <_strtoul_l.constprop.0+0x94>
 8007f48:	3c37      	subs	r4, #55	; 0x37
 8007f4a:	e7e4      	b.n	8007f16 <_strtoul_l.constprop.0+0x5e>
 8007f4c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007f50:	f1bc 0f19 	cmp.w	ip, #25
 8007f54:	d804      	bhi.n	8007f60 <_strtoul_l.constprop.0+0xa8>
 8007f56:	3c57      	subs	r4, #87	; 0x57
 8007f58:	e7dd      	b.n	8007f16 <_strtoul_l.constprop.0+0x5e>
 8007f5a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007f5e:	e7e6      	b.n	8007f2e <_strtoul_l.constprop.0+0x76>
 8007f60:	2f00      	cmp	r7, #0
 8007f62:	da07      	bge.n	8007f74 <_strtoul_l.constprop.0+0xbc>
 8007f64:	2322      	movs	r3, #34	; 0x22
 8007f66:	f8ce 3000 	str.w	r3, [lr]
 8007f6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f6e:	b932      	cbnz	r2, 8007f7e <_strtoul_l.constprop.0+0xc6>
 8007f70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f74:	b106      	cbz	r6, 8007f78 <_strtoul_l.constprop.0+0xc0>
 8007f76:	4240      	negs	r0, r0
 8007f78:	2a00      	cmp	r2, #0
 8007f7a:	d0f9      	beq.n	8007f70 <_strtoul_l.constprop.0+0xb8>
 8007f7c:	b107      	cbz	r7, 8007f80 <_strtoul_l.constprop.0+0xc8>
 8007f7e:	1e69      	subs	r1, r5, #1
 8007f80:	6011      	str	r1, [r2, #0]
 8007f82:	e7f5      	b.n	8007f70 <_strtoul_l.constprop.0+0xb8>
 8007f84:	2430      	movs	r4, #48	; 0x30
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d1b5      	bne.n	8007ef6 <_strtoul_l.constprop.0+0x3e>
 8007f8a:	2308      	movs	r3, #8
 8007f8c:	e7b3      	b.n	8007ef6 <_strtoul_l.constprop.0+0x3e>
 8007f8e:	2c30      	cmp	r4, #48	; 0x30
 8007f90:	d0a9      	beq.n	8007ee6 <_strtoul_l.constprop.0+0x2e>
 8007f92:	230a      	movs	r3, #10
 8007f94:	e7af      	b.n	8007ef6 <_strtoul_l.constprop.0+0x3e>
 8007f96:	bf00      	nop
 8007f98:	08008c39 	.word	0x08008c39

08007f9c <_strtoul_r>:
 8007f9c:	f7ff bf8c 	b.w	8007eb8 <_strtoul_l.constprop.0>

08007fa0 <__submore>:
 8007fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fa4:	460c      	mov	r4, r1
 8007fa6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007fa8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007fac:	4299      	cmp	r1, r3
 8007fae:	d11d      	bne.n	8007fec <__submore+0x4c>
 8007fb0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007fb4:	f7ff fa14 	bl	80073e0 <_malloc_r>
 8007fb8:	b918      	cbnz	r0, 8007fc2 <__submore+0x22>
 8007fba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007fbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fc6:	63a3      	str	r3, [r4, #56]	; 0x38
 8007fc8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8007fcc:	6360      	str	r0, [r4, #52]	; 0x34
 8007fce:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8007fd2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007fd6:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8007fda:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007fde:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8007fe2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8007fe6:	6020      	str	r0, [r4, #0]
 8007fe8:	2000      	movs	r0, #0
 8007fea:	e7e8      	b.n	8007fbe <__submore+0x1e>
 8007fec:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8007fee:	0077      	lsls	r7, r6, #1
 8007ff0:	463a      	mov	r2, r7
 8007ff2:	f000 fa2d 	bl	8008450 <_realloc_r>
 8007ff6:	4605      	mov	r5, r0
 8007ff8:	2800      	cmp	r0, #0
 8007ffa:	d0de      	beq.n	8007fba <__submore+0x1a>
 8007ffc:	eb00 0806 	add.w	r8, r0, r6
 8008000:	4601      	mov	r1, r0
 8008002:	4632      	mov	r2, r6
 8008004:	4640      	mov	r0, r8
 8008006:	f7fe fc99 	bl	800693c <memcpy>
 800800a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800800e:	f8c4 8000 	str.w	r8, [r4]
 8008012:	e7e9      	b.n	8007fe8 <__submore+0x48>

08008014 <__ascii_wctomb>:
 8008014:	b149      	cbz	r1, 800802a <__ascii_wctomb+0x16>
 8008016:	2aff      	cmp	r2, #255	; 0xff
 8008018:	bf85      	ittet	hi
 800801a:	238a      	movhi	r3, #138	; 0x8a
 800801c:	6003      	strhi	r3, [r0, #0]
 800801e:	700a      	strbls	r2, [r1, #0]
 8008020:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8008024:	bf98      	it	ls
 8008026:	2001      	movls	r0, #1
 8008028:	4770      	bx	lr
 800802a:	4608      	mov	r0, r1
 800802c:	4770      	bx	lr
	...

08008030 <__assert_func>:
 8008030:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008032:	4614      	mov	r4, r2
 8008034:	461a      	mov	r2, r3
 8008036:	4b09      	ldr	r3, [pc, #36]	; (800805c <__assert_func+0x2c>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4605      	mov	r5, r0
 800803c:	68d8      	ldr	r0, [r3, #12]
 800803e:	b14c      	cbz	r4, 8008054 <__assert_func+0x24>
 8008040:	4b07      	ldr	r3, [pc, #28]	; (8008060 <__assert_func+0x30>)
 8008042:	9100      	str	r1, [sp, #0]
 8008044:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008048:	4906      	ldr	r1, [pc, #24]	; (8008064 <__assert_func+0x34>)
 800804a:	462b      	mov	r3, r5
 800804c:	f000 f9a6 	bl	800839c <fiprintf>
 8008050:	f000 fc46 	bl	80088e0 <abort>
 8008054:	4b04      	ldr	r3, [pc, #16]	; (8008068 <__assert_func+0x38>)
 8008056:	461c      	mov	r4, r3
 8008058:	e7f3      	b.n	8008042 <__assert_func+0x12>
 800805a:	bf00      	nop
 800805c:	2000000c 	.word	0x2000000c
 8008060:	08008fc8 	.word	0x08008fc8
 8008064:	08008fd5 	.word	0x08008fd5
 8008068:	08009003 	.word	0x08009003

0800806c <__sflush_r>:
 800806c:	898a      	ldrh	r2, [r1, #12]
 800806e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008072:	4605      	mov	r5, r0
 8008074:	0710      	lsls	r0, r2, #28
 8008076:	460c      	mov	r4, r1
 8008078:	d458      	bmi.n	800812c <__sflush_r+0xc0>
 800807a:	684b      	ldr	r3, [r1, #4]
 800807c:	2b00      	cmp	r3, #0
 800807e:	dc05      	bgt.n	800808c <__sflush_r+0x20>
 8008080:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008082:	2b00      	cmp	r3, #0
 8008084:	dc02      	bgt.n	800808c <__sflush_r+0x20>
 8008086:	2000      	movs	r0, #0
 8008088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800808c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800808e:	2e00      	cmp	r6, #0
 8008090:	d0f9      	beq.n	8008086 <__sflush_r+0x1a>
 8008092:	2300      	movs	r3, #0
 8008094:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008098:	682f      	ldr	r7, [r5, #0]
 800809a:	602b      	str	r3, [r5, #0]
 800809c:	d032      	beq.n	8008104 <__sflush_r+0x98>
 800809e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80080a0:	89a3      	ldrh	r3, [r4, #12]
 80080a2:	075a      	lsls	r2, r3, #29
 80080a4:	d505      	bpl.n	80080b2 <__sflush_r+0x46>
 80080a6:	6863      	ldr	r3, [r4, #4]
 80080a8:	1ac0      	subs	r0, r0, r3
 80080aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80080ac:	b10b      	cbz	r3, 80080b2 <__sflush_r+0x46>
 80080ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80080b0:	1ac0      	subs	r0, r0, r3
 80080b2:	2300      	movs	r3, #0
 80080b4:	4602      	mov	r2, r0
 80080b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80080b8:	6a21      	ldr	r1, [r4, #32]
 80080ba:	4628      	mov	r0, r5
 80080bc:	47b0      	blx	r6
 80080be:	1c43      	adds	r3, r0, #1
 80080c0:	89a3      	ldrh	r3, [r4, #12]
 80080c2:	d106      	bne.n	80080d2 <__sflush_r+0x66>
 80080c4:	6829      	ldr	r1, [r5, #0]
 80080c6:	291d      	cmp	r1, #29
 80080c8:	d82c      	bhi.n	8008124 <__sflush_r+0xb8>
 80080ca:	4a2a      	ldr	r2, [pc, #168]	; (8008174 <__sflush_r+0x108>)
 80080cc:	40ca      	lsrs	r2, r1
 80080ce:	07d6      	lsls	r6, r2, #31
 80080d0:	d528      	bpl.n	8008124 <__sflush_r+0xb8>
 80080d2:	2200      	movs	r2, #0
 80080d4:	6062      	str	r2, [r4, #4]
 80080d6:	04d9      	lsls	r1, r3, #19
 80080d8:	6922      	ldr	r2, [r4, #16]
 80080da:	6022      	str	r2, [r4, #0]
 80080dc:	d504      	bpl.n	80080e8 <__sflush_r+0x7c>
 80080de:	1c42      	adds	r2, r0, #1
 80080e0:	d101      	bne.n	80080e6 <__sflush_r+0x7a>
 80080e2:	682b      	ldr	r3, [r5, #0]
 80080e4:	b903      	cbnz	r3, 80080e8 <__sflush_r+0x7c>
 80080e6:	6560      	str	r0, [r4, #84]	; 0x54
 80080e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80080ea:	602f      	str	r7, [r5, #0]
 80080ec:	2900      	cmp	r1, #0
 80080ee:	d0ca      	beq.n	8008086 <__sflush_r+0x1a>
 80080f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080f4:	4299      	cmp	r1, r3
 80080f6:	d002      	beq.n	80080fe <__sflush_r+0x92>
 80080f8:	4628      	mov	r0, r5
 80080fa:	f7ff f905 	bl	8007308 <_free_r>
 80080fe:	2000      	movs	r0, #0
 8008100:	6360      	str	r0, [r4, #52]	; 0x34
 8008102:	e7c1      	b.n	8008088 <__sflush_r+0x1c>
 8008104:	6a21      	ldr	r1, [r4, #32]
 8008106:	2301      	movs	r3, #1
 8008108:	4628      	mov	r0, r5
 800810a:	47b0      	blx	r6
 800810c:	1c41      	adds	r1, r0, #1
 800810e:	d1c7      	bne.n	80080a0 <__sflush_r+0x34>
 8008110:	682b      	ldr	r3, [r5, #0]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d0c4      	beq.n	80080a0 <__sflush_r+0x34>
 8008116:	2b1d      	cmp	r3, #29
 8008118:	d001      	beq.n	800811e <__sflush_r+0xb2>
 800811a:	2b16      	cmp	r3, #22
 800811c:	d101      	bne.n	8008122 <__sflush_r+0xb6>
 800811e:	602f      	str	r7, [r5, #0]
 8008120:	e7b1      	b.n	8008086 <__sflush_r+0x1a>
 8008122:	89a3      	ldrh	r3, [r4, #12]
 8008124:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008128:	81a3      	strh	r3, [r4, #12]
 800812a:	e7ad      	b.n	8008088 <__sflush_r+0x1c>
 800812c:	690f      	ldr	r7, [r1, #16]
 800812e:	2f00      	cmp	r7, #0
 8008130:	d0a9      	beq.n	8008086 <__sflush_r+0x1a>
 8008132:	0793      	lsls	r3, r2, #30
 8008134:	680e      	ldr	r6, [r1, #0]
 8008136:	bf08      	it	eq
 8008138:	694b      	ldreq	r3, [r1, #20]
 800813a:	600f      	str	r7, [r1, #0]
 800813c:	bf18      	it	ne
 800813e:	2300      	movne	r3, #0
 8008140:	eba6 0807 	sub.w	r8, r6, r7
 8008144:	608b      	str	r3, [r1, #8]
 8008146:	f1b8 0f00 	cmp.w	r8, #0
 800814a:	dd9c      	ble.n	8008086 <__sflush_r+0x1a>
 800814c:	6a21      	ldr	r1, [r4, #32]
 800814e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008150:	4643      	mov	r3, r8
 8008152:	463a      	mov	r2, r7
 8008154:	4628      	mov	r0, r5
 8008156:	47b0      	blx	r6
 8008158:	2800      	cmp	r0, #0
 800815a:	dc06      	bgt.n	800816a <__sflush_r+0xfe>
 800815c:	89a3      	ldrh	r3, [r4, #12]
 800815e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008162:	81a3      	strh	r3, [r4, #12]
 8008164:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008168:	e78e      	b.n	8008088 <__sflush_r+0x1c>
 800816a:	4407      	add	r7, r0
 800816c:	eba8 0800 	sub.w	r8, r8, r0
 8008170:	e7e9      	b.n	8008146 <__sflush_r+0xda>
 8008172:	bf00      	nop
 8008174:	20400001 	.word	0x20400001

08008178 <_fflush_r>:
 8008178:	b538      	push	{r3, r4, r5, lr}
 800817a:	690b      	ldr	r3, [r1, #16]
 800817c:	4605      	mov	r5, r0
 800817e:	460c      	mov	r4, r1
 8008180:	b913      	cbnz	r3, 8008188 <_fflush_r+0x10>
 8008182:	2500      	movs	r5, #0
 8008184:	4628      	mov	r0, r5
 8008186:	bd38      	pop	{r3, r4, r5, pc}
 8008188:	b118      	cbz	r0, 8008192 <_fflush_r+0x1a>
 800818a:	6983      	ldr	r3, [r0, #24]
 800818c:	b90b      	cbnz	r3, 8008192 <_fflush_r+0x1a>
 800818e:	f000 f887 	bl	80082a0 <__sinit>
 8008192:	4b14      	ldr	r3, [pc, #80]	; (80081e4 <_fflush_r+0x6c>)
 8008194:	429c      	cmp	r4, r3
 8008196:	d11b      	bne.n	80081d0 <_fflush_r+0x58>
 8008198:	686c      	ldr	r4, [r5, #4]
 800819a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d0ef      	beq.n	8008182 <_fflush_r+0xa>
 80081a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80081a4:	07d0      	lsls	r0, r2, #31
 80081a6:	d404      	bmi.n	80081b2 <_fflush_r+0x3a>
 80081a8:	0599      	lsls	r1, r3, #22
 80081aa:	d402      	bmi.n	80081b2 <_fflush_r+0x3a>
 80081ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80081ae:	f000 f927 	bl	8008400 <__retarget_lock_acquire_recursive>
 80081b2:	4628      	mov	r0, r5
 80081b4:	4621      	mov	r1, r4
 80081b6:	f7ff ff59 	bl	800806c <__sflush_r>
 80081ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80081bc:	07da      	lsls	r2, r3, #31
 80081be:	4605      	mov	r5, r0
 80081c0:	d4e0      	bmi.n	8008184 <_fflush_r+0xc>
 80081c2:	89a3      	ldrh	r3, [r4, #12]
 80081c4:	059b      	lsls	r3, r3, #22
 80081c6:	d4dd      	bmi.n	8008184 <_fflush_r+0xc>
 80081c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80081ca:	f000 f91a 	bl	8008402 <__retarget_lock_release_recursive>
 80081ce:	e7d9      	b.n	8008184 <_fflush_r+0xc>
 80081d0:	4b05      	ldr	r3, [pc, #20]	; (80081e8 <_fflush_r+0x70>)
 80081d2:	429c      	cmp	r4, r3
 80081d4:	d101      	bne.n	80081da <_fflush_r+0x62>
 80081d6:	68ac      	ldr	r4, [r5, #8]
 80081d8:	e7df      	b.n	800819a <_fflush_r+0x22>
 80081da:	4b04      	ldr	r3, [pc, #16]	; (80081ec <_fflush_r+0x74>)
 80081dc:	429c      	cmp	r4, r3
 80081de:	bf08      	it	eq
 80081e0:	68ec      	ldreq	r4, [r5, #12]
 80081e2:	e7da      	b.n	800819a <_fflush_r+0x22>
 80081e4:	08009024 	.word	0x08009024
 80081e8:	08009044 	.word	0x08009044
 80081ec:	08009004 	.word	0x08009004

080081f0 <std>:
 80081f0:	2300      	movs	r3, #0
 80081f2:	b510      	push	{r4, lr}
 80081f4:	4604      	mov	r4, r0
 80081f6:	e9c0 3300 	strd	r3, r3, [r0]
 80081fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80081fe:	6083      	str	r3, [r0, #8]
 8008200:	8181      	strh	r1, [r0, #12]
 8008202:	6643      	str	r3, [r0, #100]	; 0x64
 8008204:	81c2      	strh	r2, [r0, #14]
 8008206:	6183      	str	r3, [r0, #24]
 8008208:	4619      	mov	r1, r3
 800820a:	2208      	movs	r2, #8
 800820c:	305c      	adds	r0, #92	; 0x5c
 800820e:	f7fb fb91 	bl	8003934 <memset>
 8008212:	4b05      	ldr	r3, [pc, #20]	; (8008228 <std+0x38>)
 8008214:	6263      	str	r3, [r4, #36]	; 0x24
 8008216:	4b05      	ldr	r3, [pc, #20]	; (800822c <std+0x3c>)
 8008218:	62a3      	str	r3, [r4, #40]	; 0x28
 800821a:	4b05      	ldr	r3, [pc, #20]	; (8008230 <std+0x40>)
 800821c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800821e:	4b05      	ldr	r3, [pc, #20]	; (8008234 <std+0x44>)
 8008220:	6224      	str	r4, [r4, #32]
 8008222:	6323      	str	r3, [r4, #48]	; 0x30
 8008224:	bd10      	pop	{r4, pc}
 8008226:	bf00      	nop
 8008228:	080046dd 	.word	0x080046dd
 800822c:	08004703 	.word	0x08004703
 8008230:	0800473b 	.word	0x0800473b
 8008234:	0800475f 	.word	0x0800475f

08008238 <_cleanup_r>:
 8008238:	4901      	ldr	r1, [pc, #4]	; (8008240 <_cleanup_r+0x8>)
 800823a:	f000 b8c1 	b.w	80083c0 <_fwalk_reent>
 800823e:	bf00      	nop
 8008240:	08008179 	.word	0x08008179

08008244 <__sfmoreglue>:
 8008244:	b570      	push	{r4, r5, r6, lr}
 8008246:	2268      	movs	r2, #104	; 0x68
 8008248:	1e4d      	subs	r5, r1, #1
 800824a:	4355      	muls	r5, r2
 800824c:	460e      	mov	r6, r1
 800824e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008252:	f7ff f8c5 	bl	80073e0 <_malloc_r>
 8008256:	4604      	mov	r4, r0
 8008258:	b140      	cbz	r0, 800826c <__sfmoreglue+0x28>
 800825a:	2100      	movs	r1, #0
 800825c:	e9c0 1600 	strd	r1, r6, [r0]
 8008260:	300c      	adds	r0, #12
 8008262:	60a0      	str	r0, [r4, #8]
 8008264:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008268:	f7fb fb64 	bl	8003934 <memset>
 800826c:	4620      	mov	r0, r4
 800826e:	bd70      	pop	{r4, r5, r6, pc}

08008270 <__sfp_lock_acquire>:
 8008270:	4801      	ldr	r0, [pc, #4]	; (8008278 <__sfp_lock_acquire+0x8>)
 8008272:	f000 b8c5 	b.w	8008400 <__retarget_lock_acquire_recursive>
 8008276:	bf00      	nop
 8008278:	20000431 	.word	0x20000431

0800827c <__sfp_lock_release>:
 800827c:	4801      	ldr	r0, [pc, #4]	; (8008284 <__sfp_lock_release+0x8>)
 800827e:	f000 b8c0 	b.w	8008402 <__retarget_lock_release_recursive>
 8008282:	bf00      	nop
 8008284:	20000431 	.word	0x20000431

08008288 <__sinit_lock_acquire>:
 8008288:	4801      	ldr	r0, [pc, #4]	; (8008290 <__sinit_lock_acquire+0x8>)
 800828a:	f000 b8b9 	b.w	8008400 <__retarget_lock_acquire_recursive>
 800828e:	bf00      	nop
 8008290:	20000432 	.word	0x20000432

08008294 <__sinit_lock_release>:
 8008294:	4801      	ldr	r0, [pc, #4]	; (800829c <__sinit_lock_release+0x8>)
 8008296:	f000 b8b4 	b.w	8008402 <__retarget_lock_release_recursive>
 800829a:	bf00      	nop
 800829c:	20000432 	.word	0x20000432

080082a0 <__sinit>:
 80082a0:	b510      	push	{r4, lr}
 80082a2:	4604      	mov	r4, r0
 80082a4:	f7ff fff0 	bl	8008288 <__sinit_lock_acquire>
 80082a8:	69a3      	ldr	r3, [r4, #24]
 80082aa:	b11b      	cbz	r3, 80082b4 <__sinit+0x14>
 80082ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082b0:	f7ff bff0 	b.w	8008294 <__sinit_lock_release>
 80082b4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80082b8:	6523      	str	r3, [r4, #80]	; 0x50
 80082ba:	4b13      	ldr	r3, [pc, #76]	; (8008308 <__sinit+0x68>)
 80082bc:	4a13      	ldr	r2, [pc, #76]	; (800830c <__sinit+0x6c>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	62a2      	str	r2, [r4, #40]	; 0x28
 80082c2:	42a3      	cmp	r3, r4
 80082c4:	bf04      	itt	eq
 80082c6:	2301      	moveq	r3, #1
 80082c8:	61a3      	streq	r3, [r4, #24]
 80082ca:	4620      	mov	r0, r4
 80082cc:	f000 f820 	bl	8008310 <__sfp>
 80082d0:	6060      	str	r0, [r4, #4]
 80082d2:	4620      	mov	r0, r4
 80082d4:	f000 f81c 	bl	8008310 <__sfp>
 80082d8:	60a0      	str	r0, [r4, #8]
 80082da:	4620      	mov	r0, r4
 80082dc:	f000 f818 	bl	8008310 <__sfp>
 80082e0:	2200      	movs	r2, #0
 80082e2:	60e0      	str	r0, [r4, #12]
 80082e4:	2104      	movs	r1, #4
 80082e6:	6860      	ldr	r0, [r4, #4]
 80082e8:	f7ff ff82 	bl	80081f0 <std>
 80082ec:	68a0      	ldr	r0, [r4, #8]
 80082ee:	2201      	movs	r2, #1
 80082f0:	2109      	movs	r1, #9
 80082f2:	f7ff ff7d 	bl	80081f0 <std>
 80082f6:	68e0      	ldr	r0, [r4, #12]
 80082f8:	2202      	movs	r2, #2
 80082fa:	2112      	movs	r1, #18
 80082fc:	f7ff ff78 	bl	80081f0 <std>
 8008300:	2301      	movs	r3, #1
 8008302:	61a3      	str	r3, [r4, #24]
 8008304:	e7d2      	b.n	80082ac <__sinit+0xc>
 8008306:	bf00      	nop
 8008308:	08008ba8 	.word	0x08008ba8
 800830c:	08008239 	.word	0x08008239

08008310 <__sfp>:
 8008310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008312:	4607      	mov	r7, r0
 8008314:	f7ff ffac 	bl	8008270 <__sfp_lock_acquire>
 8008318:	4b1e      	ldr	r3, [pc, #120]	; (8008394 <__sfp+0x84>)
 800831a:	681e      	ldr	r6, [r3, #0]
 800831c:	69b3      	ldr	r3, [r6, #24]
 800831e:	b913      	cbnz	r3, 8008326 <__sfp+0x16>
 8008320:	4630      	mov	r0, r6
 8008322:	f7ff ffbd 	bl	80082a0 <__sinit>
 8008326:	3648      	adds	r6, #72	; 0x48
 8008328:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800832c:	3b01      	subs	r3, #1
 800832e:	d503      	bpl.n	8008338 <__sfp+0x28>
 8008330:	6833      	ldr	r3, [r6, #0]
 8008332:	b30b      	cbz	r3, 8008378 <__sfp+0x68>
 8008334:	6836      	ldr	r6, [r6, #0]
 8008336:	e7f7      	b.n	8008328 <__sfp+0x18>
 8008338:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800833c:	b9d5      	cbnz	r5, 8008374 <__sfp+0x64>
 800833e:	4b16      	ldr	r3, [pc, #88]	; (8008398 <__sfp+0x88>)
 8008340:	60e3      	str	r3, [r4, #12]
 8008342:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008346:	6665      	str	r5, [r4, #100]	; 0x64
 8008348:	f000 f859 	bl	80083fe <__retarget_lock_init_recursive>
 800834c:	f7ff ff96 	bl	800827c <__sfp_lock_release>
 8008350:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008354:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008358:	6025      	str	r5, [r4, #0]
 800835a:	61a5      	str	r5, [r4, #24]
 800835c:	2208      	movs	r2, #8
 800835e:	4629      	mov	r1, r5
 8008360:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008364:	f7fb fae6 	bl	8003934 <memset>
 8008368:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800836c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008370:	4620      	mov	r0, r4
 8008372:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008374:	3468      	adds	r4, #104	; 0x68
 8008376:	e7d9      	b.n	800832c <__sfp+0x1c>
 8008378:	2104      	movs	r1, #4
 800837a:	4638      	mov	r0, r7
 800837c:	f7ff ff62 	bl	8008244 <__sfmoreglue>
 8008380:	4604      	mov	r4, r0
 8008382:	6030      	str	r0, [r6, #0]
 8008384:	2800      	cmp	r0, #0
 8008386:	d1d5      	bne.n	8008334 <__sfp+0x24>
 8008388:	f7ff ff78 	bl	800827c <__sfp_lock_release>
 800838c:	230c      	movs	r3, #12
 800838e:	603b      	str	r3, [r7, #0]
 8008390:	e7ee      	b.n	8008370 <__sfp+0x60>
 8008392:	bf00      	nop
 8008394:	08008ba8 	.word	0x08008ba8
 8008398:	ffff0001 	.word	0xffff0001

0800839c <fiprintf>:
 800839c:	b40e      	push	{r1, r2, r3}
 800839e:	b503      	push	{r0, r1, lr}
 80083a0:	4601      	mov	r1, r0
 80083a2:	ab03      	add	r3, sp, #12
 80083a4:	4805      	ldr	r0, [pc, #20]	; (80083bc <fiprintf+0x20>)
 80083a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80083aa:	6800      	ldr	r0, [r0, #0]
 80083ac:	9301      	str	r3, [sp, #4]
 80083ae:	f000 f8a7 	bl	8008500 <_vfiprintf_r>
 80083b2:	b002      	add	sp, #8
 80083b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80083b8:	b003      	add	sp, #12
 80083ba:	4770      	bx	lr
 80083bc:	2000000c 	.word	0x2000000c

080083c0 <_fwalk_reent>:
 80083c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083c4:	4606      	mov	r6, r0
 80083c6:	4688      	mov	r8, r1
 80083c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80083cc:	2700      	movs	r7, #0
 80083ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80083d2:	f1b9 0901 	subs.w	r9, r9, #1
 80083d6:	d505      	bpl.n	80083e4 <_fwalk_reent+0x24>
 80083d8:	6824      	ldr	r4, [r4, #0]
 80083da:	2c00      	cmp	r4, #0
 80083dc:	d1f7      	bne.n	80083ce <_fwalk_reent+0xe>
 80083de:	4638      	mov	r0, r7
 80083e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083e4:	89ab      	ldrh	r3, [r5, #12]
 80083e6:	2b01      	cmp	r3, #1
 80083e8:	d907      	bls.n	80083fa <_fwalk_reent+0x3a>
 80083ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80083ee:	3301      	adds	r3, #1
 80083f0:	d003      	beq.n	80083fa <_fwalk_reent+0x3a>
 80083f2:	4629      	mov	r1, r5
 80083f4:	4630      	mov	r0, r6
 80083f6:	47c0      	blx	r8
 80083f8:	4307      	orrs	r7, r0
 80083fa:	3568      	adds	r5, #104	; 0x68
 80083fc:	e7e9      	b.n	80083d2 <_fwalk_reent+0x12>

080083fe <__retarget_lock_init_recursive>:
 80083fe:	4770      	bx	lr

08008400 <__retarget_lock_acquire_recursive>:
 8008400:	4770      	bx	lr

08008402 <__retarget_lock_release_recursive>:
 8008402:	4770      	bx	lr

08008404 <memmove>:
 8008404:	4288      	cmp	r0, r1
 8008406:	b510      	push	{r4, lr}
 8008408:	eb01 0402 	add.w	r4, r1, r2
 800840c:	d902      	bls.n	8008414 <memmove+0x10>
 800840e:	4284      	cmp	r4, r0
 8008410:	4623      	mov	r3, r4
 8008412:	d807      	bhi.n	8008424 <memmove+0x20>
 8008414:	1e43      	subs	r3, r0, #1
 8008416:	42a1      	cmp	r1, r4
 8008418:	d008      	beq.n	800842c <memmove+0x28>
 800841a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800841e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008422:	e7f8      	b.n	8008416 <memmove+0x12>
 8008424:	4402      	add	r2, r0
 8008426:	4601      	mov	r1, r0
 8008428:	428a      	cmp	r2, r1
 800842a:	d100      	bne.n	800842e <memmove+0x2a>
 800842c:	bd10      	pop	{r4, pc}
 800842e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008432:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008436:	e7f7      	b.n	8008428 <memmove+0x24>

08008438 <__malloc_lock>:
 8008438:	4801      	ldr	r0, [pc, #4]	; (8008440 <__malloc_lock+0x8>)
 800843a:	f7ff bfe1 	b.w	8008400 <__retarget_lock_acquire_recursive>
 800843e:	bf00      	nop
 8008440:	20000430 	.word	0x20000430

08008444 <__malloc_unlock>:
 8008444:	4801      	ldr	r0, [pc, #4]	; (800844c <__malloc_unlock+0x8>)
 8008446:	f7ff bfdc 	b.w	8008402 <__retarget_lock_release_recursive>
 800844a:	bf00      	nop
 800844c:	20000430 	.word	0x20000430

08008450 <_realloc_r>:
 8008450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008454:	4680      	mov	r8, r0
 8008456:	4614      	mov	r4, r2
 8008458:	460e      	mov	r6, r1
 800845a:	b921      	cbnz	r1, 8008466 <_realloc_r+0x16>
 800845c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008460:	4611      	mov	r1, r2
 8008462:	f7fe bfbd 	b.w	80073e0 <_malloc_r>
 8008466:	b92a      	cbnz	r2, 8008474 <_realloc_r+0x24>
 8008468:	f7fe ff4e 	bl	8007308 <_free_r>
 800846c:	4625      	mov	r5, r4
 800846e:	4628      	mov	r0, r5
 8008470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008474:	f000 faa0 	bl	80089b8 <_malloc_usable_size_r>
 8008478:	4284      	cmp	r4, r0
 800847a:	4607      	mov	r7, r0
 800847c:	d802      	bhi.n	8008484 <_realloc_r+0x34>
 800847e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008482:	d812      	bhi.n	80084aa <_realloc_r+0x5a>
 8008484:	4621      	mov	r1, r4
 8008486:	4640      	mov	r0, r8
 8008488:	f7fe ffaa 	bl	80073e0 <_malloc_r>
 800848c:	4605      	mov	r5, r0
 800848e:	2800      	cmp	r0, #0
 8008490:	d0ed      	beq.n	800846e <_realloc_r+0x1e>
 8008492:	42bc      	cmp	r4, r7
 8008494:	4622      	mov	r2, r4
 8008496:	4631      	mov	r1, r6
 8008498:	bf28      	it	cs
 800849a:	463a      	movcs	r2, r7
 800849c:	f7fe fa4e 	bl	800693c <memcpy>
 80084a0:	4631      	mov	r1, r6
 80084a2:	4640      	mov	r0, r8
 80084a4:	f7fe ff30 	bl	8007308 <_free_r>
 80084a8:	e7e1      	b.n	800846e <_realloc_r+0x1e>
 80084aa:	4635      	mov	r5, r6
 80084ac:	e7df      	b.n	800846e <_realloc_r+0x1e>

080084ae <__sfputc_r>:
 80084ae:	6893      	ldr	r3, [r2, #8]
 80084b0:	3b01      	subs	r3, #1
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	b410      	push	{r4}
 80084b6:	6093      	str	r3, [r2, #8]
 80084b8:	da08      	bge.n	80084cc <__sfputc_r+0x1e>
 80084ba:	6994      	ldr	r4, [r2, #24]
 80084bc:	42a3      	cmp	r3, r4
 80084be:	db01      	blt.n	80084c4 <__sfputc_r+0x16>
 80084c0:	290a      	cmp	r1, #10
 80084c2:	d103      	bne.n	80084cc <__sfputc_r+0x1e>
 80084c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084c8:	f000 b94a 	b.w	8008760 <__swbuf_r>
 80084cc:	6813      	ldr	r3, [r2, #0]
 80084ce:	1c58      	adds	r0, r3, #1
 80084d0:	6010      	str	r0, [r2, #0]
 80084d2:	7019      	strb	r1, [r3, #0]
 80084d4:	4608      	mov	r0, r1
 80084d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084da:	4770      	bx	lr

080084dc <__sfputs_r>:
 80084dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084de:	4606      	mov	r6, r0
 80084e0:	460f      	mov	r7, r1
 80084e2:	4614      	mov	r4, r2
 80084e4:	18d5      	adds	r5, r2, r3
 80084e6:	42ac      	cmp	r4, r5
 80084e8:	d101      	bne.n	80084ee <__sfputs_r+0x12>
 80084ea:	2000      	movs	r0, #0
 80084ec:	e007      	b.n	80084fe <__sfputs_r+0x22>
 80084ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084f2:	463a      	mov	r2, r7
 80084f4:	4630      	mov	r0, r6
 80084f6:	f7ff ffda 	bl	80084ae <__sfputc_r>
 80084fa:	1c43      	adds	r3, r0, #1
 80084fc:	d1f3      	bne.n	80084e6 <__sfputs_r+0xa>
 80084fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008500 <_vfiprintf_r>:
 8008500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008504:	460d      	mov	r5, r1
 8008506:	b09d      	sub	sp, #116	; 0x74
 8008508:	4614      	mov	r4, r2
 800850a:	4698      	mov	r8, r3
 800850c:	4606      	mov	r6, r0
 800850e:	b118      	cbz	r0, 8008518 <_vfiprintf_r+0x18>
 8008510:	6983      	ldr	r3, [r0, #24]
 8008512:	b90b      	cbnz	r3, 8008518 <_vfiprintf_r+0x18>
 8008514:	f7ff fec4 	bl	80082a0 <__sinit>
 8008518:	4b89      	ldr	r3, [pc, #548]	; (8008740 <_vfiprintf_r+0x240>)
 800851a:	429d      	cmp	r5, r3
 800851c:	d11b      	bne.n	8008556 <_vfiprintf_r+0x56>
 800851e:	6875      	ldr	r5, [r6, #4]
 8008520:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008522:	07d9      	lsls	r1, r3, #31
 8008524:	d405      	bmi.n	8008532 <_vfiprintf_r+0x32>
 8008526:	89ab      	ldrh	r3, [r5, #12]
 8008528:	059a      	lsls	r2, r3, #22
 800852a:	d402      	bmi.n	8008532 <_vfiprintf_r+0x32>
 800852c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800852e:	f7ff ff67 	bl	8008400 <__retarget_lock_acquire_recursive>
 8008532:	89ab      	ldrh	r3, [r5, #12]
 8008534:	071b      	lsls	r3, r3, #28
 8008536:	d501      	bpl.n	800853c <_vfiprintf_r+0x3c>
 8008538:	692b      	ldr	r3, [r5, #16]
 800853a:	b9eb      	cbnz	r3, 8008578 <_vfiprintf_r+0x78>
 800853c:	4629      	mov	r1, r5
 800853e:	4630      	mov	r0, r6
 8008540:	f000 f960 	bl	8008804 <__swsetup_r>
 8008544:	b1c0      	cbz	r0, 8008578 <_vfiprintf_r+0x78>
 8008546:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008548:	07dc      	lsls	r4, r3, #31
 800854a:	d50e      	bpl.n	800856a <_vfiprintf_r+0x6a>
 800854c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008550:	b01d      	add	sp, #116	; 0x74
 8008552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008556:	4b7b      	ldr	r3, [pc, #492]	; (8008744 <_vfiprintf_r+0x244>)
 8008558:	429d      	cmp	r5, r3
 800855a:	d101      	bne.n	8008560 <_vfiprintf_r+0x60>
 800855c:	68b5      	ldr	r5, [r6, #8]
 800855e:	e7df      	b.n	8008520 <_vfiprintf_r+0x20>
 8008560:	4b79      	ldr	r3, [pc, #484]	; (8008748 <_vfiprintf_r+0x248>)
 8008562:	429d      	cmp	r5, r3
 8008564:	bf08      	it	eq
 8008566:	68f5      	ldreq	r5, [r6, #12]
 8008568:	e7da      	b.n	8008520 <_vfiprintf_r+0x20>
 800856a:	89ab      	ldrh	r3, [r5, #12]
 800856c:	0598      	lsls	r0, r3, #22
 800856e:	d4ed      	bmi.n	800854c <_vfiprintf_r+0x4c>
 8008570:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008572:	f7ff ff46 	bl	8008402 <__retarget_lock_release_recursive>
 8008576:	e7e9      	b.n	800854c <_vfiprintf_r+0x4c>
 8008578:	2300      	movs	r3, #0
 800857a:	9309      	str	r3, [sp, #36]	; 0x24
 800857c:	2320      	movs	r3, #32
 800857e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008582:	f8cd 800c 	str.w	r8, [sp, #12]
 8008586:	2330      	movs	r3, #48	; 0x30
 8008588:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800874c <_vfiprintf_r+0x24c>
 800858c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008590:	f04f 0901 	mov.w	r9, #1
 8008594:	4623      	mov	r3, r4
 8008596:	469a      	mov	sl, r3
 8008598:	f813 2b01 	ldrb.w	r2, [r3], #1
 800859c:	b10a      	cbz	r2, 80085a2 <_vfiprintf_r+0xa2>
 800859e:	2a25      	cmp	r2, #37	; 0x25
 80085a0:	d1f9      	bne.n	8008596 <_vfiprintf_r+0x96>
 80085a2:	ebba 0b04 	subs.w	fp, sl, r4
 80085a6:	d00b      	beq.n	80085c0 <_vfiprintf_r+0xc0>
 80085a8:	465b      	mov	r3, fp
 80085aa:	4622      	mov	r2, r4
 80085ac:	4629      	mov	r1, r5
 80085ae:	4630      	mov	r0, r6
 80085b0:	f7ff ff94 	bl	80084dc <__sfputs_r>
 80085b4:	3001      	adds	r0, #1
 80085b6:	f000 80aa 	beq.w	800870e <_vfiprintf_r+0x20e>
 80085ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085bc:	445a      	add	r2, fp
 80085be:	9209      	str	r2, [sp, #36]	; 0x24
 80085c0:	f89a 3000 	ldrb.w	r3, [sl]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	f000 80a2 	beq.w	800870e <_vfiprintf_r+0x20e>
 80085ca:	2300      	movs	r3, #0
 80085cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80085d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085d4:	f10a 0a01 	add.w	sl, sl, #1
 80085d8:	9304      	str	r3, [sp, #16]
 80085da:	9307      	str	r3, [sp, #28]
 80085dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80085e0:	931a      	str	r3, [sp, #104]	; 0x68
 80085e2:	4654      	mov	r4, sl
 80085e4:	2205      	movs	r2, #5
 80085e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085ea:	4858      	ldr	r0, [pc, #352]	; (800874c <_vfiprintf_r+0x24c>)
 80085ec:	f7f7 fe10 	bl	8000210 <memchr>
 80085f0:	9a04      	ldr	r2, [sp, #16]
 80085f2:	b9d8      	cbnz	r0, 800862c <_vfiprintf_r+0x12c>
 80085f4:	06d1      	lsls	r1, r2, #27
 80085f6:	bf44      	itt	mi
 80085f8:	2320      	movmi	r3, #32
 80085fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085fe:	0713      	lsls	r3, r2, #28
 8008600:	bf44      	itt	mi
 8008602:	232b      	movmi	r3, #43	; 0x2b
 8008604:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008608:	f89a 3000 	ldrb.w	r3, [sl]
 800860c:	2b2a      	cmp	r3, #42	; 0x2a
 800860e:	d015      	beq.n	800863c <_vfiprintf_r+0x13c>
 8008610:	9a07      	ldr	r2, [sp, #28]
 8008612:	4654      	mov	r4, sl
 8008614:	2000      	movs	r0, #0
 8008616:	f04f 0c0a 	mov.w	ip, #10
 800861a:	4621      	mov	r1, r4
 800861c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008620:	3b30      	subs	r3, #48	; 0x30
 8008622:	2b09      	cmp	r3, #9
 8008624:	d94e      	bls.n	80086c4 <_vfiprintf_r+0x1c4>
 8008626:	b1b0      	cbz	r0, 8008656 <_vfiprintf_r+0x156>
 8008628:	9207      	str	r2, [sp, #28]
 800862a:	e014      	b.n	8008656 <_vfiprintf_r+0x156>
 800862c:	eba0 0308 	sub.w	r3, r0, r8
 8008630:	fa09 f303 	lsl.w	r3, r9, r3
 8008634:	4313      	orrs	r3, r2
 8008636:	9304      	str	r3, [sp, #16]
 8008638:	46a2      	mov	sl, r4
 800863a:	e7d2      	b.n	80085e2 <_vfiprintf_r+0xe2>
 800863c:	9b03      	ldr	r3, [sp, #12]
 800863e:	1d19      	adds	r1, r3, #4
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	9103      	str	r1, [sp, #12]
 8008644:	2b00      	cmp	r3, #0
 8008646:	bfbb      	ittet	lt
 8008648:	425b      	neglt	r3, r3
 800864a:	f042 0202 	orrlt.w	r2, r2, #2
 800864e:	9307      	strge	r3, [sp, #28]
 8008650:	9307      	strlt	r3, [sp, #28]
 8008652:	bfb8      	it	lt
 8008654:	9204      	strlt	r2, [sp, #16]
 8008656:	7823      	ldrb	r3, [r4, #0]
 8008658:	2b2e      	cmp	r3, #46	; 0x2e
 800865a:	d10c      	bne.n	8008676 <_vfiprintf_r+0x176>
 800865c:	7863      	ldrb	r3, [r4, #1]
 800865e:	2b2a      	cmp	r3, #42	; 0x2a
 8008660:	d135      	bne.n	80086ce <_vfiprintf_r+0x1ce>
 8008662:	9b03      	ldr	r3, [sp, #12]
 8008664:	1d1a      	adds	r2, r3, #4
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	9203      	str	r2, [sp, #12]
 800866a:	2b00      	cmp	r3, #0
 800866c:	bfb8      	it	lt
 800866e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008672:	3402      	adds	r4, #2
 8008674:	9305      	str	r3, [sp, #20]
 8008676:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800875c <_vfiprintf_r+0x25c>
 800867a:	7821      	ldrb	r1, [r4, #0]
 800867c:	2203      	movs	r2, #3
 800867e:	4650      	mov	r0, sl
 8008680:	f7f7 fdc6 	bl	8000210 <memchr>
 8008684:	b140      	cbz	r0, 8008698 <_vfiprintf_r+0x198>
 8008686:	2340      	movs	r3, #64	; 0x40
 8008688:	eba0 000a 	sub.w	r0, r0, sl
 800868c:	fa03 f000 	lsl.w	r0, r3, r0
 8008690:	9b04      	ldr	r3, [sp, #16]
 8008692:	4303      	orrs	r3, r0
 8008694:	3401      	adds	r4, #1
 8008696:	9304      	str	r3, [sp, #16]
 8008698:	f814 1b01 	ldrb.w	r1, [r4], #1
 800869c:	482c      	ldr	r0, [pc, #176]	; (8008750 <_vfiprintf_r+0x250>)
 800869e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80086a2:	2206      	movs	r2, #6
 80086a4:	f7f7 fdb4 	bl	8000210 <memchr>
 80086a8:	2800      	cmp	r0, #0
 80086aa:	d03f      	beq.n	800872c <_vfiprintf_r+0x22c>
 80086ac:	4b29      	ldr	r3, [pc, #164]	; (8008754 <_vfiprintf_r+0x254>)
 80086ae:	bb1b      	cbnz	r3, 80086f8 <_vfiprintf_r+0x1f8>
 80086b0:	9b03      	ldr	r3, [sp, #12]
 80086b2:	3307      	adds	r3, #7
 80086b4:	f023 0307 	bic.w	r3, r3, #7
 80086b8:	3308      	adds	r3, #8
 80086ba:	9303      	str	r3, [sp, #12]
 80086bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086be:	443b      	add	r3, r7
 80086c0:	9309      	str	r3, [sp, #36]	; 0x24
 80086c2:	e767      	b.n	8008594 <_vfiprintf_r+0x94>
 80086c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80086c8:	460c      	mov	r4, r1
 80086ca:	2001      	movs	r0, #1
 80086cc:	e7a5      	b.n	800861a <_vfiprintf_r+0x11a>
 80086ce:	2300      	movs	r3, #0
 80086d0:	3401      	adds	r4, #1
 80086d2:	9305      	str	r3, [sp, #20]
 80086d4:	4619      	mov	r1, r3
 80086d6:	f04f 0c0a 	mov.w	ip, #10
 80086da:	4620      	mov	r0, r4
 80086dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086e0:	3a30      	subs	r2, #48	; 0x30
 80086e2:	2a09      	cmp	r2, #9
 80086e4:	d903      	bls.n	80086ee <_vfiprintf_r+0x1ee>
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d0c5      	beq.n	8008676 <_vfiprintf_r+0x176>
 80086ea:	9105      	str	r1, [sp, #20]
 80086ec:	e7c3      	b.n	8008676 <_vfiprintf_r+0x176>
 80086ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80086f2:	4604      	mov	r4, r0
 80086f4:	2301      	movs	r3, #1
 80086f6:	e7f0      	b.n	80086da <_vfiprintf_r+0x1da>
 80086f8:	ab03      	add	r3, sp, #12
 80086fa:	9300      	str	r3, [sp, #0]
 80086fc:	462a      	mov	r2, r5
 80086fe:	4b16      	ldr	r3, [pc, #88]	; (8008758 <_vfiprintf_r+0x258>)
 8008700:	a904      	add	r1, sp, #16
 8008702:	4630      	mov	r0, r6
 8008704:	f7fb f9be 	bl	8003a84 <_printf_float>
 8008708:	4607      	mov	r7, r0
 800870a:	1c78      	adds	r0, r7, #1
 800870c:	d1d6      	bne.n	80086bc <_vfiprintf_r+0x1bc>
 800870e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008710:	07d9      	lsls	r1, r3, #31
 8008712:	d405      	bmi.n	8008720 <_vfiprintf_r+0x220>
 8008714:	89ab      	ldrh	r3, [r5, #12]
 8008716:	059a      	lsls	r2, r3, #22
 8008718:	d402      	bmi.n	8008720 <_vfiprintf_r+0x220>
 800871a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800871c:	f7ff fe71 	bl	8008402 <__retarget_lock_release_recursive>
 8008720:	89ab      	ldrh	r3, [r5, #12]
 8008722:	065b      	lsls	r3, r3, #25
 8008724:	f53f af12 	bmi.w	800854c <_vfiprintf_r+0x4c>
 8008728:	9809      	ldr	r0, [sp, #36]	; 0x24
 800872a:	e711      	b.n	8008550 <_vfiprintf_r+0x50>
 800872c:	ab03      	add	r3, sp, #12
 800872e:	9300      	str	r3, [sp, #0]
 8008730:	462a      	mov	r2, r5
 8008732:	4b09      	ldr	r3, [pc, #36]	; (8008758 <_vfiprintf_r+0x258>)
 8008734:	a904      	add	r1, sp, #16
 8008736:	4630      	mov	r0, r6
 8008738:	f7fb fc48 	bl	8003fcc <_printf_i>
 800873c:	e7e4      	b.n	8008708 <_vfiprintf_r+0x208>
 800873e:	bf00      	nop
 8008740:	08009024 	.word	0x08009024
 8008744:	08009044 	.word	0x08009044
 8008748:	08009004 	.word	0x08009004
 800874c:	08008f9c 	.word	0x08008f9c
 8008750:	08008fa6 	.word	0x08008fa6
 8008754:	08003a85 	.word	0x08003a85
 8008758:	080084dd 	.word	0x080084dd
 800875c:	08008fa2 	.word	0x08008fa2

08008760 <__swbuf_r>:
 8008760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008762:	460e      	mov	r6, r1
 8008764:	4614      	mov	r4, r2
 8008766:	4605      	mov	r5, r0
 8008768:	b118      	cbz	r0, 8008772 <__swbuf_r+0x12>
 800876a:	6983      	ldr	r3, [r0, #24]
 800876c:	b90b      	cbnz	r3, 8008772 <__swbuf_r+0x12>
 800876e:	f7ff fd97 	bl	80082a0 <__sinit>
 8008772:	4b21      	ldr	r3, [pc, #132]	; (80087f8 <__swbuf_r+0x98>)
 8008774:	429c      	cmp	r4, r3
 8008776:	d12b      	bne.n	80087d0 <__swbuf_r+0x70>
 8008778:	686c      	ldr	r4, [r5, #4]
 800877a:	69a3      	ldr	r3, [r4, #24]
 800877c:	60a3      	str	r3, [r4, #8]
 800877e:	89a3      	ldrh	r3, [r4, #12]
 8008780:	071a      	lsls	r2, r3, #28
 8008782:	d52f      	bpl.n	80087e4 <__swbuf_r+0x84>
 8008784:	6923      	ldr	r3, [r4, #16]
 8008786:	b36b      	cbz	r3, 80087e4 <__swbuf_r+0x84>
 8008788:	6923      	ldr	r3, [r4, #16]
 800878a:	6820      	ldr	r0, [r4, #0]
 800878c:	1ac0      	subs	r0, r0, r3
 800878e:	6963      	ldr	r3, [r4, #20]
 8008790:	b2f6      	uxtb	r6, r6
 8008792:	4283      	cmp	r3, r0
 8008794:	4637      	mov	r7, r6
 8008796:	dc04      	bgt.n	80087a2 <__swbuf_r+0x42>
 8008798:	4621      	mov	r1, r4
 800879a:	4628      	mov	r0, r5
 800879c:	f7ff fcec 	bl	8008178 <_fflush_r>
 80087a0:	bb30      	cbnz	r0, 80087f0 <__swbuf_r+0x90>
 80087a2:	68a3      	ldr	r3, [r4, #8]
 80087a4:	3b01      	subs	r3, #1
 80087a6:	60a3      	str	r3, [r4, #8]
 80087a8:	6823      	ldr	r3, [r4, #0]
 80087aa:	1c5a      	adds	r2, r3, #1
 80087ac:	6022      	str	r2, [r4, #0]
 80087ae:	701e      	strb	r6, [r3, #0]
 80087b0:	6963      	ldr	r3, [r4, #20]
 80087b2:	3001      	adds	r0, #1
 80087b4:	4283      	cmp	r3, r0
 80087b6:	d004      	beq.n	80087c2 <__swbuf_r+0x62>
 80087b8:	89a3      	ldrh	r3, [r4, #12]
 80087ba:	07db      	lsls	r3, r3, #31
 80087bc:	d506      	bpl.n	80087cc <__swbuf_r+0x6c>
 80087be:	2e0a      	cmp	r6, #10
 80087c0:	d104      	bne.n	80087cc <__swbuf_r+0x6c>
 80087c2:	4621      	mov	r1, r4
 80087c4:	4628      	mov	r0, r5
 80087c6:	f7ff fcd7 	bl	8008178 <_fflush_r>
 80087ca:	b988      	cbnz	r0, 80087f0 <__swbuf_r+0x90>
 80087cc:	4638      	mov	r0, r7
 80087ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087d0:	4b0a      	ldr	r3, [pc, #40]	; (80087fc <__swbuf_r+0x9c>)
 80087d2:	429c      	cmp	r4, r3
 80087d4:	d101      	bne.n	80087da <__swbuf_r+0x7a>
 80087d6:	68ac      	ldr	r4, [r5, #8]
 80087d8:	e7cf      	b.n	800877a <__swbuf_r+0x1a>
 80087da:	4b09      	ldr	r3, [pc, #36]	; (8008800 <__swbuf_r+0xa0>)
 80087dc:	429c      	cmp	r4, r3
 80087de:	bf08      	it	eq
 80087e0:	68ec      	ldreq	r4, [r5, #12]
 80087e2:	e7ca      	b.n	800877a <__swbuf_r+0x1a>
 80087e4:	4621      	mov	r1, r4
 80087e6:	4628      	mov	r0, r5
 80087e8:	f000 f80c 	bl	8008804 <__swsetup_r>
 80087ec:	2800      	cmp	r0, #0
 80087ee:	d0cb      	beq.n	8008788 <__swbuf_r+0x28>
 80087f0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80087f4:	e7ea      	b.n	80087cc <__swbuf_r+0x6c>
 80087f6:	bf00      	nop
 80087f8:	08009024 	.word	0x08009024
 80087fc:	08009044 	.word	0x08009044
 8008800:	08009004 	.word	0x08009004

08008804 <__swsetup_r>:
 8008804:	4b32      	ldr	r3, [pc, #200]	; (80088d0 <__swsetup_r+0xcc>)
 8008806:	b570      	push	{r4, r5, r6, lr}
 8008808:	681d      	ldr	r5, [r3, #0]
 800880a:	4606      	mov	r6, r0
 800880c:	460c      	mov	r4, r1
 800880e:	b125      	cbz	r5, 800881a <__swsetup_r+0x16>
 8008810:	69ab      	ldr	r3, [r5, #24]
 8008812:	b913      	cbnz	r3, 800881a <__swsetup_r+0x16>
 8008814:	4628      	mov	r0, r5
 8008816:	f7ff fd43 	bl	80082a0 <__sinit>
 800881a:	4b2e      	ldr	r3, [pc, #184]	; (80088d4 <__swsetup_r+0xd0>)
 800881c:	429c      	cmp	r4, r3
 800881e:	d10f      	bne.n	8008840 <__swsetup_r+0x3c>
 8008820:	686c      	ldr	r4, [r5, #4]
 8008822:	89a3      	ldrh	r3, [r4, #12]
 8008824:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008828:	0719      	lsls	r1, r3, #28
 800882a:	d42c      	bmi.n	8008886 <__swsetup_r+0x82>
 800882c:	06dd      	lsls	r5, r3, #27
 800882e:	d411      	bmi.n	8008854 <__swsetup_r+0x50>
 8008830:	2309      	movs	r3, #9
 8008832:	6033      	str	r3, [r6, #0]
 8008834:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008838:	81a3      	strh	r3, [r4, #12]
 800883a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800883e:	e03e      	b.n	80088be <__swsetup_r+0xba>
 8008840:	4b25      	ldr	r3, [pc, #148]	; (80088d8 <__swsetup_r+0xd4>)
 8008842:	429c      	cmp	r4, r3
 8008844:	d101      	bne.n	800884a <__swsetup_r+0x46>
 8008846:	68ac      	ldr	r4, [r5, #8]
 8008848:	e7eb      	b.n	8008822 <__swsetup_r+0x1e>
 800884a:	4b24      	ldr	r3, [pc, #144]	; (80088dc <__swsetup_r+0xd8>)
 800884c:	429c      	cmp	r4, r3
 800884e:	bf08      	it	eq
 8008850:	68ec      	ldreq	r4, [r5, #12]
 8008852:	e7e6      	b.n	8008822 <__swsetup_r+0x1e>
 8008854:	0758      	lsls	r0, r3, #29
 8008856:	d512      	bpl.n	800887e <__swsetup_r+0x7a>
 8008858:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800885a:	b141      	cbz	r1, 800886e <__swsetup_r+0x6a>
 800885c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008860:	4299      	cmp	r1, r3
 8008862:	d002      	beq.n	800886a <__swsetup_r+0x66>
 8008864:	4630      	mov	r0, r6
 8008866:	f7fe fd4f 	bl	8007308 <_free_r>
 800886a:	2300      	movs	r3, #0
 800886c:	6363      	str	r3, [r4, #52]	; 0x34
 800886e:	89a3      	ldrh	r3, [r4, #12]
 8008870:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008874:	81a3      	strh	r3, [r4, #12]
 8008876:	2300      	movs	r3, #0
 8008878:	6063      	str	r3, [r4, #4]
 800887a:	6923      	ldr	r3, [r4, #16]
 800887c:	6023      	str	r3, [r4, #0]
 800887e:	89a3      	ldrh	r3, [r4, #12]
 8008880:	f043 0308 	orr.w	r3, r3, #8
 8008884:	81a3      	strh	r3, [r4, #12]
 8008886:	6923      	ldr	r3, [r4, #16]
 8008888:	b94b      	cbnz	r3, 800889e <__swsetup_r+0x9a>
 800888a:	89a3      	ldrh	r3, [r4, #12]
 800888c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008890:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008894:	d003      	beq.n	800889e <__swsetup_r+0x9a>
 8008896:	4621      	mov	r1, r4
 8008898:	4630      	mov	r0, r6
 800889a:	f000 f84d 	bl	8008938 <__smakebuf_r>
 800889e:	89a0      	ldrh	r0, [r4, #12]
 80088a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80088a4:	f010 0301 	ands.w	r3, r0, #1
 80088a8:	d00a      	beq.n	80088c0 <__swsetup_r+0xbc>
 80088aa:	2300      	movs	r3, #0
 80088ac:	60a3      	str	r3, [r4, #8]
 80088ae:	6963      	ldr	r3, [r4, #20]
 80088b0:	425b      	negs	r3, r3
 80088b2:	61a3      	str	r3, [r4, #24]
 80088b4:	6923      	ldr	r3, [r4, #16]
 80088b6:	b943      	cbnz	r3, 80088ca <__swsetup_r+0xc6>
 80088b8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80088bc:	d1ba      	bne.n	8008834 <__swsetup_r+0x30>
 80088be:	bd70      	pop	{r4, r5, r6, pc}
 80088c0:	0781      	lsls	r1, r0, #30
 80088c2:	bf58      	it	pl
 80088c4:	6963      	ldrpl	r3, [r4, #20]
 80088c6:	60a3      	str	r3, [r4, #8]
 80088c8:	e7f4      	b.n	80088b4 <__swsetup_r+0xb0>
 80088ca:	2000      	movs	r0, #0
 80088cc:	e7f7      	b.n	80088be <__swsetup_r+0xba>
 80088ce:	bf00      	nop
 80088d0:	2000000c 	.word	0x2000000c
 80088d4:	08009024 	.word	0x08009024
 80088d8:	08009044 	.word	0x08009044
 80088dc:	08009004 	.word	0x08009004

080088e0 <abort>:
 80088e0:	b508      	push	{r3, lr}
 80088e2:	2006      	movs	r0, #6
 80088e4:	f000 f898 	bl	8008a18 <raise>
 80088e8:	2001      	movs	r0, #1
 80088ea:	f7f8 fcc1 	bl	8001270 <_exit>

080088ee <__swhatbuf_r>:
 80088ee:	b570      	push	{r4, r5, r6, lr}
 80088f0:	460e      	mov	r6, r1
 80088f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088f6:	2900      	cmp	r1, #0
 80088f8:	b096      	sub	sp, #88	; 0x58
 80088fa:	4614      	mov	r4, r2
 80088fc:	461d      	mov	r5, r3
 80088fe:	da08      	bge.n	8008912 <__swhatbuf_r+0x24>
 8008900:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008904:	2200      	movs	r2, #0
 8008906:	602a      	str	r2, [r5, #0]
 8008908:	061a      	lsls	r2, r3, #24
 800890a:	d410      	bmi.n	800892e <__swhatbuf_r+0x40>
 800890c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008910:	e00e      	b.n	8008930 <__swhatbuf_r+0x42>
 8008912:	466a      	mov	r2, sp
 8008914:	f000 f89c 	bl	8008a50 <_fstat_r>
 8008918:	2800      	cmp	r0, #0
 800891a:	dbf1      	blt.n	8008900 <__swhatbuf_r+0x12>
 800891c:	9a01      	ldr	r2, [sp, #4]
 800891e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008922:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008926:	425a      	negs	r2, r3
 8008928:	415a      	adcs	r2, r3
 800892a:	602a      	str	r2, [r5, #0]
 800892c:	e7ee      	b.n	800890c <__swhatbuf_r+0x1e>
 800892e:	2340      	movs	r3, #64	; 0x40
 8008930:	2000      	movs	r0, #0
 8008932:	6023      	str	r3, [r4, #0]
 8008934:	b016      	add	sp, #88	; 0x58
 8008936:	bd70      	pop	{r4, r5, r6, pc}

08008938 <__smakebuf_r>:
 8008938:	898b      	ldrh	r3, [r1, #12]
 800893a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800893c:	079d      	lsls	r5, r3, #30
 800893e:	4606      	mov	r6, r0
 8008940:	460c      	mov	r4, r1
 8008942:	d507      	bpl.n	8008954 <__smakebuf_r+0x1c>
 8008944:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008948:	6023      	str	r3, [r4, #0]
 800894a:	6123      	str	r3, [r4, #16]
 800894c:	2301      	movs	r3, #1
 800894e:	6163      	str	r3, [r4, #20]
 8008950:	b002      	add	sp, #8
 8008952:	bd70      	pop	{r4, r5, r6, pc}
 8008954:	ab01      	add	r3, sp, #4
 8008956:	466a      	mov	r2, sp
 8008958:	f7ff ffc9 	bl	80088ee <__swhatbuf_r>
 800895c:	9900      	ldr	r1, [sp, #0]
 800895e:	4605      	mov	r5, r0
 8008960:	4630      	mov	r0, r6
 8008962:	f7fe fd3d 	bl	80073e0 <_malloc_r>
 8008966:	b948      	cbnz	r0, 800897c <__smakebuf_r+0x44>
 8008968:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800896c:	059a      	lsls	r2, r3, #22
 800896e:	d4ef      	bmi.n	8008950 <__smakebuf_r+0x18>
 8008970:	f023 0303 	bic.w	r3, r3, #3
 8008974:	f043 0302 	orr.w	r3, r3, #2
 8008978:	81a3      	strh	r3, [r4, #12]
 800897a:	e7e3      	b.n	8008944 <__smakebuf_r+0xc>
 800897c:	4b0d      	ldr	r3, [pc, #52]	; (80089b4 <__smakebuf_r+0x7c>)
 800897e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008980:	89a3      	ldrh	r3, [r4, #12]
 8008982:	6020      	str	r0, [r4, #0]
 8008984:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008988:	81a3      	strh	r3, [r4, #12]
 800898a:	9b00      	ldr	r3, [sp, #0]
 800898c:	6163      	str	r3, [r4, #20]
 800898e:	9b01      	ldr	r3, [sp, #4]
 8008990:	6120      	str	r0, [r4, #16]
 8008992:	b15b      	cbz	r3, 80089ac <__smakebuf_r+0x74>
 8008994:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008998:	4630      	mov	r0, r6
 800899a:	f000 f86b 	bl	8008a74 <_isatty_r>
 800899e:	b128      	cbz	r0, 80089ac <__smakebuf_r+0x74>
 80089a0:	89a3      	ldrh	r3, [r4, #12]
 80089a2:	f023 0303 	bic.w	r3, r3, #3
 80089a6:	f043 0301 	orr.w	r3, r3, #1
 80089aa:	81a3      	strh	r3, [r4, #12]
 80089ac:	89a0      	ldrh	r0, [r4, #12]
 80089ae:	4305      	orrs	r5, r0
 80089b0:	81a5      	strh	r5, [r4, #12]
 80089b2:	e7cd      	b.n	8008950 <__smakebuf_r+0x18>
 80089b4:	08008239 	.word	0x08008239

080089b8 <_malloc_usable_size_r>:
 80089b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089bc:	1f18      	subs	r0, r3, #4
 80089be:	2b00      	cmp	r3, #0
 80089c0:	bfbc      	itt	lt
 80089c2:	580b      	ldrlt	r3, [r1, r0]
 80089c4:	18c0      	addlt	r0, r0, r3
 80089c6:	4770      	bx	lr

080089c8 <_raise_r>:
 80089c8:	291f      	cmp	r1, #31
 80089ca:	b538      	push	{r3, r4, r5, lr}
 80089cc:	4604      	mov	r4, r0
 80089ce:	460d      	mov	r5, r1
 80089d0:	d904      	bls.n	80089dc <_raise_r+0x14>
 80089d2:	2316      	movs	r3, #22
 80089d4:	6003      	str	r3, [r0, #0]
 80089d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80089da:	bd38      	pop	{r3, r4, r5, pc}
 80089dc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80089de:	b112      	cbz	r2, 80089e6 <_raise_r+0x1e>
 80089e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80089e4:	b94b      	cbnz	r3, 80089fa <_raise_r+0x32>
 80089e6:	4620      	mov	r0, r4
 80089e8:	f000 f830 	bl	8008a4c <_getpid_r>
 80089ec:	462a      	mov	r2, r5
 80089ee:	4601      	mov	r1, r0
 80089f0:	4620      	mov	r0, r4
 80089f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089f6:	f000 b817 	b.w	8008a28 <_kill_r>
 80089fa:	2b01      	cmp	r3, #1
 80089fc:	d00a      	beq.n	8008a14 <_raise_r+0x4c>
 80089fe:	1c59      	adds	r1, r3, #1
 8008a00:	d103      	bne.n	8008a0a <_raise_r+0x42>
 8008a02:	2316      	movs	r3, #22
 8008a04:	6003      	str	r3, [r0, #0]
 8008a06:	2001      	movs	r0, #1
 8008a08:	e7e7      	b.n	80089da <_raise_r+0x12>
 8008a0a:	2400      	movs	r4, #0
 8008a0c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008a10:	4628      	mov	r0, r5
 8008a12:	4798      	blx	r3
 8008a14:	2000      	movs	r0, #0
 8008a16:	e7e0      	b.n	80089da <_raise_r+0x12>

08008a18 <raise>:
 8008a18:	4b02      	ldr	r3, [pc, #8]	; (8008a24 <raise+0xc>)
 8008a1a:	4601      	mov	r1, r0
 8008a1c:	6818      	ldr	r0, [r3, #0]
 8008a1e:	f7ff bfd3 	b.w	80089c8 <_raise_r>
 8008a22:	bf00      	nop
 8008a24:	2000000c 	.word	0x2000000c

08008a28 <_kill_r>:
 8008a28:	b538      	push	{r3, r4, r5, lr}
 8008a2a:	4d07      	ldr	r5, [pc, #28]	; (8008a48 <_kill_r+0x20>)
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	4604      	mov	r4, r0
 8008a30:	4608      	mov	r0, r1
 8008a32:	4611      	mov	r1, r2
 8008a34:	602b      	str	r3, [r5, #0]
 8008a36:	f7f8 fc0b 	bl	8001250 <_kill>
 8008a3a:	1c43      	adds	r3, r0, #1
 8008a3c:	d102      	bne.n	8008a44 <_kill_r+0x1c>
 8008a3e:	682b      	ldr	r3, [r5, #0]
 8008a40:	b103      	cbz	r3, 8008a44 <_kill_r+0x1c>
 8008a42:	6023      	str	r3, [r4, #0]
 8008a44:	bd38      	pop	{r3, r4, r5, pc}
 8008a46:	bf00      	nop
 8008a48:	2000042c 	.word	0x2000042c

08008a4c <_getpid_r>:
 8008a4c:	f7f8 bbf8 	b.w	8001240 <_getpid>

08008a50 <_fstat_r>:
 8008a50:	b538      	push	{r3, r4, r5, lr}
 8008a52:	4d07      	ldr	r5, [pc, #28]	; (8008a70 <_fstat_r+0x20>)
 8008a54:	2300      	movs	r3, #0
 8008a56:	4604      	mov	r4, r0
 8008a58:	4608      	mov	r0, r1
 8008a5a:	4611      	mov	r1, r2
 8008a5c:	602b      	str	r3, [r5, #0]
 8008a5e:	f7f8 fc56 	bl	800130e <_fstat>
 8008a62:	1c43      	adds	r3, r0, #1
 8008a64:	d102      	bne.n	8008a6c <_fstat_r+0x1c>
 8008a66:	682b      	ldr	r3, [r5, #0]
 8008a68:	b103      	cbz	r3, 8008a6c <_fstat_r+0x1c>
 8008a6a:	6023      	str	r3, [r4, #0]
 8008a6c:	bd38      	pop	{r3, r4, r5, pc}
 8008a6e:	bf00      	nop
 8008a70:	2000042c 	.word	0x2000042c

08008a74 <_isatty_r>:
 8008a74:	b538      	push	{r3, r4, r5, lr}
 8008a76:	4d06      	ldr	r5, [pc, #24]	; (8008a90 <_isatty_r+0x1c>)
 8008a78:	2300      	movs	r3, #0
 8008a7a:	4604      	mov	r4, r0
 8008a7c:	4608      	mov	r0, r1
 8008a7e:	602b      	str	r3, [r5, #0]
 8008a80:	f7f8 fc55 	bl	800132e <_isatty>
 8008a84:	1c43      	adds	r3, r0, #1
 8008a86:	d102      	bne.n	8008a8e <_isatty_r+0x1a>
 8008a88:	682b      	ldr	r3, [r5, #0]
 8008a8a:	b103      	cbz	r3, 8008a8e <_isatty_r+0x1a>
 8008a8c:	6023      	str	r3, [r4, #0]
 8008a8e:	bd38      	pop	{r3, r4, r5, pc}
 8008a90:	2000042c 	.word	0x2000042c

08008a94 <round>:
 8008a94:	ec51 0b10 	vmov	r0, r1, d0
 8008a98:	b570      	push	{r4, r5, r6, lr}
 8008a9a:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8008a9e:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8008aa2:	2c13      	cmp	r4, #19
 8008aa4:	ee10 2a10 	vmov	r2, s0
 8008aa8:	460b      	mov	r3, r1
 8008aaa:	dc19      	bgt.n	8008ae0 <round+0x4c>
 8008aac:	2c00      	cmp	r4, #0
 8008aae:	da09      	bge.n	8008ac4 <round+0x30>
 8008ab0:	3401      	adds	r4, #1
 8008ab2:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8008ab6:	d103      	bne.n	8008ac0 <round+0x2c>
 8008ab8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008abc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	e028      	b.n	8008b16 <round+0x82>
 8008ac4:	4d15      	ldr	r5, [pc, #84]	; (8008b1c <round+0x88>)
 8008ac6:	4125      	asrs	r5, r4
 8008ac8:	ea01 0605 	and.w	r6, r1, r5
 8008acc:	4332      	orrs	r2, r6
 8008ace:	d00e      	beq.n	8008aee <round+0x5a>
 8008ad0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008ad4:	fa42 f404 	asr.w	r4, r2, r4
 8008ad8:	4423      	add	r3, r4
 8008ada:	ea23 0305 	bic.w	r3, r3, r5
 8008ade:	e7ef      	b.n	8008ac0 <round+0x2c>
 8008ae0:	2c33      	cmp	r4, #51	; 0x33
 8008ae2:	dd07      	ble.n	8008af4 <round+0x60>
 8008ae4:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8008ae8:	d101      	bne.n	8008aee <round+0x5a>
 8008aea:	f7f7 fbe7 	bl	80002bc <__adddf3>
 8008aee:	ec41 0b10 	vmov	d0, r0, r1
 8008af2:	bd70      	pop	{r4, r5, r6, pc}
 8008af4:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 8008af8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008afc:	40f5      	lsrs	r5, r6
 8008afe:	4228      	tst	r0, r5
 8008b00:	d0f5      	beq.n	8008aee <round+0x5a>
 8008b02:	2101      	movs	r1, #1
 8008b04:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8008b08:	fa01 f404 	lsl.w	r4, r1, r4
 8008b0c:	1912      	adds	r2, r2, r4
 8008b0e:	bf28      	it	cs
 8008b10:	185b      	addcs	r3, r3, r1
 8008b12:	ea22 0205 	bic.w	r2, r2, r5
 8008b16:	4619      	mov	r1, r3
 8008b18:	4610      	mov	r0, r2
 8008b1a:	e7e8      	b.n	8008aee <round+0x5a>
 8008b1c:	000fffff 	.word	0x000fffff

08008b20 <_init>:
 8008b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b22:	bf00      	nop
 8008b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b26:	bc08      	pop	{r3}
 8008b28:	469e      	mov	lr, r3
 8008b2a:	4770      	bx	lr

08008b2c <_fini>:
 8008b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b2e:	bf00      	nop
 8008b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b32:	bc08      	pop	{r3}
 8008b34:	469e      	mov	lr, r3
 8008b36:	4770      	bx	lr
