#cell2 * mx3sc_fp hns * 1 CMOS 1024 v8r4.4
# "20-Nov-97 GMT" "10:00:33 GMT" "20-Nov-97 GMT" "10:00:33 GMT" fitpath * .
H 3;
B 0 10;
X 4 1 S0I0;
X 3 2 S1I0;
X 10 3 S2I0;
X 2 4 S3I0;
X 1 5 I0;
X 5 6 I1;
X 9 7 I2;
X 6 8 O;
X 7 9 VDD;
X 8 10 VSS;
G 11 BULK;
T P u3 @ 18 1 .3438E-01 1 13 12 7;
T P u2 @ 18 1 .3438E-01 3 13 7 7;
T E u4 @ 9 1 .1719E-01 1 14 12 8;
T E u5 @ 9 1 .1719E-01 4 14 8 8;
T E u6 @ 9 1 .1719E-01 5 17 12 8;
T P u8 @ 18 1 .3438E-01 5 16 12 7;
T E u7 @ 9 1 .1719E-01 3 8 17 8;
T P u9 @ 18 1 .3438E-01 4 7 16 7;
T P u14 @ 18 1 .3438E-01 12 7 19 7;
T E u20 @ 9 1 .1719E-01 12 8 18 8;
T P u19 @ 12 1 .2292E-01 9 15 7 7;
T E u21 @ 6 1 .1146E-01 9 15 8 8;
T P u16 @ 18 1 .3438E-01 10 6 19 7;
T E u22 @ 9 1 .1719E-01 2 6 18 8;
T P u12 @ 18 1 .3438E-01 2 20 6 7;
T P u10 @ 18 1 .3438E-01 15 7 20 7;
T E u18 @ 9 1 .1719E-01 10 21 6 8;
T E u24 @ 9 1 .1719E-01 15 8 21 8;
E;
