<stg><name>linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln29"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1 %p_read_639 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read19

]]></Node>
<StgValue><ssdm name="p_read_639"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2 %p_read_640 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read18

]]></Node>
<StgValue><ssdm name="p_read_640"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3 %p_read_641 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read17

]]></Node>
<StgValue><ssdm name="p_read_641"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:4 %p_read1636 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read16

]]></Node>
<StgValue><ssdm name="p_read1636"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:5 %p_read1535 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read15

]]></Node>
<StgValue><ssdm name="p_read1535"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:6 %p_read1434 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read14

]]></Node>
<StgValue><ssdm name="p_read1434"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:7 %p_read1333 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read13

]]></Node>
<StgValue><ssdm name="p_read1333"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:8 %p_read1232 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read12

]]></Node>
<StgValue><ssdm name="p_read1232"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:9 %p_read1131 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read11

]]></Node>
<StgValue><ssdm name="p_read1131"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:10 %p_read1030 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read10

]]></Node>
<StgValue><ssdm name="p_read1030"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:11 %p_read929 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read9

]]></Node>
<StgValue><ssdm name="p_read929"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:12 %p_read828 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read8

]]></Node>
<StgValue><ssdm name="p_read828"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:13 %p_read727 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read7

]]></Node>
<StgValue><ssdm name="p_read727"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:14 %p_read626 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read6

]]></Node>
<StgValue><ssdm name="p_read626"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:15 %p_read525 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read5

]]></Node>
<StgValue><ssdm name="p_read525"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:16 %p_read424 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read4

]]></Node>
<StgValue><ssdm name="p_read424"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:17 %p_read323 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read3

]]></Node>
<StgValue><ssdm name="p_read323"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:18 %p_read222 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read2

]]></Node>
<StgValue><ssdm name="p_read222"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:19 %p_read121 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read1

]]></Node>
<StgValue><ssdm name="p_read121"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:20 %p_read_642 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read

]]></Node>
<StgValue><ssdm name="p_read_642"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:21 %mrv = insertvalue i280 <undef>, i14 %p_read_642

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:22 %mrv_1 = insertvalue i280 %mrv, i14 %p_read121

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:23 %mrv_2 = insertvalue i280 %mrv_1, i14 %p_read222

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:24 %mrv_3 = insertvalue i280 %mrv_2, i14 %p_read323

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:25 %mrv_4 = insertvalue i280 %mrv_3, i14 %p_read424

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:26 %mrv_5 = insertvalue i280 %mrv_4, i14 %p_read525

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:27 %mrv_6 = insertvalue i280 %mrv_5, i14 %p_read626

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:28 %mrv_7 = insertvalue i280 %mrv_6, i14 %p_read727

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:29 %mrv_8 = insertvalue i280 %mrv_7, i14 %p_read828

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:30 %mrv_9 = insertvalue i280 %mrv_8, i14 %p_read929

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:31 %mrv_10 = insertvalue i280 %mrv_9, i14 %p_read1030

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:32 %mrv_11 = insertvalue i280 %mrv_10, i14 %p_read1131

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:33 %mrv_12 = insertvalue i280 %mrv_11, i14 %p_read1232

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:34 %mrv_13 = insertvalue i280 %mrv_12, i14 %p_read1333

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:35 %mrv_14 = insertvalue i280 %mrv_13, i14 %p_read1434

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:36 %mrv_15 = insertvalue i280 %mrv_14, i14 %p_read1535

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:37 %mrv_16 = insertvalue i280 %mrv_15, i14 %p_read1636

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:38 %mrv_17 = insertvalue i280 %mrv_16, i14 %p_read_641

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:39 %mrv_18 = insertvalue i280 %mrv_17, i14 %p_read_640

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="280" op_0_bw="280" op_1_bw="14">
<![CDATA[
entry:40 %mrv_19 = insertvalue i280 %mrv_18, i14 %p_read_639

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="280">
<![CDATA[
entry:41 %ret_ln34 = ret i280 %mrv_19

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
