#[doc = r" Value read from the register"]
pub struct R {
    bits: u32,
}
#[doc = r" Value to write to the register"]
pub struct W {
    bits: u32,
}
impl super::SOPT7 {
    #[doc = r" Modifies the contents of the register"]
    #[inline]
    pub fn modify<F>(&self, f: F)
    where
        for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W,
    {
        let bits = self.register.get();
        let r = R { bits: bits };
        let mut w = W { bits: bits };
        f(&r, &mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Reads the contents of the register"]
    #[inline]
    pub fn read(&self) -> R {
        R {
            bits: self.register.get(),
        }
    }
    #[doc = r" Writes to the register"]
    #[inline]
    pub fn write<F>(&self, f: F)
    where
        F: FnOnce(&mut W) -> &mut W,
    {
        let mut w = W::reset_value();
        f(&mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Writes the reset value to the register"]
    #[inline]
    pub fn reset(&self) {
        self.write(|w| w)
    }
}
#[doc = "Possible values of the field `ADC0TRGSEL`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum ADC0TRGSELR {
    #[doc = "External trigger pin input (EXTRG_IN)"]
    _0000,
    #[doc = "CMP0 output"]
    _0001,
    #[doc = "PIT trigger 0"]
    _0100,
    #[doc = "PIT trigger 1"]
    _0101,
    #[doc = "TPM0 overflow"]
    _1000,
    #[doc = "TPM1 overflow"]
    _1001,
    #[doc = "TPM2 overflow"]
    _1010,
    #[doc = "RTC alarm"]
    _1100,
    #[doc = "RTC seconds"]
    _1101,
    #[doc = "LPTMR0 trigger"]
    _1110,
    #[doc = "Radio TSM"]
    _1111,
    #[doc = r" Reserved"]
    _Reserved(u8),
}
impl ADC0TRGSELR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        match *self {
            ADC0TRGSELR::_0000 => 0,
            ADC0TRGSELR::_0001 => 1,
            ADC0TRGSELR::_0100 => 4,
            ADC0TRGSELR::_0101 => 5,
            ADC0TRGSELR::_1000 => 8,
            ADC0TRGSELR::_1001 => 9,
            ADC0TRGSELR::_1010 => 10,
            ADC0TRGSELR::_1100 => 12,
            ADC0TRGSELR::_1101 => 13,
            ADC0TRGSELR::_1110 => 14,
            ADC0TRGSELR::_1111 => 15,
            ADC0TRGSELR::_Reserved(bits) => bits,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: u8) -> ADC0TRGSELR {
        match value {
            0 => ADC0TRGSELR::_0000,
            1 => ADC0TRGSELR::_0001,
            4 => ADC0TRGSELR::_0100,
            5 => ADC0TRGSELR::_0101,
            8 => ADC0TRGSELR::_1000,
            9 => ADC0TRGSELR::_1001,
            10 => ADC0TRGSELR::_1010,
            12 => ADC0TRGSELR::_1100,
            13 => ADC0TRGSELR::_1101,
            14 => ADC0TRGSELR::_1110,
            15 => ADC0TRGSELR::_1111,
            i => ADC0TRGSELR::_Reserved(i),
        }
    }
    #[doc = "Checks if the value of the field is `_0000`"]
    #[inline]
    pub fn is_0000(&self) -> bool {
        *self == ADC0TRGSELR::_0000
    }
    #[doc = "Checks if the value of the field is `_0001`"]
    #[inline]
    pub fn is_0001(&self) -> bool {
        *self == ADC0TRGSELR::_0001
    }
    #[doc = "Checks if the value of the field is `_0100`"]
    #[inline]
    pub fn is_0100(&self) -> bool {
        *self == ADC0TRGSELR::_0100
    }
    #[doc = "Checks if the value of the field is `_0101`"]
    #[inline]
    pub fn is_0101(&self) -> bool {
        *self == ADC0TRGSELR::_0101
    }
    #[doc = "Checks if the value of the field is `_1000`"]
    #[inline]
    pub fn is_1000(&self) -> bool {
        *self == ADC0TRGSELR::_1000
    }
    #[doc = "Checks if the value of the field is `_1001`"]
    #[inline]
    pub fn is_1001(&self) -> bool {
        *self == ADC0TRGSELR::_1001
    }
    #[doc = "Checks if the value of the field is `_1010`"]
    #[inline]
    pub fn is_1010(&self) -> bool {
        *self == ADC0TRGSELR::_1010
    }
    #[doc = "Checks if the value of the field is `_1100`"]
    #[inline]
    pub fn is_1100(&self) -> bool {
        *self == ADC0TRGSELR::_1100
    }
    #[doc = "Checks if the value of the field is `_1101`"]
    #[inline]
    pub fn is_1101(&self) -> bool {
        *self == ADC0TRGSELR::_1101
    }
    #[doc = "Checks if the value of the field is `_1110`"]
    #[inline]
    pub fn is_1110(&self) -> bool {
        *self == ADC0TRGSELR::_1110
    }
    #[doc = "Checks if the value of the field is `_1111`"]
    #[inline]
    pub fn is_1111(&self) -> bool {
        *self == ADC0TRGSELR::_1111
    }
}
#[doc = "Possible values of the field `ADC0PRETRGSEL`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum ADC0PRETRGSELR {
    #[doc = "Pre-trigger ADHDWTSA is selected, thus ADC0 will use ADC0_SC1A configuration for the next ADC conversion and store the result in ADC0_RA register."]
    _0,
    #[doc = "Pre-trigger ADHDWTSB is selected, thus ADC0 will use ADC0_SC1B configuration for the next ADC conversion and store the result in ADC0_RB register."]
    _1,
}
impl ADC0PRETRGSELR {
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        match *self {
            ADC0PRETRGSELR::_0 => false,
            ADC0PRETRGSELR::_1 => true,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: bool) -> ADC0PRETRGSELR {
        match value {
            false => ADC0PRETRGSELR::_0,
            true => ADC0PRETRGSELR::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline]
    pub fn is_0(&self) -> bool {
        *self == ADC0PRETRGSELR::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline]
    pub fn is_1(&self) -> bool {
        *self == ADC0PRETRGSELR::_1
    }
}
#[doc = "Possible values of the field `ADC0ALTTRGEN`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum ADC0ALTTRGENR {
    #[doc = "ADC ADHWT trigger comes from TPM1 channel 0 and channel1. Prior to the assertion of TPM1 channel 0, a pre-trigger pulse will be sent to ADHWTSA to initiate an ADC acquisition using ADCx_SC1A configuration and store ADC conversion in ADCx_RA Register. Prior to the assertion of TPM1 channel 1 a pre-trigger pulse will be sent to ADHWTSB to initiate an ADC acquisition using ADCx_SC1Bconfiguration and store ADC conversion in ADCx_RB Register."]
    _0,
    #[doc = "ADC ADHWT trigger comes from a peripheral event selected by ADC0TRGSEL bits.ADC0PRETRGSEL bit will select the optional ADHWTSA or ADHWTSB select lines for choosing the ADCx_SC1x config and ADCx_Rx result regsiter to store the ADC conversion."]
    _1,
}
impl ADC0ALTTRGENR {
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        match *self {
            ADC0ALTTRGENR::_0 => false,
            ADC0ALTTRGENR::_1 => true,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: bool) -> ADC0ALTTRGENR {
        match value {
            false => ADC0ALTTRGENR::_0,
            true => ADC0ALTTRGENR::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline]
    pub fn is_0(&self) -> bool {
        *self == ADC0ALTTRGENR::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline]
    pub fn is_1(&self) -> bool {
        *self == ADC0ALTTRGENR::_1
    }
}
#[doc = "Values that can be written to the field `ADC0TRGSEL`"]
pub enum ADC0TRGSELW {
    #[doc = "External trigger pin input (EXTRG_IN)"]
    _0000,
    #[doc = "CMP0 output"]
    _0001,
    #[doc = "PIT trigger 0"]
    _0100,
    #[doc = "PIT trigger 1"]
    _0101,
    #[doc = "TPM0 overflow"]
    _1000,
    #[doc = "TPM1 overflow"]
    _1001,
    #[doc = "TPM2 overflow"]
    _1010,
    #[doc = "RTC alarm"]
    _1100,
    #[doc = "RTC seconds"]
    _1101,
    #[doc = "LPTMR0 trigger"]
    _1110,
    #[doc = "Radio TSM"]
    _1111,
}
impl ADC0TRGSELW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> u8 {
        match *self {
            ADC0TRGSELW::_0000 => 0,
            ADC0TRGSELW::_0001 => 1,
            ADC0TRGSELW::_0100 => 4,
            ADC0TRGSELW::_0101 => 5,
            ADC0TRGSELW::_1000 => 8,
            ADC0TRGSELW::_1001 => 9,
            ADC0TRGSELW::_1010 => 10,
            ADC0TRGSELW::_1100 => 12,
            ADC0TRGSELW::_1101 => 13,
            ADC0TRGSELW::_1110 => 14,
            ADC0TRGSELW::_1111 => 15,
        }
    }
}
#[doc = r" Proxy"]
pub struct _ADC0TRGSELW<'a> {
    w: &'a mut W,
}
impl<'a> _ADC0TRGSELW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: ADC0TRGSELW) -> &'a mut W {
        unsafe { self.bits(variant._bits()) }
    }
    #[doc = "External trigger pin input (EXTRG_IN)"]
    #[inline]
    pub fn _0000(self) -> &'a mut W {
        self.variant(ADC0TRGSELW::_0000)
    }
    #[doc = "CMP0 output"]
    #[inline]
    pub fn _0001(self) -> &'a mut W {
        self.variant(ADC0TRGSELW::_0001)
    }
    #[doc = "PIT trigger 0"]
    #[inline]
    pub fn _0100(self) -> &'a mut W {
        self.variant(ADC0TRGSELW::_0100)
    }
    #[doc = "PIT trigger 1"]
    #[inline]
    pub fn _0101(self) -> &'a mut W {
        self.variant(ADC0TRGSELW::_0101)
    }
    #[doc = "TPM0 overflow"]
    #[inline]
    pub fn _1000(self) -> &'a mut W {
        self.variant(ADC0TRGSELW::_1000)
    }
    #[doc = "TPM1 overflow"]
    #[inline]
    pub fn _1001(self) -> &'a mut W {
        self.variant(ADC0TRGSELW::_1001)
    }
    #[doc = "TPM2 overflow"]
    #[inline]
    pub fn _1010(self) -> &'a mut W {
        self.variant(ADC0TRGSELW::_1010)
    }
    #[doc = "RTC alarm"]
    #[inline]
    pub fn _1100(self) -> &'a mut W {
        self.variant(ADC0TRGSELW::_1100)
    }
    #[doc = "RTC seconds"]
    #[inline]
    pub fn _1101(self) -> &'a mut W {
        self.variant(ADC0TRGSELW::_1101)
    }
    #[doc = "LPTMR0 trigger"]
    #[inline]
    pub fn _1110(self) -> &'a mut W {
        self.variant(ADC0TRGSELW::_1110)
    }
    #[doc = "Radio TSM"]
    #[inline]
    pub fn _1111(self) -> &'a mut W {
        self.variant(ADC0TRGSELW::_1111)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 15;
        const OFFSET: u8 = 0;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `ADC0PRETRGSEL`"]
pub enum ADC0PRETRGSELW {
    #[doc = "Pre-trigger ADHDWTSA is selected, thus ADC0 will use ADC0_SC1A configuration for the next ADC conversion and store the result in ADC0_RA register."]
    _0,
    #[doc = "Pre-trigger ADHDWTSB is selected, thus ADC0 will use ADC0_SC1B configuration for the next ADC conversion and store the result in ADC0_RB register."]
    _1,
}
impl ADC0PRETRGSELW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> bool {
        match *self {
            ADC0PRETRGSELW::_0 => false,
            ADC0PRETRGSELW::_1 => true,
        }
    }
}
#[doc = r" Proxy"]
pub struct _ADC0PRETRGSELW<'a> {
    w: &'a mut W,
}
impl<'a> _ADC0PRETRGSELW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: ADC0PRETRGSELW) -> &'a mut W {
        {
            self.bit(variant._bits())
        }
    }
    #[doc = "Pre-trigger ADHDWTSA is selected, thus ADC0 will use ADC0_SC1A configuration for the next ADC conversion and store the result in ADC0_RA register."]
    #[inline]
    pub fn _0(self) -> &'a mut W {
        self.variant(ADC0PRETRGSELW::_0)
    }
    #[doc = "Pre-trigger ADHDWTSB is selected, thus ADC0 will use ADC0_SC1B configuration for the next ADC conversion and store the result in ADC0_RB register."]
    #[inline]
    pub fn _1(self) -> &'a mut W {
        self.variant(ADC0PRETRGSELW::_1)
    }
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 4;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `ADC0ALTTRGEN`"]
pub enum ADC0ALTTRGENW {
    #[doc = "ADC ADHWT trigger comes from TPM1 channel 0 and channel1. Prior to the assertion of TPM1 channel 0, a pre-trigger pulse will be sent to ADHWTSA to initiate an ADC acquisition using ADCx_SC1A configuration and store ADC conversion in ADCx_RA Register. Prior to the assertion of TPM1 channel 1 a pre-trigger pulse will be sent to ADHWTSB to initiate an ADC acquisition using ADCx_SC1Bconfiguration and store ADC conversion in ADCx_RB Register."]
    _0,
    #[doc = "ADC ADHWT trigger comes from a peripheral event selected by ADC0TRGSEL bits.ADC0PRETRGSEL bit will select the optional ADHWTSA or ADHWTSB select lines for choosing the ADCx_SC1x config and ADCx_Rx result regsiter to store the ADC conversion."]
    _1,
}
impl ADC0ALTTRGENW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> bool {
        match *self {
            ADC0ALTTRGENW::_0 => false,
            ADC0ALTTRGENW::_1 => true,
        }
    }
}
#[doc = r" Proxy"]
pub struct _ADC0ALTTRGENW<'a> {
    w: &'a mut W,
}
impl<'a> _ADC0ALTTRGENW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: ADC0ALTTRGENW) -> &'a mut W {
        {
            self.bit(variant._bits())
        }
    }
    #[doc = "ADC ADHWT trigger comes from TPM1 channel 0 and channel1. Prior to the assertion of TPM1 channel 0, a pre-trigger pulse will be sent to ADHWTSA to initiate an ADC acquisition using ADCx_SC1A configuration and store ADC conversion in ADCx_RA Register. Prior to the assertion of TPM1 channel 1 a pre-trigger pulse will be sent to ADHWTSB to initiate an ADC acquisition using ADCx_SC1Bconfiguration and store ADC conversion in ADCx_RB Register."]
    #[inline]
    pub fn _0(self) -> &'a mut W {
        self.variant(ADC0ALTTRGENW::_0)
    }
    #[doc = "ADC ADHWT trigger comes from a peripheral event selected by ADC0TRGSEL bits.ADC0PRETRGSEL bit will select the optional ADHWTSA or ADHWTSB select lines for choosing the ADCx_SC1x config and ADCx_Rx result regsiter to store the ADC conversion."]
    #[inline]
    pub fn _1(self) -> &'a mut W {
        self.variant(ADC0ALTTRGENW::_1)
    }
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 7;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
impl R {
    #[doc = r" Value of the register as raw bits"]
    #[inline]
    pub fn bits(&self) -> u32 {
        self.bits
    }
    #[doc = "Bits 0:3 - ADC0 Trigger Select"]
    #[inline]
    pub fn adc0trgsel(&self) -> ADC0TRGSELR {
        ADC0TRGSELR::_from({
            const MASK: u8 = 15;
            const OFFSET: u8 = 0;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        })
    }
    #[doc = "Bit 4 - ADC0 Pretrigger Select"]
    #[inline]
    pub fn adc0pretrgsel(&self) -> ADC0PRETRGSELR {
        ADC0PRETRGSELR::_from({
            const MASK: bool = true;
            const OFFSET: u8 = 4;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        })
    }
    #[doc = "Bit 7 - ADC0 Alternate Trigger Enable"]
    #[inline]
    pub fn adc0alttrgen(&self) -> ADC0ALTTRGENR {
        ADC0ALTTRGENR::_from({
            const MASK: bool = true;
            const OFFSET: u8 = 7;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        })
    }
}
impl W {
    #[doc = r" Reset value of the register"]
    #[inline]
    pub fn reset_value() -> W {
        W { bits: 0 }
    }
    #[doc = r" Writes raw bits to the register"]
    #[inline]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
    #[doc = "Bits 0:3 - ADC0 Trigger Select"]
    #[inline]
    pub fn adc0trgsel(&mut self) -> _ADC0TRGSELW {
        _ADC0TRGSELW { w: self }
    }
    #[doc = "Bit 4 - ADC0 Pretrigger Select"]
    #[inline]
    pub fn adc0pretrgsel(&mut self) -> _ADC0PRETRGSELW {
        _ADC0PRETRGSELW { w: self }
    }
    #[doc = "Bit 7 - ADC0 Alternate Trigger Enable"]
    #[inline]
    pub fn adc0alttrgen(&mut self) -> _ADC0ALTTRGENW {
        _ADC0ALTTRGENW { w: self }
    }
}
