__I/O__
__high_performance__
__high-speed__
__high-performance__
__on-chip__
__embedded_systems__.
__simulation_results__
__power_consumption__
__low-cost__
__high_speed__
__low-power__
__low_power__
__low_cost__
__test_data__
__parallel_processing__
__power_consumption__.
__FPGA-based__
__high_throughput__
__mapped_onto__
__design_methodology__
__highly_efficient__
__parallel_algorithms__
__front-end__
__functional_units__
__processing_elements__
__multi-core__
__commercially_available__
__fault_detection__
__power_dissipation__
__integrated_circuits__
__test_patterns__
__input/output__
__multi-layer__
__floating-point__
__error_detection__
__test_sets__
__test_generation__
__high_frequency__
__fine-grain__
__fault_tolerant__
__interconnection_networks__
__high-frequency__
__application_specific__
__fault_coverage__
__power-aware__
__flash_memory__
__computationally_intensive__
__instruction_set__
__integrated_circuit__
__High-speed__
__test_sequences__
__timing_analysis__
__leakage_power__
__High_performance__
__test_vectors__
__32-bit__
__reconfigurable_hardware__
__register_file__
__multiprocessor_systems__.
__massively_parallel__
__software-based__
__circuit_design__
__cycle_time__
__power_reduction__
__power_supply__
__physical_design__
__power_savings__
__design_space__
__design_techniques__
__Network-on-Chip__
__system_level__
__logic_synthesis__
__design_flow__
__high-density__
__integrated_circuits__.
__fixed-point__
__process_variations__
__supply_voltage__
__fault_simulation__
__high_density__
__design_methodologies__
__multiprocessor_systems__
__64-bit__
__embedded_applications__
__data_path__
__digital_signal_processing__
__gate-level__
__embedded_applications__.
__matrix_multiplication__
__higher_performance__
__analog_circuits__
__flip-flops__
__hardware-based__
__fault_models__
__digital_systems__
__embedded_processors__
__register_allocation__
__digital_circuits__
__digital_circuits__.
__shared-memory__
__high_performance__,
__High-performance__
__hardware_implementation__
__embedded_processors__.
__power-efficient__
__Low-power__
__memory_hierarchy__
__area_overhead__
__8-bit__
__CMOS_technology__.
__high_efficiency__
__16-bit__
__sequential_circuits__
__parallel_processing__.
__benchmark_circuits__
__VLSI_design__
__VLSI_circuits__.
__sequential_circuits__.
__mixed-signal__
__logic_circuits__
__fault_injection__
__combinational_circuits__
__test_coverage__
__interconnection_network__
__fault_model__
__On-chip__
__clock_skew__
__Verilog__
__threshold_voltage__
__logic_gates__
__design_rules__
__parallel_machines__
__benchmark_suite__
__Performance_results__
__VLSI_circuits__
__dynamic_voltage_scaling__
__process_variation__
__CMOS_technology__
__MIPS__
__branch_prediction__
__hardware_components__
__parallel_algorithm__
__Low_power__
__global_routing__
__low-overhead__
__I/O__.
__leakage_current__
__built-in_self-test__
__hardware_implementation__.
__energy_reduction__
__flip-flop__
__voltage_scaling__
__processing_units__
__clock_frequency__
__self-checking__
__off-chip__
__multi-mode__
__analog_circuits__.
__transient_faults__
__combinational_circuits__.
__SAT-based__
__shared_memory__.
__pseudo-random__
__process_parameters__
__parallel_computers__.
__Gigabit_Ethernet__
__asynchronous_circuits__
__dynamic_scheduling__
__dynamically_reconfigurable__
__highly_parallel__
__RLC__
__parallel_architectures__.
__architectural_features__
__binary_code__
__design_space_exploration__
__fault_coverage__.
__processor_architecture__
__power_estimation__
__coarse-grain__
__single-chip__
__design_constraints__
__combinational_logic__
__instruction_cache__
__test_generation__.
__defect_detection__
__power_efficiency__
__floating_point__
__critical_paths__
__chip_area__
__high-level_synthesis__
__packet_processing__
__timing_information__
__power_dissipation__.
__Field_Programmable_Gate_Arrays__
__software_pipelining__
__crosstalk_noise__
__transmission_line__
__design_automation__
__switching_activity__
__operating_conditions__.
__parallel_machines__.
__laid_out__
__parallel_architectures__
__signal_integrity__
__scan_chain__
__chip_multiprocessors__
__SEU__
__data_reuse__
__clock_cycles__
__power_efficient__
__memory_systems__
__Run-time__
__buffer_insertion__
__reconfigurable_hardware__.
__logic_circuits__.
__design_methodology__.
__building_block__
__input_vectors__
__multicore_processors__
__chip-level__
__critical_path__
__bit-level__
__external_memory__
__L2_cache__
__circuit_simulation__
__CAD_tools__
__IP_cores__
__dynamic_range__
__measurement_results__
__Mbps__
__cell-based__
__reconfigurable_computing__
__functional_unit__
__processor_cores__
__embedded_processor__
__power_density__
__process_variations__.
__current-mode__
__multi-core_processors__
__silicon_area__
__soft_errors__
__multi-processor__
__scheduling_techniques__
__path_delay__
__times_faster__
__power_grid__
__data_cache__
__wire_length__
__low-voltage__
__Dynamic_Voltage_Scaling__
__circuit_performance__
__fault_detection__.
__FPGA_based__
__feature_size__
__test_programs__
__speculative_execution__
__dedicated_hardware__
__design_flow__.
__array-based__
__reliability_analysis__
__highly_optimized__
__area_overhead__.
__control_signals__
__multiple-valued__
__circuit_design__.
__memory_modules__
__register_files__
__low-energy__
__AMD__
__logic_blocks__
__HW/SW__
__digital_systems__.
__mixed-mode__
__cache_coherence__
__memory_cells__
__Power_consumption__
__cycle-accurate__
__data_paths__
__multi-threading__
__real-time_embedded_systems__.
__distributed_memory__
__block_ciphers__
__nano-scale__
__cache_memory__
__interconnect_delay__
__BiCMOS__
__design_errors__
__thermal_management__
__design_space__.
__functional_units__.
__High_speed__
__memory_architecture__
__fully_integrated__
__block_cipher__
__CMOS_circuits__
__design_space_exploration__.
__benchmark_circuits__.
__task_graphs__
__Fast_Fourier_Transform__
__low_voltage__
__multi-phase__
__hardware_architecture__
__an_FPGA-based__
__network-on-chip__
__dynamic_power__
__network_processors__
__computer_architectures__
__parameter_variations__
__instruction_scheduling__
__circuit_simulation__.
__control_logic__
__test_pattern_generation__
__self-timed__
__processor_design__
__technology_mapping__
__compression_algorithm__
__mode_of_operation__
__parallel_machine__
__processor_core__
__FIR_filter__
__Myrinet__
__timing_analysis__.
__communication_architecture__
__low_power__,
__parallel_processors__.
__CMOS_circuits__.
__power_constraints__
__Book_reviews__.
__parallel_processors__
__benchmark_suite__.
__scan_chains__
__flash_memory__.
__self-test__
__hardware_designs__
__static_timing_analysis__
__power_gating__
__power_analysis__
__parallel_architecture__
__multiple_cores__
__arithmetic_circuits__
__parallel_implementation__
__peak_power__
__processing_elements__.
__power_distribution__
__power_reduction__.
__hardware_overhead__
__Gb/s__
__Transactional_Memory__
__processor_architectures__
__VLSI_design__.
__failure_analysis__
__many-core__
__chip_multiprocessors__.
__hardware_platform__
__high_voltage__
__delay_faults__
__Cost-effective__
__FPGA_implementation__
__branch_predictor__
__data-path__
__TFT-LCD__
__high_power__
__transmission_lines__
__test_pattern__
__logic_functions__
__partitioning_algorithm__
__analog_circuit__
__bit-serial__
__gate_sizing__
__dual-mode__
__performance_optimization__
__SoC_design__
__standard_cells__
__synthesis_method__
__MOSFETs__
__parallel_I/O__
__cache_memories__
__total_power__
__clock_gating__
__instruction_sets__
__embedded_system__.
__high_speed__,
__chip_design__
__Experimental_data__
__deep_submicron__
__custom_hardware__
__power_optimization__
__self-testing__
__lookup_table__
__partitioning_scheme__
__multi-core_processors__.
__address_translation__
__routing_resources__
__processing_unit__
__network_processor__
__a_10__
__assembly_code__
__low_energy__
__efficient_implementation__
__multiprocessor_system__
__placement_algorithm__
__RAMs__
__Field_Programmable_Gate_Array__
__high_temperature__
__processing_element__
__circuit_delay__
__single-threaded__
__systolic_array__
__fault_recovery__
__sequential_circuit__
__a_4__
__fine_grain__
__test_vector__
__SRAMs__
__interconnection_network__.
__signal_propagation__
__on-chip_interconnect__
__behavioral_synthesis__
__SHA-1__
__fast_Fourier_transform__
__low-power__,
__evolvable_hardware__
__MOSFETs__.
__supply_voltages__
__test_patterns__.
__switched-capacitor__
__Mach__
__Digital_Signal_Processing__
__memory_organization__
__CAD_tool__
__soft_error__
__test_points__
__compute-intensive__
__logic_design__
__VDD__
__stream_ciphers__
__parallel_code__
__high-speed__,
__performance_optimization__.
__fan-out__
__multi-bit__
__multicore_systems__.
__process_technology__
__IC_design__
__micro-architecture__
__stuck-at__
__design_exploration__
__timing-driven__
__modern_processors__
__nested_loops__
__asynchronous_circuits__.
__instruction-level_parallelism__
__system-level_design__
__energy_model__
__Flash_memory__
__flip-flops__.
__memory_systems__.
__bus-based__
__clock_speed__
__co-processor__
__dual-core__
__FPGA_architecture__
__SRAMs__.
__Elliptic_Curve_Cryptography__
__DSP_applications__
__functional_blocks__
__clock_period__
__loop_transformations__
__high-level_synthesis__.
__specialized_hardware__
__power_dissipation__,
__modular_multiplication__
__custom_instructions__
__logic_synthesis__.
__design_strategy__
__area-efficient__
__memory_cell__
__VLSI_implementation__
__transistor-level__
__static_scheduling__
__delay_variations__
__design_style__
__test_sequence__
__routing_architecture__
__System-level__
__Networks-on-Chip__
__design_tradeoffs__
__dynamic_power_management__
__compiler_optimization__
__design_verification__
__parallel_processing__,
__network_processors__.
__clock_distribution__
__stuck-at_faults__
__test_methods__
__functional_units__,
__hardware_accelerators__
__energy_optimization__
__task_graph__
__memory_subsystem__
__delay_model__
__S-box__
__SoC_design__.
__NAND_flash_memory__
__standard_cell__
__single-pass__
__IP_blocks__
__control_unit__
__double_precision__
__performance-driven__
__reconfigurable_systems__.
__Parallel_processing__
__test_results__.
__test_cost__
__processor_performance__
__output_voltage__
__field_programmable_gate_arrays__
__fault_location__
__power_supply__.
__sub-threshold__
__yield_loss__
__micro-architectural__
__instruction_set_architecture__
__instruction-level__
__elliptic_curve__
__block-level__
__digital_signal_processors__
__testability_analysis__
__hardware_implementations__
__instruction_set__.
__supply_voltage__.
__trace-driven__
__hardware_overhead__.
__single-level__
__hardware_design__.
__simulation_technique__
__data_caches__
__communication_architectures__
__test_sequences__.
__gate_level__
__low_power_consumption__
__embedded_system_design__.
__place_and_route__
__logic_gates__.
__code_transformations__
__serial_and_parallel__
__carbon_nanotube__
__multi-standard__
__lookup_tables__
__power_supply_noise__
__video_applications__.
__Moore's_Law__
__power_delivery__
__VLSI_technology__
__logic_block__
__test_method__
__reconfigurable_architectures__
__circuit-level__
__branch_predictors__
__pipeline_stages__
__large_circuits__
__board-level__
__encryption_algorithm__
__multi-cycle__
__Vdd__
__Cadence__
__code_optimization__
__CMOS_process__
__burn-in__
__embedded_memories__
__fault_detection__,
__failure_mechanisms__
__timing_closure__
__loop_unrolling__
__re-configurable__
__parallel_performance__
__defect_tolerance__
__disk_storage__
__instruction_level_parallelism__
__superscalar_processors__
__hardware_configuration__
__cell_library__
__design_parameters__.
__logic_simulation__
__multi-core_architectures__.
__post-layout__
__signal_processing_algorithms__
__pattern_generation__
__low_power__.
__simulation_program__
__disk_drive__
__simulation_methodology__
__state_assignment__
__design_technique__
__digital_design__
__bridging_faults__
__single_processor__
__Built-In_Self-Test__
__functional_verification__
__performance_estimation__
__multiple_faults__
__clock_rate__
__cache_architecture__
__multicore_processors__.
__hardware_architectures__
__transistor_sizing__
__data_prefetching__
__area_reduction__
__feature_sizes__
__circuit_complexity__
__distribution_network__
__IDDQ_testing__
__field-programmable_gate_arrays__
__NoC-based__
__pre-designed__
__power_budget__
__design_flows__
__VLSI_architecture__
__large_area__
__synthesis_algorithm__
__high-voltage__
__fault_simulation__.
__transition_faults__
__MPI_programs__
__parallel_computer__
__area_and_power__
__SiC__
__computer_architecture__.
__table-based__
__input_vector__
__dynamic_memory__
__noise_immunity__
__SRAM_cell__
__white_space__
__multicore_architectures__.
__CMOS_process__.
__thin-film__
__fault_analysis__
__error_tolerance__
__statistical_timing_analysis__
__manufacturing_test__
__logic_elements__
__computer_architectures__.
__power_minimization__
__digital_circuit__
__reactive_power__
__physical_design__.
__field_programmable_gate_array__
__practical_implementation__
__data_flow__.
__An_FPGA-based__
__reconfigurable_computing__.
__SPICE_simulation__
__DSP_applications__.
__test_power__
__reconfigurable_architecture__
__reconfigurable_systems__
__layout_design__
__computation-intensive__
__look-up_table__
__test_application__
__multi-output__
__design_metrics__
__digital_signal_processing__.
__systolic_arrays__.
__VLSI_implementation__.
__defect-free__
(__I/O__)
__table_lookup__
__clock_tree__
__SPICE_simulations__
__media_processing__
__asynchronous_systems__.
__chip_multiprocessor__
__signal_processing_applications__.
__floating-point_arithmetic__
__dual-rail__
__global_interconnect__
__microprocessor_design__
__flip-chip__
__self-repair__
__physical_synthesis__
__single-ended__
__reconfigurable_logic__
__scan-based__
__processor_architectures__.
__design_optimization__
__cache-based__
__design_rule__
__wire_delay__
__FPGA_implementation__.
__fault_model__.
__detailed_routing__
__functional_testing__
__multi-core_systems__.
__process_variations__,
__graphics_processing_units__
__memory_hierarchies__
__co-simulation__
__test_vectors__.
__compilation_techniques__
__test_scheduling__
__non-volatile_memory__
__register-transfer_level__
__Application-specific__
__Data_compression__
__parallel_implementations__
__noise_analysis__
__on_chip__
__hazard-free__
__large_circuits__.
__critical_area__
__memory-efficient__
__switching_elements__
__soft_errors__.
__solid-state__
__post-silicon__
__partial_reconfiguration__
__systolic_arrays__
__software_implementations__
__processing_elements__,
__path_delay_faults__
__VLSI_systems__
__IP_core__
__memory_hierarchy__.
__concurrent_error_detection__
__current_density__
__fault_coverage__,
__a_20__
__circuit_performance__.
__architecture_exploration__
__SRAM-based__
__parallel_computer__.
__modulo_scheduling__
__hardware-assisted__
__static_CMOS__
__cache_design__
__efficient_parallel__
__memory_elements__
__transmission_lines__.
__performance_constraints__
__embedded_cores__
__low-speed__
__non-volatile__
__design_for_testability__
__instruction_fetch__
__processor_array__
__technology_scaling__
__synthesis_tools__
__bit-parallel__
__VLIW_processors__.
__multiple-output__
__error_detection__,
__elliptic_curve_cryptography__
__automatic_test_pattern_generation__
__software_based__
__synthesis_tool__
__Dynamic_voltage_scaling__
__high_fault_coverage__
__micro-benchmarks__
__threshold_voltages__
__delay-insensitive__
__scan_cells__
__test_methodology__
__multiple_output__
__domino_logic__
__FPGA_devices__
__technique_reduces__
__full-chip__
__multicore_systems__
__process_variability__
__gate_delays__
__substrate_noise__
__timing_models__
__delay_faults__.
__test_chip__
__symbolic_simulation__
__transistor_level__
__double-precision__
__clock_rates__
__benchmark_suite__,
__hardware_platform__.
__control_signal__
__circuit_analysis__
__repeater_insertion__
__time-multiplexed__
__hardware_acceleration__
__design_procedure__
__SPARC__
__fault_models__.
__SIMD_instructions__
__InP__
__128-bit__
__power_amplifier__
__VLSI_layout__
__detailed_simulation__
__thermal-aware__
__tile-based__
__code_compression__
__leading_edge__
__parallel_processor__
__ILP-based__
__design_examples__
__ASIC_design__
__partial_scan__
__electronic_circuits__
__scan_test__
__winner-take__-all
__voltage_drop__
__design_constraints__.
__floating-gate__
__arithmetic_units__
__RAMs__.
__industrial_designs__
__look-up_tables__
__superscalar_processors__.
__High_level__
__test_generator__
__programmable_logic__
__fully_differential__
__VLIW_processor__
__integrated_systems__.
__dataflow_graphs__
__digital_signal_processor__
__2.4_GHz__
__test_generation__,
__low_speed__
__hardware_implementations__.
__code_motion__
__partitioning_algorithms__
__measurement_techniques__
__transient_errors__
__testing_method__
__test_length__
__clock_network__
__test_quality__
__logic_cells__
__EDA_tools__
__embedded_processors__,
__design_rules__.
__processor_performance__.
__Power_management__
__bit-wise__
__leakage_reduction__
__error_detection_and_correction__
__data_paths__.
__false_paths__
__partitioning_technique__
__parameter_variations__.
__electronic_devices__.
__NoC_architecture__
__FPGA_technology__
__compiled_code__
__loop_fusion__
__storage_elements__
__memory_blocks__
__temperature_sensor__
__benchmark_suites__
__test_strategies__
__instruction_set__,
__multiprocessor_architectures__
__compression_and_decompression__
__IA-32__
__small_area__
__CMOS_circuit__
__testing_strategies__
__CAD_tools__.
__video_encoder__
__delay_testing__
__microsystems__
__combinational_circuit__
__design_methodologies__.
__issue_queue__
__Interactive_presentation__:
__noise_figure__
__linear_arrays__
__multi-port__
__logic_circuit__
__delay_models__
__supply_voltage__,
__logic_minimization__
__printed_circuit_board__
__memory-intensive__
__clock_cycles__.
__coarse_grain__
__lower_power__
__benchmark_programs__.
__boundary_scan__
__high_coverage__
__power-constrained__
__chip_area__.
__processor_design__.
__processor_cores__.
__circuit_partitioning__
__disk_drives__.
__design_effort__
__synthesis_techniques__
__synthesis_approach__
__cryptographic_applications__.
__switching_activities__
__VLSI_systems__.
__circuit_level__
__low_temperature__
__power_efficiency__.
__thread-level_parallelism__
__clock_frequency__.
__behavioral_synthesis__.
__production_test__
__high-power__
__radix-2__
__mapping_problem__
__scan_flip-flops__
__reconfigurable_architectures__.
__loop_scheduling__
__NAND_flash__
__circuit_design__,
__FPGA_design__
__electronic_components__
__state_encoding__
__newly_designed__
__processor_arrays__
__FPGA_architectures__
__processing_units__.
__single_chip__
__gate_delay__
__register_allocation__,
__critical_path_delay__
__process_variation__.
__coupling_capacitance__
__data_mapping__
__power_grids__
__layer_assignment__
__Gbit/s__
__ESD_protection__
__logic_gate__
__co-scheduling__
__small_size__,
__performance_tradeoffs__
__settling_time__
__embedded_memory__
__cross-coupled__
__leading-edge__
__supply_current__
__graphics_processors__
__electronic_circuits__.
__single-bit__
__compiler-directed__
__control_units__
__small-size__
__standard_cells__.
__static_power__
__modular_exponentiation__
__stream_ciphers__.
__field-programmable_gate_array__
__global_placement__
__RT-level__
__functional_test__
__double-gate__
__multiprocessor_architectures__.
__CPU-based__
__digit-serial__
__single-processor__
__simultaneous_multithreading__
__circuit_elements__
__VLSI_circuit__
__register_allocation__.
__logic_function__
__processor_architecture__.
__transient_analysis__
__single-phase__
__wire_delays__
__single-cycle__
__practical_results__
__variation-aware__
__heterogeneous_processors__
__demand_paging__
__clock_cycle__
__shift_register__
__power-gating__
__dynamic_voltage_and_frequency_scaling__
__test_strategy__
__global_routing__.
__cache_organization__
__benchmark_applications__
__fault_model__,
__timing_yield__
__compression/decompression__
__high-radix__
__gate_array__
__general-purpose_processors__
__circuit_designs__
__delay_test__
__rail-to-rail__
__industrial_circuits__
__efficiency_improvement__
__subthreshold_leakage__
__current_consumption__
__reconfigurable_devices__
__flash_memories__.
__CC-NUMA__
__control_technique__
__data_bus__
__capacitance_extraction__
__basic_blocks__.
__Triple_Modular_Redundancy__
__embedded_applications__,
__output_signal__
__MPI_implementation__
__leakage_energy__
__disk_array__
__hard-ware__
__yield_improvement__
__Chip_Multiprocessors__
__encoding/decoding__
__SRAM_cells__
__signature_analysis__
__data_conversion__
__shared_cache__
__ROB__
__VLSI_designs__.
__IP_cores__.
__metal_layers__
__networks-on-chip__.
__memory_bandwidth__.
__simulation_speed__
__transient_fault__
__fully_developed__
__cross-talk__
__I/Os__.
__clock_frequencies__
__scratchpad_memory__
__block_ciphers__.
__memory_efficient__
__leakage_power__.
__gate_length__
__body_bias__
__S-Box__
__speed_improvement__
__two's_complement__
__defect_level__
__compute_intensive__
__power_electronics__
__energy_reduction__.
__timing_verification__
__threshold_logic__
__design_optimization__.
__frequency_range__
__fault_types__
__Differential_Power_Analysis__
__embedded_memories__.
__voltage-mode__
__totally_self-checking__
__bus_architecture__
__decoupling_capacitance__
__gate_leakage__
__IC_design__.
__signal_processing_applications__
__video_decoder__
__fault_modeling__
__power/ground__
__up/down__
__channel_routing__
__core-based__
__hardware/software_partitioning__
__Network_on_Chip__
__clock_frequency__,
__parametric_yield__
__switching_network__
__microprocessor_design__.
__embedded_processor__.
__Viterbi_decoder__
__current_mode__
__statistical_static_timing_analysis__
__multiprocessor_systems__,
__test_procedures__
__performance_counters__
__SoC_designs__
__delay_reduction__
__compiler-based__
__thermal_analysis__
__IR-drop__
__design_flow__,
__manufacturing_variations__
__primary_inputs__
__memory_controller__
__routing_congestion__
__pin_assignment__
__test_configurations__
__function_units__
__energy_storage__
__RISC_processor__
__times_speedup__
__reliability_analysis__.
__multi-chip__
__arithmetic_unit__
__fail-safe__
__analog_and_mixed-signal__
__sleep_transistor__
__test_sets__,
__cache_hierarchy__
__frame_buffer__
__VLSI_chips__
__combinational_logic__.
__design_requirements__.
__vector_processing__
__digital_signal__
__Advanced_Encryption_Standard__
__execution_units__
__high-temperature__
__wire_lengths__
__hard-wired__
__MEMS-based__
__memory_array__
__semiconductor_manufacturing__.
__single-output__
__power_supplies__
__multiprocessor_architecture__
__voltage_assignment__
__fault_propagation__
__quantum_chemistry__
__hardware_synthesis__
__reliability_improvement__
__operating_frequency__
__path_delays__
__vision_algorithms__
__performance_and_power_consumption__
__current_mirror__
__Register_Transfer_Level__
__mode_of_operation__.
__cache_partitioning__
__MCNC_benchmarks__
__networks-on-chip__
__digital_logic__
__SiGe_BiCMOS__
__shared-memory_multiprocessors__
__SoC_designs__.
__die_size__
__IP_lookup__
__power_estimation__.
__instruction_execution__
__on-chip_cache__
__delay_defects__
__LUT-based__
__instruction_selection__
__FPGA_devices__.
__embedded_DRAM__
__full-custom__
__Low-voltage__
__memory_architecture__.
__sequential_machines__.
__graphics_pipeline__
__CMOS_technology__,
__array_processor__
__delay_fault__
__sub-micron__
__radix-4__
__VLSI_chips__.
__High_throughput__
__circuit_technique__
__low_power_consumption__,
__processing_cores__
__memory-bound__
__networking_applications__.
__timing_model__
__semiconductor_device__
__circuit_synthesis__
__gate_count__
__noise-tolerant__
__partitioning_techniques__
__DSP_algorithms__
__leakage_currents__
__processing_units__,
__Texas_Instruments__
__die_area__
__register_transfer_level__
__cryptographic_applications__
__thermal_effects__
__design_flows__.
__fully_utilizes__
__active_power__
__low-leakage__
__a_4__-way
__heat_dissipation__
__Process_variations__
__hardware-software__
__Performance-driven__
__row-based__
__chip_area__,
__testing_technique__
__test_structures__
__8×8__
__design_techniques__.
__Intel®__
__test_data_volume__
__modern_processors__.
__self-repairing__
__statistical_timing__
__combinational_logic_circuits__
__general_purpose_processors__
__register_files__,
__burst-mode__
__memory_devices__
__I/O_subsystem__
__MOS_transistors__
__regular_structure__
__frequency_scaling__
__locally_synchronous__
__logic_cell__
__control_logic__.
__cache_simulation__
__process_technology__,
__FPGA_architectures__.
__array_processors__
__integrated_circuits__,
__current_source__
__personal_computer__.
__benchmark_suites__.
__network_simulation__.
__crossbar_switches__
__Synopsys__
__Pentium_4__
__MOS_transistor__
__RF_CMOS__
__large_designs__.
__video_decoding__
__flip-flops__,
__profile-driven__
__90_nm__
__major_contribution__
__image_processing_applications__
__model_order_reduction__
__semiconductor_devices__
__multicore_processor__
__block_level__
__analog_integrated_circuits__.
__voltage_level__
__multi-terminal__
__space_exploration__
__register_assignment__
__register_files__.
__data_flow_graph__
__multiprocessor_system__.
__CMOS_technologies__.
__Intel_Xeon__
__FPGA_device__
__Dynamic_Voltage_and_Frequency_Scaling__
__pipelined_processors__.
__scientific_codes__
__solar_cells__.
__circuit_model__
__CPU_and_GPU__
__real-time_operating_systems__
__software_defined_radio__
__scan_design__
__timing_violations__
__test_pattern_generation__.
__register_renaming__
__Gigabit_Ethernet__.
__logic_optimization__
__test_coverage__.
__elliptic_curve_cryptography__.
__dynamic_range__.
__packet_classification__.
__loop_transformation__
__test_architecture__
__task_parallelism__
__area_savings__
__superscalar_processor__
__chip_design__.
__multi-core_systems__
__AlGaN/GaN__
__on-chip_caches__
__A/D_converter__
__test_pattern_generators__
__synchronous_systems__
__circuit_simulator__
__L1_cache__
__process_technology__.
__block_placement__
__interrupt_handling__
__clock_signal__
__process_parameters__.
__Test_generation__
__architectural_parameters__
__voltage_scaling__.
__power_supply__,
__power_network__
__test_program__
__image_compositing__
__single-core__
__short-circuit__
__direct_access__
__scaled_down__
__scaling_down__
__hardware_redundancy__
__FFT_algorithm__
__data_retention__
__large_capacity__
__power_optimization__.
__Design_automation__
__memory_cells__.
__design_styles__
__area_efficient__
__CMOS_logic__
__instruction_caches__
__Linux_cluster__
__yield_improvement__.
__don't_cares__
__Automatic_Test_Pattern_Generation__
__design_productivity__
__switch-level__
__A/D_converters__.
__multiple-valued_logic__
__Design_considerations__
__energy_estimation__
__signal_delay__
__digital_circuits__,
__VLSI_chip__
__high-efficiency__
__wave-pipelined__
__row/column__
__heterogeneous_clusters__
__voltage_regulator__
__mixed_signal__
__higher_performance__,
__CMOS_gates__
__PC_clusters__.
__SPEC_CPU2000__
__power_estimates__
__performance_limitations__
__data_caches__.
__bit-width__
__soft_errors__,
__random_number_generators__.
__memory_architectures__
__yield_loss__.
__digital_hardware__
__sequential_circuits__,
__power_measurements__
__fault_simulator__
__timing_optimization__
__synchronous_systems__.
__leakage_power__,
__VLSI_circuits__,
__array_processors__.
__processor_designs__
__power_overhead__
__multi-core_processor__
__synthesis_flow__
__CMOS_ICs__.
__MP-SoC__
__An_efficient__,
__memory_intensive__
__memory_BIST__
__circuit_optimization__
__pipeline_stage__
__post-fabrication__
__channel_length__
__ultra-thin__
__dynamically_reconfigured__
__gas_sensor__
__escape_routing__
__oxide_thickness__
__VLIW_processors__
__deep_sub-micron__
__load/store__
__dual-band__
__multiple_input__
__accurately_predicting__
__large-area__
__low-noise__
__memory_hierarchy__,
__power_source__
__layout_area__
__auto-tuning__
__modes_of_operation__
__Xilinx_FPGAs__.
__design-for-testability__
__transient_response__
__stream_programs__
__hardware_based__
__logic_synthesis__,
__analog_design__
__matrix-matrix_multiplication__
__fault_simulation__,
__multi-processors__
__coherence_protocols__
__low_noise__
__CPU_cores__
__functional_tests__
__noise_margin__
__test_stimuli__
__two_level__
__shared-memory_multiprocessors__.
__HPC_systems__.
__symmetric_multiprocessor__
__pass/fail__
__opto-electronic__
__software_pipelining__.
__thermal_model__
__intra-die__
__multi-threshold__
__static_timing_analysis__.
__operational_amplifier__
__industrial_designs__.
__memory_modules__.
__Editor's_note__:
__CMOS-based__
__gate_oxide__
__test_development__
__modular_arithmetic__
__combinational_logic_circuits__.
__optimization_methodology__
__topology_generation__
__read-out__
__custom_instruction__
__circuit_simulations__
__error-detecting__
__global_clock__
__NoC_architectures__
__signal_processor__
__assignment_algorithm__
__power_supply_voltage__
__maximum_power__
__signal_lines__
__embedded_system__,
__deep-submicron__
__nanometer-scale__
__run-time_reconfiguration__
__asynchronous_circuit__
__HSPICE_simulations__
__SMT_processors__.
__fully_pipelined__
__PC_cluster__
__primary_input__
__clock_signals__
__electro-thermal__
__test_equipment__
__IR_drop__
__memory_structures__
__magnetic_tape__
__programmable_processors__
__vector_processors__
__dual-Vdd__
__register_file__.
__highly_regular__
__ring_oscillator__
__test_costs__
__synthesis_technique__
__technology_mapping__.
__error_free__
__parameter_variation__
__synthesis_tools__.
__modern_microprocessors__.
__very_large_scale_integration__
__threshold_gates__
__online_testing__
__fault_injection_experiments__
__FPGA_resources__
__clock_generation__
__on-chip_interconnects__.
__DSP_core__
__FPGA_interconnect__
__current_generation__
__regular_structures__
__standard-cell__
__embedded_cores__.
__full_scan__
__signal_generation__
__detailed_placement__
__bridging_faults__.
__word-length__
__timing_analysis__,
__redundancy_removal__
__linear_feedback_shift_registers__
__area_and_power_consumption__
__clock-gating__
__fault_models__,
__instruction_sets__.
__commercial_workloads__
__delay_model__.
__automatic_test_equipment__
__reversible_logic__
__clock_trees__
__10_Gbps__
__test_procedure__
__full_adder__
__BIST_scheme__
__digital_computers__.
__processor_core__.
__interconnect_structures__
__digital_signal_processors__.
__design_automation__.
__failure_analysis__.
__very_high_speed__
__S/390__
__IEEE_1149.1__
__yield_enhancement__
__Xilinx_FPGA__
__standard_cell_library__
__RAID-5__
__congestion_estimation__
__solar_cells__
__random_patterns__
__Fine-grain__
__general-purpose_processors__.
__floating-point_arithmetic__.
__microprocessor-based__
__fault_injection__.
__experimental_measurements__.
__delay_elements__
__common-mode__
__switching_activity__.
__optical_interconnect__
__noise_effects__
__stress_testing__
__output_power__
__Blue_Gene/L__
__NAND_flash_memory__.
__acceleration_techniques__
__high-performance_processors__
__on_chip__.
__RFID_applications__.
__vertically_integrated__
__hardware_accelerator__
__stuck-at_faults__.
__fabrication_process__
__shared_bus__
__design_effort__.
__design_trade-offs__
__architectural-level__
__Fault_simulation__
__test_sequences__,
__network_processor__.
__charge_pump__
__software_pipelining__,
__single-loop__
__voltage/frequency__
__pulse_width__
__design_cycle__
__structured_ASIC__
__test_data_compression__
__a_12__
__analog/RF__
__inter-core__
__single-port__
__crossbar_switch__
__circuit_models__
__cache_coherence_protocol__
__cycle_accurate__
__pattern_generators__
__manufacturing_defects__
__software_radio__
__Galois_field__
__address_generation__
__hardware_description_language__
__logic_blocks__.
__layout_style__
__CMOS_VLSI__
__hardware_components__,
__logic_gates__,
__carry-save__
__clock_jitter__
__signed-digit__
__circuit_techniques__
__interconnect_delays__
__switched-current__
__Negative_Bias_Temperature_Instability__
__modern_processors__,
__processor_arrays__.
__synthetic_benchmarks__
__temperature_variation__
__optimum_performance__
__hardware_accelerators__.
__Software-based__
__instruction_streams__
__routing_area__
__wire_sizing__
__functional_simulation__
__hardware_architecture__.
__power_supply_noise__.
__clock_routing__
__micro-controller__
__test_structure__
__ATPG-based__
__global_interconnects__
__branch_prediction__,
__intra-chip__
__hardware_faults__.
__processor_cores__,
__VLIW_architectures__
__BlueGene/L__
__high_bandwidth__,
__cell_structure__
__timing_information__.
__circuit_area__
__distributed_arithmetic__
__instruction_set_extensions__
__quality_factor__
__CMOS_scaling__
__reconfigurable_architecture__.
__XOR-based__
__test_access_mechanism__
__per_cycle__.
__frequency_range__.
__sense_amplifier__
__benchmark_circuits__,
__AMD_Opteron__
__current_sources__
__power_lines__
__crosstalk_noise__.
__large_designs__
__soft_error_rate__
__symbolic_simulation__.
__mixed-level__
__input_vectors__.
__test_response__
__Message_from_SIM__.
__CMOS_devices__
__area_overhead__,
__physical_layout__
__on-chip_interconnects__
__operating_frequencies__
__division_algorithm__
__digital_microfluidic_biochips__.
__test_environment__.
__high_yield__
__compaction_algorithm__
__force-directed__
__parallel_codes__
__processor_chip__
__Quantum-dot_Cellular_Automata__
__fully_parallel__
__pipelined_processors__
__memory_module__
__energy-delay_product__
__set-associative__
__power_supplies__.
__Experimental_analysis__
__data_flow_graphs__
__modern_FPGAs__
__dual-port__
__silicon-based__
__III-V__
__printed_circuit_boards__.
__linear_feedback_shift_register__
__voltage_levels__
__cache_memory__.
__physical_design__,
__data_paths__,
__operating_modes__
__logic_functions__.
__custom_designed__
__run-time_reconfigurable__
__shift_registers__
__temperature_variations__
__power_grids__.
__Rent's_rule__
__future_technologies__.
__flip_chip__
__LDPC_decoder__
__decimal_floating-point__
__single_precision__
__op-amp__
__encryption_algorithm__.
__fast_parallel__
__embedded_platforms__.
__voltage_islands__
__instruction_scheduling__.
__PCI_Express__
__system_level__.
__open_defects__
__checkpoint/restart__
__synchronous_circuits__
__clock_skew_scheduling__
__logic_simulation__.
__linear_array__
__photonic_crystal__
__256-bit__
__dynamic_thermal_management__
__bit-line__
__tamper-resistant__
__CMOS_RF__
__DC-DC_converter__
__multi-context__
__cache-coherent__
__numerical_computations__.
__circuit_blocks__
__IDDQ_test__
__delay_uncertainty__
__software-managed__
__design_verification__.
__register_allocator__
__memory_mapping__
__high_performance_microprocessors__.
__branch_prediction__.
__irregular_applications__
__figure_of_merit__
__architectural_features__.
__wire-speed__
__maze_routing__
__timing_simulation__
__process_parameters__,
__leakage_current__.
__inductive_coupling__
__task_scheduler__
__graphics_processors__.
__estimation_methodology__
__decoupling_capacitor__
__easily_testable__
__silicon_debug__
__passive_components__
__memory_hierarchies__.
__CAM-based__
__power-hungry__
__pipelined_architecture__
__SiGe_HBT__
__pipeline_depth__
__thread-level__
__Simultaneous_Multithreading__
__IP_protection__
__DVS_algorithms__
__High-frequency__
__combinational_circuits__,
__synchronous_sequential_circuits__.
H.__264_encoder__
__energy-delay__
__fixed-width__
__circuit_components__
__CMOS_technologies__
__MB/s__
__Pentium_III__
__scheme_utilizes__
__operating_voltage__
__stuck-at_fault__
__switching_power__
__memory_structure__
__standby_mode__
__parallel_hardware__
__VLSI_technology__.
__standard_cell_placement__
__mesh-connected__
__reconfigurable_devices__.
__word-oriented__
__local_memory__,
__room_temperature__
__switched_capacitor__
__mid-range__
__sequential_logic__
__quantum_computers__.
__FPGA_architecture__.
__DCT/IDCT__
__flash_memories__
(__Field_Programmable_Gate_Array__)
__suitable_for_VLSI_implementation__.
__dynamic_faults__
__circuit_parameters__
__low_leakage__
__cache_memories__.
__High_performance_computing__
__parallel_prefix__
__floating-point_operations__
__circuit_designers__
__memory_technology__
__fault_dictionary__
__pattern_generator__
__redundant_faults__
__graphics_processing_unit__
__Demand-driven__
__clock_speeds__
__ground_bounce__
__electromagnetic_interference__
__error-detection__
__value_prediction__.
__pipeline_architecture__
__task_mapping__
__test_compression__
__input_stimuli__
__DACs__.
__technology_mapping__,
__transistor_count__
__commodity_processors__
__fault_effects__
__electronic_design_automation__
__Field-Programmable_Gate_Arrays__
__multichip_module__
__array_multiplier__
__computational_kernels__
__low_power_design__
__slew_rate__
__device-level__
__shared-memory_multiprocessor__
__FPGA_device__.
__silicon_area__.
__technology-independent__
__RAM-based__
__parasitic_extraction__
__metal_layer__
__SMT_processors__
__multiple-input__
__digital_designs__
__stress_test__
__communication_architecture__.
__array_redistribution__
__FPGA_technology__.
__FFT_processor__
__scan_chains__.
__an_FPGA_based__
__log-domain__
__standard_cell_library__.
__low_jitter__
__architectural_level__
__GRAPE__
__Simulation_results__,
__design_validation__
__reconfigurable_hardware__,
__processing_systems__.
__circuit_structure__
__high-reliability__
__dynamic_circuits__
__global_router__
__system-on-chips__
__functional_verification__.
__test_conditions__
__layout_optimization__
__LFSR-based__
__HW/SW_partitioning__
__&mu__;m
__delay_overhead__
__full-scan__
__L1_data_cache__
__software-controlled__
__dense_linear_algebra__
__Tesla__
__General-purpose__
__IC_designs__.
__dynamic_voltage_scaling__.
__VLSI_technologies__
__programmable_hardware__
__design_exploration__.
__switching_times__
__MEMS-based_storage__
__design-for-test__
__thermal_sensors__
__shared_memory_multiprocessors__
__NoC_design__
__SHA-256__
__mapping_schemes__
__sample_rate__
__sensor_applications__.
__multi-gigahertz__
__processor_architecture__,
__statically_scheduled__
__hardware_structures__
__area_minimization__
__division_and_square_root__
__VLIW_architectures__.
__hardware_implementation__,
__ultra_low_power__
__RLC_interconnect__
__silicon-on-insulator__
__coupling_effects__
__binary_decision_diagrams__.
__neural_recording__
__design_cycle__.
__processor-based__
__processor_nodes__
__fine-grain_parallelism__
__hierarchical_design__
__test_pattern_generator__
__performance_and_power_consumption__.
__untestable_faults__
__shared_virtual_memory__
__testing_methods__.
__pipeline_stages__.
__hardware-oriented__
__power_analysis__.
__layout_generation__
__test_programs__.
__Transaction_Level_Modeling__
__fixed-point_arithmetic__
__Power_dissipation__
__on-chip_buses__
__code_size_reduction__
__nano-CMOS__
__semi-static__
(__SEU__)
__circuit_operation__
__profile-guided__
__power_distribution_network__
__at-speed_test__
__mixed_mode__
__architecture_level__
__signal-processing__
__vector_processors__.
__instruction_stream__
__single_output__
__voltage_swing__
__microsystems__.
__MIPS__,
__Thermal-aware__
__tradeoff_analysis__
__I/sub_DDQ__/
__test_times__
__FPGA_designs__
__Digital_Signal_Processor__
__test_access__
__CMOS_IC__
__encoding_techniques__
__supply_noise__
__fault_masking__
__Leakage_power__
__multithreaded_architectures__.
__circuit_designs__.
__test_responses__
__wafer_fabrication__
__multiple_inputs__
__many-core_architectures__.
__Modern_processors__
__sleep_transistors__
__analog_VLSI__
__small-signal__
__fault_coverages__
__Logic_BIST__
__sub-wavelength__
__Power_reduction__
__Soft_errors__
__random_variations__
__Verilog_HDL__
__open_faults__
__efficiently_implement__
__random_access_memory__
__multistage_interconnection_network__
__ultra-low__
__functional_faults__
__fully_testable__
__test_compaction__
__at-speed_testing__
__digital_design__.
__semiconductor_devices__.
__nanoscale_CMOS__
__modes_of_operation__.
__flash_memory__,
__serial_link__
__delay_lines__
__small_signal__
__structural_test__
__self-testable__
__manually_designed__
__logic_level__
__inter-die__
__hard_faults__
__energy_management__.
__application_benchmarks__
__register_file__,
__multiplication_and_division__
__memory_interface__
__cache_designs__
__flip-flop__.
__spatial_correlations__.
__transient_simulation__
__Very_Long_Instruction_Word__
__noise_margins__
__circuit_topology__
__reversible_circuits__
__FPGA_hardware__
__address_bus__
__architectural_exploration__
__cache_organizations__
__single-precision__
__VHDL-AMS__.
__Performance_improvements__
__SIMD_architectures__.
__high_level_synthesis__
__Compiler-directed__
__parallel_architecture__.
__quad-core__
__router_design__
__drain_current__
__loop-based__
__Current-mode__
__task_partitioning__
__energy_reductions__
__low-volume__
__delay_variations__.
__clock_skew__.
__partial_product__
__deeply_pipelined__
__hardware_structure__
__ultra-fast__
__image_processing_tasks__
__cache_architectures__
__application-specific_integrated_circuits__
__lifetime_reliability__
__bus_lines__
__generation_techniques__
__temporal_partitioning__
__Multi-threading__
__cell-level__
__nested_loop__
__Application_examples__
__graphics_processor__
__path_delay_faults__.
__MEMS_devices__
__FPGA_designs__.
__on-chip_inductance__
__massive_parallelism__
__device_models__
__micro-architectures__
__electronic_equipment__
__output_buffer__
__wide_bandwidth__
__module-level__
__operational_amplifiers__
__application_mapping__
__control_schemes__.
__design_stages__
__single_faults__
__clock_cycle__.
__cell_design__
__arithmetic_operation__
__function_unit__
__switching_frequency__
__ultra-low_power__
__logic_levels__
__scan_cell__
__smaller_area__
__cycle_count__
__significantly_accelerate__
__power-performance__
__delay_line__
__functional_blocks__.
__clock_mesh__
__cycle-time__
__symmetric_multiprocessors__
__load_capacitance__
__logic_styles__
__built-in_self-test__.
__transition_activity__
__decoupling_capacitors__
__finite-state_machine__
__MOS_transistors__.
__front-end__,
__Hardware_Description_Language__
__parallel_platforms__.
__DSP_systems__.
__Content_Addressable_Memory__
__CAMs__
__VLIW_DSP__
__VLSI_designs__
__media_applications__.
__full_adders__
__resource_binding__
__reconfigurable_logic__.
__memory_allocation__.
__Trace-based__
__System-on-Chips__
__indirect_addressing__
__inter-core_communication__
__library-based__
__scratch-pad_memory__
__dynamically_scheduled__
__parallelization_strategies__
__low-power_design__
__microprocessor_designs__.
__L2_caches__
__voltage_scaling__,
__dynamically_configured__
__look-up_tables__.
__dynamic_power_consumption__
__function_evaluation__.
__fine-grained_parallelism__
__analog_signal__
__layout_synthesis__
__ring_oscillators__
__signal_generator__
__clock_cycles__,
__clock_networks__
__Area-efficient__
__test_generators__
__quantum_computer__
__post-placement__
__timing_closure__.
__square_root__,
__reduction_scheme__
__temperature_sensors__
__specific_hardware__
__peak_current__
__cell_placement__
__vector_processor__
__feature_size__,
__512-bit__
__system_level_design__
(__HW/SW__)
__test_circuit__
__synthesis_methodology__
__area_cost__
__partial_products__
__buffer_insertion__.
__distribution_network__.
__peak_temperature__
__intra-procedural__
__media_applications__
__100_MHz__
__video_encoder__.
__active_devices__
__flash-based__
__Montgomery_multiplier__
__long_wires__
__signal_processing_systems__.
__graphics_card__
__smart_camera__
__single-electron__
__Technology_scaling__
__parallel_file_systems__.
__low-temperature__
__benchmark_suites__,
__logic_element__
__Automatic_Test_Equipment__
__architectural_synthesis__
__Design_examples__
__chip_level__
__multiple_cores__.
__cache-aware__
__delay_tests__
__target_architectures__.
__logic_depth__
__SPICE_simulations__.
__code_sequences__
__preliminary_performance_results__
__logic_BIST__
__layout_design__.
__jitter_measurement__
__programmable_graphics_hardware__.
__co-simulation__.
__inter-chip__
__Nios_II__
__PA-RISC__
__multi-core_platforms__.
__configurable_logic__
__stuck-at_fault_coverage__
__throughput-oriented__
__mechanical_stress__
__digital_baseband__
__SystemC-based__
__error_checking__
__logic-level__
__CMOS_image_sensor__
__wafer-level__
__slack_distribution__
__architecture_supporting__
__device_parameters__
__packet_processing__.
__space_applications__.
__IA-64__
__single-rail__
__delay_testing__.
__control_store__
__FPGA_chips__
__high-performance_microprocessors__.
__wire_length__,
__Self-checking__
__Thread-Level_Speculation__
__real-time_garbage_collection__
__Boolean_satisfiability__.
__lookup_tables__.
__Low-overhead__
__MPEG-4__,
__pre-silicon__
__processor-memory__
__Cost_effective__
__mixed-signal_circuits__.
__heterogeneous_multiprocessor__
__dynamic_power__.
__IC_layout__
__register_binding__
__microprocessor_designs__
__architectural_features__,
__leakage_power_reduction__
__reducing_power_consumption__
__CAD_flow__
__fault_attacks__
__DC-DC_converters__.
__Hardware-based__
__Power_analysis__
__radiation-induced__
__graphics_pipeline__.
__energy-optimal__
__test_point_insertion__
__workstation_clusters__.
__Cell_Broadband_Engine__
__semi-conductor__
__zero_skew__
__clock_rate__.
__MPI_and_OpenMP__
__on-chip__.
__test_cost__.
__baseband_processing__
__operating_range__
__design_rules__,
__manufacturing_technology__
__programmable_graphics_hardware__
__co-synthesis__
__logic_networks__
__parallelization_strategy__
__silicon_area__,
__mixed-signal_circuits__
__wire_segments__
__software_solution__
__90°__
__massively_parallel_processing__
__table_look-up__
__gate_dielectric__
__low-distortion__
__class_AB__
__test_methods__.
__instruction_encoding__
__memory_test__
__computational_structures__
__5_GHz__
__triple_modular_redundancy__
__Timing_analysis__
__multi-ported__
__TCAM-based__
__router_architecture__
__printed_circuit_boards__
__SU-8__
__defect-tolerant__
__loop-back__
__high-performance_processors__.
__RF_circuits__
__vector_generation__
__DSP_processors__
__DNA_sequencing__.
__Hamming_code__
__VLSI_technology__,
__functional_testing__.
__BG/L__
__industrial_circuits__.
__NAND_Flash__
__massively_parallel_computers__
__hardware_emulation__
__manufacturing_yield__
__ramp-up__
__Chip_Multiprocessor__
__programmable_logic_arrays__
__interconnection_structure__
__device_level__
__hybrid_architectures__
__hand-optimized__
__asynchronous_approaches_in_locating_documents__.
__power_amplifiers__
__reliability_modeling__
__signal_acquisition__
__optical_switch__
__inductance_extraction__
__arithmetic_circuits__,
__function_blocks__
__IEEE_standard__
__temperature-aware__
__power-gated__
__test_schedule__
__addition/subtraction__
__clock_gating__.
__power_profile__
__single_stuck-at_faults__
__floating-point_units__
__FPGA_board__
__functional_block__
__single_stage__
__signal_processing_systems__
__area_and_power__.
__phase_detection__
__shared_memory_multiprocessors__.
__clock_domains__
__switching_circuits__
__circuit_implementation__
__short_circuit__
__test_methods__,
__fabrication_processes__
__multi-processor_systems__
__reduction_technique__.
__signal_transition__
__Globally_Asynchronous_Locally_Synchronous__
__OTA-C__
__An_area-efficient__
__logic_design__.
__temperature_variations__.
__intermittent_faults__
__standard_CMOS__
__random_logic__
__storage_subsystem__
__Java_benchmarks__
__hardware_units__
__embedded_systems_design__.
__instance-specific__
__mixed-size__
__test_generator__.
__regular_expression_matching__
__design_for_test__
__crosstalk-induced__
__highly_predictable__
__thread-level_speculation__
__circuit_timing__
__computing_nodes__.
__SRAM_cells__.
__multiple_faults__.
__high_linearity__
__soft-error__
__DSP_processors__.
__FIR_filter__.
__fault_attacks__.
__A_10__
__automatically_synthesizes__
__switching_fabrics__
__SystemC_models__
__SRAM-based_FPGAs__.
__FPGA_placement__
__capacitively_coupled__
__65_nm__
__multi-cores__
__wide-range__
__memory_faults__
__timing_driven__
__chip_designs__
__multi-clock__
__signal_integrity__.
__voltage_control__
__previously_designed__
__on-chip_bus__
__capacitive_coupling__
__test_stimulus__
__leakage_power_consumption__
__DSM_systems__.
__speed_advantage__
__memory_consistency_models__
__network_on_chip__
__chip_performance__.
__solid_state__
__antenna_design__
__high-performance_microprocessors__
__replacement_policy__.
__private_caches__
__wirelength_estimation__
__design_for_manufacturability__
__control-dominated__
__supply_voltages__.
__built-in_test__
__delay_computation__
__analog_signals__
__HW/SW_codesign__
__high-performance_systems__.
__CPU_core__
__dual-processor__
__signal_integrity__,
__average_improvement__
__power_densities__
__digitally_controlled__
__FFT/IFFT__
__Resource_sharing__
__interconnect_length__
__tuning_range__
__reconfiguration_scheme__
__behavioral_level__
__block_cipher__.
__statistical_simulation__
__energy_optimization__.
__test_patterns__,
__global_wires__
__switch_box__
__detailed_measurements__
__Programmable_Logic_Array__
__multiprocessor_platforms__
__thermal_simulation__
__analog_filters__
__code_placement__
__differential_power_analysis__
__NoC_architectures__.
__digital_systems__,
__3.3_V__
__trace_cache__
__asynchronous_design__
__floating_gate__
__pre-characterized__
__public-key_cryptography__.
__body_biasing__
__modern_microprocessors__
__cell_libraries__
__thick-film__
__Energy_optimization__
__voltage_drops__
__control_circuits__
__diagnosis_algorithms__
__scan_architecture__
__SAR_ADC__
__finite-precision__
__single_cycle__
__trace-back__
__line_width__
__interface_circuits__
__500_MHz__
__random_number_generator__
__error_diagnosis__
__dual-Vt__
__90-nm__
__32_bit__
__lock-step__
__test_method__.
__net-list__
__Basic_Linear_Algebra_Subprograms__
__mixed-signal_systems__.
__peak_performance__.
__data_path__.
__SOC_design__
__hardware_module__
__benchmark_applications__.
__analog_circuit_design__
__outer_loop__
__determining_optimal__
__multiplier-less__
__Design_methodology__
__error_tolerant__
__peak-to-peak__
__RF_front-end__
__delay_fault_coverage__
__MD_simulations__
__maximum_error__
__wire_routing__
__coupling_capacitances__
__path_delay_fault__
__Mixed-signal__
__analog_circuits__,
__merge_sort__
__SIMD_architecture__
__intellectual_properties__
__optical_devices__
__high_density__,
__Trusted_Platform_Module__
__target_architectures__
__RF_transceiver__
__scientific_programs__
__impedance_matching__
__multithreaded_execution__
__cost_sensitive__
__pulse_width_modulation__
__source/drain__
__Beowulf_cluster__
__power_factor__
__transient_errors__.
__floating_point_arithmetic__
__circuit_simulations__.
__common_subexpression_elimination__
__circuit_optimization__.
__shared_caches__
__BIST_architecture__
__test_technique__
__threshold_voltage__,
__optical_proximity_correction__
__transition_faults__.
__control_circuit__
__real_hardware__.
__FIFO_queue__
__loop_parallelization__
__stream_processors__.
__reducing_power__
__fabrication_technology__
__GPS_receiver__
__particle_strikes__
__power_hungry__
__transistor_sizes__
__RAID_systems__
__pre-layout__
__dedicated_hardware__.
__NoC_based__
__cycle-based__
__focal_plane__
__cycle-by-cycle__
__step-down__
__SoC_architecture__
__reversible_circuits__.
__transient_analysis__.
__Physical_design__
__Data_Encryption_Standard__
__test_cubes__
__power_management_techniques__
__System_level__
__single_stuck-at_fault__
__L2_cache__.
__pipelined_processor__
__integration_technology__
__soft_processors__
__delay_fault_testing__
__user-level_communication__
__voltage_island__
__exploiting_parallelism__
__Speed-up__
__scalar_multiplication__
__multi-processor_systems__.
__Software_pipelining__
__Intel_Pentium__
__surface_mount__
__parallel_access__
__substrate_coupling__
__statistical_delay__
__instruction-set__
__current_densities__
__bandpass_filter__
__highly-parallel__
__microprocessor_core__
__number_representations__
__FPGA_configuration__
__Test_data__
__capacitive_load__
__direct-mapped__
__analog_test__
__clock_distribution_network__
__built-in_self-repair__
__custom_hardware__.
__circuit_structures__
__design_style__.
__tri-state__
__IP_blocks__.
__Fault_injection__
__10Gb/s__
__floorplanning_algorithm__
__multiprocessor_architecture__.
__GPU_implementation__
__multiple_configurations__
__Embedded_DRAM__
__IP_router__
__wire-length__
__many-core_processors__.
__static_power_dissipation__
__power_distribution_networks__
__clock_buffers__
__fault-secure__
__RISC-based__
__sine_wave__
__active_mode__
__asynchronous_circuits__,
__DACs__
__nanometer_scale__
__multi-GHz__
__MOS_devices__
__circuit_synthesis__.
__industrial_benchmarks__
__A/D_converters__
__shared_memory_systems__
__interconnection_architecture__
__critical_dimensions__
__embedded_architectures__
__reliability_enhancement__
__code_restructuring__
__hardware_architecture__,
__Random_Access_Memory__
__Process_variation__
__test_data_volume__,
__data_cache__,
__carry-free__
__sea-of-gates__
__x86-64__
__scan_paths__
__PC_cluster__.
__array_structure__
__power_networks__
__performance_optimization__,
__High-level_synthesis__
__temporal_redundancy__
__SRAM_design__
__write_and_read__
__power_consuming__
__Elmore_delay__
__inherently_parallel__
__C_compiler__.
__Power_efficiency__
__900_MHz__
__microprocessor_performance__
__routing_layers__
__dataflow_graphs__.
__functional_simulation__.
__interconnection_scheme__
__metal_layers__.
__wide-issue__
__analog-to-digital_converters__
__65-nm__
__superscalar_microprocessors__
__Test_Access_Mechanism__
__parasitic_capacitances__
__high-bandwidth__,
__embedded_microprocessor__
__switch_fabric__
__Parallel_algorithms__
__distributed_memory__.
__macro-cell__
__yield_enhancement__.
__parallel_sorting__
__Dynamic_power_management__
__LFSR_reseeding__
__bridging_fault__
__operating_speed__
__stream_processors__
__hardware_counters__
__test_mode__
__parity-based__
__sub-threshold_leakage__
__spike-based__
__network_of_workstations__
__arithmetic_units__.
__delay_minimization__
__area_optimization__
__base-band__
__power_gating__.
__electro-optic__
__configuration_bits__
__Look-Up_Table__
__throughput_rate__
__power_grid__.
__front-ends__.
__PLA-based__
__synthesis_process__
__ISCAS_benchmarks__
__deadlock_detection_algorithm__
__micro-processor__
__yield_optimization__
__memory_units__
__parity_prediction__
__hardware_unit__
__DC-DC_converter_with__
__fail-silent__
__400_MHz__
__Network-on-Chips__
__transaction_level__
__instruction_caches__.
__active_memory__
__VLSI_interconnect__
__optical_fibers__
__simultaneous_switching__
__input_voltage__
__chip-multiprocessor__
__processor_designs__.
__modern_architectures__
__leakage_control__
__cell_library__.
__interconnect_power__
__analytical_placement__
__linear_solvers__
__SRAM-based_FPGAs__
__speculative_execution__,
__routing_resources__.
__FPGA_routing__
__reliability-aware__
__code_density__
__distribution_models__.
__FPGA_chip__
__MPI_communication__
__pull-up__
__DFT_technique__
__communication_architectures__.
__advanced_technologies__.
__hash_algorithm__
__test_equipment__.
__instruction_level__
__Design_space_exploration__
__process_variation__,
__module_selection__
__communication_synthesis__
__instruction_sets__,
__hardware_complexity__,
__quiescent_current__
__task-level_parallelism__
__bit_level__
__board_level__
__MP3_audio__
__circuit_partitioning__.
__test_case__,
__SMP_nodes__
__ATM_switch__.
__co-processor__.
__input_stage__
__Cost-efficient__
__failure_mechanism__
__sigma-delta_modulator__
__three_phase__
__logic_style__
__A/D_converter__.
__SMT-based__
__data-level_parallelism__
__stuck-at__,
__domino_circuits__
__bridging_faults__,
__narrow-width__
__common_mode__
__code_selection__
__mixed-signal_systems__
__deblocking_filter__
__redundancy_analysis__
__FPGA_circuits__
__memory_disambiguation__
__parallel_computing_systems__.
__process_parameter_variations__
__hardware_circuits__
__hardware_performance__
__Built-In_Self_Test__
__microelectromechanical_systems__
__critical_paths__.
__standby_mode__.
__VHDL-based__
__partially_reconfigurable__
__Monte_Carlo_based__
__dummy_fill__
__analog_front-end__
__NBTI-induced__
__65nm_technology__
__chip-multiprocessors__
__clock_generator__
__L2_cache__,
__RF_MEMS__
__design_stage__,
__domino_circuits__.
__DEC_Alpha__
__memory_based__
__performance_driven__
__linked_data_structures__
__leakage_energy_consumption__
__sequential_ATPG__
__shared_memory_multiprocessor__
__switch_block__
__test_result__
__Circuit_design__
__DSP_processor__
__Digital_Signal_Processors__
__fanout_optimization__
__MOSFET_model__
__dual-output__
__SoC_platform__
__Power_gating__
__coarse-grained__,
__long_interconnects__
__CAMs__.
__power_integrity__
__DSP_systems__
__workstation_cluster__
__voltage_scheduling__
__ring_oscillators__.
__fixed-outline__
__Buffer_insertion__
__analog_blocks__
__routing_congestion__.
__V-shaped__
__global_routing__,
__signal_nets__
__SOI_CMOS__
__total_wirelength__
__global_placement__.
__variable_latency__
__uni-processor__
__speed_improvements__
__cell_area__
__delay_models__.
__circuit_sizing__
__lead-free__
__current_testing__
__Blue_Gene/L__.
__Viterbi_decoder__.
__application_kernels__
__programmable_logic_devices__
__stress_tests__
__Variation-aware__
__matrix_computations__.
__table_lookups__
__8T_SRAM__
__RT_level__
__switch_boxes__
__fully_programmable__
__general_purpose_processors__.
__memory_subsystems__
__synchronous_circuits__.
__victim_cache__
__ultra-low-power__
__voltage_reference__
__sum-of-products__
__energy_recovery__
__reduces_power_consumption__
__integrated_circuit__.
__billion-transistor__
__semi-custom__
__domino_logic__.
__low_power_consumption__.
__accurate_timing__
__Montgomery_multiplication__
__residue_number_system__
__Low_voltage__
__local_clock__
__bus_encoding__
__multiplexer-based__
__nanometer_technology__
__fully_optimized__
__statistical_timing_analysis__.
__functional_partitioning__
__power_modeling__
__silicon_wafer__
__parametric_faults__
__hardware_descriptions__
__programmable_devices__
__processor_array__.
__FPGA-accelerated__
__OpenMP_and_MPI__
__spare_cells__
__portable_applications__.
__enhancement_techniques__
__successfully_verified__
__execution_unit__
__faults_affecting__
__loop_pipelining__
__memory_ordering__
__interconnection_network__,
__quantum-dot_cellular_automata__
__sort_algorithm__
__IDDQ_testing__.
__reversible_gates__
__gated_clock__
__heterogeneous_processors__.
__memory_tests__
__production_testing__
__DFT_techniques__
__SOC_test__
__hard_disk_drive__
__register-transfer__
__nonvolatile_memory__
__path_delay_fault_coverage__
__signal_flow__
__fault_list__
__exhibits_excellent__
__defect_coverage__
__bus_architecture__.
__dynamic_binary_translation__
__mixed-domain__
__trace_compression__
__1024-bit__
__driver_model__
__GB/s__
__inductive_noise__
__NBTI_degradation__
__test_points__.
__ASIC_designs__
__core_processor__
__global_interconnects__.
__memory_architectures__.
__media_processing__.
__measurement_results__.
__circuit_layout__
__defect_tolerant__
__instruction_set_architectures__
__monitoring_technique__
__addressing_modes__
__Dynamically_reconfigurable__
__Compute_Unified_Device_Architecture__
__C-testable__
__scan_chain__.
__resistive_opens__
__bus_systems__
__analog_integrated_circuits__
__distributed-memory_machines__.
__target_faults__
__high_fault_coverage__.
__InGaP/GaAs__
__Blue_Gene/P__
__charge_transfer__
__vector_operations__.
__Network-on-chip__
__multiprocessor_systems-on-chip__
__pseudo-exhaustive__
__test_length__.
__intra-word__
__AES_encryption__
__floating-point_adder__
__Low-energy__
__interconnect_lines__
__deeply_embedded__
__memory_optimization__
__single-issue__
__6T_SRAM__
__crossbar-based__
__carry_propagation__
__radix_2__
__parametric_variations__
__level_converter__
__testability_measure__
__shift-and-add__
__Floating-point__
__reconfigurable_platforms__.
__Silicon_Graphics__
__auto-calibration__
__higher_density__
__fault_collapsing__
__semiconductor_memory__
__high_performance_microprocessors__
__gate_dielectrics__.
__Single_Event_Upsets__
__voltage_supply__
__error_injection__
__transient_current__
__Carbon_Nanotubes__
__column-based__
__High_temperature__
__cache_architecture__.
__timing_issues__
__IP_reuse__
__circuit_topologies__
__memory_devices__.
__100_MHz__.
__array_structures__
__DC_voltage__
__matrix-vector_multiplication__.
__Execution_time__
__transistor_counts__
__optical_technology__
__resource_estimation__
__memory_organization__.
__CORDIC_algorithm__
__instruction_set_architecture__.
__memory_systems__,
__mode_transition__
__Networks_on_Chip__
__128_bits__
__Direct_Memory_Access__
__single-thread_performance__
__memory_cores__
__compact_models__
__switching_noise__
__logic_density__
__parametric_analysis__
__data_bus__.
__memory_arrays__
__network_adapter__
__loop_unrolling__,
__time_warp__
__read_ports__
__electrostatic_discharge__
__CPU_implementation__.
__PCI-Express__
__optical_communications__
__parallel_computer__,
__NMOS_and_PMOS__
__mode_of_operation__,
__8_bit__
__configurable_hardware__
__error_detecting__
__Built-in_self-test__
__digital_integrated_circuits__
__system_level_design__.
__memory_elements__.
__place-and-route__
__supply_voltage_scaling__
__Simultaneous_multithreading__
__nanoscale_devices__
__Linear_Feedback_Shift_Registers__
__remote_memory_access__
__parameter_variations__,
__processing_unit__,
__superscalar_processor__.
__analog-digital__
__cross-point__
__integer_benchmarks__
__delay_calculation__
__hardware_utilization__.
__power_reduction__,
__voltage_mode__
__integrated_circuit_design__.
__Performance_improvement__
__reconfigurable_datapath__
__chip_design__,
__area_and_power_consumption__.
__defect_diagnosis__
__Self-timed__
__interconnect_architecture__
__crossbar_switches__.
__parasitic_capacitance__
__instruction_scheduling__,
__speed-independent__
__an_area-efficient__
__design-space_exploration__
__temperature_compensation__
__bulk_CMOS__
__device_simulation__.
__parallel_processing_systems__.
__dramatically_decrease__
__design_closure__
__MCNC_benchmark_circuits__
__electromagnetic_radiation__
__synthesis_process__.
__ROM-based__
__high-speed_digital__
__optical_links__
__test_planning__
__residue_arithmetic__
__transaction-level__
__internal_signals__
__reasonably_sized__
__fine_pitch__
__0.35µm_CMOS__
__return_loss__
__multiple-issue__
__Pentium_II__
__design_verification__,
__architectural_tradeoffs__
__parallel_sorting_algorithms__
__clock_power__
__embedded_application__
__primary_outputs__
__memory_chip__
__power_measurement__
__optical_components__
__Design-for-Testability__
__high_performance_and_low_power__
__timing_behavior__.
__high_level_synthesis__.
__architectural_enhancements__
__analog-to-digital_converters__.
__cache-friendly__
__gate_arrays__
__computing_engine__
__dynamic_power_management__.
__Benchmark_results__
__SPICE_simulation__.
__Gbits/s__
__CMOS_VLSI_circuits__.
__cycle-accurate_simulation__
__Chinese_Remainder_Theorem__
__timing_accuracy__
__standby_power__
__circuit_analysis__.
__injection-locked__
__VLSI_layout__.
__NBTI-aware__
__logic_resources__
__fault_injection__,
__bit-sliced__
__server-class__
__multi-core_CPUs__.
__test_signals__
__hardware_reconfiguration__
__signal_conditioning__
__data_cache__.
__HDL-based__
__carry_look-ahead__
__memory_bus__
__harmonic_distortion__
__circuit_simulation__,
__dual-threshold__
__transistor_density__
__built-in_self_test__
__running_Linux__
__test_setup__
__clock_buffer__
__exploits_parallelism__
__output_current__
__multiple_voltage__
__power_minimization__.
__low_area__
__DSP_algorithms__.
__data_alignment__
__single-mode__
__low-jitter__
__adjacent_wires__
__nanometer_technologies__.
__test_time_reduction__
__partial_reconfiguration__.
__yield_prediction__
__multi-writer__
__Design_verification__
__modern_architectures__.
__amorphous_silicon__
__interconnect_capacitance__
__phase_locked_loop__
__interconnect_circuits__
__logic_modules__
__synthesis_procedure__
__March_test__
__sensor_platform__
__low-swing__
__interconnect_fabric__
__VHDL_descriptions__
__string_matching_algorithms__
__multiprocessor_system-on-chip__
__test_benches__
__clock_speed__.
__DRAM_memory__
__dynamic_range__,
__Temperature-aware__
__deep_submicrometer__
__BIST_technique__
__ASIC_design__.
__post-routing__
__optical_receiver__
__Reliability_analysis__
__shift-register__
__CAD_software__
__lookup_tables__,
__performance_constraints__,
__STT-RAM__
__JIT_compiler__
__Register_allocation__
__IP_blocks__,
__logic_verification__
__motion_estimation_algorithms__
__An_event-driven__
__synthesis_algorithm__.
__self-correction__
__transient_thermal__
__CMOS_ICs__
__subthreshold_leakage_current__
__asynchronous_pipeline__
__silicon_carbide__
__timing_errors__.
__SIMD_instructions__.
__near-threshold__
__integrated_circuit_design__
__ball_grid_array__
__timing_failures__
__area_constraints__.
__distributed_memory_machines__
__reduction_operations__
__technology_scaling__.
__branch_predictor__.
__Analog_Devices__
__Detailed_simulations__
__SIMD_and_MIMD__
__Measurement_results__
__scaled-down__
__addressing_mode__
__FPGA_implementations__
__video_decoder__.
__1.8_V__
__phase_change_memory__
__signal_and_image_processing__.
__65nm_CMOS__
__45_nm__
__operating_frequency__.
__shared_address_space__
__area_consumption__
__execution_units__.
__channel_routing__.
__fault_injections__
__hardware_acceleration__.
__Sparc__
__software_controlled__
__routability-driven__
__VLSI_interconnects__.
__circuit_performance__,
__multi-bank__
__sequential_elements__
__field-programmable__
__fault_resilience__
__multiplication_algorithm__
__content_addressable_memory__
__RAMs__,
__efficiency_improvement__.
__ISCAS89_benchmark_circuits__
__fast_switching__
__memory_allocator__
__interconnection_topology__
__timing_optimization__.
__bus_protocol__
__synthesis_tool__.
__Network_of_Workstations__
__QR_factorization__
__OSF/1__
__switch_design__
__32_bits__
__double_gate__
__pre-fabricated__
__Digital_signal_processing__
__DC-DC__
__A_10__-bit
__power_converter__
__pin_count__
__control_logic__,
__Gm-C__
__speedup_factors__
__on-chip__,
__generating_units__
__numerical_codes__
__on-chip_interconnection_networks__
__integration_density__
__ASIP_design__
__timing-constrained__
__super-scalar__
__micro-architecture__.
__SPEC_benchmarks__.
__massively_parallel_systems__.
__stream_processor__
__GSM/EDGE__
__multi-module__
__commonly_utilized__
__double-layer__
__Networks-on-chip__
__form_factor__.
__high-performance_and_low-power__
__permanent_faults__.
__error_indicator__
__VLIW_architecture__
__standing_wave__
__interconnection_structures__
__layout-driven__
__simulation_platform__,
__switching_scheme__
__standby_leakage__
__processor_architectures__,
__noise-tolerance__
__noise_immunity__.
__mask_layout__
__process_corners__
__industrial_examples__
__Scan-based__
__multiple_outputs__
__leakage-aware__
__MOS_circuits__
__stuck-open_faults__
__channel_density__
__active_filter__
__molecular_scale__
__wire_width__
__delay_and_slew__
__encryption_algorithms__.
__Hyper-Threading__
__Galois_fields__
__shared-memory__,
__GaN-based__
__wafer_level__
__switched_capacitance__
__multiprocessor_SoC__
__delay_minimization__.
__Hardware/software__
__single_bit__
__threshold_gate__
__4H-SiC__
__RISC_processors__
__32_nm__
__address_traces__
__Bit-level__
__instruction_reuse__
__current_measurements__
__random_number_generator__.
__small_to_medium_size__
__data_transfer_rates__
__logic_simulation__,
__MPI-IO__.
__modular_multiplication__.
__quantum_cellular_automata__
__multithreaded_processors__
__reduced_area__
__orders_of_magnitude_speedup__
__instruction_cache__.
__Code_compression__
__experimentation_shows__
__estimation_tool__
__test_metrics__
__non-uniform_memory_access__
__benchmark_results__.
__interconnect_wires__
__Delta_Execution__
__self-timed_circuits__
__noise_analysis__.
__digital_device__
__cache_design__.
__memory_configurations__
__test_bus__
__logic_circuits__,
__very_deep_submicron__
__transition_fault__
__test_synthesis__
__stuck-open__
__crosstalk-induced_delay__
__pseudorandom_test__
__bulk-driven__
__EXOR__
__ORCA__
__configurable_logic_blocks__
__synchronous_sequential_circuits__
__BIST_TPG__
__parallelization_scheme__
__delay_element__
__power_analysis_attacks__
__ring_structure__
__Verilog__,
__layout_techniques__
__network_processing__.
__branch_target_buffer__
__Hardware-assisted__
__RISC_processor__.
__instructions_per_cycle__.
__current_waveform__
__physical_level__
__software-defined_radio__
__multiprocessor_platform__.
__timing_variations__
__mixed-radix__
__analog/mixed-signal__
__X-filling__
__die_area__.
__ASIC_designs__.
__level_shifter__
__leakage_reduction__.
__BiCMOS_technology__.
__large_industrial__
__frequency_tuning__
__HSPICE_simulation__
__EDA_tool__
__crosstalk_faults__
__logic_cells__.
__circuit_reliability__
__power-up__
__Power_estimation__
__bias_voltage__
__device_sizes__
__interconnect_delay__.
__transmission_lines__,
__two-pattern_test__
__leakage_currents__.
__mixed-size_placement__
__area_constraints__
__voltage-controlled_oscillator__
__Reed-Solomon_decoder__
__leakage_savings__
__thermal_issues__
__digital_designs__.
__effective_capacitance__
__FPGA_design__.
__FPGA_devices__,
__decoding_throughput__
__pipelined_architectures__.
__decoder_architecture__
__post-synthesis__
__90nm_technology__
__wrapper_architecture__
__datapath_synthesis__
__irregular_problems__
__VLSI_architectures__
__lower_power_consumption__.
__ISCAS85_benchmark_circuits__
__cycles_per_instruction__
__CMOS_circuits__,
__Single_Instruction_Multiple_Data__
__radix-8__
__redundant_binary__
__SIMD_processor__
__soft-core__
__hardware_accelerator__.
__parity_bit__
__field_programmable_gate_arrays__.
__special_instructions__
__area_efficiency__
__storage_density__
__energy_reduction__,
__modern_high-performance__
__SystemC_simulation__
__timing-aware__
__hetero-associative__
__wave_pipelining__
__event-driven_simulation__
__variable_block_size_motion_estimation__
__Instruction_scheduling__
__FFT_algorithms__
__current_sensor__
__direct_memory_access__
__large_caches__
__circuit_blocks__.
__Chip-level__
__chip_size__
__multi-core_CPUs__
__speculative_parallelization__
__pipelined_circuits__
__wafer_probe__
__crosstalk_analysis__
__linear_dependencies__
__signal_probabilities__
__serial-parallel__
__complex_gates__
__modular_reduction__
__memory_cells__,
__Programmable_Logic_Arrays__
__at-speed_testing__.
__GaAs_MESFET__
__FPGA_synthesis__
__scan_path__
__value_predictors__
__average_and_peak_power__
__systolic_array__.
__zero-skew__
__charge-based__
__statistical_static_timing_analysis__.
__filter_cache__
__low_noise_amplifier__
__RTL_designs__
__embedded_SRAMs__
__very_long_instruction_word__
__circuit_specifications__
__non-volatile_memory__.
__manufacturing_defects__.
__power_output__
__Origin_2000__
__superscalar_processors__,
__strength_reduction__
__digital_signal_processing_applications__.
__dynamic_task_scheduling__
__FPGA_platform__
__non-Manhattan__
__disk_storage__.
__XOR_operations__
__chip_designs__.
__SPEC2000_benchmarks__
__compiled_simulation__
__module_placement__
__memory_compression__
__master_and_slave__
__bit-slice__
__CMP_architectures__.
__timing_window__
__spiral_inductor__
__thermal_sensor__
__data_path_synthesis__
__delay_variability__
__MEMS_accelerometer__
__functional_simulator__
__dynamically_reconfiguring__
__parallel_efficiency__.
__commercial_tools__,
__server_applications__,
__storage_hierarchy__
__test_efficiency__
__sequence_generator__
__multiprocessor_platform__
__multi-million_gate__
__cellular_arrays__
__hazard_detection__
__side-channel_attack__
__fabrication_process__.
__trace_scheduling__
__development_board__
__serial_communication__
__fault_detection_and_correction__
__pipelined_ADC__
__Parallel_simulation__
__functional_level__
__design_consideration__
__analog_components__
__matrix_multiplications__
(__BG/L__)
__timing_faults__
__GPU_architecture__
__Hardware_implementation__
__scan_design__.
__SW_and_HW__
__SPEC_CPU__
__hardware_prototype__
__analog-to-digital_converter__
__analog-to-digital__
__crosstalk_effects__
__CPU_implementation__
__16_×_16__
__AlGaN/GaN_HEMT__
__manufacturing_test__.
__interconnection_schemes__
__design_criteria__,
__graphics_cards__.
__functionally_correct__
__march_tests__
__Statistical_Static_Timing_Analysis__
__reference_voltage__
__interconnect_networks__
__stuck-at_faults__,
__tree_traversal__
__GRAPE-6__
__Integrated_circuit__
__target_faults__.
__wafer-scale__
__test_environment__,
__higher_radix__
__macro_blocks__
__significant_power_reduction__
__feature_size__.
__control_flow_checking__
__on-chip_buses__.
__simulation_engines__
__partial_reset__
__Multi-Processor_System-on-Chip__
__small_delay_defects__
__rotary_clock__
__bus_structure__
__SRAM-based_FPGA__
__output_response__
__power_gated__
__propagation-based__
__receiver_front-end__
__replica_exchange__
__bipolar_transistor__
__thermal_management__.
__fused_multiply-add__
__pattern_count__
__crosstalk_reduction__
__double-precision_floating-point__
__hard_disk_drives__.
__skewed-load__
__Computer-aided_design__
__data_buses__
__low_supply_voltage__
__crosstalk_noise__,
__area_penalty__
__circuit_simulators__
__lab-on-a-chip__
__source-synchronous__
__logic_implications__
__standard_CMOS_process__
__static_random_access_memory__
__mass-produced__
__signal_processing_algorithms__.
__two-dimensional_arrays__
__switching_energy__
__Design-for-Test__
__Giga__
__hard_drives__.
__cache_structures__
__SIMD_architectures__
__low_sensitivity__
__delay_budgeting__
__reliability_challenges__
__a_12__%
__0.35μm_CMOS__
__last-level_cache__
__cryptographic_hardware__
__high_parallelism__
__core_test__
__multi-core__,
__Quantum_Monte_Carlo__
__dynamic_power_dissipation__
__experimental_setups__
__Software-Based_Self-Test__
__macro-modeling__
__self-heating__
__instruction_set_extensions__.
__leakage_current__,
__instruction_streams__.
__sensor_network_nodes__
__test_coverage__,
__gate_sizing__.
__scratch-pad__
__cell_layout__
__breakdown_voltage__
__switch_fabrics__
__standard_cell_libraries__.
__temperature_gradients__
__Si/SiGe__
__power/performance__
__reducing_leakage_power__
__MCNC_benchmarks__.
__RF_IC__
__thermal_modeling__
__Timing-driven__
__random_jitter__
__storage_cells__
__general-purpose_processor__
__Memory_access__
__statically_configured__
__crosstalk-free__
__test_schedules__
__path_sensitization__
__clock_distribution_networks__.
__Practical_issues__
__silicon_nanowire__
__phase_margin__
__switching_speed__
__interconnect_technology__
__hardware_tasks__
__basic_cells__
__memory-aware__
__pseudorandom_number_generator__
__parallel_architecture__,
__metal_gate__
__over_GF__(2m)
__BlueGene/L__.
__LDPC_decoders__
__compaction_scheme__
__current_injection__
__behavioral_simulation__
__distributed_memory_parallel_computers__.
__Resource-constrained__
__heterogeneous_multicore__
__controller_design__,
__turn-off__
__High_frequency__
__0.18um_CMOS__
__critical_path_delay__.
__Off-chip__
__single-track__
__memory_arrays__.
__row-major__
__class-AB__
__experimentally_verified__.
__Linux_cluster__.
__multiple_supply_voltages__
__simulation_method__.
__flash_ADC__
__reconfigurable_processors__
__FPGA_chip__.
__SMP_systems__.
__partially_parallel__
__ARM-based__
__CA_based__
__vector_instructions__
__fast_simulation__
__average_power_dissipation__
__embedded_SRAM__
__radiation_induced__
__data-dominated__
__hardware_realization__
__portable_applications__
__VLSI_placement__
__threshold_logic__.
__system-on-chips__.
H.__264/AVC_decoder__
__single_event_upsets__
__molecular_devices__
__preliminary_simulation_results__
__Quartus_II__
__memory_cell__.
__NVIDIA_GeForce__
__power_switches__
__operating_temperature__
__array_architecture__
__Multiprocessor_System-on-Chip__
__SGI_Altix__
__reliability-oriented__
__SHA-512__
__multiply-add__
__software-implemented__
__Performance_optimization__
__0.35@mm__
__yield_analysis__
__Asynchronous_circuits__
__false_paths__.
__internal_faults__
__pre-charge__
__multiple_cores__,
__packet_classification_algorithm__
__test_bench__
__2D_DWT__
__physical_synthesis__.
__systolic_arrays__,
__reliability_concern__
__sequential_simulation__
__scan_cells__.
__multi-processors__.
__design_flows__,
__FPGA_resources__.
__optical_interconnects__
__RSA_algorithm__
__low-power_design__.
__VLSI_layouts__.
__direct_form__
__general_purpose_processor__
__compares_favorably__
__RTL_design__
__logic_blocks__,
__processor_design__,
__MCNC_benchmark__
__line_rate__
__processor_microarchitecture__
__sparse_matrix-vector_multiplication__
__power_distribution__.
__charge_recycling__
__offset_assignment__
__pass-transistor__
__Low_overhead__
__communication_topologies__
__Xilinx_XC4000__
__test_mode__.
__design_style__,
__modular_redundancy__
__IEEE_754__
__ISCAS_benchmark_circuits__
__FFT_algorithm__.
__track_assignment__
__pipelined_architectures__
__RTL_models__
__soft_processor__
__complex_SoCs__
__multithreaded_architecture__
__realistic_workloads__
__Gate-level__
__signal_bandwidth__
__requiring_minimal__
__memory-access__
__L2_caches__.
__specific_optimizations__
__frequency_bandwidth__
__concurrent_error_detection__.
__integer_arithmetic__.
__clock_skew__,
__full_custom__
__microprocessor_architecture__
__register_file_size__
__hierarchical_memory__
__Delay_testing__
__reconfigurable_processor__
__wire_delays__.
__automatic_tuning__
__signal_path__
__SIMD/MIMD__
__power-delay_product__
__modular_arithmetic__.
__FPGA_platform__.
__placement_problems__
__CMOS_image_sensor__.
__networks_on_chip__
__RISC_core__
__Virtex-4__
__compensation_technique__
__architecture_exploration__.
__Java_virtual_machines__.
__voltage_levels__.
__LC-VCO__
__multiple_processing_units__
__accurately_measuring__
__power_grid_analysis__
__Loop_fusion__
__combinational_networks__
__general-purpose_processors__,
__floating-point_unit__
__detailed_routing__.
__sense_amplifiers__
__instruction_scheduler__
__multiprocessing_systems__.
__timing_estimation__
__embedded_DSP__
__Ultra-low_power__
__commercial_processors__
__massively_parallel_computers__.
__fast_execution__
__Energy_harvesting__
__configuration_memory__
__direct_digital_frequency_synthesizer__
__variation-tolerant__
__LUT-based_FPGAs__.
__pulse_generator__
__clock_timing__
__hardware_monitors__
__high_frequency__.
__negative_bias_temperature_instability__
__electrical_parameters__
__power_manager__
__programmable_devices__.
__binary-tree__
__placement_tool__
__delay_optimization__
__reversible_logic__.
__annealing_process__
__complex_arithmetic__
__negative_differential_resistance__
__pin-constrained__
__power_MOSFET__
__dynamic_link__
__symbolic_algebra__
__Place_and_Route__
__Mixed-mode__
__function-level__
__programmable_interconnect__
__defect_tolerance__.
__device_density__
__CMOS_VCO__
__timing-driven_placement__
__benchmark_circuit__
__image_processor__
__remote_sensing_applications__.
__massive_parallel__
__switch_modules__
__FPGA_circuits__.
__microarchitecture-level__
__execution_speed__,
__OS-aware__
__&mgr__;m
__SMT_processor__
__processor_models__
__data-access__
__RF_power__
__VHDL_models__
__AlGaAs/GaAs__
__CM-5__
__SRAM_array__
__parasitic_effects__
__buck-boost__
__linear_algebra_algorithms__
__low_phase_noise__
__multichip_modules__
__RSA_encryption__
__energy_harvester__
__interconnect_structures__.
__scan-path__
__focal-plane__
__telecommunication_applications__.
__scratchpad_memories__
__noise_coupling__
__switching_elements__.
__Graphics_Processing_Unit__
__EDA_tools__.
__design_for_testability__.
__vector_supercomputers__.
__transition_fault_test__
__clocking_scheme__
__parallel_discrete_event_simulation__.
__high-speed_interconnects__
__dual_threshold_voltage__
__parallel_multipliers__
__path-delay__
__short_channel__
__scalar_multiplications__
__parallel_multiplier__
__dynamically_reconfigurable_FPGAs__.
__accumulator-based__
__static_timing_analysis__,
__temperature_gradient__
__wide_dynamic_range__
__combinational_logic__,
__crosstalk_delay__
__bit-oriented__
__digital_signal_processing_systems__.
__linear_circuits__
__16_bit__
__massively_parallel_processor__
__6T_SRAM_cell__
__Switched-capacitor__
__application-specific_integrated_circuit__
__thermal_cycling__
__logic_emulation__
__optimized_design__
__°C__
__AMBA_bus__
__noise_immunity__,
__reduced_latency__
__ultra_low_voltage__
__full-adder__
__parallel_multipliers__.
__clock_and_data_recovery__
__An_FPGA_based__
__Modular_exponentiation__
__sensitizable_paths__
__scan_registers__
__pipeline_registers__
__FPGA_device__,
__gate_sizing__,
__programmable_logic__.
__Tile-based__
__Altera_Stratix__
__dynamic_binary_translator__
__copying_garbage_collection__
__memory_subsystem__.
__low-power_CMOS__
__multiple_precision__
__clock_domain__
__resistive_bridging_fault__
__memory_hierarchies__,
__silicon_debug__.
__gate_voltage__
__test_scheduling__.
__ultra_low-power__
__phase_detector__
__device_scaling__
__transistor_networks__
__random-access_memory__
__behavioral-level__
__irregular_problems__.
__Front-end__
__custom_design__
__clock_networks__.
__mobile_embedded_systems__
__Built-in_Self-Test__
__WLAN_applications__.
__standard_CMOS_process__.
__bus_interface__
__global_register_allocation__
__standard_cell_libraries__
__random_access_memories__
__communication_fabric__
__copper_interconnect__
__KSR-1__
__short-distance__
__detectable_faults__
__gate_delay__.
__electron-beam__
__Logic_synthesis__
__dynamic_power__,
__many-core_processors__
__equivalence_checking__,
__manufacturing_costs__
__IBM_SP2__
__built-in_self-testing__
__CMOS_digital__
__FPGA_area__
__slack_allocation__
__circuit_designers__.
__self-biased__
__regular_array__
__magnetron_sputtering__
__normal_operation__,
__timed_circuits__
__level_parallelism__
__GPU_architectures__.
__complete_exchange__
__complete_fault_coverage__
__cell_array__
__analog_VLSI__.
__Performance_estimation__
__RS/6000__
__dynamic_energy__
__write_buffer__
__regular_expression_matching__.
__MOS_circuits__.
__130nm_technology__
__placement_and_global_routing__
__matrix_operations__,
__cellular_automata_based__
__input_stimulus__
__SIMULINK__
__Verilog_RTL__
__RISC_microprocessor__
__target_architecture__.
__analog_filters__.
__cache_hierarchies__.
__cellular_structure__
__processor_elements__
__custom-designed__
__reliability_concerns__
__control_circuits__.
__address_computation__
__interconnection_topologies__.
__memory-mapped__
__instruction_trace__
__line_buffer__
__low-voltage_CMOS__
__VLSI_designs__,
__million_nodes__
__internal_scan_chains__
__manufacturing_yield__.
__di/dt__
__loop_tiling__
__RTL_description__
__inter-instruction__
__layout_modification__
__ternary_logic__
__timing_measurements__
__highly_parallel__,
__gate_resizing__
__supply_voltage_degradation__
__radio_transceiver__
__area_saving__
__wire_density__
__microfluidic_chip__
__channel_router__
__CMOS_analog__
__net_length__
__analog_integrated_circuit__
__memory_controllers__
__march_test__
__coherent_caches__
__Pentium_IV__
__RTL_circuits__
__gigabit_Ethernet__
__cyclic_convolution__
__set-associative_cache__
__pass_transistor_logic__
__loop_unrolling__.
__regular_structure__,
__Feng_Shui__
__compiler-controlled__
__vertically_stacked__
__ultra-high__
__drive_current__
__test_signal__
__production_test__.
__VLSI/WSI__
__level_converters__
__highly-efficient__
__array_processor__.
__High-voltage__
__CMOS_inverter__
__exclusive-OR__
__parallel_structure__
__Power_optimization__
__transimpedance_amplifier__
__Test_Pattern_Generator__
__aliasing_probability__
__memory_chips__.
__floor-planning__
__robustly_testable__
__phase_shifters__
__congestion-driven__
__asynchronous_logic__
__layout_optimization__.
__13.56_MHz__
__switch_architecture__.
__lattice_QCD__
__multithreaded_processors__.
__parallel_counters__
__RC_interconnect__
__thermal_gradients__
__Pipeline_ADC__
__analog_layout__
__signature_analyzers__
__embedded_test__
__block_cipher__,
__clock_schedule__
__Non-Uniform_Memory_Access__
__critical_charge__
__Crosstalk_noise__
__Wallace_tree__
__ASIP_design__.
__high_flexibility__.
__RISC_processors__.
__routing_tree_construction__
__multiple-valued_current-mode__
__SRAM_memory__
__efficient_optimization__
__bit_line__
__static/dynamic__
__field_programmable__
__gate_counts__
__full-chip_leakage__
__array_multipliers__
__partitioning_algorithms__,
__design_productivity__.
__dual-Vth__
__mixed-signal_circuit__
__level-sensitive__
__wafer_test__
__Practical_considerations__
__Input/output__
__SPARC__,
__timing_verification__.
__reference_circuit__
__large-scale_integration__
__PAL-based__
__non-volatile_memories__
__memory_circuits__
__multi-core_processor__.
__bitonic_sorting__
__regular_arrays__
__Single-chip__
__Algorithm-based_fault_tolerance__
__single_threshold__
__word_line__
__commercial_workloads__,
__write_margin__
__Parallel_Virtual_Machine__
__bus_access__
__ARM_processor__
__very_large_scale_integrated__
__matrix-vector__
__LDPC_decoders__.
__detailed_timing__
__adaptive_meshing__
__commodity-based__
__structured_adaptive_mesh_refinement__
__physical_models__,
__cooling_costs__
__micro-mechanical__
__sustained_performance__
__DVS-enabled__
__detecting_defects__
__relative_delay__
__Montgomery_algorithm__
__floating_body__
__Gigabit_Ethernet__,
__data_converters__.
__independent_gate__
__embedded_multiprocessors__.
__droplet_routing__
__nanometer_technologies__
__digital_microfluidics__
__dynamically_reconfigurable_systems__.
__leakage_power_dissipation__
__pipeline_structure__
__execution-driven__
__temperature_sensing__
__CMOS_compatible__
__correlated_double_sampling__
__arithmetic_computations__
__IEEE-754__
__digit_on-line__
__parallel_environment__
__CMOS_ASIC__
__digital_signal_processor__.
__zSeries®__
__field-programmable_gate_arrays__.
__poly-Si__
__edge-triggered__
__data_converters__
__linearity_test__
__repeater_insertion__.
__high-level_synthesis_tools__
__BIST_circuitry__
__glue_logic__
__circuit_implementation__.
__improved_reliability__
__configurable_processors__
__digital_CMOS__.
__adder_design__
__Huffman_decoding__
__code_compaction__
__noise_generation__
__reconfigurable_processors__.
__NAS_Parallel_Benchmarks__
__benchmark_designs__
__Post-silicon__
__Dynamic_voltage_and_frequency_scaling__
__high_memory_bandwidth__
__simulation_results_verify__
__macro_cells__
__individual_cores__
__chip_multiprocessor__.
__register_windows__
__instruction_memory__
__power_devices__.
__Fast_Ethernet__.
__loop_buffer__
__CUDA-based__
__simultaneous_multithreaded__
__code_reordering__
__single-event_upsets__
__10_GHz__
__multilevel_routing__
__circuit_block__
__MAC_unit__
__compiler_support__.
__circuit_element__
__interconnect_delay__,
__hardware_implementations__,
__address_translation__.
__CMOS_low_noise_amplifier__
__interconnect_parasitics__
__application_specific_integrated_circuits__
__central_processing_unit__
__SPICE-level__
__embedded_microprocessors__.
__low_hardware_cost__
__arithmetic_logic_unit__
__RLC_interconnects__.
__large_industrial_designs__
__torque_ripple__
__low_power_design__.
__embedded_processor__,
__interconnect_models__
__interconnect_architectures__
__low_swing__
__scaled_technologies__.
__data_path_synthesis__.
__minimization_technique__
__Xilinx_Virtex-II_Pro__
__interconnect_structure__
__measurement_method__.
__analog_circuit__.
__instruction_cache__,
__compiler-assisted__
__short-channel__
__large-signal__
__pipelined_circuits__.
__MPEG-2_decoder__
__symbolic_analysis__.
__logic_simulator__
__array_based__
__200_MHz__
__low_power_designs__.
__multithreaded_processor__
__dynamic_voltage__
__local_interconnect__
__Xilinx_FPGAs__
__SMP_machine__
__Exclusive-OR__
__heterogeneous_machines__
__phase-locked_loops__
__shared-memory_multiprocessor__.
__charge/discharge__
__interconnect_planning__
__logic_restructuring__
__variable_delay__
__variable_gain_amplifier__
__macro_block__
__FPGA_logic__
__graphics_card__.
__feature_sizes__,
__power_grids__,
__resolution_enhancement_techniques__
__synthesis_tools__,
__post-pass__
__parametric_yield__.
__random_number_generation__.
__Application-driven__
__NoC_router__
__buck_converter__
__flicker_noise__
__standard_cells__,
__single_phase__
__Alpha_AXP__
__current_mirrors__
(__Single_Instruction_Multiple_Data__)
__wafer_fabs__.
__race-free__
__Fortran_code__
__TPC-C__,
__dataflow_programs__
__block_RAMs__
__logic_array__
__Xilinx_Virtex-5_FPGA__
__globally_asynchronous__,
__latency-insensitive__
__transport_mechanisms__
__Cray_T3E__
__Instruction-level__
__single-instruction_multiple-data__
__DSP_architectures__
__performance_tests__.
__2D-DCT__
__Signal_integrity__
__circuit_modules__
__variable-latency__
__soft_error_tolerant__
__wafer_fab__
__DC-DC_converter__.
__CMOS_logic_circuits__
__false_path__
__RF_circuits__.
__worst-case_delay__
__RTL_synthesis__
__nano-scaled__
__circuit_simulator__.
__Fault-based__
__power_management_policies__
__IC_manufacturing__
__circuit_structure__.
__thermal_sensing__
__doping_profile__
__datapath_circuits__.
__VLSI_circuit_design__
__layout-dependent__
__laser_diode__
__dual_Vt__
__RFID_reader__.
__yield-aware__
__40_Gb/s__
__minimal_area__
__hard_disk_drives__
__loading_effect__
__optical_communication__.
__process-induced__
__area_reduction__.
__word_size__.
__test_configurations__.
__GPU_implementations__
__GPU_architecture__.
__vertex_shader__
__64_bit__
__sparse_arrays__
__SPEC_CPU2006__
__ISM_band__
__speed_independent__
__IEEE_1149.4__
__low_loss__
__sequential_test_generation__
__CPUs_and_GPUs__.
__charge-sharing__
__node_voltages__
__functional_vectors__
__global_signal__
__non-enumerative__
__real-time_video_processing__
__clock_distribution_networks__
__physical_defects__
__reconfigurable_resources__
__A_12__-bit
__carry-save_adders__
__delay_fault_testing__.
__logic_circuit__.
__clock_latencies__
__highly_linear__
__wrapper_design__
__cache_locking__
__IEEE_1500__
__shift_registers__.
__circuit_representation__
__defect_coverage__.
__scan_chains__,
__final_test__
__data_path__,
__structural_redundancy__
__standard_cell_design__
__buffer_insertion__,
__sensitivity-based__
__network_of_workstations__.
__SPLASH-2__
__AES-128__
__FPGA_board__.
__mask_cost__
__GaAs-based__
__programmable_architectures__.
__heat_sink__
__circuit_operation__.
__gridless_routing__
__reduction_schemes__
__Multi-Threshold_CMOS__
__Value_prediction__
__RLC_crosstalk__
__SIMD_extensions__
__multi-operand__
__embedded_multimedia_systems__.
__cache_coherence_protocol__.
__Intel_Paragon__
__Berger_codes__
__assembly_programs__
__instruction_stream__.
__catastrophic_fault__
__PowerPC®__
__pre-bond__
__communication_subsystem__
__fully_scalable__
__timing_uncertainty__
__sensor_interface__
__FPGA_architecture__,
__recovery_block__
__area_utilization__
__OC-192__
__module_generation__
__0.18_μm__
__RSA_cryptosystem__
__FFT_processors__
__VLSI_devices__
__synchronous_design__
__reliability_improvement__.
__RLC_interconnects__
__Fully_integrated__
__multi-FPGA__
__delay_metrics__
__Symbolic_simulation__
__mixed_analog-digital__
__current-generation__
__detailed_router__
__large_speedups__
__maximum_frequency__
__output_stage__
__power_network__.
__dataflow_architectures__
__performance_per_watt__
__transmission_gate__
__logic_minimization__.
__signal_wires__
__processor_core__,
__clock_scheduling__
__concurrent_checking__
__significantly_accelerated__
__DC-DC_converters__
__integrated-circuit__
__variable_width__
__digital-to-analog_converter__
__video_processing_applications__.
__DSP_cores__
__industrial_circuits__,
__on-chip_interconnect__.
__VLSI_implementations__.
__inter-die_and_intra-die__
__memory_units__.
__SAT_solver__,
__wet_etching__
__defect-tolerance__
__processor_pipeline__
__NVIDIA_CUDA__
__sequential_benchmark_circuits__
__faulty_cell__
__fully-differential__
__global_communications__
__subthreshold_swing__
__scan_test__.
__RTL_implementation__
__variation_tolerant__
__environmental_change__.
__Performance_tuning__
__logic_families__
__smart_power__
__wafer_sort__
__passive_elements__
__IC_technologies__
__PD-SOI__
__signal_delay__,
__Electro-thermal__
__power_factor_correction__
__load_regulation__
__VLSI_implementations__
__network_on_chip__.
__carry_chain__
__ATPG_algorithm__
__wireless_transceiver__
__thermal_constraints__.
__forwarding_engine__
__packaging_technology__
__full-swing__
__circuit_elements__.
__hardware-software_partitioning__
__logic_module__
__programmable_logic_array__
__Circuit_simulation__
__PCI_bus__
__analog_to_digital__
__multiply-accumulate__
__Simulated_results__
__instruction_set_extension__
__polarity_assignment__
__error_detection_capability__
__test_compression__.
__multiplier_blocks__
__pattern-dependent__
__vector_computers__
__coupling_faults__
__High_Level_Synthesis__
__bandgap_reference__
__frequency_synthesizers__.
__variability_analysis__
__Mersenne_Twister__
__scan-based_BIST__
__standard-cell_placement__
__output_swing__
__thermal_profile__
__generating_tests__
__MP3_decoder__
__graphic_cards__
__heterogeneous_MPSoCs__.
__dual-VDD__
__IP_block__
__based_design__
__current_steering__
__Field_programmable_gate_arrays__
__Negative_bias_temperature_instability__
__power_attacks__
__collective_communication__.
__fetch_gating__
__VLSI_layout__,
__Infrastructure_IP__
__congestion_reduction__
__Automatic_layout__
__Multiple-valued__
__glass_substrate__
__Joule_heating__
__routed_wirelength__
__signal_waveform__
__offset_voltage__
__memory_element__
__test_wrapper__
__transition_delay__
__LDPC_decoder__.
__manufacturing_variability__
__embedded_memory_blocks__
__coupling_noise__
__defect_rate__
__PCI-X__
__spot_defects__
__majority_gates__
__instrumentation_amplifier__
__multiple-data__
__ISCAS_benchmark_circuits__.
__lines_of_code__)
__Field_Programmable_Analog_Array__
__spin-wave__
__n-detection_test_sets__
__superscalar_microprocessors__.
__multi-core_architecture__
__times_faster__,
__Java_processor__
__Kendall_Square_Research__
__IBM_SP-2__
__parallel_benchmarks__
__built-in-self-test__
__10-Gbps__
__signal_processors__.
__dynamic_partial_reconfiguration__
__Cray_XT4__
__power_consumption_reduction__
__silicon_substrate__
__Clos_network__
__network_analyzer__
__resonant_tunneling__
__massively_multithreaded__
__inductive_effects__
__extra_inputs__
__PD/SOI__
__multi-cores__.
__production_testing__.
__deterministic_test_patterns__
__automatic_test_pattern_generator__
__coupling_faults__.
__reconfigurable_platform__
__test_generation_algorithms__
__injecting_faults__
__efficient_hardware__
__register_set__
__massively_parallel_processors__
__linear_decompressor__
__memory_organizations__
__highly_pipelined__
__memory_transactions__
__bridge_faults__
__modular_multiplier__
__SoC_test__
__reconfiguration_overhead__
__self-powered__
__intermittent_faults__.
__scalar_multiplication__.
__post-silicon_tuning__
__Leakage_current__
__test_chips__
__yield_estimation__
__Statistical_static_timing_analysis__
__regular_layout__
__NUMA-aware__
__global_router__.
__fault_grading__
__SRAMs__,
__regularly_structured__
__average_power_consumption__
__electrical_characteristics__
__non-volatile_storage__
__code_compression__.
__high_performance_processors__
__Physical_synthesis__
__circuit_speed__
__SoC_platform__.
__communication_subsystems__.
__dynamic_load-balancing__
__multiple_voltages__
__timing_model__.
__64_bits__
__distinguishing_sequences__
__high_radix__
__100_Mbps__
__working_frequency__
__superscalar_architecture__
__frequency_synthesizer__
__many-core_processor__
__superscalar_and_VLIW__
__SoC_architectures__
__current_distribution__
__Wafer-level__
__VLSI_processor__
__reconfigurable_computers__.
__BIST_structure__
__MEMS_device__
__realistic_benchmarks__
__power_electronics__.
__sensing_scheme__
__high_performance_designs__.
__logic_functions__,
__Design_challenges__
__functionally_untestable__
__driving_voltage__
__technology_scaling__,
__QCA_circuits__
__NAND_gate__
__full_chip__
__incremental_routing__
__address_buses__
__LUT_size__
__area_estimation__
__current_source__.
__LC-tank__
__extensible_processors__.
__pipelined_designs__.
__SIMD_operations__
__single_instruction_multiple_data__
__voltage_islands__.
__ATPG_tool__
__phase-locked_loops__.
__data_buses__.
__translation_lookaside_buffer__
__Instruction_Level_Parallelism__
__embedded_Java__
__biomolecular_simulations__
__redundant_via_insertion__
__multiple-bit__
__slowdown_factors__
__total_capacitance__
__current_density__.
__parasitic_inductance__
(__VDD__)
__pipeline_stages__,
__functional_blocks__,
__considering_process_variations__.
__low-voltage_low-power__
__Technology_mapping__
__LSI_design__
__multi-engine__
__branch_instructions__.
__FD-SOI__
__asynchronous_designs__
__timing_margin__
__register_placement__
__CMOS_gate__
__interconnect_design__
__issue_logic__
__MPSoC_platforms__.
__cell_based__
__adjacent_lines__
__defect-oriented__
__multi-processor_architecture__
__synthesis_algorithms__.
__crystalline_silicon__
__clock_rates__.
__IP_lookup__.
__massively-parallel__
__process_variability__.
__PowerPC_microprocessor__
__switching_devices__
__reconfigurable_mesh__
__double_precision__.
__IBM_SP__
__capacitive_and_inductive__
__i/o__
__storage_area__
__fault_detection_and_recovery__
__Fast_Ethernet__,
__Static_scheduling__
__synthetic_benchmarks__.
__SMP_cluster__
__cache_architecture__,
__Integrated_circuits__
__pin-to-pin__
__electric_power_system__
__message_passing_programs__.
__voltage-scalable__
__bus_lines__.
__portable_systems__.
__SW/HW__
__SPEC_CINT2000__
__area-optimized__
__carrier_concentration__
__integration_density__,
__Computational_geometry__
__quantum_efficiency__
__X-ray_lithography__
__PDP-11__
__register_transfer__
__execution-driven_simulation__
__modern_computers__.
__stencil_computations__.
__distributed_memory_parallel_computers__
__single-precision_floating-point__
__primary_memory__.
__multi-GPU_systems__.
__High_performance__,
__aerospace_applications__.
__symmetric_multiprocessors__.
__variable_frequency__
__RF_receiver__
__Low_energy__
__simulation_methodology__.
__chemical_mechanical_polishing__
__configurable_cache__
__circuit_parameters__.
__latency_tolerant__
__800_MHz__
__loop_optimization__
__interconnection_structure__.
__custom_instructions__.
__architectural_modifications__
__memory_device__
__pseudo-random_number_generators__
__register_allocator__.
__packet_buffer__
__Level_3_BLAS__
__shared-memory_multiprocessors__,
__multiple-precision__
__IBM_System_z10__
__Field-Programmable_Gate_Array__
__dipole_antenna__
__clock_control__
__gate_dielectrics__
__HSPICE_simulation_results__
__library_characterization__
__VLSI_technologies__.
__power_supply_network__
__I/O_ports__
__channel_router__.
__power_dissipated__
__Run_time__
__electromagnetic_analysis__
__behavioral_description__
__pipeline_ADC__
__power_domains__
__digital_integrated_circuits__.
__switch_level__
__sequential_logic_circuits__.
__wireless_transceivers__.
__90nm_CMOS__
__fault_testing__
__leakage_optimization__
__High_density__
__instruction_queue__
__droplet-based__
__voltage_droop__
__MIMD_parallel__
__module_generators__
__test_wrappers__
__Bluetooth_radio__
__device_layers__
__optical_interconnections__
__DLL-based__
__wafer-to-wafer__
__process_corners__.
__chip-multiprocessors__.
__processor_based__
__NoC_designs__
__Berger_code__
__lifetime_improvement__
__soft-error_rate__
__cache_based__
__software-defined__
__boundary_scan__.
__soft-core_processor__
__direct_tunneling__
__soft_error_rates__
__thermal_stress__
__jitter_tolerance__
__analog_systems__
__timing_simulator__
__45nm_technology__
__NAND_flash-based__
__switch_matrix__
__standard_cell_based__
__control_circuitry__
__lower_voltage__
__placement_algorithms__.
__Electronic_Control_Units__
__video_coding_standards__
__GPS_receivers__.
__multiple_errors__
__NAND_gates__
__functional_failures__
__power_devices__
__saturation_velocity__
__Secure_Hash_Algorithm__
__parallel_FFT__
__reconfigurable_array__
__defect_avoidance__
__dynamic_circuits__.
__clock_period__,
__pixel_shader__
__temperature_range__
__weak_inversion__
__quadruple_precision__
__fixed_frequency__
__circuit_realization__
__Fault_injection_experiments__
__pseudorandom_testing__
__ATPG_tools__
__latch-based__
__CD_domino__
__scan_based__
__test_power__.
__scan_tree__
__probe_card__
__path_delay_faults__,
__timing_resolution__
__Built-In-Self-Test__
__D_flip-flop__
__signal_lines__.
__code-disjoint__
__fault_simulation_and_test_generation__
__TSC_checkers__
__cellular_automata-based__
__operational_amplifiers__.
__combinational_circuit__.
__shift_operations__
__test_sequence_compaction__
__functional_test__.
__iterative_logic_arrays__
__IDDQ_measurement__
__electron_transport__
__analog_circuit_design__.
__sparse_matrix_computations__.
__Simulated_data__
__bundled-data__
__multiple-pass__
__asynchronous_operation__
__partial_scan__.
__completion_detection__
__self-timed_circuits__.
__baseband_processor__
__RF_test__
__Pentium_Pro__
__module_level__
__IEEE_Std__
__SGI_Origin_2000__
__CFD_code__
__communication_schemes__.
__Java_Virtual_Machines__.
__Intel_Core_2__
__coarse-grain_reconfigurable__
__FPGA_hardware__.
__non-restoring__
__heterogeneous_cores__
__arithmetic_algorithms__
__control_unit__.
__systolic_architecture__
__concurrency_bug__
__dual-ported__
__instruction_and_data_cache__
__shared_buses__
__cache_memories__,
__loop_execution__
__checkpoint_and_restart__
__code_scheduling__
__SOI_technology__.
__bus_architectures__
__temperature_sensor__.
__0.35_µm__
__wire_planning__
__mixed-signal_test__
__large_industrial_circuits__
__scan_shift__
__combinational_ATPG__
__link_insertion__
__adaptive_body_biasing__
__carry-propagate__
__SER_reduction__
__field_solver__
__leakage_saving__
__field-programmable_gate-array__
__Behavioral_synthesis__
__scan_designs__
__Statistical_timing_analysis__
__cell_libraries__.
__level_shifters__
__gate_count__,
__inter-stage__
__capacitance_extraction__.
__clocking_scheme__.
__dynamic_verification__
__corner_stitching__
__CMOS_circuit__.
__random_test_generation__
__timing-critical__
__BIST_circuit__
__test_application__.
__predicated_code__
__AES_algorithm__
__microprocessor_core__.
__Constraint-driven__
__MPI-based_parallel__
__bias_voltages__
__synchronous_dataflow_graphs__.
__Rent_exponent__
__embedded_memories__,
__instruction_length__
__routing_switches__
__70_nm__
__spectrum_analyzer__
__cache_design__,
__single_core__
__over_GF__(p)
__spiral_inductors__
__latency_insensitive__
__IEEE_P1500__
__prefetch_engine__
__sleep_transistor_insertion__
__gate_sizes__
__IC_packaging__
__dual_VDD__
__design_styles__.
__standard_CMOS_technology__
__static_CMOS_circuits__.
__prototype_chip__
__Modulo_scheduling__
__high_fan-in__
__incremental_placement__
__loop_shifting__
__test_application_times__
__long_wires__.
__error_detection_and_correction__.
__DSP_architecture__
__operational_amplifier__.
__on-chip_decoupling_capacitors__
__power_delivery__.
__MOS_devices__.
__path_delay__.
__Pass_Transistor_Logic__
__scan_circuits__
__area_efficiency__.
__buffer_planning__
__leakage_estimation__
__technology_migration__
__critical_path_delay__,
__power_distribution_networks__.
__Data_Flow_Graphs__
__large_designs__,
__dynamically_reconfigurable_architectures__.
__duplex_systems__
__statistical_optimization__
__circuit_leakage__
__development_board__.
__solder_joint_reliability__
__processing_cores__.
__radix-10__
__FPGA_implementations__.
__chip_performance__
__Gm-C_filter__
__FPGA_platforms__.
__scratch-pad_memories__
__software_cache__
__JPEG_encoder__
__block_matching_algorithms__
__power_density__.
__carrier-based__
__general-purpose_computers__.
__CMOS_OTA__
__digital_signal_processors__,
__pixel_processing__
__interface_circuit__
__NULL_Convention_Logic__
__analog_signal_processing__
__50_MHz__
__vision_chip__
__threshold_voltage__.
__suitable_for_VLSI_implementation__
__driver_circuit__
__SPICE-based__
__clock_distribution__.
__self-resetting__
__quasi-cyclic_LDPC_codes__.
__mixed-mode_simulation__
__frequency_divider__
__fabrication_technology__.
__low_power_CMOS__
__digital_circuitry__
__PMOS_transistors__
__VLSI_implementation__,
__CMOS-compatible__
__electron_mobility__
__interleaved_memory__
__gate_oxide_thickness__
__recently_announced__
__analog-to-digital_converter__.
__finite_field_arithmetic__
__layout_decomposition__
__stability_margins__
__multiplier_circuit__
__Booth_recoding__
__low_hardware_complexity__
__content-addressable_memory__
__multi-processor_system-on-chip__
__Trace-driven__
__Soft_error__
__register_file_architecture__
__control_units__.
__variable-stride__
__GPU-CPU__
__deep_pipeline__
__real-time_task_scheduling__
__cache_simulator__
__Data_prefetching__
__SPEC_OMP__
__sparse_LU_factorization__
__humidity_sensor__
__optical_interconnects__.
__cc-NUMA__
__vector_computers__.
__multi-level_parallelism__
__quantum_Monte_Carlo__
__log-structured__
__fully_digital__
__compact_test_sets__
__test_responses__.
__bus_protocols__
__controller-datapath__
__current_conveyor__
__response_compaction__
__address_decoder__
__complementary_metal-oxide-semiconductor__
__device_modeling__
__digital_logic__.
__self_test__
__pattern_generation__,
__bipolar_transistors__
__TAM_width__
__analogue_circuit__
__core-level__
__process_variation_aware__
__delay_test_generation__
__decompression_architecture__
__interconnect_performance__
__carry-select_adder__
__capacitive_crosstalk__
__ISCAS89_benchmarks__
__op-amps__
__infrastructure_IP__
__MPEG-4_decoder__
__calibration_techniques__
__circuit_boards__.
__cluster_interconnect__
__domino_logic_circuits__.
__thermal_sensors__.
__SOC_designs__.
__digital_logic_circuits__.
__low_area_overhead__
__analogue_circuits__.
__chip_multiprocessing__
__FPGA_prototyping__
__resonant_tunneling_diodes__
__performance_tradeoff__
__bus_interface__.
__mm^2__
__mass_production__.
__Evolvable_hardware__
__circuit_topology__.
__architectural_simulations__
__array_architectures__
__motion_estimation_algorithms__.
__multicore_CPUs__.
__encryption_and_decryption__,
__on-chip_interconnection_network__
__Compiler-assisted__
__standard_libraries__
__degradation_model__
__A_genetic_algorithm-based__
__subthreshold_circuits__
__oscillation_frequency__
__billion_transistors__
__printed_wiring_boards__.
__computation_reuse__
__interconnect_networks__.
__RTL_simulation__
__post-OPC__
__low-threshold__
__low_voltage__,
__gate_oxides__
__fast_multipole_method__
__pass_transistor__
__TAM_optimization__
__CMOS_based__
__task_sequencing__
__High-efficiency__
__Power_supply__
__clock_tree__.
__device_models__.
__algorithm-based_fault_tolerance__
__logical_elements__
__RLC_model__
__field-effect_transistors__
__elliptic_curve_point__
__gate_arrays__.
__High-performance__,
__power_supply_noise__,
__shield_insertion__
__FPGA_prototype__
__RISC_architecture__
__execution_units__,
__reconfigurable_computing_systems__.
__placement_flow__
__variation_effects__
__gate_delays__.
__analog_and_mixed_signal__
__synthesis_tool__,
__noise_margins__.
__active_shielding__
__simultaneous_switching_noise__
__power_optimizations__
__PVT_variations__
__inter-module_communication__
__ADL-based__
__symbolic_layout__
__channel_lengths__
__design_rule_checking__
__pseudo-random_number_generator__
__power_performance__
__Timing_constraints__
__switch-level_simulation__
__static_CMOS_circuits__
__functional_cells__
__mode_transitions__
__CORDIC_processor__
__cryptographic_hash_function__
__keystream_generator__
__bit_parallel__
__processing_architectures__
__clock_domains__.
__dot-product__
__measurement_unit__
__purposely_designed__
__IBM_BlueGene/L__
__level_3_BLAS__
__data_bus__,
__pipeline_processing__
__Functional_verification__
__reliable_operation__.
__modern_FPGAs__.
__function_units__.
__pipelined_designs__
__Lucent_Technologies__
__modern_graphics_processing_units__
__CPU_cores__.
__ray_traversal__
__CMOS_integrated_circuits__.
__multiplier_architectures__
__Xilinx_Virtex-E__
__processor_clusters__
__multicore_processor__.
__digit_serial__
__FPGA_core__
__hardware_acceleration__,
__latch-up__
__production_level__
__thread-level_speculation__.
__Tate_pairing__
__multiple_processor_cores__
__graphics_workstations__.
__atomic_structure__
__micro-operations__
__distributed_memory_computers__
__memory_mapped__
__page_tables__
__simulation_technique__,
__LIN__
__technology_generations__
__Alpha_21264__
__shared-memory_machines__
__integrity_verification__.
__gate_delay_model__
__RTD-based__
__module_selection__,
__Java_workloads__
__sorting_method__
__near-neighbor__
__pipelined_applications__
__minimum_sized__
__injection_locking__
__variability-aware__
__throughput-optimized__
__supply_voltages__,
ISCAS'__89_benchmark_circuits__
__diagnostic_methods__
__CMOS_process__,
__logical_effort__
__nanoscale_technologies__.
__minimum_leakage_vector__
__instruction_level_parallelism__,
__FPGA_fabric__
__bit-lines__
__post-CMP__
__low_volume__
__maze_routing__.
__150_MHz__
__optimal_partitioning__
__cache_hierarchy__.
__SDRAM_memory__
__digital_circuit_design__.
__buffered_routing__
__SGI_Origin2000__
__a_10__-bit
__operating_voltages__
__scaled_down__,
__retiming_algorithm__
__memory_controller__.
__split-phase__
__Single_Event_Upset__
__register_bank__
__logic_simulator__.
__QCA_circuits__.
__subthreshold_current__
__0.35um_CMOS__
__thread-aware__
__Streaming_SIMD_Extensions__
__Post-placement__
__disk_cache__
__bit-widths__
__synthesis_flow__.
__RC_circuit__
__Xilinx_Virtex-5__
__circuit_area__,
__IC_technology__
__dynamic_voltage/frequency_scaling__
__mm_×__
__delay_model__,
__memory_optimizations__
__smart-card__
__Ternary_Content_Addressable_Memory__
__layout_patterns__
__speed-independent_circuits__.
__adder_tree__
__cache_architectures__.
__coupling_capacitance__.
__memory_accessing__
__defect_screening__
__thermal_stability__
__cache_leakage__
__critical_nets__
__instruction_selection__,
__diagnosis_methodology__
__extraction_tools__
__great_improvement__
__address_buses__.
__future_technology_nodes__.
__MMU-less__
__chip-package__
__fault-free_and_faulty__
__simulation_speed__.
__configuration_memory__.
__leaf_cell__
__Provably_good__
__Experimental_results_on_ISCAS__'89
__dynamic_power_estimation__
__power_budgeting__
__soft_IP__
__detailed_placement__.
__wire_spacing__
__thermal_vias__
__thermal_behavior__
__thermal_distribution__
__circuit_elements__,
__Reducing_power_consumption__
__CMOS_gates__.
__temperature_rise__
__junction_temperature__
__leakage_power_consumption__.
__Post-layout__
__Gate_sizing__
__transmission-line__
__HW/SW_interface__
__pre-verified__
__Dynamic_Thermal_Management__
__side-channel_attacks__,
__multi-CPU__
__fetch_and_decode__
__control_path__
__multithreaded_architecture__.
__programmable_logic_arrays__.
__multi-core_architecture__.
__small_area__.
__interconnection_architectures__
__address_generator__
__matrix_multiply__
__hardware/software_co-synthesis__
__sleep_states__
__multi-port_memory__
__90nm_technology__.
__consume_significant__
__graphics_processors__,
__static_RAM__
__MIMD_machines__.
__2.5_Gb/s__
__counter_based__
__single_electron__
__processor_simulator__
__dataflow_architecture__
__stringent_timing_constraints__
__million_transistors__
__tunneling_current__
__switched_current__
__instruction_set_architecture__,
__clock_skews__.
__lower_energy_consumption__
__processor_chips__
__multi-processor_architectures__.
__OC-768__
__sustained_throughput__
__hardware_accelerators__,
__digitally_programmable__
__Gflop/s__
__fault_detectability__
__high_frequency__,
__2.4-GHz__
__SPEC_CPU_2000__
__analog_circuitry__
__MIPS_processor__
__power_consumption_and_area__
__operating_frequency__,
__cache_reconfiguration__
__single_ended__
__dual_supply_voltages__
__memory_unit__
__analog_and_mixed-signal_circuits__.
__room_temperature__.
__applied_voltage__
__gate-oxide__
__low-power_operation__
__CMOS_current-mode__
__22_nm__
__pre-assignment__
__datapath_circuits__
__multiplier_design__
__bulk_micromachining__
__carry-save_addition__
__pipeline_design__
__embedded_multimedia__
__baseband_receiver__
__error_masking__
__multiplication_algorithms__
__code_motion__,
__bandgap_voltage_reference__
__radix-16__
__SPARC_V8__
__device_behavior__
__database_scanning__
__routing_fabric__
__Ge/Si__
__register-transfer-level__
__thermal_resistance__
__delay_elements__.
__Fortran_compiler__
__bit-true__
__Xilinx_Virtex__
__architecture_template__
__microarchitectural_features__
__voltage_scalable__
__speech-recognition__
__0.13_μm__
__Communication-aware__
__functional_decomposition__,
__RSA_cryptosystem__.
__life_cycle_cost__
__reduced_power_consumption__.
__UWB_applications__.
__turbo_decoder__.
__current_conveyors__
__optical_computing__
__power_transfer__
__array_architecture__.
__high-complexity__
__MIPS__.
__performance_considerations__.
__direct_solver__
__Gbit/s__.
__SMP_nodes__.
__computational_platforms__.
__quantum-dot__
__simulation_code__.
__digital_processing__
__subthreshold_circuits__.
__switching_circuit__
__elliptic_curve_cryptosystem__
__continue_to_shrink__
__digital_simulation__.
__analog_IC__
__FPGA-based_systems__.
__wide_tuning_range__
__logarithmic_number_system__
__DMA_controller__
__microprocessor-based_systems__.
__circuit_boards__
__manufacturing_technology__.
__DC_power__
__capacitor_mismatch__
__pipelined_ADC__.
__switching_logic__
__2.5_Gbps__
__circuit_switching__.
__XOR_gate__
__linear_feedback_shift_registers__.
__pin-count__
__Performance_figures__
__signal_processor__.
__XOR_gates__
__logic_faults__
__cross-coupling__
__test-per-scan__
__controllability_and_observability__.
__CMOS_logic_gates__
__delay_faults__,
__charging_and_discharging__
__parallel-plate__
__systolic_algorithms__
__encoding_techniques__.
__reconfigurable_fabric__
__DSP_processors__,
__double_precision_floating_point__
__industrial_designs__,
__multicore_architecture__.
__Fault_coverage__
__logic_design__,
__side_channel_attack__
__FFT_implementation__
__configuration_bitstreams__
__bit_serial__
__complexity_reduction__.
__virtual_memory_support__
__wire_speed__
__graphical_processing_units__
__Architecture_design__
__SPEC95_integer__
__latency-tolerant__
__FinFET-based__
__molecular-scale__
__parallel_code__,
__reconfigurable_logic__,
__Intel&reg__;
__hardware_efficient__
__Parallel_performance__
__Flash_memory__.
__atomic_operations__.
__clock_gating__,
__side-channel_analysis__
__forward_body_bias__
__reverse_body_bias__
__measurement_circuit__
__common_centroid__
__test_strategy__,
__LP_based__
__Architecture-level__
__thermal_analysis__.
__circuit_structures__.
__design_styles__,
__CPU_based__
__digital_CMOS_technology__.
__USB_2.0__
__synthesis_method__,
__modern_designs__.
__complementary_metal_oxide_semiconductor__
__test_chip__.
__dummy_fills__
__runtime_speedup__
__timing_yield__.
__hybrid_MPI/OpenMP__
__ASIC_implementation__
__wirelength_reduction__
__temperature_estimation__
__power_estimation__,
__random_access_scan__
__dynamic_scheduler__
__microarchitectural_technique__
__decap_allocation__
__intra-layer__
__deep_submicron_technologies__
__leakage_current_reduction__
__FFT_processors__.
__40_MHz__
__memory_controllers__.
__embedded_processor_core__
(__Very_Long_Instruction_Word__)
__Loop_scheduling__
__wire_pipelining__
__logic_transformations__
__instruction_window__.
__90nm_CMOS_technology__
__DSP_architectures__.
__minimum_feature_size__
__solar_energy_harvesting__
__LC_VCO__
__mode-locked__
__timing_windows__
__hardware_primitives__
__maze_router__
__linear_regulator__
__Application_Specific_Instruction_Set_Processors__
__bus_matrix__
__Static_Noise_Margin__
__testing_purposes__.
__output_voltages__
__micro-architecture__,
__reconfigurable_accelerator__
__HSPICE_simulations__.
__65nm_and_45nm__
__Voltage_Controlled_Oscillator__
__hardware-efficient__
__model_order_reduction__.
__multiplier_architecture__
__transistor_sizing__.
__software_routers__.
__read-only_memory__
__large_industrial_designs__.
__160-bit__
__device_sizing__
__&Delta__;__&Sigma__;
__chip-wide__
__conversion_efficiency__
__tiling_patterns__
__clock_network__.
__SoC_applications__.
__total_die_area__
__functional_mode__
__primary_outputs__.
__floorplanning_problem__
__cell_library__,
__stack_simulation__
__total_harmonic_distortion__
__multi-bank_memory__
__register-level__
__DSP_chip__
__distributed_memory_parallel__
__HDL_code__
__Power_distribution__
__ultra-high_speed__
__Testability_analysis__
__data-flow_graph__
__FPGA_chips__.
__within-die_variations__
__array-intensive_embedded__
__power-management__
__leakage_energy__.
__event_counters__
__variable_load__
__path_delays__.
__delay_test__.
__Hardware_assisted__
__transistor_placement__
__VLSI/ULSI__
__power/ground_noise__
__test_response_compaction__.
__RS_encoder__
__low_hardware_cost__.
__LC_oscillator__
__capacitor_array__
__power-supply__
__power/ground_network__
__deep_submicron_technologies__.
__shorter_wirelength__
__die_size__,
__300mm_wafer__
__transfer_characteristics__
__deeper_pipelines__
__0.18&mu__;m
__scaling_trends__
__switching_techniques__
__skew_reduction__
__Equivalence_checking__
__coherence_protocols__.
__body_biasing__.
__logic_duplication__
__peak_noise__
__fetch_architecture__
__dense_linear_algebra_algorithms__
__early_design_stage__
__gate_length__,
__layout_density__
__memory_encryption__
__locality_optimizations__
__Instruction_Set_Architectures__
__DFA-based__
__Gb/s__.
__power_cycling__
__CMOS_transistor__
__data_level_parallelism__
__digital_designs__,
__medium-grain__
__test-per-clock__
__loop_parallelism__
__average_energy_savings__
__connection_reconfiguration__
__Rent's_Rule__
__clock_delay__
__biomedical_application__.
__hardware_Trojans__
__set_associative__
__color_interpolation__
__multicore_and_manycore__
__descriptor-based__
__Highly_reliable__
__folding_algorithm__
__130_nm__
__on_chip__,
__Instruction_Set_Architecture__
__critical_path_delays__
__high_fault_coverage__,
__Baugh-Wooley__
__multiple_CPUs__
__placement_optimization__
__decimation_filter__
__digital_signal_processing_systems__
__operating_frequencies__,
__sinusoidal_oscillator__
__precision_arithmetic__.
__content-addressable__
__data_allocation__,
__medium-grained__
__general_purpose_computers__.
__Highly_parallel__
__architectural_improvements__
__SIMD_array__
__configurable_processor__
__microcode_compaction__
__SR-IOV__
__control_dominated__
__CAD_tool__.
__circuit_implementations__
__silicon_die__
__deep_submicron_VLSI__
__low_supply_voltage__.
__optimally_designed__
__physical-level__
__systolic_architectures__
__output_signal__.
__Power_savings__
__bias_current__
__symmetric_multiprocessing__
__current-sensing__
__energy_losses__
__architectural_optimizations__
__analog_and_mixed-signal_circuits__
__boundary-scan__
__DPA_attack__
__VLSI_layouts__
__free-running__
__serial_links__
__CMOS_inverters__
__variation_aware__
__charge_injection__
__hardware_oriented__
__multi-processor_SoC__
__test_escape__
__Ultra_low_power__
__reduced_precision__
__table_lookups__,
__highly_testable__
__32-nm__
__Physically_Unclonable_Functions__
__flip-flop_based__
__pipelined_processing__
__LC_tank__
__floating-point_addition__
__elliptic_curve_cryptosystems__.
__data-intensive_computing__.
__non-volatile_memories__.
__low-noise_amplifier__
__multicore_machines__.
__reliability-driven__
__power_grid_verification__
__scan_flip-flop__
__double-size__
__IBM_S/390®__
__defect_rates__
__scan_testing__
__directed_tests__
__memory_organisation__
__control_module__.
__voltage_regulation__
__switched-capacitor_circuits__.
__aging_effects__.
__aging_effect__
__Xilinx_Virtex-II__
__RFID_tag__.
__power_profiles__
__prototyping_board__.
__VHDL_description__
__over_GF__(2m).
__fault_recovery__,
__functional_unit__,
__reduced_memory__
__reliability_testing__.
__parity_checking__
__electromagnetic_compatibility__
__NAS_benchmarks__
__semiconductor_memories__
__Static_Random_Access_Memory__
__device_geometries__
__commercial_ATPG__
__sequential_circuit__.
__mass_production__,
__9T_SRAM__
__Phase_Change_Memory__
__dynamic_and_partial_reconfiguration__
__clock_pulse__
__functional_tests__.
__cellular_arrays__.
__SPEC_2000__
__realistic_faults__
__RTL_level__
__jitter_reduction__
__single-walled_carbon_nanotubes__
__state-variable__
__concurrent_test__
__SPICE_model__
__RF_transceivers__
__host_processor__
__control-intensive__
__quantum_circuits__,
__PVT_variations__.
__side-channel_leakage__
__Energy_reduction__
__fault_simulator__.
__noise_sources__,
__alternate_test__
__BIST_schemes__
ISCAS'__85_benchmark_circuits__
__test_data_volume__.
__series_resistance__
__testable_design__
__power_supply_current__
__compaction_techniques__
__fault_sets__
__submicron_CMOS__
__ASIC_design_flow__
__diagnostic_fault_simulation__
__manufacturing_testing__
__multiple_scan_chains__
__core_utilization__
__memory_testing__
__DRAM_cell__
__test_generation_tool__
__rise/fall__
__transition_fault_coverage__
__thermal_optimization__
__voltage_source__
__Failure_analysis__
__platform_FPGAs__.
__open_defects__.
__switched_network__
__fast_local__
__area_minimization__.
__soft-errors__
__periodic_real-time_tasks__
__SHA-512__.
__multi-drop__
__flip-flop_selection__
__thermal_control__
__behavioral_VHDL__
__FFT_computation__
__word-line__
__last_level_cache__
__SPMD_applications__
__dedicated_processors__
__tera-scale__
__MOS-NDR__
__matrix_transpose__
__permutation_network__
__standard_CMOS_technology__.
__Scan_chain__
__line_card__
__post-manufacturing__
__Clock_gating__
__UHF_RFID_tag__
__multi-socket__
__Meiko_CS-2__
__driving_capability__
__Mentor_Graphics__
__single_event__
__switching_fabrics__.
__bit-map__
__digital_calibration__
__CMOS_processes__
__RC_delay__
__clock_signals__.
__multigrid-based__
__control_units__,
__logic_networks__.
__computing_cluster__
__self-test__.
__Very_Large_Scale_Integration__
__IBM_RS/6000__
__flash_file_system__
__500_MHz__.
__technology_mapper__
__logic_optimization__.
__load_monitoring__
__domino_logic_circuits__
__chip_architecture__
__Full-chip__
__elliptic_curve_scalar_multiplication__
(__Intellectual_Property__)
__fault_injector__
__component_placement__
__embedded_application__.
__Layout-aware__
__IBM_RS/6000_SP__
__reverse_biased__
__area_requirement__
__pipelined_multiplier__
__100_nm__
__delay_sensitivity__
__discharge_current__
__Design-for-testability__
__Circuit-level__
__synthesizable_VHDL__
__switching_activities__.
__interconnection_fabric__
__Test_scheduling__
__pixel_array__
__WSN_nodes__.
__compact_thermal_model__
__semiconductor_process__
__slack_budgeting__
__clock_generators__
__LU_decomposition__.
__Toffoli_gates__.
__analog_systems__.
__interconnect_prediction__
__ultra-large-scale__
__high_threshold_voltage__
__WCET-aware__
__multimedia_processors__.
__substrate_noise_coupling__
__65nm_technology__.
__state_assignment__.
__memory_structures__.
__voltage_drop__.
__leakage_power_reduction__.
__primary_inputs__.
__testing_strategy__,
__software-based_self-test__
__Software-based_self-test__
__storage_elements__.
__BIST_techniques__
__test_data_compression__.
__linear_analog_circuits__
__signal_delays__
__silicon_compiler__.
__optical_bus__
__ring_oscillator__.
__highly_dense__
__million_gates__
__standard_cell_library__,
__TSMC_CMOS__
__supply_and_threshold_voltages__
__error_detectors__
__double-sampling__
__timing_analyses__
__synthesis_for_testability__
__Verilog_HDL__.
__statistical_timing_analysis__,
__microprocessor_core__,
__serial_bus__
__logic_circuitry__
__addressing_modes__,
__Application-independent__
__circuit_descriptions__
__sign_extension__
__Opto-VLSI__
__global_wiring__
__fault-detecting__
__8-bit__,
__IBM_3090__
__stack_algorithm__
__clock_distribution__,
__root_of_trust__
__latches_and_flip-flops__
__Reducing_power__
__achieving_maximum__
__capacitive_coupling__.
__bit_slice__
__active_region__
__temperature_variation__.
__Area_efficient__
__FPGA_configurations__
__bit_manipulation__
__data_locality_optimization__
__partial_product_reduction__
__Sun_Fire__
__VLSI_device__
__Logic_design__
__adaptive_dynamic__
__series-connected__
__operating_frequencies__.
__binary_floating-point__
__solid_voxelization__
__division_algorithms__
__interconnection_technology__
__diagnostic_capability__
__polygon_rendering__
__arbitration_schemes__
__event_simulation__
__superscalar_microprocessor__.
__wiring_area__
__programmable_logic_devices__.
__divide_and_square_root__
__gas_sensing__
__metal-gate__
__architectural_innovations__
__CMOS_implementations__
__multilevel_interconnect__
__phase-change_memory__
__Global_routing__
__digital_CMOS_circuits__.
__sensor_network_platform__.
__DFT_approach__
__PDE_solvers__
__processing_strategies__.
__equivalence-checking__
__device_characterization__
__greatly_accelerates__
__global_placement__,
__GeForce_8800_GTX__
__RAM_memory__
__ion_trap__
__multiple_memory_banks__
__parallel_adder__
__VLSI_architecture__.
__wave-pipelining__
__highly_parallelized__
__microneedle_array__
__shallow_trench_isolation__
__noise_generator__
__2.8_GHz__
__stress_effects__
__IP_cores__,
__current_mirror__.
__digital_electronics__
__0.18_micron__
__memory_element__.
__developmental_model__
__embedded_cores__,
__power_optimization_techniques__
__segment_lengths__
__output_analysis__
__heterogeneous_multiprocessor_systems__.
__scan_testing__.
__VLSI_chip__.
__physical_design_methodology__
__test_methodology__.
__performance_limitation__
__Application_specific__
__RTL_descriptions__
__ESL_design__
__Test_patterns__
__module_design__
__dynamic_reconfigurable__
__multi-sector__
__exclusive_caching__
__device_reliability__
__automatic_fare_collection__
__hardware_circuits__.
__Xilinx_Virtex_FPGA__
__unity-gain__
__current_waveforms__
__encoding_strategies__
__stream_programs__.
__hardware_performance_counter__
__heterogeneous_multiprocessors__.
__standby_leakage_power__
__digital_microfluidic_biochips__
__software_defined_radio__.
__global_wire__
__Intel_and_AMD__
__graphics_processor__.
__pixel_images__
__synthesizable_Verilog__
__DNA_analysis__,
__bus_systems__.
__experimentally_demonstrated__.
__bus_voltage__
__significant_runtime_savings__
__atomistic_simulation__
__architectural_parameters__.
__candidate_architectures__.
__commodity_graphics_hardware__
__wireless_sensor_network_nodes__
__micro-electro-mechanical_systems__
__deeply_pipelined__,
__post-silicon_validation__.
__AES-256__
__IBM_SP2__,
__PC_cluster__,
__Cu/low-k__
__register_optimization__
__glitching_activity__
__pipeline_structures__
__a_4__-node
__charge_recovery__
__DRAM_chips__.
__RF_transmitter__
__global_bus__
__battery_discharge__
__Quad-Core__
__test_response_compaction__
__Thread-level_speculation__
__power_rails__
__program_structuring__
__gate_tunneling__
__through-silicon_vias__
__inductively_coupled__
__VLSI_chips__,
__0.18@mm_CMOS__
__super-threshold__
__architecture_based__
__IBM_System/390__
__locking_range__
__buffer_planning__.
__channel_buffers__
__SPICE_based__
__90nm_CMOS_process__.
__performance-aware__
__fabrication_process__,
__BlueGene/P__
__Test_data_compression__
__NoC_topology__
__programmable_hardware__.
__coarse-grained_reconfigurable_architectures__
__interconnect_design__.
__dynamic_random_access_memory__
__sub-wavelength_lithography__
__thin-film_transistors__
__chip_multi-processor__
__handshake_circuits__
__fault_simulators__
__systematic_defects__
__nonuniform_memory_access__
__0.13@mm__
__Design_tradeoffs__
__logical_gates__
__delay_noise__
__analogue_circuits__
__design_procedure__,
__input_waveforms__
__crosstalk_induced__
__state_elements__
__trace_based__
__average_switching_activity__
__virtual_shared_memory__
__memory_array__.
__insertion_loss__
__edge_placement_error__
__parallel_scientific_applications__
__CAM_cell__
__verification_platform__
__voltage_controlled_oscillator__
__power_switch__
__signal_probability__
__quantum-dot_cellular_automata__.
__source_and_drain__
__SPEC2000_benchmarks__.
__wormhole_routed__
__DSP_processor__.
__a_4__-bit
__encoders_and_decoders__
__register_stack__
__Schmitt_Trigger__
__clock_domains__,
__test_generation_procedure__
__TDM_switch__
__mote-class__
__configurable_hardware__.
__algorithmic_optimizations__
__cache_coherence_protocol__,
__JIT_compilers__
__FPGA_technology__,
__layout-level__
__digital_VLSI__
__large_industrial_circuits__.
__shared_memory_architectures__.
__test_technique__.
__supply_gating__
__built-in_current_sensor__
__electrical_measurements__
__voltage_range__
__total_leakage__
__CMOS_processes__.
__multiple-voltage__
__functional_logic__
__interconnection_wires__
__Process_variation_aware__
__Analog_circuit__
__automated_test_equipment__
__bipolar_transistors__.
__signature_analyzer__
__bus_based__
__test_pattern_generation__,
__delta-sigma_modulator__
__power-sensitive__
__larger_circuits__
__post-route__
__parallel_computer_architectures__.
__programmable_processors__.
__distributed_shared__
__pseudo-random_sequences__
__An_area_efficient__
__test_scheduling__,
__scan-chain__
__testability_enhancement__
__high_power_density__
__circuit_area__.
__power_networks__.
__combinational_cells__
__physical_synthesis__,
__logic_testing__
__Predicated_execution__
__serial_links__.
__pass-transistor_logic__
__SOI_technology__
__voltage_regulator__.
__detection_technique__.
__folded_cascode__
__high-density__,
__output_waveform__
__thread_level_parallelism__
__Designing_robust__
__analog_multiplier__
__address_decoders__
__Built-in-Self-Test__
__flash_memories__,
__cache_tuning__
__field_arithmetic__
__repeater_insertion__,
__LUT_cascade__
__full_swing__
__L3_cache__
__test_strategy__.
__Static_timing_analysis__
__routing_architecture__.
__Virtex-II__
__passive_components__.
__Nyquist-rate__
__encryption/decryption__.
__RMS_jitter__
__cryptographic_hardware__.
__fully_synchronous__
__power_supply_voltage__,
__variation-induced__
__driver_sizing__
__leakage_energy_reduction__
__faulty_behaviors__
__pattern_density__
__fully-integrated__
__chemical-mechanical_polishing__
__LCD_driver__
__electrical_properties__
__model_order_reduction_techniques__
__loop_fusion__.
__S-820__
__substrate_resistance__
__AES-GCM__
__Fine_grain__
__differential_logic__
__peak_temperatures__
__low-power_high-speed__
__transaction_level__.
__datapath_synthesis__.
__interconnect_optimization__
__IEEE_Std_1149.1__
__rotary_clocking__
__SoC_designs__,
__device_simulations__
__true_random_number_generator__
__processor_units__
__Logic_simulation__
__power_generator__
__multiprocessor_machine__
__image_and_signal_processing__
__layout_tools__
__code_checker__
__architectural_simulation__
__module_generator__
__memory_management_unit__
__error_indication__
__state-preserving__
__array-dominated__
__timing_critical__
__voltage-scaling__
__Interconnect_delay__
__SoC-based__
__memory_interface__.
__digital_microfluidic__
__HDL_description__
__soft_processors__.
__90nm_process__
__test_access_architecture__
__70nm_technology__
__thermal_runaway__
__duplication-based__
__Instruction_Set_Extensions__
__cell_layouts__
__minimum_width__
__SRAM_memories__.
__programmable_routing__
__partial-scan__
__Design_for_testability__
__cryptographic_device__
__VLIW_processor__.
__scan_designs__,
__layout_strategy__
__synthetic_benchmarks__,
__intra-gate__
__scratchpad_memory__.
__Sea-of-Gates__
__CMOS-MEMS__
__embedded_microprocessors__
__voltage_selection__
__timing_accuracy__.
__VLIW_DSP__.
__mode-switching__
__concurrent_fault_detection__
__commercial_FPGAs__.
__temperature_dependence__
__Inductive_Fault_Analysis__
__technology_generations__.
__test_architecture__.
__enabling_fast__
__CPU_architecture__
__Functional_testing__
__ultrahigh-speed__
__custom_processors__
__current_controlled__
__digital_CMOS__
__data_flow_graphs__.
__domino_gates__
__Domino_logic__
__DCT_architecture__
__parametric_variation__
__BIST_methodology__
__cluster_interconnects__.
__standard_cell_placement__.
__layout-aware__
__Statistical_simulation__
__Massey-Omura__
__disk_subsystem__
__SoC_design__,
__microfluidic_biochips__.
__parallelism_exploitation__
__cell_count__
__high-yield__
__VLSI_testing__
__application_benchmarks__.
__memory_tests__.
__layout_retargeting__
__Low_power_design__
__sub-90nm__
__circuit_modules__.
__bus_line__
__Si-based__
__detailed_routing__,
__wire_widths__
__wireless_protocols__.
__fabrication_technology__,
__wire_congestion__
__partial_reluctance__
__fabrication_technologies__
__VLIW-based__
__DSP_core__.
__test_costs__,
__transparent_BIST__
__dynamic_power_consumption__.
__lower_power_consumption__,
__parallel_pattern__
__instruction_decoder__
__polycrystalline_silicon__
__vector_processing__.
__whole_program__
__HW/SW_cosimulation__
__CMOS_devices__.
__CMOS_transistors__
__transmitters_and_receivers__.
__current-mode_CMOS__
__single-crystal__
__energy_demands__
__hazard_free__
__molecular_QCA__
__binary_adders__
__output_voltage_swing__
__dual-path__
__gate_capacitance__
__memory_controllers__,
__large_arrays__.
__GTX_280__
__DC_current__
__BIST-based__
__digital_logic_simulation__.
__high-level_synthesis_benchmarks__
__hardening_techniques__
__Pentium®_4__
__laser_diodes__.
__interconnect_topology__
__global_communication__.
__jumper_insertion__
__1.6_GHz__
__die_area__,
__WSN_node__
__direct_digital__
__multiple_clock_domains__
__Quasi_Delay_Insensitive__
__MPSoC_platform__
__gate_level__.
__OpenRISC_1200__
__RTL_verification__
__self-repairable__
__self-recovering__
__parameter_fluctuations__
__voltage_transients__
__reversible_circuit__
__power-performance_efficiency__
__voltage-controlled__
__magnetron_sputtering__.
__latency_hiding__.
__cell_structures__
__graphics_accelerators__.
__central_processor__
__MEMS_gyroscope__
__TMR_systems__
__memory_repair__
__virtually_eliminate__
__IBM_Power__
__efficiency_enhancement__
__aware_placement__
__gate_oxide_breakdown__
__nanowire_crossbar__
__multimedia_workloads__
__TMR-based__
__space_mapping__
__interconnect_resources__
__MPSoC_architecture__
__VLSI_circuit_design__.
__modular_structures__
__folding_technique__
__test_structures__.
__voltage_levels__,
__mutual_inductance__
__logic_elements__.
__array_designs__
__commodity_processors__.
__metal-oxide-semiconductor__
(__geometric_mean__)
__hardware_assisted__
__current_monitoring__
__circuit_analysis__,
__fault_emulation__
__Cray_XT__
__finite_field_multiplier__
__memory_subsystem__,
__lookup_table__.
__MPEG_decoding__
__transient_and_permanent_faults__
__a_12__-bit
__scientific_computing_applications__
(__CC-NUMA__)
__coarse-grained_reconfigurable_architectures__.
__recursive_digital_filters__.
__microprocessor_systems__.
__cache_prefetching__
__maximum_data_rate__
__Application_Specific_Integrated_Circuits__
__processor_element__
__multi-core_computers__.
__memory_banks__.
__power_line__.
__parallel_sorting_algorithm__
__communication_backbone__
__peripheral_circuits__
__packet_classification_algorithms__
__disk_drive__.
__Tflop/s__
__routing_architectures__
__delay_effects__
__high-performance_architectures__.
__reliability_characteristics__
__Thermo-mechanical__
__temperature_fluctuations__
__embedded_multiprocessor_systems__.
__High_reliability__
__electrical_networks__
__gate_level__,
__layout_information__,
__Red_Storm__
__memory-intensive_applications__
__scheduling_of_sporadic_task_systems__
__signal_processors__
__test_pattern_generators__.
__Data_partitioning__
__transmission_gates__
__parallel_pipeline__
__adiabatic_logic__
__3.3-V__
__Total_Harmonic_Distortion__
__High_voltage__
__stress_testing__.
__tuning_range__.
__current_reference__
__adiabatic_circuits__
__chip_set__
__partial_run-time_reconfiguration__
__active-matrix__
__RF_applications__.
__instruction_and_data_caches__
__quantum_information_processing__.
__operational_transconductance_amplifier__
__power_supply_voltages__
__desktop_PC__.
__MOS_current_mode_logic__
__MIPS_R3000__
__Low-noise__
__PowerPC_processor__
__Cycle_time__
__PowerPC_603__
__parallel_workloads__
__InP-based__
__monolithically_integrated__
__fully_integrated_CMOS__
/__spl_mu/m_CMOS__
__output_ripple__
__parallel_matrix_multiplication__
__residue-to-binary_converter__
__gate_delays__,
__Muthukrishnan-Stroud__
__Hadamard_transforms__
__Accurate_models__
__Multistage_interconnection_networks__
__read_stability__
__cell_stability__
__minimum_operating_voltage__
__sub-micrometer__
__low-frequency_noise__
__current_ratio__
__thermal_conduction__
__gate_insulator__
__high-level_power_estimation__
__silicon_substrates__
__reduced_power__
__multichip_modules__.
__address_bits__
__power_delivery_network__
__microelectronic_devices__
__fast-settling__
__twiddle_factors__
__transmission_line__.
__1.8_GHz__
__copper_interconnects__.
H.__264/AVC_decoder__.
__switching_power_converters__.
__interconnect_technologies__
__decoupling_capacitors__.
__power_conversion__
__MOS_capacitors__
__linear_transconductor__
__superscalar_architectures__
__low_voltage_CMOS__
__fast_transient_response__
__level_conversion__
__wire_bond__
__wireless_receivers__.
__5-GHz__
__field_programmable_analog_array__
__virtual_router__
__microarchitecture_design__
__temperature_sensors__.
__mixed_radix__
__optimized_designs__
__ion-trap__
__wireless_sensor_node__.
__two-rail_checker__
__degradation_models__
__9_×_9__
__video_sensor__
__optimized_parallel__
__magnetic_materials__
__earthquake_simulation__
__read_barrier__
__assembly_processes__.
__gallium_arsenide__
__vector_multiprocessors__.
__point_insertion__
__Memristor-based__
__Single-stage__
__gas_sensor__.
__self-testing__.
__block_data_layout__
__multistage_network__
__Preliminary_performance_results__
__fault_attack__
__front_end__.
__wafer_scale__
__test_vehicle__
__IBM_PCs__
__256_x_256__
__AC-coupled__
__residue_arithmetic__.
__identical_cells__
__simultaneous_multithreading__,
__Performance_estimates__
__copper_wire__
__communication_stack__
__message_passing_communication__
__environmental_variations__.
__power-awareness__
__phase_change_memory__.
__highly-constrained__
__high-speed_bus__
__LSI_technology__
__CCD_memory__
__integrated_circuit_technology__.
__microprogrammed_control__
__reconfiguration_techniques__
__very_large-scale_integration__
__high_processing_speed__
__bus_encoding_scheme__
__nano-crystalline__
__performance_estimation__,
__processing_modules__.
__Linux_platform__
__benchmark_program__
__energy-harvesting__
__Power_PC__
__parallel_computation_model__
__flip_flops__
__error_models__.
__asynchronous_sequential_circuits__
__multiple_instruction_multiple_data__
__conservative_parallel_discrete_event_simulation__
__Dependency_analysis__
__current_microprocessors__
__error_detecting_codes__
__parallel_array__
__MPI/OpenMP__
__fine-grained_and_coarse-grained__
__partial_bitstreams__
__embedded_architectures__.
__reconfigurable_interconnect__
__complex-number__
__logarithmic_arithmetic__
__array_multipliers__.
__division_and_square_root__.
__IEEE_rounding__
__worst_case_delay__
__floating-point_computations__
__common_subexpression__
__circuit_techniques__.
__floating_point_operations__.
__leading_zero__
__microprocessor_chip__
__CMOS_sensor__
__energy-recovery__
__Silicon-On-Insulator__
__FIR_filter__,
__PMOS_and_NMOS__
__segmented_bus__
__adiabatic_switching__
__fundamental_mode__
__circuit_designs__,
__parallel-prefix__
__custom_circuits__
__floating_gates__
__edge_placement__
__parallel_image_processing__
__partitioning_methodology__
__inherent_parallelism__.
__pulsed_laser__
__external_bus__
__32-bit_RISC__
__power_breakdown__
__cryptographic_processor__
__1.5_GHz__
__RISC_processor__,
__scalable_hardware__
__range_reduction__
__parallel_processor__.
__data-reuse__
__radix-4_CORDIC__
__billion_transistor__
__rotation_scheduling__
(__Dynamic_Voltage_Scaling__)
__area-time_efficient__
__systematic_design_procedure__
__Spartan-3__
__multipliers_and_adders__
__short-length__
__application-specific_architectures__
__RF_power_amplifier__
__statistical_leakage__
__current_comparator__
__capacitive_and_inductive_coupling__
__minimizing_power_consumption__
__device-level_placement__
__low-power__.
__interconnect-centric__
__Substrate_noise__
__SiGe_BiCMOS__.
__parasitic-aware__
__CMOS_integrated__
__noise-aware__
__intellectual-property__
__wirelength-driven__
__switch_blocks__
__circuit_simulator__,
__Logic_optimization__
__an_area_efficient__
__high_test_quality__
__test_cost_reduction__
__programmable_cores__
__pre-routed__
__test_power_reduction__
__delay_fault_models__
__false_loop__
__IC_industry__
__memory_space_requirements__
__logic_family__
__pulse-mode__
__guard_ring__
__loop_gain__
__high-Vt__
__achieves_100%_fault_coverage__
__logic_function__.
__DLX_processor__
__channel_length__,
__IP_core__.
__charge-pump__
__RF-CMOS__
__Reduced_Ordered_Binary_Decision_Diagrams__
__hardware/software_partitioning__,
__chip_layout__
__voltage_waveform__
__total_power_consumption__.
__logic_analyzer__
__MTCMOS_circuits__.
__timing_criticality__
__computation_unit__
__RF_circuit__
__thermal_gradient__
__optical_lithography__.
__software_radios__.
__test_application__,
__gate_duplication__
__delay-locked_loop__
__L1/L2__
__SAT-solver__
__clock_tree_synthesis__
__timing_driven_placement__
__lossy_transmission_lines__
__300_MHz__
__charge_sharing__
__sense_amplifiers__,
__ATPG_tool__.
__ESD_protection_circuit__
__frequency_tuning__.
__AES_cipher__
__clustered_VLIW__
__threshold_voltages__.
__binary_adder__
__routing_architectures__.
__low_noise_amplifiers__
__static_timing__
__Decoupling_capacitance__
__slew-rate__
__CNOT-based__
__NBTI_induced__
__DSP_architecture__.
__sizing_and_spacing__
__current_sources__.
__90nm_CMOS_technology__.
__clock_frequencies__,
__nanometer_IC__
__read_and_write_ports__
__90nm_and_65nm__
__1024-bit_RSA__
__Test_vector__
__sensor_allocation__
__instruction_prefetch__
__software_implemented__
__Branch_prediction__
__shared_memory_multiprocessor__.
__instruction_pipeline__
__parallel_machine__,
__load-store__
__Intel_Paragon__,
__application_benchmarks__,
__reducing_power_consumption__.
__SIMD_architecture__.
__scaled_CMOS__
__aggressively_scaled__
__recently-proposed__
__a_4__-core
__testing_strategy__.
__asynchronous_design__.
__stuck-at_fault_coverage__.
__Simultaneous_Multithreaded__
__Spice_simulations__
__sensor_network_nodes__.
__double-rail__
__single_stuck-at_faults__.
__transistor_widths__
__circuit_realizations__
__ultra-low_energy__
__asynchronous_designs__.
__gate_delay__,
__rate-monotonic_scheduling__
__device_under_test__
__fanout_free__
__embedded_DRAMs__.
__high_volume_production__
__pattern_generators__.
__watchdog_processor__
__BIST_design__
__vector_restoration__
__functional_fault__
__interconnect_testing__
__linked_faults__
__functional_faults__.
__hardware_simulator__
__compiler-driven__
__wireless_receiver__
__SPICE_models__
__compaction_procedure__
__at-speed_test__.
__operand_values__
__functional_test__,
__scan_patterns__.
__compaction_algorithm__.
__static_compaction_procedure__
__weighted_random_pattern__
__process_variation_tolerant__
__small_delay_defects__.
__scan_tests__
__timing_characterization__
__circuit_under_test__
__butterfly_units__
__memory_cores__.
__test_pattern_generator__.
__pseudo-exhaustive_test__
__pulse-driven__
__temporal_encoding__
__RFID_transponder__
__Invited_paper__:
__array_bounds_checking__
__executing_parallel_programs__
__cycle_counts__
__Multi-Processor_Systems-on-Chip__
__clustered_VLIW_architectures__.
__performance_variability__.
__application-specific_instruction_set_processors__
__TFT_LCD__
__dynamic_branch_prediction__
__leakage_control_techniques__
__RTL-level__
__Code_optimization__
__running_Linux__,
__dual-CPU__
__magnetic_bubble__
__non-blocking_collective_operations__
__128-bit_AES__
__Shor's_algorithm__
__adaptive_voltage_scaling__
__Cyclops-64__
__CMOS_camera__
__WCET_estimation__
__wakeup_logic__
__sequential_logic__.
__N-body_simulation__
__multi-banked__
__AMD_Athlon__
__RISC-style__
__DPA-resistant__
__low-effort__
__microstrip_antenna__
__optimization_techniques__:
__triple-mode__
__parallel_adaptive__
__rapid_recovery__
__power_measurements__.
__ESA/390__
__higher-speed__
__RF_devices__
__embedded_VLIW_processors__.
__clock_speeds__,
__micro-controller__.
__Memory_bandwidth__
__Modern_FPGAs__
__programmable_processor__
__RTL_code__
__communication_library__,
__memory_organizations__.
__extensible_processor__
__power_utilization__
__Software_Defined_Radios__
__yield_optimization__.
__compaction_technique__
__Monte-Carlo_based__
__Multiprocessor_Systems-on-Chip__
__Texas_Instruments__'
__low-loss__
__bit_map__
__LU_factorizations__
__Cell_processor__
__Fast_Fourier_transform__
__interconnect_lengths__
__transient_pulses__
__1.2_GHz__
__Special-purpose__
__IXP_2400__
__imaging_technology__.
__globally_asynchronous__
__device_parameters__.
__memory_elements__,
__high-performance_microprocessor__
__output_resistance__
__MOS_circuit__
__multi-level_logic_synthesis__
__macromodeling_technique__
__Switching_activity_estimation__
__variation_tolerance__.
__energy_estimation__.
__a_4__-issue
__dual_Vth__
__functional_mode__.
__process_parameter_variations__.
__external_testers__
__wire_segment__
__sleep_transistors__.
__signal_nets__.
__microarchitectural_design__
__mixed_analog/digital__
__digital_switching_noise__
__power/ground_networks__.
__Profile-guided__
__bus_structures__
__timing_models__,
__digital_electronics__.
__radiation_hardened__
__dynamic_voltage_and_frequency_scaling__.
__NoC_design__.
__Application_Specific_Integrated_Circuit__
__delay_insertion__
__product_cost__.
__coupled_interconnects__.
__Multi-threshold_CMOS__
__complexity_increases__.
__fanout_tree__
__VLSI_physical_design__.
__digital_ICs__
__area_and_power_dissipation__
__interconnect_synthesis__
__unit-delay__
__sub-65nm__
__topology_selection__
__circuit_delay__,
__interconnect_modeling__
__high-speed_interconnects__.
__tested_separately__
__combinational_equivalence_checking__
__high-speed_serial__
__code_parallelization__
__fractional-N_synthesizer__
__instruction_set_simulators__
__SBST_methodology__
__multiple_supply_voltage__
__power_management_policy__
__short_faults__
__storage_elements__,
__low_Vt__
__multimedia_kernels__.
__parallel_pipelined__
__power_grid_noise__
__clinical_diagnostics__.
__bulk_CMOS__.
__execution_unit__.
__structured_ASICs__
__storage_element__
__power_macro-modeling__
__arithmetic_components__
__nodal_analysis__
__input_space_adaptive__
__electronic_packaging__
__defect_data__.
__voltage_regulators__
__metal_interconnect__
__CNTFET-based__
__static_task_scheduling__
__bus_routing__
__speed_degradation__
__Ultra-low-power__
__subthreshold_operation__.
__SPICE_simulation_results__
__RLC_circuits__
__static_noise_margin__
__complementary_metal-oxide_semiconductor__
__random_dopant__
__low_impedance__
__SystemC_models__.
__radiation_tolerant__
__precision_arithmetic__
__layer_assignment__.
__reversible_functions__
__low_threshold_voltage__
__signal-level__
__photonic_devices__
__CMOS_integrated_circuit__
__engineering_change_order__
__IDDQ_measurements__
__VHDL_descriptions__.
__Defect_tolerance__
__data-paths__.
__VLIW_architecture__.
__catastrophic_faults__
__warp_processor__
__resistive_shorts__
__simulation-based_fault_injection__
__carrier_mobility__
__common_subexpression_elimination__,
__interconnect_capacitances__
__reducing_energy__
__power-optimized__
__&mu__;s
__current-source__
__benchmark_designs__.
__tightly_and_loosely_coupled__
__deep_sub-micron_CMOS__
__sleep_state__.
__analog_circuitry__.
__maximum_clock_frequency__
__during_scan_testing__
__RF_BIST__
__RF-powered__
__ADCs_and_DACs__
__op-amp__.
__multicore_CPU__
__identical_modules__
__bits/pixel__
__large_dynamic_range__
__fully_reconfigurable__
__Schottky_diode__
__bulk_silicon__
__0.18ìm_CMOS__
__temperature_coefficient__
__electric_power_system__.
__layout_level__.
__debug_support__
__based_architecture__.
__configuration_bitstream__
__delay_path__
__redundancy_repair__
__multi-probe__
__related_failures__
__pre-copy__
__function_generators__
__line_driver__
__Xilinx_Spartan__
__full_wave__
__0.18_µm__
__Montgomery_modular__
__briefly_mentioned__.
__Programmable_Logic_Devices__
__multimedia_processors__
__minimum-sized__
__runtime_reconfigurable__
__Stratix_II__
__arithmetic_unit__.
__inter-communication__
__crossbar_network__
__architectural_trends__
__dynamic_faults__.
__ΔΣ_ADC__
__real-time_data_acquisition__
__field_effect_transistors__
__benchmark_set__.
__memory_occupation__
__acoustic_modem__
__operation_scheduling__
__Optical_Proximity_Correction__
__Fault_modeling__
__logic_mapping__
__circuit_topologies__.
__lower_power_dissipation__
__hardware-software_co-design__.
__reconfigurable_fabrics__.
__mixed_hardware/software__
__virtual_processor__
__Monte_Carlo_analysis__.
__Xilinx_Virtex-4__
__multi-core_embedded_systems__.
__multiplicative_inversion__
__PowerXCell_8i__
__highly-tuned__
__gm/ID__
__IBM_7090__
__data_organization__.
__ISA_extensions__
__integer_and_floating-point__
__peak_floating-point_performance__
__modern_commodity__
__neural_predictor__
__2.2_GHz__
__loop_level__
__RS-232__
__floating-point_computation__
__loop-level__
__CAD_flow__.
__globally_coherent__
__Coarse-grain__
__long-period__
__VLSI_hardware__
__register_level__
__loop_bounds__,
__ILP_processors__.
__interconnect_architecture__,
__CMP_systems__.
__circuit_breaker__
__multiprocessor_networks__.
__SPLASH-2_benchmarks__
__instruction_decoding__
__instruction_traces__
__hyper-threading__
__MPI_collective_operations__
__superscalar_processor__,
__power-efficient__,
__storage_hierarchy__.
__heterogeneous_multi-core_architecture__
__software_speculation__
__PGAS_languages__
__graphics_processing__
__strength_reduction__,
__Threading_Building_Blocks__
__external_sorting__
__VLSI_arrays__
__TSMC_0.18μm__
__pipeline_gating__
__variable-latency_units__
__RTL_power__
__signal_propagation_delay__
__Linux_TCP/IP__
__Clock_skew__
__output_buffer__.
__0.35_μm_CMOS__
__Steiner_tree_construction__
__current_sensing__
__power_distribution_systems__
__metal_thickness__
__analog_CMOS__
__test_mode__,
__processor-in-memory__
__adders_and_multipliers__
__High-temperature__
__charge-recycling__
__nano-devices__
__power_conscious__
__STI_stress__
__soft-edge_flip-flops__
__RDL_routing__
__NAND_Flash_memory__
__GNU_Radio__
__Xilinx_FPGA__.
__bit-parallel_multipliers__
__MasPar_MP-1__
__branch_penalty__
__Optical_communication__
__VLIW_DSP_processors__
__Speed_scaling__
__FFT_architecture__
__Voltage_scaling__
__MIMD_architectures__
__branch_predictor__,
__RAPID-Cache__
__distributed_shared-memory__
__thread_placement__
__state_transition_table__
__plasma_simulation__
__power_harvesting__
__Energy_Consumption_Ratio__
__timing_generator__
__wafer_lot__
__VLV_testing__
__temperature_range__.
__board_test__
__PD_SOI__
__impact_ionization__
__dynamic_frequency_clocking__
__transition_faults__,
__CMOS_differential__
__floating-point_units__.
__noise_figure__.
__multiple_buses__
__Sequent_Balance__
__saga__
__integer_multipliers__
__encoder_architecture__
__CMOS_DAC__
__fine-grained_sharing__
__carry_propagation__.
__multiplier/divider__
__degradation_mechanisms__
__diagnosis_algorithm__.
__division_unit__
__sequential_elements__.
__voltage_controlled__
__temperature_compensated__
__glitch-free__
__digital-to-analog_converters__.
__crosstalk_effects__.
__power-gating__.
__modeled_faults__
__arithmetic_architectures__
__CMOS_logic__.
__virtual_ground__
__mass_produced__
__µm_×__
__faulty_and_fault-free__
__batch-processing__
__dynamically_re-configurable__
__small_area__,
__Myrinet-based__
__digital_system_design__.
__multiplier_and_divider__
__Quantum-dot_cellular_automata__
__cluster_file_system__
__Graphical_Processing_Units__
__CMOS_0.35__
__Trojan_detection__
__shared_memory_machines__.
__double_patterning__
__IP_components__
__test_lengths__.
__logical_circuits__
__SGI_Altix_3700__
__Feasibility_study__
__hardware_descriptions__.
__0.25_micron__
__one's_complement__
__multiple_FPGAs__.
__View-Oriented_Parallel_Programming__
__data_mapping__,
__scaling_issues__
__DDR_SDRAM__
__signed/unsigned__
__bundled_data__
__micro-controllers__
__digital_circuit__.
__transition_fault_model__
__quantum_error_correction__
__current_reuse__
__clusters_of_SMPs__.
__Design_constraints__
__power_distribution_grids__
__highly_regular__,
__manycore_architectures__.
__0.13_mum__
__heterogeneous_parallel_systems__.
__VLSI_array__
__modular_multiplication_algorithm__
__block_Lanczos_algorithm__
__high_fault_coverages__
__Instruction-Set_Extensions__
__Altera_Cyclone_II__
__CMOS_monolithic__
__delay_reduction__.
__Altera's_Stratix__
__embedded_multipliers__
__conditional_execution__
__Source-level__
__multiply-add_fused__
__TSV-based__
__double-buffered__
__LNS_arithmetic__
__frame_buffers__
__serial/parallel__
__Linux_platforms__.
__logic_devices__
__hot-carrier_induced__
__delay_and_power_dissipation__
__logic_simulators__
__Flash_memories__.
__register_file_organization__
__area-constrained__
__clock_generation__.
__circuit_technology__
__input/output_port__
__general_purpose_processors__,
__FPGA_implementation__,
__asynchronous_logic__.
__crystal_oscillator__
__CORDIC_based__
__node_voltages__.
__Ternary_Content_Addressable_Memories__
__fully_depleted_SOI__
__high_torque__
__a_4__-level
__optoelectronic_devices__
__silicon_implementation__
__performance_limits__.
__parallel_adders__
__diagnosing_faults__
__video_format__
__vector_supercomputer__
__static_CMOS__.
__digital_signal_processing_applications__,
__dataflow_architecture__.
__transition_tests__
__bridging_defects__
__exploit_locality__
__filter_structures__
__application-specific_processors__
__SRAM_cell__.
__field-effect_transistors__.
__performance_enhancements__.
__interconnect_wire__
__commercial_FPGAs__
__standard_cell_circuits__
__floating-gate_MOS__
__systolic_array__,
__low_hardware_overhead__
__hardware_scheduler__
__Low_power__,
__130nm_CMOS_technology__.
__Data_locality__
__EARTH-MANNA__
__ultralow-power__
__soft_vector_processor__
__theoretical_peak_performance__
__Run-time_reconfigurable__
__Carbon_nanotube__
__general_purpose_computing__.
__power-density__
__signal_processing_algorithms__,
__combinational_and_sequential_logic__
__digital_CMOS_process__.
__soft_processors__,
__code_injection_attacks__
__sub-50nm__
__DG_devices__
__accurate_timing_analysis__
__device_mismatch__
__low_frequency__.
__register-file__
__64-bit__,
__array-intensive_applications__
__instruction_schedulers__
__on-chip_interconnection_networks__.
__frequency_and_voltage_scaling__
__code-size__
__mixed-signal_ICs__.
__FPGA_architectures__,
__ASIC_chip__
__test_methodology__,
__0.18μm_CMOS__
__dynamic_storage__
__parallel_memory_architecture__
__analog_design__.
__inductive_and_capacitive__
__supply_voltage_variation__
__pole/zero__
__differential_amplifier__
__shared-memory_architectures__.
__continuous-flow__
__custom_computing__
__production_yield__
__equivalence_verification__
__test_bench__.
__tuning_technique__
__IBM_POWER6__
__charge_pump_circuit__
__HSPICE_simulation_results__.
__vector_processor__.
__Switch-level__
__wire_length_distribution__
__dielectric_permittivity__
__MPSoC_design__.
__SRAM_memories__
__Cellular_automata_based__
__RF_transceivers__.
__RTL_models__.
__Test_sequences__
__multilevel_circuits__
__realistic_fault_models__
__Scan_based__
__multi-core_CPU__
__scan_enable__
__Reliability_challenges__
__hardware_realization__.
__UltraSPARC_T2__
__device_modeling__.
__retiming_and_resynthesis__
__Memory_Expansion_Technology__
__timing_specifications__.
__DC_gain__
__defect_diagnosis__.
__programmable_logic_blocks__
__VLSI_processors__
__parametric_variations__.
__adaptive_checkpointing__
__Thin-film__
__â__¢
__LUT-based_FPGA__
__single-event_upset__
__test_stimuli__.
__test_set_compaction__
__ISCAS_89__
__Cray_T3D__
__dual-damascene__
__variability_compensation__
__extraction_methods__.
__charge_based__
__workload_decomposition__
__aggressor_alignment__
__MPI_library__.
__nanometer_technology__.
__post-layout_simulations__
__load/store_queue__
__0.35_μm__
__signal_transition_graph__
__carry_lookahead__
__carrier_velocity__
__dI/dt__
__coding_effort__
__performed_concurrently__
__self-test__,
__adaptive_prefetching__
__fast_context_switching__
__software-based_self-testing__
__interface_circuitry__
__Vdd_and_Vth__
__Jacobi_iteration__
__ripple_carry_adder__
__spurious-free_dynamic_range__
__charge_storage__
__resonant_clock__
__functional_test_generation__
__BIRA_scheme__
__parametric_tests__
__processing_engines__
__multiprocessor_architecture__,
__Dual-rail__
__high-speed_communication__
__mixed-signal_IC__
__test_point_selection__
__analog_to_digital_converters__
__0.18um_CMOS_technology__.
__ISCAS-85_benchmark_circuits__
__mapped_circuits__
__handshake_protocol__.
__extended_burst-mode__
__memory-centric__
__multiple_clock__
__delay_buffers__
__mode_switch__
__voltage_noise__
__BG/P__
__temperature_reduction__
__Booth_multiplier__
__PMOS_devices__
__BDD_based__
__Boolean_Constraint_Propagation__
__Variation_tolerant__
__architecture-aware__
__long_wire__
__clock_generator__.
__operating_mode__.
__video_coding_standard__.
__combinational_block__
__dedicated_hardware__,
__running_Linux__.
__floor_planning__
__linear_analog_circuits__.
__Kogge-Stone__
__Simulink-based__
__ballistic_transport__
__microprocessor_architectures__.
__logic_devices__.
__analog-to-digital_conversion__
__dual_damascene__
__VLSI_testing__.
__defect_clustering__
__power-managed__
__hand_optimized__
__voltage_variation__
__logic_levels__.
__short-circuit_power__
__Built-in_Self_Test__
__TSMC_0.18µm__
__test_infrastructure__
__0.18@mm__
__fully_associative__
__FPGA_accelerator__
__power_optimized__
__shared_memory_architecture__.
__reconfigurable_cache__
__pre-placement__
__yield-driven__
__packaging_technology__.
__BIST_architectures__
__tunnel_diode__
__testability_features__
__block_RAM__
__test_power__,
__global_optimizations__
__entropy_decoding__
__early_evaluation__.
__PV_cells__
__substrate_noise__.
__interconnect_effects__
__asymptotic_waveform_evaluation__
__Configurable_Logic_Blocks__
__IR-OBIRCH__
__microprocessor_design__,
__conjugate_gradient_solver__
__sparse_matrix-vector_multiply__
__data_prefetch__
ISCAS'__89_benchmark_circuits__.
__organic_light-emitting_diode__
__inductive-coupling__
__parasitic_elements__
__nano-meter__
__sensitivity_computation__
__GALS-based__
__Fortran_95__.
__layout_verification__
__sequential_designs__
__stuck-open_fault__
__don't-cares__
__silicon_chips__.
__Automated_Material_Handling_Systems__
__area_occupation__
__L2_cache_organization__
__macro_placement__
__interface_board__
__bit_flips__
__IBM_SP3__
__practical_deskew_schemes__
__Low_power_consumption__
__simulation_approach__,
__IC_package__
__parallel_memories__
__automated_synthesis__
__carrier_transport__
__pow_er__
__gate-level_netlist__
__temperature_management__
__flip-flop__,
__high_defect_coverage__.
__Editor's_Endnotes__.
__min-area_retiming__
__functionally_redundant__
__specially_tuned__
__Sun_Fire_Link__
__low-VT__
__NMOS_transistors__
__ultra_low-voltage__
__test_controller__
__dual-thread__
(__MP-SoC__)
__Voltage_stability__
__Test_case_generation__
__input_vector_control__
__inverter_chain__
__calling-context__
__virtual_address_space__.
__CMOS_VLSI__.
__register_renaming__,
__CMOS_imagers__.
__four_quadrant__
__tight_restrictions__
__purely_digital__
__voltage_gain__
__output_impedance__
__microwave_power__
__quadrature_oscillator__
__multiple_scan_chains__.
__digital_pixel_sensor__
__substantial_saving__
__Single_Event_Transients__
__packet-processing__
__multi-clock_domain__
__90nm_CMOS_process__
__multiple_heterogenous__
__mobile_processors__.
__tunable_capacitor__
__dual_threshold__
__virus_scanning__
__minimal_power__
__manufacturing_defects__,
__generation_units__
__wide_SIMD__
__deterministic_parallel__
__switching_speeds__
__direct_bonding__
__flash-based_storage__
__SOC_design__.
__compiled-code__
__single_crystal_silicon__
__fault_injection_technique__
__JPEG_and_MPEG__
__HTTP/1.1__.
__Fault_models__
__clustered_microarchitectures__.
__architecturally_visible__
__scratchpad_allocation__
__functional_coverage__.
__portable_applications__,
__high-performance_designs__
__intrinsic_body__
__FPGA_hardware__,
__functional_partitioning__.
__dynamically_reconfigurable_systems__
__shared_bus__,
(__integer_linear_programming__)
__adders_and_multipliers__.
__production_compilers__
__Locally_Synchronous__
__Compaq_Alpha__
__explicit_memory_management__
__alpha_particles__
__operation_modes__.
__workstation_cluster__.
__behavioral_synthesis__,
__multi-mode_multi-task__
__cache_designs__.
__fixed-frequency__
__network_interface_controller__
__address_traces__,
__kernel_benchmarks__
__cache_hierarchy__,
__software_implementations__,
__Simultaneous_Multi-Threading__
__wide_issue__
__processing_architecture__.
__IEEE_754-2008__
__variable_voltage_processors__.
__processor/memory__
__bottle-neck__
__PCB_routing__.
__NoC_architectures__,
__redundancy_elimination__,
__assembly_level__
__current_conveyor__.
__production_test__,
__test-pattern_generation__
__Ultra-Low-Voltage__
__SEC-DED_codes__
__logic_cells__,
__automatically_parallelized__
__Yield_enhancement__
__crossbar_switch__.
__linear_systolic_array__
__22nm_technology__
__512_×_512__
__fabrication_cost__
__fault_repair__
__worst-case_timing__
__SMT_and_CMP__
__coupling_effect__
__Compiler_optimization__
__test_access_mechanisms__
__multi-chip_module__
__clock_control__.
__SEC-DED__
__statically-scheduled__
__transient_error__
__multiple_clocks__
__stuck-open__,
__multiple_input_switching__
__operating_voltage__,
__MICA2_motes__
__real_measurements__.
__dual_output__
__Virtex-5__
__routing_congestion__,
__I/O_ports__.
__impedance_extraction__
__cell_placement__.
__Reliability_issues__
__32-bit_floating-point__
__high-speed_and_low-power__
__layout_sensitivity__
__multi-processor_systems-on-chip__
__single_event_upset__
__FPGA_reconfiguration__
__Architectural_Vulnerability_Factor__
__thermal_profiles__
__feature_sizes__.
__thermal_via_planning__
(__Field_Programmable_Gate_Arrays__)
__VLSI_fabrication__
__IBM_Cell__
__Single_Event__
__high-speed_low-power__
__address_shuffler__
__memory_parallelism__
__HPC_applications__,
__parallel_computing_platforms__
__multi-million__
__data-paths__
__major_limiting_factor__
__satisfiability_solver__.
__short_circuit_current__
__metal_wires__
__off-chip_memory__,
__tradeoff_curves__
__power_estimator__
__noise_margins__,
__sensing_circuit__
__communication_fabrics__
__Intel_Pentium_4__
__transactional_memory_systems__.
__high-performance_processors__,
__LU_factorization__.
__fail_safe__
__scan-based_testing__
__cache-coherent_shared_memory__
__interface_module__
__RLC_model__.
__BIST_hardware__
__mixed-size_designs__.
__low-power_consumption__,
__power_analysis_attack__
__inter-procedural_analysis__
__Godson-T__
__external_interfaces__,
__higher_speed__,
__application_specific_integrated_circuit__
__Compiler_optimizations__
__garbage_outputs__
__accurate_interconnect__
__communication_controller__
__test_set_generation__
__analog_to_digital_converter__
__finite_word-length__
__arithmetic_datapaths__
__lower_latency__.
__Simultaneous_MultiThreading__
__ultra-high-speed__
__circuit_model__,
__multirate_DSP__
__reducing_test_application_time__
__using_graphics_processing_units__
__Platform-Based_Design__
__RSA_and_ECC__
__global_memory__,
__multimedia_extensions__.
__optical_buses__.
__multithreaded_workloads__.
__random_access_memory__.
__rectilinear_Steiner_minimal_tree__
__calibration_circuit__
__low-IF_receiver__
__dual-issue__
__Xilinx_Virtex_FPGA__.
__built-in_self-test__,
__micro_temperature_sensor__
__parallel_sparse__
__RS_decoder__
__loop_parallelization__.
__test_cost_reduction__.
__cross-talk__,
__cyclic_redundancy__
__directed_test_generation__
__300-mm__
__hard-ware__.
__multiplier_circuits__
__compiler-managed__
__through-silicon-via__
__processor_family__
__internal_clock__
__large_clusters__,
__silicon_chip__.
__40Gb/s__
__QCA_cells__
__operational_speed__
__passive_components__,
__issue_queues__
__readout_circuit__
__processor_models__.
__Timing_driven__
__silicon_oxide__
__IBM_eServerTM_BladeCenter®__
__code_conversion__
__SMT_architectures__.
__stuck-at_and_bridging_faults__
__industrial_examples__.
__boolean_satisfiability__.
__architectural_levels__.
__wire-bond__
__IBM_POWER6™__
__processor_networks__
__Hardware/software_partitioning__
__digital_ICs__.
__dynamically_reconfigurable_hardware__
__deliver_high_performance__
__deep_memory_hierarchies__.
__partially_depleted__
__transient_simulations__
__high_speed_interconnects__
__ΔΣ_modulator__
__voltage_supply__.
__insertion_method__
__fabric-based__
__residue_number_systems__
__systolic_messy__
__source_synchronous__
__memory-level_parallelism__
__1P6M_CMOS__
__layout_dependent__
__Multiple_Valued_Logic__
__0.13_micron__
__multiprocessor_system__,
__vector_instructions__.
__cohesive_elements__
__areal_density__
__frame_memory__
__synthesizable_RTL__
__single-electron_transistors__
__switching_converter__
__droplet-based_microfluidic__
__multi-core__.
__NUMA_machines__.
__mixed-clock__
__Field_Programmable_Analog_Arrays__
__adaptive_body_bias__
__circuit_graphs__.
__emulation-based__
__silicon_technologies__
__minimum_supply_voltage__
__array_size__.
__fine-grain__,
__fully-parallel__
__32nm_technology__
__reconfigurable_FPGAs__.
__CPUs_and_GPUs__
__during_high-level_synthesis__.
__noise_sensitive__
__sequential_equivalence_checking__.
__0.5_mm__
__CMOS_voltage_reference__
__voltage_reference__.
__synthesized_designs__
__VLSI_interconnects__
__transistor_feature_sizes__
__0.13-µm_CMOS__
__redundancy_addition_and_removal__
__microprocessor_cores__.
__NVIDIA_Tesla__
__LC_oscillators__.
__static_test_compaction__
__130-nm__
__clock_periods__.
__layout_compaction__
__Efficient_memory_management__
__CMOS_power_amplifier__
__DRAM_controller__
__communication_traffic__,
__fully_differential_CMOS__
__extensible_instructions__
__fixed_coefficient__
__soft_modules__
__physical_planning__
__circuits_with_level-sensitive_latches__.
__buck_converter__.
__timing_margins__
__ISCAS_circuits__
__space_compactors__
__circuit_architecture__
__formal_property_verification__
__inter-_and_intra-die__
__temperature_gradient__.
__simultaneous_multithreading__.
__instruction_format__
__chip_multi-processors__
__SPEC_CPU2000_benchmark__
__soft_macros__
__IBM_pSeries__
__ESD_protection__.
__embedded_memory__.
__address_traces__.
__timing_variation__
__operational_faults__
__preserving_transformations__
__synchronization_scheme__,
__sign_detection__
__current-feedback__
__LFSR_based__
__fractional-N_frequency_synthesizer__
__high-linearity__
__instruction_caches__,
__electrical_properties__.
__32-bits__
__Ogg_Vorbis__
__architectural_template__
__thermal_constraints__
__microarchitecture_level__
__reconfigurable_circuits__.
__gigabit_ethernet__
__small_caches__
__behavioral_synthesis_tools__
__crosstalk-aware__
__multiterminal_net__
__integer_and_floating_point__
__gate-level_simulation__
__deeply_integrated__
__low-power_low-voltage__
__optical_technologies__.
__65nm_CMOS_technology__.
__dual_core__
__low_power_and_high_speed__
__cache_controller__
__bus-invert_coding__
__XOR-XNOR__
__ADC_testing__.
__multiple_issue__
__temperature_variation_insensitive__
__differential_pair__
__RTL_power_estimation__
__SEU_tolerant__
__power_VDMOSFETs__.
__power_sensitive__
__combinational_switching__
__continue_to_shrink__,
__constant-gm__
__quantum_rotation__
__ISCAS-89_benchmark_circuits__
__hierarchical_design__.
__LNA_design__
__Alternative_methods__
__performance_and_power_dissipation__
__circuit_testability__
__glitch_power__
__nanometer_CMOS__
__low-power_designs__.
__Core_2__
__gate_matrix_layout__
__global_buses__
__media_processors__.
__gate-oxide_reliability__
__cycle_accounting__
__surface_micromachining__
__interconnect_pipelining__
__dynamically_configures__
__distributed_shared_memory_system__.
__XOR-based_erasure__
__unreliable_components__.
__GHz_CMOS__
__intermediate_voltage__
__real-time_volume_rendering__
__electrical_energy__.
__TSC_checker__
__CMOS_logic_circuits__.
__buffered_clock__
__processor_pipelines__.
__NAS_OpenMP__
__down-conversion_mixer__
__cycle-based_simulation__
__distributed_memory_architectures__
__window_comparator__
__0.35_µm_CMOS__
__parallel_loop_scheduling__
__pipeline_architectures__
__pre-silicon_verification__
__SoC_platforms__.
__surface_mounting__
__integer_multiplier__
__HDTV_decoder__
__memory_allocator__.
__scratch_pad_memory__
__FPGA_boards__
__fetch_mechanism__
__device_variability__
__voltage-scaled__
__masking_technique__
__overlap_removal__
__wafer_bonding__
__high_performance_designs__
__molecular_electronic__
__scan_forest__
__power_supplies__,
__operation_chaining__
__switching_frequencies__
__high-level_synthesis__,
__molecular_electronics__
__0.35&mu__;m
__high_speed_digital__
__synthesis_environment__.
__library_cells__
__test_generator__,
__architectural_simulation__.
__circuit_state_information__
__multi-threshold_CMOS__
__low-pass__,
__reconfigurable_fabrics__
__Parallel_architectures__
__prefetch_mechanism__
__MATLAB_programs__
__SoC_testing__
__MPEG-2_decoder__.
__FPGA_families__
__thermal_effects__.
__multiplier-accumulator__
__byte-addressable__
__modulo_operations__
__µ-SIMD__
__drain-source__
__Field_Programmable_Analogue__
__0.18_micron_CMOS__
__core_generator__
__million_transistors__.
__fabrication_defects__
__fault-tolerance_techniques__.
__retiming-based__
__180_nm__
__distributed_memory_multiprocessors__.
__dual-mode_quadruple_precision__
__floorplan_representation__.
__slicing_floorplans__.
__SRAM_cells__,
__RTL_descriptions__.
__reliability_enhancement__.
__testability_measurement__
__massively_coupled__
__standard_cell_layout__
__processor_chip__,
__pin_bandwidth__
__Timing_optimization__
__layout_design__,
__coupling_effects__.
__disk_file__
__timing_simulation__.
__overset_grid__
__clock-gated__
__keyword_match__
__LDPC_decoder_architecture__
__multimedia_processor__.
__logic_units__
__IC_technologies__.
__multi-cycle_false__
__memory_architecture_exploration__
__Timing_closure__
__pipeline_ADCs__.
__voltage_and_frequency_scaling__
__BIST_synthesis__
__dummy_feature__
__achieving_fault_tolerance__
__input_dependent__
__Routability-driven__
__body-bias__
__tiled_code__
__Resource_constrained__
__standby_mode__,
__GPU_clusters__.
__3.2_GHz__
__water_heater__
__instruction_word__
__thermal_effects__,
__Software_defined_radio__
__SOC_testing__
__frequency_assignment__,
__long_instruction_word__
__NAND_flash_memories__.
__timing_budget__
__area_overheads__.
__negligible_area_overhead__.
__logarithmic_number_systems__.
__charge_pumps__
__floating-point_instructions__
__receiver_circuit__
__wire_crossings__
__system-level__,
__dynamically_and_partially_reconfigurable__
__mesh_based_NoC__
__optical_clock_distribution__
__series_connected__
(__Register_Transfer_Level__)
__dummy_metal_fills__
__application-specific_instructions__
__tuning_fork__
__gate_bias__
__quaternary_logic__
__HLS_tools__
__tree_multipliers__
__power_semiconductor_devices__.
__divide-and-concatenate__
__memory_race__
__microelectromechanical_system__
__Schedulability_analysis__
__electrical_noise__
__java_applications__
__programmable_architectures__
__Reed-Solomon_decoder__.
__rendering_engine__,
__cell_defects__
__adjoint_sensitivity_analysis__
__decoupling_technique__
__sparse_direct_solvers__
__operating_temperature__.
__switching_current__
__data-path__.
__bit_position__
__voltage_conversion__
__inter-FPGA__
__cycle-level__
__virtual_platforms__
__high-speed_memory__
__rapid_design_space_exploration__
__digit_recurrence__
__Variation-tolerant__
__current_sensors__
__sleep_modes__.
__modular_division__
__auto-increment__
__memory_testing__.
__net_ordering__
__adaptive_supply_voltage__
__Reduced_Instruction_Set_Computer__
__wire_shaping__
__hardware_interface__
__path_sensitization__.
__frequency_synthesizer__.
__metal_interconnects__
__system-level_design__,
__SRAM_cache__
__FFT_implementations__
__buffer_planning_algorithm__
__soft_cores__
__extended-precision__
__global_buses__.
__synthesis_process__,
__steady-state_analysis__
__data_dominated__
__FinFET_based__
__core_cells__
__rounding_algorithms__
__concurrent_testing__
__voltage_island_generation__
__configurable_logic__.
__interconnect_delay_and_slew__
__Feedback-directed__
__ADC_test__
__short-channel_effects__
__input_pairs__
__cross_talk__
__supply_noise__.
__content_addressable_memories__
__scan_circuits__.
__private_caches__,
__layers_grown__
__analog/digital__
__datapath_width__
__band_pass_filter__
__PowerPC_processors__.
__temperature_cycling__
__logic_block__.
__high-performance_circuits__
__VHDL_simulation__.
__circuit_delays__
__concurrent_error_detection_scheme__
__gate_leakage_currents__
__multicore_embedded_systems__.
__multiple_scan_chain__
__railway_track__
__low-power_high-performance__
__circuit_descriptions__.
__VLSI_processors__.
__transistor_sizing__,
__high-Vth__
__worst-case_delays__
__idle_mode__.
__gate_circuits__
__dynamic_and_leakage_power__
__ramp_generator__
__computational_kernels__.
__multi-core_cluster__
__250_MHz__
__register_architectures__
__instruction_level__.
__256_bits__
__SIMD_machine__
__low-cost_test__
__GPGPU-based__
__register_file_architectures__
__algorithmic_level__
__array-intensive__
__lower_supply_voltages__
__path_delay_fault_testability__
__high_impedance__
__full-adder_circuit__
__clock_skew_scheduling__,
__stuck-open_faults__.
__simultaneous_bidirectional__
__adder/subtractor__
__dead_code_elimination__
__active_inductor__
__constant_voltage__
__vision_systems__,
__forwarding_engines__
__subthreshold_leakage_currents__
__pipelined_microprocessors__.
__heterogeneous_workstations__.
__execution-driven_simulator__
__bit_lines__.
__Current_mode__
__embedded_core__
__controller_board__
__output_conductance__
__transient_simulation__.
__dual-VT__
__floating-point_unit__.
__two-dimensional_discrete_wavelet_transform__
__DSP_platform__.
__high-kappa__
__anisotropic_conductive__
__CPU_implementations__.
__high-volume_manufacturing__
__matrix-vector_operations__
__CMOS_imager__
__verilog__
__ab_initio_molecular_dynamics__
__voltage_references__
__execution-driven_simulations__
__Booth_encoding__
__Software-controlled__
__single-walled_carbon_nanotube__
__pattern_matching_engine__
__power-ground__
__ppm/°C__
__globally_asynchronous_locally_synchronous__
__commodity_multi-core__
__bit-pattern__
__newly-developed__
__packaging_design__
__high_speed_and_low_power__
__Delay-insensitive__
__Fujitsu_AP3000__
__Turbo_decoder__
__current_conveyors__.
__steering_logic__
__low_Vdd__
__CAD_tool__,
__microfluidic_chips__
__hardware_realizations__.
__high-speed_circuits__.
__a_4__-
__single-CPU__
__chip_fabrication__
__rail-to-rail_CMOS__
__L1_data_cache__.
__speed-independent_circuits__
__component_matching__
__volume_compression__
__memory_technology__.
__Virtex-II_Pro__
__SIMD_processor__.
__compacted_test__
__logic_density__,
__Power_grid__
__partial_product_generation__
__multiple_clock_domain__
__transition_delay_fault__
__FFT_processor__.
__area_utilization__.
__grounded_capacitors__
__Pin_assignment__
__bus_arbiter__
__Magnetic_RAM__
__programmable_analog__
__Experimental_results_for_ISCAS__
__four-quadrant__
__fixed-point_and_floating-point__
__Mb/s__.
__carry_look-ahead_adder__
__code_checkers__
__binary_programs__.
__real-time_operating_system__.
__FPGA_synthesis__.
__delay_tests__.
__data-level_parallelism__.
__last-level_caches__.
__Cydra_5__
__peak_efficiency__
__Buffer_size__
__RISC_architecture__.
__FPGA-based_hardware__
__speeds_approaching__
__Boolean_gates__
__VDD__.
__interconnect_delays__.
__Open_Research_Compiler__
__approximate_string_matching_algorithms__
__defect_tolerance__,
__disk_array__,
__Flash_memory__,
__test_circuitry__
__dielectric_breakdown__
__stored_in_compressed_form__
__6T_and_8T__
__mold_design__
__software-pipelined__
__pipeline_architecture__.
__clustered_processors__.
__concurrent_simulation__
__parallel-pipelined__
__initial_placement__
__fixed-width_multiplier__
__response_surface_methods__
__parallel_logic_simulation__.
__unique_identification__
__hardware_realizations__
__embedded_controllers__.
__temperature_dependent__
__resistive_bridging_faults__
__nanowire_crossbars__
__active_measurement__.
__proximity_effect__
__communication_scheduling__
__conventional_6T__
__Sun_workstations__.
__0.35_um__
__large_grain__
__FinFET_technology__.
__Finite_field__
__IBM-compatible__
__manufacturing_tolerances__
__hypercube_computers__.
__shifting_technique__
__processor_clusters__.
__Partial_reconfiguration__
__number_representation__.
__force-directed_scheduling__
__SPARC_V9__
__error_detection_codes__
__fat-mesh__
__multidimensional_signal_processing__
__fault_injection_campaign__
__Godson-3__
__40_Gbps__
__pass_gate__
__parametric_defects__
__matrix_multiplier__
__large-scale_integrated__
__delay_prediction__
__interconnection_technology__.
__shared_buffer__.
__line_balancing__
__0.25_µm_CMOS__
__configurable_processors__.
__current-steering_D__/A
__small_hardware_overhead__
__non-volatile_memory__,
__BiCMOS__.
__defect_free__
__cycle_based__
__FPGA-based_reconfigurable_computing__
__switch_fabric__.
__mask_set__
__area_array__
__combinational_networks__.
__soft_error_mitigation__
__pass_transistors__.
__floating-point_units__,
__shrinking_feature_size__
__cycle-accurate_simulator__
__long-path__
__Board_level__
__ASIC_technology__
__irregular_programs__.
__short-circuit_current__
__concurrent_fault_simulation__
__future-generation__
__fault_characterization__
__Translation_Lookaside_Buffer__
__temperature_compensation__.
__wiring_length__
__passive_devices__
__current_graphics_hardware__.
__critical-path__
__output_jitter__
__regular_arrays__.
__sequential_cores__
__SiGe_FPGA__
__low-Vt__
__synthesizable_code__
__Force-directed__
__diagnostic_fault_simulator__
__counter-measure__
__boost_converter__
__pointer-intensive_applications__
__programmable_logic_device__
__multilevel_logic__
__slope_compensation__
__RISC_System/6000__
__low_power_dissipation__
__semiconductor_fabrication__.
__current-mode_logic__
__zero_delay__
__RTL_level__.
__bus-based_communication_architectures__
__power_modeling__.
__PowerPC_604__
__hardware_prototyping__
__electromigration_reliability__
__Power_density__
__Connection_Machine__.
__FIR_filter_structures__
__read_channel__
__device_characteristics__,
__enhanced_scan__
__IBM_zEnterprise__
__condition_monitoring_and_fault_diagnosis__
__Switching_activity__
__multilevel_inverter__
__gate-count__
__deep_sub-micron_designs__.
__automated_material_handling_system__
__ATE_channels__
__module_library__
__SPICE_simulations__,
__distributed_shared_memory_system__
__ISCAS85_circuits__
__memory_circuits__.
__majority_logic__
__fabrication_processes__.
__memory_structure__.
__raster-scan__
__Transient_Signal_Analysis__
__high_volume_manufacturing__
__Yield_improvement__
__Schottky-barrier__
__bit-mapped__
__cycle-accurate_energy__
__control_flow_errors__
__RAM_modules__
__parallel_supercomputer__.
__Bit-serial__
__MOSFETs__,
__speed_penalty__
__A/D_conversion__,
__DSP_chip__.
__manufacturing_process_variations__
__Pentium®__
__circuit_models__.
__MediaBench_benchmarks__
__full-adders__
__Configurable_Logic_Block__
__IP-core__
__serial_multiplier__
__standby_current__
__bridging_faults_in_CMOS__
__Speculative_parallelization__
__coupled_lines__
__frames/sec__
__very_low_voltage__
__full-search_block_matching__
__secure_embedded_systems__.
__gate_lengths__
__Graphic_Processing_Unit__
__defect_map__
__electrical_stress__
__static_CMOS__,
__nano-architectures__.
__instruction_generation__
__precise_exceptions__
__Efficient_hardware__
__nanoscale_devices__.
__adder_designs__
__embedded_FPGA__
__slow-speed__
__Schmitt_trigger__
__electronic_circuit__.
__test_equipment__,
__high-performance_low-power__
__dynamic_RAM__
__microprogram_control__
__LUT_count__
__QDI_circuits__
__today's_technology__,
__mixed_Vt__
__CPU_seconds__
__integer_benchmarks__.
__distributed_memory_computers__.
__Register_file__
__Givens_rotation__
__Cray_X1__
__common_subexpression_elimination__.
__interconnect_scaling__
__bilateral_testing__
__cross-regulation__
__Optimal_allocation__
__Core2_Duo__
__Xeon®__
__ladder_filters__.
__Intel_P4__
__Self-testing__
__datapath_units__
__NoC_routers__
__multi-processor_systems-on-chip__.
__silicon-germanium__
__timing_closure__,
__quad-band__
__high-performance_embedded__
__block_placement__.
__logic_operations__.
__HP_iPAQ__
__single_event_transient__
__simple_cores__
__non-scan_sequential_circuits__.
__fault_grading__.
__article_compares__
__silicon_chip__
__safety_integrity__
__multi-core_SoCs__.
__Multi-core_architectures__
__discrete_logarithm__.
__NoC-based_systems__
__TSMC_0.25__
__semi-custom_design__
__gate_leakage_current__
__moderate_inversion__
__custom_ASIC__
__poly-silicon__
__DRAM_architecture__
__STT-MRAM__
__asynchronous_processor__
__header_processing__
__composite_field__
__custom_processor__
__speed_binning__
__Josephson_junction__
__temperature-compensated__
__majority_voter__
__messaging_layer__
__high-speed_interconnect__
__carry-save_adder__
__million_particles__
__parasitic_effects__.
__light_weight__.
__test_signals__.
__holographic_memory__
__VHDL_based__
__DNA_self-assembled__
__Double_Sampling__
__scan_designs__.
__machine_cushion__
__UWB_LNA__
__dynamic_memory_allocators__
__consume_less_power__
__2D_DCT__
__static_RAMs__
__Loop_tiling__
__redundant_arithmetic__
__Design_techniques__
__CMOS_temperature_sensor__
__on-chip_decoupling_capacitance__
__low-skew__
__criticality-based__
__signature_checking__
__reconfigurable_coprocessor__
__linear_algebra_routines__
__Virtex-5_FPGAs__.
__flip-flop_and_latch__
__Xilinx_Virtex4__
__transformer-based__
__segmented_channel__
__memory_constrained__
__permutation_instructions__
__pseudorandom_number_generation__
__baseband_processor__.
__Thermal_aware__
__array_multiplier__.
__repair_procedure__
__pipelined_architecture__.
__fetch_unit__
__Functional_units__
__Verilog__-A
__digital_signal_processing_applications__
__clock_gated__
__soft_start__
__threshold_voltage_variation__
__Synergistic_Processing_Elements__
__multiplication_unit__
__Cache-aware__
__DC-DC_buck_converter__
__power-performance_tradeoffs__
__VLSI_systems__,
__computing_engines__.
__clock_distribution_network__.
__layout_effects__
__Instruction_Set_Computer__
__deep_sub-micrometer__
__delay_testing__,
__memory_hierarchy_performance__
__Hall_sensor__
__pattern_dependent__
__layout_generation__.
__precomputation-based__
__sequential_logic_circuits__
__PowerPC_601__
__computing_architecture__.
__future_technology_generations__.
__simultaneous_scheduling__,
__layout_styles__
__Multiprocessor_system-on-chip__
__buffer_cache__,
__Failure_mechanisms__
__addition/subtraction__,
__on-chip_cache__.
__deep_submicron_design__.
__Address_Decoder__
__Optical_fiber__
__vendor-provided__
__dynamic_binary_translator__.
__computing_cluster__.
__off-chip_data_buses__.
__macro-based__
__silicon_substrate__.
__static_compilation__
__circuit_modification__
__VLIW_code__
__radix-4_butterfly__
__frame_grabber__
__interconnect_resources__.
__quantum_wires__
__ROM-less__
__test_requirements__,
__RC_interconnects__
__Software_thread_integration__
__pass_transistors__
__speedup_versus__
__Memory_allocation__
__total_power_dissipation__
__memory_subsystems__,
__actual_silicon__
__high_capacitance__
__today's_technology__.
__RISC_cores__
__Intel_XScale__
__speed_enhancement__
__integral_nonlinearity__
__Java_Grande_Forum__
__based_predictor__
__test_platform__.
__current-steering__
__clock_latency__
__van_Ginneken__
__functional_fault_models__
__radiation_hardening__
__error_susceptibility__
__interconnect_test__
__electronically_tunable__
__carbon-based__
__flit-level__
__shift_registers__,
__ATPG_tools__.
__cell_array__.
__application-specific_processor__
__insertion_technique__
__2-D_DWT__.
__test_development__.
__Platform-based_design__
__Cost_functions__
__low-area__
__wire_bonding__
__list_processing__.
__defect_coverage__,
__SCI-based__
__future_chip_multiprocessors__
__carry_lookahead_adder__
__partial_redundancy_elimination__.
__low_power_SRAM__
__Low_Noise_Amplifier__
__metal_layers__,
__multigrid_algorithms__
__partial_dynamic_reconfiguration__
__logic_elements__,
__analog_blocks__.
__Power-constrained__
__prototyping_platform__.
__Montgomery_modulo__
__power_dissipation_during_test__
__arithmetic_units__,
__crossing_minimization__.
__sensor_platform__.
__task_level__.
__Bit-parallel__
__embedded_multimedia_applications__.
__RTL_circuit__
__RIPEMD-160__,
__test_data_compression_technique__
__peak_energy__
__modern_VLSI_designs__
__monolithic_register_file__
__two_sided__
__Hardware_overhead__
__CPU_cores__,
__static_CMOS_gates__.
__irregular_reductions__
__0.13_µm__
__specialized_processors__
__current_mirrors__.
__programmable_interconnect__.
__linked_faults__.
__fast_incremental__
__million_pixels__
__CMP_variation__
__configuration_generation__
__memory_transactions__.
__floating-point__,
__field-effect_transistor__
__common-gate__
__loop_structures__.
__circuit_testing__.
__minimal_resources__.
__differential_input__
__GB/sec__
__Pentium_4_processor__
__scientific_benchmarks__
__analog_designs__
__protection_technique__
__clocking_schemes__
__heat_removal__
__logic_synthesis_tool__
__CMOS_image_sensors__
__yield-loss__
__coupled_noise__
__gridless_detailed__
__bus_configuration__
__wire_sizing__.
__open_faults__.
__future_technology_nodes__
__noise_susceptibility__
__TPC-C__.
__power_saving_techniques__
__Electrical_characterization__
__microcontroller_based__
__synthesized_circuits__
__multilayer_ceramic__
__functional_simulation__,
__maximum_instantaneous_current__
__feedback_bridging_faults__
__SPEC_OMPM2001__
__wide_fan-in__
__basic_retiming__
__zero-overhead__
__data_layouts__.
__k-CNOT__
__low_power_and_low__
__voltage-frequency__
__RF_components__
__short_defects__
__embedded_processor_cores__
__synchronous_sequential__
__clock_skew_minimization__
__CPU_architectures__
__Look-Up_Tables__
__pseudo-random_testing__
__SiGe_BiCMOS_technology__.
__crosstalk_faults__.
__semiconductor_technologies__.
__fewer_transistors__
__standard_cell_designs__.
__timing_faults__.
__Micro_Electro_Mechanical_Systems__
__sub-100_nm__
__MTCMOS_circuits__
__core-based_systems__.
__datapath_designs__.
__VLSI_architectures__.
__lookup-table__
__compressor_trees__
__gate_stacks__
__Chip_design__
__warp_processing__
__CMP_systems__
__micro-operation__
__stack_based__
__low_power_operation__
__multiplexer_based__
__carry-skip_adders__
__GHz_range__
__Tesla_C870__
__charge_loss__
__down-converter__
__Infineon_Technologies__
__CMP_architecture__,
__clock_recovery_circuit__
__interconnect_structure__.
__cross-talk__.
__high_resistance__
__sacrificial_layer__
__spurious_transitions__
__input_stimulus__.
__SPICE_compatible__
__timing_predictability__.
__scan-based_testing__.
__area_and_power_dissipation__.
__heterogeneous_MPSoC__.
__CMOS_logic_gate__
__temperature-induced__
__hard_real-time_embedded_systems__
__TAP_controller__
__nanoscale_circuits__.
__peripheral_cores__
__signal_swing__
__interlock_collapsing__
__oversampling_ratio__
__conditional_resource_sharing__
__dynamically_reconfigurable_architecture__.
__hybrid_nano/CMOS__
__high_defect_coverage__
__CNFET-based__
__broadside_tests__
__power_macromodeling__
__VHDL_simulator__
__Binary_Coded_Decimal__
__DRAM_main_memory__
__embedded_tutorial__.
__domino_logic__,
__resistive_bridges__
__analytical_delay_model__
__asynchronous_control_circuits__
__stream_processor__.
__multicore_designs__
__high-speed_circuits__
__power_bus__
__pipelined_execution__
__Execution-driven__
__DSP_cores__.
__Phased_Logic__
__nanometer_technology__,
__reconfigurable_processor__.
__nano_scale__
__input_capacitance__
__power_gating__,
__pulse_width__,
__PC_board__
__gather_and_scatter__
__GHz_Pentium_4__
__Function_inlining__
__Montgomery_multipliers__.
__Montgomery_multiplications__
__achieves_significant_speedups__
__bus-invert__
__sequential_test_generator__
__multipole-accelerated__
__dynamic_thermal__
__cell_design__.
__input-referred_noise__
__lifetime_prediction__
__multiple-valued_logic_circuits__.
__fault_dictionaries__
__radio_frequencies__
__Data_path__
__schematic_capture__
__coarse-grain_dataflow__
__badly_needed__
__functional_density__
__fault_modes__
__matrix_multiplication_algorithm__,
__0.5_micron__
__multi-processor__.
__supply_currents__
__application_specific_processors__
__permanent_errors__
__wide-area_network__.
__aging_effects__,
__clock-powered__
__high-capacitance__
__machine_vision_systems__
__nanoelectronic_circuits__.
__equivalent_resistance__
"__Autonomous_Decentralized__
__random_number_generation__,
__application_specific_instruction_set_processors__
__implantable_biomedical__
__pipelined_machines__.
__column-parallel__
__AER-based__
__cross-contamination__
__Predictive_Technology_Model__
__FPGA_chip__,
__COSMOS__.
__key_expansion__
__interprocedural_pointer_analysis__
__frequency_divider__.
__adiabatic_circuit__
__operation_mode__,
__logic_diagnosis__
H.__264/AVC_deblocking_filter__
__shock_resistance__,
__hardware_Trojan__
__180_nm_CMOS__
__configurable_architectures__
__scalar_processor__
__unified_shader__
__subword_parallelism__.
__low-dropout_regulator_with__
__lockup-free__
__bare_die__
__standard-cell_library__
__Variability-aware__
__parasitic_capacitance__.
__An_ultra-low-power__
__true_single-phase__
__An_ultra_low_power__
__fast_Fourier_transform_algorithm__
__subthreshold_region__
__nested_loop_programs__
__usage_scenario__,
__low_power_dissipation__,
__modular_software_systems__
__scheduling_instructions__
__deep_pipelines__
__ARM_processor__,
__SimpleScalar_simulator__
__compilation_flow__
__combinational_or_sequential__
__checker_processor__
__soft_error_tolerance__
__copper_interconnects__
__CELL_processor__.
__memory_buffers__,
__logic_circuit__,
__CABAC_encoder__
__low_power_operation__.
__leakage_power_dissipation__.
__Power_constrained__
__Intel_compiler__
__low-power_and_high-speed__
__soft_error_protection__
__Intel_IXP2800__
__standard-cells__
__power_management_unit__
__architectural_transformations__
__read-after-write__
__pipeline_processors__
__8-bit_microcontroller__
__bitstream_parsing__
__dynamic_frequency_scaling__
__operator_training__.
__frequency-scaling__
__Test_power__
__hardware-managed_cache__.
__vectorizing_compiler__
__electrical_simulation__
__FPGA_interconnects__.
__Memory_hierarchy__
__layout_level__
__PLA-style_logic__
__on-chip_inductance__.
__photonic_devices__.
__chip-scale__
__transceiver_architecture__
__transient_energy__
__path_history__
__locality_improvement__
__temperature_independent__
__wire-limited__
__array_processor__,
__differential_cascode_voltage_switch__
__journaling_file_system__
__dual-bank__
__Transaction_level_modeling__
__scan_enable_signals__
__delay_fault_coverage__.
__Dynamic_memory__
__long_interconnects__.
__multiprocessor_simulation__
__SIMD_parallelism__
__bit-serial_multiplier__
__frequency_conversion__
__designer_productivity__
__temperature_effects__
__network_packet_processing__
__reduced_pin-count__
__SoC_architecture__.
__density_constraints__.
__Functional_simulation__
__BiCMOS_technology__
__Cadence_Design__
__frequency_scaling__.
__FPGAs_and_ASICs__
__AC-DC_transfer__
__test_point_insertion__.
__BIST_environment__.
__Analog_design__
__SPICE_simulation__,
__video_signal_processing__
__receive_side__
__multi-core_architecture__,
__shift_register_based__
__circuit_structure__,
__transistor_sizes__.
__Level-3_BLAS__
__VHDL_or_Verilog__
__page_tables__.
__central_electronic_complex__
__deterministic_BIST__
__internal_parallelism__
__load_capacitance__,
__gas_discharge__
__domino_gate__
__threshold-voltage__
__resistive_defects__
__resource_binding__,
__macro_blocks__.
__logic_implications__.
__test_vector_generation__.
__QCA_implementation__.
__flip-chip_package__
__compressed_test_data__
__wireless_receivers__
__Transistor-level__
__nonvolatile_memories__
__design_kit__
__clock_trees__.
__DVS_and_ABB__
__proximity_effects__
__multi-standard_wireless__
__cell_layout__.
__synchronous_data_flow__
__noise_margin__.
__defect_probabilities__
__digital_compensation__
__MIMD_computer__.
__genetic_circuits__
__Starter_Kit__
__Elmore_delay_model__.
__fault-tolerant_designs__
__C-programs__
__audio_signal_processing__.
__System_on_Chips__
__series_FPGAs__
__logic_testing__.
__MPEG-2_encoder__
__stream_buffers__,
__threshold_voltage_variations__
__GALS_systems__
__datapath-oriented__
__motion_estimators__
__variable-frequency__
__45nm_CMOS__
__digital_logic_circuits__
__acyclic_sequential_circuits__
__bypass_networks__
__sub-100nm_CMOS__
__testable_circuits__
__event-driven_simulations__.
__vision_research__.
__iterative_logic_array__
__video_processing_applications__
__embedded_memory_arrays__
__loopback_test__
__low_noise__,
__Modern_embedded_processors__
__Booth_multipliers__
__fault_modeling__,
__double-tree__
__replacement_technique__
__gain-bandwidth_product__
__sub-sampling__.
__interconnect_fabrics__
__scalability_analysis__.
__instruction-set_architecture__
__fault_equivalence__
__reconfigurable_architecture__,
__CMOS_operational_amplifier__.
__power_sensitivity__
__gate_networks__
__color_filter__
__minimal_hardware_overhead__
__complex_gates__.
__static_mapping__
__resource_recycling__
__100-nm__
__test_application_scheme__
__a_4__-wide
__electro-thermal_simulation__
__identical_units__
__65nm_CMOS_technology__
__compression_and_decompression__,
__logic_simulators__.
__permanent_and_transient_faults__
__combinational_logic_blocks__
__Theoretical_background__
__LTPS_TFTs__
__delay_measurement__.
__delay_estimation__,
__structural_tests__
__leaf_cells__
__embedded_memory_cores__.
__thin-film_transistor__
__permanent_faults__,
__boundary_scan_cells__
__analytical_placement__.
__code_compression__,
__realistic_faults__.
__SHA-3_candidates__
__bias_voltages__.
__labeling_connected_components__
__thermal_cycling__.
__parasitic_resistance__
__pipelining_technique__
__space_compactor__
__switching_devices__.
__fully_scanned__
__random-access_memories__
__low_noise_amplifiers__.
__path_delay_fault_testing__
__network_processing_applications__.
__Linux_OS__.
__circuit_description__,
__dynamic_instruction_scheduling__
__scalable_multiprocessor__
__ultra-large__
__electronic_circuit__,
__translation_table__
__conventional_ATPG__
__common-mode_feedback__
__high-volume_production__
__Pentium_4__,
__dual-rail_circuits__
__power_dissipations__
__synchronous_design__.
__scan_clock__
__self-timed_circuits__,
__steady-state_thermal__
__chip_size__,
__CMOS_quadrature__
__multi-core_platform__
__comparator_circuit__
__0.35_micron__
__LSI_Logic__
__mapping_techniques__.
__arrayed_waveguide_grating__
__binary_coded_decimal__
__invalid_states__
__multiple-processor__
__port_scan_detection__
__related_failures__.
__switching_power__,
__scan-based_BIST__.
__multiple_clock_domains__.
__dielectric_spectroscopy__
__Sony-Toshiba-IBM__
__ISCAS89_benchmarks__.
__180nm_CMOS__
__process_corner__
__asynchronous_pipelines__.
__error_vector_magnitude__
__parallel_logic_simulation__
__scan_technique__
__decoder_implementation__
__serial_processing__
__future_microprocessor__
__control_speculation__.
__power-delay__
__video_signal_processing__.
__layout_tools__.
__Xilinx_Virtex_FPGAs__.
__PCI-based__
__place_and_route__.
__partially_reconfigurable_FPGAs__.
__FPGA_routing_architecture__
__standard_cell-based__
__dynamic_power_supply_current__
__multi-input_addition__
__TCP_stack__
__BiCMOS_process__.
__post-silicon_timing__
__fault_modeling__.
__dual_processor__
__Rapid_Single_Flux_Quantum__
__load_squared__
__optical_ring__
__application-specific_instruction-set_processors__
__RTL_simulation__.
__thermally_constrained__
__MOSFET_device__
__pulse-width_modulation__
__NoC_topologies__
__domino_circuit__
__Intel_Delta__
__scaled_technologies__
__operating_margin__
__Encore_Multimax__
__Xilinx_MicroBlaze__
__SAR_ADC__.
__electronic_designs__
__circuit_level__.
__memory_dependence_prediction__
__direct-access__
__functional_descriptions__.
__hardware_units__,
__shared_memories__
__RAM_chips__
__device_sizes__,
__input_range__
__built-in_redundancy_analysis__
__Motion-JPEG__
__standard_cell_technology__.
__single-inductor_dual-output__
__distributed-memory_machines__
__vector_architecture__
__JiST/SWANS__
__embedded_memory_blocks__.
__clock_net__
__Circuit_simulations__
__reconfigurable_functional_unit__
__custom_computing_machines__
__embedded_SRAMs__.
__analog_ICs__
__analog_ICs__.
__IC_chips__
__software_managed__
__clock_lines__
__transistor-level_circuit__
__synchronous_networks__.
__power-dissipation__
__multiple_FPGAs__
__Parallel_computations__
__RAM_blocks__
__die_temperature__
__envelope_detector__
__content-addressable_memory__.
__elliptic_curve_processor__
__setup/hold__
__logic_block__,
__FPGA_coprocessor__
__voltage_swings__
__placement_constraints__.
__memory-hierarchy__
__AES_core__
__circuit_optimizations__
__repeater_size__
__evaluation_board__
__differential-pair__
__Field_Programmable_Transistor_Array__
__configurable_logic__,
__placement_tool__,
__CMOS_inverter__.
__analog_parts__
__saturation_arithmetic__
__Smith-Waterman_algorithm__
__read_only_memory__
__placement_contest__
__logic_verification__.
__HDL_models__
__node_controller__
__poor_data_locality__
__mixed-voltage_I/O__
__network-on-chip__,
__delay_optimization__.
__latch_design__
__logic_modules__.
__quality_factor__.
__redundancy_techniques__,
__fault_classification__,
__Ethernet_link__
__gate-array__
__operation_mode__.
__LSI_circuits__.
__FPGA-based_emulation__
__interconnect_circuits__.
__Texas_Instruments__.
__at-speed_scan_testing__.
__IR-drop__,
__common_source__
__pseudorandom_pattern_generator__
__Experimental_resultson__
__SRAM_yield__
__CMOS_digital_circuit__
__multi-level_cell__
__redundancy_scheme__,
__Circuit_optimization__
__circuit_components__.
__artificial_retina__
__electron-beam_lithography__
__IDDQ_tests__.
__wakeup_scheduling__
__power_mode_transition__
__Innovative_practices__
__schematic_diagrams__
__current_comparator__.
__floating_point_number__
__fully-depleted_SOI__
__stuck_faults__
__signal_correlations__
__post_office__
__output_signals__.
__communication_bus__
__gate_delay_fault__
__clock_tree_synthesis__.
__ADC_testing__
__shared-memory_machines__.
__floorplan-aware__
__dynamic_random-access_memory__
__identical_blocks__
__heterojunction_bipolar_transistor__
__gate_placement__
__Threshold_voltage__
__reversible_logic_gates__
__buck_regulator__
__MIMD_architecture__
__silicon_technology__.
__transaction-level_models__
__mass-production__
__physical_layout__.
__scan_flip-flop_selection__
__Compiler-based__
__MPEG-4_video_encoder__
__integration_technology__.
__circuit_sizing__.
__multiprocessor_cache__
__crosspoint_faults__
__current_testing__.
__reliability_concerns__.
__synthesis_techniques__,
__NAND/NOR__
__mixed-size_placement__.
__multiport_memory__
__combinatorial_circuits__
__Sun_Ultra__
__core_based__
__token_ring__,
__low_hardware_overhead__.
__datapath_merging__
__microcode-based__
__400-MHz__
__cache_consistency_protocol__
__CMOS_circuit_design__
__floating-point_performance__
__differential_signaling__
__processing_array__
__130nm_CMOS__
__wake-up_receiver__
__capacitive_loads__
__jitter_measurement__.
__90_nm_CMOS_technology__.
__electrical_simulations__
__combinatorial_logic__
__transistor_dimensions__
__high_output_impedance__
__power_grid__,
__placement-aware__
__random_dopant_fluctuations__
__MP-SoCs__
__graphene_nanoribbon__
__standard-cell_based__
__comparator-based__
__GDDR5__
__parallelization_and_vectorization__
__mixed-signal_design__
__nonlinear_activation_functions__
__transistor_reordering__
__mesh_topologies__.
__hardware_IPs__
__synthesizable_HDL__
__computing_element__
__leakage_reduction_techniques__.
__tele-conference__
__output_power__.
__custom_VLSI__
__dual_port__
__hierarchical_designs__.
__lens_distortion_correction__
__liquid_cooling__
__background_calibration__.
__grain_sizes__
__HDL_descriptions__
__macro_cell__
__small-memory__
__core_library__
__de-skewing__
__wafer-probe__
__megabits_per_second__
__associative_processors__
__Automated_Test_Equipment__
__switching_converters__.
__BIST_resources__
__direct_solvers__
__DPA_resistance__
__quantum_chromodynamics__
__dynamically_reconfigurable_processors__
__speculative_multithreading__.
__SPEC_CPU95__
__parallel_processor__,
__strongly_fault-secure__
__maximum_power_point__
__benchmark_sets__.
__floating_point_unit__
__offset_cancellation__
__XOR_gates__.
__state_retention__
__Turbo_decoders__
__cardiac_pacemaker__
__timing_speculation__.
__Parallel_implementation__
__solid-state_disks__
__router_microarchitecture__
__wire_length_distributions__
__Semantics-preserving__
__off-chip__.
__multiprocessor_configurations__
__optically_connected__
__integrated_circuit__,
__optical_link__
__thermal_management__,
__radiation_effects__
__thread_level_parallelism__.
__decompression_hardware__
__Pentium_M__
__leading-zero__
__video_resolutions__
__failure_mechanisms__,
__analog_signal_processing__.
__path_delay_testing__
__cellular_differentiation__.
__S-Box__.
__latency_improvement__
__re-_duce__
__multimedia_kernels__
__diode_laser__
__synchronous_digital_systems__.
__asynchronous_sequential_circuits__.
__solid_state_drives__
__Reliability_studies__
__total_leakage_current__
__Molecular_communication__
__interconnect_pipelining__.
__NVIDIA_GPUs__.
(__CAMs__)
__DNA_detection__.
__thin_film_transistor__
__ISA_support__
__retargetable_code_generation__
__instruction_set_simulation__
__Functional_validation__
__CMOS_VLSI_circuits__
__Area_optimization__
__clustered_faults__
__multicore_systems__,
__voltage_regulators__.
__chip_size__.
__feasibility_analysis__.
__loop_accelerators__
__electrical_stress__.
__0.18µm_CMOS__
__dual-gate__
__substrate_bias__
__instruction_set_processors__.
__MPEG4_decoder__
__cycle_accuracy__
__digital_receiver__
__Intel_Itanium__
__ASIP_synthesis__
__Transistor_level__
__automated_layout__
__ASICs_and_FPGAs__.
__instruction_set_simulator__.
__task-level_parallelism__,
__single-chip_multiprocessor__
__hardware/software_co-simulation__
__timing-critical_paths__
__smaller_feature_sizes__
__vector_unit__
__0.18-µm_CMOS_technology__
__successive_approximation_ADC__
__back-ends__.
__dynamically-scheduled_superscalar__
__0.18_&mu__;m
__charge_pumps__.
__RISC_processors__,
__parallel_counters__.
__GRAPE__-DR
__million_vertices__
__March_tests__.
__TPC-W__,
__multi-core_chips__.
__directional_coupler__
__IC_design__,
__commercial_and_scientific_workloads__
__lithography_process__
__Digital_Unix__
__micro-architectures__.
__CPU_version__.
__compute_engines__
__matrix-matrix_multiplication__.
__RSA_decryption__
__Meiko_CS-2__,
__Loop_transformations__
__raster_display__
__dynamic_memory_managers__
__1280_×__
__Non-Uniform_Cache_Architectures__
__an_analog_VLSI__
__Pentium_4_processor__.
__binary_adders__.
__nanoscale_CMOS__.
__reconfigurable_meshes__.
__considering_process_variations__
__self-checking_circuits__
__fault_propagation__.
__universal_literal__
__gate-drain__
__distributed-memory_systems__.
__Hardware_architecture__
__leakage_reduction_technique__
__SoC_testing__.
__combinational_logic_synthesis__
__LUT-based_FPGAs__
__highly_programmable__
__mapping_strategy__.
__FPGA_routing_architectures__
__block_placement__,
__22nm_CMOS__
__interconnection_opens__
__processor_cache__
__Virtex-E__
__sequential_benchmark_circuits__.
__device_scaling__.
__dual-supply__
__wireless_microsensor__
__active_pixel_sensor__
__induced_errors__
__deterministic_test__
__image/video_processing__.
__multiple_stream__
__multi-FPGA_systems__.
__test_vector_generation__
__faulty_module__
__heat_sinks__
__Design_exploration__
__soft-error-tolerant__
__low-phase-noise__
__strained_Si__
__Berger_codes__.
__Carnegie_Mellon_University__;
__hardware_assists__
__process_variation-aware__
__high_defect__
__development_boards__
__multicore_chips__.
__switched-opamp__
__Thread_Level_Parallelism__
__carry_select_adder__
__signal_flow_graphs__.
__Concurrent_error_detection__
__Built-in_Self-test__
__SystemC_simulator__
__coupling_faults__,
__An_ultra_low-power__
__heterogeneous_parallelism__
__QCA_cells__,
__power_consumption_estimation__
__TSMC_0.18_μm__
__hardware_fault_tolerance__
__MCM_substrate__
__Embedded_tutorial__:
__independent_disks__
__3.6_GHz__
__response_analysis__
__inter-tile__
__computational-intensive__
__electrical_interconnects__
__optical_waveguides__.
__SGI_Challenge__
__multimedia_applications__:
__minimal_test_sets__
__CMOS_implementation__
__application_specific_processors__.
__device_layers__.
__variable_voltage__
__programmable_DSP__
__SDRAM_controller__
__Silicon-based__
__layout_based__
__nanometer_regime__,
__0.5_µm__
__switch-level_simulator__
__specialized_functional_units__
__storage_ring__
__Dynamic_compilation__
__datapath_components__
__short_wires__
__inner_loops__,
__power_grid_verification__.
__low_input_impedance__
__SRAM_based__
__70nm_process__
__all-digital_PLL__
__throughput_computing__
__sub-1V__
__multiple_constant_multiplication__
__substrate_noise_analysis__
__circuit_placement__
__RF/microwave__
__collective_communication_routines__
__MPI_collective_communication__
__Intel_architecture__
__constraint_graphs__.
__sub-100nm__
__power_generators__
__VHDL_language__
__low-power_consumption__
__0.13um_CMOS__
__register_spilling__
__nanometer_technologies__,
__PC-cluster__
__power_domains__.
__fine-pitch__
__Thread_Checker__
__PTL_circuits__
__noise-immune__
__pipelined_A/D_converters__.
__V-I_converter__
__single-instruction__,
__DMA_engine__
__bound_checking__
__FPGA_routing__.
__Scheduling_tasks__
__cycle-accurate_simulation__.
__clock_skew_optimization__
__clock_network__,
__guard-band__
__parallel_iterative_methods__
__SGI_Origin__
__switching_speed__.
__SOI_CMOS__.
__larger_circuits__.
__instruction_execution__,
__gamma_camera__.
__RLC_tree__
__optimization_methodology__.
__NoC_platform__
__MIMD_machines__
__nonlinear_analog_circuits__
__pin_count__,
__memory_controller__,
__micro-power__
__inspector-executor__
__static_noise_analysis__
__energy-delay_product__.
__90nm_technology__,
__NoC_designs__.
__soft_error_detection__
__vertically_and_horizontally__
__SEU-tolerant__
__distributed_RC__
__telecom_systems__
__giga-scale__
__single-Vdd__
__low-power_mode__
__equivalent_circuit_model__
__nanometer-scale_devices__
__digital_CMOS_circuits__
__guardband_reduction__
__cycle_counts__.
__thickness_range__
__memory_cell_array__
__scan_chain__,
__superscalar_microprocessor__
__CMOS_transconductor__
__IR_drop_analysis__
__matrix_form__.
__compact_MOSFET__
__block-cyclic_data__
__passive_filter__
__reconfigurable_computing_platforms__
__virtual_reconfigurable_circuit__
__Battery_lifetime__
__nanometre__
__chaotic_oscillator__
__vertical_interconnects__
__decompression_algorithm__
__regular_logic__
__delay_line__.
__dual_ported__
__network_attached_storage__
__CML_buffers__
__production_cycle__
__leakage_reduction_techniques__
__active_leakage_power__
__independent_circuit__
__video_signal_processor__
__real_estate__.
__Wave-pipelined__
__reversible_logic_circuits__
__flash_ADCs__.
__Power_supply_noise__
__Charge-based__
__0.25-μm__
__Thermal_analysis__
__RC_trees__
__dataflow_architectures__.
__ladder_diagram__
__NMR_structure__
__global_router__,
__architectural_configurations__.
__adiabatic_logic__.
__wireless_transceivers__
__energy_harvesting_devices__
__Xilinx_4000__
__power_envelope__
__Look_Up_Table__
__logic_optimization__,
__operating_speed__.
__hardware_emulation__.
__Results_showing__
__DLL_based__
__Bose-Lin__
__instruction_cache_performance__
__MIPS_R10000__
__XML_filtering__.
__low-power_design__,
__thread_mapping__
__SIP_message__
__modern_GPUs__.
__parallel_asynchronous__
__ultra_high-speed__
__global_wires__.
__SRAM_cell_design__
__leakage_constraints__
__future_nanoscale__
__clock_deskew__
__adaptive_FIR_filter__
__wafer_dicing__
__arbitration_algorithms__
__processor_simulator__.
__spectral_purity__
__SoC_bus__
__pipelined_scheduling__
__Redundant_via_insertion__
__dual_quad-core__
__SMP-aware__
__SoC_test_scheduling__
__hybrid_circuits__
AB__^2__
__Circuit_partitioning__
__Maze_routing__
__technology_options__
__gm-C__
__TSMC_0.18__
__gate_current__
__strong_inversion__
__Board-level__
__2.6_GHz__
__Chip_Multi-Processors__
__moduli_set__.
__transient_power__
__variable-precision__,
__device_physics__
__extremely_low_power__
__arithmetic_unit__,
__power_attacks__.
__bond_pad__
__embedded_DRAM__.
__wire-bonding__
__fault_analysis__,
__600_MHz__
__long_BCH__
__macromodeling_techniques__
__anisotropic_conductive_film__
__SRAM_designs__.
__hot_carrier_effects__
__Reliability_enhancement__
__thermal_effect__
__low-radix__
__lumped_element__
__superscalar_architectures__.
__circuit_tuning__
__parasitic_bipolar__
__Area_minimization__
__heterogeneous_multiprocessors__
__fractional-N_PLL__
__body-biasing__
__cache_optimization__.
__programmable_gain_amplifier__
__end-around_carry__
__hybrid_circuit__
__thickness_variation__
__HSPICE_simulation__.
__SRAM_designs__
__CMOS_technologies__,
__wirelessly_powered__
__Dynamic_thermal_management__
__CMOS_current__
__thermal_sensor__.
__instructions_per_second__
__Look-Up-Table__
__pseudorandom_number_generators__,
__embedded_SRAM__.
__speed_limits__
__voltage_domains__
__multiple_input_signature_register__
__LDPC_decoder_design__
__anti-aliasing_filter__
__through_silicon_vias__
__short-circuit_power_consumption__
__bridging_fault_simulation__
__Steiner_tree_algorithm__
__sparsely_interconnected__
__Finite_state_machine__
__drive_circuit__
__circuit_families__
__detailed_routing_algorithm__
__runtime_parallelization__
__ambient_vibration__
__independently_controlled__
__multiprocessor_configuration__
__embedded_compression__
__Dual_Rail__
__CMOS_amplifier__
__bus_structure__.
__binary_arithmetic__
__RF_power_amplifiers__
__test_technique__,
__localize_faults__
__low_power_designs__
__skew_compensation__
__random_generators__
__operational_transconductance_amplifiers__
__analytical_placer__
__floating-point_division__
__synthesized_circuits__.
__parametric_failures__
__power-proportional__
__ultra_fast__
__single_and_double_precision__
__self-resetting_stage_logic__
__thermal_environment__.
__parallel_prefix_adders__
__transition_delay_fault_coverage__
__equivalent_circuit_models__
__state_encoding__.
__subthreshold_and_gate_oxide__
__net_routing__
__Montgomery_multiplication_algorithm__
__interconnection_delays__
__component_level__.
__A_12__
__PE_array__.
__Special_purpose__
__based_design__.
__tolerating_multiple__
__bus_synthesis__
__transcendental_function__
__processing_element__.
__channel_length__.
__FDDI_network__
__DNA_probe__
__operand_isolation__
__integrity_monitoring__
__ball_grid_array_packages__.
__page_replacement_algorithm__
__clock_tree_construction__
__a_4__-__core_CMP__
__graphics_processing_unit__.
__Mb/s__,
__GSM/GPRS/EDGE__
__Application-Specific_Integrated_Circuits__
__dynamically_reconfigurable_processors__.
__RNS_arithmetic__
__constant_multipliers__
__modulo_2n-1__
__DSP_circuits__
__DCT_and_IDCT__
__ternary_CAM__
__mesh_connected__
__flexible_configuration__,
__thin-film_transistors__.
__optically_reconfigurable_gate_arrays__
__FinFET_circuits__
__MPEG_RVC__
__multiprocessor_performance__
__simulation-based__,
__printed_circuit_board__.
__DSP_kernels__
__digital_VLSI_circuits__.
__curve_generation__
__thermal_balancing__
__biquad_filter__
__floating-point_calculations__
__massively_parallel_SIMD__
__variation-aware_timing__
__bus_invert__
__UltraSPARC_III__
__Memory_performance__
__efficient_hardware_implementation__.
__floating_mode__
__differential_difference__
__post-bond__
__NAS_parallel_benchmarks__
__SIMD_vector__
__self-clocked__
__early_release__
__reducing_code_size__
__Montgomery_multiplication__.
__Linux_PC__
__width_ratio__
__Itanium_processor__
__spare_cells__.
__cube-connected__
__Matrix_multiplication__
__MCNC91_benchmark__
__ASIC_chips__
__DSP_platform__
__standard_CMOS__.
__fine-grain_multithreading__
__DSP_implementation__.
__subthreshold_CMOS__
__area_efficiency__,
__embedded_processor_cores__.
__highly_parallel_architecture__
__N-modular_redundancy__
__gigascale_integration__
__CMOS_VLSI_chip__
__soft-core_processors__
__Low_noise__
__submicron_technology__.
__highly_scaled__
__datacenter_network__
__minimal_communication__
__Redundancy_Addition_and_Removal__
__defect_densities__,
__SRAM_arrays__.
__spot_defects__.
__transparent-scan__
__unknown_output_values__
__automatic_test_pattern_generation__.
__thin-film_multijunction_thermal__
__nonvolatile_memories__.
__hybrid_FPGA__
__BiCMOS_process__
__synchronous_circuit__
__skew_variability__
__nanowire-based__
__IC_testing__.
__fibre_channel__
__cycle-true__
__IC_layout__.
__Test_cost_reduction__
__general-purpose_microprocessors__
__register-renaming__
__average_power_saving__
__minimum_latency__,
__pre-characterization__
__100_Mbps_Ethernet__
__Altera_Stratix_II_FPGA__
__die_temperatures__
__combinational_benchmark_circuits__.
__printed_wiring_boards__
__dual-core_processor__
__buffered_tree_construction__
__leakage_power_optimization__
__standard-cell-based__
__gate_arrays__,
__module_generation__.
__space_compaction__
__antenna_avoidance__
__L1_cache__,
__standby_leakage_current__
__signal_integrity_verification__
__parasitic_extraction__.
__power/ground_networks__
__DVS_processor__
__bipolar_circuits__.
__Double-gate__
__x86_processors__
__Test_pattern_generation__
__clocking_schemes__.
__area_cost__,
__copper_wires__
__laid_out__,
__cycle-accurate_simulation__,
__Chip_Multi-Processor__
__single-electron_tunneling__
__FPGA_configurations__.
__interconnection_structures__.
__operating_temperatures__.
__MCNC_benchmarks__,
__test_structures__,
__post-silicon_validation__,
__AHB_bus__
__active_mode__.
__DSM_technologies__.
__true_random_number_generators__
__temperature_aware__
__routability-driven_placement__
__battery-aware_task_scheduling__
__area-delay_product__
__word-lengths__
__word-length_optimization__
__Graphene_nanoribbon__
__defect_site__
__RTL_VHDL__
__Through_Silicon_Vias__
__parameterized_interconnect__
__mask-programmable__
(__Flash_Translation_Layer__)
__high_sampling_rate__
__low_noise__.
__multi-core_platform__.
__chaotic_circuit__.
__optical_wireless_links__
__routing_topologies__.
__event_coded__
__synthesizing_circuits__
__current_mode_logic__
__fault-locating__
__embryonic_array__
__mode_control__
__multi-level_memory_hierarchies__.
__hardware_pipeline__
__Pixel-Planes__
__pseudoexhaustive_test__
__fragment_shaders__
__mixed-signal_and_RF__
__comparator_design__
__compute-intensive_tasks__
__internal_faults__.
__combinational_benchmark_circuits__
__electrical_simulation__.
__Hash_function__
__fault_resilient__
__hierarchical_testability__
__JPEG2000_encoder__.
__analog_components__.
__hierarchical_test_generation__
__embedded_RAMs__
__carry_save_adder__
__Fault_location__
__switched_capacitor_circuits__.
__BIST_technique__.
__Boundary_scan__
__circuit_board__.
__pseudo-deterministic__
__error_checker__
__wireless_transceiver__.
__single-threshold__
__interconnect_lines__.
__inductance_modeling__
__circuit_testing__
__residue_codes__.
__cryptographic_application__
__Temporal_partitioning__
__fault_secure__
__Test_access__
__mixed-signal_integrated_circuits__.
__MIPS_architecture__
__scan-cell__
__digital_controlled__
__single-poly__
__power_supply_voltage__.
__transition_counts__
__low_voltage__.
__temperature_sensitivity__
__IP-based_designs__
__pipeline_stage__.
__very_low-voltage__
__soft-error_tolerance__
__physical_design_flow__.
__signature_analyzer__.
__self_checking__
__vector_compaction__.
__low_power_BIST__
__noise_injection__.
__level_simulator__
__Test_vectors__
__concurrent_fault_simulation__.
__fault_set__.
__wide_temperature_range__
__instruction_duplication__
__deeply_scaled__
__test_stimulus__.
__Yield-aware__
__successfully_fabricated__
__floating_point_units__
__delay_testability__
__look_up_tables__
__accelerator-based__
__parallel_fault_simulation__
__error_correcting_code__.
__IC_interconnect__
__cache-coherent_shared-memory__
__software_synthesis__,
__NAND-type_flash_memory__
__encoding-decoding__
__digital_circuit__,
__modern_FPGA_devices__
__RSA_processor__
__automated_sizing__
__interconnection_scheme__.
__main_memories__,
__don't-cares__.
__HW/SW_systems__
__circuit_performances__.
__nonlinear_analog_circuits__.
__cell_libraries__,
__ISCAS-89_benchmarks__
__active_devices__.
__data_path_allocation__
__0.35_&mu__;m
__ISCAS_circuits__.
__VCO_based__
__BIST_circuits__
__pipelined_A/D_converter__
__deep_submicron_technology__
__gigabit_per_second__
__module_assignment__
__oscillation-based_test__
__JPEG_compressor__
__digital_microfluidics-based_biochips__.
__test_signal_generation__
__crosstalk_fault__
__deep-submicron_CMOS__
__structural_test__.
__transistor-level_simulations__
__multiple_word-length__
__random-pattern-resistant__
__complex_ASICs__
__standard_cell_ASIC__
__VLSI_design_flow__
__power-saving_techniques__
__skew_scheduling__
__Production_test__
__CMOS_low-noise_amplifier__
__library_characterization__.
__multiprocessor_environment__.
__reconfigurable_instruction_cell__
__steady-state_and_dynamic__
__high_volume_production__.
__wire_segments__.
__die-level__
__TI_DSP__
__open-circuit__
__source-drain__
__frequency-independent__
__voltage-frequency_island__
__dual-slope__
__parametric_fault__
__output_voltage__.
__Self-test__
__Multiple_Data__)
__device_parameters__,
__at-speed_testing__,
__address_decoders__,
__disturb_faults__
__digital-to-analog_converters__
__embedded_systems__;
__defect_level__.
__random_jitter__.
__signal_generator__,
__clock_and_data_recovery_circuit__
__Scan_test__
__Satisfiability_Modulo_Theory__
__phase_detector__.
__Software-defined_radio__
__fabricated_chips__
__test_signal__.
__weakly_programmable__
__host_PC__.
__constraint_driven__
__doping_concentration__,
__test_metrics__.
__path_delay_fault_coverage__.
__performance_optimisation__
__SIMD_architecture__,
__low-voltage__,
__regulated_cascode__
__circuit-level_simulation__
__analog_layouts__.
__CMOS_inverters__.
__BIST_insertion__
__Cobra-H64__
__data-rates__
__adder_cells__
__grinding_wheels__.
__saturation_region__
__power_droop__
__wavelet_image_coder__
__precharge-evaluate__
__A_4__-bit
__scan_latch__
__bit_per_pixel__
__primary_input_vectors__
__circuit_under_test__.
__Test_Configurations__
__binary_arithmetic_coder__
__test_pattern_generator__,
__Verilog__-A.
__testing_frameworks__
__Battery-powered__
__consecutive_transparency__
__LSI_chips__.
__efficiency_evaluation__
__mum_CMOS__
__FPGA_prototyping__.
__coverage_calculation__
__transistor_stacks__
__spacecraft_formation__
__forward_traversal__
__silicon_wafers__.
__dynamic_supply_current__
__AC_power__
__Cell_Fault_Model__
__Xilinx_Virtex-II_FPGA__
__dB_dynamic_range__
__scan_shifts__
__DC/DC_converter__
__frequency_domain_analysis__
__Maximum_power__
__macro_data_flow_graphs__
__Linux_operating_system__,
__dual_supply_voltage__
__self-testing__,
__RISC_microprocessor__.
__16-bit__,
__carry-skip_adders__.
__carry-lookahead_adder__
__Signature_analysis__
__path-delay_faults__
__interconnect_load__
__performance_and_power_dissipation__.
__buck-boost_converter__
__multiconductor_transmission_lines__
__single_scan__
__high-impedance__
__diagnostic_test_sets__
__stuck-fault__
__functional-level__
__launch-off-capture__
__external_tester__
__spectrum_analyzer__.
__output_voltage_ripple__
__pseudorandom_testing__.
__0.13µm_CMOS__
__rotation_direction__
__analog_testing__
__serial_codes__
__crosstalk_coupling__
__scan-shifting__
__majority_gate__
__compact_test_sets__.
__voltage_stress__
__0.25_µm__
__fault_tolerant_designs__
__carry_logic__
__neural_circuit__.
__transition_fault_testing__
__voltage_stress__.
__yield_loss__,
__small_buffers__,
__analog_to_digital_converters__.
__dynamic_compaction__
__meander_line__
__Intel_processors__
__threshold_logic_gates__
__forward_body_biasing__
__thermal_energy__.
__clock-free__
__periodic_structure__
__defect_maps__
__scan_shifting__
__nanometer_scale__.
__bit_cell__
__error_detection_schemes__
__fault_injection_attacks__
__reverse_bias__
__screen_image__
__cellular_array__.
__transient_fault_tolerance__
__lifetime_reliability__.
__software_rejuvenation__,
__pipeline_structures__.
__Higher_performance__
__particle_strikes__.
__reconfigurable_computing_platform__
__matrix-matrix_multiplication__,
__bulk-Si__
__heavy-ion__
__6T-SRAM__
__FFT_core__
__RTL_circuits__.
__electrical_vehicles__.
__structured_ASICs__.
__FIR_filter_architecture__
__standard_cell_technology__
__measurement_technique__.
__parallel-pipeline__
__power-constrained_test_scheduling__
__host_bus__
__digital_IC__
__voltage-island__
__ripple-carry_adders__
__The_Cell_Broadband_Engine™__
__local_bus__
__rapid_reconfiguration__
__substring_search__
__dual_Vdd__
__PTL_circuits__.
__error_correcting_codes__,
__architectural_synthesis__.
__PCB_design__
__bubble_memories__
__inter-connect__
__IBM_360__
__high_throughputs__
__multiprocessor_environment__
__control_flow_errors__.
__Odin_II__
__magnetic_film__
__&deg__;C
__circuit_topology__,
__LSI_circuits__
__control_store__.
__normal_basis_multipliers__
__linear_pipeline__
__event_synchronization__
__noise_filtering__.
__processor_simulators__.
__instruction_set_simulator__
__cache_simulator__.
__bandwidth_reduction__.
__FPGA_interconnect__.
__shared_memory_architecture__
__general-purpose_microprocessors__.
__disk_buffer__
(__Real-time__
__magnetic_core__
__compiler_controlled__
__SIMD_processors__.
__VLIW_processors__,
__MIPS__-like
(__Short_communication__).
__thermal_characteristics__
__Binary_translation__
__fully-pipelined__
__lookup-table_based__
__Behavioral_simulation__
__optical_switches__,
__force_calculation__
__floating-point_operators__
__chain_management__
__memory_architectures__,
__micro-threading__
__observability-based__
__Broadcom__
__successfully_tested__.
__message_driven__
__oscillator_phase_noise__
__message_passing_communication__.
__MIMD_systems__.
__block_turbo_decoder__
__speed_improvement__.
__residue_number__
__radix-2_signed-digit__
__short-path__
__Clock_distribution__
__PowerPC_microprocessors__.
__leakage_power_minimization__
__source-coupled_logic__
__back_end__.
__synchronous_mode__
__transistor_width__
__Pentium_processor__
__optical_buses__
__full_adders__.
__based_solution__,
__throughput_optimization__.
__dielectric_layers__
__carry_free__
__binary_floating_point__
__Wallace-tree__
__IR_scene__
__verification_flow__.
__memory_subsystems__.
__digit-recurrence__
__defect-aware__
__multiplier_designs__
__floating-point_multiplier__.
__hypercube_architecture__.
__hierarchical_memories__.
__SRAM/DRAM__
__Data_redistribution__
__wireless_telemetry__
__multiple-clock__
__floating-point_hardware__.
__overflow_detection__.
__package_design__.
__package_design__
__High-radix__
__deadlock_avoidance_technique__
__near_threshold__
__reference_clock__
__medium_range__
__Residue_Number_Systems__
__FinFET_technology__
__manufacturing_facilities__.
__Synergistic_Processor_Element__
__massively_parallel_computer__
__decompression_unit__
__layout_synthesis__.
__die-stacking__
__HDTV_decoder__.
__code_size_minimization__
__embedded_DSP_processors__.
__backward-compatible__
__Design_for_manufacturability__
__CMOS_chip__
__structural_transformations__.
__Preliminary_test_results__
/__spl_mu/m_CMOS_technology__.
__level-clocked_circuits__
__power-driven__
__supply_rails__
__deep_submicron_CMOS__
__LDO_regulator__
__Fully_digital__
__double-poly__
__hot-electron__
__kernel-space__
__SIA_roadmap__
__self-timed__,
__broadband_applications__.
__microprocessor_chips__
__fine-resolution__
__SRAM-based_Field_Programmable_Gate_Arrays__
__Code_size__
__VLIW_compiler__
__multiple_instruction__
__High-performance_and_low-power__
__ASIC_implementation__.
__software_thread_integration__
__JPEG_2000_encoder__
__embedded_CPU__
__MP-SOC__
__dataflow_graphs__,
__DSP_chips__.
__quotient-digit_selection__
__intra-task_dynamic_voltage_scaling__
__code_density__.
__LNS_addition/subtraction__
__instruction_encodings__
__quadrature_VCO__
__32-bit_RISC_processor__
__address_buses__,
__nested_loop_programs__.
__multiple_clock_domains__,
__programmable_processors__,
__NTSC_video__
__customizable_processors__.
__wear-leveling_algorithm__
__flash_memory_storage__
__loop_invariant_code_motion__
__MEMS_devices__,
__application_specific_instruction-set_processors__
__soft_processor__.
__Full_Search_Block_Matching_Algorithm__
__injection-locking__
__custom_ASICs__.
__loop-intensive__
__Explicitly_Parallel_Instruction_Computing__
__65nm_technology__,
__instruction-set_extensions__
__cost/performance_tradeoffs__
__hardware_reuse__
__maximum_power_point_tracker__
__block_matching_motion_estimation__
__phase_shifters__.
__directory_scheme__
__improved_reliability__.
__lightly_doped__
__residue_number_systems__.
__adder_cell__
__synchronous_parallel__
__MICAz_motes__
__pulsed-latch__
__cosmic_radiation__
__pipeline_ADCs__
__AES_round__
__counterexample_generation__
__look-up_tables__,
__prototype_board__
__wavefront_array__
__a_4__-processor
__single-chip_multiprocessors__
__ASIC_design__,
__identifying_redundant__
__SOI-CMOS__.
__limited_area__
__switched-capacitor_circuit__
__constrained_random__
__SCSI_bus__
__single_bus__
__tunable_filter__
__driving_circuit__
__binary_arithmetic_coding__
__DCT/IDCT__.
__optical_receivers__
__low-noise_CMOS__
__Galois_field_arithmetic__
__audio_decoder__.
__timing_variability__
__sensitivity_calculation__
__fully_parameterized__
__soft_core_processor__
__add-compare-select__
__function_units__,
__saving_memory__
__number_representation__,
__heterogeneous_multi-processor__
__self-diagnosable__
__Clock_buffer__
__arithmetic_components__.
__Schottky_barrier__
__coverage_estimation__
__power_consumption_and_delay__
__register_sharing__
__digital_phase-locked_loop__
__silicon_micromachining__
__molecular_computation__.
__Through-Silicon-Via__
__MPEG2_encoder__
__multicore_machines__
__biquadratic_filter__
__An_analog_VLSI__
__multiple_bus__
__parallel_discrete_event_simulations__
__porous_structure__
__fuzzy_inferences__
__pure_software_implementation__
__operation_shuffling__
__reconfigurable_devices__,
__heat_flow__.
__performance_characterization__.
__PLL_design__
__FPGA-based_reconfigurable_systems__.
__power-rail__
__custom_memories__
__thin_gate_oxide__
__0.18-um__
__EEPROM_cell__
__device/circuit__
__manycore_systems__.
__IO_performance__
__RF_receiver_front-end__
__High_Performance_Linpack__
__loop-level_parallelism__
__optical_OFDM__
__Logic_Elements__
__pipelined_functional_units__.
__AES_cryptographic__
__neuromorphic_computing__
__gallium_nitride__
__decision_making__)
__thermal_isolation__
__SMP_machine__.
__CMOS_fully_differential__
__collective_I/O__,
__lithography_simulation__
__LC_oscillators__
__SOI_CMOS_technology__.
__vector_compaction__
(__ROSE__)
__mesh_architecture__.
__mesh_architectures__.
__GeForce_8800__
__data_distribution_strategies__
__subthreshold_MOS__
__reducing_disk_power_consumption__
__wide-swing__
__Parallel_implementations__
__Linux_cluster__,
__collective_I/O__.
__CPU_chip__
__VLSI_systolic__
__multi-microprocessor__
__barrier_layer__
__generation_phase__.
__CMOS_bandgap_reference__
__transconductance_amplifier__
__coarse-grained_reconfigurable_architecture__.
__power_distribution_network__.
__graphics_card__,
__broadband_communications__.
__localized_heating__
__cell_structures__.
__relaxation_oscillator__.
__integrated_circuits__:
__full_adder_cell__
__PMOS_transistor__
__digitally-calibrated__
__RF_LDMOS__
__path-delay_fault__
__electrostatic_discharge_protection__
__differential_mode__
__low_noise_amplifier__.
__CMOS_active__
__6H-SiC__
__memory_cell__,
__low_standby_power__
__charge_pumping__
__electronic_nose__.
__secure_cryptographic__
__modulo_operations__.
__placement_tool__.
__flip_chip_on_flex__
__current_sensing__.
__Miller_compensation__
__Gm-C_filters__
__gate_oxide_breakdown__.
__spiral_inductors__.
__pipelined_schedule__
__power_networks__,
__SPICE-compatible__
__Nyquist_frequency__.
__quasi-resonant__
__center-stage__
__threshold_logic_gates__.
__digital-analog__
__multimedia_SoC__
__thermally_induced__
__reseeding_technique__
__elliptic_curve_cryptographic_processor__
__wireless_device__.
__coupled_interconnects__
__threshold_voltages__,
__deep_submicron_circuits__.
__self-compacting__
__XOR_based__
__content_addressable_memory__.
__resonant_tunneling_diode__
__frequency_doubler__
__interconnect_topologies__
__high_performance_microprocessor__
__Design_For_Testability__
__gate_leakage__.
__achieves_higher_throughput__
__high_power_LED__
__Processing_Platform__
__oscillation_amplitude__
__Reliability_assessment__
__power_consumed__
__path_testing__
__heterogeneous_MPSoCs__
__complexity_grows__,
__bandgap_voltage_reference__.
__Gate_Arrays__
__circuit_level_techniques__
__stencil_computations__,
__ASIC_technology__.
__sense_amplifiers__.
__ultra-scale__
__nanoscale_circuits__
__First_In_First_Out__
__CMOS_ring_oscillator__
__cell_layout__,
__curvature-compensated__
__analog_portion__
__integer_motion_estimation__
__comparator_circuits__
__epileptic_seizure_detection__
__voltage/frequency_scaling__
__VLSI_arrays__.
__register_renaming__.
__binary_translator__
__1024-point_FFT__
__content_addressable_memories__.
__generating_test_vectors__
__media_processor__
__Chien_search__
__during_high-level_synthesis__
__wire_bonding_process__
__CADENCE__
__ultra_deep_sub-micron__
__care_bit__
__prime_generation__
__Intel_Core2__
__IP_protection__.
__DSP_blocks__
__source_degeneration__
__outer_level__
__soft_error_rates__,
__biomedical_implants__.
__distributed_shared-memory_systems__.
__layout_optimization__,
__128×128__
__readout_architecture__
__interconnect_optimization__.
__flash_ADC__.
__temperature-sensitive__
__based_designs__.
__RISC_architectures__.
__electromagnetic_radiation__,
__Test_compression__
__Welcome_Message__.
__telecom_systems__.
__Pre-layout__
__switch_boxes__.
__table_generation__
__test_compression_environment__.
__CMOS_LNA__.
__delay_insensitive__
__extraction_tools__.
__dynamic_test_compaction__
__general-purpose_processor__,
__tag_arrays__
__NoC-based_MPSoCs__
__pin_electronics__
__thermal_model__.
__Rail-to-rail__
__semi-floating-gate__
__four-quadrant_analog__
__Optimum_design__
__wafer_testing__.
__data-dominated_applications__.
__static_random_access_memories__
__IEEE_1149.1_boundary_scan__
__wire_connections__
__test_power_reduction__.
__CMOS_receiver__
__Timing-driven_placement__
__Java_Optimized_Processor__
__sleep_states__.
__NoC_simulator__
__digital_PLL__
__router_buffers__.
__multi-programmed_workloads__
__Theoretical_analysis__,
__automatic_layout_generation__
__crosstalk_elimination__
__interconnect_circuit__
__low-footprint__
__computational_simulations__.
__binary_instrumentation__.
__negligible_area_overhead__
__independent-gate__
__LUT-based_FPGA_technology_mapping__
__irregular_codes__.
__multi-context_FPGA__
__isosurface_visualization__
__Digital_filter__
__transition_test__
__packet_classifiers__.
__non-zero_clock_skew__
__hardware_modification__.
__peak_power_estimation__
__self_repair__
__PLD_architecture__
__add/subtract__
__VDD__,
__instruction_TLB__
__test_generators__,
__dense_wavelength_division_multiplexing__
__Propagation_delay__
__reticle_floorplanning__
__reduced_power_dissipation__
__layout_aware__
__low-level_parallelism__
__IIR_filters__,
__design_validation__.
__device_sizes__.
__reluctance_extraction__
__quantum_wire__
__mem-_ory__
__clock_meshes__
__real-time_video_processing__.
__bit_count__
__ACM/SIGDA__
__terahertz_imaging__
__transistor_counts__,
__ISCAS_89_benchmarks__
__Delaunay_mesh_generation__
__transactional_memories__.
__host_interface__
__elliptic_curve_cryptosystem__.
__short-channel_effect__
__Experimental_characterization__
__failure_rate_prediction__
__air-cooled__
__process_capability_index__
__IBM_System_z9__
__directed_random__
__peripheral_interface__
__hole-injection__
__heterogeneous_multiprocessor_systems__
__static_voltage__
__glass-ceramic__
__deep_sub-micron_technologies__
__silicon_oxynitride__
__low_supply_voltages__.
__non-scan_DFT__
__issue_queue_design__
__control_circuit__.
__modern_embedded_processors__
__buffered_crossbar_switch__.
__threaded_code__
__migratory_sharing__
__through_silicon_via__
__very_large-scale_integrated__
__throughput-driven__
__voltage_scaled__
__power_amplifier__,
__decreasing_feature_size__
__complex_SoCs__.
__bus_functional__
__transaction_level_models__.
__GPU_platforms__.
__voltage-controlled_oscillator__.
__0.18µm_CMOS_process__.
__functional_tests__,
__BLEU_points__
__continuous-time_bandpass__
__Ball_Grid_Array__
__combinational_logic_circuits__,
__process-variation__
__transfer_characteristic__
__impedance_measurements__
__twisted-bundle__
__multithreaded_code__.
__dual_supply_voltages__.
__quadrature_mixer__
__continuous-time_filters__
__data_parallel_programs__
__PIM_architecture__
__fault_tolerance_capability__
__MPEG-4_video_decoding__
__core_wrapper_design__
__crosstalk_reduction__.
__TFlop/s__
__Work-stealing__
__load_capacitance__.
__topography_variation__
__fault_insertion__
__dynamically-allocated__
__superscalar_machine__
__array_privatization__
__high_throughput_rate__
__NFA-based__
__SIMD_type__
__bus_faults__
__multi-proxy_multi-signature_scheme__
__SRAM_cell__,
__custom_circuits__.
__Decoupled_Software_Pipelining__
__polynomial_computations__
__bit-vector_arithmetic__
__byte_errors__
__dynamically_reconfigurable_FPGAs__
__embedded_processor_architectures__
__instruction_folding__
__component_replacement__.
__0.18_mum_CMOS__
__tile_size_selection__
__Rijndael_algorithm__
__misprediction_rates__
__smaller_area__.
__load/store_unit__
__elastic_pipeline__
__core/shell__
__per_formance__
__many-core_processor__.
__bias_circuit__
__parallel_multiplier__.
__transistor_scaling__
__leakage_power_estimation__
__Mbit/s__,
__noise_figure__,
__in-circuit_emulator__
__hierarchical_interconnection_network__
__potable_water__
__45nm_technology__.
__metal_fill__
__Barrier_synchronization__
__dynamic_fault__
__Soft_error_rate__
__output_driver__
__adder_trees__
__volume_production__
__HDL_simulation__
__hardware/software_partition__
__3.2_Gbps__
__signal_integrity_analysis__
__module_placement__.
__matrix_transposition__.
__guard-banding__
__random_logic__.
__CMOS_operational_amplifier__
__Circuit_level__
__wafer-level_testing__
__Scratchpad_memory__
__voltage_waveforms__
__million-gate__
__diagnosis_capability__
__checkpointing_and_rollback__
__abort-on-fail__
__multi-site_testing__
__processor_locality__
__gate-level_circuits__
__word_sizes__.
__SRAM_stability__
__solid_state_disks__.
__emulation_framework__
__total_jitter__
__microprocessor_designs__,
__Intel_iPSC/2_hypercube__
__single-instruction-multiple-data__
__semiconductor_devices__,
__instruction-set_extensions__.
__finite_field_multipliers__
__radix_sort__,
__DMA_transfer__
__supply_voltage_scaling__.
__ALU_design__
__variation_sources__.
__bus_architectures__.
__network-on-chips__.
__loop-carried_dependencies__.
__Sun_Enterprise__
__thermal_characterization__
__single-chip_multi-processor__
__process_parameter_variations__,
__0.13_&mu__;m
__HPC_architectures__
__parallel_FFT_algorithm__
__late-stage__
__storage_subsystems__.
__reducing_leakage__
__variability-driven__
__CELL_processor__
__arithmetic_bit_level__
__highly_optimized__,
__Parametric_yield__
__electronic_packages__
__VLSI_processor_array__
__MicroElectroMechanical_Systems__
__Java_card__
__soft-error_rates__
__poses_great_challenges__
__crossbar_array__
__interconnection_architecture__,
__elliptic_filter__
__network_of_workstations__,
__future_CMPs__.
__LUT_based__
__multiprocessor_tasks__
__leakage-saving__
__Flex_Power_FPGA__
__island-style__
__Mbps__)
__pipelined_instruction__
__SC_circuits__
__FPGA-based_embedded_systems__.
__DSP_functions__
__parallel_prefix_computation__
__partial_reconfigurability__
__ZigBee_standard__
__BBN_Butterfly__
__SMP_nodes__,
__organic_thin-film_transistors__
__benchmark_codes__.
__root_contention_protocol__
__WSN_platform__
__special_hardware_support__
__photovoltaic_cells__
__Advanced_control__
__research_compiler__,
__parallel_counters__,
__fixed-point__,
__gate_density__
__hard_real-time_embedded_systems__.
__Latency-insensitive_design__
(__HW-SW__)
__Critical_path__
__profiling-driven__
__Optimizing_communication__
__modern_VLSI__
__synchronous_dataflow_graphs__
__custom_designs__
__application-specific_customization__
__shared_buses__.
__Hardware-software__
__media-processing__
__data_flow_graph__.
__instruction_set_processor__.
__pack_instructions__
__SIMD_instruction__
__battery-powered_embedded_systems__.
__frequency_scaling__,
__workload_assignment__
__transaction-level_model__
__pipelined_reconfigurable__
__NAND_flash_memory__,
__network_synthesis__
__Cycle-accurate__
__physical_placement__
__log-structured_file_systems__
__virtual_memory_support__.
__metal-insulator-metal__
__field_effect__
__POSIX_threads__.
__machine_configuration__.
__Intel_Core_2_Duo__
__achieving_speedups__
__wire_area__
__redundant_threading__
__Redundant_Arrays_of_Inexpensive_Disks__
__transistor_size__
__high_defect_rates__
__single_electron_transistor__
__pull-in_voltage__
__state-table__
__GPUs_using_CUDA__.
__CPU_core__.
__Radeon__
__GPU_kernels__
__ring-oscillator__
__optical_interconnection__
__high_resistivity__
__profile_guided__
__ionizing_dose__
__cache_subsystem__
__single_precision__.
__SPARC__.
__memory_cache__
__Verilog_HDL__,
__combinational_switching_circuits__
__Easily_testable__
__Cray_XD1__.
__HPC_workloads__.
__pointer_intensive__
__binary-search__
__high_processing_speed__.
__ultra_thin__
__multiple_instruction_stream__
__SMP_architectures__
__65_nm_CMOS__
__IP_core_design__
__wiring_density__
__source_code_analysis__.
__criticality_analysis__
__timing_parameters__.
__SGI_Power_Challenge__
__embedded_microprocessors__,
__single-switch__
__small-scaled__
__Efficient_implementation__
__electric_and_magnetic_fields__
__real-time_stereo_vision__
__Memory_consumption__
__heterojunction_bipolar_transistors__
__microstrip_patch_antenna__
__associative_processor__
__digital_signal_processor__,
__systolic_architecture__.
__serial_interface__.
__reconfigurable_device__
__Reconfigurable_logic__
__parallel_multifrontal__
__interconnect_resistance__
__digital_ICs__,
__carry_chains__
__Wheatstone_bridge__
__matrix-vector_multiply__
__scatter_operations__
__constant_multiplier__
__particle_graphics__
__multi-byte__
__iterative_decoder__
__data_flow_architecture__
__digital_clock__
__decoding_algorithms__,
__coherent_caches__.
__platform_based__
__CM-5__,
__million_lines_of_code__,
__MATLAB_based__
__heat_sink__.
__block_reordering__
__crypto_chip__
__wave_pipelining__.
__sub-nanosecond__
__write-buffer__
__bit_multiplier__
__DVS_scheduling__
__DPA_resistant__
__exploiting_thread-level_parallelism__
__logical_effort__.
__iPSC/860__
__inter-chip_communication__
__delay-insensitive_circuits__
__1.8_V__,
__circuit_implementations__.
__precise_interrupts__.
__circuit_netlist__
__logic_minimizer__
__FIFO_buffers__.
__low_power_circuits__.
__circuit_verification__
__multiple_processor_systems__.
__current_mode_signaling__
__elliptic_curve_cryptography__,
__tightly_coupled_multiprocessor__
__double-buffering__
__thin-oxide__
__SimpleScalar_tool_set__.
__capacitor_arrays__
__Ethernet_interface__
__performance_monitoring_unit__
__floating-point_operations_per_second__
__multifrontal_solver__
__pipeline_processing__.
__GFLOP/s__
__fine-grain_parallelism__,
__shared_memory_multiprocessor_systems__
__SIMD_machines__.
__MasPar_MP-1__,
__instruction_fetch_unit__
__processing_architecture__,
__preemptive_real-time_systems__.
__BLAS_operations__
__Performance-aware__
__distributed_memory_multicomputers__.
__Wisconsin_Wind_Tunnel__
__transputer_network__.
__photonic_NoC__
__two-level_cache_hierarchy__
__nested_parallel_loops__.
__address_generation__,
__longest_prefix_match__
__RF_MEMS_switches__.
__Newly_developed__
__CPU_version__
__SEU_hardened__
__Single_Input_Change__
__radix-2_FFT__
__Performance-oriented__
__IBM_7090__.
__stop/go__
__gate_driver__
__hardware_performance_monitoring__
__0.13-μm__
__timing-dependent__
__output_power__,
__single_chip__,
__torus_topology__
__signal_processing_circuits__
__simple_cell__
__Scalable_packet_classification__
__library_cells__.
__simultaneously_switching__
__wiring_complexity__
__total_power_dissipation__.
__deep_submicron_designs__.
__layout_generators__
__layout_synthesis__,
__intra-die_process_variations__
__micro_controller__
__semiconductor_device__.
__Xilinx_ISE__
__manufacturing_testing__.
__low-Vdd__
__baud_rate__
__saturation_effects__.
__Input_vector_control__
__timing_model__,
__gate_oxide_leakage__
(__dynamic_voltage_scaling__)
__AMBA_AHB__
__multilevel_circuits__.
__aggressive_technology_scaling__,
__fixed-point_arithmetic__,
__data_converters__,
__molecular_switches__
__high_performance_architectures__.
__CC-NUMA_multiprocessors__
__segmented_channel_routing__
__multiprocessor_systems-on-chip__.
__datapath-intensive__
__based_designs__
__gate-length__
__congestion_estimation__.
__critical_nets__.
__slew_rate__,
__distributed_memory_multiprocessors__
__processor_platform__
__Field_programmable__
__Leakage-aware__
__intensive_computation__.
__macro-cells__
__fabrication_processes__,
__cache_configuration__.
__layout_area__,
__multiple_phases__.
__layout_regularity__
__regular_fabrics__.
__critical_timing_paths__
__power_supply_variations__.
__data-cache__
__iterative_array__
__standard_cell_layouts__
__systolic_architectures__.
__optimizing_power_consumption__
__circuit_block__,
__pipelined_interconnects__.
__intra-die_variations__.
__die_level__
__post_layout__
__interconnect_lengths__.
__optical_transmission_systems__.
__CMOS_chips__
__memory_intensive_applications__.
__temperature_sensitive__
__detectable_faults__.
__parameter_variability__
__Globally_Asynchronous__,
__highly_parameterized__
__reliability_issues__,
__ITRS_roadmap__
__modern_designs__,
__resistance_and_inductance__
__skin_effect__
__response_compactor__
__NoC_links__
__soft_core__
__random_process_variations__
__manufacturing_yield__,
__testability_properties__
__sub-picosecond__
__drain_voltage__
__Boolean_comparison__
__bipolar_devices__.
__ASIC_synthesis__
__custom_logic__
__SoC_interconnect__
__redundant_number_systems__
__L1-L2__
__0.5-µm__
__RHU__
__serial_computers__
__vector_supercomputers__,
Pentium__&reg__;
__field_programmable_gate_array__.
__cutoff_frequency__.
__interconnect_load__.
__BCD_adders__
__sparse_matrix_operations__.
__Buffer_minimization__
__control_point_insertion__
__acceleration_engines__
__resistive_network__
__FPGA_circuit__
__CMOS_programmable__
__Register_renaming__
__memory_technology__,
__Beowulf_cluster__.
__rail-to-rail_input__
__logic_circuit_design__
__clustered_VLIW_processors__
__SAT_Modulo_Theories__
__general_purpose_processor__.
__current_mismatch__
__Reed/Solomon__
__irregular_topology__
__RAM_cells__
__interconnect_sizing__
__active_inductors__.
__individual_cores__,
__programmable_gate_array__
__SGI_Altix_4700__
__molecular_dynamics_simulations__,
__instruction_set_computer__
__datapath_design__
__mesh_multicomputers__.
__soft-macro__
__processor_virtualization__
__low-band__
__programmable_vertex__
__interface_circuit__.
__logarithmic_domain__
__ULSI_circuits__.
__embedded_chip_multiprocessors__.
__molecular_dynamics_code__
__gate_sizes__,
__iterative-improvement__
__carbon_nanotubes__,
__layout_tool__
__switching_mode__
__output_transition__
__capacitance_calculation__
__routing_area__.
__Gb/s/pin__
__register-constrained__
__mode_operation__.
__logic_transformations__.
__readily-available__
__triple-band__
__pseudoexhaustive_testing__
__vector_processing__,
__Nanometer-scale__
__low-power_low-noise__
__structural_symmetry__
__multimedia_extension__
__fanout_optimization__.
__Application_Specific_Instruction-set_Processor__
__Itanium®__
__multicomputer_interconnection_networks__.
__power_consumption_reduction__.
__shared_memory_architectures__,
__silicon_on_insulator__
__shared-memory_multiprocessor__,
__phase_detectors__.
__wirelength_minimization__
__multiple-Vdd__
__single-chip__,
__full-chip_gridless__
__detailed_router__.
__loop_accelerator__
__Efficient_implementations__
__0.18-µm_CMOS_process__.
__word_sizes__
__circuit-under-test__
__cryptographic_software__
__multiple_clock_cycles__.
__digital_signal_processing_algorithms__.
__MIMO_decoder__
__silicon_neuron__
__instruction_set_processor__
__wire_bonds__
__SRAM-based_field_programmable_gate_arrays__
__DC-DC_switching__
__early_floorplanning__
__instruction_issue__.
__data_plane__.
__chip_planning__
__address_bus__.
__tri-gate__
__floating-point_addition__,
(__very_long_instruction_word__)
__signature_analysis__,
__2D-DWT__
__bootstrapped_switch__
__strained-Si__
__data_cache_prefetching__
__custom_designs__.
__core-based_systems__
__field-programmable_gate_arrays__,
__voltage_follower__
__dark_silicon__
__working_frequency__.
__literal_circuit__
__sequential_circuit_fault__
__heat_dissipation__.
__UWB_transceiver__
__multiplier_blocks__.
__input_operands__.
__ring_structure__.
__super_fast__
__procrastination_scheduling__
__hot-carrier__
__buffer_insertion_and_wire_sizing__
__FPGA-based_designs__.
__wire_sizing__,
__wire_tapering__
__driver_resistance__
__analog_circuit_performance__
__test_relaxation__
__sequential_logic_optimization__
__pipelined_analog-to-digital_converter__
__high-end_microprocessor__
__blade_servers__
__gracefully_degradable__
__frequency_multiplier__
__partitioning_technique__,
__thermal_gradients__.
__supply_variations__
__binary_sequence_generator__
__latency-insensitive_systems__.
__CUDA_compatible__
__CLB_architecture__
__UWB_transmitter__
__subthreshold_SRAM__
__priority_packet__
__local_store__.
__PWM_DC-DC_converter__
__motion_JPEG__
__net_buffering__
__peak_temperature__.
__reliability_improvements__
__phase-change_memories__.
__Intel_IXP2400__
__MSample/s__
__test_schedules__.
__double-balanced__
__ingots__
__microarchitectural_redundancy__
__multi-cycle_paths__
__0.18_um_CMOS__
__Parity_prediction__
__erroneous_outputs__
__dual_threshold_voltage_assignment__
__FPGA_board__,
__Low-voltage_CMOS__
__scratch-pad_memory__.
inter-__SMP_node__
intra-__SMP_node__
__straight-forward__,
__CMOS_charge_pump__
__high_linearity__.
__transconductance_amplifiers__
__Hitachi_SR8000__
__compensation_filter__
__silicon_debug__,
__hot_carrier_injection__
__parallel_Fortran__
__interconnect_capacitance__.
__microprocessor_architecture__.
__benchmark_suite__:
__comparison_faults__
__PLL_design__.
__network-on-chips__
__delta_modulator__
__coefficient_multipliers__.
__pairwise_sequence__
__CUDA-compatible__
__complex_systems__-on-a-chip
__CMOS_chip__.
__micro-processor__.
__self-purging__
__Clock_mesh__
__Behavioral-level__
__self-checking_circuits__.
__redundant_logic__
__net_list__
__dual_phase__
__communication_routines__
__bridge_fault__
__GaN/AlGaN__
__Accurate_modeling__
__DNA_sequence_alignment__
__graphics_processor_units__
__integer_transform__,
__hierarchical_designs__
__scratchpad_memory_management__
__hearing_aid__.
__distributed_memory_machine__.
__National_Semiconductor__
__hypercube_multiprocessors__
__voltage_supplies__
__multicore_computing__.
__Frequency_planning__
__operating_voltage__.
__0.18_um__
__Algebraic_codes__
__off-chip_buses__
__large-scale_parallel_machines__
__Module_placement__
__processor_designs__,
__dynamic_analyses__.
__reduced_area__.
__LSI_chip__
(__SIDO__)
__Post-routing__
__gravitational_N-body__
__SRAM_circuit__
__power_management_schemes__.
__voltage_assignment__.
__hardware_units__.
__solid-state_disks__.
__optical_lithography__
__Verilog_simulation__
__open_faults__,
__advanced_microprocessors__
__Reducing_leakage_power__
__processor_chip__.
__design_space_explorations__
__dynamically_scheduled_processor__
__Elmore_delay_model__
__FPGA_power_reduction__
__100nm_technology__.
__multiprocessor_system-on-chip__.
__reconfigurable_cores__
__silicon_devices__.
__supply_voltage_assignment__
__secret_image_sharing__.
__fault-tolerant_computers__.
__special_purpose__,
__bus_architectures__,
__modern_VLSI_designs__,
__generating_high_quality__
__hybrid_circuits__.
__test-chip__
__multicomputer_architecture__
__DC-DC_conversion__
__graphics_processor__,
__high_electron_mobility_transistors__.
__body_biases__
__fetch-and-add__
__microarchitectural_simulation__
__digital_still_camera__
__end-around-carry__
__micro-programmed__
__remote_memory_access_latency__
__bit-width_optimization__
__tiled_loops__
__stencil_computations__
__toroidal_networks__.
__fail_maps__
__source_follower__
__direct-mapped_instruction__
__Circuit_performance__
__numerical_function_generators__
__0.35-µm__
__hyperelliptic_curve_cryptosystem__
__bit_width__.
__heterogeneous_registers__
__LUT_cascades__
__shared_memory_multiprocessor_systems__.
__latch_circuits__
__phase-change__
__low-resistivity__
__processor_interconnection__
__mixed-signal_ICs__
__polymorphic_circuits__
__central_composite__
__MOSFET_devices__
__recovery_block_scheme__
__dielectric_films__
__1000Base-T__
__polymorphic_gates__
__500-MHz__
__IC_layouts__.
__wafer-scale_integration__
__Pb-free__
__extreme_temperatures__.
__analog_hardware__
__magnetic_tunnel_junction__
__VLSI_structures__
__ASIC/SoC__
__flip-chip_design__.
__loop_shifting__,
__0.18-µm__
__IBM_POWER4__
__transient_errors__,
__Blue_Gene®/L__
__coupling_mechanisms__
__DEC_VAX__
__cycle-accurate__,
__cache_kernel__
__fitness_calculation__,
__differential_power__
__nonlinear_effects__.
__multiple_instruction_streams__
__CMOS_microprocessor__
multi-__clock_cycle__
__phase_change_memories__.
__FMCW_radar__
__testing_embedded_cores__
__multi-port_memories__.
__optimistic_simulation__.
__execution_profile__.
__optimal_sizing__
__programmable_GPU__
__operating_speed__,
__Image_processing_applications__
__transistor_stacks__.
(__Electronic_Design_Automation__)
__hierarchical_compaction__
__plasma_simulations__
__fault_simulator__,
__thermal_gradient__.
__partial_and_dynamic_reconfiguration__.
__IC_designs__,
__Bridging_fault__
__RISC_machines__
__Alpha_21164__
__coupling_delay__
__Crosstalk_analysis__
__obstacle-aware__
__Instruction_set__
__clock-tree__
__error_detection_codes__.
__accurate_power_estimation__
__image-reject__
__interconnect-driven__
__helper_threading__
__semicustom_design__
__pass_transistors__,
__standard-cell_placer__
__encryption_standard__
__monolithic_CMOS__
__body_voltage__
__200_MHz__.
__variation_tolerance__
__PAL-based_CPLDs__.
__perceptron_predictor__.
__gate_driving__
__Design_flow__
__address-generation__
__circuit_block__.
__ARM_processor__.
__electrical_signals__.
__ultra-reliable__
__rechargeable_battery__
__sparse_matrix_computation__
__manufactured_chip__
__Montgomery's_algorithm__
__conditional_behaviors__
__lifetime_estimation__
__maze_routing_algorithm__
__platform-based_SoC__
__Firebird__
__bit-serial_architecture__
__scaled_down__.
__sequential_ATPG__.
__programmable_BIST__
__intelligent_signal_processing__
__chip-package_co-design__.
__IBM_Blue_Gene__
__inter-wire_coupling__
__linear_analog_systems__.
__crosstalk_avoidance__.
__Cray_XT3__.
__productivity_improvement__,
__redundancy_management__
__Process_integration__
__research_compiler__.
__dynamically_reconfigurable_logic__
__sensitizable_paths__.
__reconfigurable_FPGA__
__small_delay__.
__large-scale_parallel_applications__
__low-density_parity-check_code__
__hardware_encryption__
__Low-leakage__
__Programmable_logic_arrays__
__low-level_image_processing__.
__IP_core__,
__Critical_area__
__GNU_Scientific_Library__
__RC_networks__.
__FPGA/ASIC__
__Dynamic_Voltage_Frequency_Scaling__
__superscalar_processor_performance__.
__frequency-directed_run-length__
__FPGA_floorplanning__
__shared_queues__.
__doping_profiles__
__hardware_reuse__.
__high_ILP__
__NoC_interconnect__
__signature_monitoring__
__test_set_compaction__.
__programmable_logic_devices__,
__logic_families__.
__serial_link__.
__fault_detection_mechanism__
__test_program_generation__
__sequential_circuit__,
__narrow_width__
__scan_compression__.
__global_interconnect__.
__redundant_tests__.
__microstrip_line__
__&Sgr__;__&Dgr__;
__output_pins__
__adaptive_biasing__
__sizing_and_buffer_insertion__
__lower_supply_voltages__,
__single-ported__
__ultra-low_voltage__
__power-delay-area__
__ASIC_designs__,
__multi-cycle_paths__.
__holistic_approach__.
__robustness_evaluation__
__biometric_matching__
__scan_compression__
__Power-delay__
__FinFET-based_SRAM__
__gain_cell__
__system-level_power_management__
__scaling_down__,
__Apache_Tomcat__
__million_gate__
__software-implemented_fault_injection__
__history_buffer__
__180-nm__
__metal_filling__
__message-passing_multicomputers__.
__variability-tolerant__
__frequency_dependent__.
__launch_off_shift__
__automatic_test_equipment__.
__helper_threads__.
__signal_integrity_analysis__.
__baseband_signal_processing__
__cache-coherent__,
__GSM/WCDMA__
__power_supply_lines__
__mechanical_faults__
__coupled_RLC__
__BCD_adder__
__volume_rendering_of_unstructured_grids__.
__redundancy_addition_and_removal__.
__sort-last_parallel_rendering__
__Clock_skew_scheduling__
__diagnosis_methodology__.
__Synopsys_Design_Compiler__
__electrical_masking__
__binary_tree_architecture__
__IXP2400_network_processor__.
__protection_circuit__
__Front_Side_Bus__
__based_designs__,
__differential_logic__.
__leakage_reduction__,
__0.18\mu__
__on-chip_bus__.
__32nm_CMOS__
__efficient_asynchronous__
__yield_improvement__,
__Bit-Parallelism__
__circuit_level__,
__optimal_clock_period__
__MPP_systems__
__power_conversion_efficiency__
__analog_front_end__
__conversion_gain__
__cellular_mobile_networks__
__chemical_mechanical__
__micro_power__
__heterogeneous_cluster__.
__dynamic_thermal_management__.
__MPEG_decoder__
__linear_array__.
__multithreaded_workloads__
__Multiprocessor_System-on-Chips__
(__Integrated_Circuit__)
__short_channel_effect__
__Simultaneous_Multi-threading__
__heterogeneous_multi-core__
__bulk_synchronous__
__Single_Program_Multiple_Data__
__solid_state_disks__
__input_impedance__,
__multiple_constant_multiplications__.
__capture_power_reduction__
__hardware_threads__.
__high_speed_memory__
__clock_phase__
__yield_prediction__.
__standard_CMOS_technology__,
__fine-grain_communication__
__shared-memory_parallel__
__HDL_synthesis__
__higher_clock_rates__
__address_generators__
__Global_interconnect__
__MEMS_accelerometers__
__nanoscale_memory__
__Through-Silicon_Vias__
__RNS_based__
__Intel_Atom__
__analog_to_digital_converter__.
__InfiniBand_cluster__.
__parametric_yield_prediction__
__parametric_yield_estimation__
__state_holding_elements__
__high_clock_frequencies__
__embedded_RAM__
__private-cache__
__pessimism_reduction__
__body-biased__
__diagnostic_technique__
__technology_progresses__
__multiprocessor_simulations__
__triple-modular_redundancy__
__embedded_memory_arrays__.
__a_12__-node
__continuous-time_filters__.
__transistor_threshold_voltage__
__active_element__
__critical-path_delay__
__gate-delay__
__elevated_temperature__
__signal_transmission__,
__neural_modelling__
__primary_inputs_and_outputs__
__Quantum_key_distribution__
__leakage_power_consumption__,
__BIST_schemes__.
__Design_validation__
__programmable_interconnects__
__nonlinear_loads__
__Altera_Stratix_II__
__embedded_microprocessor__,
__fault_coverage_metric__
__parallel_volume_rendering__
__high_data_throughput__.
__switch_blocks__.
__scan_architecture__.
__high-resolution_color__
__single_event_transients__
__CAM_based__
__identical_circuits__.
__identical_circuits__
__rotating_registers__
__microstrip_antennas__
__multi-context_FPGAs__.
__high_defect_densities__.
__Passive_testing__
__soft_error_susceptibility__
__soft_faults__.
__testability_improvement__
__reducing_power_dissipation__
/__spl_mu__/
__communication_transceivers__.
__Programmable_logic__
__scan_shifting__.
__fewer_switches__
__single_error_correcting__
__switch_design__.
__scalar_values__.
__threshold_voltage_control__
__linear_phase_detector__
__logic_unit__
__bus_drivers__,
__testable_path_delay_faults__
__pattern-matching_engine__
__programmable_logic_cores__.
__multi-core_systems__,
__equivalent_gates__
__digital_chips__.
__energy-recovering__
__area_minimization__,
__multi-core_microprocessors__.
__timing_mismatch__
__configurable_processors__,
__Low_Noise_Amplifiers__
__frequency_domain_analysis__.
__DRAM_interface__.
__multiplier_generator__
__LI-BIST__
__fault_tolerant_schemes__
__Single-bit__
__the_Stanford_FLASH_Multiprocessor__.
__digital_correction__
__digital_finite_impulse_response__
__adaptive_routing_algorithm__.
__Compiler_techniques__
__SEU_fault__
__NoC_links__.
__control-flow_intensive_behavioral_descriptions__.
__single_error_correction__
__message-passing_and_shared-memory__
__early-life__
__data_retention_faults__
__clock_selection__,
__battery_charging__.
__gate_dielectric__.
__organic_light-emitting_diodes__
__instruction_scheduler__.
__parallel_molecular_dynamics_simulation__
__commodity_graphics_processing_units__
__hydraulic_pressure__
__VLIW_machines__.
__Pre-execution__
__Specially_designed__
__flash_memory_storage_systems__.
__huge-capacity__
__Athlon_64__
__sampling_frequency__,
__power_delivery__,
__commodity_microprocessors__.
__ST_Microelectronics__
__dynamic_memories__
__cache-coherent_NUMA__
__custom_instruction_set__
__Cache_partitioning__
__WCET_computation__
__total_size__,
__CNT_bundle__
__data_rate__)
__preemptive_multitasking__
__drain-induced_barrier_lowering__
__dynamic_instruction_stream__
__clock_power__.
__micro_architecture__
__power_virus__
__heterogeneous_FPGAs__.
__Carry_Skip_BCD__
__stuck-at_test_sets__
__Row-based__
__launch-on-capture__
__MOS_networks__
__photonic_integration__
__CPU_architectures__.
__assignment_algorithm__,
__medical_ultrasound_imaging__.
__issue_width__.
__soft_IP__.
__hyper-threaded__
__during_high_level_synthesis__.
__variable-clock__
__SPEC92_benchmarks__
__mesh-based_NoC__
__programmable_logic__,
__extensible_processors__
__frequency_synthesizers__
__parallel_benchmarks__.
__gather/scatter__
__digital_to_analog_converter__
__digital-to-analog_conversion__
__video/image__
__Formal_synthesis__
__Block-oriented__
__matrix_solvers__
__current_flattening__
__signal-processing_algorithms__
__Intel®_Itanium®__
__Strassen's_matrix_multiplication_algorithm__
__motion_estimator__.
__flash_translation_layer__.
__instruction-set_simulators__
__algorithmic_transformation__
__cycle-accurate_simulators__
__million_instructions_per_second__
__parametric_yield_loss__
__NoC_router_architecture__
__power_regulation__
__technology_generations__,
__information-lossless__
__superscalar_architecture__.
__MPSoC_designs__
__mesh_NoC__
__leakage_variability__
__reconfigurable_processing__
__CMOS_chips__.
__gate_stack__
__sparse_solver__
__x86-compatible__
__scattering_parameters__.
__interconnection_scheme__,
__generating_test_sets__
__synchronous_digital_circuits__.
__optical_bus__.
__Detailed_measurements__
__private_L2__
__impedance_spectroscopy__
__MiBench_benchmarks__
__Termination_detection__
__TPC-H__,
__micro_kernel__
__EBCOT_Tier__-1
__NIOS_II__
__floating-body__
__parallel_numerical_programs__
__circuit_techniques__,
__Parallel_application__
__processing_technology__.
__logarithmic_search__
__read-only_memories__.
__superscalar_core__
__combinational_logic_networks__
__transistor_widths__,
non-__series-parallel__
__mixed-signal_integrated_circuits__
__Thin_film__
__FPGA_technology_mapping__.
__branch_target_buffers__
__MPEG-2_video_decoder__
__field-programmable_gate_array__.
__spread_spectrum_watermarking__.
__an_NP_complete_problem__
__software_radios__
__high_electron_mobility_transistor__
__GPGPU_applications__
__nanoscale_architectures__
__GPU_platform__.
__Core_2_Duo__
__Block_RAM__
__dynamically_reconfigurable_processor__.
__direct_conversion_receiver__
__parallel_environments__,
__multicore_designs__.
__residue_code__
__hybrid-CMOS__
__residue_generators__
__0.25_μm__
__bulk_CMOS_technology__.
__deep-submicrometer__
__SOI_nMOSFETs__.
__band-pass_filter__,
__multiple_constant_multiplications__
__coupling_effects__,
__compiled_simulators__
__instruction-set_simulation__.
__metal_oxide__
__AMBA-based__
__massively_parallel_supercomputer__
__DSP_implementation__
__test_data_generator__.
__Low-end__
__machining_processes__.
__lock-in_amplifier__
__frequency_dividers__
__cache_coherency_protocol__
__latches_and_flip-flops__.
__high-performance_CMOS__
__asynchronous_sequential_machines__
__timing_driven_placement__.
__frame_buffer__.
__resistive_bridges__.
__particle-in-cell_code__
__SRAM_bitcell__
__flat_panel_displays__.
__short-range_wireless_communication__.
__input_pins__
__CMOS_imager__.
__serial_programs__.
__switching_frequency__.
__shorts_and_opens__
__resistor_string__
__instruction_issue__,
__multimedia_processor__
__64_Mb__
__tunneling_leakage__
__flat_panel_displays__
__add/drop__
__low_crosstalk__
__optimal_repeater_insertion__
__magnetic_random_access_memory__
__Amdahl's_law__.
__spin-torque_transfer__
__nonbonded_interactions__
__single-precision_floating_point__
__silicon-photonic__
__Circuit-switched__
__SEU_induced__
__SEU-induced__
__thermal_hot_spots__
__static_schedules__
__noise_analysis__,
__MPEG-2__/4
__non-identical_job_sizes__.
__IA-64__,
__high-VT__
__low-ripple__
__shift_register__.
__power-supply_voltage__
__physical_failure_analysis__
__bridge_defects__
__Gbits/sec__
__MPEG-2_transport_stream__
__guard_bands__
__cache_structure__.
__VLSI_routing__
__frequency_variations__
non-__scan_BIST__,
__Analog_and_mixed_signal__
__Benchmark_suite__
__reconfigurable_fabric__.
__asynchronous_datapath__
__APL_compiler__
__differential_attacks__.
__physical_defect__
__parallel_heap__
__programmable_architectures__,
__wireless_baseband__
__MIMD_computers__
__testable_circuits__.
__interconnection_lines__
__ADC_BIST__
__Direct_access__
__SOC_applications__.
__pattern_sets__,
__device_simulator__.
__core-based_designs__
__clock_tree__,
__band-to-band_tunneling__
__SPLASH-2__,
__transputer-based__
__behavioral_specification__,
__post-silicon_bug_localization__
__interconnect_structures__,
__Virtex_II__
__discrete_gate_sizing__
__semiconductor_product__
__microstrip_lines__.
__high_testability__
__Electronically_tunable__
__port_order_fault__
__binary_tree_structures__
__reconfigurable_designs__
__area_reduction__,
__test_frequencies__
__p1_and_p2__
__wire_bonding_process__.
__Scratch_Pad_Memory__
__commodity_DRAM__
__power_supply_noise_effects__.
__MPP_systems__.
__life_test__
__delay_faults_in_combinational_circuits__.
__distribution_network__,
__MasPar_MP-1__.
__exploiting_locality__.
__suspected_faults__.
__loading_effects__
__gate_delay_faults__
__read_static_noise_margin__
__induced_skew__
__0.18μm_CMOS_technology__.
__test_length__,
__defect_densities__.
__test_vehicle__.
__modern_high_performance__
__dynamic_CMOS_logic__
__333_MHz__
__partitioning-based_placement__
__combinational_equivalence_checking__.
__statistical_gate_sizing__
__user-space__,
__slew_rate__.
__inductor-less__
28__&percnt__;
__bounded_skew__
__embedded_Java_virtual_machines__.
__128-bit_block_cipher__
(__two-level__
__missing-gate__
__Multi-Processor_System-On-Chip__
__fault_dropping__.
__bio-sequence__
__virtual_platform__.
__Graphic_Processing_Units__
__vector_generator__.
__synchronous_clock__
__analog_building_blocks__.
__fault-tolerant_circuits__.
__fanout_branches__
__low_power__:
__BIST_environment__
__full_adder_circuit__
__coherent_caches__,
__transition_fault__,
__parallel_CRC__
(__VHSIC_hardware_description_language__)
__PSPICE_simulation__
__sparse_linear_algebra__
__parallel_matrix_computations__
__CMOS_digital_circuits__
__automotive_communication_systems__.
__multiple_processor_cores__,
__partial_dynamic_reconfiguration__.
__forwarding_engines__.
__programmable_accelerators__
__probabilistic_computation__.
__power-conscious__
__control-path__
__CAM_architecture__
__lower_power__,
__solder_bumps__.
__global_clock_distribution__
__Hardware_acceleration__
__configuration_bit__
data-__dependent_tasks__
__nanometer_designs__.
__Sequent_Symmetry__
__fast_adders__
__hardware_engines__
__nanometer_VLSI__
__banked_register_file__
__multiplication_circuits__
__Memory_usage__
__VLSI_layout_design__
__hold_time_violations__
__computing_engine__.
__computer_arithmetic__,
__CMOS_operational_amplifiers__.
__memory-conscious__
__vibratory_bowl__
__multi-FPGA_systems__
__read_margin__
__floating_point_unit__.
__synthesizable_VHDL_code__.
__logic_cores__
__scan_trees__
__JPEG2000_encoding__
__reconfigurable_router__
__data_buses__,
__video_signal_processors__.
__design_rule_checking__.
__floating_gate_transistor__
__pre-synthesis__
__JEDEC__
__complementary_circuits__
__FPGA-based_platforms__
__edge_triggered__
__board_level__.
__string_matching_circuit__
__self-heating__.
__floating_gate_defects__
__internal_variables__.
__inter-port__
__instruction_packing__
__GPS/Galileo__
__OpenMP_codes__
__fast_Ethernet__
__sizing_rules__
__defect_localization__
__timing_speculation__
__figure_of_merit__,
__Dataflow_analysis__
__Sony_PlayStation_3__
__Structural_test__
__CMOS_digital_circuits__.
__CMOS_circuitry__
__parallel_multiplication__
__cross_coupled__
__communication_protocols__:
__High_speed__,
__jitter_testing__
__signal_source__.
__low-power_digital__
__CMOS_imagers__
(__Graphics_Processing_Unit__)
__symmetric_multiprocessor_systems__
__interconnect_length__,
__vector_processors__,
__partially_depleted_silicon-on-insulator__
__sleep_transistor_sizing__
__building-block_layout__
__memory-intensive_benchmarks__
__MPEG-2_decoding__.
__multilevel_hypergraph__
__low_power_dissipation__.
__design_space__:
__semiconductor_chips__.
__Transient_analysis__
__deadlock_recovery__,
__device_parameter_variations__
__WCET-driven__
__defective_devices__.
__linear_regulators__
__placement_optimization__.
__shift_register__,
__electromagnetic_emission__
__solver_CPLEX__
__instruction_memory_hierarchy__
__asynchronous_clock_domains__
__logical_circuits__.
__pulse_width_modulator__
__high_performance_microprocessor_design__
__multiplier_structures__
__Increasing_reliability__
__small_dimensions__.
__Benchmark_circuits__
__analog_baseband__
__custom_macros__
__microfluidic_biochip__
__state_registers__
__high_speed_serial__
__VLSI_technologies__,
__Huffman_decoder__
__multi-processor_architecture__.
__test_lab__
__UHF_RFID__.
__standard-cell_library__.
__leakage_savings__.
__compiler-guided__
__functional_symmetries__.
__bus_drivers__
__electric_field__,
__HSPICE_simulations__,
__voltage_sources__,
__instruction_set_extension__.
__MPSoC_platforms__
__fundamental-mode__
__post_placement__
__clock_signal__,
__switching_activities__,
__match_line__
__decoupled_architectures__
__asynchronous_FIFO__
__flip_flops__,
__mesh_NoCs__.
__leakage_optimization__.
__crosstalk_defect__
__coarse-grained_reconfigurable_architecture__
__power-safe__
__large-scale_industrial__
__LC-VCO__.
__direct-mapped__,
__double-via_insertion__
__low-cost_testers__.
__chip_multithreaded__
__deterministic_test_pattern_generation__
__SOI_circuits__
__ARM_microprocessor__
__memory_arrays__,
__content-addressable_memories__
__SPEC_2000_benchmarks__,
__thermal_impact__
__compiler-optimized__
__Matrix_transpose__
__scan_enable_signal__
__distributed_embedded_systems__,
__Programmable_Gate_Arrays__
__fringing_capacitance__
__reference_clock__.
(__Single_Instruction__,
__pseudo-random_patterns__.
__higher-density__
__FPGA_power_reduction__.
__Early_evaluation__
__8051_microcontroller__
__subthreshold_operation__
__fault_tests__
__defect_aware__
__circuit_extraction__
__VHDL_description__.
__biochemical_analysis__.
__microfluidics-based_biochips__
__test_compression__,
__thin_oxide__
__clock_trees__,
__random_simulation__.
__code_decompression__
__FPGA_reconfiguration__.
__generating_test_patterns__
__MEMS_technologies__
__differential_equation_solver__.
__Dynamic_power__
__Chemical_Mechanical_Polishing__
__iPSC/860_hypercube__
__interconnect_technology__.
__dc-dc_converter__
__hardwired_logic__
__mixed_synchronous/asynchronous__
__global_interconnects__,
__electrical_characterization__
__wider_issue__
__lifting_wavelet_transform__.
__RTL_data_paths__
__CMOS_designs__.
__gate_networks__.
__cross-coupling_capacitance__
__deep_submicron_design__
__AMBA_AHB_bus__.
__PowerPC_microprocessor__.
__ultra_high__
__testable_faults__
__global_communication__,
__Quicksort_algorithm__
__0.18µm_CMOS_technology__
__timing-closure__
__buffer_placement__
__increasing_clock_frequencies__
__circuit_simulations__,
__pixel_pitch__
__write_caching__
__multiple_seeds__
__metal_oxide_semiconductor__
__built-in_current_sensors__
__operating_temperature__,
__online_evolution__.
__clustered_microarchitectures__
__scan_flip-flops__.
__distributed_amplifier__
__catastrophic_and_parametric_faults__
__Optical_interconnects__
__parallel_supercomputer__
__energy-scalable__
__low-power_operating_modes__.
__bypass_network__.
__packet_switches__,
__synergistic_processor_element__
__cost_curves__
__bidirectional_motion_estimation__
__robust_path_delay_fault_testability__.
__SEU_effects__
__gate_matrix__
__crosstalk_aware__
__design_aid__.
__signal-integrity__
__processor_configuration__,
__floorplan_design__.
__RTL_description__,
__RTL_modules__
__scan-paths__
__future_CMP__
__data-path__,
__inductive_fault_analysis__
__SystemC_based__
__resonant_frequency__,
__vector_architecture__.
__MPI_collectives__
__Leakage_power_reduction__
__skew_clock_routing__
__High_level_synthesis__
__efficient_hardware_implementations__
__logic_gate__,
__arbitration_schemes__.
__loop_tiling__.
__temperature_dependency__
__UPC_compiler__
__high-frequency__,
__CMOS_OTA__.
__cell_sizing__
__power_wall__
__CMOS_90nm__
__softcore_processor__
__faulty_switches__
__vector_multiprocessors__
__optical_computing__,
__Register-Transfer-Level__
__video_decoders__
__row_major__
__snoop_filtering__
__fault_tolerant_design__
__regression_suite__
__logic_depth__,
__parallel_Gaussian_elimination__
__synthesized_circuit__.
__MOS_transistors__,
__circuit_design__:
__heterogeneous_multicore_processor__
__Cell_blade__
__LU_factorization_algorithm__
__receiver_front-end__.
__common-source__
__testing_costs__.
__background_calibration__
__array_blocks__
__particle_strike__.
__error-detecting_codes__
__binary_counter__
__deterministic_test_patterns__.
__path_analysis__,
__static_timing_analyzer__
__assembly_and_disassembly__.
__interconnect_resistance__,
__analog_cells__
__functional_test_vectors__
__microcontroller_core__
__RIPEMD-160__
__ODE_solvers__.
__RISC_based__
__Totally_Self_Checking__
__hardware_module__.
(__Built-In_Self_Test__)
__low-k_dielectrics__.
__virtual_channel_allocation__
__priority_encoder__
__wide-range_operation__
__differential_power_analysis_attacks__.
__Cell_processors__.
__ATE_memory__
MAC/__co-processor__
__multiple_data_stream__
__Static_RAMs__.
__normal_basis_multiplier__
__NUMA_multiprocessors__.
__BIST_controller__
__Alpha_21364__
__benchmark_and_industrial_circuits__
__broadside_tests__.
__latency_insensitive_systems__
__standard_cell_design__.
__analog_BIST__
__LDPC_code_decoder__
__VLSI_circuit__.
__wrapped_cores__
__P1500_compliant__
__carbon_footprint__.
__look-up-table__
__automated_fault_diagnosis__
__low-leakage_SRAM__
__JPEG2000_encoder__
__interconnection_length__
__optimized_placement__
__interconnect_fabrics__.
__analog_IC_design__
__VLIW_machine__,
__HSPICE_simulation__,
__on-chip_buses__,
__S-parameter_measurements__
__decoupled_access/execute__
__Pentium_4__.
__IP-lookup__
__CAVLC_decoder__
__NAS_Parallel_Benchmark__
__unified_cache__
__Ultra_low_voltage__
__embedded_microprocessor__.
__vector_multiprocessor__.
__field_effect_transistors__.
__physical_defects__,
__Scaling_down__
__loop_accelerators__.
__Wave_pipelining__
__output_phase_assignment__
__off_chip__
__embedded_microcontroller__
__deep_pipelines__.
__capacitor_switching__
__velocity_saturation__
__sub-micron_CMOS__
__Hardware_compilation__
__transistor_level_simulations__
__energy_gains__.
__hardware_engine__
__response_compactors__.
__data_parallel_language__
(__radio_frequency__)
__SIMD_extensions__.
__Don't_care__
__multiplier_core__
__CMOS_implementation__.
__message-passing_schedule__.
__embedded_MPSoCs__.
__negligible_hardware_overhead__.
__NBTI_effect__
__arithmetic_logic_units__
__SPECint_2000__
__performance_requirement__,
__computational_units__,
__loop_kernels__
__current_sources__,
__application-specific_NoCs__
__voltage_margins__
non-__cache-coherent__
__chipless_RFID__
__OLTP_workload__
__continuous-time_delta-sigma_modulator__
__folding_amplifier__
__fast_transient_response__.
__pipelined_implementation__
__predictable_timing__
__Real-time_operating_systems__
__Mips__
__compiled_simulation__.
__energy_estimates__
__subword_parallelism__
__Montgomery_multiplier__.
__asynchronous_controllers__
__HPF_programs__
__VHDL_implementation__
__combined_input-crosspoint__
__buffered_crossbars__
__layout_compaction__.
__noise_filters__
__image_convolution__
__test_volume__
__coarse-grained_reconfigurable_array__
__GHz_Intel_Xeon__
__fat-tree_network__
__Bulk-driven__
__independent_parallel_tasks__.
__scan-based_test__
__circuit_styles__
__frequency_multiplication__
__single-qubit__
__routing_lookup__
__single-electron_transistor__
__coprocessor_board__
__quadrature_oscillator__.
__interconnect_complexity__
__normal_basis__.
__noise_margin__,
(__Advanced_Encryption_Standard__)
__dual_loop__
__process_corners__,
__efficient_LTL_model_checking__
__register_insertion__
__Excellent_agreement__
__ASIC_library__
__charge_recovery_logic__
__mixed-signal_designs__
__pulse_generation__
__physically_unclonable_functions__
__dB_SFDR__
__FPGA_realization__
__CMOS_operational_amplifiers__
__interconnect_faults__
__embedded_DRAM__,
__word_width__.
__Layout-driven__
__uniform_memory_access__
__level-sensitive_latches__
__scan_register__
__delay_defects__,
__high_sensitivity__,
__SGI_Origin_2000__.
__self_testing__
__asynchronous_control__
__analytically_modeled__
__Analytic_methods__
__delay-fault_testing__
__error_containment__
__Large-scale_simulations__
__mapping_schemes__.
__dataflow_machines__,
__test_chips__.
__through-silicon_via__
__ground_bounce__,
__dB_DR__
__MaRS__
__transistor_stuck-open_faults__
__scalar_operations__
__fault_induction__
__RC_lines__
__channel_characterization__
__Reducing_code_size__
__cell_fault_model__
__core_processors__
__Code_density__
__redundant_digit_sets__
__quantum_cost__.
__switched-capacitor_circuits__
__reversible_gates__,
__frames_per_second__)
__instruction_systolic_array__
__0.6_micron__
__transistor_aging__
__multiple_dielectrics__.
__low-power_operation__.
__floating-point_cores__
__soft_error_rate_analysis__
__differential_fault_analysis__
__power_rail__
__multiport_memories__
__zero_aliasing__
__logical_masking__
__Soft-core__
__unity_gain__
__basic_cells__.
__vector_multiprocessor__
__band-to-band-tunneling__
__synchronous_clocking__
__scalable_computing__.
power/__ground_planes__
__decompression_engine__
__symmetric_multi-processor__
__parallel_applications__:
__adder_circuit__
__skew-tolerant__
__electrical_signaling__
__SIMD_processors__
__phase_macromodels__.
__twisted-ring__
__supply-voltage_scaling__
__register-exchange__
__temporal_masking__
__inrush_current__
__Energy_recovery__
__transport_triggered_architecture__
__issue_superscalar_processor__
__statistical_profiling__
__loop_execution__.
__optoelectronic_applications__.
__Decoupling_capacitor__
__lifting_scheme__,
__rule_checking__
__advanced_encryption_standard__
__wireless_multimedia_sensor_network__
__high-speed_CMOS__
__formal_equivalence_checking__
__tree_pattern_matching__.
__physical-design__
__DDR-SDRAM__
__frame_buffer__,
__post-silicon_debugging__
__logic_circuits__:
__vision_processing__.
__locality_optimizations__.
__single-buffered__
__temperature-dependent_leakage__
__multiplication_factor__
__digital_control__.
__static_CMOS_logic__
__burn-in__,
__energy_measurement__
__analog_circuits__:
__decimal_multiplication__
__pseudo_random__
__sparse_matrix-vector_product__
__cell_capacity__.
__Mbits/sec__
__current-controlled__
__control-flow_intensive__
__multicore_architecture__,
__multiple_voltages__.
__ultra_low__
__deep_pipelining__
__traveling-wave__
__minimally_redundant__
__decimal_multipliers__.
__systolic_array_architecture__.
__4G_wireless_systems__.
__physical_mapping__.
__OpenMP_API__
__IGBT_modules__.
__Gbps_throughput__
__FPGA-based_accelerators__
__FPGA-based_reconfigurable__
__mesh_optimization__.
__circuit_implementation__,
__low-power_SRAM__
__reduced_swing__
__compact_models__.
__cell_circuit__
__swing_voltage__
__CR-ROM__
__ring-connected__
__low_area_overhead__,
__reconfigurable_Viterbi_decoder__
__asynchronous_sequential__
__floating_point_operators__
__nanometer_design__
__Non-deterministic_Finite_Automata__
__FPGA_slices__
__power_integrity__.
__noise_source__.
__thermoelectric_power__
__data_format_converters__
__memory_optimization__.
__synthesis_methods__,
__tag_arrays__.
__economic_lot_scheduling_problem__
__UltraSPARC_T1__
__buck_DC-DC_converter__
__multiple_valued_logic__
__logarithmic_converter__
__partial_products__.
__Cell_processors__
__structural_regularity__.
__storage_structure__,
__DDR3_SDRAM__
__45nm_SOI__
__testable_designs__
__multiplication_and_division__.
__Graph_reduction__
__multiphase_clock__
__data-flow_oriented__
__InGaAs/InP__
__secure_web_server__
__Fujitsu_AP1000__
__global-routing__
__Link_based__
__Statistical_sampling__
__wave_digital_filters__
__unspecified_values__
__block-access__
__quotient_selection__
__multiplier_circuits__.
__CMOS_op-amp__
__Verilog-HDL__
__current-reuse__
__diagnostic_test_generation__
__SDF_graphs__.
__cellular_architecture__.
__test_preparation__
__graphic_processor__
__line_terminal__
__low-stress__
__perfor-mance__
__radix-4_SRT__
__ultra-low-voltage__
__CMOS_amplifiers__
__heapsort__
__test-per-scan_BIST__
__cross_assembler__
__High-level_design__
__internal_format__
__billion_pages__
__image_processor__.
__pre-amplifier__
__current_sensor__.
__switchbox_routing__.
__spray_pyrolysis__
__Montgomery_modular_multiplication_algorithm__
__field-plate__
__high-speed_communication_systems__.
__level-shifter__
__45nm_CMOS_technology__
__column_compression__
__chip-multiprocessor__.
__CMOS-nano__
__drop_impact__.
__structural_VHDL__
__F-FCSR__
__LSI_chip__.
__Low-power__,
__Booth_encoded__
__experimental_comparison__.
__real-time_distributed_embedded_systems__.
__virtual_memory_systems__.
__RF/wireless__
__bus_architecture__,
__low-power_microcontroller__
__carry-lookahead__
__low-noise_amplifiers__
__LNA-mixer__
__carry_select__
__duty_ratio__
__rounding_unit__
__flagged_prefix__
__leakage_variation__
__clock_distribution_scheme__
__setup_and_hold_times__
__ultra_high_throughput__
__LSI_chips__
__arithmetic_coprocessor__
__45nm_node__
__MEMS_capacitive_switches__.
__Pentium-M__
__antenna_structures__
__current_injection__.
__charge_sensitive__
__VLSI_devices__.
__reliability_calculations__
__self-timed_pipeline__
__FPGA_platform__,
__1.8-V__
__counter-mode__
__Residue_arithmetic__
__instruction_queues__.
__CPU_hours__.
__short_channel_effects__
__FinFET_devices__
__multiple-valued_logic_circuits__
__partially_depleted_SOI__
__transient_responses__.
__board-level_routing__
__capacitance_variation__
__amplifier_circuit__
__die-stacked__
__disk_controller__
__maximum_voltage_drop__
__Decoupling_capacitors__
__wideband_CMOS__
__dual-Vt_assignment__
__delay_computation__.
__defective_devices__
__RC_circuits__.
__RF_transceiver__,
__topology_for_interconnection_networks__
__multiprocessor_systems-on-chips__
__45nm_CMOS_technology__.
__dual_threshold_voltage_domino_logic__
__nm_thick__
__carry-lookahead_adders__
__flicker_noise__.
__Design_For_Test__
__clock-skew__
__MOS_Current_Mode_Logic__
__Synopsys__,
__JPEG_decoder__
__Simultaneous_switching_noise__
__astrophysical_simulations__
__security_tokens__.
__radix-2__,
__Cache_conscious__
__test_compaction__.
__fixed-priority_preemptive_scheduling__.
__commercial_routers__.
__pass-gate__
__Layer_assignment__
__frequency_stability__
__interconnect_delay_and_crosstalk_noise__
__guarded_evaluation__
__custom_design__,
__analog_RF__
__large_signal__
__PVT-aware__
__computationally_very_demanding__.
__Space-sharing__
__secondary_cache__.
__multithreaded_processor__,
__fiber_optic_network__.
__minimizing_energy__.
__low-voltage_operation__
__floating-point_programs__
__transmission_losses__
__mode_control__.
__microstrip_lines__
__Cadence_Design_Systems__
__On-chip_buses__
__communication_optimization__.
__subthreshold_region__.
__sensor_node_platform__.
__GNSS_receiver__
__multiplications_and_additions__.
__BIST_architecture__.
__data_dependency_analysis__,
__CMOS_combinational_circuits__.
__Conformance_test__
__packaging_technology__,
__ISCAS_benchmarks__,
__PMOS_devices__.
__package_parasitics__.
__dual_threshold_voltages__
__silicon_based__
__analog_cores__.
__analog_devices__
__BIST_quality__
__virtualized_servers__
__constant_multiplication__,
__Timing_variation-aware__
__FPGA-based_accelerator__
__FPGA_circuit__.
__heterogeneous_reconfigurable__
__flash_analog-to-digital_converter__
__intermediate_layer__
__single_precision_floating_point__
__regular_meshes__.
__0.13-µm__
__exploit_instruction-level_parallelism__
__probabilistic_fault_diagnosis__
__Experimental_results_with_synthetic__
__metacomputing_environment__.
__MPEG-2_video_encoder__
__SRAM_design__.
__rated-clock__
__structured_ASIC__.
__path_delay_tests__
__CRAY-1S__
__regular_pattern__.
__highly_parallel_processing__
__distributed_cache__,
__operating_voltages__.
__FPGA_router__
__scratch_pad__
__flexible_electronics__.
__HW-SW_partitioning__
split-__bus_architecture__
__contemporary_microprocessors__.
__memory_module__,
__LCD_controller__,
(__FPGA-based__)
__Minimizing_communication__
__chip_area__)
__logical_gates__.
__data_path_circuits__.
__RISC_machines__.
__high-_performance__
__standing-wave__
__heterogeneous_computing__,
__portable_electronic_devices__.
__adjacent_wires__.
__delay_calculation__.
__continues_to_shrink__,
__fault-tolerant_techniques__.
__mixed_signal__,
__high_performance_CMOS__
__on-chip_interconnection_network__,
__division_and_square-root__
__logic-emulation__
__bit_resolution__
__parity_checkers__
__sign-extension__
__cycle_level__
cache-__coherent_shared_address_space__
__reducing_register_pressure__
__MPEG-2_video_decoder__.
__pipelined_datapaths__.
__interpretive_simulation__
__Myrinet_cluster__
__instruction-level_power__
__finite_field_inversion__
__embedded_microcontrollers__
__Reed-Solomon_decoders__
__pattern_modification__
__pseudo-random_bit__
__voltage_comparator__
__bipolar_devices__
__transaction_level_model__
__direct_mapped_instruction__
__carry-lookahead_adder__.
__LAX__
__cantilever-based__
__special-purpose_accelerators__
__synthetic_gene__
__Instruction-level_parallelism__
__Higher_radix__
__0.18_µm_CMOS_process__
__Unix_utility__
__Class-D_amplifier__
__on-chip_interconnects__,
__floating_point_units__.
__multiple_voltage_levels__.
__external_memories__,
__MIMD_architectures__,
__state_recovery__
__floating-point_computation__.
__VLIW_processor__,
__free_running__
__voltage/frequency_scaling__,
__router_architecture__,
__heterogeneous_pipelined__
__Parallel_hierarchical__
__technology_mapper__,
__DMA_transfers__.
__NUCA_cache__
__word-oriented_memories__
__mixed-level_simulation__
__Matlab®__
__TRIAC__
__DNA_sequence_alignment__.
__test_architecture_design__
__I/O_subsystem__.
__domino_gates__.
__low-noise_amplifiers__.
__last_level_caches__.
__short_faults__.
__voltage-controlled_oscillators__.
__L2_caches__,
__performance_and_energy-efficiency__.
__accurate_delay_models__.
__IEEE_single_precision__
__Collecting_data__
μC/__OS-II__
__reservoir_simulator__
__basic_cell__
__optimal_pipeline_depth__
__video_decoder__,
__private_L2_caches__
__commodity_flows__.
__clock_distribution_networks__,
__supply_gating__.
__SAT-based_model_checking__.
__HDL_description__.
__driving_voltage__.
__Brute-force__
__MOSFET_model__.
__hierarchical_memories__
__coordinate_rotation_digital_computer__
__scan_insertion__
__scalable_video_codec__.
__fault_test_sets__
__Cholesky_algorithm__
__instruction_set_extension__,
__PC_boards__.
__Parallel_Random_Number_Generators__
__chip_testing__
__stan-_dard__
__Accurate_timing_analysis__
__soft_error_rate_estimation__
__DFT_techniques__.
__DFT_insertion__
__scalable_parallelization__
__control_circuitry__,
__UMC_0.18__
__unimodular_transformations__.
__veri-_fication__
__Input_Queued__
__Elliptic_curve_cryptosystems__
__matrix-vector_multiplication__,
__idle_cores__
__circuit_technology__.
__full-scan__.
__temperature_monitoring__.
__ATPG_technique__
__switched-capacitor_filters__
__logic_circuitry__.
__scan-based_designs__
__5_GHz__.
__reconfigurable_data_path__
__heterogeneous_architecture__.
__parasitic_components__
__stable_operation__.
__highly_threaded__
__fault-simulation__
major/__minor_loop__
__fast-lock__
__micro-flow__
(__SEU__),
__technical_computing__.
__high_performance_storage_systems__.
__redundant_array_of_independent_disks__
__RDMA_operations__.
__chemical-mechanical__
__Low_cost__,
__core_wrappers__
__Design_trade-offs__
__White-box__
__switching_converters__
__pixel_shaders__.
__lifting-based_DWT__
__through-silicon-vias__
__failure_criteria__,
__gate_oxide_reliability__.
__network_controller__
__an_ultra_low-power__
__experimental_demonstrations__
__optical_multistage_interconnection_networks__
__placement_and_global_routing__.
__Intel_8088__
__embedded_RAMs__,
__IR-UWB_receiver__
__0.13μm_CMOS__
__Asynchronous_control__
__power-efficiency__,
__functional-unit__
__pipelined_computers__.
__metal-insulator__-semiconductor
__gate_area__.
__Universal_quantum_computation__
__fault-tolerant_processor_arrays__.
(__SRAMs__)
__ISCAS-89__
__multiprocessor_workstations__.
__analogue_and_mixed-signal__
__hardware_descriptions__,
__distributed-memory__,
__trace_reuse__
__Statistical_delay__
__reduced_cost__.
__interconnection_network_simulator__
__RS_code__,
__superscalar_pipeline__
__memory_interface__,
__lattice_gauge_theory__
__inter-core_communication__.
__gravity_calculation__
__sense_amplifier__.
__Tradeoff_analysis__
__runtime_leakage__
__parallel_computer_architecture__.
__phased_logic__
__hot-carrier_degradation__
__supply_voltage_range__.
__full_scan__.
__floorplan_optimization__
__high_yield__.
__heterogeneous_reconfigurable_systems__
__VLIW_instructions__
__cache_prefetching__.
__symmetric_multiprocessor__.
__70nm_technology__.
__high_yield__,
__Compaq_iPAQ__
__MEMS_resonator__
__multiplier_block__
__branch_prediction_strategies__
__energy_utilization__,
__CMOS_cells__.
__Victoria_Falls__
__wide_bandwidth__.
__topology_synthesis__
__variable_length_decoder__
__multicore_platform__
__line_edge_roughness__
__high-k_dielectrics__
__100-MHz__
__parallel_sparse_matrix__
__test_access_mechanism__.
__configuration_memory__,
__atomic-scale__
__advanced_CMOS__
__CORDIC_algorithms__
__checksum-based__
__Restart_strategies__
__highly_associative__
__custom_logic__.
__non-scan_sequential_circuits__
__floating-gate_transistors__.
__geometry_engine__
__mixed-signal_SoC__
__frequency_separation__
__Redundancy_reduction__
__based_architectures__
__layout_editor__
__path_delay_test_generation__
__Sequential_logic__
__transparent-scan__.
__opens_and_shorts__
__ADC_architecture__
__nanoscale_architectures__.
__mixer_for_direct_conversion__
__operational_mode__.
__FPGA_design__,
__vector_restoration__.
__digital_controllers__.
47__&percnt__;
__SoC_interconnects__.
__SIMD_implementation__
__FORTRAN_code__
__Gaussian_random_number_generator__
__floating-point_hardware__
4-__point_DFT__
__temperature-sensing__
__radix-4_FFT__
__infant_mortality__.
__LINPACK_benchmark__
__pipelined_cache__
__Fault_insertion__
__interconnect_defects__.
__Omega_Networks__
__minimum_power__.
__Configurable_computing__
__Switch-level_simulation__
__single-ISA__
__70-nm__
__Special_features__
__transition_fault_testing__.
__parasitic_extraction__,
__deterministic_test_pattern_generator__
__core-cells__
__Generalized_Symbolic_Trajectory_Evaluation__
__64_×_64__
__standard_Fortran__
__analogue-to-digital_converter__
__register_file_size__.
__power_measurements__,
__direct_injection__.
__IP_router__.
__thread_level_speculation__
__execution_cores__.
__execution_cores__
__0.6_um__
__floating-point_to_fixed-point_conversion__
__Web-crawling__
__processor_SoC__
__vacuum_tube__
__amplifier_design__
__reconfigurable_interconnect__.
__Process_variation_tolerant__
__SliM__-II
__power_simulator__,
__impedance_matching_networks__
__VLIW_DSPs__
__characterization_methodology__
__KSR-1__,
__low-voltage_analog__
__flight_envelope__
__hardware_assistance__
__voltage_and_frequency_scaling__.
__design_space_exploration_and_optimization__
__Non-volatile_memory__
__read-out_circuit__
__digital_chips__
__CMOS_imaging__
__MapReduce_workloads__
(__op-amp__)
__FIR_filters__,
__silicon_integration__
__yield_enhancement__,
__metal_CMOS_technology__
__array_processing__,
__8-bit_microcontrollers__
__crosstalk_effects__,
__ARM_instruction_set__.
__processor_elements__.
__Virtex_2_Pro__
__harmonic_distortion__.
__power_modes__,
__ISCAS_89_benchmark_circuits__
__Process_technology__
__desktop_processors__.
__wideband_RF__
__multiply-accumulator__
__ASICs_and_FPGAs__
__PowerPC_620__
__STT_MRAM__
__Application_Specific_Instruction-set_Processors__
(__STT_MRAM__)
__multithreaded_architectures__,
__floating-point_to_fixed-point__
__post-compilation__
__ROM_based__
__post_fabrication__
__MVL_circuits__
__manycore_chips__
__collective_MPI__
__voltage_transfer__
__multilevel_full-chip_routing__
__gate_array__.
__Hyper-Threading_technology__
__N-body_simulations__.
__interface_circuits__.
__operation_scheduling__,
__carry-propagation__-free
__controller_IC__
__clock_scaling__
__application_mapping__,
__quasi-planar__
__circuit_delays__.
__width_quantization__
__Vth_variation__
__software_pipelined_loops__.
__delay_uncertainty__.
__Centrino__
__multiple_stacks__
__MOS_structures__.
(__processing_element__)
__parallel_matrix_multiplication_algorithms__
__multiple_CPUs__.
__HD_Photo__
__Timed_circuits__
__manycore_systems__
__photonic_network-on-chip__
__photonic_networks-on-chip__
__load_tests__.
__crystallite__
__Cray_XT4__.
__Threshold_logic__
__Hardware_implementations__
__device_scaling__,
__radio-triggered__
__device_physics__,
__tri-mode__
__combinational_logic_circuit__
__end_of_life__.
__transparent_latches__
__variable-voltage__
__cell_layouts__.
__stochastic_logic__.
__MicroBlaze_soft_processor__
__Translation_Look-aside_Buffer__
__timing_specifications__,
__current_limiter__
__circuit_board__,
__SOC_applications__
__net_list__,
__random_sampling_technique__.
__digit-set__
__low_area__,
__0.35µm_CMOS__.
__carry-chain__
__double_gate_MOSFET__.
(__RAMs__)
__Dynamic_binary_instrumentation__
__Post-fabrication__
__higher-performance__
__flip-flop_designs__
__soft-core_processor__.
__Global_register_allocation__
__64-bits__
(__64-bit__)
__Memory_optimization__
__supply_voltage_reduction__,
__test_equipments__
__MPI-OpenMP__
__reconfigurable_device__.
__subthreshold_voltage__
__manycore_processors__.
__Duo_processor__
__parametric_faults__,
__data_retention_voltage__
__logic_levels__,
__double_edge__
__forward_and_backward__.
__multi_frequency__
__image_perception__.
__Substitution_boxes__
__stuck-open_faults__,
__Sorting_networks__
__VLSI/WSI_arrays__.
__limited_depth__
__Low_frequency_noise__
__solder_joint_reliability__.
__correcting_code__
__counting_method__.
__functional_level__,
__error_detection_capability__.
__Test_set_compaction__
__UIO_sequences__
__symmetrical_FPGAs__.
(__Field_Programmable__
__GALS_architectures__.
__Image_encryption__
__relaxation-based_circuit__
__circuit_topologies__,
__decoder_architectures__
__power_densities__,
__full-search_vector_quantization__
__locally_clocked__
__frequency_islands__
__workload_behavior__,
__TUX__
__RTOS_kernel__
__0.18µm_technology__
__power_consumption_and_area__.
__802.11n_MIMO__
__high-speed_serial_links__.
__CMOS_front-end__
__scan_based_BIST__
__digitally_controlled_oscillator__
__frequency_synthesis__
__CMOS_transconductance__
__guarded_atomic_actions__
__pseudo-random_BIST__
__low-power_synthesis__
__instruction_bus__
'__85_benchmark_circuits__
__packing_density__.
__linear_processor_array__
a-__Si_TFT__
__thermal_aware__
__secondary_cache__
__memory_chip__.
__partial_reconfiguration__,
__technology_migration__.
__stacked_DRAM__
__clustered_VLIW_processors__.
__smart_recompilation__
__temperature_coefficient__.
__IXP_network__
__stress-aware__
__Design-For-Testability__
__BiCMOS_circuits__.
__switch-level_timing__
__formatted_text__
__900_MHz__.
__serial_interfaces__
__parallel_hardware__,
__reversible_computing__.
__fault_tolerant_circuits__
__MPEG_encoder__
__idle_disks__
__ASCI_Blue__
__dynamic_optically_reconfigurable_gate_array__
__Charge_trapping__
__congestion_reduction__.
__duty_cycle_corrector__.
__single_symbol__
__IBM_Power3__
__Opteron_processors__.
__performance_and_resource_usage__.
__Blue_Gene/P__,
__timing_resolution__.
__small-_to_medium-size__
__wavefront_algorithms__
__wavefront_algorithm__
__interleaved_cache__
__chip_multithreading__
__instruction_delivery__
[__IC_layout__].
__opamp-sharing__
__large_instruction_windows__.
__optically_reconfigurable_gate_array__
__Queuing_network_models__
__resource_optimisation__
__operational_transconductance_amplifiers__.
__CMOS_mixer__.
__million_gates__.
__performance_variability__,
__5.9_GHz__
__path_delay_fault_testing__.
__SOI_wafer__
__delay_degradation__.
__optical_interconnects__,
__computer-aided-design__
__multicore_architecture__
__circuit_tuning__.
__random_pattern_testable__
__MIMD_computer__
__switch_modules__,
__low_sensitivity__.
__related_defects__
__power_supply_network__.
__finding_bugs__.
__LP_CMOS__.
__double-precision_floating_point__
__co-processor__,
__zero_voltage_switching__
__silicon_wafer__.
__op-amps__.
__low_power_technology_mapping__
__wide_frequency_range__
__Architectural_simulation__
__closed-form_formulas__,
__defect_characterization__
__sigma_delta__
__PLA_implementation__.
__Verilog_Hardware_Description_Language__
__direct-conversion_receiver__
__Op-amp__
__systolic_multiplier__
__Parallel_architecture__
__multicast_ATM_switch__.
__Structural_modeling__
__Josephson_junctions__
__carbon_nanotube_field_effect_transistors__
__Reliability_aware__
__GPU-enabled__
__high-performance_ICs__.
__heterogeneous_SoCs__
__latched_comparator__
__substrate_parasitics__
__FPGA_fabrics__.
__GHz_range__.
__ripple-carry_adder__
__quadruple-precision__
__test_planning__.
__GloMoSim_simulator__.
__FFT_processor__,
__digital_to_analog_converters__
__neighborhood_pattern_sensitive_faults__
__AlGaN/GaN_high_electron_mobility__
__affine_loop_nests__
__high_throughput_rate__.
__Log-structured_File_Systems__
__100nm_technology__
__one_bit_transform_based__
__grid_file__.
two-__port_SRAM__
__Partial_scan_design__
__noise_avoidance__
__maze_router__.
__interconnect_crosstalk__
__algorithmic_ADC__
__dB_SFDR__.
__Near-term__
__double-gate_MOSFET__
__Domino_circuits__
__VLSI_circuits_and_systems__.
__resonant-tunneling_diodes__
__Bridging_defects__
__GCC_compiler__
__signed-digit_adder__
__silicon_photonic__
__crossbar_networks__.
__high-performance_designs__,
__gain_bandwidth__
__band-switching__
(__Instruction_Set_Architecture__)
__ladder_filters__
__routing_table_lookup__
__clocked_circuits__
__adder_circuit__.
__switched-resistor__
__chopper_stabilized__
__high_energy_density__
__graphical_processing_unit__
__reducing_switching_activity__
__tone_mapping_operator__.
__pixel_shaders__
__ALU_array__
__register_promotion__
__wire_crossing__
__at_NASA's_Goddard_Space_Flight_Center__.
__quasi-delay-insensitive__
__short_read_mapping__
__modular_multipliers__
__RF_devices__.
__leakage_dominant__
(__Data_Encryption_Standard__)
__circuit_optimization__,
__high_performance_systems__,
__Supply_voltage__
(__memory_accesses__,
__voltage_sags__,
__screen_printing__
__reusable_programs__
__Multi-Vt__
__I{DDQ__}
__Binary_decision_diagram__
__analog_synthesis__.
(__path-oriented__
__verification_methodologies__.
__MLC_NAND_flash_memory__
__SEU_tolerance__
__micro_processor__
__AES_S-Box__
__automatic_test-pattern_generation__
__functional_unit_binding__
__Altera_Stratix_II_FPGA__.
__dual-rail_logic__
__Reliability_testing__
__Taguchi_methods__.
__multiprocessor_machine__.
__modern_FPGAs__,
__voltage_gain__,
__IEEE_floating-point_arithmetic__.
__multicore-aware__
__output_stage__.
__rule_checker__
__Linear_feedback_shift_registers__
__pipeline_synthesis__
__HD-DVD__
__CMOS_transceiver__
__body_effect__.
__multiprocessor_array__
__circuit_realization__.
__Common-mode__
__shortest_path_search__
__Retargetable_code_generation__
__energy_consumption_ratio__
__massively_parallel_processor__.
__Statistical_optimization__
__readout_circuit__.
__PSpice_simulation__
__double_poly__
__post-silicon_debugging__.
__delay_insertion__.
__Coverage_testing__
__mixed-signal/RF__
__configuration_generation__.
__locating_faults__
__CMOS_op-amps__
__Energy_dissipation__
__PLA_based__
__gate-sizing__
__50_MHz__.
__symmetric_block_ciphers__.
__telecommunication_equipment__
__domino_logic_circuit__
__interconnect_loads__
__adiabatic_circuits__.
__Application_requirements__
__SPEC2000_integer_benchmarks__.
__Delta-Sigma_modulators__
__arbitrary_waveform__
__redundant_binary_representation__
__IEEE_compliant_floating-point__
__parallelization_technique__,
__iterative_logic_arrays__.
__Architectural_synthesis__
__wirelength_increase__.
__voltage_overscaling__.
__CMOS_realization__
__thermal_transient__
__bit_width__
__Montgomery_modular_multiplication__
__CMOS_comparator__
__flexible_substrate__
__Mediabench_benchmarks__
__voltage_tuning__
__viterbi_decoder__
__hard_errors__,
__cross-bridge__
__SCUD__
__fault_simulator_for_synchronous_sequential_circuits__.
__CMOS_amplifiers__.
__nanometer_designs__,
__cell-based_designs__.
__dual-field__
__input_transitions__.
__matrix_converters__
__during_scan_testing__.
__testability_analysis__,
__current-density__
__circuit_degradation__
__hybrid_CPU/GPU__
__delay_fault_detection__
__logic_BIST__,
__current-mirror__
__Retiming-based__
__low_dynamic_power__
__low_leakage_power__
__power-on_reset__
__SEU__.
__64_MB__
__resonant_supply_noise__
__loop_scheduling__.
__low_power_circuits__
__MEMS_structures__
__Hardware_accelerators__
__distributed-memory_architectures__.
__VME_bus__
__manufacturing_test_cost__
__write-ability__
__interconnection_network_topologies__
__direct_conversion_receiver__.
__micro-electro-mechanical__
__buffered_clock_tree__
__built-in_self-diagnosis__
__MAP_decoder__
__associative_string__
__equivalent_circuit_parameters__
__structural_faults__
__successive_approximation_analog-to-digital_converter__
__Full-custom__
__selective_hardening__
__bug_finding__.
__basic_modules__,
__sensitized_paths__
__master-slave_configuration__.
__IR_drop__.
__binary_heap__
__×_speedup__
__feedback_amplifier__.
__intra-die_process_variations__.
__nanoscale_devices__,
__oscillator_circuits__.
__peripheral_cores__.
__improved_energy_efficiency__
__printed_wiring__
__fault_testing__.
__multiple-input_switching__
__Synergistic_Processor_Elements__
__IBM_Power5__
__Automated_abstraction__
__fairly_accurately__.
__thermal-aware_floorplanning__
__Voltage_islands__
__issue-width__
__functional_simulator__.
__Process-induced__
__register_access__
__Component-level__
__latch_based__
__variable_gain_amplifier__.
__stability_improvement__
__voltage_fluctuation__
__aware_timing_analysis__
__pipelined_functional_units__
__reducing_test_data_volume__
__high_PSRR__
__carry-save_addition__.
(__RAMs__).
__message-passing_programming_model__
__message-passing_multicomputer__.
__single_clock__
__threshold_variation__.
__signal_extraction__.
__compute_node__.
__clock-control__
__rectilinear_Steiner_minimum_tree__
__division/square_root__
__delay_fault_test__
__Dynamic_spectrum_management__
__carbon_nanotube-based__
__data_path_circuits__
__Vth_assignment__
__phase_detectors__
__N-Modular_Redundancy__
__SiGe_technology__.
__scan_chain_ordering__
__deep-submicron_VLSI__
__Read/Write_operations__,
__SC_filters__.
__variable_threshold_voltage__
__BlueGene/L_supercomputer__.
__CMOS_logic_cells__
__NBTI_degradation__.
__Voltage_scheduling__
__sequential_designs__.
__nondeterministic_systems__.
__Chip-Multiprocessors__
__current_reference__.
__wire_widths__.
__Flip-chip__
__IEEE_Standard_754__
__Low-swing__
__produced_encouraging_results__
__discrete_transforms__.
__circuit_structures__,
__system-level_power_management__.
__voltage-frequency_islands__
__binary-weighted__
__high_performance_microprocessor_designs__.
__random-access_memories__.
__converter_circuit__
__mass_memory__.
__systolic_array_processor__
__adjustable_delay__
__linear_systolic_arrays__
__high_speed_CMOS__
__gated-Ground__
__digital_differential_analyzer__
__interconnect_test__.
__distributed_shared_memory_multiprocessor__.
__RSA_algorithm__.
__statistical_circuit_analysis__
__Architectural_simulations__
__analog/RF_circuits__
__standby_modes__
__binary_adder__.
__parallelism-aware__
__thermal_stress__.
__dual-function__
__pausible_clocking__
__chip_multiprocessor__,
__shared_memory_parallel_computer__
__criticality-aware__
__interconnect_delay_and_crosstalk_noise__.
__hard_faults__,
__elementary_logic__
__faults_in_synchronous_sequential_circuits__.
__combinational_logic_networks__.
__processor_unit__
__trailing_edge__
__image/video_processing__,
__antifuse-based__
__Architectural_requirements__
__multi-chip_modules__.
__polynomial_basis_multiplier__
__CMOS_logic_style__
__DEC_PDP-11__
__Test_points__
__phase-frequency_detector__
__space_vector__
__resonant_H-tree_clock_distribution_networks__
__shared_memory_multiple_SIMD__
__carry-save-adder__
__tridiagonal_solver__
__gate_oxide__.
__Xilinx's_Virtex__
__Parallel_iterative_solvers__
__peripheral_circuits__.
__Register-transfer_level__
__MHz_CMOS__
__area-array__
__1.8V_supply__
__address_generation_unit__
__embedded_applications__:
__multiple_memory_banks__.
__high_robustness__,
__motor_vehicles__.
__testability_measure__,
__ISCAS-85_benchmarks__.
__test_pattern_generators__,
__scan_operations__,
__deep-submicron_CMOS_technology__.
__high-performance_VLSI__
__Gigabit_per_second__
__coarse_grain_task__
__chip_set__.
__neuron_circuit__
__multiple_input__,
__bank_selection__
49__&percnt__;
__functional_cells__.
__ramp_inputs__.
__programmable_systolic__
__inductive_crosstalk__
__NUCA_cache__.
__mixed-signal_ASICs__
__hardware_structure__.
__um_CMOS_technology__
__Altera_FPGA__
__interconnect_wires__,
__block-cyclic_distribution__
__power_analysis_attacks__,
__partial_product_generation__.
__partitioned_cache__
__rapid_thermal_annealing__
__cryptographic_engine__
__test_data_volume_reduction__
__gate-level_simulation__.
__Differential_power_analysis__
__embedded_DRAMs__
__full_scan__,
__clock_tuning__
__banker's_algorithm__
__pseudorandom_patterns__
__Banyan_networks__.
__distributed-memory_parallel_computers__.
__majority_logic__.
__0.18-um_CMOS__
__full_adder__.
__electronic_ballast__
__electrical_discharge_machining__.
__GNU_radio__
__vectorizing_compiler__.
__software_controlled_cache__
__bus-based__,
__multi-processor_system-on-chip__.
__Clock_skew_optimization__
__threshold_logic_gate__
__interconnect_diagnosis__
__remapping_technique__
__large_scale_integration__.
__sizing_and_buffer_insertion__.
__variable_clock__
__oscillation_ring__
__functional_test_program_generation__
__advanced_control__
__Quiescent_Signal_Analysis__
__oxide_layer__
__subtle_defects__.
__McKinley__
__digital_FIR_filters__.
__chip_implementation__
__functional_test_sequences__
__gate_oxide_thickness__,
__addition/subtraction__.
__Perfect_Benchmarks__
__engineering_change__.
__VLSI_floorplanning__
__embedded_deterministic_test__
__table-lookup__-coding
__fault-tolerant_circuits__
__CMOS_transistors__.
__oxide-tunneling__
__substrate_coupling__.
__digit-level__
__processor-based_systems__.
__scan-based_delay__
__signal_correlation__.
__partitioned_circuits__.
__supply-voltage__
__memory_cards__
__Functional_tests__
__application_specific_architectures__.
__test_generation_tool__.
__nearest_neighbours__,
__driven_placement__
__Execution_times__
__output_signal__,
__64-bit_block_cipher__
__device_design__.
__linear_threshold_elements__
__library_design__.
__Defect-oriented__
__FPGA_based_designs__.
__extensible_processors__,
__fast_design_space_exploration__.
__dc-dc_converters__
__loopback_testing__
__Fredkin_gate__
__Fortran_compiler__.
__full_adders__,
__array_multiplier__,
__off-state_leakage__
(__Vdd__)
__optical_probing__
__radio_receiver__
__Soft-errors__
__multilevel_hierarchical__
__minimizing_power__
__Optical_frequency__
__analog_multiplexer__
__boundary_scan__,
__topology_selection__,
__Itanium_architecture__.
__carry_save_adders__
__micro-computers__.
__ring_oscillator_based__
(__DACs__)
__wide-issue_superscalar_processors__.
__spurious_free_dynamic_range__
__field_solver__.
__circuit_schematics__
__Cortex-M3__
__Koblitz_curve__
__computation-intensive_applications__.
__conventional_DVS__
__analytical_prediction__
__Design_for_test__
__processor_array_architectures__
__digital-signal-processing__
__adder_cells__.
__update-conscious__
__prefetching_mechanism__,
__combined_input-crosspoint-queued__
__coarse_grained_reconfigurable_arrays__.
__external_sorting__.
__Automatic_test__
__signed_digit_number__
__large_FPGAs__.
__ring_counter__
__Community_Atmosphere_Model__
__logic_cell__,
__twisted_bundle__
__test_chip__,
__dynamic_graph_algorithms__.
__PS2__
__Scan_chains__
__resistance_switching__
__energy_efficient_data_transmission__
__RAID_arrays__.
__Levelized_Compiled_Code__
__printing_machine__
__Community_Climate_System_Model__
__strong-scaling__
__bus_controller__
__IBM_Blue_Gene/L™__
__distributed_memory_systems__,
__Gb/sec__
__heterojunction_bipolar__
__segmented_scan__
__Xilinx_Spartan-3__
__Plasma-assisted__
__iterative_stencil__
__on-chip_spiral_inductors__
__hard_cores__
__POWER6_processor__
__fault-tolerant_VLSI__
__arithmetic_modulo__
__layout_techniques__.
__512_bit__
__embedded_DSP_processors__
__input_voltage__.
__scan_path__.
__multiple-data-stream__)
__combinational_modules__
__multi_phase__
__PLA_folding__
__RAM-based_FPGAs__
__elliptic_curve_cryptographic__
__MILP_solver__.
__double-data-rate__
__logic_device__.
__DSP_programs__
__cost_minimization__,
__analog_devices__,
__low-power_FPGA__
__carry-look-ahead__
__frame-level_pipelined__
__functional_validation__,
__VDD_and_VTH__
__drowsy_mode__.
__decompression_scheme__
__IDDQ_measurements__.
__systolic_algorithms__.
__Parallel_Sysplex__®
__thin-film-transistor__
__external_memories__.
__error_modeling__.
__heating_systems__
__Intel_Xeon_processor__
__FPGA-based_custom_computing__
__DSP_designs__
__coherency_protocols__
__scheduling_and_resource_binding__.
__smart-power__
__shared_memory_multiprocessors__,
__SATORI__
__crossbar_memory__
__MD_simulations__,
__maximum_performance__,
__specific_hardware__,
__dual_bank__
__pipelined_applications__.
__Virtex-II_Pro_FPGAs__.
__hybrid_vehicles__
__CMOS_fabrication_process__.
__normal-mode__
__65nm_CMOS__.
__RC4_key__
__metal-oxide__
__thermal_monitoring__
__number_representations__.
__reconfigurable_supercomputing__
__instruction_encodings__.
__transputer_networks__
__multi-core_SoC__
__clocked_synchronous__
__SIMD_computers__
__composite_fields__.
__VHDL_synthesis__
__waveform_approximation__
__high-k_metal-gate__
__test_fixture__
__PE_array__
__Mixed_signal__
__process_capability__,
__test-benches__
__Single_chip__
O(__N2_log_N__)
__output_voltages__.
__test_effort__.
__Efficiency_enhancement__
__pin-limited__
__ISCAS_benchmark_circuits__,
__Distributed_arithmetic__
__timing-driven_routing__
__Iterative_compilation__
__hybrid_FPGA__.
__microarchitecture_synthesis__.
__thermally-aware__
__CMOS_FPGA__
__Read_Only_Memory__
__AES_processor__
__AES_block_cipher__
__equivalent_gates__.
__current_mode__.
__behavioral_simulation__.
__analog_designs__.
__SPEC_2000_benchmarks__
__Verilog/VHDL__
__chip_level__.
__interconnect_topologies__.
__longest-path__
__Intel_i860__
__double_precision_floating-point__
__Virtex_5__
__biomedical_monitoring__
__RTL_synthesis__.
__logic_arrays__
__NoC_topology__,
__architectural_configuration__
__nano_CMOS__
__bulk_CMOS_process__.
__thermal_measurements__
__coherent_cache__
__nCUBE_2__
__Electrical_power__
__bus_structures__.
__low-power_portable__
__variable_length_decoding__
Core__&trade__;
__gated-clock__
__column_major__
__irregular_computation__
__fault_tracing__
__against_buffer_overflow_attacks__.
__low_voltage_operation__.
__sorting_network__,
__voltage_domains__.
__FSM_design__
__MPEG_decoder__.
__instruction_prefetching__,
__power_characterization__
__DC-DC_boost_converter__
__single_stuck-line__
__synthesizable_VHDL__.
__&trade__;
__Deterministic_finite_automata__
__Parameter_variation__
__Sensitivity-based__
__intra-task_voltage_scheduling__
__NEC_SX-8__
__pure_logic__
__rotation_mode__
__RF_receivers__.
__hardware_simulator__.
__dynamically_reconfigurable_hardware__.
__IDDT_testing__.
__Leakage_control__
__IDDT_testing__
__routing_fabric__.
__Digitally_assisted__
__interconnect_fabric__.
__I/O_virtualization__.
__square_root_operation__
__Mechanical_reliability__
__buffering_strategies__
__mixed-signal__,
__unity_gain_frequency__
__medium-speed__
__gain_enhancement__
__two-rail_checkers__
__single_supply__
__hard_macros__
__energy_metering__
__custom-hardware__
__Self-biased__
__highly-reliable__
__scaling_technique__.
__phase_frequency_detector__
__systolic_array_architecture__
__reconfigurable_platform__,
__at-speed_scan_test__
__transistor_sizes__,
__embedded_microcontroller__.
__output_jitter__.
__SIMD_operations__,
__circuit_representation__.
__energy_harvester__.
__deep_sub-micron_era__
__embedded_multicore__
__output_resistance__,
__Montgomery_multipliers__
__0.18_μm_CMOS_technology__.
__bus-connected__
__radiation-hardened__
__voltage_standards__.
__Ultra-low_voltage__
__controlled_rectifier__
__Test_cost__
__scratchpad_memory__,
__standard_cell_libraries__,
__crosstalk_minimization__
__mixed-signal_cores__
__DPA_countermeasure__
(__Built-In_Self-Test__)
__common_sub-expression_elimination__
__short-circuit_power__.
__image_compression_techniques__.
__power_consuming__,
__RTL_design__.
__Based_onthe__
__nanoelectronic_systems__.
__circuit_simulators__,
__biomolecular_computation__.
__Communication_architectures__
__Designing_reliable__
__high_power_factor__
__discrete_fourier_transform__
__Algorithmic_aspects__
__Soft_Error_Resilience__
__virtual_synchronization__
__silicon_die__,
__0.25µm_CMOS__
__Local_area_network__
__Compiler-controlled__
__test_responses__,
__DRAM_devices__.
__dynamic_voltage/frequency_scaling__.
__delay_trade-offs__
__64_KB__
__IR-drop_reduction__
__area-IO_DRAM__
__hysteretic_control__
__sparse_direct_solver__
__arithmetic_processor__
__Ultra_low-power__
__VLSI_architecture__,
__resistance_extraction__.
__chip_multi-processors__.
__Linear_array__
__input_waveforms__,
(__PD-SOI__)
__Architecture_evaluation__
__parallel_counter__
__silicon_die__.
__Systolic_arrays__
__combinational_digital_circuits__
(__Network-on-Chip__)
__Action_refinement__
__square_root_unit__
__Virtex-II_FPGA__
__carbon_nanotube_field_effect_transistor__
__holistic_twig_joins__.
__mixed-granularity__
__load-balancer__
__ISM_bands__.
__high_compression_efficiency__.
__commodity_graphics__
__testing_delay_faults__
__BIST_technique__,
(__Compute_Unified_Device_Architecture__)
__circuit_styles__,
__Optical_proximity_correction__
__fault_dictionary__.
__Dynamic_task__
__reducing_test_application_time__.
__clock_skew_variations__.
__Montgomery_algorithm__,
__DSP_circuits__.
__dataflow_computers__
__cluster_of_SMP_nodes__,
__delay_fault_model__
__Hardware/software_co-design__
__high_performance_circuits__.
__line-rate__
__Intel_quad-core__
__Increasing_power_densities__
__partial_scan_circuits__.
__Virtex-4_FPGA__
__split-radix_FFT__
__sparse_solvers__.
__pipelined_hardware__
__RC_extraction__
__National_Center_for_Atmospheric_Research__
__timed_model_checking__
__300_MHz__.
__read-write_locks__.
__Optimization_methods__
__watchdog_timer__
__seismic_data_processing__.
__netlist-level__
__vector_DSPs__.
__GALS_design__
__spare-cell__
__pipelined_microprocessor__
__table-look-up__
__reduced_noise_margins__
__inverse_S-boxes__
__OTA-based__
__switching_power__.
__multipole_accelerated__
__table_interpretation__
__scan_design__,
__gate_leakage__,
__configurable_logic_block__
__6T_SRAM__.
__AMBA_AHB_bus__
__Full-wave__
__tuning_process__,
__unordered_codes__
__0.18_ìm__
__bulk_Si__
__coupled_transmission_lines__.
__synchronous_circuits__,
__digital_film__
__Floating_gate__
__defect_level__,
__high_performance_and_low_power__.
__Electrical_simulations__
__frequency_ranges__.
__Hot_Carrier_Injection__
__built-in_test__.
__suppression_technique__
__physically_distributed_memory__
__high_performance_architectures__
__issue_queue_design__.
__moderate_inversion__.
__power_simulator__
__stack_machines__
__Simulation_environment__
__an_integer_linear_programming_formulation__.
__timing_convergence__
__electrical_noise__.
__dual-core_architectures__.
__software_pipelined_loops__
__transaction_level_modelling__
__LSI_design__.
(__SEC-DED__)
__peak_current_reduction__
__write_driver__
__test_structure__.
__power_supply_current__.
__working_frequency__,
__at-speed_scan_testing__
__RC_oscillator__
__SPECint_benchmarks__
__parallel_architectures__:
__Thermal_distribution__
__scan_latches__
__primitive_gates__.
__bundle_interconnect__
__parallel_machines__:
__leakage_aware__
__CNT_growth__
__printed_circuits__
__Dynamic_Random_Access_Memory__
__delay_fault_testability__
__high-level_test_synthesis__
__macro-cells__.
__microelectronic_technology__
__voltage_variations__
__pipeline_structure__.
__high-connectivity__
__DAB_receiver__.
__temperature_reduction__,
__CMOS_bridging_faults__.
__phase-locked_loops__,
__floating_point_instructions__
__multiple_branch_prediction__
__Temperature_aware__
__Address_translation__
__interconnect_technologies__.
__track-and-hold_amplifier__
__shortest-path_search__
(__RCs__)
__life_prediction__
__low_cost_test__
__drastic_increase__
__parametric_faults__.
__Trace_data__
__reducing_leakage_energy__
__cache-coherent_multiprocessor__
__matrix_multiply__,
__coverage_testing__,
__video_signal_processor__.
__chip_scale_package__
__Look-up_Tables__
__Cray_XD1__
__array_structures__,
__vertical_channel__
__redundancy_based__
__triple_modular_redundant__
__clustered_defects__.
__high_performance_VLSI__
__test_set__)
__cell_design__,
__daisy-chain__
__design_rule__.
__multiported_register_files__
__higher_operating_frequencies__
__RF_applications__
__NAND_Flash__.
(__input/output__)
__sonar_ring__.
__data_layout_optimizations__
__microwave_devices__.
__silicon_wafers__,
__International_Technology_Roadmap_for_Semiconductors__
__low_density_parity_check_code__
__Results_showthat__
__reconvergent_fan__-out
__multi-core_CPU__.
__dual-core_processors__
__ISCAS85_benchmark_circuits__.
__XOR_gates__,
__redundant_arithmetic__.
__binary_addition__.
__Computation_and_communication__
__cell_insertion__
tied-__gate_FinFET__
__Design-for-test__
__chip_placement__
__nano-scale_technologies__
__logic_device__
__mathematical_library__
__multiple_CPUs__,
__bit-level_pipelined__
__Capacitive_crosstalk__
multi-__ported_register_file__
__mixed-timing__
__SHA-256_and_SHA__-512
__ATPG_tool__,
__nanometer_circuits__
__phase_screen__
__dc_bus__
__communication_bus__.
__inte-_grated__
__active_filters__.
__switch-level_simulation__.
__Crosstalk_effects__
__SIMM__
__scan_tests__.
__resistive_bridge__
__multi-gate__
__RISC_machine__,
__digital_hardware_design__
__wiring_area__.
__IPSec_and_SSL__
__voltage_regulators__,
__increasing_operating_frequencies__
__frequency_independent__
__lumped-element__
__multi-Vdd__
__nanoscale_technology__
__RAID-structured_storage__
__parametric_failures__.
__platform_based_design__
__leakage_energy_optimization__
__multiprocessor_systems__:
__scan_chain_disable__.
__impedance_matching__,
__architectural_optimizations__.
__video-processing__
__Scan_design__
__accurate_performance_estimation__
__virtual_hardware__.
__bit_lines__,
__split-path__
__density_variation__.
__boost_DC-DC_converter__
__microarchitecture_simulation__
__Control_unit__
__primitive_gates__
__leakage_faults__
__energy_consumption__:
__transistor_size__,
__sub-wavelength_lithography__,
__SoC_cores__
__Processor_allocation__
__synchronous_counterpart__
mesh/__torus_topology__,
__Triple_DES__
__SIMD_instruction_set__
__pro_vides__
__high_performance_microprocessors__,
__low-k_dielectrics__
__Design_reuse__
__silicon-on-sapphire__
/__spl_Delta__//__spl_Sigma__/
__quantum_cascade_lasers__
__node_covering__
__low-power_DSP__
__instruction_wakeup__
__shrinking_feature_sizes__
__two's-complement__
__scattering_parameter__
__IC_technology__.
__partial_scan_designs__
__message-passing_multicomputer__
__exploitation_of_instruction-level_parallelism__
__ARM_processors__
__ATPG_based__
__block_structures__.
__mixed_hardware-software__
__Additional_improvements__
__operational_faults__.
__floorplan-based__
__dataflow_processor__
__low_power_design__,
__spice_simulation__
__carry-chains__
__neuromorphic_hardware__.
__dual-Vt_design__
__compressor_tree__
__stack_machine__,
__off-chip_buses__.
__resistance_calculation__
__tunable_CMOS__
__low-swing_signaling__
__Multi-operand__
__metal-oxide_semiconductor__
__logic_style__,
__gate_replacement__
__mixed-mode_BIST__
__90nm_CMOS_technology__,
__Mach_numbers__.
__Built-in_self-repair__
__processor_arrays__,
__stream-oriented_applications__.
__measurement_devices__.
__InfiniBand-based__
__transimpedance_amplifier__.
__logic_gate__.
__low_and_intermediate_level__
__coarse-grained_reconfigurable__
__embedded_checkers__
__application_acceleration__
__clock-gating__,
__memory_manager__,
__dynamic_stability__.
__multi-clocked__
__majority_voter__.
__VDD_scaling__
__register_file_organization__,
__processor_units__.
__Dual-core__
__mass_memories__
__BIST_techniques__.
__single_event_upsets__.
__encryption/authentication__
__single_precision_floating-point__
__instruction_fetch__.
__nanotechnology_based__
__Area_estimation__
__body_bias__.
__droplet_routing__,
__fuel_cell_power__
__SIMD_computers__.
__floating_point__.
__SPA_resistant__
__oscillator-based__
__SPICE_level__
__latency_overhead__.
__reconfigurable_components__.
__Logic_circuits__
__cache_decay__
__high-power__,
__rectifier_circuit__
__flow_insensitive__
__round_robin_scheduling__
__smaller_feature_sizes__,
__loop_programs__.
__successive_approximation_register__
__multiple_phases__,
__light-emitting_devices__
__pipeline_fashion__.
__VLIW_DSPs__.
__multiple_clocks__,
__CMOS_cell__
__Design_tool__
__140_MHz__
__Li-ion_battery__
__logic_level__.
__Test_methods__
__media_delivery__,
__ASCI_Red__,
__image/video_processing__
__EMI_noise__
__clock_signal__.
__dual-rail_encoding__
__BIST_circuit__.
__block-cyclic_distributions__
__area_improvement__
__optical_switch__.
__statistical_simulation__.
__page_placement__.
__sDMA__
__combinational_and_sequential_circuits__,
__weighted_pseudo-random__
__analog_cores__
__mixed-signal_SOCs__
__Deep_submicron__
__thin_film_transistors__.
__Hot_topic__
__total_chip_power__.
__carry_skip_adder__
__Variation_aware__
__skewed_associative__
__tree-based_multicast_routing__
__Java_processor__.
__voltage_reference_circuit__
__resistance_measurement__
__Test_challenges__
__nominal_voltage__
__readily_adapted__
__multi-Vt__
__circuit_extractor__
__step_down__
__heterogeneous_chip_multiprocessors__.
__partitioned_architectures__
__private_memory__.
__electromagnetic_modeling__
__bond_pads__.
__perfectly_nested_loops__.
__ground_planes__
__GHz-range__
__high_performance_clusters__.
__modern_superscalar__
__critical_path_delays__,
__architecture_synthesis__
__quad-core_Xeon__
__SRAM_leakage__
__Synopsys__.
__spare_rows_and_columns__
__circuit_components__,
__RF_switch__
__aggressive_technology_scaling__
__MATLAB/SIMULINK__
__bus_protocols__.
__stuck_fault__
__power_supply_rejection__
__defective_circuits__.
__division_algorithm__,
__interconnection_network_topology__
__Specification-driven__
__breakdown_voltage__.
__Topological_routing__
__digital_controllers__
__dataflow_computers__.
__vision_processor__
__microprocessor_architecture__,
__task_level_parallelism__
__high-end_processors__.
__complex_gates__,
__single-chip_multiprocessors__.
__chip_integration__
__Development_Board__.
__sampling_mixer__
__cluster_scheduling__.
__pipelined_datapath__
__pipelined_multipliers__
__sparse_LU__
__Cadence__,
__Vulnerability_Factor__
__commercial_microprocessors__.
__CMOS_designs__
__1.4_GHz__
__functional_sensitizable__
__hard_errors__.
__CFD_code__.
__FPGA_emulation__
__write/read__
__Charge_sharing__
__Software-managed__
__reconfigurable_buses__.
__SER_estimation__
__Power_consumption_reduction__
__Field_test__
__yield_analysis__.
__hardened_latch__
__GALS_systems__.
__CMOS_LSIs__
__Test_compaction__
__full-scan_circuits__.
__CPU-FPGA__
__packet-switching__,
__stream_processor__,
__125_MHz__
__pulse_signaling__
__analog_array__
__High-quality__,
__fault_effects__,
__multi-port_memories__
__ESD_protection_devices__
__coupling-aware__
__Silicon_on_Insulator__
__microarchitectural_support__
__redundancy_identification__.
__data_cache__)
__instrumentation_amplifier__.
__data_dependent_jitter__
__Hierarchical_test_generation__
__spare_columns__,
__QCA_circuit__
__low-cost_FPGAs__.
__wide_bandwidth__,
__MicroBlaze_processor__
__digital_FIR__
__reconfigurable_circuit__
__current_sensing_technique__
__supply_rails__.
__random_variation__.
__multiple_configurations__.
__thousand-core__
__variable_sizes__.
__Transistor_sizing__
__multithreaded_execution__,
__Shared_resources__
__Rapidly_increasing__
__spare_rows__,
__high_stability__.
__nano-photonic__
__interconnect_process_variations__
__FPGA_architectural__
__FPGA_designs__,
__surface_mount_technology__
__fault-tolerant_architecture__
__Pentium_IV_PC__
__transient_fault_injection__
__Berger_codes__,
__stator_winding__
__Accumulator-based__
__power_supply_voltages__.
__small_modifications__,
__FPGA-based_reconfigurable_computers__.
__sinusoidal_jitter__
__parametric_test__
__VLSI_chip__,
__Multilevel_hierarchical__
__left-edge_algorithm__
__bus_architecture_synthesis__
__cache-coherent_non-uniform_memory_access__
__nano_technology__.
__routability_driven__
(__Application_Specific_Integrated_Circuit__)
__electrical_parameters__,
__6th_order__
__large_FPGAs__
__CAD_algorithms__.
__interconnect_structure__,
__Delta_IDDQ__
__shared-memory_architecture__.
__high_dynamic_range__,
__laboratory_scale__
__electron_devices__.
__Floating-point_arithmetic__
__complete_fault_coverage__,
__test_time_reduction__.
(__Basic_Linear_Algebra_Subprograms__)
__state_assignment__,
__Experimental_results_on_ISCAS__'85
__speed_degradation__.
__reconfiguration_techniques__.
__D_flip-flop__.
__Xilinx_Virtex-II_Pro_FPGA__
__interconnect_synthesis__.
__Xilinx_Microblaze__
__Limit_Cycle_Walkers__
__crypto_coprocessor__
__network_on_chips__.
__active_pixel__
(__Very_Large__
__Numerical_results__,
__optical_receivers__.
__Energy_optimal__
__Scaling_issues__
__QCA_devices__,
__sequential_fault_diagnosis__
__external_memories__
__macro_cells__.
__Time_Domain_Reflectometry__
__circuit_layouts__
__SPEC_benchmarks__,
__noise_characterization__
__Hardware_virtualization__
(__MP-SoCs__),
__array_structures__.
__realistic_fault__
__fault_sampling__.
__fault_coverage_estimation__
__BIST_circuitry__.
__FPGA-based_embedded_systems__
__physical-synthesis__
__wave_pipeline__
__island_style__
__linear_programming_solver__
__escape_probability__.
__Gate_leakage_current__
__0.18_µm_CMOS_process__.
__IBM_POWER5__
__interconnect_faults__.
__serializer/deserializer__
__lower-latency__
__interconnect_models__.
__segment_lengths__.
__mixed_signal_circuits__
__jitter_injection__
__multithreaded_version__
__spare_columns__
(__printed_circuit_board__)
__Dynamic_reconfigurable__
__Memory_testing__
__Concurrent_fault_detection__
__reconfigurable_units__
__Dynamic_RAM__
__sound_recordings__.
__radiation_environment__.
__full-HD__
__DC-link__
__parasitic_coupling__
__packet-switched_network__
__fully_programmable__,
__control-flow_errors__
__Dedicated_hardware__
__defect_and_fault_tolerance__
__rapid_tooling__.
__stacked_chip__
__soft_error_rate__.
__leakage_faults__.
__camera_module__
__fully_functional__.
__MEMS_resonators__.
__fabricated_chips__.
__loop_distribution__,
__pulsed_latch__
__Defect-tolerant__
__fault_latency__.
__launch-off-shift__
__capacitance_measurement__
__dynamic_CMOS_circuits__
__list_sphere_detector__
__low_area_overhead__.
__packet_buffers__.
__clockless_circuits__
__intensive_signal_processing_applications__.
__branch_target_buffers__.
__enhanced_reliability__
__statistical_timing__.
__voltage_sensor__
__BoxRouter_2.0__
__DSP_programs__.
__force_directed_placement__
__Power_consumption__,
__Livermore_Loops__
__Power_Islands__
__programmable_graphics_processing_units__
__datapath_scheduling__
__stream_descriptors__
__hardware_coprocessor__
__bus_encoding_technique__
__skin_effect__.
__chip_pins__.
__path-delay-fault_testable__
__high-level_language_compilers__
__ARM_processors__.
__standard-cell_design__
__datapath_designs__
__energy_recovering__
__multiple-precision_arithmetic__
__high_gain__,
Xeon__&reg__;
__RNS-based__
__Montgomery_multiplication__,
__printed-circuit_board__
__architectural_simulator__
__quantization_noise__,
__Thermal_simulation__
__Hspice_simulations__
__interconnect_testing__.
__Least_Significant_Digit__
__partial_scan_selection__
__failure_analysis__,
__SWN_models__.
__relevance_determination__
__ultra_low_power_consumption__
__sleep_switch__
__Forward-looking__
__direct-execution__
__loop_optimization__.
__billion-atom__
__VFX__
__clock-gating__.
__fully_digital__,
__binary_rewriting__.
__interconnect_complexity__.
__register_banks__,
__reliability_and_fault_tolerance__.
__SET-based__
__test_subsequences__.
__multimedia_processors__,
__Engineering_change__
__VLIW_DSP_processors__.
