// Seed: 1152271645
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  logic [1 'b0 : -1] id_7;
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd63
) (
    output supply1 id_0,
    output wire id_1,
    output wire id_2,
    output supply0 id_3,
    output uwire id_4,
    output supply0 id_5
);
  logic _id_7;
  wire [(  -1  ) : id_7] id_8;
  tri0 id_9 = -1;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8
  );
  wire id_10;
endmodule
