{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714364865639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714364865643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 23:27:45 2024 " "Processing started: Sun Apr 28 23:27:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714364865643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714364865643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Reaction-Time-Game -c Reaction-Time-Game " "Command: quartus_map --read_settings_files=on --write_settings_files=off Reaction-Time-Game -c Reaction-Time-Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714364865643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714364867391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714364867391 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Register.bdf " "Can't analyze file -- file Register.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1714364872302 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Register-component.bdf " "Can't analyze file -- file Register-component.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1714364872304 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "up-counter.bdf " "Can't analyze file -- file up-counter.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1714364872306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file upcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 upCounter " "Found entity 1: upCounter" {  } { { "upCounter.bdf" "" { Schematic "U:/CPRE281/FinalProject/Reaction-Time-Game/upCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714364872319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividebytencounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dividebytencounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divideByTenCounter " "Found entity 1: divideByTenCounter" {  } { { "divideByTenCounter.bdf" "" { Schematic "U:/CPRE281/FinalProject/Reaction-Time-Game/divideByTenCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714364872328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividebyfiftythousandcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dividebyfiftythousandcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divideByFiftyThousandCounter " "Found entity 1: divideByFiftyThousandCounter" {  } { { "divideByFiftyThousandCounter.bdf" "" { Schematic "U:/CPRE281/FinalProject/Reaction-Time-Game/divideByFiftyThousandCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714364872338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftdevideby10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftdevideby10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shiftdevideby10 " "Found entity 1: Shiftdevideby10" {  } { { "Shiftdevideby10.bdf" "" { Schematic "U:/CPRE281/FinalProject/Reaction-Time-Game/Shiftdevideby10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714364872344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delaycounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file delaycounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 delayCounter " "Found entity 1: delayCounter" {  } { { "delayCounter.bdf" "" { Schematic "U:/CPRE281/FinalProject/Reaction-Time-Game/delayCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714364872353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshift3.v 1 1 " "Found 1 design units, including 1 entities, in source file rightshift3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rightshift3 " "Found entity 1: Rightshift3" {  } { { "Rightshift3.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Rightshift3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714364872358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshift4.v 1 1 " "Found 1 design units, including 1 entities, in source file rightshift4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rightshift4 " "Found entity 1: Rightshift4" {  } { { "Rightshift4.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Rightshift4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714364872363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshift5.v 1 1 " "Found 1 design units, including 1 entities, in source file rightshift5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rightshift5 " "Found entity 1: Rightshift5" {  } { { "Rightshift5.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Rightshift5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714364872371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayscore.v 12 12 " "Found 12 design units, including 12 entities, in source file displayscore.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872431 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder_13bit " "Found entity 2: full_adder_13bit" {  } { { "full_adder_13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872431 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_add_subtract13bit " "Found entity 3: full_add_subtract13bit" {  } { { "full_add_subtract13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/full_add_subtract13bit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872431 ""} { "Info" "ISGN_ENTITY_NAME" "4 divideByTen " "Found entity 4: divideByTen" {  } { { "divideByTen.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/divideByTen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872431 ""} { "Info" "ISGN_ENTITY_NAME" "5 multiplyByTen " "Found entity 5: multiplyByTen" {  } { { "multiplyByTen.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/multiplyByTen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872431 ""} { "Info" "ISGN_ENTITY_NAME" "6 quotientAndRemainder " "Found entity 6: quotientAndRemainder" {  } { { "quotientAndRemainder.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/quotientAndRemainder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872431 ""} { "Info" "ISGN_ENTITY_NAME" "7 dffCustom " "Found entity 7: dffCustom" {  } { { "RegisterFile/dffCustom.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/dffCustom.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872431 ""} { "Info" "ISGN_ENTITY_NAME" "8 Register " "Found entity 8: Register" {  } { { "RegisterFile/Register.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/Register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872431 ""} { "Info" "ISGN_ENTITY_NAME" "9 RegisterRow " "Found entity 9: RegisterRow" {  } { { "RegisterFile/RegisterRow.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/RegisterRow.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872431 ""} { "Info" "ISGN_ENTITY_NAME" "10 seven_seg_decoder " "Found entity 10: seven_seg_decoder" {  } { { "seven_seg_decoder-enable.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/seven_seg_decoder-enable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872431 ""} { "Info" "ISGN_ENTITY_NAME" "11 seven_seg_decoder_bus " "Found entity 11: seven_seg_decoder_bus" {  } { { "seven_seg_decoder_bus.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/seven_seg_decoder_bus.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872431 ""} { "Info" "ISGN_ENTITY_NAME" "12 displayScore " "Found entity 12: displayScore" {  } { { "displayScore.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/displayScore.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714364872431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714364872431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quotientandremainder.v 0 0 " "Found 0 design units, including 0 entities, in source file quotientandremainder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714364872439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplybyten.v 0 0 " "Found 0 design units, including 0 entities, in source file multiplybyten.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714364872441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cnext full_adder_13bit.v(15) " "Verilog HDL Implicit Net warning at full_adder_13bit.v(15): created implicit net for \"Cnext\"" {  } { { "full_adder_13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cnext1 full_adder_13bit.v(16) " "Verilog HDL Implicit Net warning at full_adder_13bit.v(16): created implicit net for \"Cnext1\"" {  } { { "full_adder_13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cnext2 full_adder_13bit.v(17) " "Verilog HDL Implicit Net warning at full_adder_13bit.v(17): created implicit net for \"Cnext2\"" {  } { { "full_adder_13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cnext3 full_adder_13bit.v(18) " "Verilog HDL Implicit Net warning at full_adder_13bit.v(18): created implicit net for \"Cnext3\"" {  } { { "full_adder_13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cnext4 full_adder_13bit.v(19) " "Verilog HDL Implicit Net warning at full_adder_13bit.v(19): created implicit net for \"Cnext4\"" {  } { { "full_adder_13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cnext5 full_adder_13bit.v(20) " "Verilog HDL Implicit Net warning at full_adder_13bit.v(20): created implicit net for \"Cnext5\"" {  } { { "full_adder_13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cnext6 full_adder_13bit.v(21) " "Verilog HDL Implicit Net warning at full_adder_13bit.v(21): created implicit net for \"Cnext6\"" {  } { { "full_adder_13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cnext7 full_adder_13bit.v(22) " "Verilog HDL Implicit Net warning at full_adder_13bit.v(22): created implicit net for \"Cnext7\"" {  } { { "full_adder_13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cnext8 full_adder_13bit.v(23) " "Verilog HDL Implicit Net warning at full_adder_13bit.v(23): created implicit net for \"Cnext8\"" {  } { { "full_adder_13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cnext9 full_adder_13bit.v(24) " "Verilog HDL Implicit Net warning at full_adder_13bit.v(24): created implicit net for \"Cnext9\"" {  } { { "full_adder_13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cnext10 full_adder_13bit.v(25) " "Verilog HDL Implicit Net warning at full_adder_13bit.v(25): created implicit net for \"Cnext10\"" {  } { { "full_adder_13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cnext11 full_adder_13bit.v(26) " "Verilog HDL Implicit Net warning at full_adder_13bit.v(26): created implicit net for \"Cnext11\"" {  } { { "full_adder_13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CnextOut full_adder_13bit.v(27) " "Verilog HDL Implicit Net warning at full_adder_13bit.v(27): created implicit net for \"CnextOut\"" {  } { { "full_adder_13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_ignore full_add_subtract13bit.v(28) " "Verilog HDL Implicit Net warning at full_add_subtract13bit.v(28): created implicit net for \"_ignore\"" {  } { { "full_add_subtract13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/full_add_subtract13bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_ignore divideByTen.v(12) " "Verilog HDL Implicit Net warning at divideByTen.v(12): created implicit net for \"_ignore\"" {  } { { "divideByTen.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/divideByTen.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_ignore quotientAndRemainder.v(18) " "Verilog HDL Implicit Net warning at quotientAndRemainder.v(18): created implicit net for \"_ignore\"" {  } { { "quotientAndRemainder.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/quotientAndRemainder.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D Register.v(11) " "Verilog HDL Implicit Net warning at Register.v(11): created implicit net for \"D\"" {  } { { "RegisterFile/Register.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/Register.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_ignore Register.v(12) " "Verilog HDL Implicit Net warning at Register.v(12): created implicit net for \"_ignore\"" {  } { { "RegisterFile/Register.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/Register.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_ignore displayScore.v(28) " "Verilog HDL Implicit Net warning at displayScore.v(28): created implicit net for \"_ignore\"" {  } { { "displayScore.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/displayScore.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714364872442 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Cnext12 full_adder_13bit.v(29) " "Verilog HDL error at full_adder_13bit.v(29): object \"Cnext12\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "full_adder_13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/full_adder_13bit.v" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714364872443 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714364872718 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 28 23:27:52 2024 " "Processing ended: Sun Apr 28 23:27:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714364872718 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714364872718 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714364872718 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714364872718 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 23 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 23 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714364873540 ""}
