<!DOCTYPE html>
<html>
<style type="text/css">
.tg  {border-collapse:collapse;border-spacing:0;border-color:#999;}
.tg td{font-family:Arial, sans-serif;font-size:14px;padding:10px 5px;border-style:solid;border-width:1px;overflow:hidden;word-break:normal;border-color:#999;color:#444;background-color:#F7FDFA;}
.tg th{font-family:Arial, sans-serif;font-size:14px;font-weight:normal;padding:10px 5px;border-style:solid;border-width:1px;overflow:hidden;word-break:normal;border-color:#999;color:#fff;background-color:#26ADE4;}
.tg .tg-kftd{background-color:#efefef;text-align:left;vertical-align:top}
.tg .tg-6sgx{background-color:#ffffff;text-align:left;vertical-align:top}
.tg .tg-fjir{background-color:#343434;color:#ffffff;text-align:left;vertical-align:top}
</style>

    <head>
        <title>System Memory Map for Linux+RTOS mode</title>
    </head>
    <body>
        <h1>System Memory Map for Linux+RTOS mode</h1>
        <p>Note, this file is auto generated using PyTI_PSDK_RTOS tool</p>
        <table class="tg">
            <tr>
                <th class="tg-fjir">Name</th>
                <th class="tg-fjir">Start Addr</th>
                <th class="tg-fjir">End Addr</th>
                <th class="tg-fjir">Size </th>
                <th class="tg-fjir">Attributes</th>
                <th class="tg-fjir">Description</th>
            </tr>
            <tr>
                <td class="tg-kftd">L2RAM_C7x_1_MAIN</td>
                <td class="tg-kftd">0x7E000000</td>
                <td class="tg-kftd">0x7E1FFFFF</td>
                <td class="tg-kftd"> 2.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">L3 for C7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">L2RAM_C7x_2_MAIN</td>
                <td class="tg-6sgx">0x7E200000</td>
                <td class="tg-6sgx">0x7E3FFFFF</td>
                <td class="tg-6sgx"> 2.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">L3 for C7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">L2RAM_C7x_1_AUX</td>
                <td class="tg-kftd">0x7F000000</td>
                <td class="tg-kftd">0x7F03BFFF</td>
                <td class="tg-kftd">240.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">L2 for C7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">L2RAM_C7x_1_AUX_AS_L1</td>
                <td class="tg-6sgx">0x7F03C000</td>
                <td class="tg-6sgx">0x7F03FFFF</td>
                <td class="tg-6sgx">16.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">L1 for C7x_1</td>
            </tr>
            <tr>
                <td class="tg-kftd">L2RAM_C7x_2_AUX</td>
                <td class="tg-kftd">0x7F800000</td>
                <td class="tg-kftd">0x7F83BFFF</td>
                <td class="tg-kftd">240.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">L2 for C7x_2</td>
            </tr>
            <tr>
                <td class="tg-6sgx">L2RAM_C7x_2_AUX_AS_L1</td>
                <td class="tg-6sgx">0x7F83C000</td>
                <td class="tg-6sgx">0x7F83FFFF</td>
                <td class="tg-6sgx">16.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">L1 for C7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU1_0_IPC</td>
                <td class="tg-kftd">0xA0000000</td>
                <td class="tg-kftd">0xA00FFFFF</td>
                <td class="tg-kftd">1024.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU1_0 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU1_0_RESOURCE_TABLE</td>
                <td class="tg-6sgx">0xA0100000</td>
                <td class="tg-6sgx">0xA01003FF</td>
                <td class="tg-6sgx">1024 B</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU1_0 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU1_0_IPC_TRACE</td>
                <td class="tg-kftd">0xA0100400</td>
                <td class="tg-kftd">0xA01FFFFF</td>
                <td class="tg-kftd">1023.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU1_0 for Linux IPC trace</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU1_0</td>
                <td class="tg-6sgx">0xA0200000</td>
                <td class="tg-6sgx">0xA0FFFFFF</td>
                <td class="tg-6sgx">14.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU1_0 for code/data</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU2_0_IPC</td>
                <td class="tg-kftd">0xA2000000</td>
                <td class="tg-kftd">0xA20FFFFF</td>
                <td class="tg-kftd">1024.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU2_0 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU2_0_RESOURCE_TABLE</td>
                <td class="tg-6sgx">0xA2100000</td>
                <td class="tg-6sgx">0xA21003FF</td>
                <td class="tg-6sgx">1024 B</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU2_0 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU2_0_IPC_TRACE</td>
                <td class="tg-kftd">0xA2100400</td>
                <td class="tg-kftd">0xA21FFFFF</td>
                <td class="tg-kftd">1023.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU2_0 for Linux IPC trace</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU2_0</td>
                <td class="tg-6sgx">0xA2200000</td>
                <td class="tg-6sgx">0xA3FFFFFF</td>
                <td class="tg-6sgx">30.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU2_0 for code/data</td>
            </tr>
            <tr>
                <td class="tg-kftd">IPC_VRING_MEM</td>
                <td class="tg-kftd">0xA5000000</td>
                <td class="tg-kftd">0xA6FFFFFF</td>
                <td class="tg-kftd">32.00 MB</td>
                <td class="tg-kftd"></td>
                <td class="tg-kftd">Memory for IPC Vring's. MUST be non-cached or cache-coherent</td>
            </tr>
            <tr>
                <td class="tg-6sgx">APP_LOG_MEM</td>
                <td class="tg-6sgx">0xA7000000</td>
                <td class="tg-6sgx">0xA703FFFF</td>
                <td class="tg-6sgx">256.00 KB</td>
                <td class="tg-6sgx"></td>
                <td class="tg-6sgx">Memory for remote core logging</td>
            </tr>
            <tr>
                <td class="tg-kftd">TIOVX_OBJ_DESC_MEM</td>
                <td class="tg-kftd">0xA7040000</td>
                <td class="tg-kftd">0xAAFFFFFF</td>
                <td class="tg-kftd">63.75 MB</td>
                <td class="tg-kftd"></td>
                <td class="tg-kftd">Memory for TI OpenVX shared memory. MUST be non-cached or cache-coherent</td>
            </tr>
            <tr>
                <td class="tg-6sgx">APP_FILEIO_MEM</td>
                <td class="tg-6sgx">0xAB000000</td>
                <td class="tg-6sgx">0xAB3FFFFF</td>
                <td class="tg-6sgx"> 4.00 MB</td>
                <td class="tg-6sgx"></td>
                <td class="tg-6sgx">Memory for remote core file operations</td>
            </tr>
            <tr>
                <td class="tg-kftd">TIOVX_LOG_RT_MEM</td>
                <td class="tg-kftd">0xAB400000</td>
                <td class="tg-kftd">0xACFFFFFF</td>
                <td class="tg-kftd">28.00 MB</td>
                <td class="tg-kftd"></td>
                <td class="tg-kftd">Memory for TI OpenVX shared memory for Run-time logging. MUST be non-cached or cache-coherent</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7x_1_IPC</td>
                <td class="tg-6sgx">0xAD000000</td>
                <td class="tg-6sgx">0xAD0FFFFF</td>
                <td class="tg-6sgx">1024.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for C7x_1 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7x_1_RESOURCE_TABLE</td>
                <td class="tg-kftd">0xAD100000</td>
                <td class="tg-kftd">0xAD1003FF</td>
                <td class="tg-kftd">1024 B</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for C7x_1 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7x_1_IPC_TRACE</td>
                <td class="tg-6sgx">0xAD100400</td>
                <td class="tg-6sgx">0xAD1FFFFF</td>
                <td class="tg-6sgx">1023.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for C7x_1 for Linux IPC trace</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7x_1_BOOT</td>
                <td class="tg-kftd">0xAD200000</td>
                <td class="tg-kftd">0xAD2003FF</td>
                <td class="tg-kftd">1024 B</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for C7x_1 for boot section</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7x_1_VECS</td>
                <td class="tg-6sgx">0xAD400000</td>
                <td class="tg-6sgx">0xAD403FFF</td>
                <td class="tg-6sgx">16.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for C7x_1 for vecs section</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7x_1_SECURE_VECS</td>
                <td class="tg-kftd">0xAD600000</td>
                <td class="tg-kftd">0xAD603FFF</td>
                <td class="tg-kftd">16.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for C7x_1 for secure vecs section</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7x_1</td>
                <td class="tg-6sgx">0xAD604000</td>
                <td class="tg-6sgx">0xB0FFFFFF</td>
                <td class="tg-6sgx">57.98 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for C7x_1 for code/data</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7x_2_IPC</td>
                <td class="tg-kftd">0xB1000000</td>
                <td class="tg-kftd">0xB10FFFFF</td>
                <td class="tg-kftd">1024.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for C7x_2 for Linux IPC</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7x_2_RESOURCE_TABLE</td>
                <td class="tg-6sgx">0xB1100000</td>
                <td class="tg-6sgx">0xB11003FF</td>
                <td class="tg-6sgx">1024 B</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for C7x_2 for Linux resource table</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7x_2_IPC_TRACE</td>
                <td class="tg-kftd">0xB1100400</td>
                <td class="tg-kftd">0xB11FFFFF</td>
                <td class="tg-kftd">1023.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for C7x_2 for Linux IPC trace</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7x_2_BOOT</td>
                <td class="tg-6sgx">0xB1200000</td>
                <td class="tg-6sgx">0xB12003FF</td>
                <td class="tg-6sgx">1024 B</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for C7x_2 for boot section</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7x_2_VECS</td>
                <td class="tg-kftd">0xB1400000</td>
                <td class="tg-kftd">0xB1403FFF</td>
                <td class="tg-kftd">16.00 KB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for C7x_2 for vecs section</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7x_2_SECURE_VECS</td>
                <td class="tg-6sgx">0xB1600000</td>
                <td class="tg-6sgx">0xB1603FFF</td>
                <td class="tg-6sgx">16.00 KB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for C7x_2 for secure vecs section</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7x_2</td>
                <td class="tg-kftd">0xB1604000</td>
                <td class="tg-kftd">0xB4FFFFFF</td>
                <td class="tg-kftd">57.98 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for C7x_2 for code/data</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_MCU1_0_LOCAL_HEAP</td>
                <td class="tg-6sgx">0xB5000000</td>
                <td class="tg-6sgx">0xB57FFFFF</td>
                <td class="tg-6sgx"> 8.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for MCU1_0 for local heap</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_MCU2_0_LOCAL_HEAP</td>
                <td class="tg-kftd">0xB5800000</td>
                <td class="tg-kftd">0xB77FFFFF</td>
                <td class="tg-kftd">32.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for MCU2_0 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_SHARED_MEM</td>
                <td class="tg-6sgx">0xC0000000</td>
                <td class="tg-6sgx">0xDFFFFFFF</td>
                <td class="tg-6sgx">512.00 MB</td>
                <td class="tg-6sgx"></td>
                <td class="tg-6sgx">Memory for shared memory buffers in DDR</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-kftd">0x100000000</td>
                <td class="tg-kftd">0x103FFFFFF</td>
                <td class="tg-kftd">64.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for c7x_1 for non cacheable local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_1_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x100000000</td>
                <td class="tg-6sgx">0x103FFFFFF</td>
                <td class="tg-6sgx">64.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of non-cacheable DDR for c7x_1 for local heap wrt c7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-kftd">0x104000000</td>
                <td class="tg-kftd">0x107FFFFFF</td>
                <td class="tg-kftd">64.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for c7x_1 for non cacheable scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_1_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x104000000</td>
                <td class="tg-6sgx">0x107FFFFFF</td>
                <td class="tg-6sgx">64.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of non-cacheable DDR for c7x_1 for Scratch Memory wrt c7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_LOCAL_HEAP</td>
                <td class="tg-kftd">0x108000000</td>
                <td class="tg-kftd">0x10BFFFFFF</td>
                <td class="tg-kftd">64.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for c7x_1 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_1_LOCAL_HEAP</td>
                <td class="tg-6sgx">0x108000000</td>
                <td class="tg-6sgx">0x10BFFFFFF</td>
                <td class="tg-6sgx">64.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of cacheable DDR for c7x_1 for local heap wrt c7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_SCRATCH</td>
                <td class="tg-kftd">0x10C000000</td>
                <td class="tg-kftd">0x10FFFFFFF</td>
                <td class="tg-kftd">64.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">DDR for c7x_1 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_1_SCRATCH</td>
                <td class="tg-6sgx">0x10C000000</td>
                <td class="tg-6sgx">0x10FFFFFFF</td>
                <td class="tg-6sgx">64.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Virtual address of cacheable DDR for c7x_1 for Scratch Memory wrt c7x_2</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_2_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-kftd">0x110000000</td>
                <td class="tg-kftd">0x113FFFFFF</td>
                <td class="tg-kftd">64.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of non-cacheable DDR for c7x_2 for local heap wrt c7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_LOCAL_HEAP_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x110000000</td>
                <td class="tg-6sgx">0x113FFFFFF</td>
                <td class="tg-6sgx">64.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for c7x_2 for non cacheable local heap</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_2_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-kftd">0x114000000</td>
                <td class="tg-kftd">0x117FFFFFF</td>
                <td class="tg-kftd">64.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of non-cacheable DDR for c7x_2 for Scratch Memory wrt c7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_SCRATCH_NON_CACHEABLE</td>
                <td class="tg-6sgx">0x114000000</td>
                <td class="tg-6sgx">0x117FFFFFF</td>
                <td class="tg-6sgx">64.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for c7x_2 for non cacheable scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_2_LOCAL_HEAP</td>
                <td class="tg-kftd">0x118000000</td>
                <td class="tg-kftd">0x11BFFFFFF</td>
                <td class="tg-kftd">64.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of cacheable DDR for c7x_2 for local heap wrt c7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_LOCAL_HEAP</td>
                <td class="tg-6sgx">0x118000000</td>
                <td class="tg-6sgx">0x11BFFFFFF</td>
                <td class="tg-6sgx">64.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for c7x_2 for local heap</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_2_SCRATCH</td>
                <td class="tg-kftd">0x11C000000</td>
                <td class="tg-kftd">0x11FFFFFFF</td>
                <td class="tg-kftd">64.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Virtual address of cacheable DDR for c7x_2 for Scratch Memory wrt c7x_1</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_SCRATCH</td>
                <td class="tg-6sgx">0x11C000000</td>
                <td class="tg-6sgx">0x11FFFFFFF</td>
                <td class="tg-6sgx">64.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">DDR for c7x_2 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_LOCAL_HEAP_NON_CACHEABLE_PHYS</td>
                <td class="tg-kftd">0x880000000</td>
                <td class="tg-kftd">0x883FFFFFF</td>
                <td class="tg-kftd">64.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Physical address of non-cacheable DDR for c7x_1 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_1_SCRATCH_NON_CACHEABLE_PHYS</td>
                <td class="tg-6sgx">0x884000000</td>
                <td class="tg-6sgx">0x887FFFFFF</td>
                <td class="tg-6sgx">64.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Physical address of non-cacheable DDR for c7x_1 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_1_LOCAL_HEAP_PHYS</td>
                <td class="tg-kftd">0x888000000</td>
                <td class="tg-kftd">0x88BFFFFFF</td>
                <td class="tg-kftd">64.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Physical address of cacheable DDR for c7x_1 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_1_SCRATCH_PHYS</td>
                <td class="tg-6sgx">0x88C000000</td>
                <td class="tg-6sgx">0x88FFFFFFF</td>
                <td class="tg-6sgx">64.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Physical address of cacheable DDR for c7x_1 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_2_LOCAL_HEAP_NON_CACHEABLE_PHYS</td>
                <td class="tg-kftd">0x890000000</td>
                <td class="tg-kftd">0x893FFFFFF</td>
                <td class="tg-kftd">64.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Non-cacheable DDR for c7x_2 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_SCRATCH_NON_CACHEABLE_PHYS</td>
                <td class="tg-6sgx">0x894000000</td>
                <td class="tg-6sgx">0x897FFFFFF</td>
                <td class="tg-6sgx">64.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Physical address of Non-cacheable DDR for c7x_2 for Scratch Memory</td>
            </tr>
            <tr>
                <td class="tg-kftd">DDR_C7X_2_LOCAL_HEAP_PHYS</td>
                <td class="tg-kftd">0x898000000</td>
                <td class="tg-kftd">0x89BFFFFFF</td>
                <td class="tg-kftd">64.00 MB</td>
                <td class="tg-kftd">RWIX</td>
                <td class="tg-kftd">Physical address of Cacheable DDR for c7x_2 for local heap</td>
            </tr>
            <tr>
                <td class="tg-6sgx">DDR_C7X_2_SCRATCH_PHYS</td>
                <td class="tg-6sgx">0x89C000000</td>
                <td class="tg-6sgx">0x89FFFFFFF</td>
                <td class="tg-6sgx">64.00 MB</td>
                <td class="tg-6sgx">RWIX</td>
                <td class="tg-6sgx">Physical address of cacheable DDR for c7x_2 for Scratch Memory</td>
            </tr>
        </table>
    </body>
</html>
