#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Sun Mar 22 14:29:38 2020
# Process ID: 1604558
# Current directory: /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/kernel0/xsim_script.tcl}
# Log file: /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/sim/verilog/xsim.log
# Journal file: /curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/kernel0/xsim_script.tcl
source kernel0.tcl
