# do Projeto_verilog.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:20:23 on Jul 23,2024
# vlog -work work Projeto_verilog.vo 
# -- Compiling module cronometro
# 
# Top level modules:
# 	cronometro
# End time: 15:20:23 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:20:23 on Jul 23,2024
# vlog -work work teste_cronometro.vwf.vt 
# -- Compiling module cronometro_vlg_vec_tst
# 
# Top level modules:
# 	cronometro_vlg_vec_tst
# End time: 15:20:23 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.cronometro_vlg_vec_tst 
# Start time: 15:20:24 on Jul 23,2024
# Loading work.cronometro_vlg_vec_tst
# Loading work.cronometro
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : teste_cronometro.vwf.vt(59)
#    Time: 3 us  Iteration: 0  Instance: /cronometro_vlg_vec_tst
# End time: 15:20:24 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
