// Seed: 1311061408
module module_0 (
    input  tri   id_0,
    input  tri1  id_1,
    output tri   id_2,
    output wire  id_3,
    output tri1  id_4,
    output uwire id_5
);
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output tri id_4,
    output tri id_5,
    input supply0 id_6,
    input wor id_7,
    input uwire id_8,
    input wor id_9,
    input uwire id_10,
    input tri1 id_11,
    output tri id_12,
    input wor id_13,
    output tri1 id_14
    , id_16
);
  wire id_17;
  module_0(
      id_6, id_11, id_4, id_5, id_4, id_5
  );
endmodule
