Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/simon/Documents/pic_display_with_audio_on_nios2/sub_top.qsys --block-symbol-file --output-directory=/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading pic_display_with_audio_on_nios2/sub_top.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding fifo_0 [altera_avalon_fifo 18.0]
Progress: Parameterizing module fifo_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sub_top.fifo_0: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: sub_top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sub_top.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 4 (planes) -> 10 (bits) x 3 (planes)
Info: sub_top.video_vga_controller_0: Video Output Stream: Format: 1280 x 720 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: sub_top.fifo_0.out/video_rgb_resampler_0.avalon_rgb_sink: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: sub_top.fifo_0.out/video_rgb_resampler_0.avalon_rgb_sink: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/simon/Documents/pic_display_with_audio_on_nios2/sub_top.qsys --synthesis=VERILOG --output-directory=/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading pic_display_with_audio_on_nios2/sub_top.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding fifo_0 [altera_avalon_fifo 18.0]
Progress: Parameterizing module fifo_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sub_top.fifo_0: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: sub_top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sub_top.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 4 (planes) -> 10 (bits) x 3 (planes)
Info: sub_top.video_vga_controller_0: Video Output Stream: Format: 1280 x 720 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: sub_top.fifo_0.out/video_rgb_resampler_0.avalon_rgb_sink: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: sub_top.fifo_0.out/video_rgb_resampler_0.avalon_rgb_sink: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: sub_top: Generating sub_top "sub_top" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Warning: avalon_st_adapter.data_format_adapter_0: The symbols per beat on input interface(4) and the output interface(4) match,  but the input interface is using the empty signal, while the output interface is not using the empty signal.  Empty signal data may be lost between the input and the output interface (across this adapter).
Info: audio_0: Starting Generation of Audio Controller
Info: audio_0: "sub_top" instantiated altera_up_avalon_audio "audio_0"
Info: fifo_0: Starting RTL generation for module 'sub_top_fifo_0'
Info: fifo_0:   Generation command is [exec /home/simon/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/simon/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=sub_top_fifo_0 --dir=/tmp/alt8000_8076497308623179834.dir/0035_fifo_0_gen/ --quartus_dir=/home/simon/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8000_8076497308623179834.dir/0035_fifo_0_gen//sub_top_fifo_0_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_0: Done RTL generation for module 'sub_top_fifo_0'
Info: fifo_0: "sub_top" instantiated altera_avalon_fifo "fifo_0"
Info: jtag_uart_0: Starting RTL generation for module 'sub_top_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/simon/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/simon/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sub_top_jtag_uart_0 --dir=/tmp/alt8000_8076497308623179834.dir/0036_jtag_uart_0_gen/ --quartus_dir=/home/simon/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8000_8076497308623179834.dir/0036_jtag_uart_0_gen//sub_top_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'sub_top_jtag_uart_0'
Info: jtag_uart_0: "sub_top" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: "sub_top" instantiated altera_nios2_gen2 "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'sub_top_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/simon/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/simon/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sub_top_onchip_memory2_0 --dir=/tmp/alt8000_8076497308623179834.dir/0037_onchip_memory2_0_gen/ --quartus_dir=/home/simon/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8000_8076497308623179834.dir/0037_onchip_memory2_0_gen//sub_top_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'sub_top_onchip_memory2_0'
Info: onchip_memory2_0: "sub_top" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: video_pll_0: "sub_top" instantiated altera_up_avalon_video_pll "video_pll_0"
Info: video_rgb_resampler_0: Starting Generation of Video RGB Resampler
Info: video_rgb_resampler_0: "sub_top" instantiated altera_up_avalon_video_rgb_resampler "video_rgb_resampler_0"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Info: video_vga_controller_0: "sub_top" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "sub_top" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "sub_top" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "sub_top" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "sub_top" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'sub_top_nios2_qsys_0_cpu'
Info: cpu:   Generation command is [exec /home/simon/intelFPGA_lite/18.0/quartus/linux64//eperlcmd -I /home/simon/intelFPGA_lite/18.0/quartus/linux64//perl/lib -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/simon/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/simon/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=sub_top_nios2_qsys_0_cpu --dir=/tmp/alt8000_8076497308623179834.dir/0042_cpu_gen/ --quartus_bindir=/home/simon/intelFPGA_lite/18.0/quartus/linux64/ --verilog --config=/tmp/alt8000_8076497308623179834.dir/0042_cpu_gen//sub_top_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.04.14 20:49:03 (*) Starting Nios II generation
Info: cpu: # 2019.04.14 20:49:03 (*)   Checking for plaintext license.
Info: cpu: # 2019.04.14 20:49:03 (*)   Couldn't query license setup in Quartus directory /home/simon/intelFPGA_lite/18.0/quartus/linux64/
Info: cpu: # 2019.04.14 20:49:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.04.14 20:49:03 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.04.14 20:49:03 (*)   Plaintext license not found.
Info: cpu: # 2019.04.14 20:49:03 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.04.14 20:49:03 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.04.14 20:49:03 (*)   Creating all objects for CPU
Info: cpu: # 2019.04.14 20:49:04 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.04.14 20:49:04 (*)   Creating plain-text RTL
Info: cpu: # 2019.04.14 20:49:05 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'sub_top_nios2_qsys_0_cpu'
Info: cpu: "nios2_qsys_0" instantiated altera_nios2_gen2_unit "cpu"
Info: video_pll: "video_pll_0" instantiated altera_pll "video_pll"
Info: reset_from_locked: "video_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: audio_0_avalon_audio_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "audio_0_avalon_audio_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: audio_0_avalon_audio_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "audio_0_avalon_audio_slave_agent"
Info: audio_0_avalon_audio_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "audio_0_avalon_audio_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: sub_top: Done "sub_top" with 38 modules, 63 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
