--------------- Build Started: 04/21/2018 22:25:39 Project: Number2, Configuration: ARM GCC 5.4-2016-q2-update Release ---------------
cydsfit.exe -.appdatapath "C:\Users\Joe\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Documents\DPEA_Projects\RpiMIB\Number2.cydsn\Number2.cyprj -d CY8C5888LTI-LP097 -s D:\Documents\DPEA_Projects\RpiMIB\Number2.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 60% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 89% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
Warning: sta.M0019: Number2_timing.html: Warning-1367: Hold time violation found in a path from clock ( CyBUS_CLK ) to clock ( Rpi_sclk(0)/fb ). (File=D:\Documents\DPEA_Projects\RpiMIB\Number2.cydsn\Number2_timing.html)
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 04/21/2018 22:26:05 ---------------
