Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 11 07:45:13 2022
| Host         : rsws08.kaust.edu.sa running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (117)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk60hz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: draw/ballpos_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: draw/ballpos_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: draw/ballpos_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: draw/ballpos_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: draw/ballpos_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: draw/ballpos_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: draw/ballpos_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: draw/ballpos_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: draw/ballpos_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: draw/ballpos_y_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (117)
--------------------------------------------------
 There are 117 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.935        0.000                      0                   99        0.151        0.000                      0                   99        3.000        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.991}      11.982          83.456          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        6.935        0.000                      0                   99        0.151        0.000                      0                   99        5.491        0.000                       0                    44  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.935ns  (required time - arrival time)
  Source:                 vga_show/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.210ns (27.913%)  route 3.125ns (72.087%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 9.139 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.703    -2.319    vga_show/CLK
    SLICE_X80Y114        FDRE                                         r  vga_show/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.801 r  vga_show/curr_x_reg[0]/Q
                         net (fo=13, routed)          0.877    -0.924    vga_show/Q[0]
    SLICE_X81Y113        LUT3 (Prop_lut3_I0_O)        0.124    -0.800 r  vga_show/curr_x[7]_i_3/O
                         net (fo=4, routed)           0.422    -0.378    vga_show/curr_x[7]_i_3_n_0
    SLICE_X81Y114        LUT5 (Prop_lut5_I4_O)        0.118    -0.260 r  vga_show/curr_y[9]_i_6/O
                         net (fo=6, routed)           0.670     0.410    vga_show/curr_y[9]_i_6_n_0
    SLICE_X83Y115        LUT6 (Prop_lut6_I1_O)        0.326     0.736 r  vga_show/curr_y[9]_i_2/O
                         net (fo=11, routed)          0.604     1.340    vga_show/curr_y[9]_i_2_n_0
    SLICE_X85Y111        LUT5 (Prop_lut5_I0_O)        0.124     1.464 r  vga_show/curr_y[9]_i_1/O
                         net (fo=7, routed)           0.552     2.016    vga_show/curr_y[9]_i_1_n_0
    SLICE_X84Y113        FDRE                                         r  vga_show/curr_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    13.144    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.589     9.139    vga_show/CLK
    SLICE_X84Y113        FDRE                                         r  vga_show/curr_y_reg[2]/C
                         clock pessimism              0.489     9.628    
                         clock uncertainty           -0.154     9.475    
    SLICE_X84Y113        FDRE (Setup_fdre_C_R)       -0.524     8.951    vga_show/curr_y_reg[2]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                  6.935    

Slack (MET) :             6.935ns  (required time - arrival time)
  Source:                 vga_show/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.210ns (27.913%)  route 3.125ns (72.087%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 9.139 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.703    -2.319    vga_show/CLK
    SLICE_X80Y114        FDRE                                         r  vga_show/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.801 r  vga_show/curr_x_reg[0]/Q
                         net (fo=13, routed)          0.877    -0.924    vga_show/Q[0]
    SLICE_X81Y113        LUT3 (Prop_lut3_I0_O)        0.124    -0.800 r  vga_show/curr_x[7]_i_3/O
                         net (fo=4, routed)           0.422    -0.378    vga_show/curr_x[7]_i_3_n_0
    SLICE_X81Y114        LUT5 (Prop_lut5_I4_O)        0.118    -0.260 r  vga_show/curr_y[9]_i_6/O
                         net (fo=6, routed)           0.670     0.410    vga_show/curr_y[9]_i_6_n_0
    SLICE_X83Y115        LUT6 (Prop_lut6_I1_O)        0.326     0.736 r  vga_show/curr_y[9]_i_2/O
                         net (fo=11, routed)          0.604     1.340    vga_show/curr_y[9]_i_2_n_0
    SLICE_X85Y111        LUT5 (Prop_lut5_I0_O)        0.124     1.464 r  vga_show/curr_y[9]_i_1/O
                         net (fo=7, routed)           0.552     2.016    vga_show/curr_y[9]_i_1_n_0
    SLICE_X84Y113        FDRE                                         r  vga_show/curr_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    13.144    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.589     9.139    vga_show/CLK
    SLICE_X84Y113        FDRE                                         r  vga_show/curr_y_reg[3]/C
                         clock pessimism              0.489     9.628    
                         clock uncertainty           -0.154     9.475    
    SLICE_X84Y113        FDRE (Setup_fdre_C_R)       -0.524     8.951    vga_show/curr_y_reg[3]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                  6.935    

Slack (MET) :             6.935ns  (required time - arrival time)
  Source:                 vga_show/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.210ns (27.913%)  route 3.125ns (72.087%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 9.139 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.703    -2.319    vga_show/CLK
    SLICE_X80Y114        FDRE                                         r  vga_show/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.801 r  vga_show/curr_x_reg[0]/Q
                         net (fo=13, routed)          0.877    -0.924    vga_show/Q[0]
    SLICE_X81Y113        LUT3 (Prop_lut3_I0_O)        0.124    -0.800 r  vga_show/curr_x[7]_i_3/O
                         net (fo=4, routed)           0.422    -0.378    vga_show/curr_x[7]_i_3_n_0
    SLICE_X81Y114        LUT5 (Prop_lut5_I4_O)        0.118    -0.260 r  vga_show/curr_y[9]_i_6/O
                         net (fo=6, routed)           0.670     0.410    vga_show/curr_y[9]_i_6_n_0
    SLICE_X83Y115        LUT6 (Prop_lut6_I1_O)        0.326     0.736 r  vga_show/curr_y[9]_i_2/O
                         net (fo=11, routed)          0.604     1.340    vga_show/curr_y[9]_i_2_n_0
    SLICE_X85Y111        LUT5 (Prop_lut5_I0_O)        0.124     1.464 r  vga_show/curr_y[9]_i_1/O
                         net (fo=7, routed)           0.552     2.016    vga_show/curr_y[9]_i_1_n_0
    SLICE_X84Y113        FDRE                                         r  vga_show/curr_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    13.144    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.589     9.139    vga_show/CLK
    SLICE_X84Y113        FDRE                                         r  vga_show/curr_y_reg[4]/C
                         clock pessimism              0.489     9.628    
                         clock uncertainty           -0.154     9.475    
    SLICE_X84Y113        FDRE (Setup_fdre_C_R)       -0.524     8.951    vga_show/curr_y_reg[4]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                  6.935    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 vga_show/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.964ns (22.908%)  route 3.244ns (77.092%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 9.132 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.694    -2.328    vga_show/CLK
    SLICE_X79Y118        FDRE                                         r  vga_show/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDRE (Prop_fdre_C_Q)         0.419    -1.909 f  vga_show/hcount_reg[7]/Q
                         net (fo=7, routed)           0.878    -1.031    vga_show/hcount_reg[7]
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.297    -0.734 r  vga_show/curr_x[10]_i_3/O
                         net (fo=1, routed)           0.429    -0.304    vga_show/curr_x[10]_i_3_n_0
    SLICE_X79Y117        LUT4 (Prop_lut4_I2_O)        0.124    -0.180 r  vga_show/curr_x[10]_i_1/O
                         net (fo=13, routed)          1.148     0.967    vga_show/curr_x0
    SLICE_X83Y115        LUT6 (Prop_lut6_I0_O)        0.124     1.091 r  vga_show/curr_x[7]_i_1/O
                         net (fo=7, routed)           0.789     1.880    vga_show/curr_x[7]_i_1_n_0
    SLICE_X80Y113        FDRE                                         r  vga_show/curr_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    13.144    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.582     9.132    vga_show/CLK
    SLICE_X80Y113        FDRE                                         r  vga_show/curr_x_reg[3]/C
                         clock pessimism              0.489     9.621    
                         clock uncertainty           -0.154     9.468    
    SLICE_X80Y113        FDRE (Setup_fdre_C_R)       -0.524     8.944    vga_show/curr_x_reg[3]
  -------------------------------------------------------------------
                         required time                          8.944    
                         arrival time                          -1.880    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 vga_show/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.964ns (22.908%)  route 3.244ns (77.092%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 9.132 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.694    -2.328    vga_show/CLK
    SLICE_X79Y118        FDRE                                         r  vga_show/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDRE (Prop_fdre_C_Q)         0.419    -1.909 f  vga_show/hcount_reg[7]/Q
                         net (fo=7, routed)           0.878    -1.031    vga_show/hcount_reg[7]
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.297    -0.734 r  vga_show/curr_x[10]_i_3/O
                         net (fo=1, routed)           0.429    -0.304    vga_show/curr_x[10]_i_3_n_0
    SLICE_X79Y117        LUT4 (Prop_lut4_I2_O)        0.124    -0.180 r  vga_show/curr_x[10]_i_1/O
                         net (fo=13, routed)          1.148     0.967    vga_show/curr_x0
    SLICE_X83Y115        LUT6 (Prop_lut6_I0_O)        0.124     1.091 r  vga_show/curr_x[7]_i_1/O
                         net (fo=7, routed)           0.789     1.880    vga_show/curr_x[7]_i_1_n_0
    SLICE_X80Y113        FDRE                                         r  vga_show/curr_x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    13.144    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.582     9.132    vga_show/CLK
    SLICE_X80Y113        FDRE                                         r  vga_show/curr_x_reg[4]/C
                         clock pessimism              0.489     9.621    
                         clock uncertainty           -0.154     9.468    
    SLICE_X80Y113        FDRE (Setup_fdre_C_R)       -0.524     8.944    vga_show/curr_x_reg[4]
  -------------------------------------------------------------------
                         required time                          8.944    
                         arrival time                          -1.880    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 vga_show/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.964ns (22.908%)  route 3.244ns (77.092%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 9.132 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.694    -2.328    vga_show/CLK
    SLICE_X79Y118        FDRE                                         r  vga_show/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDRE (Prop_fdre_C_Q)         0.419    -1.909 f  vga_show/hcount_reg[7]/Q
                         net (fo=7, routed)           0.878    -1.031    vga_show/hcount_reg[7]
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.297    -0.734 r  vga_show/curr_x[10]_i_3/O
                         net (fo=1, routed)           0.429    -0.304    vga_show/curr_x[10]_i_3_n_0
    SLICE_X79Y117        LUT4 (Prop_lut4_I2_O)        0.124    -0.180 r  vga_show/curr_x[10]_i_1/O
                         net (fo=13, routed)          1.148     0.967    vga_show/curr_x0
    SLICE_X83Y115        LUT6 (Prop_lut6_I0_O)        0.124     1.091 r  vga_show/curr_x[7]_i_1/O
                         net (fo=7, routed)           0.789     1.880    vga_show/curr_x[7]_i_1_n_0
    SLICE_X80Y113        FDRE                                         r  vga_show/curr_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    13.144    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.582     9.132    vga_show/CLK
    SLICE_X80Y113        FDRE                                         r  vga_show/curr_x_reg[5]/C
                         clock pessimism              0.489     9.621    
                         clock uncertainty           -0.154     9.468    
    SLICE_X80Y113        FDRE (Setup_fdre_C_R)       -0.524     8.944    vga_show/curr_x_reg[5]
  -------------------------------------------------------------------
                         required time                          8.944    
                         arrival time                          -1.880    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 vga_show/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_x_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.964ns (22.908%)  route 3.244ns (77.092%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 9.132 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.694    -2.328    vga_show/CLK
    SLICE_X79Y118        FDRE                                         r  vga_show/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDRE (Prop_fdre_C_Q)         0.419    -1.909 f  vga_show/hcount_reg[7]/Q
                         net (fo=7, routed)           0.878    -1.031    vga_show/hcount_reg[7]
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.297    -0.734 r  vga_show/curr_x[10]_i_3/O
                         net (fo=1, routed)           0.429    -0.304    vga_show/curr_x[10]_i_3_n_0
    SLICE_X79Y117        LUT4 (Prop_lut4_I2_O)        0.124    -0.180 r  vga_show/curr_x[10]_i_1/O
                         net (fo=13, routed)          1.148     0.967    vga_show/curr_x0
    SLICE_X83Y115        LUT6 (Prop_lut6_I0_O)        0.124     1.091 r  vga_show/curr_x[7]_i_1/O
                         net (fo=7, routed)           0.789     1.880    vga_show/curr_x[7]_i_1_n_0
    SLICE_X80Y113        FDRE                                         r  vga_show/curr_x_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    13.144    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.582     9.132    vga_show/CLK
    SLICE_X80Y113        FDRE                                         r  vga_show/curr_x_reg[7]/C
                         clock pessimism              0.489     9.621    
                         clock uncertainty           -0.154     9.468    
    SLICE_X80Y113        FDRE (Setup_fdre_C_R)       -0.524     8.944    vga_show/curr_x_reg[7]
  -------------------------------------------------------------------
                         required time                          8.944    
                         arrival time                          -1.880    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 vga_show/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.964ns (22.908%)  route 3.244ns (77.092%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 9.132 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.694    -2.328    vga_show/CLK
    SLICE_X79Y118        FDRE                                         r  vga_show/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDRE (Prop_fdre_C_Q)         0.419    -1.909 f  vga_show/hcount_reg[7]/Q
                         net (fo=7, routed)           0.878    -1.031    vga_show/hcount_reg[7]
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.297    -0.734 r  vga_show/curr_x[10]_i_3/O
                         net (fo=1, routed)           0.429    -0.304    vga_show/curr_x[10]_i_3_n_0
    SLICE_X79Y117        LUT4 (Prop_lut4_I2_O)        0.124    -0.180 r  vga_show/curr_x[10]_i_1/O
                         net (fo=13, routed)          1.148     0.967    vga_show/curr_x0
    SLICE_X83Y115        LUT6 (Prop_lut6_I0_O)        0.124     1.091 r  vga_show/curr_x[7]_i_1/O
                         net (fo=7, routed)           0.789     1.880    vga_show/curr_x[7]_i_1_n_0
    SLICE_X81Y113        FDRE                                         r  vga_show/curr_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    13.144    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.582     9.132    vga_show/CLK
    SLICE_X81Y113        FDRE                                         r  vga_show/curr_x_reg[1]/C
                         clock pessimism              0.489     9.621    
                         clock uncertainty           -0.154     9.468    
    SLICE_X81Y113        FDRE (Setup_fdre_C_R)       -0.429     9.039    vga_show/curr_x_reg[1]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -1.880    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 vga_show/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.964ns (22.908%)  route 3.244ns (77.092%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 9.132 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.694    -2.328    vga_show/CLK
    SLICE_X79Y118        FDRE                                         r  vga_show/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDRE (Prop_fdre_C_Q)         0.419    -1.909 f  vga_show/hcount_reg[7]/Q
                         net (fo=7, routed)           0.878    -1.031    vga_show/hcount_reg[7]
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.297    -0.734 r  vga_show/curr_x[10]_i_3/O
                         net (fo=1, routed)           0.429    -0.304    vga_show/curr_x[10]_i_3_n_0
    SLICE_X79Y117        LUT4 (Prop_lut4_I2_O)        0.124    -0.180 r  vga_show/curr_x[10]_i_1/O
                         net (fo=13, routed)          1.148     0.967    vga_show/curr_x0
    SLICE_X83Y115        LUT6 (Prop_lut6_I0_O)        0.124     1.091 r  vga_show/curr_x[7]_i_1/O
                         net (fo=7, routed)           0.789     1.880    vga_show/curr_x[7]_i_1_n_0
    SLICE_X81Y113        FDRE                                         r  vga_show/curr_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    13.144    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.582     9.132    vga_show/CLK
    SLICE_X81Y113        FDRE                                         r  vga_show/curr_x_reg[2]/C
                         clock pessimism              0.489     9.621    
                         clock uncertainty           -0.154     9.468    
    SLICE_X81Y113        FDRE (Setup_fdre_C_R)       -0.429     9.039    vga_show/curr_x_reg[2]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -1.880    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 vga_show/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.210ns (28.852%)  route 2.984ns (71.148%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns = ( 9.141 - 11.982 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.703    -2.319    vga_show/CLK
    SLICE_X80Y114        FDRE                                         r  vga_show/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.801 r  vga_show/curr_x_reg[0]/Q
                         net (fo=13, routed)          0.877    -0.924    vga_show/Q[0]
    SLICE_X81Y113        LUT3 (Prop_lut3_I0_O)        0.124    -0.800 r  vga_show/curr_x[7]_i_3/O
                         net (fo=4, routed)           0.422    -0.378    vga_show/curr_x[7]_i_3_n_0
    SLICE_X81Y114        LUT5 (Prop_lut5_I4_O)        0.118    -0.260 r  vga_show/curr_y[9]_i_6/O
                         net (fo=6, routed)           0.670     0.410    vga_show/curr_y[9]_i_6_n_0
    SLICE_X83Y115        LUT6 (Prop_lut6_I1_O)        0.326     0.736 r  vga_show/curr_y[9]_i_2/O
                         net (fo=11, routed)          0.604     1.340    vga_show/curr_y[9]_i_2_n_0
    SLICE_X85Y111        LUT5 (Prop_lut5_I0_O)        0.124     1.464 r  vga_show/curr_y[9]_i_1/O
                         net (fo=7, routed)           0.411     1.875    vga_show/curr_y[9]_i_1_n_0
    SLICE_X85Y111        FDRE                                         r  vga_show/curr_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                   IBUF                         0.000    11.982 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    13.144    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.820 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     7.460    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.551 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.591     9.141    vga_show/CLK
    SLICE_X85Y111        FDRE                                         r  vga_show/curr_y_reg[5]/C
                         clock pessimism              0.489     9.630    
                         clock uncertainty           -0.154     9.477    
    SLICE_X85Y111        FDRE (Setup_fdre_C_R)       -0.429     9.048    vga_show/curr_y_reg[5]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -1.875    
  -------------------------------------------------------------------
                         slack                                  7.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga_show/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.827    vga_show/CLK
    SLICE_X79Y118        FDRE                                         r  vga_show/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.686 r  vga_show/hcount_reg[0]/Q
                         net (fo=8, routed)           0.099    -0.587    vga_show/hcount_reg[0]
    SLICE_X78Y118        LUT6 (Prop_lut6_I3_O)        0.045    -0.542 r  vga_show/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.542    vga_show/p_0_in__1[5]
    SLICE_X78Y118        FDRE                                         r  vga_show/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -1.254    vga_show/CLK
    SLICE_X78Y118        FDRE                                         r  vga_show/hcount_reg[5]/C
                         clock pessimism              0.440    -0.814    
    SLICE_X78Y118        FDRE (Hold_fdre_C_D)         0.121    -0.693    vga_show/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_show/curr_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.822    vga_show/CLK
    SLICE_X81Y113        FDRE                                         r  vga_show/curr_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  vga_show/curr_x_reg[2]/Q
                         net (fo=12, routed)          0.101    -0.580    vga_show/Q[2]
    SLICE_X80Y113        LUT6 (Prop_lut6_I4_O)        0.045    -0.535 r  vga_show/curr_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.535    vga_show/p_0_in__0[5]
    SLICE_X80Y113        FDRE                                         r  vga_show/curr_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.862    -1.248    vga_show/CLK
    SLICE_X80Y113        FDRE                                         r  vga_show/curr_x_reg[5]/C
                         clock pessimism              0.439    -0.809    
    SLICE_X80Y113        FDRE (Hold_fdre_C_D)         0.121    -0.688    vga_show/curr_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_show/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.826    vga_show/CLK
    SLICE_X81Y119        FDRE                                         r  vga_show/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  vga_show/vcount_reg[2]/Q
                         net (fo=7, routed)           0.110    -0.574    vga_show/vcount_reg[2]
    SLICE_X80Y119        LUT6 (Prop_lut6_I5_O)        0.045    -0.529 r  vga_show/vcount[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.529    vga_show/p_0_in__2[5]
    SLICE_X80Y119        FDRE                                         r  vga_show/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -1.253    vga_show/CLK
    SLICE_X80Y119        FDRE                                         r  vga_show/vcount_reg[5]/C
                         clock pessimism              0.440    -0.813    
    SLICE_X80Y119        FDRE (Hold_fdre_C_D)         0.120    -0.693    vga_show/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_show/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.629%)  route 0.145ns (43.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.822    vga_show/CLK
    SLICE_X81Y113        FDRE                                         r  vga_show/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  vga_show/curr_x_reg[1]/Q
                         net (fo=13, routed)          0.145    -0.536    vga_show/Q[1]
    SLICE_X80Y113        LUT5 (Prop_lut5_I3_O)        0.048    -0.488 r  vga_show/curr_x[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.488    vga_show/curr_x[4]_i_1_n_0
    SLICE_X80Y113        FDRE                                         r  vga_show/curr_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.862    -1.248    vga_show/CLK
    SLICE_X80Y113        FDRE                                         r  vga_show/curr_x_reg[4]/C
                         clock pessimism              0.439    -0.809    
    SLICE_X80Y113        FDRE (Hold_fdre_C_D)         0.131    -0.678    vga_show/curr_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_show/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.822    vga_show/CLK
    SLICE_X81Y113        FDRE                                         r  vga_show/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  vga_show/curr_x_reg[1]/Q
                         net (fo=13, routed)          0.145    -0.536    vga_show/Q[1]
    SLICE_X80Y113        LUT4 (Prop_lut4_I1_O)        0.045    -0.491 r  vga_show/curr_x[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.491    vga_show/p_0_in__0[3]
    SLICE_X80Y113        FDRE                                         r  vga_show/curr_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.862    -1.248    vga_show/CLK
    SLICE_X80Y113        FDRE                                         r  vga_show/curr_x_reg[3]/C
                         clock pessimism              0.439    -0.809    
    SLICE_X80Y113        FDRE (Hold_fdre_C_D)         0.120    -0.689    vga_show/curr_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_show/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.826    vga_show/CLK
    SLICE_X79Y117        FDRE                                         r  vga_show/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.698 r  vga_show/hcount_reg[9]/Q
                         net (fo=5, routed)           0.068    -0.630    vga_show/hcount_reg[9]
    SLICE_X79Y117        LUT6 (Prop_lut6_I5_O)        0.099    -0.531 r  vga_show/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.531    vga_show/p_0_in__1[10]
    SLICE_X79Y117        FDRE                                         r  vga_show/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.858    -1.253    vga_show/CLK
    SLICE_X79Y117        FDRE                                         r  vga_show/hcount_reg[10]/C
                         clock pessimism              0.427    -0.826    
    SLICE_X79Y117        FDRE (Hold_fdre_C_D)         0.092    -0.734    vga_show/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_show/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.187ns (50.334%)  route 0.185ns (49.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.827    vga_show/CLK
    SLICE_X79Y118        FDRE                                         r  vga_show/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.686 r  vga_show/hcount_reg[0]/Q
                         net (fo=8, routed)           0.185    -0.501    vga_show/hcount_reg[0]
    SLICE_X78Y118        LUT5 (Prop_lut5_I3_O)        0.046    -0.455 r  vga_show/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.455    vga_show/hcount[4]_i_1_n_0
    SLICE_X78Y118        FDRE                                         r  vga_show/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -1.254    vga_show/CLK
    SLICE_X78Y118        FDRE                                         r  vga_show/hcount_reg[4]/C
                         clock pessimism              0.440    -0.814    
    SLICE_X78Y118        FDRE (Hold_fdre_C_D)         0.133    -0.681    vga_show/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_show/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/curr_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.822    vga_show/CLK
    SLICE_X80Y113        FDRE                                         r  vga_show/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y113        FDRE (Prop_fdre_C_Q)         0.148    -0.674 r  vga_show/curr_x_reg[4]/Q
                         net (fo=13, routed)          0.101    -0.573    vga_show/Q[4]
    SLICE_X80Y113        LUT6 (Prop_lut6_I3_O)        0.098    -0.475 r  vga_show/curr_x[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.475    vga_show/p_0_in__0[7]
    SLICE_X80Y113        FDRE                                         r  vga_show/curr_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.862    -1.248    vga_show/CLK
    SLICE_X80Y113        FDRE                                         r  vga_show/curr_x_reg[7]/C
                         clock pessimism              0.426    -0.822    
    SLICE_X80Y113        FDRE (Hold_fdre_C_D)         0.121    -0.701    vga_show/curr_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_show/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.188ns (50.603%)  route 0.184ns (49.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.827    vga_show/CLK
    SLICE_X79Y118        FDRE                                         r  vga_show/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.686 r  vga_show/hcount_reg[0]/Q
                         net (fo=8, routed)           0.184    -0.502    vga_show/hcount_reg[0]
    SLICE_X78Y118        LUT4 (Prop_lut4_I2_O)        0.047    -0.455 r  vga_show/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.455    vga_show/hcount[3]_i_1_n_0
    SLICE_X78Y118        FDRE                                         r  vga_show/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -1.254    vga_show/CLK
    SLICE_X78Y118        FDRE                                         r  vga_show/hcount_reg[3]/C
                         clock pessimism              0.440    -0.814    
    SLICE_X78Y118        FDRE (Hold_fdre_C_D)         0.131    -0.683    vga_show/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga_show/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga_show/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.826    vga_show/CLK
    SLICE_X81Y119        FDRE                                         r  vga_show/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_fdre_C_Q)         0.128    -0.698 r  vga_show/vcount_reg[3]/Q
                         net (fo=6, routed)           0.096    -0.601    vga_show/vcount_reg[3]
    SLICE_X81Y119        LUT6 (Prop_lut6_I5_O)        0.099    -0.502 r  vga_show/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.502    vga_show/vcount[4]_i_1_n_0
    SLICE_X81Y119        FDRE                                         r  vga_show/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -1.253    vga_show/CLK
    SLICE_X81Y119        FDRE                                         r  vga_show/vcount_reg[4]/C
                         clock pessimism              0.427    -0.826    
    SLICE_X81Y119        FDRE (Hold_fdre_C_D)         0.092    -0.734    vga_show/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.991 }
Period(ns):         11.982
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         11.982      9.827      BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.982      10.733     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X80Y114    vga_show/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X83Y115    vga_show/curr_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X81Y113    vga_show/curr_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X81Y113    vga_show/curr_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X80Y113    vga_show/curr_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X85Y110    vga_show/curr_y_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X84Y113    vga_show/curr_y_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X84Y113    vga_show/curr_y_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.982      201.378    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X80Y114    vga_show/curr_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X81Y113    vga_show/curr_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X81Y113    vga_show/curr_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X80Y113    vga_show/curr_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X85Y110    vga_show/curr_y_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X84Y113    vga_show/curr_y_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X84Y113    vga_show/curr_y_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X84Y113    vga_show/curr_y_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X85Y111    vga_show/curr_y_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X85Y110    vga_show/curr_y_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X80Y114    vga_show/curr_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X81Y113    vga_show/curr_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X81Y113    vga_show/curr_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X80Y113    vga_show/curr_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X84Y113    vga_show/curr_y_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X84Y113    vga_show/curr_y_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X84Y113    vga_show/curr_y_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X80Y113    vga_show/curr_x_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X80Y113    vga_show/curr_x_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X81Y114    vga_show/curr_x_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



