{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567094789831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567094789839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 29 11:06:29 2019 " "Processing started: Thu Aug 29 11:06:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567094789839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567094789839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567094789839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567094791138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567094791138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.v 10 10 " "Found 10 design units, including 10 entities, in source file part6.v" { { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6/part6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567094803400 ""} { "Info" "ISGN_ENTITY_NAME" "2 part4 " "Found entity 2: part4" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6/part6.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567094803400 ""} { "Info" "ISGN_ENTITY_NAME" "3 decode2to7 " "Found entity 3: decode2to7" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6/part6.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567094803400 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_1 " "Found entity 4: mux_1" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6/part6.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567094803400 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux4to2 " "Found entity 5: mux4to2" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6/part6.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567094803400 ""} { "Info" "ISGN_ENTITY_NAME" "6 for_hex1 " "Found entity 6: for_hex1" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6/part6.v" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567094803400 ""} { "Info" "ISGN_ENTITY_NAME" "7 for_hex2 " "Found entity 7: for_hex2" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6/part6.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567094803400 ""} { "Info" "ISGN_ENTITY_NAME" "8 for_hex3 " "Found entity 8: for_hex3" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6/part6.v" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567094803400 ""} { "Info" "ISGN_ENTITY_NAME" "9 for_hex4 " "Found entity 9: for_hex4" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6/part6.v" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567094803400 ""} { "Info" "ISGN_ENTITY_NAME" "10 for_hex5 " "Found entity 10: for_hex5" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6/part6.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567094803400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567094803400 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "part6 part6.v(1) " "Verilog HDL error at part6.v(1): module \"part6\" cannot be declared more than once" {  } { { "../../Lab_submit/part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab_submit/part6.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1567094803413 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "part6 part6.v(1) " "HDL info at part6.v(1): see declaration for object \"part6\"" {  } { { "part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part6/part6.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567094803415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "part4 part6.v(51) " "Ignored design unit \"part4\" at part6.v(51) due to previous errors" {  } { { "../../Lab_submit/part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab_submit/part6.v" 51 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567094803416 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decode2to7 part6.v(106) " "Ignored design unit \"decode2to7\" at part6.v(106) due to previous errors" {  } { { "../../Lab_submit/part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab_submit/part6.v" 106 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567094803416 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux_1 part6.v(128) " "Ignored design unit \"mux_1\" at part6.v(128) due to previous errors" {  } { { "../../Lab_submit/part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab_submit/part6.v" 128 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567094803416 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux4to2 part6.v(181) " "Ignored design unit \"mux4to2\" at part6.v(181) due to previous errors" {  } { { "../../Lab_submit/part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab_submit/part6.v" 181 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567094803416 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "for_hex1 part6.v(196) " "Ignored design unit \"for_hex1\" at part6.v(196) due to previous errors" {  } { { "../../Lab_submit/part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab_submit/part6.v" 196 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567094803416 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "for_hex2 part6.v(251) " "Ignored design unit \"for_hex2\" at part6.v(251) due to previous errors" {  } { { "../../Lab_submit/part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab_submit/part6.v" 251 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567094803416 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "for_hex3 part6.v(306) " "Ignored design unit \"for_hex3\" at part6.v(306) due to previous errors" {  } { { "../../Lab_submit/part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab_submit/part6.v" 306 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567094803416 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "for_hex4 part6.v(361) " "Ignored design unit \"for_hex4\" at part6.v(361) due to previous errors" {  } { { "../../Lab_submit/part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab_submit/part6.v" 361 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567094803417 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "for_hex5 part6.v(416) " "Ignored design unit \"for_hex5\" at part6.v(416) due to previous errors" {  } { { "../../Lab_submit/part6.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab_submit/part6.v" 416 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1567094803418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/masters/computer hardware design/lab/lab_submit/part6.v 0 0 " "Found 0 design units, including 0 entities, in source file /masters/computer hardware design/lab/lab_submit/part6.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567094803418 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567094803512 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 29 11:06:43 2019 " "Processing ended: Thu Aug 29 11:06:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567094803512 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567094803512 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567094803512 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567094803512 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567094804396 ""}
