
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 3.10

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mask_result_valid[2] (input port clocked by clk)
Endpoint: result[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     1    0.01    0.00    0.00    4.00 ^ mask_result_valid[2] (in)
                                         mask_result_valid[2] (net)
                  0.00    0.00    4.00 ^ input28/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     1    0.04    0.18    0.19    4.19 ^ input28/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net28 (net)
                  0.18    0.00    4.19 ^ _14909_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.03    0.11    0.13    4.32 v _14909_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _06817_ (net)
                  0.11    0.00    4.32 v _14910_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     1    0.04    0.21    0.16    4.48 ^ _14910_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         net392 (net)
                  0.21    0.00    4.48 ^ output392/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.07    0.56    5.04 ^ output392/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         result[18] (net)
                  0.07    0.00    5.04 ^ result[18] (out)
                                  5.04   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -4.00   -4.00   output external delay
                                 -4.00   data required time
-----------------------------------------------------------------------------
                                 -4.00   data required time
                                 -5.04   data arrival time
-----------------------------------------------------------------------------
                                  9.04   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_left (input port clocked by clk)
Endpoint: result[140] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     1    0.07    0.00    0.00    4.00 ^ is_left (in)
                                         is_left (net)
                  0.00    0.00    4.00 ^ input12/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   402    6.71    2.43    1.50    5.50 ^ input12/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net12 (net)
                  2.43    0.00    5.51 ^ _08357_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
   235    4.05    1.35    0.90    6.41 v _08357_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00041_ (net)
                  1.35    0.00    6.41 v _08358_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     8    0.11    0.19    0.49    6.90 v _08358_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _00042_ (net)
                  0.19    0.00    6.90 v _08359_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
    13    0.24    0.29    0.38    7.28 v _08359_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _00043_ (net)
                  0.29    0.00    7.28 v _08557_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     5    0.07    0.34    0.28    7.56 ^ _08557_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00241_ (net)
                  0.34    0.00    7.56 ^ _08565_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.02    0.16    0.09    7.65 v _08565_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _00249_ (net)
                  0.16    0.00    7.65 v _08649_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.03    0.11    0.25    7.90 v _08649_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _00333_ (net)
                  0.11    0.00    7.90 v _08652_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.25    0.17    8.07 ^ _08652_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _00336_ (net)
                  0.25    0.00    8.07 ^ _08654_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.21    0.13    8.20 v _08654_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _00338_ (net)
                  0.21    0.00    8.20 v _08685_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     3    0.09    0.55    0.36    8.56 ^ _08685_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _00369_ (net)
                  0.55    0.00    8.56 ^ _08686_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
    30    0.33    0.57    0.44    9.00 v _08686_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _00370_ (net)
                  0.57    0.00    9.00 v _14415_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.32    9.32 v _14415_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06286_ (net)
                  0.09    0.00    9.32 v _14440_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     4    0.05    0.17    0.29    9.62 v _14440_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06314_ (net)
                  0.17    0.00    9.62 v _14458_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     6    0.10    0.27    0.18    9.80 ^ _14458_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _06334_ (net)
                  0.27    0.00    9.80 ^ _14465_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     2    0.02    0.30    0.19    9.99 v _14465_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _06341_ (net)
                  0.30    0.00    9.99 v _14467_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.10    0.28   10.27 v _14467_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06344_ (net)
                  0.10    0.00   10.27 v _14472_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.10    0.23   10.50 v _14472_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06349_ (net)
                  0.10    0.00   10.50 v _14744_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.04    0.14    0.28   10.78 v _14744_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06643_ (net)
                  0.14    0.00   10.78 v _14746_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     4    0.10    0.23    0.38   11.16 v _14746_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _06646_ (net)
                  0.23    0.00   11.16 v _14766_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.15    0.37   11.53 v _14766_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _06668_ (net)
                  0.15    0.00   11.53 v _14775_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.21    0.13   11.66 ^ _14775_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _06677_ (net)
                  0.21    0.00   11.66 ^ _14776_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.14    0.11   11.76 v _14776_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _06679_ (net)
                  0.14    0.00   11.76 v _14781_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.08    0.21    0.31   12.07 v _14781_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         net384 (net)
                  0.21    0.00   12.07 v output384/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.03    0.23    0.82   12.90 v output384/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         result[140] (net)
                  0.23    0.00   12.90 v result[140] (out)
                                 12.90   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                -12.90   data arrival time
-----------------------------------------------------------------------------
                                  3.10   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_left (input port clocked by clk)
Endpoint: result[140] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     1    0.07    0.00    0.00    4.00 ^ is_left (in)
                                         is_left (net)
                  0.00    0.00    4.00 ^ input12/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   402    6.71    2.43    1.50    5.50 ^ input12/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net12 (net)
                  2.43    0.00    5.51 ^ _08357_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
   235    4.05    1.35    0.90    6.41 v _08357_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00041_ (net)
                  1.35    0.00    6.41 v _08358_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     8    0.11    0.19    0.49    6.90 v _08358_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _00042_ (net)
                  0.19    0.00    6.90 v _08359_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
    13    0.24    0.29    0.38    7.28 v _08359_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _00043_ (net)
                  0.29    0.00    7.28 v _08557_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     5    0.07    0.34    0.28    7.56 ^ _08557_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00241_ (net)
                  0.34    0.00    7.56 ^ _08565_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.02    0.16    0.09    7.65 v _08565_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _00249_ (net)
                  0.16    0.00    7.65 v _08649_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.03    0.11    0.25    7.90 v _08649_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _00333_ (net)
                  0.11    0.00    7.90 v _08652_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.25    0.17    8.07 ^ _08652_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _00336_ (net)
                  0.25    0.00    8.07 ^ _08654_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.21    0.13    8.20 v _08654_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _00338_ (net)
                  0.21    0.00    8.20 v _08685_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     3    0.09    0.55    0.36    8.56 ^ _08685_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _00369_ (net)
                  0.55    0.00    8.56 ^ _08686_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
    30    0.33    0.57    0.44    9.00 v _08686_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _00370_ (net)
                  0.57    0.00    9.00 v _14415_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.32    9.32 v _14415_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06286_ (net)
                  0.09    0.00    9.32 v _14440_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     4    0.05    0.17    0.29    9.62 v _14440_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06314_ (net)
                  0.17    0.00    9.62 v _14458_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     6    0.10    0.27    0.18    9.80 ^ _14458_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _06334_ (net)
                  0.27    0.00    9.80 ^ _14465_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     2    0.02    0.30    0.19    9.99 v _14465_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _06341_ (net)
                  0.30    0.00    9.99 v _14467_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.10    0.28   10.27 v _14467_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06344_ (net)
                  0.10    0.00   10.27 v _14472_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.10    0.23   10.50 v _14472_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06349_ (net)
                  0.10    0.00   10.50 v _14744_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.04    0.14    0.28   10.78 v _14744_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06643_ (net)
                  0.14    0.00   10.78 v _14746_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     4    0.10    0.23    0.38   11.16 v _14746_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _06646_ (net)
                  0.23    0.00   11.16 v _14766_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.15    0.37   11.53 v _14766_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _06668_ (net)
                  0.15    0.00   11.53 v _14775_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.21    0.13   11.66 ^ _14775_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _06677_ (net)
                  0.21    0.00   11.66 ^ _14776_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.14    0.11   11.76 v _14776_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _06679_ (net)
                  0.14    0.00   11.76 v _14781_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.08    0.21    0.31   12.07 v _14781_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         net384 (net)
                  0.21    0.00   12.07 v output384/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.03    0.23    0.82   12.90 v output384/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         result[140] (net)
                  0.23    0.00   12.90 v result[140] (out)
                                 12.90   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                -12.90   data arrival time
-----------------------------------------------------------------------------
                                  3.10   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.36934810876846313

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1319

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.18904192745685577

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.8393999934196472

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.2252

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
12.8957

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
3.1043

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
24.072365

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          7.10e-02   5.15e-02   2.00e-06   1.22e-01 100.0%
Clock                  0.00e+00   0.00e+00   1.33e-07   1.33e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.10e-02   5.15e-02   2.14e-06   1.22e-01 100.0%
                          58.0%      42.0%       0.0%
