
*** Running vivado
    with args -log mb_ddr3_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_ddr3_top.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_ddr3_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sean/Downloads/git/ECE385_FP/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/alottadata/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top mb_ddr3_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1110
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'TMDS_CLK_N', assumed default net type 'wire' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/sources_1/imports/DDR3_provided_files/mb_ddr3_top.sv:50]
INFO: [Synth 8-11241] undeclared symbol 'TMDS_CLK_P', assumed default net type 'wire' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/sources_1/imports/DDR3_provided_files/mb_ddr3_top.sv:51]
INFO: [Synth 8-11241] undeclared symbol 'TMDS_DATA_P', assumed default net type 'wire' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/sources_1/imports/DDR3_provided_files/mb_ddr3_top.sv:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2221.516 ; gain = 372.738 ; free physical = 12662 ; free virtual = 18047
Synthesis current peak Physical Memory [PSS] (MB): peak = 1434.131; parent = 1228.704; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3846.367; parent = 2225.488; children = 1620.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_top' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/sources_1/imports/DDR3_provided_files/mb_ddr3_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:781]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_axi_smc_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_axi_smc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_axi_smc_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_axi_smc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_axi_uartlite_0_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_axi_uartlite_0_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_axi_uartlite_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'interrupt' of module 'vid_oe1_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1150]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'vid_oe1_axi_uartlite_0_0' has 22 connections declared, but only 21 given [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1150]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_axi_vdma_0_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_axi_vdma_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_axi_vdma_0_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_axi_vdma_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mm2s_frame_ptr_out' of module 'vid_oe1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1172]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'vid_oe1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1172]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'vid_oe1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1172]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'vid_oe1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1172]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'vid_oe1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1172]
WARNING: [Synth 8-7023] instance 'axi_vdma_0' of module 'vid_oe1_axi_vdma_0_0' has 67 connections declared, but only 62 given [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1172]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_clk_wiz_0_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_clk_wiz_0_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_hdmi_tx_0_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_hdmi_tx_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_hdmi_tx_0_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_hdmi_tx_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_mdm_1_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_mdm_1_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_microblaze_0_1' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_microblaze_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_microblaze_0_1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_microblaze_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'vid_oe1_microblaze_0_1' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1268]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'vid_oe1_microblaze_0_1' has 52 connections declared, but only 51 given [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1268]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_microblaze_0_axi_periph_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1558]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_13CZZQ3' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_13CZZQ3' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_2WOLW8' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:137]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_2WOLW8' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:137]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_OXRIHO' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:269]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_OXRIHO' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:269]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_30QUPZ' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:635]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_30QUPZ' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:635]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_xbar_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_xbar_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'vid_oe1_xbar_0' is unconnected for instance 'xbar' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:2089]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'vid_oe1_xbar_0' is unconnected for instance 'xbar' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:2089]
WARNING: [Synth 8-7023] instance 'xbar' of module 'vid_oe1_xbar_0' has 40 connections declared, but only 38 given [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:2089]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_microblaze_0_axi_periph_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1558]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_D05X6J' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:401]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_dlmb_bram_if_cntlr_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_dlmb_bram_if_cntlr_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_dlmb_v10_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_dlmb_v10_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'vid_oe1_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:547]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'vid_oe1_dlmb_v10_0' has 25 connections declared, but only 24 given [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:547]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_ilmb_bram_if_cntlr_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_ilmb_bram_if_cntlr_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_ilmb_v10_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_ilmb_v10_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'vid_oe1_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:593]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'vid_oe1_ilmb_v10_0' has 25 connections declared, but only 24 given [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:593]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_lmb_bram_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_lmb_bram_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'vid_oe1_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:618]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'vid_oe1_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:618]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'vid_oe1_lmb_bram_0' has 16 connections declared, but only 14 given [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:618]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_D05X6J' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:401]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_mig_7series_0_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_mig_7series_0_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ui_addn_clk_1' of module 'vid_oe1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1422]
WARNING: [Synth 8-7071] port 'ui_addn_clk_2' of module 'vid_oe1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1422]
WARNING: [Synth 8-7071] port 'ui_addn_clk_3' of module 'vid_oe1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1422]
WARNING: [Synth 8-7071] port 'ui_addn_clk_4' of module 'vid_oe1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1422]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'vid_oe1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1422]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'vid_oe1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1422]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'vid_oe1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1422]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'vid_oe1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1422]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'vid_oe1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1422]
WARNING: [Synth 8-7071] port 'init_calib_complete' of module 'vid_oe1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1422]
WARNING: [Synth 8-7071] port 'device_temp' of module 'vid_oe1_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1422]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'vid_oe1_mig_7series_0_0' has 69 connections declared, but only 58 given [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1422]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_rst_mig_7series_0_83M_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_rst_mig_7series_0_83M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_rst_mig_7series_0_83M_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_rst_mig_7series_0_83M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'vid_oe1_rst_mig_7series_0_83M_0' is unconnected for instance 'rst_mig_7series_0_83M' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1481]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'vid_oe1_rst_mig_7series_0_83M_0' is unconnected for instance 'rst_mig_7series_0_83M' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1481]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_83M' of module 'vid_oe1_rst_mig_7series_0_83M_0' has 10 connections declared, but only 8 given [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1481]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_v_axi4s_vid_out_0_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_v_axi4s_vid_out_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_v_axi4s_vid_out_0_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_v_axi4s_vid_out_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'vid_active_video' of module 'vid_oe1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1490]
WARNING: [Synth 8-7071] port 'vid_hblank' of module 'vid_oe1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1490]
WARNING: [Synth 8-7071] port 'vid_field_id' of module 'vid_oe1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1490]
WARNING: [Synth 8-7071] port 'locked' of module 'vid_oe1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1490]
WARNING: [Synth 8-7071] port 'overflow' of module 'vid_oe1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1490]
WARNING: [Synth 8-7071] port 'underflow' of module 'vid_oe1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1490]
WARNING: [Synth 8-7071] port 'fifo_read_level' of module 'vid_oe1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1490]
WARNING: [Synth 8-7071] port 'status' of module 'vid_oe1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1490]
WARNING: [Synth 8-7071] port 'sof_state_out' of module 'vid_oe1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1490]
WARNING: [Synth 8-7023] instance 'v_axi4s_vid_out_0' of module 'vid_oe1_v_axi4s_vid_out_0_0' has 32 connections declared, but only 23 given [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1490]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_v_tc_0_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_v_tc_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_v_tc_0_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_v_tc_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'fsync_out' of module 'vid_oe1_v_tc_0_0' is unconnected for instance 'v_tc_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1514]
WARNING: [Synth 8-7023] instance 'v_tc_0' of module 'vid_oe1_v_tc_0_0' has 11 connections declared, but only 10 given [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1514]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_v_tpg_0_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_v_tpg_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_v_tpg_0_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/.Xil/Vivado-1054-SgoSkzD/realtime/vid_oe1_v_tpg_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'fid' of module 'vid_oe1_v_tpg_0_0' is unconnected for instance 'v_tpg_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1525]
WARNING: [Synth 8-7071] port 'interrupt' of module 'vid_oe1_v_tpg_0_0' is unconnected for instance 'v_tpg_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1525]
WARNING: [Synth 8-7071] port 'm_axis_video_TSTRB' of module 'vid_oe1_v_tpg_0_0' is unconnected for instance 'v_tpg_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1525]
WARNING: [Synth 8-7071] port 'm_axis_video_TID' of module 'vid_oe1_v_tpg_0_0' is unconnected for instance 'v_tpg_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1525]
WARNING: [Synth 8-7071] port 'm_axis_video_TDEST' of module 'vid_oe1_v_tpg_0_0' is unconnected for instance 'v_tpg_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1525]
WARNING: [Synth 8-7023] instance 'v_tpg_0' of module 'vid_oe1_v_tpg_0_0' has 31 connections declared, but only 26 given [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:1525]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_xlconstant_0_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_xlconstant_0_0/synth/vid_oe1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_xlconstant_0_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_xlconstant_0_0/synth/vid_oe1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_xlconstant_0_1' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_xlconstant_0_1/synth/vid_oe1_xlconstant_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_xlconstant_0_1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_xlconstant_0_1/synth/vid_oe1_xlconstant_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/synth/vid_oe1.v:781]
WARNING: [Synth 8-689] width (1) of port connection 'hdmi_tmds_data_n' does not match port width (3) of module 'vid_oe1' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/sources_1/imports/DDR3_provided_files/mb_ddr3_top.sv:52]
WARNING: [Synth 8-689] width (1) of port connection 'hdmi_tmds_data_p' does not match port width (3) of module 'vid_oe1' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/sources_1/imports/DDR3_provided_files/mb_ddr3_top.sv:53]
WARNING: [Synth 8-689] width (10) of port connection 'red_0' does not match port width (8) of module 'vid_oe1' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/sources_1/imports/DDR3_provided_files/mb_ddr3_top.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_top' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/sources_1/imports/DDR3_provided_files/mb_ddr3_top.sv:7]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_30QUPZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_30QUPZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_30QUPZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_30QUPZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_OXRIHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_OXRIHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_OXRIHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_OXRIHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_2WOLW8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_2WOLW8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_2WOLW8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_2WOLW8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_13CZZQ3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_13CZZQ3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_13CZZQ3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_13CZZQ3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module vid_oe1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module vid_oe1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module vid_oe1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module vid_oe1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module vid_oe1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module vid_oe1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module vid_oe1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module vid_oe1_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2297.453 ; gain = 448.676 ; free physical = 12745 ; free virtual = 18132
Synthesis current peak Physical Memory [PSS] (MB): peak = 1434.131; parent = 1228.704; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3918.336; parent = 2297.457; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2315.266 ; gain = 466.488 ; free physical = 12744 ; free virtual = 18131
Synthesis current peak Physical Memory [PSS] (MB): peak = 1434.131; parent = 1228.704; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3936.148; parent = 2315.270; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2315.266 ; gain = 466.488 ; free physical = 12746 ; free virtual = 18133
Synthesis current peak Physical Memory [PSS] (MB): peak = 1434.131; parent = 1228.704; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3936.148; parent = 2315.270; children = 1620.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2315.266 ; gain = 0.000 ; free physical = 12741 ; free virtual = 18128
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc] for cell 'mb_ddr3_i/mig_7series_0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc] for cell 'mb_ddr3_i/mig_7series_0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_axi_vdma_0_0/vid_oe1_axi_vdma_0_0/vid_oe1_axi_vdma_0_0_in_context.xdc] for cell 'mb_ddr3_i/axi_vdma_0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_axi_vdma_0_0/vid_oe1_axi_vdma_0_0/vid_oe1_axi_vdma_0_0_in_context.xdc] for cell 'mb_ddr3_i/axi_vdma_0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_axi_smc_0/vid_oe1_axi_smc_0/vid_oe1_axi_smc_0_in_context.xdc] for cell 'mb_ddr3_i/axi_smc'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_axi_smc_0/vid_oe1_axi_smc_0/vid_oe1_axi_smc_0_in_context.xdc] for cell 'mb_ddr3_i/axi_smc'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_rst_mig_7series_0_83M_0/vid_oe1_rst_mig_7series_0_83M_0/vid_oe1_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'mb_ddr3_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_rst_mig_7series_0_83M_0/vid_oe1_rst_mig_7series_0_83M_0/vid_oe1_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'mb_ddr3_i/rst_mig_7series_0_83M'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_v_axi4s_vid_out_0_0/vid_oe1_v_axi4s_vid_out_0_0/vid_oe1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'mb_ddr3_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_v_axi4s_vid_out_0_0/vid_oe1_v_axi4s_vid_out_0_0/vid_oe1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'mb_ddr3_i/v_axi4s_vid_out_0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_hdmi_tx_0_0/vid_oe1_hdmi_tx_0_0/vid_oe1_hdmi_tx_0_0_in_context.xdc] for cell 'mb_ddr3_i/hdmi_tx_0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_hdmi_tx_0_0/vid_oe1_hdmi_tx_0_0/vid_oe1_hdmi_tx_0_0_in_context.xdc] for cell 'mb_ddr3_i/hdmi_tx_0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_clk_wiz_0_0/vid_oe1_clk_wiz_0_0/vid_oe1_clk_wiz_0_0_in_context.xdc] for cell 'mb_ddr3_i/clk_wiz_0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_clk_wiz_0_0/vid_oe1_clk_wiz_0_0/vid_oe1_clk_wiz_0_0_in_context.xdc] for cell 'mb_ddr3_i/clk_wiz_0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_v_tpg_0_0/vid_oe1_v_tpg_0_0/vid_oe1_v_tpg_0_0_in_context.xdc] for cell 'mb_ddr3_i/v_tpg_0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_v_tpg_0_0/vid_oe1_v_tpg_0_0/vid_oe1_v_tpg_0_0_in_context.xdc] for cell 'mb_ddr3_i/v_tpg_0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_microblaze_0_1/vid_oe1_microblaze_0_1/vid_oe1_microblaze_0_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_microblaze_0_1/vid_oe1_microblaze_0_1/vid_oe1_microblaze_0_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_dlmb_v10_0/vid_oe1_dlmb_v10_0/vid_oe1_dlmb_v10_0_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_dlmb_v10_0/vid_oe1_dlmb_v10_0/vid_oe1_dlmb_v10_0_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_ilmb_v10_0/vid_oe1_ilmb_v10_0/vid_oe1_dlmb_v10_0_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_ilmb_v10_0/vid_oe1_ilmb_v10_0/vid_oe1_dlmb_v10_0_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_dlmb_bram_if_cntlr_0/vid_oe1_dlmb_bram_if_cntlr_0/vid_oe1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_dlmb_bram_if_cntlr_0/vid_oe1_dlmb_bram_if_cntlr_0/vid_oe1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_ilmb_bram_if_cntlr_0/vid_oe1_ilmb_bram_if_cntlr_0/vid_oe1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_ilmb_bram_if_cntlr_0/vid_oe1_ilmb_bram_if_cntlr_0/vid_oe1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_lmb_bram_0/vid_oe1_lmb_bram_0/vid_oe1_lmb_bram_0_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_lmb_bram_0/vid_oe1_lmb_bram_0/vid_oe1_lmb_bram_0_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mdm_1_0/vid_oe1_mdm_1_0/vid_oe1_mdm_1_0_in_context.xdc] for cell 'mb_ddr3_i/mdm_1'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mdm_1_0/vid_oe1_mdm_1_0/vid_oe1_mdm_1_0_in_context.xdc] for cell 'mb_ddr3_i/mdm_1'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_xbar_0/vid_oe1_xbar_0/vid_oe1_xbar_0_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_xbar_0/vid_oe1_xbar_0/vid_oe1_xbar_0_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_v_tc_0_0/vid_oe1_v_tc_0_0/vid_oe1_v_tc_0_0_in_context.xdc] for cell 'mb_ddr3_i/v_tc_0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_v_tc_0_0/vid_oe1_v_tc_0_0/vid_oe1_v_tc_0_0_in_context.xdc] for cell 'mb_ddr3_i/v_tc_0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_axi_uartlite_0_0/vid_oe1_axi_uartlite_0_0/vid_oe1_axi_uartlite_0_0_in_context.xdc] for cell 'mb_ddr3_i/axi_uartlite_0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_axi_uartlite_0_0/vid_oe1_axi_uartlite_0_0/vid_oe1_axi_uartlite_0_0_in_context.xdc] for cell 'mb_ddr3_i/axi_uartlite_0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc]
WARNING: [Vivado 12-584] No ports matched 'init_calib_complete'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'init_calib_complete'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'clk_100mhz'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'clk_100mhz'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'clk_100mhz'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:33]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:255]
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:256]
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:257]
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:260]
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:261]
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:262]
WARNING: [Vivado 12-584] No ports matched 'sys_rst'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:284]
WARNING: [Vivado 12-584] No ports matched 'sys_rst'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:286]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:313]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:314]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:317]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:318]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:319]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc:320]
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mb_ddr3_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/constrs_1/imports/DDR3_provided_files/urbana_ddr3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_ddr3_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_ddr3_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.172 ; gain = 0.000 ; free physical = 12699 ; free virtual = 18048
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.172 ; gain = 0.000 ; free physical = 12699 ; free virtual = 18048
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_ddr3_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '12.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2391.172 ; gain = 542.395 ; free physical = 12776 ; free virtual = 18125
Synthesis current peak Physical Memory [PSS] (MB): peak = 1434.131; parent = 1228.704; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3980.039; parent = 2359.160; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2391.172 ; gain = 542.395 ; free physical = 12776 ; free virtual = 18125
Synthesis current peak Physical Memory [PSS] (MB): peak = 1434.131; parent = 1228.704; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3980.039; parent = 2359.160; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for SYS_CLK_clk_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SYS_CLK_clk_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for SYS_CLK_clk_p. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SYS_CLK_clk_p. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0_in_context.xdc, line 103).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/axi_vdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/rst_mig_7series_0_83M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/hdmi_tx_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/v_tpg_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/v_tc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/xlconstant_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2391.172 ; gain = 542.395 ; free physical = 12776 ; free virtual = 18125
Synthesis current peak Physical Memory [PSS] (MB): peak = 1434.131; parent = 1228.704; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3980.039; parent = 2359.160; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2391.172 ; gain = 542.395 ; free physical = 12773 ; free virtual = 18123
Synthesis current peak Physical Memory [PSS] (MB): peak = 1434.131; parent = 1228.704; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3980.039; parent = 2359.160; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module vid_oe1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module vid_oe1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module vid_oe1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module vid_oe1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module vid_oe1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module vid_oe1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module vid_oe1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module vid_oe1_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2391.172 ; gain = 542.395 ; free physical = 12754 ; free virtual = 18108
Synthesis current peak Physical Memory [PSS] (MB): peak = 1434.131; parent = 1228.704; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3980.039; parent = 2359.160; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2391.172 ; gain = 542.395 ; free physical = 12574 ; free virtual = 17964
Synthesis current peak Physical Memory [PSS] (MB): peak = 1524.422; parent = 1319.037; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3980.039; parent = 2359.160; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2391.172 ; gain = 542.395 ; free physical = 12574 ; free virtual = 17964
Synthesis current peak Physical Memory [PSS] (MB): peak = 1524.652; parent = 1319.268; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3980.039; parent = 2359.160; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2391.172 ; gain = 542.395 ; free physical = 12575 ; free virtual = 17965
Synthesis current peak Physical Memory [PSS] (MB): peak = 1525.441; parent = 1320.057; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3980.039; parent = 2359.160; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5753] loadless multi-driven net TMDS_CLK_N with 1st driver pin 'mb_ddr3_i/hdmi_tmds_clk_n' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/sources_1/imports/DDR3_provided_files/mb_ddr3_top.sv:30]
WARNING: [Synth 8-5753] loadless multi-driven net TMDS_CLK_N with 2nd driver pin 'mb_ddr3_i/hdmi_tmds_data_n[0]' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.srcs/sources_1/imports/DDR3_provided_files/mb_ddr3_top.sv:30]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2391.172 ; gain = 542.395 ; free physical = 12566 ; free virtual = 17956
Synthesis current peak Physical Memory [PSS] (MB): peak = 1525.680; parent = 1320.295; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3980.039; parent = 2359.160; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2391.172 ; gain = 542.395 ; free physical = 12566 ; free virtual = 17957
Synthesis current peak Physical Memory [PSS] (MB): peak = 1525.680; parent = 1320.295; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3980.039; parent = 2359.160; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2391.172 ; gain = 542.395 ; free physical = 12566 ; free virtual = 17957
Synthesis current peak Physical Memory [PSS] (MB): peak = 1525.719; parent = 1320.334; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3980.039; parent = 2359.160; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2391.172 ; gain = 542.395 ; free physical = 12574 ; free virtual = 17964
Synthesis current peak Physical Memory [PSS] (MB): peak = 1525.781; parent = 1320.396; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3980.039; parent = 2359.160; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2391.172 ; gain = 542.395 ; free physical = 12574 ; free virtual = 17964
Synthesis current peak Physical Memory [PSS] (MB): peak = 1525.781; parent = 1320.396; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3980.039; parent = 2359.160; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2391.172 ; gain = 542.395 ; free physical = 12574 ; free virtual = 17964
Synthesis current peak Physical Memory [PSS] (MB): peak = 1525.781; parent = 1320.396; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3980.039; parent = 2359.160; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |vid_oe1_xbar_0                  |         1|
|2     |vid_oe1_axi_smc_0               |         1|
|3     |vid_oe1_axi_uartlite_0_0        |         1|
|4     |vid_oe1_axi_vdma_0_0            |         1|
|5     |vid_oe1_clk_wiz_0_0             |         1|
|6     |vid_oe1_hdmi_tx_0_0             |         1|
|7     |vid_oe1_mdm_1_0                 |         1|
|8     |vid_oe1_microblaze_0_1          |         1|
|9     |vid_oe1_mig_7series_0_0         |         1|
|10    |vid_oe1_rst_mig_7series_0_83M_0 |         1|
|11    |vid_oe1_v_axi4s_vid_out_0_0     |         1|
|12    |vid_oe1_v_tc_0_0                |         1|
|13    |vid_oe1_v_tpg_0_0               |         1|
|14    |vid_oe1_dlmb_bram_if_cntlr_0    |         1|
|15    |vid_oe1_dlmb_v10_0              |         1|
|16    |vid_oe1_ilmb_bram_if_cntlr_0    |         1|
|17    |vid_oe1_ilmb_v10_0              |         1|
|18    |vid_oe1_lmb_bram_0              |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |vid_oe1_axi_smc               |     1|
|2     |vid_oe1_axi_uartlite_0        |     1|
|3     |vid_oe1_axi_vdma_0            |     1|
|4     |vid_oe1_clk_wiz_0             |     1|
|5     |vid_oe1_dlmb_bram_if_cntlr    |     1|
|6     |vid_oe1_dlmb_v10              |     1|
|7     |vid_oe1_hdmi_tx_0             |     1|
|8     |vid_oe1_ilmb_bram_if_cntlr    |     1|
|9     |vid_oe1_ilmb_v10              |     1|
|10    |vid_oe1_lmb_bram              |     1|
|11    |vid_oe1_mdm_1                 |     1|
|12    |vid_oe1_microblaze_0          |     1|
|13    |vid_oe1_mig_7series_0         |     1|
|14    |vid_oe1_rst_mig_7series_0_83M |     1|
|15    |vid_oe1_v_axi4s_vid_out_0     |     1|
|16    |vid_oe1_v_tc_0                |     1|
|17    |vid_oe1_v_tpg_0               |     1|
|18    |vid_oe1_xbar                  |     1|
|19    |LUT1                          |     1|
|20    |IBUF                          |     2|
|21    |OBUF                          |     1|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2391.172 ; gain = 542.395 ; free physical = 12573 ; free virtual = 17964
Synthesis current peak Physical Memory [PSS] (MB): peak = 1525.812; parent = 1320.428; children = 205.427
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3980.039; parent = 2359.160; children = 1620.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2391.172 ; gain = 466.488 ; free physical = 12625 ; free virtual = 18016
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2391.172 ; gain = 542.395 ; free physical = 12625 ; free virtual = 18016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2391.172 ; gain = 0.000 ; free physical = 12739 ; free virtual = 18129
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.172 ; gain = 0.000 ; free physical = 12692 ; free virtual = 18083
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f4510dae
INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2391.172 ; gain = 861.332 ; free physical = 12892 ; free virtual = 18282
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/synth_1/mb_ddr3_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_ddr3_top_utilization_synth.rpt -pb mb_ddr3_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 22:09:17 2024...
