
*** Running vivado
    with args -log spiMemory.vds -m64 -mode batch -messageDb vivado.pb -notrace -source spiMemory.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source spiMemory.tcl -notrace
Command: synth_design -top spiMemory -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 941.059 ; gain = 136.520 ; free physical = 1641 ; free virtual = 11664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'spiMemory' [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/spimemory.v:5]
INFO: [Synth 8-638] synthesizing module 'inputconditioner' [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/inputconditioner.v:8]
	Parameter counterwidth bound to: 3 - type: integer 
	Parameter waittime bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inputconditioner' (1#1) [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/inputconditioner.v:8]
INFO: [Synth 8-638] synthesizing module 'shiftregister' [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/shiftregister.v:9]
	Parameter width bound to: 8 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/shiftregister.v:25]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/shiftregister.v:28]
INFO: [Synth 8-256] done synthesizing module 'shiftregister' (2#1) [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/shiftregister.v:9]
WARNING: [Synth 8-689] width (1) of port connection 'parallelDataIn' does not match port width (8) of module 'shiftregister' [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/spimemory.v:52]
INFO: [Synth 8-638] synthesizing module 'datamemory' [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/datamemory.v:8]
	Parameter addresswidth bound to: 7 - type: integer 
	Parameter depth bound to: 128 - type: integer 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'datamemory' (3#1) [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/datamemory.v:8]
WARNING: [Synth 8-689] width (1) of port connection 'dataOut' does not match port width (8) of module 'datamemory' [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/spimemory.v:61]
WARNING: [Synth 8-689] width (1) of port connection 'address' does not match port width (7) of module 'datamemory' [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/spimemory.v:62]
INFO: [Synth 8-638] synthesizing module 'dff' [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/dff.v:3]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dff' (4#1) [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/dff.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'q' does not match port width (8) of module 'dff' [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/spimemory.v:72]
INFO: [Synth 8-638] synthesizing module 'dff__parameterized0' [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/dff.v:3]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dff__parameterized0' (4#1) [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/dff.v:3]
INFO: [Synth 8-638] synthesizing module 'tristatebuffer' [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/tristatebuffer.v:1]
INFO: [Synth 8-256] done synthesizing module 'tristatebuffer' (5#1) [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/tristatebuffer.v:1]
INFO: [Synth 8-638] synthesizing module 'fsm' [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/fsm.v:1]
	Parameter state_GET bound to: 3'b000 
	Parameter state_GOT bound to: 3'b001 
	Parameter state_READ1 bound to: 3'b010 
	Parameter state_READ2 bound to: 3'b011 
	Parameter state_READ3 bound to: 3'b100 
	Parameter state_WRITE1 bound to: 3'b101 
	Parameter state_WRITE2 bound to: 3'b110 
	Parameter state_DONE bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/fsm.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/fsm.v:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/fsm.v:67]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/fsm.v:76]
INFO: [Synth 8-256] done synthesizing module 'fsm' (6#1) [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/fsm.v:1]
WARNING: [Synth 8-3848] Net leds in module/entity spiMemory does not have driver. [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/spimemory.v:13]
INFO: [Synth 8-256] done synthesizing module 'spiMemory' (7#1) [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/spimemory.v:5]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[2]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[1]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 977.348 ; gain = 172.809 ; free physical = 1602 ; free virtual = 11626
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 977.348 ; gain = 172.809 ; free physical = 1602 ; free virtual = 11626
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/swalters/Classes/Fall15/CompArch-Lab2/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/swalters/Classes/Fall15/CompArch-Lab2/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1277.676 ; gain = 0.000 ; free physical = 1178 ; free virtual = 11248
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1277.680 ; gain = 473.141 ; free physical = 1109 ; free virtual = 11197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1277.680 ; gain = 473.141 ; free physical = 1109 ; free virtual = 11197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1277.680 ; gain = 473.141 ; free physical = 1109 ; free virtual = 11197
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "positiveedge" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "conditioned" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "misoEnable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addressLatchEnable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataMemWriteEnable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shiftRegWriteEnable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5562] The signal memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
               state_GET |                              000 |                              000
               state_GOT |                              001 |                              001
             state_READ1 |                              010 |                              010
             state_READ2 |                              011 |                              011
             state_READ3 |                              100 |                              100
            state_WRITE1 |                              101 |                              101
            state_WRITE2 |                              110 |                              110
              state_DONE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1277.680 ; gain = 473.141 ; free physical = 1107 ; free virtual = 11195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module inputconditioner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module shiftregister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module datamemory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1277.680 ; gain = 473.141 ; free physical = 1106 ; free virtual = 11194
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'addressLatch/q_reg' and it is trimmed from '8' to '1' bits. [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/dff.v:12]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[2]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[1]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1277.680 ; gain = 473.141 ; free physical = 1106 ; free virtual = 11194
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1277.680 ; gain = 473.141 ; free physical = 1106 ; free virtual = 11194

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3936] Found unconnected internal register 'dataMemory/dataOut_reg' and it is trimmed from '8' to '1' bits. [/home/swalters/Classes/Fall15/CompArch-Lab2/verilog/datamemory.v:28]
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+-----------------------+-----------+----------------------+-----------------+-------------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives      | Hierarchical Name | 
+------------+-----------------------+-----------+----------------------+-----------------+-------------------+
|spiMemory   | dataMemory/memory_reg | Implied   | 128 x 1              | RAM128X1S x 1   | spiMemory/ram     | 
+------------+-----------------------+-----------+----------------------+-----------------+-------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\mosiConditioner/counter_reg[2] ) is unused and will be removed from module spiMemory.
WARNING: [Synth 8-3332] Sequential element (\sclkConditioner/counter_reg[2] ) is unused and will be removed from module spiMemory.
WARNING: [Synth 8-3332] Sequential element (\csConditioner/counter_reg[2] ) is unused and will be removed from module spiMemory.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1277.680 ; gain = 473.141 ; free physical = 1106 ; free virtual = 11194
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1277.680 ; gain = 473.141 ; free physical = 1106 ; free virtual = 11194

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1277.680 ; gain = 473.141 ; free physical = 1106 ; free virtual = 11194
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1277.680 ; gain = 473.141 ; free physical = 1096 ; free virtual = 11185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1277.680 ; gain = 473.141 ; free physical = 1096 ; free virtual = 11185
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1278.691 ; gain = 474.152 ; free physical = 1096 ; free virtual = 11184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1278.691 ; gain = 474.152 ; free physical = 1097 ; free virtual = 11185
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1278.691 ; gain = 474.152 ; free physical = 1097 ; free virtual = 11185
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1278.691 ; gain = 474.152 ; free physical = 1097 ; free virtual = 11185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1278.691 ; gain = 474.152 ; free physical = 1097 ; free virtual = 11185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1278.691 ; gain = 474.152 ; free physical = 1097 ; free virtual = 11185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |LUT1      |     2|
|3     |LUT2      |     5|
|4     |LUT3      |    10|
|5     |LUT4      |    13|
|6     |LUT5      |     6|
|7     |LUT6      |     3|
|8     |RAM128X1S |     1|
|9     |FDRE      |    39|
|10    |IBUF      |     5|
|11    |OBUFT     |     4|
+------+----------+------+

Report Instance Areas: 
+------+------------------+--------------------+------+
|      |Instance          |Module              |Cells |
+------+------------------+--------------------+------+
|1     |top               |                    |    89|
|2     |  Fsm             |fsm                 |    32|
|3     |  addressLatch    |dff                 |     1|
|4     |  csConditioner   |inputconditioner    |    10|
|5     |  dataMemory      |datamemory          |     2|
|6     |  misoDff         |dff__parameterized0 |     1|
|7     |  mosiConditioner |inputconditioner_0  |     9|
|8     |  sclkConditioner |inputconditioner_1  |    13|
|9     |  shiftRegister   |shiftregister       |    11|
+------+------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1278.691 ; gain = 474.152 ; free physical = 1097 ; free virtual = 11185
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1278.691 ; gain = 57.301 ; free physical = 1097 ; free virtual = 11185
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1278.691 ; gain = 474.152 ; free physical = 1097 ; free virtual = 11185
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1278.691 ; gain = 365.633 ; free physical = 1098 ; free virtual = 11185
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1310.703 ; gain = 0.000 ; free physical = 1097 ; free virtual = 11183
INFO: [Common 17-206] Exiting Vivado at Sat Nov  7 16:27:34 2015...
