[
    {
        "name": "_Z14sobel_rgb_axisRN3hls6streamINS_4axisI7ap_uintILi24EELy1ELy1ELy1ELh56ELb0EEELi0EEES6_ii",
        "df_function": "%F442",
        "df_type": "Function",
        "project": "SLX",
        "processes": {
            "1": {
                "id": "1",
                "name": "Artificial<Start>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                        "line": 21,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                        "line": 141,
                        "column": 1
                    }
                },
                "display_name": "<START>",
                "kind": "start"
            },
            "2": {
                "id": "2",
                "name": "Artificial<End>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                        "line": 21,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                        "line": 141,
                        "column": 1
                    }
                },
                "display_name": "<END>",
                "kind": "end"
            },
            "3": {
                "id": "3",
                "name": "Region<OutlineCall(R2 sobel_rgb_axis) BB 'codeRepl' [Switch,Atomic] 'Outline_T3_F442_R2_Aggregate'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                        "line": 46,
                        "column": 25
                    },
                    "end_loc": {
                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                        "line": 54,
                        "column": 5
                    }
                },
                "display_name": "Process 1",
                "io_signatures": {
                    "has_unresolved_accesses": true,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                    "line": 46,
                                    "column": 16
                                },
                                "id": "VId_656_[?(?,8)]",
                                "name": "w0[*]",
                                "display_name": "ap_uint<8> w0[3]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 46,
                                        "column": 25
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 1,
                                                "end": 2,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 46,
                                        "column": 27
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 2,
                                                "end": 3,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 46,
                                        "column": 29
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                    "line": 47,
                                    "column": 16
                                },
                                "id": "VId_657_[?(?,8)]",
                                "name": "w1[*]",
                                "display_name": "ap_uint<8> w1[3]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 47,
                                        "column": 25
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 1,
                                                "end": 2,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 47,
                                        "column": 27
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 2,
                                                "end": 3,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 47,
                                        "column": 29
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                    "line": 48,
                                    "column": 16
                                },
                                "id": "VId_658_[?(?,8)]",
                                "name": "w2[*]",
                                "display_name": "ap_uint<8> w2[3]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 48,
                                        "column": 25
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 1,
                                                "end": 2,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 48,
                                        "column": 27
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 2,
                                                "end": 3,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 48,
                                        "column": 29
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                    "line": 23,
                                    "column": 0
                                },
                                "id": "VId_653_!c?(?,?)",
                                "name": "width",
                                "display_name": "int width"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 2
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 3
                },
                "subregions": [
                    {
                        "id": "%F444_R1",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                "line": 46,
                                "column": 25
                            },
                            "end_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                "line": 54,
                                "column": 5
                            }
                        }
                    },
                    {
                        "id": "%F444_R4",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": []
            },
            "4": {
                "id": "4",
                "name": "Region<OutlineCall(R3 sobel_rgb_axis) BB 'codeRepl1' [Switch,Atomic] 'Outline_T4_F442_R5_Loop'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                        "line": 58,
                        "column": 5
                    },
                    "end_loc": {
                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                        "line": 62,
                        "column": 5
                    }
                },
                "display_name": "Process 2",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                    "line": 23,
                                    "column": 0
                                },
                                "id": "VId_653_!c?(?,?)",
                                "name": "width",
                                "display_name": "int width"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 2
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                    "line": 31,
                                    "column": 0
                                },
                                "id": "VId_6_[?(?,8)]",
                                "name": "line0[*]",
                                "display_name": "ap_uint<8> line0[1024]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 512
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                    "line": 32,
                                    "column": 0
                                },
                                "id": "VId_7_[?(?,8)]",
                                "name": "line1[*]",
                                "display_name": "ap_uint<8> line1[1024]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 512
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 517
                },
                "subregions": [
                    {
                        "id": "%F445_R1",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                "line": 58,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                "line": 62,
                                "column": 5
                            }
                        }
                    },
                    {
                        "id": "%F445_R7",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": [],
                "guidance": [
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 512,
                            "max": 512
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 512,
                            "max": 512
                        },
                        "tc": {
                            "min": 512,
                            "max": 512
                        },
                        "ureg_id": "%L11",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                "line": 58,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                "line": 62,
                                "column": 5
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "line0",
                                    "display_name": "line0",
                                    "id": "6",
                                    "location": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 31,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "line1",
                                    "display_name": "line1",
                                    "id": "7",
                                    "location": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 32,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    }
                ]
            },
            "5": {
                "id": "5",
                "name": "Region<OutlineCall(R4 sobel_rgb_axis) BB 'codeRepl2' [Switch,Atomic] 'Outline_T5_F442_R17_Loop'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                        "line": 65,
                        "column": 5
                    },
                    "end_loc": {
                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                        "line": 140,
                        "column": 5
                    }
                },
                "display_name": "Process 3",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                    "line": 46,
                                    "column": 16
                                },
                                "id": "VId_656_[?(?,8)]",
                                "name": "w0[*]",
                                "display_name": "ap_uint<8> w0[3]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 1,
                                                "end": 2,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 2,
                                                "end": 3,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 103,
                                        "column": 25
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 2,
                                                "end": 3,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 103,
                                        "column": 45
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 1,
                                                "end": 2,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 107,
                                        "column": 46
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 2,
                                                "end": 3,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 512
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 1,
                                                "end": 2,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 512
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 512
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 1,
                                                "end": 2,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 2,
                                                "end": 3,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                    "line": 47,
                                    "column": 16
                                },
                                "id": "VId_657_[?(?,8)]",
                                "name": "w1[*]",
                                "display_name": "ap_uint<8> w1[3]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 1,
                                                "end": 2,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 2,
                                                "end": 3,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 104,
                                        "column": 26
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 2,
                                                "end": 3,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 104,
                                        "column": 48
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 2,
                                                "end": 3,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 512
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 1,
                                                "end": 2,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 512
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 512
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 1,
                                                "end": 2,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 2,
                                                "end": 3,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                    "line": 48,
                                    "column": 16
                                },
                                "id": "VId_658_[?(?,8)]",
                                "name": "w2[*]",
                                "display_name": "ap_uint<8> w2[3]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 1,
                                                "end": 2,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 2,
                                                "end": 3,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 105,
                                        "column": 25
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 2,
                                                "end": 3,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 105,
                                        "column": 45
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 1,
                                                "end": 2,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 108,
                                        "column": 47
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 2,
                                                "end": 3,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 512
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 1,
                                                "end": 2,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 512
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 512
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 1,
                                                "end": 2,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 2,
                                                "end": 3,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                    "line": 21,
                                    "column": 0
                                },
                                "id": "VId_651_*0(0,64)arg",
                                "name": "in_axis",
                                "display_name": "hls::stream<hls::axis<ap_uint<24>, 1ULL, 1ULL, 1ULL, (unsigned char)'8', false>, 0> &in_axis"
                            },
                            "reads": [
                                {
                                    "access_kind": "Fifo",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 76,
                                        "column": 36
                                    },
                                    "access_type": "%\"struct.hls::axis.14\"",
                                    "access_bit_width": 50,
                                    "exec_count": 262144
                                }
                            ],
                            "writes": [],
                            "kind": "Fifo",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                    "line": 22,
                                    "column": 0
                                },
                                "id": "VId_652_*0(0,64)arg",
                                "name": "out_axis",
                                "display_name": "hls::stream<hls::axis<ap_uint<24>, 1ULL, 1ULL, 1ULL, (unsigned char)'8', false>, 0> &out_axis"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Fifo",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 138,
                                        "column": 22
                                    },
                                    "access_type": "%\"struct.hls::axis.14\"",
                                    "access_bit_width": 50,
                                    "exec_count": 262144
                                }
                            ],
                            "kind": "Fifo",
                            "has_alias": false,
                            "arg_idx": 1
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                    "line": 23,
                                    "column": 0
                                },
                                "id": "VId_654_!c?(?,?)",
                                "name": "height",
                                "display_name": "int height"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 3
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                    "line": 23,
                                    "column": 0
                                },
                                "id": "VId_653_!c?(?,?)",
                                "name": "width",
                                "display_name": "int width"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 2
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                    "line": 32,
                                    "column": 0
                                },
                                "id": "VId_7_[?(?,8)]",
                                "name": "line1[*]",
                                "display_name": "ap_uint<8> line1[1024]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                    "line": 31,
                                    "column": 0
                                },
                                "id": "VId_6_[?(?,8)]",
                                "name": "line0[*]",
                                "display_name": "ap_uint<8> line0[1024]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                    "line": 31,
                                    "column": 0
                                },
                                "id": "VId_6_[?(?,8)].A0(0,8).A0(0,8).A0(0,8)",
                                "name": "line0[*]",
                                "display_name": "ap_uint<8> line0[1024]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 97,
                                        "column": 22
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                    "line": 32,
                                    "column": 0
                                },
                                "id": "VId_7_[?(?,8)].A0(0,8).A0(0,8).A0(0,8)",
                                "name": "line1[*]",
                                "display_name": "ap_uint<8> line1[1024]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 97,
                                        "column": 22
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 262144
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 4736005
                },
                "subregions": [
                    {
                        "id": "%F446_R1",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                "line": 65,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                "line": 140,
                                "column": 5
                            }
                        }
                    },
                    {
                        "id": "%F446_R50",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": [
                    {
                        "id": "%F443",
                        "region_type": "Function",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                "line": 80,
                                "column": 31
                            },
                            "end_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                "line": 80,
                                "column": 48
                            }
                        }
                    }
                ],
                "guidance": [
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 4736000,
                            "max": 4736000
                        },
                        "ii": {
                            "min": 9250,
                            "max": 9250
                        },
                        "effective_tc": {
                            "min": 512,
                            "max": 512
                        },
                        "tc": {
                            "min": 512,
                            "max": 512
                        },
                        "ureg_id": "%L9",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                "line": 65,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                "line": 140,
                                "column": 5
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "w0",
                                    "display_name": "w0",
                                    "id": "775",
                                    "location": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 46,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "w1",
                                    "display_name": "w1",
                                    "id": "776",
                                    "location": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 47,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "w2",
                                    "display_name": "w2",
                                    "id": "777",
                                    "location": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 48,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 18,
                                    "max": 18
                                },
                                "variables": [
                                    {
                                        "name": "i89 = load arrayidx50",
                                        "display_name": "line1[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "i91 = load arrayidx52",
                                        "display_name": "line0[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "i92 = load arrayidx17",
                                        "display_name": "w0[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store i92, arrayidx18",
                                        "display_name": "w0[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "i93 = load arrayidx16",
                                        "display_name": "w0[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store i93, arrayidx17",
                                        "display_name": "w0[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "i94 = load arrayidx21",
                                        "display_name": "w1[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store i94, arrayidx22",
                                        "display_name": "w1[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "i95 = load arrayidx20",
                                        "display_name": "w1[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store i95, arrayidx21",
                                        "display_name": "w1[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "i96 = load arrayidx25",
                                        "display_name": "w2[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store i96, arrayidx26",
                                        "display_name": "w2[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "i97 = load arrayidx24",
                                        "display_name": "w2[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store i97, arrayidx25",
                                        "display_name": "w2[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store i89, arrayidx16",
                                        "display_name": "w0[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store i91, arrayidx20",
                                        "display_name": "w1[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "i103.unpack.unpack.unpack = load i104",
                                        "display_name": "line0[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 97,
                                            "column": 22
                                        }
                                    },
                                    {
                                        "name": "store i103.unpack.unpack.unpack, i105",
                                        "display_name": "line1[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 97,
                                            "column": 22
                                        }
                                    }
                                ]
                            },
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variables": [
                                    {
                                        "name": "cmp229 [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "cmp229 [phi]",
                                        "id": "<unknown>"
                                    }
                                ]
                            },
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variables": [
                                    {
                                        "name": "i235 [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "i235 [phi]",
                                        "id": "<unknown>"
                                    }
                                ]
                            },
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variables": [
                                    {
                                        "name": "i165 [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "i165 [phi]",
                                        "id": "<unknown>"
                                    }
                                ]
                            },
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variables": [
                                    {
                                        "name": "i181 [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "i181 [phi]",
                                        "id": "<unknown>"
                                    }
                                ]
                            },
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variables": [
                                    {
                                        "name": "i135 [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "i135 [phi]",
                                        "id": "<unknown>"
                                    }
                                ]
                            },
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variables": [
                                    {
                                        "name": "i114 [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "i114 [phi]",
                                        "id": "<unknown>"
                                    }
                                ]
                            },
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variables": [
                                    {
                                        "name": "bit_part_set [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "bit_part_set [phi]",
                                        "id": "<unknown>"
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 9216,
                            "max": 9216
                        },
                        "ii": {
                            "min": 18,
                            "max": 18
                        },
                        "effective_tc": {
                            "min": 512,
                            "max": 512
                        },
                        "tc": {
                            "min": 512,
                            "max": 512
                        },
                        "ureg_id": "%L10",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                "line": 72,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                "line": 139,
                                "column": 9
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 3,
                                    "max": 3
                                },
                                "ii_lower_bound": {
                                    "min": 2,
                                    "max": 2
                                },
                                "variable": {
                                    "name": "line0",
                                    "display_name": "line0",
                                    "id": "6",
                                    "location": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 31,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "line1",
                                    "display_name": "line1",
                                    "id": "7",
                                    "location": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 32,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "ii_lower_bound": {
                                    "min": 2,
                                    "max": 2
                                },
                                "variable": {
                                    "name": "w0",
                                    "display_name": "w0",
                                    "id": "775",
                                    "location": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 46,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "ii_lower_bound": {
                                    "min": 2,
                                    "max": 2
                                },
                                "variable": {
                                    "name": "w1",
                                    "display_name": "w1",
                                    "id": "776",
                                    "location": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 47,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "ii_lower_bound": {
                                    "min": 2,
                                    "max": 2
                                },
                                "variable": {
                                    "name": "w2",
                                    "display_name": "w2",
                                    "id": "777",
                                    "location": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                        "line": 48,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 18,
                                    "max": 18
                                },
                                "variables": [
                                    {
                                        "name": "i89 = load arrayidx50",
                                        "display_name": "line1[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "i91 = load arrayidx52",
                                        "display_name": "line0[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "i92 = load arrayidx17",
                                        "display_name": "w0[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store i92, arrayidx18",
                                        "display_name": "w0[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "i93 = load arrayidx16",
                                        "display_name": "w0[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store i93, arrayidx17",
                                        "display_name": "w0[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "i94 = load arrayidx21",
                                        "display_name": "w1[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store i94, arrayidx22",
                                        "display_name": "w1[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "i95 = load arrayidx20",
                                        "display_name": "w1[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store i95, arrayidx21",
                                        "display_name": "w1[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "i96 = load arrayidx25",
                                        "display_name": "w2[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store i96, arrayidx26",
                                        "display_name": "w2[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "i97 = load arrayidx24",
                                        "display_name": "w2[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store i97, arrayidx25",
                                        "display_name": "w2[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store i89, arrayidx16",
                                        "display_name": "w0[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store i91, arrayidx20",
                                        "display_name": "w1[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "i103.unpack.unpack.unpack = load i104",
                                        "display_name": "line0[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 97,
                                            "column": 22
                                        }
                                    },
                                    {
                                        "name": "store i103.unpack.unpack.unpack, i105",
                                        "display_name": "line1[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                            "line": 97,
                                            "column": 22
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "CallGuidance",
                        "ti": {
                            "min": 7,
                            "max": 7
                        },
                        "ureg_id": "%F443",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                "line": 80,
                                "column": 31
                            },
                            "end_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                                "line": 80,
                                "column": 48
                            }
                        }
                    }
                ]
            }
        },
        "channels": {
            "width_RAW_1_3_#0": {
                "name": "width_RAW_1_3_#0",
                "variable_id": "VId_653_!c?(?,?)",
                "variable_name": "width",
                "declaration": "int width",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 23,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 6.756749623363996E-6
                },
                "source": "1",
                "sink": "3"
            },
            "line0[*]_WAW_1_4_#1": {
                "name": "line0[*]_WAW_1_4_#1",
                "variable_id": "VId_6_[?(?,8)]",
                "variable_name": "line0[*]",
                "declaration": "ap_uint<8> line0[1024]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 31,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "line1[*]_WAW_1_4_#2": {
                "name": "line1[*]_WAW_1_4_#2",
                "variable_id": "VId_7_[?(?,8)]",
                "variable_name": "line1[*]",
                "declaration": "ap_uint<8> line1[1024]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 32,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "width_RAR_3_4_#3": {
                "name": "width_RAR_3_4_#3",
                "variable_id": "VId_653_!c?(?,?)",
                "variable_name": "width",
                "declaration": "int width",
                "kind": "SSA",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 23,
                    "column": 0
                },
                "source": "3",
                "sink": "4"
            },
            "in_axis_RAW_1_5_#4": {
                "name": "in_axis_RAW_1_5_#4",
                "variable_id": "VId_651_*0(0,64)arg",
                "variable_name": "in_axis",
                "declaration": "hls::stream<hls::axis<ap_uint<24>, 1ULL, 1ULL, 1ULL, (unsigned char)'8', false>, 0> &in_axis",
                "kind": "Fifo",
                "dependence": "RAW",
                "channel_width": 50,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 21,
                    "column": 0
                },
                "metrics": {
                    "volume": 13107200,
                    "channel_rate": 2.767564645729893E0
                },
                "source": "1",
                "sink": "5"
            },
            "height_RAW_1_5_#5": {
                "name": "height_RAW_1_5_#5",
                "variable_id": "VId_654_!c?(?,?)",
                "variable_name": "height",
                "declaration": "int height",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 23,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 6.756749623363996E-6
                },
                "source": "1",
                "sink": "5"
            },
            "w0[*]_RAW_3_5_#6": {
                "name": "w0[*]_RAW_3_5_#6",
                "variable_id": "VId_656_[?(?,8)]",
                "variable_name": "w0[*]",
                "declaration": "ap_uint<8> w0[3]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 46,
                    "column": 16
                },
                "metrics": {
                    "volume": 10485760,
                    "channel_rate": 2.214051716583914E0
                },
                "source": "3",
                "sink": "5"
            },
            "w1[*]_RAW_3_5_#7": {
                "name": "w1[*]_RAW_3_5_#7",
                "variable_id": "VId_657_[?(?,8)]",
                "variable_name": "w1[*]",
                "declaration": "ap_uint<8> w1[3]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 47,
                    "column": 16
                },
                "metrics": {
                    "volume": 8388608,
                    "channel_rate": 1.7712413732671313E0
                },
                "source": "3",
                "sink": "5"
            },
            "w2[*]_RAW_3_5_#8": {
                "name": "w2[*]_RAW_3_5_#8",
                "variable_id": "VId_658_[?(?,8)]",
                "variable_name": "w2[*]",
                "declaration": "ap_uint<8> w2[3]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 48,
                    "column": 16
                },
                "metrics": {
                    "volume": 10485760,
                    "channel_rate": 2.214051716583914E0
                },
                "source": "3",
                "sink": "5"
            },
            "line0[*]_RAW_4_5_#9": {
                "name": "line0[*]_RAW_4_5_#9",
                "variable_id": "VId_6_[?(?,8)]",
                "variable_name": "line0[*]",
                "declaration": "ap_uint<8> line0[1024]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 31,
                    "column": 0
                },
                "metrics": {
                    "volume": 2097152,
                    "channel_rate": 4.428103433167828E-1
                },
                "source": "4",
                "sink": "5"
            },
            "line1[*]_RAW_4_5_#10": {
                "name": "line1[*]_RAW_4_5_#10",
                "variable_id": "VId_7_[?(?,8)]",
                "variable_name": "line1[*]",
                "declaration": "ap_uint<8> line1[1024]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 32,
                    "column": 0
                },
                "metrics": {
                    "volume": 2097152,
                    "channel_rate": 4.428103433167828E-1
                },
                "source": "4",
                "sink": "5"
            },
            "w0[*]_WAW_3_5_#11": {
                "name": "w0[*]_WAW_3_5_#11",
                "variable_id": "VId_656_[?(?,8)]",
                "variable_name": "w0[*]",
                "declaration": "ap_uint<8> w0[3]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 46,
                    "column": 16
                },
                "source": "3",
                "sink": "5"
            },
            "w1[*]_WAW_3_5_#12": {
                "name": "w1[*]_WAW_3_5_#12",
                "variable_id": "VId_657_[?(?,8)]",
                "variable_name": "w1[*]",
                "declaration": "ap_uint<8> w1[3]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 47,
                    "column": 16
                },
                "source": "3",
                "sink": "5"
            },
            "w2[*]_WAW_3_5_#13": {
                "name": "w2[*]_WAW_3_5_#13",
                "variable_id": "VId_658_[?(?,8)]",
                "variable_name": "w2[*]",
                "declaration": "ap_uint<8> w2[3]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 48,
                    "column": 16
                },
                "source": "3",
                "sink": "5"
            },
            "line0[*]_WAW_4_5_#14": {
                "name": "line0[*]_WAW_4_5_#14",
                "variable_id": "VId_6_[?(?,8)]",
                "variable_name": "line0[*]",
                "declaration": "ap_uint<8> line0[1024]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 31,
                    "column": 0
                },
                "source": "4",
                "sink": "5"
            },
            "line1[*]_WAW_4_5_#15": {
                "name": "line1[*]_WAW_4_5_#15",
                "variable_id": "VId_7_[?(?,8)].A0(0,8).A0(0,8).A0(0,8)",
                "variable_name": "line1[*]",
                "declaration": "ap_uint<8> line1[1024]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 32,
                    "column": 0
                },
                "source": "4",
                "sink": "5"
            },
            "width_RAR_4_5_#16": {
                "name": "width_RAR_4_5_#16",
                "variable_id": "VId_653_!c?(?,?)",
                "variable_name": "width",
                "declaration": "int width",
                "kind": "SSA",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 23,
                    "column": 0
                },
                "source": "4",
                "sink": "5"
            },
            "out_axis_RAW_5_2_#17": {
                "name": "out_axis_RAW_5_2_#17",
                "variable_id": "VId_652_*0(0,64)arg",
                "variable_name": "out_axis",
                "declaration": "hls::stream<hls::axis<ap_uint<24>, 1ULL, 1ULL, 1ULL, (unsigned char)'8', false>, 0> &out_axis",
                "kind": "Fifo",
                "dependence": "RAW",
                "channel_width": 50,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 22,
                    "column": 0
                },
                "metrics": {
                    "volume": 13107200,
                    "channel_rate": 2.767564645729893E0
                },
                "source": "5",
                "sink": "2"
            },
            "line0[*]_RAW_5_2_#18": {
                "name": "line0[*]_RAW_5_2_#18",
                "variable_id": "VId_6_[?(?,8)]",
                "variable_name": "line0[*]",
                "declaration": "ap_uint<8> line0[1024]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 31,
                    "column": 0
                },
                "metrics": {
                    "volume": 2097152,
                    "channel_rate": 4.428103433167828E-1
                },
                "source": "5",
                "sink": "2"
            },
            "line1[*]_RAW_5_2_#19": {
                "name": "line1[*]_RAW_5_2_#19",
                "variable_id": "VId_7_[?(?,8)].A0(0,8).A0(0,8).A0(0,8)",
                "variable_name": "line1[*]",
                "declaration": "ap_uint<8> line1[1024]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 32,
                    "column": 0
                },
                "metrics": {
                    "volume": 2097152,
                    "channel_rate": 4.428103433167828E-1
                },
                "source": "5",
                "sink": "2"
            },
            "line0[*]_RAR_5_2_#20": {
                "name": "line0[*]_RAR_5_2_#20",
                "variable_id": "VId_6_[?(?,8)]",
                "variable_name": "line0[*]",
                "declaration": "ap_uint<8> line0[1024]",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 31,
                    "column": 0
                },
                "source": "5",
                "sink": "2"
            },
            "line1[*]_RAR_5_2_#21": {
                "name": "line1[*]_RAR_5_2_#21",
                "variable_id": "VId_7_[?(?,8)]",
                "variable_name": "line1[*]",
                "declaration": "ap_uint<8> line1[1024]",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp",
                    "line": 32,
                    "column": 0
                },
                "source": "5",
                "sink": "2"
            }
        },
        "control": [
            {
                "source": "3",
                "sink": "4"
            },
            {
                "source": "4",
                "sink": "5"
            },
            {
                "source": "1",
                "sink": "3"
            },
            {
                "source": "5",
                "sink": "2"
            }
        ]
    }
]