# Design & Verification Handbook

Welcome! 🚀 This repository is my personal learning space for digital design and verification. Here, I'm collecting concepts, code examples, and tools that I explore along the way.

## 📂 Index

* 📂 [Design](design/digital_design_concepts.md)
	* 📂 [Timing Analysis](design/timming.md) 
	* 📂 [Synthesis and Implementation ](design/synthesis.md)
* 📂 [Verification](verification/basic_concetps.md)
	* 📂 [Formal Verification](verification/formal.md)
	* 📂 [UVM Theory](verification/uvm/UVM.md)
		* 📂 [Example: Pattern detection](verification/uvm/example/test_plan.md) 
	* 📂 [Cocotb Framework](verification/cocotb/Cocotb.md)
		* 📂 [Create a simple testbench: 4-bits adder example](verification/cocotb/Simple_tb/adder_example.md) 
* 📂 [Code Modules](modules/modules.md)
	* 📄 [UART Transmitter](modules/modules.md#-uart-transmitter)
	* 📄 [UART Receiver](modules/modules.md#-uart-receiver)
	* 📄 [SPI Master](modules/modules.md#-spi-master)
	* 📄 [SPI Slave](modules/modules.md#-spi-slave)
* 📂 [Utils](utils/utils.md)
	* 📂 [RasberryPi Pico JTAG](utils/JTAG_rp2040/xvc-pico.md)
	* 📂 [Scripts Vivado Workflow](utils/Scripts_Vivado_Workflow/vivado.md)
	* 📂 [QT Designer GUI](utils/QT_GUI/qt_designer_gui.md)
* 📂 [Others](others/others.md)
	* 📂 [High Level Synthesis](others/hls/hls.md)

## 🚀 Purpose

This repository serves not only as a **learning journal**, but also as a helpful resource for future reference and project development.

## 🤝 Contributions

If you have suggestions or want to share knowledge, you're more than welcome to contribute!

## 📚 Recommended Resources

- [IEEE Standard for SystemVerilog](https://ieeexplore.ieee.org/document/8299595)
- [Accellera UVM Guide](https://www.accellera.org/downloads/standards/uvm)
- [EDA Playground](https://www.edaplayground.com/) – A platform to try out code online

## 📌 Notes

This repository is a work in progress and will be continuously updated with new topics and improvements.

Thanks for stopping by! 😊

