
ubuntu-preinstalled/showkey:     file format elf32-littlearm


Disassembly of section .init:

000008d0 <.init>:
 8d0:	push	{r3, lr}
 8d4:	bl	1178 <tcgetattr@plt+0x734>
 8d8:	pop	{r3, pc}

Disassembly of section .plt:

000008dc <__cxa_finalize@plt-0x14>:
 8dc:	push	{lr}		; (str lr, [sp, #-4]!)
 8e0:	ldr	lr, [pc, #4]	; 8ec <__cxa_finalize@plt-0x4>
 8e4:	add	lr, pc, lr
 8e8:	ldr	pc, [lr, #8]!
 8ec:	andeq	r1, r1, ip, asr r6

000008f0 <__cxa_finalize@plt>:
 8f0:	add	ip, pc, #0, 12
 8f4:	add	ip, ip, #69632	; 0x11000
 8f8:	ldr	pc, [ip, #1628]!	; 0x65c

000008fc <read@plt>:
 8fc:	add	ip, pc, #0, 12
 900:	add	ip, ip, #69632	; 0x11000
 904:	ldr	pc, [ip, #1620]!	; 0x654

00000908 <memcpy@plt>:
 908:	add	ip, pc, #0, 12
 90c:	add	ip, ip, #69632	; 0x11000
 910:	ldr	pc, [ip, #1612]!	; 0x64c

00000914 <signal@plt>:
 914:	add	ip, pc, #0, 12
 918:	add	ip, ip, #69632	; 0x11000
 91c:	ldr	pc, [ip, #1604]!	; 0x644

00000920 <dcgettext@plt>:
 920:	add	ip, pc, #0, 12
 924:	add	ip, ip, #69632	; 0x11000
 928:	ldr	pc, [ip, #1596]!	; 0x63c

0000092c <__stack_chk_fail@plt>:
 92c:	add	ip, pc, #0, 12
 930:	add	ip, ip, #69632	; 0x11000
 934:	ldr	pc, [ip, #1588]!	; 0x634

00000938 <alarm@plt>:
 938:	add	ip, pc, #0, 12
 93c:	add	ip, ip, #69632	; 0x11000
 940:	ldr	pc, [ip, #1580]!	; 0x62c

00000944 <textdomain@plt>:
 944:	add	ip, pc, #0, 12
 948:	add	ip, ip, #69632	; 0x11000
 94c:	ldr	pc, [ip, #1572]!	; 0x624

00000950 <ioctl@plt>:
 950:	add	ip, pc, #0, 12
 954:	add	ip, ip, #69632	; 0x11000
 958:	ldr	pc, [ip, #1564]!	; 0x61c

0000095c <tcsetattr@plt>:
 95c:	add	ip, pc, #0, 12
 960:	add	ip, ip, #69632	; 0x11000
 964:	ldr	pc, [ip, #1556]!	; 0x614

00000968 <__libc_start_main@plt>:
 968:	add	ip, pc, #0, 12
 96c:	add	ip, ip, #69632	; 0x11000
 970:	ldr	pc, [ip, #1548]!	; 0x60c

00000974 <strerror@plt>:
 974:	add	ip, pc, #0, 12
 978:	add	ip, ip, #69632	; 0x11000
 97c:	ldr	pc, [ip, #1540]!	; 0x604

00000980 <__vfprintf_chk@plt>:
 980:	add	ip, pc, #0, 12
 984:	add	ip, ip, #69632	; 0x11000
 988:	ldr	pc, [ip, #1532]!	; 0x5fc

0000098c <__gmon_start__@plt>:
 98c:	add	ip, pc, #0, 12
 990:	add	ip, ip, #69632	; 0x11000
 994:	ldr	pc, [ip, #1524]!	; 0x5f4

00000998 <open@plt>:
 998:	add	ip, pc, #0, 12
 99c:	add	ip, ip, #69632	; 0x11000
 9a0:	ldr	pc, [ip, #1516]!	; 0x5ec

000009a4 <getopt_long@plt>:
 9a4:	add	ip, pc, #0, 12
 9a8:	add	ip, ip, #69632	; 0x11000
 9ac:	ldr	pc, [ip, #1508]!	; 0x5e4

000009b0 <exit@plt>:
 9b0:	add	ip, pc, #0, 12
 9b4:	add	ip, ip, #69632	; 0x11000
 9b8:	ldr	pc, [ip, #1500]!	; 0x5dc

000009bc <__errno_location@plt>:
 9bc:	add	ip, pc, #0, 12
 9c0:	add	ip, ip, #69632	; 0x11000
 9c4:	ldr	pc, [ip, #1492]!	; 0x5d4

000009c8 <putchar@plt>:
 9c8:	add	ip, pc, #0, 12
 9cc:	add	ip, ip, #69632	; 0x11000
 9d0:	ldr	pc, [ip, #1484]!	; 0x5cc

000009d4 <__printf_chk@plt>:
 9d4:	add	ip, pc, #0, 12
 9d8:	add	ip, ip, #69632	; 0x11000
 9dc:	ldr	pc, [ip, #1476]!	; 0x5c4

000009e0 <__fprintf_chk@plt>:
 9e0:	add	ip, pc, #0, 12
 9e4:	add	ip, ip, #69632	; 0x11000
 9e8:	ldr	pc, [ip, #1468]!	; 0x5bc

000009ec <setlocale@plt>:
 9ec:	add	ip, pc, #0, 12
 9f0:	add	ip, ip, #69632	; 0x11000
 9f4:	ldr	pc, [ip, #1460]!	; 0x5b4

000009f8 <strrchr@plt>:
 9f8:	add	ip, pc, #0, 12
 9fc:	add	ip, ip, #69632	; 0x11000
 a00:	ldr	pc, [ip, #1452]!	; 0x5ac

00000a04 <bindtextdomain@plt>:
 a04:	add	ip, pc, #0, 12
 a08:	add	ip, ip, #69632	; 0x11000
 a0c:	ldr	pc, [ip, #1444]!	; 0x5a4

00000a10 <isatty@plt>:
 a10:	add	ip, pc, #0, 12
 a14:	add	ip, ip, #69632	; 0x11000
 a18:	ldr	pc, [ip, #1436]!	; 0x59c

00000a1c <abort@plt>:
 a1c:	add	ip, pc, #0, 12
 a20:	add	ip, ip, #69632	; 0x11000
 a24:	ldr	pc, [ip, #1428]!	; 0x594

00000a28 <close@plt>:
 a28:			; <UNDEFINED> instruction: 0x46c04778
 a2c:	add	ip, pc, #0, 12
 a30:	add	ip, ip, #69632	; 0x11000
 a34:	ldr	pc, [ip, #1416]!	; 0x588

00000a38 <__snprintf_chk@plt>:
 a38:	add	ip, pc, #0, 12
 a3c:	add	ip, ip, #69632	; 0x11000
 a40:	ldr	pc, [ip, #1408]!	; 0x580

00000a44 <tcgetattr@plt>:
 a44:	add	ip, pc, #0, 12
 a48:	add	ip, ip, #69632	; 0x11000
 a4c:	ldr	pc, [ip, #1400]!	; 0x578

Disassembly of section .text:

00000a50 <.text>:
     a50:	svcmi	0x00f0e92d
     a54:			; <UNDEFINED> instruction: 0xf8dfb0b3
     a58:	strmi	r4, [r9], r8, lsr #12
     a5c:			; <UNDEFINED> instruction: 0x3624f8df
     a60:	beq	143ce9c <old@@Base+0x142ae20>
     a64:			; <UNDEFINED> instruction: 0xf8df447c
     a68:	strmi	r1, [r0], r0, lsr #12
     a6c:	stmiapl	r3!, {r5, r6, r9, sp}^
     a70:			; <UNDEFINED> instruction: 0x46504479
     a74:	ldmdavs	fp, {r0, r1, r8, r9, ip, pc}
     a78:			; <UNDEFINED> instruction: 0xf7ff9331
     a7c:			; <UNDEFINED> instruction: 0xf8d9ef46
     a80:			; <UNDEFINED> instruction: 0x212fb000
     a84:			; <UNDEFINED> instruction: 0xf7ff4658
     a88:			; <UNDEFINED> instruction: 0xb108efb8
     a8c:	bleq	7ce94 <old@@Base+0x6ae18>
     a90:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
     a94:			; <UNDEFINED> instruction: 0xf8df2006
     a98:	strcs	r1, [r0, #-1528]	; 0xfffffa08
     a9c:	ldrbvs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
     aa0:	stmiapl	r3!, {r0, r1, r2, r3, r5, r9, sl, lr}^
     aa4:	ldrbtmi	r4, [lr], #-1145	; 0xfffffb87
     aa8:	andlt	pc, r0, r3, asr #17
     aac:			; <UNDEFINED> instruction: 0xf7ff9302
     ab0:			; <UNDEFINED> instruction: 0xf8dfef9e
     ab4:	ldrtmi	r1, [r0], -r4, ror #11
     ab8:	strblt	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
     abc:			; <UNDEFINED> instruction: 0xf7ff4479
     ac0:	ldrtmi	lr, [r0], -r2, lsr #31
     ac4:	svc	0x003ef7ff
     ac8:			; <UNDEFINED> instruction: 0x260144fb
     acc:	smlsdls	r0, r3, r6, r4
     ad0:			; <UNDEFINED> instruction: 0x4649465a
     ad4:			; <UNDEFINED> instruction: 0xf7ff4640
     ad8:	mcrrne	15, 6, lr, r3, cr6
     adc:	ldmdacc	pc!, {r3, r4, r5, r6, ip, lr, pc}	; <UNPREDICTABLE>
     ae0:	ldmle	r3!, {r2, r4, r5, fp, sp}^
     ae4:			; <UNDEFINED> instruction: 0xf853a302
     ae8:	ldrmi	r2, [r3], #-32	; 0xffffffe0
     aec:	svclt	0x00004718
     af0:	andeq	r0, r0, r5, asr r5
     af4:			; <UNDEFINED> instruction: 0xffffffdd
     af8:			; <UNDEFINED> instruction: 0xffffffdd
     afc:			; <UNDEFINED> instruction: 0xffffffdd
     b00:			; <UNDEFINED> instruction: 0xffffffdd
     b04:			; <UNDEFINED> instruction: 0xffffffdd
     b08:			; <UNDEFINED> instruction: 0xffffffdd
     b0c:			; <UNDEFINED> instruction: 0xffffffdd
     b10:			; <UNDEFINED> instruction: 0xffffffdd
     b14:			; <UNDEFINED> instruction: 0xffffffdd
     b18:			; <UNDEFINED> instruction: 0xffffffdd
     b1c:			; <UNDEFINED> instruction: 0xffffffdd
     b20:			; <UNDEFINED> instruction: 0xffffffdd
     b24:			; <UNDEFINED> instruction: 0xffffffdd
     b28:			; <UNDEFINED> instruction: 0xffffffdd
     b2c:			; <UNDEFINED> instruction: 0xffffffdd
     b30:			; <UNDEFINED> instruction: 0xffffffdd
     b34:			; <UNDEFINED> instruction: 0xffffffdd
     b38:			; <UNDEFINED> instruction: 0xffffffdd
     b3c:			; <UNDEFINED> instruction: 0xffffffdd
     b40:			; <UNDEFINED> instruction: 0xffffffdd
     b44:			; <UNDEFINED> instruction: 0xffffffdd
     b48:			; <UNDEFINED> instruction: 0xffffffdd
     b4c:	andeq	r0, r0, sp, asr r5
     b50:			; <UNDEFINED> instruction: 0xffffffdd
     b54:			; <UNDEFINED> instruction: 0xffffffdd
     b58:			; <UNDEFINED> instruction: 0xffffffdd
     b5c:			; <UNDEFINED> instruction: 0xffffffdd
     b60:			; <UNDEFINED> instruction: 0xffffffdd
     b64:			; <UNDEFINED> instruction: 0xffffffdd
     b68:			; <UNDEFINED> instruction: 0xffffffdd
     b6c:			; <UNDEFINED> instruction: 0xffffffdd
     b70:			; <UNDEFINED> instruction: 0xffffffdd
     b74:			; <UNDEFINED> instruction: 0xffffffdd
     b78:	ldrdeq	r0, [r0], -r9
     b7c:			; <UNDEFINED> instruction: 0xffffffdd
     b80:			; <UNDEFINED> instruction: 0xffffffdd
     b84:			; <UNDEFINED> instruction: 0xffffffdd
     b88:			; <UNDEFINED> instruction: 0xffffffdd
     b8c:			; <UNDEFINED> instruction: 0xffffffdd
     b90:			; <UNDEFINED> instruction: 0xffffffdd
     b94:	andeq	r0, r0, r5, asr r5
     b98:			; <UNDEFINED> instruction: 0xffffffdd
     b9c:			; <UNDEFINED> instruction: 0xffffffdd
     ba0:	ldrdeq	r0, [r0], -r5
     ba4:			; <UNDEFINED> instruction: 0xffffffdd
     ba8:			; <UNDEFINED> instruction: 0xffffffdd
     bac:			; <UNDEFINED> instruction: 0xffffffdd
     bb0:			; <UNDEFINED> instruction: 0xffffffdd
     bb4:			; <UNDEFINED> instruction: 0xffffffdd
     bb8:			; <UNDEFINED> instruction: 0xffffffdd
     bbc:			; <UNDEFINED> instruction: 0xffffffdd
     bc0:	ldrdeq	r0, [r0], -sp
     bc4:	str	r2, [r1, r1, lsl #12]
     bc8:	ldrb	r2, [pc, -r1, lsl #10]!
     bcc:	ldrb	r2, [sp, -r0, lsl #12]!
     bd0:	strbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
     bd4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
     bd8:	vmls.f<illegal width 8>	d20, d0, d3[0]
     bdc:	sfmcs	f0, 1, [r0, #-204]	; 0xffffff34
     be0:			; <UNDEFINED> instruction: 0x4628d17d
     be4:	blx	ff83cbee <old@@Base+0xff82ab72>
     be8:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     bec:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
     bf0:			; <UNDEFINED> instruction: 0xf8c82800
     bf4:	vaddl.s8	q8, d0, d0
     bf8:			; <UNDEFINED> instruction: 0xf8df80e2
     bfc:	andcs	r5, lr, ip, lsr #9
     c00:	strtne	pc, [r8], #2271	; 0x8df
     c04:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
     c08:	mcr	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     c0c:	andcs	r4, r1, r9, lsr #12
     c10:	mcr	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     c14:	andcs	r4, r2, r9, lsr #12
     c18:	mrc	7, 3, APSR_nzcv, cr12, cr15, {7}
     c1c:	andcs	r4, r3, r9, lsr #12
     c20:	mrc	7, 3, APSR_nzcv, cr8, cr15, {7}
     c24:	andcs	r4, r4, r9, lsr #12
     c28:	mrc	7, 3, APSR_nzcv, cr4, cr15, {7}
     c2c:	andcs	r4, r5, r9, lsr #12
     c30:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
     c34:	andcs	r4, r6, r9, lsr #12
     c38:	mcr	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     c3c:	andcs	r4, r6, r9, lsr #12
     c40:	mcr	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     c44:	andcs	r4, r8, r9, lsr #12
     c48:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     c4c:	andcs	r4, r9, r9, lsr #12
     c50:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     c54:	andcs	r4, sl, r9, lsr #12
     c58:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
     c5c:	andcs	r4, fp, r9, lsr #12
     c60:	mrc	7, 2, APSR_nzcv, cr8, cr15, {7}
     c64:	andcs	r4, ip, r9, lsr #12
     c68:	mrc	7, 2, APSR_nzcv, cr4, cr15, {7}
     c6c:	andcs	r4, sp, r9, lsr #12
     c70:	mrc	7, 2, APSR_nzcv, cr0, cr15, {7}
     c74:	andcs	r4, pc, r9, lsr #12
     c78:	mcr	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     c7c:	andscs	r4, r0, r9, lsr #12
     c80:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     c84:	andscs	r4, r1, r9, lsr #12
     c88:	mcr	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     c8c:	andscs	r4, r2, r9, lsr #12
     c90:	mcr	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     c94:	andscs	r4, r3, r9, lsr #12
     c98:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
     c9c:	andscs	r4, r4, r9, lsr #12
     ca0:	mrc	7, 1, APSR_nzcv, cr8, cr15, {7}
     ca4:	andscs	r4, r5, r9, lsr #12
     ca8:	mrc	7, 1, APSR_nzcv, cr4, cr15, {7}
     cac:	andscs	r4, r6, r9, lsr #12
     cb0:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
     cb4:			; <UNDEFINED> instruction: 0xf6444bfe
     cb8:			; <UNDEFINED> instruction: 0xf8d83144
     cbc:	stmiapl	r7!, {}^	; <UNPREDICTABLE>
     cc0:			; <UNDEFINED> instruction: 0xf7ff463a
     cc4:	stmdacs	r0, {r1, r2, r6, r9, sl, fp, sp, lr, pc}
     cc8:	ldmdavs	fp!, {r3, r5, r6, r8, ip, lr, pc}
     ccc:	vqdmulh.s<illegal width 8>	d2, d0, d3
     cd0:	ldm	pc, {r1, r2, r3, r6, r7, r8, pc}^	; <UNPREDICTABLE>
     cd4:	addeq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
     cd8:	orrseq	r0, r9, fp, ror #2
     cdc:	bmi	ffc41354 <old@@Base+0xffc2f2d8>
     ce0:	blmi	ffd08ce8 <old@@Base+0xffcf6c6c>
     ce4:	andhi	pc, r2, r4, asr r8	; <UNPREDICTABLE>
     ce8:	andvc	pc, r0, r8, asr #17
     cec:	strtmi	r5, [r9], -r5, ror #17
     cf0:	mcr	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     cf4:	subsle	r3, sl, r1
     cf8:			; <UNDEFINED> instruction: 0xf8d8ac05
     cfc:	strtmi	r0, [r1], -r0
     d00:	mcr	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     d04:			; <UNDEFINED> instruction: 0xf0003001
     d08:	blls	221364 <old@@Base+0x20f2e8>
     d0c:	tstcs	r2, r2, lsr #12
     d10:	ldrdeq	pc, [r0], -r8
     d14:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
     d18:	vst3.8	{d18-d20}, [r3], r0
     d1c:	strls	r7, [r5], #-770	; 0xfffffcfe
     d20:	vst2.8	{d25-d28}, [pc], r8
     d24:			; <UNDEFINED> instruction: 0xf8ad7380
     d28:			; <UNDEFINED> instruction: 0xf7ff302a
     d2c:	andcc	lr, r1, r8, lsl lr
     d30:	cmnhi	r8, r0	; <UNPREDICTABLE>
     d34:	andcs	r4, r5, #224, 18	; 0x380000
     d38:	stclmi	0, cr2, [r0]
     d3c:	mcrge	4, 1, r4, cr12, cr9, {3}
     d40:	stcl	7, cr15, [lr, #1020]!	; 0x3fc
     d44:			; <UNDEFINED> instruction: 0x4601447c
     d48:			; <UNDEFINED> instruction: 0xf7ff2001
     d4c:	andcs	lr, r1, #68, 28	; 0x440
     d50:			; <UNDEFINED> instruction: 0xf8d84631
     d54:			; <UNDEFINED> instruction: 0xf7ff0000
     d58:	stmdacs	r1, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
     d5c:			; <UNDEFINED> instruction: 0x462ad012
     d60:	ldrdeq	pc, [r0], -r8
     d64:			; <UNDEFINED> instruction: 0xf7ff2100
     d68:	strdcc	lr, [r1], -sl
     d6c:	cmphi	r2, r0	; <UNPREDICTABLE>
     d70:	andcs	r9, r0, r3, lsl #22
     d74:	ldmdavs	fp, {r0, r4, r5, r9, fp, ip, pc}
     d78:			; <UNDEFINED> instruction: 0xf040429a
     d7c:	eorslt	r8, r3, r5, ror #2
     d80:	svchi	0x00f0e8bd
     d84:	umlalscc	pc, r0, sp, r8	; <UNPREDICTABLE>
     d88:	movwls	r4, #1569	; 0x621
     d8c:			; <UNDEFINED> instruction: 0xf7ff461a
     d90:			; <UNDEFINED> instruction: 0xf89dee22
     d94:	blcs	10d05c <old@@Base+0xfafe0>
     d98:	ubfx	sp, r9, #3, #1
     d9c:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     da0:	ldrbtmi	r4, [sl], #-2759	; 0xfffff539
     da4:	andcs	r6, r1, r1, lsl #16
     da8:	mcrr2	0, 0, pc, lr, cr0	; <UNPREDICTABLE>
     dac:			; <UNDEFINED> instruction: 0xf7ffe78d
     db0:	stmibmi	r4, {r1, r2, r9, sl, fp, sp, lr, pc}^
     db4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
     db8:	blx	fffbcdc2 <old@@Base+0xfffaad46>
     dbc:	stmibmi	r2, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
     dc0:	strtmi	r2, [r8], -r5, lsl #4
     dc4:			; <UNDEFINED> instruction: 0xf7ff4479
     dc8:	strtmi	lr, [r9], -ip, lsr #27
     dcc:	andcs	r4, r1, r2, lsl #12
     dd0:	ldc2	0, cr15, [sl], #-0
     dd4:	ldcmi	7, cr14, [sp, #68]!	; 0x44
     dd8:	ldmibmi	sp!, {r0, r2, r3, r4, r5, r6, sl, lr}
     ddc:	andcs	r2, r0, r5, lsl #4
     de0:			; <UNDEFINED> instruction: 0xf7ff4479
     de4:			; <UNDEFINED> instruction: 0x462aed9e
     de8:	andcs	r4, r1, r1, lsl #12
     dec:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
     df0:	blcs	5aee4 <old@@Base+0x48e68>
     df4:	ldmibmi	r7!, {r0, r3, ip, lr, pc}
     df8:	andcs	r2, r0, r5, lsl #4
     dfc:			; <UNDEFINED> instruction: 0xf7ff4479
     e00:			; <UNDEFINED> instruction: 0x4601ed90
     e04:			; <UNDEFINED> instruction: 0xf7ff2001
     e08:	andcs	lr, sl, r6, ror #27
     e0c:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
     e10:			; <UNDEFINED> instruction: 0xf8d84ba8
     e14:	stmiapl	r1!, {}^	; <UNPREDICTABLE>
     e18:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
     e1c:			; <UNDEFINED> instruction: 0xf0003001
     e20:	stcge	0, cr8, [r5], {200}	; 0xc8
     e24:	ldrdeq	pc, [r0], -r8
     e28:			; <UNDEFINED> instruction: 0xf7ff4621
     e2c:	andcc	lr, r1, ip, lsl #28
     e30:	rschi	pc, r2, r0
     e34:	strtmi	r9, [r2], -r8, lsl #22
     e38:			; <UNDEFINED> instruction: 0xf8d82102
     e3c:			; <UNDEFINED> instruction: 0xf0230000
     e40:	movwls	r0, #33547	; 0x830b
     e44:	movwls	r2, #21248	; 0x5300
     e48:	movwcs	pc, #4673	; 0x1241	; <UNPREDICTABLE>
     e4c:	eorcc	pc, sl, sp, lsr #17
     e50:	stc	7, cr15, [r4, #1020]	; 0x3fc
     e54:			; <UNDEFINED> instruction: 0xf0003001
     e58:			; <UNDEFINED> instruction: 0xf8d880c7
     e5c:	cdpcs	0, 0, cr0, cr0, cr0, {0}
     e60:	andcs	sp, r2, #100	; 0x64
     e64:	cmpcc	r5, r4, asr #12	; <UNPREDICTABLE>
     e68:	ldcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
     e6c:			; <UNDEFINED> instruction: 0xf0402800
     e70:	ldmibmi	r9, {r3, r5, r7, pc}
     e74:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     e78:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
     e7c:	andcs	r4, r1, r1, lsl #12
     e80:	stc	7, cr15, [r8, #1020]!	; 0x3fc
     e84:	subsge	pc, r4, #14614528	; 0xdf0000
     e88:			; <UNDEFINED> instruction: 0xf8dfae2c
     e8c:	ldrbtmi	r9, [sl], #596	; 0x254
     e90:	strdcs	r4, [sl], -r9
     e94:	ldcl	7, cr15, [r0, #-1020]	; 0xfffffc04
     e98:			; <UNDEFINED> instruction: 0x46312212
     e9c:	ldrdeq	pc, [r0], -r8
     ea0:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
     ea4:	ldclle	14, cr1, [r4, #28]!
     ea8:	blge	c8a2b0 <old@@Base+0xc78234>
     eac:	ldmdbne	ip, {r0, r2, r9, sp}^
     eb0:			; <UNDEFINED> instruction: 0x3c18f914
     eb4:	blle	90babc <old@@Base+0x8f9a40>
     eb8:	andcs	r4, r0, r1, asr r6
     ebc:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
     ec0:	stcne	6, cr4, [fp], #524	; 0x20c
     ec4:	ldccs	8, cr15, [r8], {20}
     ec8:			; <UNDEFINED> instruction: 0xf10542bb
     ecc:			; <UNDEFINED> instruction: 0xf0020101
     ed0:	ble	1818d4 <old@@Base+0x16f858>
     ed4:	ldmdage	r2!, {r1, r3, r5, r8, fp, ip, sp, pc}
     ed8:			; <UNDEFINED> instruction: 0xf8104408
     edc:			; <UNDEFINED> instruction: 0x06040c18
     ee0:			; <UNDEFINED> instruction: 0x4614d416
     ee4:	andcs	r4, r5, #13631488	; 0xd00000
     ee8:	andcs	r4, r0, r9, asr #12
     eec:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
     ef0:			; <UNDEFINED> instruction: 0x4622465b
     ef4:	andcs	r4, r1, r1, lsl #12
     ef8:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
     efc:	blle	ff5119f8 <old@@Base+0xff4ff97c>
     f00:	ldmdbmi	r8!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
     f04:	ldrbtmi	r2, [r9], #-0
     f08:	stc	7, cr15, [sl, #-1020]	; 0xfffffc04
     f0c:	ldrb	r4, [r8, r3, lsl #13]
     f10:	strtmi	sl, [r3], #-3122	; 0xfffff3ce
     f14:	ldcmi	8, cr15, [r8], {19}
     f18:	strble	r0, [r2, #1571]!	; 0x623
     f1c:			; <UNDEFINED> instruction: 0xf00401c0
     f20:	vst3.16	{d0-d2}, [r0 :256]
     f24:	strcc	r5, [r3, #-638]	; 0xfffffd82
     f28:	bfi	r4, r4, #6, #23
     f2c:			; <UNDEFINED> instruction: 0xf6444632
     f30:			; <UNDEFINED> instruction: 0xf7ff3145
     f34:	bllt	c3c374 <old@@Base+0xc2a2f8>
     f38:	andcs	r4, r5, #1753088	; 0x1ac000
     f3c:			; <UNDEFINED> instruction: 0xf7ff4479
     f40:			; <UNDEFINED> instruction: 0x4601ecf0
     f44:			; <UNDEFINED> instruction: 0xf7ff2001
     f48:	svcmi	0x0068ed46
     f4c:	ldrbtmi	sl, [pc], #-3628	; f54 <tcgetattr@plt+0x510>
     f50:	andcs	lr, sl, r2
     f54:	ldc	7, cr15, [r8, #-1020]!	; 0xfffffc04
     f58:			; <UNDEFINED> instruction: 0xf7ff200a
     f5c:	andscs	lr, r2, #60928	; 0xee00
     f60:			; <UNDEFINED> instruction: 0xf8d84631
     f64:			; <UNDEFINED> instruction: 0xf7ff0000
     f68:	stmdacs	r0, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
     f6c:	ldmdane	r5!, {r2, r6, r7, r8, r9, sl, fp, ip, sp, pc}
     f70:	stclle	6, cr4, [lr, #208]!	; 0xd0
     f74:	blcs	7efcc <old@@Base+0x6cf50>
     f78:	andcs	r4, r1, r9, lsr r6
     f7c:	stc	7, cr15, [sl, #-1020]!	; 0xfffffc04
     f80:	mvnsle	r4, r5, lsr #5
     f84:			; <UNDEFINED> instruction: 0xf7ffe7e5
     f88:	bmi	167c3f8 <old@@Base+0x166a37c>
     f8c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
     f90:			; <UNDEFINED> instruction: 0xf0002001
     f94:	ldmdbmi	r7, {r0, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
     f98:	andcs	r4, r5, #48, 12	; 0x3000000
     f9c:			; <UNDEFINED> instruction: 0xf7ff4479
     fa0:	strmi	lr, [r1], -r0, asr #25
     fa4:			; <UNDEFINED> instruction: 0xf7ff2001
     fa8:	bfi	lr, r6, (invalid: 26:14)
     fac:	ldrbtmi	r4, [sp], #-3410	; 0xfffff2ae
     fb0:			; <UNDEFINED> instruction: 0xf7ffe713
     fb4:	ldmdbmi	r1, {r2, r8, sl, fp, sp, lr, pc}^
     fb8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
     fbc:	blx	fff3cfc4 <old@@Base+0xfff2af48>
     fc0:			; <UNDEFINED> instruction: 0xf7ffe72f
     fc4:	bmi	13bc3bc <old@@Base+0x13aa340>
     fc8:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
     fcc:			; <UNDEFINED> instruction: 0xf0002001
     fd0:	stmdbmi	ip, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
     fd4:	andcs	r2, r0, r5, lsl #4
     fd8:			; <UNDEFINED> instruction: 0xf7ff4479
     fdc:	strmi	lr, [r1], -r2, lsr #25
     fe0:			; <UNDEFINED> instruction: 0xf7ff2001
     fe4:			; <UNDEFINED> instruction: 0xe74decf8
     fe8:	stcl	7, cr15, [r8], #1020	; 0x3fc
     fec:	ldrbtmi	r4, [r9], #-2374	; 0xfffff6ba
     ff0:			; <UNDEFINED> instruction: 0xf0006800
     ff4:	ldr	pc, [r0, -r1, ror #21]!
     ff8:	stcl	7, cr15, [r0], #1020	; 0x3fc
     ffc:	ldrbtmi	r4, [r9], #-2371	; 0xfffff6bd
    1000:			; <UNDEFINED> instruction: 0xf0006800
    1004:			; <UNDEFINED> instruction: 0xe715fad9
    1008:	ldrbtmi	r4, [sp], #-3393	; 0xfffff2bf
    100c:	stclmi	6, cr14, [r1, #-916]	; 0xfffffc6c
    1010:	uxtab	r4, r2, sp, ror #8
    1014:	ldcl	7, cr15, [r2], {255}	; 0xff
    1018:	ldrbtmi	r4, [r9], #-2367	; 0xfffff6c1
    101c:			; <UNDEFINED> instruction: 0xf0006800
    1020:	strt	pc, [r5], fp, asr #21
    1024:	stcl	7, cr15, [sl], {255}	; 0xff
    1028:	ldrbtmi	r4, [r9], #-2364	; 0xfffff6c4
    102c:			; <UNDEFINED> instruction: 0xf0006800
    1030:	ldrbt	pc, [pc], -r3, asr #21	; <UNPREDICTABLE>
    1034:	stcl	7, cr15, [r2], {255}	; 0xff
    1038:	ldrbtmi	r4, [r9], #-2361	; 0xfffff6c7
    103c:			; <UNDEFINED> instruction: 0xf0006800
    1040:			; <UNDEFINED> instruction: 0xe662fabb
    1044:			; <UNDEFINED> instruction: 0xf93af000
    1048:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    104c:	andcs	r4, r5, #868352	; 0xd4000
    1050:	ldrbtmi	r2, [r9], #-0
    1054:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1058:	ldmdavs	sl, {r1, r8, r9, fp, ip, pc}
    105c:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
    1060:	andcs	r4, r1, r1, lsl #12
    1064:	ldc	7, cr15, [r6], #1020	; 0x3fc
    1068:			; <UNDEFINED> instruction: 0xf7ff2000
    106c:	stmdbmi	pc!, {r1, r5, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1070:	andcs	r2, r0, r5, lsl #4
    1074:			; <UNDEFINED> instruction: 0xf7ff4479
    1078:			; <UNDEFINED> instruction: 0x4605ec54
    107c:	svclt	0x0000e6ad
    1080:	andeq	r1, r1, r0, ror #9
    1084:	muleq	r0, r4, r0
    1088:	muleq	r1, r4, r5
    108c:	andeq	r0, r0, ip, lsl #1
    1090:	andeq	r1, r0, r8, rrx
    1094:	andeq	r0, r0, lr, lsl lr
    1098:	strdeq	r0, [r0], -r4
    109c:	andeq	r0, r0, r8, lsl lr
    10a0:	muleq	r0, r8, r0
    10a4:	muleq	r0, r0, r0
    10a8:	strdeq	r0, [r0], -r1
    10ac:	andeq	r0, r0, r7, lsr #13
    10b0:	muleq	r0, ip, r0
    10b4:	andeq	r0, r0, r4, lsr #1
    10b8:			; <UNDEFINED> instruction: 0x00000bb8
    10bc:	andeq	r0, r0, r8, ror #23
    10c0:	ldrdeq	r0, [r0], -r6
    10c4:	andeq	r0, r0, r4, lsr fp
    10c8:	andeq	r0, r0, ip, ror fp
    10cc:			; <UNDEFINED> instruction: 0x00000ab8
    10d0:			; <UNDEFINED> instruction: 0x00000bb4
    10d4:	andeq	r0, r0, r8, lsr #23
    10d8:			; <UNDEFINED> instruction: 0x00000bbe
    10dc:	andeq	r0, r0, lr, lsl #23
    10e0:	muleq	r0, r4, fp
    10e4:	andeq	r0, r0, lr, lsl #22
    10e8:	strdeq	r0, [r0], -r8
    10ec:			; <UNDEFINED> instruction: 0x00000abe
    10f0:	andeq	r0, r0, ip, lsl #15
    10f4:	muleq	r0, r8, sl
    10f8:	strdeq	r0, [r0], -sl
    10fc:	andeq	r0, r0, r0, lsr r9
    1100:	andeq	r0, r0, r0, asr r7
    1104:	andeq	r0, r0, ip, asr sl
    1108:	andeq	r0, r0, sl, lsr r7
    110c:	andeq	r0, r0, sl, ror #17
    1110:	andeq	r0, r0, sl, lsl #17
    1114:	muleq	r0, r0, r8
    1118:	andeq	r0, r0, lr, lsl #14
    111c:			; <UNDEFINED> instruction: 0x000008be
    1120:	andeq	r0, r0, lr, lsr #17
    1124:	andeq	r0, r0, r6, ror r8
    1128:	andeq	r0, r0, r6, ror r8
    112c:	andeq	r0, r0, r4, lsl r9
    1130:	bleq	3d274 <old@@Base+0x2b1f8>
    1134:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1138:	strbtmi	fp, [sl], -r2, lsl #24
    113c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1140:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1144:	ldrmi	sl, [sl], #776	; 0x308
    1148:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    114c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1150:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1154:			; <UNDEFINED> instruction: 0xf85a4b06
    1158:	stmdami	r6, {r0, r1, ip, sp}
    115c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1160:	stc	7, cr15, [r2], {255}	; 0xff
    1164:	mrrc	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    1168:	andeq	r0, r1, r0, ror #27
    116c:	andeq	r0, r0, r0, lsl #1
    1170:	andeq	r0, r0, ip, lsr #1
    1174:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1178:	ldr	r3, [pc, #20]	; 1194 <tcgetattr@plt+0x750>
    117c:	ldr	r2, [pc, #20]	; 1198 <tcgetattr@plt+0x754>
    1180:	add	r3, pc, r3
    1184:	ldr	r2, [r3, r2]
    1188:	cmp	r2, #0
    118c:	bxeq	lr
    1190:	b	98c <__gmon_start__@plt>
    1194:	andeq	r0, r1, r0, asr #27
    1198:	andeq	r0, r0, r8, lsr #1
    119c:	blmi	1d31bc <old@@Base+0x1c1140>
    11a0:	bmi	1d2388 <old@@Base+0x1c030c>
    11a4:	addmi	r4, r3, #2063597568	; 0x7b000000
    11a8:	andle	r4, r3, sl, ror r4
    11ac:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    11b0:	ldrmi	fp, [r8, -r3, lsl #2]
    11b4:	svclt	0x00004770
    11b8:	andeq	r0, r1, r4, asr #29
    11bc:	andeq	r0, r1, r0, asr #29
    11c0:	muleq	r1, ip, sp
    11c4:	andeq	r0, r0, r8, lsl #1
    11c8:	blmi	2531f0 <old@@Base+0x241174>
    11cc:	bmi	2523b4 <old@@Base+0x240338>
    11d0:	bne	6523c4 <old@@Base+0x640348>
    11d4:	addne	r4, r9, sl, ror r4
    11d8:	bicsvc	lr, r1, r1, lsl #22
    11dc:	andle	r1, r3, r9, asr #32
    11e0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    11e4:	ldrmi	fp, [r8, -r3, lsl #2]
    11e8:	svclt	0x00004770
    11ec:	muleq	r1, r8, lr
    11f0:	muleq	r1, r4, lr
    11f4:	andeq	r0, r1, r0, ror sp
    11f8:	strheq	r0, [r0], -r4
    11fc:	blmi	2ae624 <old@@Base+0x29c5a8>
    1200:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1204:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1208:	blmi	26f7bc <old@@Base+0x25d740>
    120c:	ldrdlt	r5, [r3, -r3]!
    1210:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1214:			; <UNDEFINED> instruction: 0xf7ff6818
    1218:			; <UNDEFINED> instruction: 0xf7ffeb6c
    121c:	blmi	1c1120 <old@@Base+0x1af0a4>
    1220:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1224:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1228:	andeq	r0, r1, r2, ror #28
    122c:	andeq	r0, r1, r0, asr #26
    1230:	andeq	r0, r0, r4, lsl #1
    1234:	andeq	r0, r1, lr, ror #27
    1238:	andeq	r0, r1, r2, asr #28
    123c:	svclt	0x0000e7c4
    1240:			; <UNDEFINED> instruction: 0xf644b538
    1244:	ldfmis	f3, [r4], {69}	; 0x45
    1248:	blmi	553aa0 <old@@Base+0x541a24>
    124c:	stmiapl	r2!, {r2, r3, r4, r5, r6, sl, lr}
    1250:	ldmdavs	r2, {r0, r2, r5, r6, r7, fp, ip, lr}
    1254:			; <UNDEFINED> instruction: 0xf7ff6828
    1258:	stmdblt	r0!, {r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    125c:	tstcs	r0, r1, lsl fp
    1260:	stmiapl	r2!, {r3, r5, fp, sp, lr}^
    1264:	bl	1ebf268 <old@@Base+0x1ead1ec>
    1268:	andle	r3, sp, r1
    126c:	pop	{r3, r5, fp, sp, lr}
    1270:			; <UNDEFINED> instruction: 0xf7ff4038
    1274:			; <UNDEFINED> instruction: 0xf7ffbbd9
    1278:	bmi	2fc108 <old@@Base+0x2ea08c>
    127c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    1280:			; <UNDEFINED> instruction: 0xf0002001
    1284:	strb	pc, [r9, r1, ror #19]!	; <UNPREDICTABLE>
    1288:	bl	fe63f28c <old@@Base+0xfe62d210>
    128c:	ldrbtmi	r4, [r9], #-2311	; 0xfffff6f9
    1290:			; <UNDEFINED> instruction: 0xf0006800
    1294:			; <UNDEFINED> instruction: 0xe7e9f991
    1298:	strdeq	r0, [r1], -r8
    129c:	muleq	r0, ip, r0
    12a0:	muleq	r0, r0, r0
    12a4:	andeq	r0, r0, r4, lsr #1
    12a8:	muleq	r0, ip, r4
    12ac:	muleq	r0, sl, r4
    12b0:			; <UNDEFINED> instruction: 0xf7ffb508
    12b4:	andcs	pc, r0, r5, asr #31
    12b8:	bl	1ebf2bc <old@@Base+0x1ead240>
    12bc:	andcs	fp, r5, #8, 10	; 0x2000000
    12c0:	andcs	r4, r0, r9, lsl #22
    12c4:	ldrbtmi	r4, [fp], #-3081	; 0xfffff3f7
    12c8:	ldmdbpl	fp, {r0, r3, r8, fp, lr}
    12cc:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    12d0:	bl	9bf2d4 <old@@Base+0x9ad258>
    12d4:	tstcs	r1, r7, lsl #22
    12d8:			; <UNDEFINED> instruction: 0x4602447b
    12dc:			; <UNDEFINED> instruction: 0xf7ff4620
    12e0:	andcs	lr, r1, r0, lsl #23
    12e4:	bl	193f2e8 <old@@Base+0x192d26c>
    12e8:	andeq	r0, r1, lr, ror ip
    12ec:	andeq	r0, r0, r0, lsr #1
    12f0:	andeq	r0, r0, r8, ror #8
    12f4:	andeq	r0, r0, r0, lsl #12
    12f8:	strmi	r4, [r4], -r8, lsl #18
    12fc:	andcs	fp, r5, #8, 10	; 0x2000000
    1300:	andcs	r4, r0, r9, ror r4
    1304:	bl	33f308 <old@@Base+0x32d28c>
    1308:	strmi	r4, [r1], -r2, lsr #12
    130c:			; <UNDEFINED> instruction: 0xf7ff2001
    1310:			; <UNDEFINED> instruction: 0xf7ffeb62
    1314:	mulcs	r1, r5, pc	; <UNPREDICTABLE>
    1318:	bl	12bf31c <old@@Base+0x12ad2a0>
    131c:	andeq	r0, r0, ip, ror #10
    1320:	tstcs	r2, r0, lsl r5
    1324:			; <UNDEFINED> instruction: 0xf7ff4604
    1328:	stmdacs	r0, {r3, r4, r5, r8, r9, fp, sp, lr, pc}
    132c:	vldrlt	d13, [r0, #-0]
    1330:	strtmi	r2, [r0], -r1, lsl #2
    1334:	bl	c3f338 <old@@Base+0xc2d2bc>
    1338:	ble	ffe0b340 <old@@Base+0xffdf92c4>
    133c:	tstcs	r0, r0, lsr #12
    1340:	bl	abf344 <old@@Base+0xaad2c8>
    1344:	rscvc	lr, r0, r0, asr #20
    1348:	svclt	0x0000bd10
    134c:	tstcs	r0, r4, lsl fp
    1350:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
    1354:	addlt	fp, r3, r0, lsr r5
    1358:			; <UNDEFINED> instruction: 0x4605589c
    135c:	andne	pc, r3, sp, lsl #17
    1360:	movwls	r6, #6179	; 0x1823
    1364:	bl	153f368 <old@@Base+0x152d2ec>
    1368:	andcs	fp, r0, r0, lsr r9
    136c:	stmdavs	r3!, {r0, r9, fp, ip, pc}
    1370:			; <UNDEFINED> instruction: 0xd112429a
    1374:	ldclt	0, cr11, [r0, #-12]!
    1378:			; <UNDEFINED> instruction: 0xf10d4628
    137c:			; <UNDEFINED> instruction: 0xf6440203
    1380:			; <UNDEFINED> instruction: 0xf7ff3133
    1384:	stmdacs	r0, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}
    1388:			; <UNDEFINED> instruction: 0xf89dd1ef
    138c:	stmdacc	r1, {r0, r1}
    1390:	svclt	0x008c2801
    1394:	andcs	r2, r1, r0
    1398:			; <UNDEFINED> instruction: 0xf7ffe7e8
    139c:	svclt	0x0000eac8
    13a0:	strdeq	r0, [r1], -r2
    13a4:	muleq	r0, r4, r0
    13a8:	mcrmi	5, 1, fp, cr9, cr0, {3}
    13ac:	hvclt	33870	; 0x844e
    13b0:			; <UNDEFINED> instruction: 0xf7ff4605
    13b4:	mcrne	15, 0, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
    13b8:			; <UNDEFINED> instruction: 0xf7ffdb38
    13bc:	orrslt	pc, r0, #796	; 0x31c
    13c0:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    13c4:	stmdami	r4!, {r0, r1, r5, r8, sl, fp, lr}
    13c8:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    13cc:	and	r3, r2, r4, lsl #10
    13d0:	bleq	13f52c <old@@Base+0x12d4b0>
    13d4:			; <UNDEFINED> instruction: 0xf7ffb170
    13d8:	cdpne	15, 0, cr15, cr4, cr3, {5}
    13dc:			; <UNDEFINED> instruction: 0xf7ffdbf8
    13e0:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    13e4:	strtmi	sp, [r0], -ip, ror #3
    13e8:	bl	83f3ec <old@@Base+0x82d370>
    13ec:	bleq	13f548 <old@@Base+0x12d4cc>
    13f0:	mvnsle	r2, r0, lsl #16
    13f4:	strtmi	r4, [r0], -r4, lsl #12
    13f8:			; <UNDEFINED> instruction: 0xffa8f7ff
    13fc:	bicsle	r2, pc, r0, lsl #16
    1400:	cfstrscs	mvf3, [r3], {1}
    1404:	blmi	575be8 <old@@Base+0x563b6c>
    1408:	ldmdbmi	r5, {r0, r2, r9, sp}
    140c:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    1410:			; <UNDEFINED> instruction: 0xf7ff681c
    1414:	smlabbcs	r1, r6, sl, lr
    1418:	strtmi	r4, [r0], -r2, lsl #12
    141c:	b	ff83f420 <old@@Base+0xff82d3a4>
    1420:			; <UNDEFINED> instruction: 0xf7ff2001
    1424:	strtmi	lr, [r0], -r6, asr #21
    1428:	bl	3f42c <old@@Base+0x2d3b0>
    142c:	andcs	r4, r5, #11264	; 0x2c00
    1430:	andcs	r4, r0, ip, lsl #18
    1434:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    1438:			; <UNDEFINED> instruction: 0xf7ff681c
    143c:			; <UNDEFINED> instruction: 0x462bea72
    1440:	strmi	r2, [r2], -r1, lsl #2
    1444:			; <UNDEFINED> instruction: 0xf7ff4620
    1448:	andcs	lr, r1, ip, asr #21
    144c:	b	fec3f450 <old@@Base+0xfec2d3d4>
    1450:	muleq	r1, r8, fp
    1454:	andeq	r0, r1, r0, ror #20
    1458:	andeq	r0, r0, r6, ror #13
    145c:	andeq	r0, r0, r0, lsr #1
    1460:	andeq	r0, r0, r6, asr #13
    1464:	andeq	r0, r0, sl, lsl #13
    1468:	svcmi	0x00f0e92d
    146c:			; <UNDEFINED> instruction: 0xf8dfb089
    1470:	mvfgesp	f0, #0.0
    1474:			; <UNDEFINED> instruction: 0xf10d4a49
    1478:	stmdbmi	r9, {r2, r3, r9, fp}^
    147c:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
    1480:	stclmi	6, cr4, [r8, #-204]	; 0xffffff34
    1484:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    1488:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    148c:	ldrbtmi	ip, [sp], #-2567	; 0xfffff5f9
    1490:	ldrdmi	pc, [r0], -r9
    1494:	movwgt	r3, #13572	; 0x3504
    1498:	andsvc	r4, sl, r3, asr #16
    149c:	strls	r2, [r7], #-768	; 0xfffffd00
    14a0:			; <UNDEFINED> instruction: 0xf8ad4478
    14a4:	and	r3, r2, r9, lsl r0
    14a8:	bleq	13f604 <old@@Base+0x12d588>
    14ac:			; <UNDEFINED> instruction: 0xf7ffb1f8
    14b0:	mcrne	15, 0, pc, cr4, cr7, {1}	; <UNPREDICTABLE>
    14b4:			; <UNDEFINED> instruction: 0xf7ffdbf8
    14b8:	orrlt	pc, r8, r9, asr #30
    14bc:			; <UNDEFINED> instruction: 0xf6444652
    14c0:	strtmi	r3, [r0], -r4, asr #2
    14c4:	b	113f4c8 <old@@Base+0x112d44c>
    14c8:	blle	24b4d0 <old@@Base+0x239454>
    14cc:	blcs	e80e0 <old@@Base+0xd6064>
    14d0:	blcs	7561c <old@@Base+0x635a0>
    14d4:			; <UNDEFINED> instruction: 0xf1b7bf08
    14d8:	svclt	0x00083fff
    14dc:	rscle	r4, r3, r7, lsr #12
    14e0:			; <UNDEFINED> instruction: 0xf7ff4620
    14e4:			; <UNDEFINED> instruction: 0xf855eaa4
    14e8:	stmdacs	r0, {r2, r8, r9, fp}
    14ec:			; <UNDEFINED> instruction: 0xf8dfd1df
    14f0:			; <UNDEFINED> instruction: 0xf10db0bc
    14f4:	strcs	r0, [r1, #-2584]	; 0xfffff5e8
    14f8:	strd	r4, [r2], -fp
    14fc:	cfstr32cs	mvfx3, [sp, #-4]
    1500:	movwcs	sp, #12327	; 0x3027
    1504:	ldrmi	r2, [r9], -r1, lsl #4
    1508:	strlt	lr, [r0, #-2509]	; 0xfffff633
    150c:			; <UNDEFINED> instruction: 0xf7ff4650
    1510:			; <UNDEFINED> instruction: 0x4630ea94
    1514:			; <UNDEFINED> instruction: 0xff04f7ff
    1518:	blle	ffbc8d30 <old@@Base+0xffbb6cb4>
    151c:			; <UNDEFINED> instruction: 0xff16f7ff
    1520:	bge	edb48 <old@@Base+0xdbacc>
    1524:	cmpcc	r4, r4, asr #12	; <UNPREDICTABLE>
    1528:			; <UNDEFINED> instruction: 0xf7ff4620
    152c:	stmdacs	r0, {r1, r4, r9, fp, sp, lr, pc}
    1530:	blls	f815c <old@@Base+0xe60e0>
    1534:	andsle	r2, lr, r3, lsl #22
    1538:	svclt	0x00082b01
    153c:	svccc	0x00fff1b7
    1540:	strtmi	fp, [r7], -r8, lsl #30
    1544:			; <UNDEFINED> instruction: 0x4620d0da
    1548:			; <UNDEFINED> instruction: 0xf7ff3501
    154c:	vstrcs	s28, [sp, #-448]	; 0xfffffe40
    1550:	blmi	5f5cb4 <old@@Base+0x5e3c38>
    1554:	ldmdbmi	r7, {r0, r2, r9, sp}
    1558:			; <UNDEFINED> instruction: 0xf8582000
    155c:	ldrbtmi	r3, [r9], #-3
    1560:			; <UNDEFINED> instruction: 0xf7ff681c
    1564:	ldrdcs	lr, [r1, -lr]
    1568:	strtmi	r4, [r0], -r2, lsl #12
    156c:	b	e3f570 <old@@Base+0xe2d4f4>
    1570:			; <UNDEFINED> instruction: 0xf7ff2001
    1574:			; <UNDEFINED> instruction: 0x1c7bea1e
    1578:	bls	1f59a0 <old@@Base+0x1e3924>
    157c:			; <UNDEFINED> instruction: 0xf8d94620
    1580:	addsmi	r3, sl, #0
    1584:	andlt	sp, r9, r6, lsl #2
    1588:	svchi	0x00f0e8bd
    158c:			; <UNDEFINED> instruction: 0xf7ff4638
    1590:	ldrb	lr, [r2, lr, asr #20]!
    1594:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1598:	andeq	r0, r1, r8, asr #21
    159c:	andeq	r0, r0, r6, lsr #12
    15a0:	muleq	r0, r4, r0
    15a4:	muleq	r1, sl, r9
    15a8:	andeq	r0, r0, r0, lsl r6
    15ac:	andeq	r0, r0, r8, lsl r6
    15b0:	andeq	r0, r0, r0, lsr #1
    15b4:	andeq	r0, r0, r6, ror r5
    15b8:	tstcs	r1, lr, lsl #8
    15bc:	ldrblt	r4, [r0, #2844]!	; 0xb1c
    15c0:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
    15c4:	bge	26d7dc <old@@Base+0x25b760>
    15c8:			; <UNDEFINED> instruction: 0x46064c1b
    15cc:	ldmdbpl	sp, {r0, r1, r3, r4, fp, lr}^
    15d0:	blvc	13f720 <old@@Base+0x12d6a4>
    15d4:	ldrdgt	pc, [r0], -r5
    15d8:	bmi	665de8 <old@@Base+0x653d6c>
    15dc:	andgt	pc, ip, sp, asr #17
    15e0:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
    15e4:	ldmdapl	ip, {r0, sl, ip, pc}
    15e8:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}
    15ec:			; <UNDEFINED> instruction: 0xf7ff681b
    15f0:			; <UNDEFINED> instruction: 0x463ae9f8
    15f4:	tstcs	r1, r0, lsr #16
    15f8:			; <UNDEFINED> instruction: 0xf7ff9b02
    15fc:	vmlscs.f16	s28, s1, s4	; <UNPREDICTABLE>
    1600:	ldrtmi	sp, [r0], -sl, lsl #26
    1604:			; <UNDEFINED> instruction: 0xf7ff6824
    1608:	bmi	3bbce8 <old@@Base+0x3a9c6c>
    160c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1610:	strtmi	r4, [r0], -r3, lsl #12
    1614:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1618:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
    161c:			; <UNDEFINED> instruction: 0xd104429a
    1620:	pop	{r2, ip, sp, pc}
    1624:	strdlt	r4, [r3], -r0
    1628:			; <UNDEFINED> instruction: 0xf7ff4770
    162c:	svclt	0x0000e980
    1630:	andeq	r0, r1, r4, lsl #19
    1634:	muleq	r0, r4, r0
    1638:	andeq	r0, r0, ip, lsl #1
    163c:	andeq	r0, r0, r0, lsr #1
    1640:	andeq	r0, r0, r6, ror #10
    1644:	andeq	r0, r0, r2, asr #10
    1648:	strmi	fp, [r6], -ip, lsl #8
    164c:			; <UNDEFINED> instruction: 0x460d4b19
    1650:	addlt	fp, r4, r0, lsl #11
    1654:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
    1658:	ldfeqd	f7, [r8], {13}
    165c:	ldmdami	r8, {r0, r1, r2, r4, sl, fp, lr}
    1660:	ldmpl	sl, {r0, r8, sp}
    1664:	blvc	13f7dc <old@@Base+0x12d760>
    1668:	andgt	pc, r8, sp, asr #17
    166c:	ldrdgt	pc, [r0], -r2
    1670:			; <UNDEFINED> instruction: 0xf8cd4a14
    1674:	ldrbtmi	ip, [sl], #-12
    1678:	strls	r5, [r1], #-2332	; 0xfffff6e4
    167c:	blls	576f4 <old@@Base+0x45678>
    1680:	ldmdavs	fp, {r5, fp, sp, lr}
    1684:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1688:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
    168c:	blls	89a98 <old@@Base+0x77a1c>
    1690:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1694:	stcle	13, cr2, [sl, #-0]
    1698:	stmdavs	r4!, {r3, r5, r9, sl, lr}
    169c:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16a0:	tstcs	r1, r9, lsl #20
    16a4:			; <UNDEFINED> instruction: 0x4603447a
    16a8:			; <UNDEFINED> instruction: 0xf7ff4620
    16ac:			; <UNDEFINED> instruction: 0x4630e99a
    16b0:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16b4:	andeq	r0, r1, lr, ror #17
    16b8:	muleq	r0, r4, r0
    16bc:	andeq	r0, r0, ip, lsl #1
    16c0:	andeq	r0, r0, r0, lsr #1
    16c4:	ldrdeq	r0, [r0], -r2
    16c8:	andeq	r0, r0, ip, lsr #9
    16cc:	mvnsmi	lr, #737280	; 0xb4000
    16d0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    16d4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    16d8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    16dc:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16e0:	blne	1d928dc <old@@Base+0x1d80860>
    16e4:	strhle	r1, [sl], -r6
    16e8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    16ec:			; <UNDEFINED> instruction: 0xf8553401
    16f0:	strbmi	r3, [sl], -r4, lsl #30
    16f4:	ldrtmi	r4, [r8], -r1, asr #12
    16f8:	adcmi	r4, r6, #152, 14	; 0x2600000
    16fc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1700:	svclt	0x000083f8
    1704:	andeq	r0, r1, sl, asr #14
    1708:	andeq	r0, r1, r0, asr #14
    170c:	svclt	0x00004770

Disassembly of section .fini:

00001710 <.fini>:
    1710:	push	{r3, lr}
    1714:	pop	{r3, pc}
