1
 
****************************************
Report : area
Design : delay_FIFO
Version: T-2022.03-SP3
Date   : Mon Mar 27 19:16:24 2023
****************************************

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Number of ports:                           18
Number of nets:                            46
Number of cells:                           36
Number of combinational cells:              4
Number of sequential cells:                32
Number of macros/black boxes:               0
Number of buf/inv:                          4
Number of references:                       4

Combinational area:                 27.360001
Buf/Inv area:                       27.360001
Noncombinational area:             967.679993
Macro/Black Box area:                0.000000
Net Interconnect area:            5040.024780

Total cell area:                   995.039994
Total area:                       6035.064774
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : delay_FIFO
Version: T-2022.03-SP3
Date   : Mon Mar 27 19:16:24 2023
****************************************


Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
delay_FIFO             ibm13_wl10        typical


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
delay_FIFO                             5.51e-02 7.31e-02 2.97e+04    0.128 100.0
1
 
****************************************
Report : design
Design : delay_FIFO
Version: T-2022.03-SP3
Date   : Mon Mar 27 19:16:24 2023
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Local Link Library:

    {typical.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : typical
    Library : typical
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   ibm13_wl10
Location       :   typical
Resistance     :   8.5e-08
Capacitance    :   0.00015
Area           :   0.7
Slope          :   66.667
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    66.67



Wire Loading Model Mode: segmented.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : delay_FIFO
Version: T-2022.03-SP3
Date   : Mon Mar 27 19:16:24 2023
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U3                        CLKBUFX4TR      typical         8.640000  
U4                        CLKINVX2TR      typical         4.320000  
U5                        CLKBUFX4TR      typical         8.640000  
U6                        CLKINVX3TR      typical         5.760000  
dff_chain_0__data_out_reg_0_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_0__data_out_reg_1_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_0__data_out_reg_2_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_0__data_out_reg_3_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_0__data_out_reg_4_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_0__data_out_reg_5_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_0__data_out_reg_6_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_0__data_out_reg_7_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_1__data_out_reg_0_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_1__data_out_reg_1_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_1__data_out_reg_2_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_1__data_out_reg_3_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_1__data_out_reg_4_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_1__data_out_reg_5_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_1__data_out_reg_6_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_1__data_out_reg_7_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_2__data_out_reg_0_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_2__data_out_reg_1_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_2__data_out_reg_2_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_2__data_out_reg_3_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_2__data_out_reg_4_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_2__data_out_reg_5_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_2__data_out_reg_6_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_2__data_out_reg_7_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_3__data_out_reg_0_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_3__data_out_reg_1_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_3__data_out_reg_2_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_3__data_out_reg_3_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_3__data_out_reg_4_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_3__data_out_reg_5_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_3__data_out_reg_6_
                          DFFTRX1TR       typical         30.240000 n
dff_chain_3__data_out_reg_7_
                          DFFTRX1TR       typical         30.240000 n
--------------------------------------------------------------------------------
Total 36 cells                                            995.039994
1
 
****************************************
Report : port
        -verbose
Design : delay_FIFO
Version: T-2022.03-SP3
Date   : Mon Mar 27 19:16:24 2023
****************************************


                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
clock          in      0.0000   0.0000    1.02    0.17   --         
data_in[0]     in      0.0000   0.0000    1.02    0.17   --         
data_in[1]     in      0.0000   0.0000    1.02    0.17   --         
data_in[2]     in      0.0000   0.0000    1.02    0.17   --         
data_in[3]     in      0.0000   0.0000    1.02    0.17   --         
data_in[4]     in      0.0000   0.0000    1.02    0.17   --         
data_in[5]     in      0.0000   0.0000    1.02    0.17   --         
data_in[6]     in      0.0000   0.0000    1.02    0.17   --         
data_in[7]     in      0.0000   0.0000    1.02    0.17   --         
reset          in      0.0000   0.0000    1.02    0.17   --         
data_out[0]    out     0.0100   0.0000   --      --      --         
data_out[1]    out     0.0100   0.0000   --      --      --         
data_out[2]    out     0.0100   0.0000   --      --      --         
data_out[3]    out     0.0100   0.0000   --      --      --         
data_out[4]    out     0.0100   0.0000   --      --      --         
data_out[5]    out     0.0100   0.0000   --      --      --         
data_out[6]    out     0.0100   0.0000   --      --      --         
data_out[7]    out     0.0100   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
clock              1      --              --              --        -- 
data_in[0]         1      --              --              --        -- 
data_in[1]         1      --              --              --        -- 
data_in[2]         1      --              --              --        -- 
data_in[3]         1      --              --              --        -- 
data_in[4]         1      --              --              --        -- 
data_in[5]         1      --              --              --        -- 
data_in[6]         1      --              --              --        -- 
data_in[7]         1      --              --              --        -- 
reset              1      --              --              --        -- 
data_out[0]        1      --              --              --        -- 
data_out[1]        1      --              --              --        -- 
data_out[2]        1      --              --              --        -- 
data_out[3]        1      --              --              --        -- 
data_out[4]        1      --              --              --        -- 
data_out[5]        1      --              --              --        -- 
data_out[6]        1      --              --              --        -- 
data_out[7]        1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
clock         --      --      --      --      --      -- 
data_in[0]    --      --      --      --      --      -- 
data_in[1]    --      --      --      --      --      -- 
data_in[2]    --      --      --      --      --      -- 
data_in[3]    --      --      --      --      --      -- 
data_in[4]    --      --      --      --      --      -- 
data_in[5]    --      --      --      --      --      -- 
data_in[6]    --      --      --      --      --      -- 
data_in[7]    --      --      --      --      --      -- 
reset         --      --      --      --      --      -- 


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
clock        INVX2TR            INVX2TR              -- /  --     
data_in[0]   INVX2TR            INVX2TR              -- /  --     
data_in[1]   INVX2TR            INVX2TR              -- /  --     
data_in[2]   INVX2TR            INVX2TR              -- /  --     
data_in[3]   INVX2TR            INVX2TR              -- /  --     
data_in[4]   INVX2TR            INVX2TR              -- /  --     
data_in[5]   INVX2TR            INVX2TR              -- /  --     
data_in[6]   INVX2TR            INVX2TR              -- /  --     
data_in[7]   INVX2TR            INVX2TR              -- /  --     
reset        INVX2TR            INVX2TR              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
clock         --      --     --      --     --      --     --     --        -- 
data_in[0]    --      --     --      --     --      --     --     --        -- 
data_in[1]    --      --     --      --     --      --     --     --        -- 
data_in[2]    --      --     --      --     --      --     --     --        -- 
data_in[3]    --      --     --      --     --      --     --     --        -- 
data_in[4]    --      --     --      --     --      --     --     --        -- 
data_in[5]    --      --     --      --     --      --     --     --        -- 
data_in[6]    --      --     --      --     --      --     --     --        -- 
data_in[7]    --      --     --      --     --      --     --     --        -- 
reset         --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
clock         --      --      --      -- 
data_in[0]    --      --      --      -- 
data_in[1]    --      --      --      -- 
data_in[2]    --      --      --      -- 
data_in[3]    --      --      --      -- 
data_in[4]    --      --      --      -- 
data_in[5]    --      --      --      -- 
data_in[6]    --      --      --      -- 
data_in[7]    --      --      --      -- 
reset         --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
data_out[0]   --      --      --      --      --      0.00
data_out[1]   --      --      --      --      --      0.00
data_out[2]   --      --      --      --      --      0.00
data_out[3]   --      --      --      --      --      0.00
data_out[4]   --      --      --      --      --      0.00
data_out[5]   --      --      --      --      --      0.00
data_out[6]   --      --      --      --      --      0.00
data_out[7]   --      --      --      --      --      0.00

1
 
****************************************
Report : compile_options
Design : delay_FIFO
Version: T-2022.03-SP3
Date   : Mon Mar 27 19:16:24 2023
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
delay_FIFO                               flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled
                                         multibit_options
                                           optimization_mode    non_timing_driven
                                           minimum_width        2
                                           exclude_registers_with_timing_exceptions false
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : delay_FIFO
Version: T-2022.03-SP3
Date   : Mon Mar 27 19:16:24 2023
****************************************

This design has no violated constraints.

1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : delay_FIFO
Version: T-2022.03-SP3
Date   : Mon Mar 27 19:16:24 2023
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

  Startpoint: dff_chain_3__data_out_reg_7_
              (rising edge-triggered flip-flop)
  Endpoint: data_out[7]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay_FIFO         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dff_chain_3__data_out_reg_7_/CK (DFFTRX1TR)             0.00       0.00 r
  dff_chain_3__data_out_reg_7_/Q (DFFTRX1TR)              0.38       0.38 f
  data_out[7] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dff_chain_3__data_out_reg_6_
              (rising edge-triggered flip-flop)
  Endpoint: data_out[6]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay_FIFO         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dff_chain_3__data_out_reg_6_/CK (DFFTRX1TR)             0.00       0.00 r
  dff_chain_3__data_out_reg_6_/Q (DFFTRX1TR)              0.38       0.38 f
  data_out[6] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dff_chain_3__data_out_reg_5_
              (rising edge-triggered flip-flop)
  Endpoint: data_out[5]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay_FIFO         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dff_chain_3__data_out_reg_5_/CK (DFFTRX1TR)             0.00       0.00 r
  dff_chain_3__data_out_reg_5_/Q (DFFTRX1TR)              0.38       0.38 f
  data_out[5] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dff_chain_3__data_out_reg_4_
              (rising edge-triggered flip-flop)
  Endpoint: data_out[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay_FIFO         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dff_chain_3__data_out_reg_4_/CK (DFFTRX1TR)             0.00       0.00 r
  dff_chain_3__data_out_reg_4_/Q (DFFTRX1TR)              0.38       0.38 f
  data_out[4] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dff_chain_3__data_out_reg_3_
              (rising edge-triggered flip-flop)
  Endpoint: data_out[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay_FIFO         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dff_chain_3__data_out_reg_3_/CK (DFFTRX1TR)             0.00       0.00 r
  dff_chain_3__data_out_reg_3_/Q (DFFTRX1TR)              0.38       0.38 f
  data_out[3] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dff_chain_3__data_out_reg_2_
              (rising edge-triggered flip-flop)
  Endpoint: data_out[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay_FIFO         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dff_chain_3__data_out_reg_2_/CK (DFFTRX1TR)             0.00       0.00 r
  dff_chain_3__data_out_reg_2_/Q (DFFTRX1TR)              0.38       0.38 f
  data_out[2] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dff_chain_3__data_out_reg_1_
              (rising edge-triggered flip-flop)
  Endpoint: data_out[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay_FIFO         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dff_chain_3__data_out_reg_1_/CK (DFFTRX1TR)             0.00       0.00 r
  dff_chain_3__data_out_reg_1_/Q (DFFTRX1TR)              0.38       0.38 f
  data_out[1] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dff_chain_3__data_out_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: data_out[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay_FIFO         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dff_chain_3__data_out_reg_0_/CK (DFFTRX1TR)             0.00       0.00 r
  dff_chain_3__data_out_reg_0_/Q (DFFTRX1TR)              0.38       0.38 f
  data_out[0] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dff_chain_3__data_out_reg_7_
              (rising edge-triggered flip-flop)
  Endpoint: data_out[7]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay_FIFO         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dff_chain_3__data_out_reg_7_/CK (DFFTRX1TR)             0.00       0.00 r
  dff_chain_3__data_out_reg_7_/Q (DFFTRX1TR)              0.36       0.36 r
  data_out[7] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dff_chain_3__data_out_reg_6_
              (rising edge-triggered flip-flop)
  Endpoint: data_out[6]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay_FIFO         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dff_chain_3__data_out_reg_6_/CK (DFFTRX1TR)             0.00       0.00 r
  dff_chain_3__data_out_reg_6_/Q (DFFTRX1TR)              0.36       0.36 r
  data_out[6] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dff_chain_3__data_out_reg_5_
              (rising edge-triggered flip-flop)
  Endpoint: data_out[5]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay_FIFO         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dff_chain_3__data_out_reg_5_/CK (DFFTRX1TR)             0.00       0.00 r
  dff_chain_3__data_out_reg_5_/Q (DFFTRX1TR)              0.36       0.36 r
  data_out[5] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dff_chain_3__data_out_reg_4_
              (rising edge-triggered flip-flop)
  Endpoint: data_out[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay_FIFO         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dff_chain_3__data_out_reg_4_/CK (DFFTRX1TR)             0.00       0.00 r
  dff_chain_3__data_out_reg_4_/Q (DFFTRX1TR)              0.36       0.36 r
  data_out[4] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dff_chain_3__data_out_reg_3_
              (rising edge-triggered flip-flop)
  Endpoint: data_out[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay_FIFO         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dff_chain_3__data_out_reg_3_/CK (DFFTRX1TR)             0.00       0.00 r
  dff_chain_3__data_out_reg_3_/Q (DFFTRX1TR)              0.36       0.36 r
  data_out[3] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dff_chain_3__data_out_reg_2_
              (rising edge-triggered flip-flop)
  Endpoint: data_out[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay_FIFO         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dff_chain_3__data_out_reg_2_/CK (DFFTRX1TR)             0.00       0.00 r
  dff_chain_3__data_out_reg_2_/Q (DFFTRX1TR)              0.36       0.36 r
  data_out[2] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dff_chain_3__data_out_reg_1_
              (rising edge-triggered flip-flop)
  Endpoint: data_out[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay_FIFO         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dff_chain_3__data_out_reg_1_/CK (DFFTRX1TR)             0.00       0.00 r
  dff_chain_3__data_out_reg_1_/Q (DFFTRX1TR)              0.36       0.36 r
  data_out[1] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: dff_chain_3__data_out_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: data_out[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay_FIFO         ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dff_chain_3__data_out_reg_0_/CK (DFFTRX1TR)             0.00       0.00 r
  dff_chain_3__data_out_reg_0_/Q (DFFTRX1TR)              0.36       0.36 r
  data_out[0] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
