// Seed: 2860219422
module module_0 (
    input uwire id_0,
    input wand id_1,
    input supply1 id_2,
    input tri id_3
);
  assign module_2.id_10 = 0;
  assign module_1.id_2  = 0;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input wire id_2,
    input wire id_3,
    input tri1 id_4,
    input supply0 id_5
);
  always_comb begin : LABEL_0
    id_1 <= -1;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3
  );
endmodule
module module_2 (
    input tri id_0,
    output wire id_1,
    input tri1 id_2,
    input uwire id_3,
    output supply1 id_4,
    output wire id_5,
    input wire id_6,
    output wire id_7,
    input uwire id_8,
    output tri1 id_9,
    output wire id_10,
    input uwire id_11,
    output uwire id_12,
    input wor id_13,
    input supply1 id_14
);
  assign id_9 = id_13;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_13
  );
endmodule
