#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000027bfc57ffe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027bfc580170 .scope module, "tb" "tb" 3 41;
 .timescale -12 -12;
L_0000027bfc590920 .functor NOT 1, L_0000027bfc5eb920, C4<0>, C4<0>, C4<0>;
L_0000027bfc590990 .functor XOR 2, L_0000027bfc5eaac0, L_0000027bfc5eac00, C4<00>, C4<00>;
L_0000027bfc590c30 .functor XOR 2, L_0000027bfc590990, L_0000027bfc5eb4c0, C4<00>, C4<00>;
v0000027bfc5eafc0_0 .net *"_ivl_10", 1 0, L_0000027bfc5eb4c0;  1 drivers
v0000027bfc5ebec0_0 .net *"_ivl_12", 1 0, L_0000027bfc590c30;  1 drivers
v0000027bfc5ec1e0_0 .net *"_ivl_2", 1 0, L_0000027bfc5eb380;  1 drivers
v0000027bfc5eb060_0 .net *"_ivl_4", 1 0, L_0000027bfc5eaac0;  1 drivers
v0000027bfc5ebd80_0 .net *"_ivl_6", 1 0, L_0000027bfc5eac00;  1 drivers
v0000027bfc5eb600_0 .net *"_ivl_8", 1 0, L_0000027bfc590990;  1 drivers
v0000027bfc5eb6a0_0 .var "clk", 0 0;
v0000027bfc5eb2e0_0 .net "in", 2 0, v0000027bfc57dd10_0;  1 drivers
v0000027bfc5ebf60_0 .net "out_dut", 1 0, L_0000027bfc5ea980;  1 drivers
v0000027bfc5ec320_0 .net "out_ref", 1 0, L_0000027bfc5ec500;  1 drivers
v0000027bfc5ec140_0 .var/2u "stats1", 159 0;
v0000027bfc5ec000_0 .var/2u "strobe", 0 0;
v0000027bfc5ec280_0 .net "tb_match", 0 0, L_0000027bfc5eb920;  1 drivers
v0000027bfc5ec5a0_0 .net "tb_mismatch", 0 0, L_0000027bfc590920;  1 drivers
v0000027bfc5ec3c0_0 .net "wavedrom_enable", 0 0, v0000027bfc57d310_0;  1 drivers
v0000027bfc5eab60_0 .net "wavedrom_title", 511 0, v0000027bfc57d590_0;  1 drivers
L_0000027bfc5eb380 .concat [ 2 0 0 0], L_0000027bfc5ec500;
L_0000027bfc5eaac0 .concat [ 2 0 0 0], L_0000027bfc5ec500;
L_0000027bfc5eac00 .concat [ 2 0 0 0], L_0000027bfc5ea980;
L_0000027bfc5eb4c0 .concat [ 2 0 0 0], L_0000027bfc5ec500;
L_0000027bfc5eb920 .cmp/eeq 2, L_0000027bfc5eb380, L_0000027bfc590c30;
S_0000027bfc587640 .scope module, "good1" "RefModule" 3 80, 4 2 0, S_0000027bfc580170;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
v0000027bfc57d950_0 .net *"_ivl_1", 0 0, L_0000027bfc5ec0a0;  1 drivers
L_0000027bfc5ec990 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027bfc57de50_0 .net *"_ivl_11", 0 0, L_0000027bfc5ec990;  1 drivers
v0000027bfc57d450_0 .net *"_ivl_12", 1 0, L_0000027bfc5eb240;  1 drivers
v0000027bfc57dc70_0 .net *"_ivl_15", 0 0, L_0000027bfc5ebb00;  1 drivers
v0000027bfc57df90_0 .net *"_ivl_16", 1 0, L_0000027bfc5ebba0;  1 drivers
L_0000027bfc5ec9d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027bfc57d9f0_0 .net *"_ivl_19", 0 0, L_0000027bfc5ec9d8;  1 drivers
v0000027bfc57e0d0_0 .net *"_ivl_2", 1 0, L_0000027bfc5eb100;  1 drivers
L_0000027bfc5ec948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027bfc57d4f0_0 .net *"_ivl_5", 0 0, L_0000027bfc5ec948;  1 drivers
v0000027bfc57d770_0 .net *"_ivl_7", 0 0, L_0000027bfc5ec460;  1 drivers
v0000027bfc57d8b0_0 .net *"_ivl_8", 1 0, L_0000027bfc5eb740;  1 drivers
v0000027bfc57d270_0 .net "in", 2 0, v0000027bfc57dd10_0;  alias, 1 drivers
v0000027bfc57e030_0 .net "out", 1 0, L_0000027bfc5ec500;  alias, 1 drivers
L_0000027bfc5ec0a0 .part v0000027bfc57dd10_0, 0, 1;
L_0000027bfc5eb100 .concat [ 1 1 0 0], L_0000027bfc5ec0a0, L_0000027bfc5ec948;
L_0000027bfc5ec460 .part v0000027bfc57dd10_0, 1, 1;
L_0000027bfc5eb740 .concat [ 1 1 0 0], L_0000027bfc5ec460, L_0000027bfc5ec990;
L_0000027bfc5eb240 .arith/sum 2, L_0000027bfc5eb100, L_0000027bfc5eb740;
L_0000027bfc5ebb00 .part v0000027bfc57dd10_0, 2, 1;
L_0000027bfc5ebba0 .concat [ 1 1 0 0], L_0000027bfc5ebb00, L_0000027bfc5ec9d8;
L_0000027bfc5ec500 .arith/sum 2, L_0000027bfc5eb240, L_0000027bfc5ebba0;
S_0000027bfc5877d0 .scope module, "stim1" "stimulus_gen" 3 76, 3 6 0, S_0000027bfc580170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0000027bfc57db30_0 .net "clk", 0 0, v0000027bfc5eb6a0_0;  1 drivers
v0000027bfc57dd10_0 .var "in", 2 0;
v0000027bfc57d310_0 .var "wavedrom_enable", 0 0;
v0000027bfc57d590_0 .var "wavedrom_title", 511 0;
E_0000027bfc57fea0/0 .event negedge, v0000027bfc57db30_0;
E_0000027bfc57fea0/1 .event posedge, v0000027bfc57db30_0;
E_0000027bfc57fea0 .event/or E_0000027bfc57fea0/0, E_0000027bfc57fea0/1;
E_0000027bfc57fee0 .event negedge, v0000027bfc57db30_0;
E_0000027bfc57f4e0 .event posedge, v0000027bfc57db30_0;
S_0000027bfc587960 .scope task, "wavedrom_start" "wavedrom_start" 3 17, 3 17 0, S_0000027bfc5877d0;
 .timescale -12 -12;
v0000027bfc57da90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000027bfc552f30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 20, 3 20 0, S_0000027bfc5877d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000027bfc5530c0 .scope module, "top_module1" "TopModule" 3 84, 5 3 0, S_0000027bfc580170;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
v0000027bfc5eaca0_0 .net *"_ivl_1", 0 0, L_0000027bfc5ec820;  1 drivers
L_0000027bfc5eca68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027bfc5eb560_0 .net *"_ivl_11", 0 0, L_0000027bfc5eca68;  1 drivers
v0000027bfc5ebe20_0 .net *"_ivl_12", 1 0, L_0000027bfc5ec6e0;  1 drivers
v0000027bfc5eaf20_0 .net *"_ivl_15", 0 0, L_0000027bfc5eb880;  1 drivers
v0000027bfc5ead40_0 .net *"_ivl_16", 1 0, L_0000027bfc5ec640;  1 drivers
L_0000027bfc5ecab0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027bfc5eade0_0 .net *"_ivl_19", 0 0, L_0000027bfc5ecab0;  1 drivers
v0000027bfc5eae80_0 .net *"_ivl_2", 1 0, L_0000027bfc5eb1a0;  1 drivers
L_0000027bfc5eca20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027bfc5eba60_0 .net *"_ivl_5", 0 0, L_0000027bfc5eca20;  1 drivers
v0000027bfc5ec780_0 .net *"_ivl_7", 0 0, L_0000027bfc5ebce0;  1 drivers
v0000027bfc5eaa20_0 .net *"_ivl_8", 1 0, L_0000027bfc5eb420;  1 drivers
v0000027bfc5ebc40_0 .net "in", 2 0, v0000027bfc57dd10_0;  alias, 1 drivers
v0000027bfc5eb7e0_0 .net "out", 1 0, L_0000027bfc5ea980;  alias, 1 drivers
L_0000027bfc5ec820 .part v0000027bfc57dd10_0, 2, 1;
L_0000027bfc5eb1a0 .concat [ 1 1 0 0], L_0000027bfc5ec820, L_0000027bfc5eca20;
L_0000027bfc5ebce0 .part v0000027bfc57dd10_0, 1, 1;
L_0000027bfc5eb420 .concat [ 1 1 0 0], L_0000027bfc5ebce0, L_0000027bfc5eca68;
L_0000027bfc5ec6e0 .arith/sum 2, L_0000027bfc5eb1a0, L_0000027bfc5eb420;
L_0000027bfc5eb880 .part v0000027bfc57dd10_0, 0, 1;
L_0000027bfc5ec640 .concat [ 1 1 0 0], L_0000027bfc5eb880, L_0000027bfc5ecab0;
L_0000027bfc5ea980 .arith/sum 2, L_0000027bfc5ec6e0, L_0000027bfc5ec640;
S_0000027bfc553250 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 90, 3 90 0, S_0000027bfc580170;
 .timescale -12 -12;
E_0000027bfc57ff20 .event edge, v0000027bfc5ec000_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000027bfc5ec000_0;
    %nor/r;
    %assign/vec4 v0000027bfc5ec000_0, 0;
    %wait E_0000027bfc57ff20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000027bfc5877d0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000027bfc57dd10_0, 0;
    %wait E_0000027bfc57fee0;
    %pushi/vec4 9, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027bfc57f4e0;
    %load/vec4 v0000027bfc57dd10_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000027bfc57dd10_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0000027bfc57fee0;
    %fork TD_tb.stim1.wavedrom_stop, S_0000027bfc552f30;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027bfc57fea0;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0000027bfc57dd10_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000027bfc580170;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027bfc5eb6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027bfc5ec000_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000027bfc580170;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000027bfc5eb6a0_0;
    %inv;
    %store/vec4 v0000027bfc5eb6a0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000027bfc580170;
T_6 ;
    %vpi_call/w 3 68 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 69 "$dumpvars", 32'sb00000000000000000000000000000001, v0000027bfc57db30_0, v0000027bfc5ec5a0_0, v0000027bfc5eb2e0_0, v0000027bfc5ec320_0, v0000027bfc5ebf60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000027bfc580170;
T_7 ;
    %load/vec4 v0000027bfc5ec140_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 99 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v0000027bfc5ec140_0, 64, 32>, &PV<v0000027bfc5ec140_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 100 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 102 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000027bfc5ec140_0, 128, 32>, &PV<v0000027bfc5ec140_0, 0, 32> {0 0 0};
    %vpi_call/w 3 103 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 104 "$display", "Mismatches: %1d in %1d samples", &PV<v0000027bfc5ec140_0, 128, 32>, &PV<v0000027bfc5ec140_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0000027bfc580170;
T_8 ;
    %wait E_0000027bfc57fea0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027bfc5ec140_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027bfc5ec140_0, 4, 32;
    %load/vec4 v0000027bfc5ec280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000027bfc5ec140_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 115 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027bfc5ec140_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027bfc5ec140_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027bfc5ec140_0, 4, 32;
T_8.0 ;
    %load/vec4 v0000027bfc5ec320_0;
    %load/vec4 v0000027bfc5ec320_0;
    %load/vec4 v0000027bfc5ebf60_0;
    %xor;
    %load/vec4 v0000027bfc5ec320_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0000027bfc5ec140_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 119 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027bfc5ec140_0, 4, 32;
T_8.6 ;
    %load/vec4 v0000027bfc5ec140_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027bfc5ec140_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000027bfc580170;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 127 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 128 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob009_popcount3_test.sv";
    "dataset_code-complete-iccad2023/Prob009_popcount3_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob009_popcount3/Prob009_popcount3_sample01.sv";
