from gem5.utils.requires import requires
from gem5.components.boards.x86_board import X86Board
from gem5.components.memory.single_channel import SingleChannelDDR3_1600
from gem5.components.cachehierarchies.ruby.mesi_two_level_cache_hierarchy import (
    MESITwoLevelCacheHierarchy,
)
from gem5.components.processors.simple_switchable_processor import (
    SimpleSwitchableProcessor,
)
from gem5.coherence_protocol import CoherenceProtocol
from gem5.isas import ISA
from gem5.components.processors.cpu_types import CPUTypes
from gem5.resources.workload import Workload
from gem5.simulate.simulator import Simulator
from gem5.simulate.exit_event import ExitEvent
from gem5.resources.resource import obtain_resource


requires(
    isa_required=ISA.X86, coherence_protocol_required=CoherenceProtocol.MESI_TWO_LEVEL
)
cache_hierarchy = MESITwoLevelCacheHierarchy(
    l1d_size = "32KiB",
    l1i_size = "32KiB",
    l1d_assoc = 8,
    l1i_assoc = 8,
    l2_size = "256KiB",
    l2_assoc = 16,
    num_l2_banks = 1,
)

memory = SingleChannelDDR3_1600("2GiB")

processor = SimpleSwitchableProcessor(
    starting_core_type = CPUTypes.TIMING, 
    switch_core_type = CPUTypes.O3,
    num_cores = 2,
    isa=ISA.X86,

)

board = X86Board(
    clk_freq="3GHz",
    processor=processor,
    memory=memory,
    cache_hierarchy=cache_hierarchy,
)

command = "m5 exit;" \
        + "echo 'This is running on O3 CPU cores.';" \
        + "sleep 1;" \
        + "m5 exit;"

board.set_kernel_disk_workload(
    kernel=obtain_resource("x86-linux-kernel-5.4.49"),
    disk_image=obtain_resource("x86-ubuntu-18.04-img"),
    readfile_contents=command,
)


simulator = Simulator(board=board)
simulator.run()


print("We can do stuff after an m5 exit event. Prior to continuing the simulation")

simulator.run()

print("And again...")

simulator.run()

