[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/wangpeng/test/playground_test/test_run_dir/PipelinedResetTester/2021070521412518032182155977533406"
  }
]