---

    # 
  # 
  # ======== Result =========
  # 
  # best option name OPQ16,IVF4096,PQ16
  # nprobe: 3
  # QPS 23931.623931623933
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 96.0
  #         FF: 138179
  #         LUT: 107526
  #         DSP48E: 696
  #         
  # QPS: 24999.999999999996
  # Cycles per query: 5600
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 12
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 2334.63
  #         LUT: 2263.41
  #         DSP48E: 0
  #         
  # QPS: 34071.550255536626
  # Cycles per query: 4109
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 73.0
  #         URAM: 88
  #         FF: 25583
  #         LUT: 20487
  #         DSP48E: 162
  #         
  # QPS: 31876.138433515483
  # Cycles per query: 4392
  # PE_NUM_TABLE_CONSTRUCTION: 3
  # Stage 5:
  # 
  #         HBM_bank: 17.0
  #         BRAM_18K: 357.0
  #         URAM: 0.0
  #         FF: 99977.0
  #         LUT: 93012.66666666667
  #         DSP48E: 510.0
  #         
  # QPS: 23931.623931623933
  # Cycles per query: 5850
  # HBM_CHANNEL_NUM: 17
  # STAGE5_COMP_PE_NUM: 17
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 70.0
  #         URAM: 0
  #         FF: 13512.45
  #         LUT: 11322.150000000001
  #         DSP48E: 0
  #         
  # QPS: 28871.93235718705
  # Cycles per query: 4849
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 10115007
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 17.0
  #         BRAM_18K: 1338.0
  #         URAM: 184.0
  #         FF: 771944.0800000001
  #         LUT: 519357.2266666667
  #         DSP48E: 1388.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 17.0
  #         BRAM_18K: 544.0
  #         URAM: 184.0
  #         FF: 282245.08
  #         LUT: 236763.22666666665
  #         DSP48E: 1388.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.9176587301587302%', 'DSP48E': '0.22163120567375888%', 'FF': '0.10198054737358862%', 'LUT': '0.16507118311242022%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '7.712765957446808%', 'FF': '5.299575049091802%', 'LUT': '8.247882916053019%', 'URAM': '10.0%'}
  # Stage 3: {'BRAM_18K': '0.1488095238095238%', 'DSP48E': '0.0%', 'FF': '0.08953999447717231%', 'LUT': '0.17361699189985272%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '1.8105158730158732%', 'DSP48E': '1.795212765957447%', 'FF': '0.9811840328915071%', 'LUT': '1.5714745949926363%', 'URAM': '9.166666666666666%'}
  # Stage 5: {'BRAM_18K': '8.854166666666668%', 'DSP48E': '5.651595744680852%', 'FF': '3.8344148870888564%', 'LUT': '7.134624038618885%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '1.7361111111111112%', 'DSP48E': '0.0%', 'FF': '0.5182425902061856%', 'LUT': '0.8684761597938147%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '6.8014705882352935%', 'DSP48E': '1.440922190201729%', 'FF': '0.9420890525354773%', 'LUT': '0.9089249332751113%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.9089249332751113%
  # Stage 2: {'BRAM_18K': '0.1838235294117647%', 'DSP48E': '50.14409221902017%', 'FF': '48.957097852688875%', 'LUT': '45.414991810102045%', 'URAM': '52.17391304347826%'}
  # LUT only:
  # Stage 2: 45.414991810102045%
  # Stage 3: {'BRAM_18K': '1.1029411764705883%', 'DSP48E': '0.0%', 'FF': '0.8271641085825128%', 'LUT': '0.9559803825391353%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 0.9559803825391353%
  # Stage 4: {'BRAM_18K': '13.419117647058822%', 'DSP48E': '11.671469740634006%', 'FF': '9.06410839827571%', 'LUT': '8.652948470263569%', 'URAM': '47.82608695652174%'}
  # LUT only:
  # Stage 4: 8.652948470263569%
  # Stage 5: {'BRAM_18K': '65.625%', 'DSP48E': '36.74351585014409%', 'FF': '35.422052352515756%', 'LUT': '39.2850984403997%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 39.2850984403997%
  # Stage 6: {'BRAM_18K': '12.867647058823529%', 'DSP48E': '0.0%', 'FF': '4.787488235401659%', 'LUT': '4.782055963420446%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 4.782055963420446%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '33.18452380952381%', 'DSP48E': '15.381205673758865%', 'FF': '29.60634818360334%', 'LUT': '39.837784323351336%', 'URAM': '19.166666666666668%'}


  # Constants
  NLIST: 4096
  NPROBE: 3
  D: 96
  M: 16
  K: 256
  TOPK: 1

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: True
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 12

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 3

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 17 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 17

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_NAME: Deep100M
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U55C # Supported devices: U280, U250, U50
  FREQ: 140
