# Makefile
CC = gcc
OBJ = wordc test

all: $(OBJ)

wordc:
	$(CC) -o wordc wordc.c

test:
	$(CC) -o test test.c

clean:
	rm $(OBJ)
