// Seed: 1257901323
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input tri id_2,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5
);
  assign id_4 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output uwire id_4,
    input supply1 id_5,
    output tri0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    output supply0 id_9,
    output supply0 id_10,
    input uwire id_11,
    input tri id_12,
    input wor id_13,
    output wand id_14,
    output supply0 id_15,
    input wor id_16,
    input wand id_17,
    input wire id_18
);
  wire id_20;
  module_0(
      id_5, id_1, id_11, id_13, id_6, id_2
  );
  assign id_15 = id_11.id_13;
endmodule
