# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# Reading C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/modelsim.tcl
# do FFTtest_run_msim_rtl_verilog.do
# if ![file isdirectory FFTtest_iputf_libs] {
# 	file mkdir FFTtest_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib FFTtest_iputf_libs/fft_ii_0
# ** Warning: (vlib-34) Library already exists at "FFTtest_iputf_libs/fft_ii_0".
# vmap fft_ii_0 ./FFTtest_iputf_libs/fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap fft_ii_0 ./FFTtest_iputf_libs/fft_ii_0 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# file copy -force C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0_1n4096cos.hex ./
# file copy -force C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0_2n4096cos.hex ./
# file copy -force C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0_1n4096sin.hex ./
# file copy -force C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0_2n4096sin.hex ./
# file copy -force C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0_3n4096cos.hex ./
# file copy -force C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0_3n4096sin.hex ./
# 
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_text_pkg.vhd"                             -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:38 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_text_pkg.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_text_pkg
# -- Compiling package body auk_dspip_text_pkg
# -- Loading package auk_dspip_text_pkg
# End time: 15:37:38 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_math_pkg.vhd"                             -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:38 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_math_pkg.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg
# -- Compiling package body auk_dspip_math_pkg
# -- Loading package auk_dspip_math_pkg
# End time: 15:37:38 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_lib_pkg.vhd"                              -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:38 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_lib_pkg.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Compiling package auk_dspip_lib_pkg
# End time: 15:37:38 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_sink.vhd"   -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:38 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_sink.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Compiling entity auk_dspip_avalon_streaming_block_sink
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_block_sink
# End time: 15:37:39 on Apr 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_source.vhd" -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:39 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_source.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_block_source
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_block_source
# End time: 15:37:39 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_roundsat.vhd"                             -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:39 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_roundsat.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat
# -- Compiling architecture beh of auk_dspip_roundsat
# End time: 15:37:39 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_sink.vhd"                -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:39 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_sink.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink
# ** Warning: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_sink.vhd(118): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_sink.vhd(281):Process sink_comb_update_2
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_sink.vhd(283)
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_sink.vhd(191):Process sink_comb_update_1
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_sink.vhd(193)
# End time: 15:37:39 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd"              -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:39 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg
# -- Compiling entity auk_dspip_avalon_streaming_source
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source
# ** Warning: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(164): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(185):Conditional signal assignment line__184
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(172):Conditional signal assignment line__170
# ** Warning: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(165): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(187):Conditional signal assignment line__186
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(176):Conditional signal assignment line__174
# ** Warning: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(109): Nonresolved signal 'source_next_state' may have multiple sources.
#   Drivers:
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(213):Process source_comb_update_2
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(220)
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd(157):Conditional signal assignment line__156
# End time: 15:37:39 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_controller.vhd"          -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:39 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_controller.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller
# End time: 15:37:39 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_dual_port_ram.vhd"                -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:39 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_dual_port_ram.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Compiling entity altera_fft_dual_port_ram
# -- Compiling architecture rtl of altera_fft_dual_port_ram
# End time: 15:37:40 on Apr 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_dual_port_rom.vhd"                -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:40 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_dual_port_rom.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Compiling entity altera_fft_dual_port_rom
# -- Compiling architecture rtl of altera_fft_dual_port_rom
# End time: 15:37:40 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_mult_add.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:40 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_mult_add.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity altera_fft_mult_add
# -- Compiling architecture rtl of altera_fft_mult_add
# -- Loading package altera_lnsim_components
# -- Compiling entity altera_fft_mult_add_new
# -- Compiling architecture rtl of altera_fft_mult_add_new
# -- Loading package altera_mf_components
# -- Compiling entity altera_fft_mult_add_old
# -- Compiling architecture rtl of altera_fft_mult_add_old
# End time: 15:37:40 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_single_port_rom.vhd"              -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:40 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_single_port_rom.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Compiling entity altera_fft_single_port_rom
# -- Compiling architecture rtl of altera_fft_single_port_rom
# End time: 15:37:40 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_fft_pkg.vhd"                             -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:40 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_fft_pkg.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_fft_pkg
# -- Compiling package body auk_fft_pkg
# -- Loading package auk_fft_pkg
# End time: 15:37:40 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/hyper_pipeline_interface.v"                  -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:40 on Apr 23,2019
# vlog -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/hyper_pipeline_interface.v -work fft_ii_0 
# 
# Top level modules:
# End time: 15:37:41 on Apr 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/counter_module.sv"                           -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:41 on Apr 23,2019
# vlog -reportprogress 300 -sv C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/counter_module.sv -work fft_ii_0 
# 
# Top level modules:
# End time: 15:37:41 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/fft_pack.vhd"                                -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:41 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/fft_pack.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package fft_pack
# -- Compiling package body fft_pack
# -- Loading package fft_pack
# End time: 15:37:41 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_cmult_cpx.vhd"                       -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:41 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_cmult_cpx.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package altera_mf_components
# -- Compiling entity apn_fft_cmult_cpx
# -- Compiling architecture model of apn_fft_cmult_cpx
# End time: 15:37:42 on Apr 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_cmult_cpx2.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:42 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_cmult_cpx2.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package altera_mf_components
# -- Compiling entity apn_fft_cmult_cpx2
# -- Compiling architecture model of apn_fft_cmult_cpx2
# End time: 15:37:42 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_can.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:42 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_can.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity apn_fft_mult_can
# -- Compiling architecture rtl of apn_fft_mult_can
# End time: 15:37:42 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_cpx.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:42 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_cpx.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity apn_fft_mult_cpx
# -- Compiling architecture rtl of apn_fft_mult_cpx
# End time: 15:37:42 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_1dp_ram.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:42 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_1dp_ram.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_1dp_ram
# -- Compiling architecture syn of asj_fft_1dp_ram
# End time: 15:37:42 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_1tdp_rom.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:42 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_1tdp_rom.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_1tdp_rom
# -- Compiling architecture syn of asj_fft_1tdp_rom
# End time: 15:37:42 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3dp_rom.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:42 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3dp_rom.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_3dp_rom
# -- Compiling architecture syn of asj_fft_3dp_rom
# End time: 15:37:43 on Apr 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3pi_mram.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:43 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3pi_mram.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_3pi_mram
# -- Compiling architecture syn of asj_fft_3pi_mram
# End time: 15:37:43 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3tdp_rom.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:43 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3tdp_rom.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_3tdp_rom
# -- Compiling architecture syn of asj_fft_3tdp_rom
# End time: 15:37:43 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_4dp_ram.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:43 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_4dp_ram.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_4dp_ram
# -- Compiling architecture syn of asj_fft_4dp_ram
# End time: 15:37:43 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_6tdp_rom.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:43 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_6tdp_rom.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_6tdp_rom
# -- Compiling architecture syn of asj_fft_6tdp_rom
# End time: 15:37:43 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_alt_shift_tdl.vhd"                   -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:43 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_alt_shift_tdl.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_alt_shift_tdl
# -- Compiling architecture SYN of asj_fft_alt_shift_tdl
# End time: 15:37:43 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_ctrl.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:44 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_ctrl.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_bfp_ctrl
# -- Compiling architecture syn of asj_fft_bfp_ctrl
# End time: 15:37:44 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_i.vhd"                           -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:44 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_i.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_bfp_i
# -- Compiling architecture input_bfp of asj_fft_bfp_i
# End time: 15:37:44 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_i_1pt.vhd"                       -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:44 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_i_1pt.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_bfp_i_1pt
# -- Compiling architecture input_bfp of asj_fft_bfp_i_1pt
# End time: 15:37:44 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd"                           -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:44 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_bfp_o
# -- Compiling architecture output_bfp of asj_fft_bfp_o
# ** Warning: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(105): Nonresolved signal 'sdet' may have multiple sources.
#   Drivers:
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(1034):Process fsm
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(1038)
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(247):Process fsm
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(251)
# ** Warning: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(108): Nonresolved signal 'sdetd' may have multiple sources.
#   Drivers:
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(801):Process fsm
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(805)
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(524):Process fsm
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd(528)
# End time: 15:37:44 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o_1pt.vhd"                       -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:44 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o_1pt.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_bfp_o_1pt
# -- Compiling architecture output_bfp of asj_fft_bfp_o_1pt
# End time: 15:37:44 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:44 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_burst_ctrl
# -- Compiling architecture burst_sw of asj_fft_burst_ctrl
# End time: 15:37:44 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl_de.vhd"                   -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:44 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl_de.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_burst_ctrl_de
# -- Compiling architecture cnt_sw of asj_fft_burst_ctrl_de
# End time: 15:37:45 on Apr 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl_qe.vhd"                   -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:45 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl_qe.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_burst_ctrl_qe
# -- Compiling architecture cnt_sw of asj_fft_burst_ctrl_qe
# End time: 15:37:45 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cmult_can.vhd"                       -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:45 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cmult_can.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_cmult_can
# -- Compiling architecture model of asj_fft_cmult_can
# End time: 15:37:45 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cmult_std.vhd"                       -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:45 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cmult_std.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_cmult_std
# -- Compiling architecture model of asj_fft_cmult_std
# End time: 15:37:45 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cnt_ctrl.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:45 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cnt_ctrl.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_cnt_ctrl
# -- Compiling architecture cnt_sw of asj_fft_cnt_ctrl
# End time: 15:37:45 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cnt_ctrl_de.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:45 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cnt_ctrl_de.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_cnt_ctrl_de
# -- Compiling architecture cnt_sw of asj_fft_cnt_ctrl_de
# End time: 15:37:46 on Apr 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_addr.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:46 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_addr.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_cxb_addr
# -- Compiling architecture syn of asj_fft_cxb_addr
# End time: 15:37:46 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:46 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_cxb_data
# -- Compiling architecture syn of asj_fft_cxb_data
# End time: 15:37:46 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data_mram.vhd"                   -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:46 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data_mram.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_cxb_data_mram
# -- Compiling architecture syn of asj_fft_cxb_data_mram
# End time: 15:37:46 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data_r.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:46 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data_r.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_cxb_data_r
# -- Compiling architecture syn of asj_fft_cxb_data_r
# End time: 15:37:46 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dataadgen.vhd"                       -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:46 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dataadgen.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_dataadgen
# -- Compiling architecture gen_all of asj_fft_dataadgen
# End time: 15:37:46 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_data_ram.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:46 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_data_ram.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_data_ram
# -- Compiling architecture SYN of asj_fft_data_ram
# End time: 15:37:47 on Apr 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_data_ram_dp.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:47 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_data_ram_dp.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_data_ram_dp
# -- Compiling architecture SYN of asj_fft_data_ram_dp
# End time: 15:37:47 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dft_bfp.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:47 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dft_bfp.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_dft_bfp
# -- Compiling architecture dft_r4 of asj_fft_dft_bfp
# End time: 15:37:47 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dft_bfp_sgl.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:47 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dft_bfp_sgl.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_dft_bfp_sgl
# -- Compiling architecture dft_r4 of asj_fft_dft_bfp_sgl
# End time: 15:37:47 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dpi_mram.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:47 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dpi_mram.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_dpi_mram
# -- Compiling architecture syn of asj_fft_dpi_mram
# End time: 15:37:47 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dp_mram.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:47 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dp_mram.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_dp_mram
# -- Compiling architecture syn of asj_fft_dp_mram
# End time: 15:37:48 on Apr 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dualstream.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:48 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dualstream.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package fft_pack
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity asj_fft_dualstream
# -- Compiling architecture transform of asj_fft_dualstream
# End time: 15:37:48 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_in_write_sgl.vhd"                    -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:48 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_in_write_sgl.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_in_write_sgl
# -- Compiling architecture writer of asj_fft_in_write_sgl
# End time: 15:37:48 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lcm_mult.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:48 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lcm_mult.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_lcm_mult
# -- Compiling architecture mult of asj_fft_lcm_mult
# End time: 15:37:48 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lcm_mult_2m.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:48 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lcm_mult_2m.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_lcm_mult_2m
# -- Compiling architecture mult of asj_fft_lcm_mult_2m
# End time: 15:37:48 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp.vhd"                             -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:48 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_lpp
# -- Compiling architecture dft of asj_fft_lpp
# End time: 15:37:49 on Apr 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpprdadgen.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:49 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpprdadgen.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_lpprdadgen
# -- Compiling architecture gen_all of asj_fft_lpprdadgen
# End time: 15:37:49 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpprdadr2gen.vhd"                    -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:49 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpprdadr2gen.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_lpprdadr2gen
# -- Compiling architecture gen_all of asj_fft_lpprdadr2gen
# End time: 15:37:49 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp_serial.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:49 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp_serial.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_lpp_serial
# -- Compiling architecture lp of asj_fft_lpp_serial
# End time: 15:37:49 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp_serial_r2.vhd"                   -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:49 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp_serial_r2.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_lpp_serial_r2
# -- Compiling architecture lp of asj_fft_lpp_serial_r2
# End time: 15:37:49 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_mult_add.vhd"                        -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:49 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_mult_add.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_mult_add
# -- Compiling architecture syn of asj_fft_mult_add
# End time: 15:37:49 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:49 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_m_k_counter
# -- Compiling architecture gen_all of asj_fft_m_k_counter
# ** Warning: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd(69): Nonresolved signal 'k_state' may have multiple sources.
#   Drivers:
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd(665):Process fsm
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd(669)
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd(501):Process fsm
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd(505)
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd(322):Process fsm
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd(326)
#     C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd(165):Process fsm
#        Driven at:
#           C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd(169)
# End time: 15:37:49 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_pround.vhd"                          -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:50 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_pround.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_pround
# -- Compiling architecture AROUNDPIPE_SYNTH of asj_fft_pround
# End time: 15:37:50 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_sglstream.vhd"                       -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:50 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_sglstream.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package fft_pack
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity asj_fft_sglstream
# -- Compiling architecture transform of asj_fft_sglstream
# End time: 15:37:50 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_de_so_b.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:50 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_de_so_b.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package fft_pack
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity asj_fft_si_de_so_b
# -- Compiling architecture transform of asj_fft_si_de_so_b
# End time: 15:37:50 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_de_so_bb.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:50 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_de_so_bb.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package fft_pack
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity asj_fft_si_de_so_bb
# -- Compiling architecture transform of asj_fft_si_de_so_bb
# End time: 15:37:50 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_qe_so_b.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:50 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_qe_so_b.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package fft_pack
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity asj_fft_si_qe_so_b
# -- Compiling architecture transform of asj_fft_si_qe_so_b
# End time: 15:37:51 on Apr 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_qe_so_bb.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:51 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_qe_so_bb.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package fft_pack
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity asj_fft_si_qe_so_bb
# -- Compiling architecture transform of asj_fft_si_qe_so_bb
# End time: 15:37:51 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_se_so_b.vhd"                      -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:51 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_se_so_b.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package fft_pack
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity asj_fft_si_se_so_b
# -- Compiling architecture transform of asj_fft_si_se_so_b
# End time: 15:37:51 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_se_so_bb.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:51 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_se_so_bb.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package fft_pack
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity asj_fft_si_se_so_bb
# -- Compiling architecture transform of asj_fft_si_se_so_bb
# End time: 15:37:51 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_sose_so_b.vhd"                    -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:51 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_sose_so_b.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package fft_pack
# -- Loading package auk_dspip_math_pkg
# -- Loading package auk_dspip_lib_pkg
# -- Compiling entity asj_fft_si_sose_so_b
# -- Compiling architecture transform of asj_fft_si_sose_so_b
# End time: 15:37:51 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl.vhd"                             -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:51 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_tdl
# -- Compiling architecture syn of asj_fft_tdl
# End time: 15:37:51 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_bit.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:52 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_bit.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_tdl_bit
# -- Compiling architecture syn of asj_fft_tdl_bit
# End time: 15:37:52 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_bit_rst.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:52 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_bit_rst.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_tdl_bit_rst
# -- Compiling architecture syn of asj_fft_tdl_bit_rst
# End time: 15:37:52 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_rst.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:52 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_rst.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_tdl_rst
# -- Compiling architecture syn of asj_fft_tdl_rst
# End time: 15:37:52 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadgen.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:52 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadgen.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_twadgen
# -- Compiling architecture gen_all of asj_fft_twadgen
# End time: 15:37:52 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadgen_dual.vhd"                    -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:52 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadgen_dual.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_twadgen_dual
# -- Compiling architecture gen_all of asj_fft_twadgen_dual
# End time: 15:37:52 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadsogen.vhd"                       -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:52 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadsogen.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_twadsogen
# -- Compiling architecture gen_all of asj_fft_twadsogen
# End time: 15:37:52 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadsogen_q.vhd"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:52 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadsogen_q.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_twadsogen_q
# -- Compiling architecture gen_all of asj_fft_twadsogen_q
# End time: 15:37:53 on Apr 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twiddle_ctrl_qe.vhd"                 -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:53 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twiddle_ctrl_qe.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_twiddle_ctrl_qe
# -- Compiling architecture cnt_sw of asj_fft_twiddle_ctrl_qe
# End time: 15:37:54 on Apr 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twid_rom_tdp.vhd"                    -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:54 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twid_rom_tdp.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity asj_fft_twid_rom_tdp
# -- Compiling architecture SYN of asj_fft_twid_rom_tdp
# End time: 15:37:54 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl.vhd"                   -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:54 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_unbburst_ctrl
# -- Compiling architecture burst_sw of asj_fft_unbburst_ctrl
# End time: 15:37:54 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl_de.vhd"                -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:54 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl_de.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_unbburst_ctrl_de
# -- Compiling architecture cnt_sw of asj_fft_unbburst_ctrl_de
# End time: 15:37:54 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl_qe.vhd"                -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:54 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl_qe.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_unbburst_ctrl_qe
# -- Compiling architecture cnt_sw of asj_fft_unbburst_ctrl_qe
# End time: 15:37:54 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_sose_ctrl.vhd"              -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:54 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_sose_ctrl.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_unbburst_sose_ctrl
# -- Compiling architecture burst_sw of asj_fft_unbburst_sose_ctrl
# End time: 15:37:54 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_wrengen.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:54 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_wrengen.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_wrengen
# -- Compiling architecture gen_all of asj_fft_wrengen
# End time: 15:37:54 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_wrswgen.vhd"                         -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:54 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_wrswgen.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Compiling entity asj_fft_wrswgen
# -- Compiling architecture gen_all of asj_fft_wrswgen
# End time: 15:37:55 on Apr 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/twid_rom.vhd"                                -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:55 on Apr 23,2019
# vcom -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/twid_rom.vhd -work fft_ii_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fft_pack
# -- Loading package LPM_COMPONENTS
# -- Loading package altera_mf_components
# -- Compiling entity twid_rom
# -- Compiling architecture SYN of twid_rom
# End time: 15:37:55 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_cpx_1825.v"                     -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:55 on Apr 23,2019
# vlog -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_cpx_1825.v -work fft_ii_0 
# 
# Top level modules:
# End time: 15:37:55 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0.sv"                                    -work fft_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:55 on Apr 23,2019
# vlog -reportprogress 300 -sv C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0.sv -work fft_ii_0 
# -- Compiling module FFT_fft_ii_0
# 
# Top level modules:
# 	FFT_fft_ii_0
# End time: 15:37:55 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/FFT.v"                                                                       
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:55 on Apr 23,2019
# vlog -reportprogress 300 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/FFT.v 
# -- Compiling module FFT
# 
# Top level modules:
# 	FFT
# End time: 15:37:55 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.1/projects/FFTtest {C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:55 on Apr 23,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.1/projects/FFTtest" C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v 
# -- Compiling module ledMatrix
# 
# Top level modules:
# 	ledMatrix
# End time: 15:37:56 on Apr 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.1/projects/FFTtest/simulation {C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:56 on Apr 23,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.1/projects/FFTtest/simulation" C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v 
# -- Compiling module ledMatrix_tb
# 
# Top level modules:
# 	ledMatrix_tb
# End time: 15:37:56 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L fft_ii_0 -voptargs="+acc"  ledMatrix_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L fft_ii_0 -voptargs=""+acc"" ledMatrix_tb 
# Start time: 15:37:56 on Apr 23,2019
# Loading work.ledMatrix_tb
# Loading work.ledMatrix
# 
# do C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/load_sim.tcl
#
# NativeLink Simulation Initialisation Script
# ===========================================
# By: Thomas Carpenter
# Date: 31st December 2017
# For: University of Leeds
#
# Description
# ===========
# This is a basic sample script for initialising a simulation
#
# All commands in this script will be executed, and comments will
# be printed to the screen
#
# Most of the work in compiling is done by Quartus automatically.
# Here we can add some extra commands.
#
# There is lots of stuff you can do, such as running initialisation
# scripts, preparing memory contents, setting up the simulator.
#
# 
#
# First lets clean up any old NativeLink backup files. Quartus
# creates a new backup file every time it runs. It never deletes
# these files so you end up with an ever increasing number of them.
#
# The {*}[glob -nocomplain ... ] command performs wildcard matching
# of filenames, to make sure we get all .bak files. The "-nocomplain"
# and "catch {}" ensure that if no backups exist, there is no error.
#
# 
# catch {file delete {*}[glob -nocomplain *_msim_rtl_verilog.do.bak*]}
# 0
# 
#
# This will continue executing our script if a break point in the
# simulation is reached - for example the $stop command in Verilog
#
# 
# onbreak {resume}
# 
# 
# Once you add signals to the Wave view to see them graphically
# and got them all set up to your liking (Radix, arrangement, etc.)
# it is possible to save that layout as a "Waveform Format Do File".
# From modelsim if you click on the Wave window and File->Save Format
# this will generate the "Do" file for you.
#
# I will assume that you saved the file with name "wave.do" (default)
# in the simulation folder (same place as this TCL).
#
# Each time we run the simulation, we can run this file to restore 
# the setup:
#
#   do <filename>
#
# Of course the first time you run the simulation the file might not
# yet exist - you might never choose to save a format. So we also
# first check if the file exists before do-ing it.
# 
# 
# We normalise the filename to prevent issues with spaces in the filename
# set waveFile [file normalize "./wave.do"]
# C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/wave.do
# 
# if { [file exists $waveFile] } {
#     #If the saved file exists, load it
#     do $waveFile
# } else {
#     #Otherwise simply add all signals in the testbench formatted as unsigned decimal.
#     add wave -radix unsigned -position insertpoint sim:/*
# }
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider TopLevel
# add wave -noupdate -divider aFIFO
# add wave -noupdate -radix unsigned -radixshowbase 0 /ledMatrix_tb/MCLK_sig
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nick  Hostname: DESKTOP-23HRAP8  ProcessID: 6172
#           Attempting to use alternate WLF file "./wlft8sxmq3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8sxmq3
# add wave -noupdate -radix unsigned -radixshowbase 0 /ledMatrix_tb/source_vaid_sig
# add wave -noupdate -radix unsigned -radixshowbase 0 /ledMatrix_tb/F_BIN_IN_sig
# add wave -noupdate -radix unsigned -radixshowbase 0 /ledMatrix_tb/RESET_sig
# add wave -noupdate -radix unsigned -radixshowbase 0 /ledMatrix_tb/ledMatrix_inst/wrt_pointer
# add wave -noupdate -radix unsigned -radixshowbase 0 /ledMatrix_tb/ledMatrix_inst/avg
# add wave -noupdate -radix unsigned -childformat {{{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[0]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[1]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[2]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[3]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[4]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[5]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[6]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[7]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[8]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[9]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[10]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[11]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[12]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[13]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[14]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[15]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[16]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[17]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[18]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[19]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[20]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[21]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[22]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[23]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[24]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[25]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[26]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[27]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[28]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[29]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[30]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[31]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[32]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[33]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[34]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[35]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[36]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[37]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[38]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[39]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[40]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[41]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[42]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[43]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[44]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[45]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[46]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[47]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[48]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[49]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[50]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[51]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[52]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[53]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[54]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[55]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[56]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[57]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[58]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[59]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[60]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[61]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[62]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[63]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[64]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[65]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[66]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[67]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[68]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[69]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[70]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[71]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[72]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[73]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[74]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[75]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[76]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[77]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[78]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[79]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[80]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[81]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[82]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[83]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[84]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[85]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[86]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[87]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[88]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[89]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[90]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[91]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[92]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[93]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[94]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[95]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[96]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[97]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[98]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[99]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[100]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[101]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[102]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[103]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[104]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[105]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[106]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[107]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[108]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[109]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[110]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[111]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[112]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[113]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[114]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[115]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[116]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[117]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[118]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[119]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[120]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[121]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[122]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[123]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[124]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[125]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[126]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[127]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[128]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[129]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[130]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[131]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[132]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[133]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[134]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[135]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[136]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[137]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[138]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[139]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[140]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[141]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[142]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[143]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[144]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[145]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[146]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[147]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[148]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[149]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[150]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[151]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[152]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[153]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[154]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[155]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[156]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[157]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[158]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[159]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[160]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[161]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[162]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[163]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[164]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[165]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[166]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[167]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[168]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[169]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[170]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[171]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[172]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[173]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[174]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[175]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[176]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[177]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[178]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[179]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[180]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[181]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[182]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[183]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[184]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[185]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[186]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[187]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[188]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[189]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[190]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[191]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[192]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[193]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[194]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[195]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[196]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[197]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[198]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[199]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[200]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[201]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[202]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[203]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[204]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[205]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[206]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[207]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[208]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[209]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[210]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[211]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[212]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[213]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[214]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[215]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[216]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[217]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[218]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[219]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[220]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[221]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[222]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[223]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[224]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[225]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[226]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[227]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[228]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[229]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[230]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[231]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[232]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[233]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[234]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[235]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[236]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[237]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[238]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[239]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[240]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[241]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[242]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[243]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[244]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[245]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[246]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[247]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[248]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[249]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[250]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[251]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[252]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[253]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[254]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[255]} -radix unsigned}} -radixshowbase 0 -expand -subitemconfig {{/ledMatrix_tb/ledMatrix_inst/Bin_buffer[0]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[1]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[2]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[3]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[4]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[5]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[6]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[7]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[8]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[9]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[10]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[11]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[12]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[13]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[14]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[15]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[16]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[17]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[18]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[19]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[20]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[21]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[22]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[23]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[24]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[25]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[26]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[27]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[28]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[29]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[30]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[31]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[32]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[33]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[34]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[35]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[36]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[37]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[38]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[39]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[40]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[41]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[42]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[43]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[44]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[45]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[46]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[47]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[48]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[49]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[50]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[51]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[52]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[53]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[54]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[55]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[56]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[57]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[58]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[59]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[60]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[61]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[62]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[63]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[64]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[65]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[66]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[67]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[68]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[69]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[70]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[71]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[72]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[73]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[74]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[75]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[76]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[77]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[78]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[79]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[80]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[81]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[82]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[83]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[84]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[85]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[86]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[87]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[88]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[89]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[90]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[91]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[92]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[93]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[94]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[95]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[96]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[97]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[98]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[99]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[100]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[101]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[102]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[103]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[104]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[105]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[106]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[107]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[108]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[109]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[110]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[111]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[112]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[113]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[114]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[115]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[116]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[117]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[118]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[119]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[120]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[121]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[122]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[123]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[124]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[125]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[126]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[127]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[128]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[129]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[130]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[131]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[132]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[133]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[134]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[135]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[136]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[137]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[138]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[139]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[140]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[141]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[142]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[143]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[144]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[145]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[146]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[147]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[148]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[149]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[150]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[151]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[152]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[153]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[154]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[155]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[156]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[157]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[158]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[159]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[160]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[161]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[162]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[163]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[164]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[165]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[166]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[167]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[168]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[169]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[170]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[171]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[172]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[173]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[174]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[175]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[176]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[177]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[178]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[179]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[180]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[181]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[182]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[183]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[184]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[185]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[186]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[187]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[188]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[189]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[190]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[191]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[192]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[193]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[194]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[195]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[196]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[197]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[198]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[199]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[200]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[201]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[202]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[203]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[204]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[205]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[206]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[207]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[208]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[209]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[210]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[211]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[212]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[213]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[214]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[215]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[216]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[217]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[218]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[219]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[220]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[221]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[222]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[223]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[224]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[225]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[226]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[227]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[228]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[229]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[230]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[231]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[232]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[233]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[234]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[235]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[236]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[237]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[238]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[239]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[240]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[241]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[242]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[243]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[244]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[245]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[246]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[247]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[248]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[249]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[250]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[251]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[252]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[253]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[254]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/Bin_buffer[255]} {-radix unsigned -radixshowbase 0}} /ledMatrix_tb/ledMatrix_inst/Bin_buffer
# add wave -noupdate -radix unsigned -radixshowbase 0 /ledMatrix_tb/ledMatrix_inst/column_heights
# add wave -noupdate -radix unsigned -radixshowbase 0 /ledMatrix_tb/ledMatrix_inst/column_counter
# add wave -noupdate -radix unsigned -radixshowbase 0 /ledMatrix_tb/ledMatrix_inst/buffer_full
# add wave -noupdate -radix unsigned -radixshowbase 0 /ledMatrix_tb/ledMatrix_inst/calc_average
# add wave -noupdate -radix unsigned -childformat {{{/ledMatrix_tb/ledMatrix_inst/i[31]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[30]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[29]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[28]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[27]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[26]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[25]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[24]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[23]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[22]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[21]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[20]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[19]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[18]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[17]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[16]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[15]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[14]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[13]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[12]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[11]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[10]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[9]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[8]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[7]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[6]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[5]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[4]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[3]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[2]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[1]} -radix unsigned} {{/ledMatrix_tb/ledMatrix_inst/i[0]} -radix unsigned}} -radixshowbase 0 -subitemconfig {{/ledMatrix_tb/ledMatrix_inst/i[31]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[30]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[29]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[28]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[27]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[26]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[25]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[24]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[23]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[22]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[21]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[20]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[19]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[18]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[17]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[16]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[15]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[14]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[13]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[12]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[11]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[10]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[9]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[8]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[7]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[6]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[5]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[4]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[3]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[2]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[1]} {-radix unsigned -radixshowbase 0} {/ledMatrix_tb/ledMatrix_inst/i[0]} {-radix unsigned -radixshowbase 0}} /ledMatrix_tb/ledMatrix_inst/i
# add wave -noupdate -radix unsigned -radixshowbase 0 /ledMatrix_tb/ledMatrix_inst/sum_of_group
# add wave -noupdate -radix unsigned -radixshowbase 0 /ledMatrix_tb/ledMatrix_inst/average_of_group
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {209778 ps} 0} {{Cursor 2} {74196030000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 261
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits us
# update
# WaveRestoreZoom {32777 ps} {386779 ps}
# 
#
# Then we can configure the units for the timeline. Lets stick to
# nanoseconds instead of the default of picoseconds.
#
# 
# configure wave -timelineunits us
# 
# 
# Next we can start the simulation. We simply say "run".
#
# The "run" command can be followed by a time parameter, such as:
#
#     run 100ns     # Run for 100ns
#     run -all      # Run until the testbench stops changing stimuli
#     run 10        # Run for 10 "timesteps" (typically 1ps per step)
#
# ========== Simulation Starts Here ===========
# 
# run 1000ms
# Break key hit
# Break in Module ledMatrix_tb at C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v line 51
# altEditor error: couldn't execute "C:\Program Files (x86)\Notepad++\notepad++.exe": no such file or directory
# 
# ========== Simulation Ends Here ===========
#
# Once the simulation finishes we will reach here
#
# Let's for example zoom out in the wave display to fit all data
#
# 
# wave zoom full
# 0 ps
# 44136120 ns
# End time: 15:39:25 on Apr 23,2019, Elapsed time: 0:01:29
# Errors: 1, Warnings: 2
