
edif2ngd  -l "MachXO2" -d LCMXO2-7000HE -path "/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1" -path "/media/sf_Downloads/Code/DAISI/CPLD Firmware"   "/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.edi" "DAISI_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="IDLE_2"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="WAIT_FOR_ACK_2"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="WRITE_ADDR_DATA_2"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="WAIT_FOR_ACK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="WRITE_ADDR_DATA"  />
Writing the design to DAISI_impl1.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO2" -d LCMXO2-7000HE  -p "/usr/local/diamond/3.9_x64/ispfpga/xo2c00/data"  -p "/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1" -p "/media/sf_Downloads/Code/DAISI/CPLD Firmware"  "DAISI_impl1.ngo" "DAISI_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'DAISI_impl1.ngo' ...
Loading NGL library '/usr/local/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="OSCH_inst_SEDSTDBY" arg2="OSCH_inst_SEDSTDBY"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="1"  />

Design Results:
    124 blocks expanded
Complete the first expansion.
Writing 'DAISI_impl1.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial   "DAISI_impl1.ngd" -o "DAISI_impl1_map.ncd" -pr "DAISI_impl1.prf" -mp "DAISI_impl1.mrp" -lpf "/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1_synplify.lpf" -lpf "/media/sf_Downloads/Code/DAISI/CPLD Firmware/DAISI.lpf" -c 0            
map:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: DAISI_impl1.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 4.

Loading device for application baspr from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="reset"  />
    <postMsg mid="52101145" type="Warning" dynamic="2" navigation="0" arg0="OSCH_inst" arg1="pcm1/PCNTR_Inst0"  />
    <postMsg mid="52101147" type="Warning" dynamic="1" navigation="0" arg0="pcm1/PCNTR_Inst0"  />
    <postMsg mid="52101151" type="Warning" dynamic="1" navigation="0" arg0="pcm1/PCNTR_Inst0"  />
    <postMsg mid="52101174" type="Warning" dynamic="1" navigation="0" arg0="pcm1/PCNTR_Inst0"  />
    <postMsg mid="52101176" type="Warning" dynamic="1" navigation="0" arg0="pcm1/PCNTR_Inst0"  />



Design Summary:
   Number of registers:     43 out of  7209 (1%)
      PFU registers:           41 out of  6864 (1%)
      PIO registers:            2 out of   345 (1%)
   Number of SLICEs:        24 out of  3432 (1%)
      SLICEs as Logic/ROM:     24 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:         45 out of  6864 (1%)
      Number used as logic LUTs:         45
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 22 + 4(JTAG) out of 115 (23%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       Yes
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  1 out of 1 (100%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  4
     Net osc_clk_c: 1 loads, 1 rising, 0 falling (Driver: OSCH_inst )
     Net clock_00_0192_0: 21 loads, 21 rising, 0 falling (Driver: pll_inst/PLLInst_0 )
     Net clock_84_0000_c: 7 loads, 7 rising, 0 falling (Driver: pll_inst/PLLInst_0 )
     Net efb_inst/spi_clk_i: 1 loads, 1 rising, 0 falling (Driver: PIO spi_clk )
   Number of Clock Enables:  4
     Net clock_00_0096_c: 11 loads, 9 LSLICEs
     Net rs232_decoder_encoder_inst/rx_valid_RNINSRE: 5 loads, 5 LSLICEs
     Net rs232_decoder_encoder_inst/rx_count17_RNIE23G: 4 loads, 4 LSLICEs
     Net spi_controller_inst/N_48_i: 3 loads, 3 LSLICEs
   Number of local set/reset loads for net reset merged into GSR:  43
   Number of LSRs:  1
     Net reset: 1 loads, 0 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net clock_00_0096_c: 15 loads
     Net rs232_decoder_encoder_inst/un6_c4: 12 loads
     Net rs232_decoder_encoder_inst/outgoing_data12: 9 loads
     Net rs232_decoder_encoder_inst/rx_count[0]: 6 loads
     Net rs232_decoder_encoder_inst/tx_count[0]: 6 loads
     Net spi_controller_inst/state[0]: 6 loads
     Net spi_controller_inst/state[1]: 6 loads
     Net wb_cyc: 6 loads
     Net rs232_decoder_encoder_inst/rx_count[1]: 5 loads
     Net rs232_decoder_encoder_inst/rx_valid_RNINSRE: 5 loads
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="102" arg1="clock_00_0096"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;clock_00_0096&quot; SITE &quot;102&quot; ;&quot;: " arg1="102"  />
    <postMsg mid="1103805" type="Warning" dynamic="2" navigation="0" arg0="In &quot;LOCATE COMP &quot;spi_clk&quot; SITE &quot;44&quot; ;&quot;: " arg1="44"  />
    <postMsg mid="1103805" type="Warning" dynamic="2" navigation="0" arg0="In &quot;LOCATE COMP &quot;spi_mosi&quot; SITE &quot;71&quot; ;&quot;: " arg1="71"  />
    <postMsg mid="1103805" type="Warning" dynamic="2" navigation="0" arg0="In &quot;LOCATE COMP &quot;spi_miso&quot; SITE &quot;45&quot; ;&quot;: " arg1="45"  />
    <postMsg mid="1103805" type="Warning" dynamic="2" navigation="0" arg0="In &quot;LOCATE COMP &quot;spi_csn&quot; SITE &quot;40&quot; ;&quot;: " arg1="40"  />
 

   Number of warnings:  12
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 190 MB

Dumping design to file DAISI_impl1_map.ncd.

mpartrce -p "DAISI_impl1.p2t" -f "DAISI_impl1.p3t" -tf "DAISI_impl1.pt" "DAISI_impl1_map.ncd" "DAISI_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "DAISI_impl1_map.ncd"
Wed Jul 12 20:48:52 2017

PAR: Place And Route Diamond (64-bit) 3.9.1.119.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "/media/sf_Downloads/Code/DAISI/CPLD Firmware/promote.xml" -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF DAISI_impl1_map.ncd DAISI_impl1.dir/5_1.ncd DAISI_impl1.prf
Preference file: DAISI_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file DAISI_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   22+4(JTAG)/336     8% used
                  22+4(JTAG)/115     23% bonded
   IOLOGIC            2/336          <1% used

   SLICE             24/3432         <1% used

   GSR                1/1           100% used
   OSC                1/1           100% used
   PLL                1/2            50% used
   PCNTR              1/1           100% used
   EFB                1/1           100% used


Number of Signals: 108
Number of Connections: 255
    <postMsg mid="61061045" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   16 out of 22 pins locked (72% locked).

The following 2 signals are selected to use the primary clock routing resources:
    clock_84_0000_c (driver: pll_inst/PLLInst_0, clk load #: 6)
    clock_00_0192_0 (driver: pll_inst/PLLInst_0, clk load #: 21)


The following 1 signal is selected to use the secondary clock routing resources:
    clock_00_0096_c (driver: SLICE_0, clk load #: 0, sr load #: 0, ce load #: 11)

Signal reset is selected as Global Set/Reset.
.
Starting Placer Phase 0.
.......
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
...................
Placer score = 43980.
Finished Placer Phase 1.  REAL time: 5 secs 

Starting Placer Phase 2.
.
Placer score =  43967
Finished Placer Phase 2.  REAL time: 5 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 1 out of 2 (50%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clock_84_0000_c" from CLKOP on comp "pll_inst/PLLInst_0" on PLL site "LPLL", clk load = 6
  PRIMARY "clock_00_0192_0" from CLKOS on comp "pll_inst/PLLInst_0" on PLL site "LPLL", clk load = 21
  SECONDARY "clock_00_0096_c" from Q0 on comp "SLICE_0" on site "R21C18D", clk load = 0, ce load = 11, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 1 out of 8 (12%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   22 + 4(JTAG) out of 336 (7.7%) PIO sites used.
   22 + 4(JTAG) out of 115 (22.6%) bonded PIO sites used.
   Number of PIO comps: 22; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 4 / 28 ( 14%)  | 3.3V       | -         |
| 1        | 11 / 29 ( 37%) | 3.3V       | -         |
| 2        | 7 / 29 ( 24%)  | 3.3V       | -         |
| 3        | 0 / 9 (  0%)   | 3.3V       | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 0 / 10 (  0%)  | -          | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 3 secs 

Dumping design to file DAISI_impl1.dir/5_1.ncd.

0 connections routed; 255 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=osc_clk_c loads=2 clock_loads=1&#xA;   Signal=pcm1/GND loads=1 clock_loads=1"  />

Completed router resource preassignment. Real time: 6 secs 

Start NBR router at Wed Jul 12 20:48:58 PDT 2017

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Wed Jul 12 20:48:58 PDT 2017

Start NBR section for initial routing at Wed Jul 12 20:48:59 PDT 2017
Level 1, iteration 1
0(0.00%) conflict; 176(69.02%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.201ns/0.000ns; real time: 7 secs 
Level 2, iteration 1
0(0.00%) conflict; 173(67.84%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.716ns/0.000ns; real time: 7 secs 
Level 3, iteration 1
0(0.00%) conflict; 173(67.84%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.716ns/0.000ns; real time: 7 secs 
Level 4, iteration 1
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.716ns/0.000ns; real time: 7 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Wed Jul 12 20:48:59 PDT 2017
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.889ns/0.000ns; real time: 7 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.889ns/0.000ns; real time: 7 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.889ns/0.000ns; real time: 7 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at Wed Jul 12 20:48:59 PDT 2017

Start NBR section for re-routing at Wed Jul 12 20:48:59 PDT 2017
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.889ns/0.000ns; real time: 7 secs 

Start NBR section for post-routing at Wed Jul 12 20:48:59 PDT 2017

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 6.889ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=osc_clk_c loads=2 clock_loads=1&#xA;   Signal=pcm1/GND loads=1 clock_loads=1"  />

Total CPU time 5 secs 
Total REAL time: 7 secs 
Completely routed.
End of route.  255 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file DAISI_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 6.889
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.384
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 5 secs 
Total REAL time to completion: 8 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "DAISI_impl1.t2b" -w "DAISI_impl1.ncd" -jedec "DAISI_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.9.1.119
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file DAISI_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
    <postMsg mid="71061116" type="Warning" dynamic="1" navigation="0" arg0="OSCH_inst"  />
DRC detected 0 errors and 1 warnings.
Reading Preference File from DAISI_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                       EFB_USER  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "DAISI_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
