{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 15:28:19 2012 " "Info: Processing started: Fri Apr 27 15:28:19 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --lower_priority --read_settings_files=on --write_settings_files=off FPGA_MIPS -c FPGA_MIPS " "Info: Command: quartus_map --lower_priority --read_settings_files=on --write_settings_files=off FPGA_MIPS -c FPGA_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior " "Info: Found design unit 1: control-behavior" {  } { { "control.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/control.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/control.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute-behavior " "Info: Found design unit 1: Execute-behavior" {  } { { "execute.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/execute.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Info: Found entity 1: Execute" {  } { { "execute.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/execute.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifetch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ifetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ifetch-behavior " "Info: Found design unit 1: Ifetch-behavior" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ifetch " "Info: Found entity 1: Ifetch" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_emb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mips_emb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_EMB " "Info: Found entity 1: MIPS_EMB" {  } { { "MIPS_EMB.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_EMB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_de2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mips_de2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_DE2 " "Info: Found entity 1: MIPS_DE2" {  } { { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector execute.vhd(46) " "Warning (10645): VHDL type inferencing warning at execute.vhd(46): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "execute.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/execute.vhd" 46 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector execute.vhd(69) " "Warning (10645): VHDL type inferencing warning at execute.vhd(69): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "execute.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/execute.vhd" 69 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector execute.vhd(71) " "Warning (10645): VHDL type inferencing warning at execute.vhd(71): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "execute.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/execute.vhd" 71 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector execute.vhd(78) " "Warning (10645): VHDL type inferencing warning at execute.vhd(78): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "execute.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/execute.vhd" 78 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector execute.vhd(80) " "Warning (10645): VHDL type inferencing warning at execute.vhd(80): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "execute.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/execute.vhd" 80 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector execute.vhd(82) " "Warning (10645): VHDL type inferencing warning at execute.vhd(82): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "execute.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/execute.vhd" 82 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector ifetch.vhd(39) " "Warning (10645): VHDL type inferencing warning at ifetch.vhd(39): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 39 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector ifetch.vhd(41) " "Warning (10645): VHDL type inferencing warning at ifetch.vhd(41): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 41 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector ifetch.vhd(43) " "Warning (10645): VHDL type inferencing warning at ifetch.vhd(43): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 43 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector ifetch.vhd(45) " "Warning (10645): VHDL type inferencing warning at ifetch.vhd(45): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 45 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector ifetch.vhd(47) " "Warning (10645): VHDL type inferencing warning at ifetch.vhd(47): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 47 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector ifetch.vhd(49) " "Warning (10645): VHDL type inferencing warning at ifetch.vhd(49): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 49 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector ifetch.vhd(51) " "Warning (10645): VHDL type inferencing warning at ifetch.vhd(51): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 51 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector ifetch.vhd(53) " "Warning (10645): VHDL type inferencing warning at ifetch.vhd(53): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 53 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector ifetch.vhd(56) " "Warning (10645): VHDL type inferencing warning at ifetch.vhd(56): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 56 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector ifetch.vhd(58) " "Warning (10645): VHDL type inferencing warning at ifetch.vhd(58): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 58 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector ifetch.vhd(60) " "Warning (10645): VHDL type inferencing warning at ifetch.vhd(60): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 60 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector ifetch.vhd(62) " "Warning (10645): VHDL type inferencing warning at ifetch.vhd(62): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 62 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector ifetch.vhd(64) " "Warning (10645): VHDL type inferencing warning at ifetch.vhd(64): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 64 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector ifetch.vhd(66) " "Warning (10645): VHDL type inferencing warning at ifetch.vhd(66): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 66 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector ifetch.vhd(68) " "Warning (10645): VHDL type inferencing warning at ifetch.vhd(68): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 68 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector ifetch.vhd(70) " "Warning (10645): VHDL type inferencing warning at ifetch.vhd(70): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 70 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector ifetch.vhd(86) " "Warning (10645): VHDL type inferencing warning at ifetch.vhd(86): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 86 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector ifetch.vhd(110) " "Warning (10645): VHDL type inferencing warning at ifetch.vhd(110): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 110 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_DE2 " "Info: Elaborating entity \"MIPS_DE2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "top_cycloneii.vhd 2 1 " "Warning: Using design file top_cycloneii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_cycloneii-behavior " "Info: Found design unit 1: top_cycloneii-behavior" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top_cycloneii " "Info: Found entity 1: top_cycloneii" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(340) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(340): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 340 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(342) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(342): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 342 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(359) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(359): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 359 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(361) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(361): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 361 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(412) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(412): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 412 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(414) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(414): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 414 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(640) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(640): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 640 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(642) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(642): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 642 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(644) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(644): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 644 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(646) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(646): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 646 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(648) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(648): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 648 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(650) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(650): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 650 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(652) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(652): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 652 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(654) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(654): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 654 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(656) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(656): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 656 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(658) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(658): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 658 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(660) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(660): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 660 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(662) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(662): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 662 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(664) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(664): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 664 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(666) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(666): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 666 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(668) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(668): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 668 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(670) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(670): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 670 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(675) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(675): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 675 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(677) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(677): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 677 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(679) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(679): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 679 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(681) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(681): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 681 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(683) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(683): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 683 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(685) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(685): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 685 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(687) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(687): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 687 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(689) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(689): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 689 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(691) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(691): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 691 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(693) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(693): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 693 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(695) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(695): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 695 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(697) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(697): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 697 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(699) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(699): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 699 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(701) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(701): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 701 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(703) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(703): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 703 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(705) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(705): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 705 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector top_cycloneii.vhd(707) " "Warning (10645): VHDL type inferencing warning at top_cycloneii.vhd(707): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 707 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_cycloneii top_cycloneii:inst " "Info: Elaborating entity \"top_cycloneii\" for hierarchy \"top_cycloneii:inst\"" {  } { { "MIPS_DE2.bdf" "inst" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 48 408 600 464 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PB2_Single_Pulse top_cycloneii.vhd(171) " "Warning (10036): Verilog HDL or VHDL warning at top_cycloneii.vhd(171): object \"PB2_Single_Pulse\" assigned a value but never read" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PB1_Single_Pulse top_cycloneii.vhd(171) " "Warning (10036): Verilog HDL or VHDL warning at top_cycloneii.vhd(171): object \"PB1_Single_Pulse\" assigned a value but never read" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom\"" {  } { { "top_cycloneii.vhd" "tiny_char_gen_rom" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom " "Info: Elaborated megafunction instantiation \"top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 186 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom " "Info: Instantiated megafunction \"top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 9 " "Info: Parameter \"LPM_WIDTHAD\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 512 " "Info: Parameter \"LPM_NUMWORDS\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE tcgrom.mif " "Info: Parameter \"LPM_FILE\" = \"tcgrom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 186 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom\|altrom:srom top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom " "Info: Elaborated megafunction instantiation \"top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom\|altrom:srom\", which is child of megafunction instantiation \"top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 186 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom " "Info: Elaborated megafunction instantiation \"top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom\"" {  } { { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 186 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6401.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6401 " "Info: Found entity 1: altsyncram_6401" {  } { { "db/altsyncram_6401.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/altsyncram_6401.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6401 top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated " "Info: Elaborating entity \"altsyncram_6401\" for hierarchy \"top_cycloneii:inst\|LPM_ROM:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM top_cycloneii:inst\|LPM_ROM:format_rom " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"top_cycloneii:inst\|LPM_ROM:format_rom\"" {  } { { "top_cycloneii.vhd" "format_rom" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "top_cycloneii:inst\|LPM_ROM:format_rom " "Info: Elaborated megafunction instantiation \"top_cycloneii:inst\|LPM_ROM:format_rom\"" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 200 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_cycloneii:inst\|LPM_ROM:format_rom " "Info: Instantiated megafunction \"top_cycloneii:inst\|LPM_ROM:format_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 6 " "Info: Parameter \"LPM_WIDTHAD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 60 " "Info: Parameter \"LPM_NUMWORDS\" = \"60\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE format.mif " "Info: Parameter \"LPM_FILE\" = \"format.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 200 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom top_cycloneii:inst\|LPM_ROM:format_rom\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"top_cycloneii:inst\|LPM_ROM:format_rom\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_cycloneii:inst\|LPM_ROM:format_rom\|altrom:srom top_cycloneii:inst\|LPM_ROM:format_rom " "Info: Elaborated megafunction instantiation \"top_cycloneii:inst\|LPM_ROM:format_rom\|altrom:srom\", which is child of megafunction instantiation \"top_cycloneii:inst\|LPM_ROM:format_rom\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 200 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_cycloneii:inst\|LPM_ROM:format_rom\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"top_cycloneii:inst\|LPM_ROM:format_rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_cycloneii:inst\|LPM_ROM:format_rom\|altrom:srom\|altsyncram:rom_block top_cycloneii:inst\|LPM_ROM:format_rom " "Info: Elaborated megafunction instantiation \"top_cycloneii:inst\|LPM_ROM:format_rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"top_cycloneii:inst\|LPM_ROM:format_rom\"" {  } { { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 200 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c201.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c201.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c201 " "Info: Found entity 1: altsyncram_c201" {  } { { "db/altsyncram_c201.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/altsyncram_c201.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c201 top_cycloneii:inst\|LPM_ROM:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated " "Info: Elaborating entity \"altsyncram_c201\" for hierarchy \"top_cycloneii:inst\|LPM_ROM:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ifetch top_cycloneii:inst\|Ifetch:IFE " "Info: Elaborating entity \"Ifetch\" for hierarchy \"top_cycloneii:inst\|Ifetch:IFE\"" {  } { { "top_cycloneii.vhd" "IFE" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 215 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "idecode.vhd 2 1 " "Warning: Using design file idecode.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Idecode-behavior " "Info: Found design unit 1: Idecode-behavior" {  } { { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Idecode " "Info: Found entity 1: Idecode" {  } { { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector idecode.vhd(53) " "Warning (10645): VHDL type inferencing warning at idecode.vhd(53): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 53 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector idecode.vhd(61) " "Warning (10645): VHDL type inferencing warning at idecode.vhd(61): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 61 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector idecode.vhd(65) " "Warning (10645): VHDL type inferencing warning at idecode.vhd(65): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 65 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector idecode.vhd(73) " "Warning (10645): VHDL type inferencing warning at idecode.vhd(73): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 73 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector idecode.vhd(82) " "Warning (10645): VHDL type inferencing warning at idecode.vhd(82): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 82 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector idecode.vhd(83) " "Warning (10645): VHDL type inferencing warning at idecode.vhd(83): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 83 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector idecode.vhd(84) " "Warning (10645): VHDL type inferencing warning at idecode.vhd(84): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 84 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector idecode.vhd(85) " "Warning (10645): VHDL type inferencing warning at idecode.vhd(85): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 85 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector idecode.vhd(86) " "Warning (10645): VHDL type inferencing warning at idecode.vhd(86): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 86 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector idecode.vhd(87) " "Warning (10645): VHDL type inferencing warning at idecode.vhd(87): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 87 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector idecode.vhd(88) " "Warning (10645): VHDL type inferencing warning at idecode.vhd(88): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 88 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Idecode top_cycloneii:inst\|Idecode:ID " "Info: Elaborating entity \"Idecode\" for hierarchy \"top_cycloneii:inst\|Idecode:ID\"" {  } { { "top_cycloneii.vhd" "ID" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 225 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control top_cycloneii:inst\|control:CTL " "Info: Elaborating entity \"control\" for hierarchy \"top_cycloneii:inst\|control:CTL\"" {  } { { "top_cycloneii.vhd" "CTL" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 236 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute top_cycloneii:inst\|Execute:EXE " "Info: Elaborating entity \"Execute\" for hierarchy \"top_cycloneii:inst\|Execute:EXE\"" {  } { { "top_cycloneii.vhd" "EXE" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 250 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dmemory.vhd 2 1 " "Warning: Using design file dmemory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-behavior " "Info: Found design unit 1: dmemory-behavior" {  } { { "dmemory.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/dmemory.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Info: Found entity 1: dmemory" {  } { { "dmemory.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/dmemory.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector dmemory.vhd(51) " "Warning (10645): VHDL type inferencing warning at dmemory.vhd(51): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "dmemory.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/dmemory.vhd" 51 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector dmemory.vhd(50) " "Warning (10645): VHDL type inferencing warning at dmemory.vhd(50): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "dmemory.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/dmemory.vhd" 50 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector dmemory.vhd(49) " "Warning (10645): VHDL type inferencing warning at dmemory.vhd(49): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "dmemory.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/dmemory.vhd" 49 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector dmemory.vhd(48) " "Warning (10645): VHDL type inferencing warning at dmemory.vhd(48): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "dmemory.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/dmemory.vhd" 48 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector dmemory.vhd(47) " "Warning (10645): VHDL type inferencing warning at dmemory.vhd(47): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "dmemory.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/dmemory.vhd" 47 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector dmemory.vhd(67) " "Warning (10645): VHDL type inferencing warning at dmemory.vhd(67): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "dmemory.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/dmemory.vhd" 67 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector dmemory.vhd(68) " "Warning (10645): VHDL type inferencing warning at dmemory.vhd(68): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "dmemory.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/dmemory.vhd" 68 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmemory top_cycloneii:inst\|dmemory:MEM " "Info: Elaborating entity \"dmemory\" for hierarchy \"top_cycloneii:inst\|dmemory:MEM\"" {  } { { "top_cycloneii.vhd" "MEM" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 266 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Warning: Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/lpm_counter0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst1 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst1\"" {  } { { "MIPS_DE2.bdf" "inst1" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 408 216 360 488 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/lpm_counter0.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/lpm_counter0.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/lpm_counter0.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g3i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_g3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g3i " "Info: Found entity 1: cntr_g3i" {  } { { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g3i lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated " "Info: Elaborating entity \"cntr_g3i\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "top_cycloneii:inst\|lpm_rom:format_rom\|otri\[5\] " "Warning: Converted tri-state buffer \"top_cycloneii:inst\|lpm_rom:format_rom\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "top_cycloneii:inst\|lpm_rom:format_rom\|otri\[4\] " "Warning: Converted tri-state buffer \"top_cycloneii:inst\|lpm_rom:format_rom\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "top_cycloneii:inst\|lpm_rom:format_rom\|otri\[3\] " "Warning: Converted tri-state buffer \"top_cycloneii:inst\|lpm_rom:format_rom\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "top_cycloneii:inst\|lpm_rom:format_rom\|otri\[2\] " "Warning: Converted tri-state buffer \"top_cycloneii:inst\|lpm_rom:format_rom\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "top_cycloneii:inst\|lpm_rom:format_rom\|otri\[1\] " "Warning: Converted tri-state buffer \"top_cycloneii:inst\|lpm_rom:format_rom\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "top_cycloneii:inst\|lpm_rom:format_rom\|otri\[0\] " "Warning: Converted tri-state buffer \"top_cycloneii:inst\|lpm_rom:format_rom\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|otri\[7\] " "Warning: Converted tri-state buffer \"top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|otri\[6\] " "Warning: Converted tri-state buffer \"top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|otri\[5\] " "Warning: Converted tri-state buffer \"top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|otri\[4\] " "Warning: Converted tri-state buffer \"top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|otri\[3\] " "Warning: Converted tri-state buffer \"top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|otri\[2\] " "Warning: Converted tri-state buffer \"top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|otri\[1\] " "Warning: Converted tri-state buffer \"top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|otri\[0\] " "Warning: Converted tri-state buffer \"top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] GND " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 72 632 808 88 "HEX0\[0\]" "" } { 88 632 808 104 "HEX0\[1\]" "" } { 104 632 808 120 "HEX0\[2\]" "" } { 120 632 808 136 "HEX0\[3\]" "" } { 136 632 808 152 "HEX0\[4\]" "" } { 152 632 808 168 "HEX0\[5\]" "" } { 168 632 808 184 "HEX0\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "top_cycloneii:inst\|control:CTL\|Op_Buf2 " "Info (17048): Logic cell \"top_cycloneii:inst\|control:CTL\|Op_Buf2\"" {  } { { "control.vhd" "Op_Buf2" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/control.vhd" 56 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "top_cycloneii:inst\|control:CTL\|Op_Buf0 " "Info (17048): Logic cell \"top_cycloneii:inst\|control:CTL\|Op_Buf0\"" {  } { { "control.vhd" "Op_Buf0" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/control.vhd" 52 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "top_cycloneii:inst\|control:CTL\|Op_Buf1 " "Info (17048): Logic cell \"top_cycloneii:inst\|control:CTL\|Op_Buf1\"" {  } { { "control.vhd" "Op_Buf1" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/control.vhd" 54 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "top_cycloneii:inst\|control:CTL\|Op_Buf3 " "Info (17048): Logic cell \"top_cycloneii:inst\|control:CTL\|Op_Buf3\"" {  } { { "control.vhd" "Op_Buf3" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/control.vhd" 58 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "top_cycloneii:inst\|control:CTL\|Op_Buf4 " "Info (17048): Logic cell \"top_cycloneii:inst\|control:CTL\|Op_Buf4\"" {  } { { "control.vhd" "Op_Buf4" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/control.vhd" 60 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "top_cycloneii:inst\|control:CTL\|Op_Buf5 " "Info (17048): Logic cell \"top_cycloneii:inst\|control:CTL\|Op_Buf5\"" {  } { { "control.vhd" "Op_Buf5" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/control.vhd" 62 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Warning: Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "Warning (15610): No output dependent on input pin \"PS2_DAT\"" {  } { { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 120 216 384 136 "PS2_DAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "Warning (15610): No output dependent on input pin \"PS2_CLK\"" {  } { { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 136 216 384 152 "PS2_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 152 216 384 168 "SW\[0\]" "" } { 168 216 384 184 "SW\[1\]" "" } { 184 216 384 200 "SW\[2\]" "" } { 200 216 384 216 "SW\[3\]" "" } { 216 216 384 232 "SW\[4\]" "" } { 232 216 384 248 "SW\[5\]" "" } { 248 216 384 264 "SW\[6\]" "" } { 264 216 384 280 "SW\[7\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 152 216 384 168 "SW\[0\]" "" } { 168 216 384 184 "SW\[1\]" "" } { 184 216 384 200 "SW\[2\]" "" } { 200 216 384 216 "SW\[3\]" "" } { 216 216 384 232 "SW\[4\]" "" } { 232 216 384 248 "SW\[5\]" "" } { 248 216 384 264 "SW\[6\]" "" } { 264 216 384 280 "SW\[7\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 152 216 384 168 "SW\[0\]" "" } { 168 216 384 184 "SW\[1\]" "" } { 184 216 384 200 "SW\[2\]" "" } { 200 216 384 216 "SW\[3\]" "" } { 216 216 384 232 "SW\[4\]" "" } { 232 216 384 248 "SW\[5\]" "" } { 248 216 384 264 "SW\[6\]" "" } { 264 216 384 280 "SW\[7\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 152 216 384 168 "SW\[0\]" "" } { 168 216 384 184 "SW\[1\]" "" } { 184 216 384 200 "SW\[2\]" "" } { 200 216 384 216 "SW\[3\]" "" } { 216 216 384 232 "SW\[4\]" "" } { 232 216 384 248 "SW\[5\]" "" } { 248 216 384 264 "SW\[6\]" "" } { 264 216 384 280 "SW\[7\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 152 216 384 168 "SW\[0\]" "" } { 168 216 384 184 "SW\[1\]" "" } { 184 216 384 200 "SW\[2\]" "" } { 200 216 384 216 "SW\[3\]" "" } { 216 216 384 232 "SW\[4\]" "" } { 232 216 384 248 "SW\[5\]" "" } { 248 216 384 264 "SW\[6\]" "" } { 264 216 384 280 "SW\[7\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 152 216 384 168 "SW\[0\]" "" } { 168 216 384 184 "SW\[1\]" "" } { 184 216 384 200 "SW\[2\]" "" } { 200 216 384 216 "SW\[3\]" "" } { 216 216 384 232 "SW\[4\]" "" } { 232 216 384 248 "SW\[5\]" "" } { 248 216 384 264 "SW\[6\]" "" } { 264 216 384 280 "SW\[7\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 152 216 384 168 "SW\[0\]" "" } { 168 216 384 184 "SW\[1\]" "" } { 184 216 384 200 "SW\[2\]" "" } { 200 216 384 216 "SW\[3\]" "" } { 216 216 384 232 "SW\[4\]" "" } { 232 216 384 248 "SW\[5\]" "" } { 248 216 384 264 "SW\[6\]" "" } { 264 216 384 280 "SW\[7\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "541 " "Info: Implemented 541 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Info: Implemented 23 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "491 " "Info: Implemented 491 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "14 " "Info: Implemented 14 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 15:28:24 2012 " "Info: Processing ended: Fri Apr 27 15:28:24 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
