#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Fri Dec 15 14:12:15 2017
# Process ID: 8324
# Current directory: C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.runs/synth_1
# Command line: vivado.exe -log main.vds -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.runs/synth_1/main.vds
# Journal file: C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 263.664 ; gain = 92.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.srcs/sources_1/new/main.vhd:19]
INFO: [Synth 8-3491] module 'display_controller' declared at 'C:/Users/BURAKPC/Vivado/project_9/project_9.srcs/sources_1/new/display_controller.vhd:6' bound to instance 'display_out' of component 'display_controller' [C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.srcs/sources_1/new/main.vhd:39]
INFO: [Synth 8-638] synthesizing module 'display_controller' [C:/Users/BURAKPC/Vivado/project_9/project_9.srcs/sources_1/new/display_controller.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'display_controller' (1#1) [C:/Users/BURAKPC/Vivado/project_9/project_9.srcs/sources_1/new/display_controller.vhd:14]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.srcs/sources_1/new/main.vhd:59]
WARNING: [Synth 8-614] signal 'btn1' is read in the process but is not in the sensitivity list [C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.srcs/sources_1/new/main.vhd:59]
WARNING: [Synth 8-614] signal 'birler' is read in the process but is not in the sensitivity list [C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.srcs/sources_1/new/main.vhd:59]
WARNING: [Synth 8-614] signal 'onlar' is read in the process but is not in the sensitivity list [C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.srcs/sources_1/new/main.vhd:59]
WARNING: [Synth 8-614] signal 'yuzler' is read in the process but is not in the sensitivity list [C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.srcs/sources_1/new/main.vhd:59]
WARNING: [Synth 8-614] signal 'binler' is read in the process but is not in the sensitivity list [C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.srcs/sources_1/new/main.vhd:59]
WARNING: [Synth 8-614] signal 'btn2' is read in the process but is not in the sensitivity list [C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.srcs/sources_1/new/main.vhd:59]
WARNING: [Synth 8-614] signal 'x0' is read in the process but is not in the sensitivity list [C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.srcs/sources_1/new/main.vhd:59]
WARNING: [Synth 8-614] signal 'btn3' is read in the process but is not in the sensitivity list [C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.srcs/sources_1/new/main.vhd:59]
WARNING: [Synth 8-614] signal 'btn4' is read in the process but is not in the sensitivity list [C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.srcs/sources_1/new/main.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'main' (2#1) [C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.srcs/sources_1/new/main.vhd:19]
WARNING: [Synth 8-3331] design main has unconnected port btn3
WARNING: [Synth 8-3331] design main has unconnected port btn4
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 300.672 ; gain = 129.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 300.672 ; gain = 129.254
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/BURAKPC/Vivado/project_9/project_9.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [C:/Users/BURAKPC/Vivado/project_9/project_9.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/BURAKPC/Vivado/project_9/project_9.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 577.492 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 577.492 ; gain = 406.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 577.492 ; gain = 406.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 577.492 ; gain = 406.074
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'birler_reg' [C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.srcs/sources_1/new/main.vhd:85]
WARNING: [Synth 8-327] inferring latch for variable 'onlar_reg' [C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.srcs/sources_1/new/main.vhd:83]
WARNING: [Synth 8-327] inferring latch for variable 'yuzler_reg' [C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.srcs/sources_1/new/main.vhd:84]
WARNING: [Synth 8-327] inferring latch for variable 'binler_reg' [C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.srcs/sources_1/new/main.vhd:82]
WARNING: [Synth 8-327] inferring latch for variable 'x0_reg' [C:/Users/BURAKPC/Vivado/parking-meter/parking-meter.srcs/sources_1/new/main.vhd:152]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 577.492 ; gain = 406.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   5 Input     16 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module display_controller 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 577.492 ; gain = 406.074
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design main has unconnected port btn3
WARNING: [Synth 8-3331] design main has unconnected port btn4
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 577.492 ; gain = 406.074
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 577.492 ; gain = 406.074

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\binler_reg[31] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[30] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[29] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[28] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[27] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[26] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[25] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[24] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[23] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[22] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[21] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[20] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[19] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[18] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[17] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[16] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[15] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[14] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[13] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[12] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[11] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[10] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[9] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[8] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[7] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[6] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[5] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[4] ' (LD) to '\binler_reg[0] '
INFO: [Synth 8-3886] merging instance '\binler_reg[0] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[31] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[30] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[29] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[28] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[27] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[26] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[25] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[24] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[23] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[22] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[21] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[20] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[19] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[18] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[17] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[16] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[15] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[14] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[13] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[12] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[11] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[10] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[9] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[8] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[7] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[6] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[5] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\yuzler_reg[4] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[31] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[30] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[29] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[28] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[27] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[26] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[25] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[24] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[23] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[22] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[21] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[20] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[19] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[18] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[17] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[16] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[15] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[14] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[13] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[12] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[11] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[10] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[9] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[8] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[7] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[6] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[5] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\onlar_reg[4] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\birler_reg[31] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\birler_reg[30] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\birler_reg[29] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\birler_reg[28] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\birler_reg[27] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\birler_reg[26] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\birler_reg[25] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\birler_reg[24] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\birler_reg[23] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\birler_reg[22] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\birler_reg[21] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\birler_reg[20] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\birler_reg[19] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\birler_reg[18] ' (LD) to '\binler_reg[3] '
INFO: [Synth 8-3886] merging instance '\birler_reg[17] ' (LD) to '\binler_reg[3] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\yuzler_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\birler_reg[3] )
WARNING: [Synth 8-3332] Sequential element (\binler_reg[31] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[30] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[29] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[28] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[27] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[26] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[25] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[24] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[23] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[22] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[21] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[20] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[19] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[18] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[17] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[16] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[15] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[14] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[13] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[12] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[11] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[10] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[9] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[8] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[7] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[6] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[5] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[4] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[0] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[31] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[30] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[29] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[28] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[27] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[26] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[25] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[24] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[23] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[22] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[21] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[20] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[19] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[18] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[17] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[16] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[15] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[14] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[13] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[12] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[11] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[10] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[9] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[8] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[7] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[6] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[5] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\x0_reg[4] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\clk_divider_reg[26] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\binler_reg[3] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[31] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[30] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[29] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[28] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[27] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[26] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[25] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[24] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[23] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[22] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[21] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[20] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[19] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[18] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[17] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[16] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[15] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[14] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[13] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[12] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[11] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[10] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[9] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[8] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[7] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[6] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[5] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\yuzler_reg[4] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\onlar_reg[31] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\onlar_reg[30] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\onlar_reg[29] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\onlar_reg[28] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\onlar_reg[27] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\onlar_reg[26] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\onlar_reg[25] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\onlar_reg[24] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\onlar_reg[23] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\onlar_reg[22] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\onlar_reg[21] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\onlar_reg[20] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\onlar_reg[19] ) is unused and will be removed from module main.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 577.492 ; gain = 406.074
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 577.492 ; gain = 406.074

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
