;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	JMP -100, -601
	ADD 240, 60
	SUB @0, @2
	ADD 210, 60
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	SUB #40, <200
	SUB #40, <200
	SUB @0, @2
	MOV -1, <-26
	MOV -1, <-26
	MOV -1, <-26
	MOV @121, 106
	MOV @121, 106
	ADD 40, 61
	ADD 40, 61
	ADD 40, 61
	ADD 40, 61
	SLT 402, 1
	JMZ -207, @-120
	MOV -1, <-26
	JMZ -207, @-120
	JMZ -207, @-120
	SUB @124, 106
	JMZ -207, @-120
	CMP -30, 9
	SUB @204, 106
	MOV -1, <-20
	CMP -30, 9
	ADD 270, 50
	SUB -207, <-120
	JMZ -30, 9
	MOV @-127, 100
	DJN -30, 9
	SLT -4, 20
	SLT -4, 20
	ADD 210, 60
	ADD 270, 50
	ADD 210, 60
	MOV -4, <-20
	ADD 210, 60
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	ADD 210, 60
	ADD 240, 60
