$date
2022-11-16T17:11+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module RegisterTransferTest $end
 $var wire 32 ! R3_0 $end
 $var wire 32 " R2_1 $end
 $var wire 32 # io_readData1 $end
 $var wire 2 $ io_address $end
 $var wire 32 % io_readData3 $end
 $var wire 1 & io_tricleLeft $end
 $var wire 32 ' R2_0 $end
 $var wire 32 ( R1_1 $end
 $var wire 1 ) clock $end
 $var wire 32 * io_readData2 $end
 $var wire 32 + R1_0 $end
 $var wire 32 , R3_1 $end
 $var wire 1 - reset $end
$upscope $end
$enddefinitions $end
$dumpvars
b00000000000000000000000000000000 #
b00000000000000000000000000000000 *
0&
b00000000000000000000000000000000 '
0)
0-
b00 $
b00000000000000000000000000000000 +
b00000000000000000000000000000000 (
b00000000000000000000000000000000 ,
b00000000000000000000000000000000 !
b00000000000000000000000000000000 %
b00000000000000000000000000000000 "
$end
#0
1-
#1
b00000000000000000000000000010100 !
b00000000000000000000000000010100 %
b00000000000000000000000000010100 ,
1)
#6
0)
#11
1)
#16
0)
#21
1)
#26
0)
#31
1)
#36
0)
#41
1)
#46
0-
0)
#51
1)
#56
1&
0)
#61
b00000000000000000000000000000000 !
b00000000000000000000000000000000 %
b00000000000000000000000000010100 "
b00000000000000000000000000010100 *
b00000000000000000000000000010100 '
b00000000000000000000000000000000 ,
1)
#66
0)
#71
b00000000000000000000000000000000 "
b00000000000000000000000000010100 #
b00000000000000000000000000000000 *
b00000000000000000000000000000000 '
b00000000000000000000000000010100 +
b00000000000000000000000000010100 (
1)
#76
0)
