
MASTER_LAST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000393c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08003a48  08003a48  00004a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ac8  08003ac8  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003ac8  08003ac8  00004ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003ad0  08003ad0  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ad0  08003ad0  00004ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ad4  08003ad4  00004ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003ad8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006e8  2000005c  08003b34  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000744  08003b34  00005744  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e64d  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e93  00000000  00000000  000136d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f28  00000000  00000000  00015568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c0a  00000000  00000000  00016490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001ee9  00000000  00000000  0001709a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011b8c  00000000  00000000  00018f83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d028  00000000  00000000  0002ab0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b7b37  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004608  00000000  00000000  000b7b7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000bc184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003a30 	.word	0x08003a30

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003a30 	.word	0x08003a30

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b0cc      	sub	sp, #304	@ 0x130
 8000160:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000162:	f000 fd6d 	bl	8000c40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000166:	f000 f877 	bl	8000258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016a:	f000 f9b7 	bl	80004dc <MX_GPIO_Init>
  MX_I2C1_Init();
 800016e:	f000 f8b9 	bl	80002e4 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000172:	f000 f8e5 	bl	8000340 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000176:	f000 f933 	bl	80003e0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800017a:	f000 f95b 	bl	8000434 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800017e:	f000 f983 	bl	8000488 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8000182:	482f      	ldr	r0, [pc, #188]	@ (8000240 <main+0xe4>)
 8000184:	f002 fa74 	bl	8002670 <HAL_TIM_Base_Start>
  SSD1306_Init();
 8000188:	f000 f9dc 	bl	8000544 <SSD1306_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      // Delay for 1 second
    /* USER CODE END WHILE */
	    	memset(uart1_rx_buffer, 0, sizeof(uart1_rx_buffer));
 800018c:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8000190:	2232      	movs	r2, #50	@ 0x32
 8000192:	2100      	movs	r1, #0
 8000194:	4618      	mov	r0, r3
 8000196:	f002 ffbb 	bl	8003110 <memset>
	    	memset(uart2_rx_buffer, 0, sizeof(uart2_rx_buffer));
 800019a:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 800019e:	2232      	movs	r2, #50	@ 0x32
 80001a0:	2100      	movs	r1, #0
 80001a2:	4618      	mov	r0, r3
 80001a4:	f002 ffb4 	bl	8003110 <memset>
	  // Receive temperature data from Slave 1
	        if (HAL_UART_Receive(&huart1, (uint8_t *)uart1_rx_buffer, sizeof(uart1_rx_buffer), 1000) == HAL_OK)
 80001a8:	f107 01fc 	add.w	r1, r7, #252	@ 0xfc
 80001ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80001b0:	2232      	movs	r2, #50	@ 0x32
 80001b2:	4824      	ldr	r0, [pc, #144]	@ (8000244 <main+0xe8>)
 80001b4:	f002 fdab 	bl	8002d0e <HAL_UART_Receive>
	        {
	            // Parse temperature value
	        }

	        // Receive distance data from Slave 2 via UART2
	        if (HAL_UART_Receive(&huart2, (uint8_t *)uart2_rx_buffer, sizeof(uart2_rx_buffer), 1000) == HAL_OK)
 80001b8:	f107 01c8 	add.w	r1, r7, #200	@ 0xc8
 80001bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80001c0:	2232      	movs	r2, #50	@ 0x32
 80001c2:	4821      	ldr	r0, [pc, #132]	@ (8000248 <main+0xec>)
 80001c4:	f002 fda3 	bl	8002d0e <HAL_UART_Receive>
	        }

	        // Clear the display

	        // Prepare data to send to laptop via UART3
	        sprintf(laptop_buffer, "\r\nUART1 Rx: %s", uart1_rx_buffer);
 80001c8:	f107 02fc 	add.w	r2, r7, #252	@ 0xfc
 80001cc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80001d0:	491e      	ldr	r1, [pc, #120]	@ (800024c <main+0xf0>)
 80001d2:	4618      	mov	r0, r3
 80001d4:	f002 ff7c 	bl	80030d0 <siprintf>
	        HAL_UART_Transmit(&huart3, (uint8_t *)laptop_buffer, strlen(laptop_buffer), HAL_MAX_DELAY);
 80001d8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80001dc:	4618      	mov	r0, r3
 80001de:	f7ff ffb5 	bl	800014c <strlen>
 80001e2:	4603      	mov	r3, r0
 80001e4:	b29a      	uxth	r2, r3
 80001e6:	f107 0164 	add.w	r1, r7, #100	@ 0x64
 80001ea:	f04f 33ff 	mov.w	r3, #4294967295
 80001ee:	4818      	ldr	r0, [pc, #96]	@ (8000250 <main+0xf4>)
 80001f0:	f002 fd02 	bl	8002bf8 <HAL_UART_Transmit>
	        sprintf(laptop_buffer2, "\r\nUART2 Rx: %s", uart2_rx_buffer);
 80001f4:	f107 02c8 	add.w	r2, r7, #200	@ 0xc8
 80001f8:	463b      	mov	r3, r7
 80001fa:	4916      	ldr	r1, [pc, #88]	@ (8000254 <main+0xf8>)
 80001fc:	4618      	mov	r0, r3
 80001fe:	f002 ff67 	bl	80030d0 <siprintf>
	        HAL_UART_Transmit(&huart3, (uint8_t *)laptop_buffer2, strlen(laptop_buffer2), HAL_MAX_DELAY);
 8000202:	463b      	mov	r3, r7
 8000204:	4618      	mov	r0, r3
 8000206:	f7ff ffa1 	bl	800014c <strlen>
 800020a:	4603      	mov	r3, r0
 800020c:	b29a      	uxth	r2, r3
 800020e:	4639      	mov	r1, r7
 8000210:	f04f 33ff 	mov.w	r3, #4294967295
 8000214:	480e      	ldr	r0, [pc, #56]	@ (8000250 <main+0xf4>)
 8000216:	f002 fcef 	bl	8002bf8 <HAL_UART_Transmit>
	        memset(uart1_rx_buffer, 0, sizeof(uart1_rx_buffer));
 800021a:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 800021e:	2232      	movs	r2, #50	@ 0x32
 8000220:	2100      	movs	r1, #0
 8000222:	4618      	mov	r0, r3
 8000224:	f002 ff74 	bl	8003110 <memset>
	        memset(uart2_rx_buffer, 0, sizeof(uart2_rx_buffer));
 8000228:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 800022c:	2232      	movs	r2, #50	@ 0x32
 800022e:	2100      	movs	r1, #0
 8000230:	4618      	mov	r0, r3
 8000232:	f002 ff6d 	bl	8003110 <memset>
	        HAL_Delay(1000);
 8000236:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800023a:	f000 fd63 	bl	8000d04 <HAL_Delay>
	    	memset(uart1_rx_buffer, 0, sizeof(uart1_rx_buffer));
 800023e:	e7a5      	b.n	800018c <main+0x30>
 8000240:	200000cc 	.word	0x200000cc
 8000244:	20000114 	.word	0x20000114
 8000248:	2000015c 	.word	0x2000015c
 800024c:	08003a48 	.word	0x08003a48
 8000250:	200001a4 	.word	0x200001a4
 8000254:	08003a58 	.word	0x08003a58

08000258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b090      	sub	sp, #64	@ 0x40
 800025c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025e:	f107 0318 	add.w	r3, r7, #24
 8000262:	2228      	movs	r2, #40	@ 0x28
 8000264:	2100      	movs	r1, #0
 8000266:	4618      	mov	r0, r3
 8000268:	f002 ff52 	bl	8003110 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800026c:	1d3b      	adds	r3, r7, #4
 800026e:	2200      	movs	r2, #0
 8000270:	601a      	str	r2, [r3, #0]
 8000272:	605a      	str	r2, [r3, #4]
 8000274:	609a      	str	r2, [r3, #8]
 8000276:	60da      	str	r2, [r3, #12]
 8000278:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800027a:	2301      	movs	r3, #1
 800027c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800027e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000282:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000284:	2300      	movs	r3, #0
 8000286:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000288:	2301      	movs	r3, #1
 800028a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800028c:	2302      	movs	r3, #2
 800028e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000290:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000294:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000296:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800029a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800029c:	f107 0318 	add.w	r3, r7, #24
 80002a0:	4618      	mov	r0, r3
 80002a2:	f001 fd85 	bl	8001db0 <HAL_RCC_OscConfig>
 80002a6:	4603      	mov	r3, r0
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d001      	beq.n	80002b0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002ac:	f000 f944 	bl	8000538 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002b0:	230f      	movs	r3, #15
 80002b2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002b4:	2302      	movs	r3, #2
 80002b6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b8:	2300      	movs	r3, #0
 80002ba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002c2:	2300      	movs	r3, #0
 80002c4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002c6:	1d3b      	adds	r3, r7, #4
 80002c8:	2102      	movs	r1, #2
 80002ca:	4618      	mov	r0, r3
 80002cc:	f001 fff2 	bl	80022b4 <HAL_RCC_ClockConfig>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d001      	beq.n	80002da <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002d6:	f000 f92f 	bl	8000538 <Error_Handler>
  }
}
 80002da:	bf00      	nop
 80002dc:	3740      	adds	r7, #64	@ 0x40
 80002de:	46bd      	mov	sp, r7
 80002e0:	bd80      	pop	{r7, pc}
	...

080002e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80002e8:	4b12      	ldr	r3, [pc, #72]	@ (8000334 <MX_I2C1_Init+0x50>)
 80002ea:	4a13      	ldr	r2, [pc, #76]	@ (8000338 <MX_I2C1_Init+0x54>)
 80002ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80002ee:	4b11      	ldr	r3, [pc, #68]	@ (8000334 <MX_I2C1_Init+0x50>)
 80002f0:	4a12      	ldr	r2, [pc, #72]	@ (800033c <MX_I2C1_Init+0x58>)
 80002f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80002f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000334 <MX_I2C1_Init+0x50>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80002fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000334 <MX_I2C1_Init+0x50>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000300:	4b0c      	ldr	r3, [pc, #48]	@ (8000334 <MX_I2C1_Init+0x50>)
 8000302:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000306:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000308:	4b0a      	ldr	r3, [pc, #40]	@ (8000334 <MX_I2C1_Init+0x50>)
 800030a:	2200      	movs	r2, #0
 800030c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800030e:	4b09      	ldr	r3, [pc, #36]	@ (8000334 <MX_I2C1_Init+0x50>)
 8000310:	2200      	movs	r2, #0
 8000312:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000314:	4b07      	ldr	r3, [pc, #28]	@ (8000334 <MX_I2C1_Init+0x50>)
 8000316:	2200      	movs	r2, #0
 8000318:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800031a:	4b06      	ldr	r3, [pc, #24]	@ (8000334 <MX_I2C1_Init+0x50>)
 800031c:	2200      	movs	r2, #0
 800031e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000320:	4804      	ldr	r0, [pc, #16]	@ (8000334 <MX_I2C1_Init+0x50>)
 8000322:	f000 ff7b 	bl	800121c <HAL_I2C_Init>
 8000326:	4603      	mov	r3, r0
 8000328:	2b00      	cmp	r3, #0
 800032a:	d001      	beq.n	8000330 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800032c:	f000 f904 	bl	8000538 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000330:	bf00      	nop
 8000332:	bd80      	pop	{r7, pc}
 8000334:	20000078 	.word	0x20000078
 8000338:	40005400 	.word	0x40005400
 800033c:	000186a0 	.word	0x000186a0

08000340 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b086      	sub	sp, #24
 8000344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000346:	f107 0308 	add.w	r3, r7, #8
 800034a:	2200      	movs	r2, #0
 800034c:	601a      	str	r2, [r3, #0]
 800034e:	605a      	str	r2, [r3, #4]
 8000350:	609a      	str	r2, [r3, #8]
 8000352:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000354:	463b      	mov	r3, r7
 8000356:	2200      	movs	r2, #0
 8000358:	601a      	str	r2, [r3, #0]
 800035a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800035c:	4b1e      	ldr	r3, [pc, #120]	@ (80003d8 <MX_TIM1_Init+0x98>)
 800035e:	4a1f      	ldr	r2, [pc, #124]	@ (80003dc <MX_TIM1_Init+0x9c>)
 8000360:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000362:	4b1d      	ldr	r3, [pc, #116]	@ (80003d8 <MX_TIM1_Init+0x98>)
 8000364:	2200      	movs	r2, #0
 8000366:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000368:	4b1b      	ldr	r3, [pc, #108]	@ (80003d8 <MX_TIM1_Init+0x98>)
 800036a:	2200      	movs	r2, #0
 800036c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800036e:	4b1a      	ldr	r3, [pc, #104]	@ (80003d8 <MX_TIM1_Init+0x98>)
 8000370:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000374:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000376:	4b18      	ldr	r3, [pc, #96]	@ (80003d8 <MX_TIM1_Init+0x98>)
 8000378:	2200      	movs	r2, #0
 800037a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800037c:	4b16      	ldr	r3, [pc, #88]	@ (80003d8 <MX_TIM1_Init+0x98>)
 800037e:	2200      	movs	r2, #0
 8000380:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000382:	4b15      	ldr	r3, [pc, #84]	@ (80003d8 <MX_TIM1_Init+0x98>)
 8000384:	2200      	movs	r2, #0
 8000386:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000388:	4813      	ldr	r0, [pc, #76]	@ (80003d8 <MX_TIM1_Init+0x98>)
 800038a:	f002 f921 	bl	80025d0 <HAL_TIM_Base_Init>
 800038e:	4603      	mov	r3, r0
 8000390:	2b00      	cmp	r3, #0
 8000392:	d001      	beq.n	8000398 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000394:	f000 f8d0 	bl	8000538 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000398:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800039c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800039e:	f107 0308 	add.w	r3, r7, #8
 80003a2:	4619      	mov	r1, r3
 80003a4:	480c      	ldr	r0, [pc, #48]	@ (80003d8 <MX_TIM1_Init+0x98>)
 80003a6:	f002 f9ad 	bl	8002704 <HAL_TIM_ConfigClockSource>
 80003aa:	4603      	mov	r3, r0
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d001      	beq.n	80003b4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80003b0:	f000 f8c2 	bl	8000538 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003b4:	2300      	movs	r3, #0
 80003b6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003b8:	2300      	movs	r3, #0
 80003ba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80003bc:	463b      	mov	r3, r7
 80003be:	4619      	mov	r1, r3
 80003c0:	4805      	ldr	r0, [pc, #20]	@ (80003d8 <MX_TIM1_Init+0x98>)
 80003c2:	f002 fb6b 	bl	8002a9c <HAL_TIMEx_MasterConfigSynchronization>
 80003c6:	4603      	mov	r3, r0
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d001      	beq.n	80003d0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80003cc:	f000 f8b4 	bl	8000538 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80003d0:	bf00      	nop
 80003d2:	3718      	adds	r7, #24
 80003d4:	46bd      	mov	sp, r7
 80003d6:	bd80      	pop	{r7, pc}
 80003d8:	200000cc 	.word	0x200000cc
 80003dc:	40012c00 	.word	0x40012c00

080003e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80003e4:	4b11      	ldr	r3, [pc, #68]	@ (800042c <MX_USART1_UART_Init+0x4c>)
 80003e6:	4a12      	ldr	r2, [pc, #72]	@ (8000430 <MX_USART1_UART_Init+0x50>)
 80003e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80003ea:	4b10      	ldr	r3, [pc, #64]	@ (800042c <MX_USART1_UART_Init+0x4c>)
 80003ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80003f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003f2:	4b0e      	ldr	r3, [pc, #56]	@ (800042c <MX_USART1_UART_Init+0x4c>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003f8:	4b0c      	ldr	r3, [pc, #48]	@ (800042c <MX_USART1_UART_Init+0x4c>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80003fe:	4b0b      	ldr	r3, [pc, #44]	@ (800042c <MX_USART1_UART_Init+0x4c>)
 8000400:	2200      	movs	r2, #0
 8000402:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000404:	4b09      	ldr	r3, [pc, #36]	@ (800042c <MX_USART1_UART_Init+0x4c>)
 8000406:	220c      	movs	r2, #12
 8000408:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800040a:	4b08      	ldr	r3, [pc, #32]	@ (800042c <MX_USART1_UART_Init+0x4c>)
 800040c:	2200      	movs	r2, #0
 800040e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000410:	4b06      	ldr	r3, [pc, #24]	@ (800042c <MX_USART1_UART_Init+0x4c>)
 8000412:	2200      	movs	r2, #0
 8000414:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000416:	4805      	ldr	r0, [pc, #20]	@ (800042c <MX_USART1_UART_Init+0x4c>)
 8000418:	f002 fb9e 	bl	8002b58 <HAL_UART_Init>
 800041c:	4603      	mov	r3, r0
 800041e:	2b00      	cmp	r3, #0
 8000420:	d001      	beq.n	8000426 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000422:	f000 f889 	bl	8000538 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000426:	bf00      	nop
 8000428:	bd80      	pop	{r7, pc}
 800042a:	bf00      	nop
 800042c:	20000114 	.word	0x20000114
 8000430:	40013800 	.word	0x40013800

08000434 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000438:	4b11      	ldr	r3, [pc, #68]	@ (8000480 <MX_USART2_UART_Init+0x4c>)
 800043a:	4a12      	ldr	r2, [pc, #72]	@ (8000484 <MX_USART2_UART_Init+0x50>)
 800043c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800043e:	4b10      	ldr	r3, [pc, #64]	@ (8000480 <MX_USART2_UART_Init+0x4c>)
 8000440:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000444:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000446:	4b0e      	ldr	r3, [pc, #56]	@ (8000480 <MX_USART2_UART_Init+0x4c>)
 8000448:	2200      	movs	r2, #0
 800044a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800044c:	4b0c      	ldr	r3, [pc, #48]	@ (8000480 <MX_USART2_UART_Init+0x4c>)
 800044e:	2200      	movs	r2, #0
 8000450:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000452:	4b0b      	ldr	r3, [pc, #44]	@ (8000480 <MX_USART2_UART_Init+0x4c>)
 8000454:	2200      	movs	r2, #0
 8000456:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000458:	4b09      	ldr	r3, [pc, #36]	@ (8000480 <MX_USART2_UART_Init+0x4c>)
 800045a:	220c      	movs	r2, #12
 800045c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800045e:	4b08      	ldr	r3, [pc, #32]	@ (8000480 <MX_USART2_UART_Init+0x4c>)
 8000460:	2200      	movs	r2, #0
 8000462:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000464:	4b06      	ldr	r3, [pc, #24]	@ (8000480 <MX_USART2_UART_Init+0x4c>)
 8000466:	2200      	movs	r2, #0
 8000468:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800046a:	4805      	ldr	r0, [pc, #20]	@ (8000480 <MX_USART2_UART_Init+0x4c>)
 800046c:	f002 fb74 	bl	8002b58 <HAL_UART_Init>
 8000470:	4603      	mov	r3, r0
 8000472:	2b00      	cmp	r3, #0
 8000474:	d001      	beq.n	800047a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000476:	f000 f85f 	bl	8000538 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800047a:	bf00      	nop
 800047c:	bd80      	pop	{r7, pc}
 800047e:	bf00      	nop
 8000480:	2000015c 	.word	0x2000015c
 8000484:	40004400 	.word	0x40004400

08000488 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800048c:	4b11      	ldr	r3, [pc, #68]	@ (80004d4 <MX_USART3_UART_Init+0x4c>)
 800048e:	4a12      	ldr	r2, [pc, #72]	@ (80004d8 <MX_USART3_UART_Init+0x50>)
 8000490:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000492:	4b10      	ldr	r3, [pc, #64]	@ (80004d4 <MX_USART3_UART_Init+0x4c>)
 8000494:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000498:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800049a:	4b0e      	ldr	r3, [pc, #56]	@ (80004d4 <MX_USART3_UART_Init+0x4c>)
 800049c:	2200      	movs	r2, #0
 800049e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80004a0:	4b0c      	ldr	r3, [pc, #48]	@ (80004d4 <MX_USART3_UART_Init+0x4c>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80004a6:	4b0b      	ldr	r3, [pc, #44]	@ (80004d4 <MX_USART3_UART_Init+0x4c>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80004ac:	4b09      	ldr	r3, [pc, #36]	@ (80004d4 <MX_USART3_UART_Init+0x4c>)
 80004ae:	220c      	movs	r2, #12
 80004b0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004b2:	4b08      	ldr	r3, [pc, #32]	@ (80004d4 <MX_USART3_UART_Init+0x4c>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80004b8:	4b06      	ldr	r3, [pc, #24]	@ (80004d4 <MX_USART3_UART_Init+0x4c>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80004be:	4805      	ldr	r0, [pc, #20]	@ (80004d4 <MX_USART3_UART_Init+0x4c>)
 80004c0:	f002 fb4a 	bl	8002b58 <HAL_UART_Init>
 80004c4:	4603      	mov	r3, r0
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d001      	beq.n	80004ce <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80004ca:	f000 f835 	bl	8000538 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80004ce:	bf00      	nop
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	200001a4 	.word	0x200001a4
 80004d8:	40004800 	.word	0x40004800

080004dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	b085      	sub	sp, #20
 80004e0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004e2:	4b14      	ldr	r3, [pc, #80]	@ (8000534 <MX_GPIO_Init+0x58>)
 80004e4:	699b      	ldr	r3, [r3, #24]
 80004e6:	4a13      	ldr	r2, [pc, #76]	@ (8000534 <MX_GPIO_Init+0x58>)
 80004e8:	f043 0320 	orr.w	r3, r3, #32
 80004ec:	6193      	str	r3, [r2, #24]
 80004ee:	4b11      	ldr	r3, [pc, #68]	@ (8000534 <MX_GPIO_Init+0x58>)
 80004f0:	699b      	ldr	r3, [r3, #24]
 80004f2:	f003 0320 	and.w	r3, r3, #32
 80004f6:	60fb      	str	r3, [r7, #12]
 80004f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000534 <MX_GPIO_Init+0x58>)
 80004fc:	699b      	ldr	r3, [r3, #24]
 80004fe:	4a0d      	ldr	r2, [pc, #52]	@ (8000534 <MX_GPIO_Init+0x58>)
 8000500:	f043 0304 	orr.w	r3, r3, #4
 8000504:	6193      	str	r3, [r2, #24]
 8000506:	4b0b      	ldr	r3, [pc, #44]	@ (8000534 <MX_GPIO_Init+0x58>)
 8000508:	699b      	ldr	r3, [r3, #24]
 800050a:	f003 0304 	and.w	r3, r3, #4
 800050e:	60bb      	str	r3, [r7, #8]
 8000510:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000512:	4b08      	ldr	r3, [pc, #32]	@ (8000534 <MX_GPIO_Init+0x58>)
 8000514:	699b      	ldr	r3, [r3, #24]
 8000516:	4a07      	ldr	r2, [pc, #28]	@ (8000534 <MX_GPIO_Init+0x58>)
 8000518:	f043 0308 	orr.w	r3, r3, #8
 800051c:	6193      	str	r3, [r2, #24]
 800051e:	4b05      	ldr	r3, [pc, #20]	@ (8000534 <MX_GPIO_Init+0x58>)
 8000520:	699b      	ldr	r3, [r3, #24]
 8000522:	f003 0308 	and.w	r3, r3, #8
 8000526:	607b      	str	r3, [r7, #4]
 8000528:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800052a:	bf00      	nop
 800052c:	3714      	adds	r7, #20
 800052e:	46bd      	mov	sp, r7
 8000530:	bc80      	pop	{r7}
 8000532:	4770      	bx	lr
 8000534:	40021000 	.word	0x40021000

08000538 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800053c:	b672      	cpsid	i
}
 800053e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000540:	bf00      	nop
 8000542:	e7fd      	b.n	8000540 <Error_Handler+0x8>

08000544 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800054a:	f000 f905 	bl	8000758 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800054e:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8000552:	2201      	movs	r2, #1
 8000554:	2178      	movs	r1, #120	@ 0x78
 8000556:	485b      	ldr	r0, [pc, #364]	@ (80006c4 <SSD1306_Init+0x180>)
 8000558:	f001 f8a2 	bl	80016a0 <HAL_I2C_IsDeviceReady>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d001      	beq.n	8000566 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000562:	2300      	movs	r3, #0
 8000564:	e0a9      	b.n	80006ba <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 8000566:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800056a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800056c:	e002      	b.n	8000574 <SSD1306_Init+0x30>
		p--;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	3b01      	subs	r3, #1
 8000572:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	2b00      	cmp	r3, #0
 8000578:	d1f9      	bne.n	800056e <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800057a:	22ae      	movs	r2, #174	@ 0xae
 800057c:	2100      	movs	r1, #0
 800057e:	2078      	movs	r0, #120	@ 0x78
 8000580:	f000 f964 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8000584:	2220      	movs	r2, #32
 8000586:	2100      	movs	r1, #0
 8000588:	2078      	movs	r0, #120	@ 0x78
 800058a:	f000 f95f 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800058e:	2210      	movs	r2, #16
 8000590:	2100      	movs	r1, #0
 8000592:	2078      	movs	r0, #120	@ 0x78
 8000594:	f000 f95a 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000598:	22b0      	movs	r2, #176	@ 0xb0
 800059a:	2100      	movs	r1, #0
 800059c:	2078      	movs	r0, #120	@ 0x78
 800059e:	f000 f955 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80005a2:	22c8      	movs	r2, #200	@ 0xc8
 80005a4:	2100      	movs	r1, #0
 80005a6:	2078      	movs	r0, #120	@ 0x78
 80005a8:	f000 f950 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80005ac:	2200      	movs	r2, #0
 80005ae:	2100      	movs	r1, #0
 80005b0:	2078      	movs	r0, #120	@ 0x78
 80005b2:	f000 f94b 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80005b6:	2210      	movs	r2, #16
 80005b8:	2100      	movs	r1, #0
 80005ba:	2078      	movs	r0, #120	@ 0x78
 80005bc:	f000 f946 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80005c0:	2240      	movs	r2, #64	@ 0x40
 80005c2:	2100      	movs	r1, #0
 80005c4:	2078      	movs	r0, #120	@ 0x78
 80005c6:	f000 f941 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80005ca:	2281      	movs	r2, #129	@ 0x81
 80005cc:	2100      	movs	r1, #0
 80005ce:	2078      	movs	r0, #120	@ 0x78
 80005d0:	f000 f93c 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80005d4:	22ff      	movs	r2, #255	@ 0xff
 80005d6:	2100      	movs	r1, #0
 80005d8:	2078      	movs	r0, #120	@ 0x78
 80005da:	f000 f937 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80005de:	22a1      	movs	r2, #161	@ 0xa1
 80005e0:	2100      	movs	r1, #0
 80005e2:	2078      	movs	r0, #120	@ 0x78
 80005e4:	f000 f932 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80005e8:	22a6      	movs	r2, #166	@ 0xa6
 80005ea:	2100      	movs	r1, #0
 80005ec:	2078      	movs	r0, #120	@ 0x78
 80005ee:	f000 f92d 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80005f2:	22a8      	movs	r2, #168	@ 0xa8
 80005f4:	2100      	movs	r1, #0
 80005f6:	2078      	movs	r0, #120	@ 0x78
 80005f8:	f000 f928 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80005fc:	223f      	movs	r2, #63	@ 0x3f
 80005fe:	2100      	movs	r1, #0
 8000600:	2078      	movs	r0, #120	@ 0x78
 8000602:	f000 f923 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000606:	22a4      	movs	r2, #164	@ 0xa4
 8000608:	2100      	movs	r1, #0
 800060a:	2078      	movs	r0, #120	@ 0x78
 800060c:	f000 f91e 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000610:	22d3      	movs	r2, #211	@ 0xd3
 8000612:	2100      	movs	r1, #0
 8000614:	2078      	movs	r0, #120	@ 0x78
 8000616:	f000 f919 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800061a:	2200      	movs	r2, #0
 800061c:	2100      	movs	r1, #0
 800061e:	2078      	movs	r0, #120	@ 0x78
 8000620:	f000 f914 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000624:	22d5      	movs	r2, #213	@ 0xd5
 8000626:	2100      	movs	r1, #0
 8000628:	2078      	movs	r0, #120	@ 0x78
 800062a:	f000 f90f 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800062e:	22f0      	movs	r2, #240	@ 0xf0
 8000630:	2100      	movs	r1, #0
 8000632:	2078      	movs	r0, #120	@ 0x78
 8000634:	f000 f90a 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000638:	22d9      	movs	r2, #217	@ 0xd9
 800063a:	2100      	movs	r1, #0
 800063c:	2078      	movs	r0, #120	@ 0x78
 800063e:	f000 f905 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000642:	2222      	movs	r2, #34	@ 0x22
 8000644:	2100      	movs	r1, #0
 8000646:	2078      	movs	r0, #120	@ 0x78
 8000648:	f000 f900 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 800064c:	22da      	movs	r2, #218	@ 0xda
 800064e:	2100      	movs	r1, #0
 8000650:	2078      	movs	r0, #120	@ 0x78
 8000652:	f000 f8fb 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8000656:	2212      	movs	r2, #18
 8000658:	2100      	movs	r1, #0
 800065a:	2078      	movs	r0, #120	@ 0x78
 800065c:	f000 f8f6 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000660:	22db      	movs	r2, #219	@ 0xdb
 8000662:	2100      	movs	r1, #0
 8000664:	2078      	movs	r0, #120	@ 0x78
 8000666:	f000 f8f1 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800066a:	2220      	movs	r2, #32
 800066c:	2100      	movs	r1, #0
 800066e:	2078      	movs	r0, #120	@ 0x78
 8000670:	f000 f8ec 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000674:	228d      	movs	r2, #141	@ 0x8d
 8000676:	2100      	movs	r1, #0
 8000678:	2078      	movs	r0, #120	@ 0x78
 800067a:	f000 f8e7 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800067e:	2214      	movs	r2, #20
 8000680:	2100      	movs	r1, #0
 8000682:	2078      	movs	r0, #120	@ 0x78
 8000684:	f000 f8e2 	bl	800084c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000688:	22af      	movs	r2, #175	@ 0xaf
 800068a:	2100      	movs	r1, #0
 800068c:	2078      	movs	r0, #120	@ 0x78
 800068e:	f000 f8dd 	bl	800084c <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000692:	222e      	movs	r2, #46	@ 0x2e
 8000694:	2100      	movs	r1, #0
 8000696:	2078      	movs	r0, #120	@ 0x78
 8000698:	f000 f8d8 	bl	800084c <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800069c:	2000      	movs	r0, #0
 800069e:	f000 f843 	bl	8000728 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 80006a2:	f000 f813 	bl	80006cc <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 80006a6:	4b08      	ldr	r3, [pc, #32]	@ (80006c8 <SSD1306_Init+0x184>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80006ac:	4b06      	ldr	r3, [pc, #24]	@ (80006c8 <SSD1306_Init+0x184>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 80006b2:	4b05      	ldr	r3, [pc, #20]	@ (80006c8 <SSD1306_Init+0x184>)
 80006b4:	2201      	movs	r2, #1
 80006b6:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 80006b8:	2301      	movs	r3, #1
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	3708      	adds	r7, #8
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	20000078 	.word	0x20000078
 80006c8:	200005ec 	.word	0x200005ec

080006cc <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 80006d2:	2300      	movs	r3, #0
 80006d4:	71fb      	strb	r3, [r7, #7]
 80006d6:	e01d      	b.n	8000714 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80006d8:	79fb      	ldrb	r3, [r7, #7]
 80006da:	3b50      	subs	r3, #80	@ 0x50
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	461a      	mov	r2, r3
 80006e0:	2100      	movs	r1, #0
 80006e2:	2078      	movs	r0, #120	@ 0x78
 80006e4:	f000 f8b2 	bl	800084c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80006e8:	2200      	movs	r2, #0
 80006ea:	2100      	movs	r1, #0
 80006ec:	2078      	movs	r0, #120	@ 0x78
 80006ee:	f000 f8ad 	bl	800084c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80006f2:	2210      	movs	r2, #16
 80006f4:	2100      	movs	r1, #0
 80006f6:	2078      	movs	r0, #120	@ 0x78
 80006f8:	f000 f8a8 	bl	800084c <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80006fc:	79fb      	ldrb	r3, [r7, #7]
 80006fe:	01db      	lsls	r3, r3, #7
 8000700:	4a08      	ldr	r2, [pc, #32]	@ (8000724 <SSD1306_UpdateScreen+0x58>)
 8000702:	441a      	add	r2, r3
 8000704:	2380      	movs	r3, #128	@ 0x80
 8000706:	2140      	movs	r1, #64	@ 0x40
 8000708:	2078      	movs	r0, #120	@ 0x78
 800070a:	f000 f839 	bl	8000780 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	3301      	adds	r3, #1
 8000712:	71fb      	strb	r3, [r7, #7]
 8000714:	79fb      	ldrb	r3, [r7, #7]
 8000716:	2b07      	cmp	r3, #7
 8000718:	d9de      	bls.n	80006d8 <SSD1306_UpdateScreen+0xc>
	}
}
 800071a:	bf00      	nop
 800071c:	bf00      	nop
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	200001ec 	.word	0x200001ec

08000728 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d101      	bne.n	800073c <SSD1306_Fill+0x14>
 8000738:	2300      	movs	r3, #0
 800073a:	e000      	b.n	800073e <SSD1306_Fill+0x16>
 800073c:	23ff      	movs	r3, #255	@ 0xff
 800073e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000742:	4619      	mov	r1, r3
 8000744:	4803      	ldr	r0, [pc, #12]	@ (8000754 <SSD1306_Fill+0x2c>)
 8000746:	f002 fce3 	bl	8003110 <memset>
}
 800074a:	bf00      	nop
 800074c:	3708      	adds	r7, #8
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	200001ec 	.word	0x200001ec

08000758 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800075e:	4b07      	ldr	r3, [pc, #28]	@ (800077c <ssd1306_I2C_Init+0x24>)
 8000760:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000762:	e002      	b.n	800076a <ssd1306_I2C_Init+0x12>
		p--;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	3b01      	subs	r3, #1
 8000768:	607b      	str	r3, [r7, #4]
	while(p>0)
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d1f9      	bne.n	8000764 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8000770:	bf00      	nop
 8000772:	bf00      	nop
 8000774:	370c      	adds	r7, #12
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr
 800077c:	0003d090 	.word	0x0003d090

08000780 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8000780:	b590      	push	{r4, r7, lr}
 8000782:	b0c7      	sub	sp, #284	@ 0x11c
 8000784:	af02      	add	r7, sp, #8
 8000786:	4604      	mov	r4, r0
 8000788:	4608      	mov	r0, r1
 800078a:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 800078e:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8000792:	600a      	str	r2, [r1, #0]
 8000794:	4619      	mov	r1, r3
 8000796:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800079a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800079e:	4622      	mov	r2, r4
 80007a0:	701a      	strb	r2, [r3, #0]
 80007a2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80007a6:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 80007aa:	4602      	mov	r2, r0
 80007ac:	701a      	strb	r2, [r3, #0]
 80007ae:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80007b2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80007b6:	460a      	mov	r2, r1
 80007b8:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80007ba:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80007be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80007c2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80007c6:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 80007ca:	7812      	ldrb	r2, [r2, #0]
 80007cc:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80007ce:	2300      	movs	r3, #0
 80007d0:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80007d4:	e015      	b.n	8000802 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 80007d6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80007da:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80007de:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 80007e2:	6812      	ldr	r2, [r2, #0]
 80007e4:	441a      	add	r2, r3
 80007e6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80007ea:	3301      	adds	r3, #1
 80007ec:	7811      	ldrb	r1, [r2, #0]
 80007ee:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80007f2:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80007f6:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80007f8:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80007fc:	3301      	adds	r3, #1
 80007fe:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8000802:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000806:	b29b      	uxth	r3, r3
 8000808:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800080c:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8000810:	8812      	ldrh	r2, [r2, #0]
 8000812:	429a      	cmp	r2, r3
 8000814:	d8df      	bhi.n	80007d6 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8000816:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800081a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	b299      	uxth	r1, r3
 8000822:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000826:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800082a:	881b      	ldrh	r3, [r3, #0]
 800082c:	3301      	adds	r3, #1
 800082e:	b29b      	uxth	r3, r3
 8000830:	f107 020c 	add.w	r2, r7, #12
 8000834:	200a      	movs	r0, #10
 8000836:	9000      	str	r0, [sp, #0]
 8000838:	4803      	ldr	r0, [pc, #12]	@ (8000848 <ssd1306_I2C_WriteMulti+0xc8>)
 800083a:	f000 fe33 	bl	80014a4 <HAL_I2C_Master_Transmit>
}
 800083e:	bf00      	nop
 8000840:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8000844:	46bd      	mov	sp, r7
 8000846:	bd90      	pop	{r4, r7, pc}
 8000848:	20000078 	.word	0x20000078

0800084c <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 800084c:	b580      	push	{r7, lr}
 800084e:	b086      	sub	sp, #24
 8000850:	af02      	add	r7, sp, #8
 8000852:	4603      	mov	r3, r0
 8000854:	71fb      	strb	r3, [r7, #7]
 8000856:	460b      	mov	r3, r1
 8000858:	71bb      	strb	r3, [r7, #6]
 800085a:	4613      	mov	r3, r2
 800085c:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800085e:	79bb      	ldrb	r3, [r7, #6]
 8000860:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8000862:	797b      	ldrb	r3, [r7, #5]
 8000864:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8000866:	79fb      	ldrb	r3, [r7, #7]
 8000868:	b299      	uxth	r1, r3
 800086a:	f107 020c 	add.w	r2, r7, #12
 800086e:	230a      	movs	r3, #10
 8000870:	9300      	str	r3, [sp, #0]
 8000872:	2302      	movs	r3, #2
 8000874:	4803      	ldr	r0, [pc, #12]	@ (8000884 <ssd1306_I2C_Write+0x38>)
 8000876:	f000 fe15 	bl	80014a4 <HAL_I2C_Master_Transmit>
}
 800087a:	bf00      	nop
 800087c:	3710      	adds	r7, #16
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	20000078 	.word	0x20000078

08000888 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000888:	b480      	push	{r7}
 800088a:	b085      	sub	sp, #20
 800088c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800088e:	4b15      	ldr	r3, [pc, #84]	@ (80008e4 <HAL_MspInit+0x5c>)
 8000890:	699b      	ldr	r3, [r3, #24]
 8000892:	4a14      	ldr	r2, [pc, #80]	@ (80008e4 <HAL_MspInit+0x5c>)
 8000894:	f043 0301 	orr.w	r3, r3, #1
 8000898:	6193      	str	r3, [r2, #24]
 800089a:	4b12      	ldr	r3, [pc, #72]	@ (80008e4 <HAL_MspInit+0x5c>)
 800089c:	699b      	ldr	r3, [r3, #24]
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	60bb      	str	r3, [r7, #8]
 80008a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008a6:	4b0f      	ldr	r3, [pc, #60]	@ (80008e4 <HAL_MspInit+0x5c>)
 80008a8:	69db      	ldr	r3, [r3, #28]
 80008aa:	4a0e      	ldr	r2, [pc, #56]	@ (80008e4 <HAL_MspInit+0x5c>)
 80008ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008b0:	61d3      	str	r3, [r2, #28]
 80008b2:	4b0c      	ldr	r3, [pc, #48]	@ (80008e4 <HAL_MspInit+0x5c>)
 80008b4:	69db      	ldr	r3, [r3, #28]
 80008b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008ba:	607b      	str	r3, [r7, #4]
 80008bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80008be:	4b0a      	ldr	r3, [pc, #40]	@ (80008e8 <HAL_MspInit+0x60>)
 80008c0:	685b      	ldr	r3, [r3, #4]
 80008c2:	60fb      	str	r3, [r7, #12]
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80008ca:	60fb      	str	r3, [r7, #12]
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80008d2:	60fb      	str	r3, [r7, #12]
 80008d4:	4a04      	ldr	r2, [pc, #16]	@ (80008e8 <HAL_MspInit+0x60>)
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008da:	bf00      	nop
 80008dc:	3714      	adds	r7, #20
 80008de:	46bd      	mov	sp, r7
 80008e0:	bc80      	pop	{r7}
 80008e2:	4770      	bx	lr
 80008e4:	40021000 	.word	0x40021000
 80008e8:	40010000 	.word	0x40010000

080008ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b088      	sub	sp, #32
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f4:	f107 0310 	add.w	r3, r7, #16
 80008f8:	2200      	movs	r2, #0
 80008fa:	601a      	str	r2, [r3, #0]
 80008fc:	605a      	str	r2, [r3, #4]
 80008fe:	609a      	str	r2, [r3, #8]
 8000900:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4a15      	ldr	r2, [pc, #84]	@ (800095c <HAL_I2C_MspInit+0x70>)
 8000908:	4293      	cmp	r3, r2
 800090a:	d123      	bne.n	8000954 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800090c:	4b14      	ldr	r3, [pc, #80]	@ (8000960 <HAL_I2C_MspInit+0x74>)
 800090e:	699b      	ldr	r3, [r3, #24]
 8000910:	4a13      	ldr	r2, [pc, #76]	@ (8000960 <HAL_I2C_MspInit+0x74>)
 8000912:	f043 0308 	orr.w	r3, r3, #8
 8000916:	6193      	str	r3, [r2, #24]
 8000918:	4b11      	ldr	r3, [pc, #68]	@ (8000960 <HAL_I2C_MspInit+0x74>)
 800091a:	699b      	ldr	r3, [r3, #24]
 800091c:	f003 0308 	and.w	r3, r3, #8
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000924:	23c0      	movs	r3, #192	@ 0xc0
 8000926:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000928:	2312      	movs	r3, #18
 800092a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800092c:	2303      	movs	r3, #3
 800092e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000930:	f107 0310 	add.w	r3, r7, #16
 8000934:	4619      	mov	r1, r3
 8000936:	480b      	ldr	r0, [pc, #44]	@ (8000964 <HAL_I2C_MspInit+0x78>)
 8000938:	f000 faec 	bl	8000f14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800093c:	4b08      	ldr	r3, [pc, #32]	@ (8000960 <HAL_I2C_MspInit+0x74>)
 800093e:	69db      	ldr	r3, [r3, #28]
 8000940:	4a07      	ldr	r2, [pc, #28]	@ (8000960 <HAL_I2C_MspInit+0x74>)
 8000942:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000946:	61d3      	str	r3, [r2, #28]
 8000948:	4b05      	ldr	r3, [pc, #20]	@ (8000960 <HAL_I2C_MspInit+0x74>)
 800094a:	69db      	ldr	r3, [r3, #28]
 800094c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000950:	60bb      	str	r3, [r7, #8]
 8000952:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000954:	bf00      	nop
 8000956:	3720      	adds	r7, #32
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	40005400 	.word	0x40005400
 8000960:	40021000 	.word	0x40021000
 8000964:	40010c00 	.word	0x40010c00

08000968 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000968:	b480      	push	{r7}
 800096a:	b085      	sub	sp, #20
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a09      	ldr	r2, [pc, #36]	@ (800099c <HAL_TIM_Base_MspInit+0x34>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d10b      	bne.n	8000992 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800097a:	4b09      	ldr	r3, [pc, #36]	@ (80009a0 <HAL_TIM_Base_MspInit+0x38>)
 800097c:	699b      	ldr	r3, [r3, #24]
 800097e:	4a08      	ldr	r2, [pc, #32]	@ (80009a0 <HAL_TIM_Base_MspInit+0x38>)
 8000980:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000984:	6193      	str	r3, [r2, #24]
 8000986:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <HAL_TIM_Base_MspInit+0x38>)
 8000988:	699b      	ldr	r3, [r3, #24]
 800098a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800098e:	60fb      	str	r3, [r7, #12]
 8000990:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000992:	bf00      	nop
 8000994:	3714      	adds	r7, #20
 8000996:	46bd      	mov	sp, r7
 8000998:	bc80      	pop	{r7}
 800099a:	4770      	bx	lr
 800099c:	40012c00 	.word	0x40012c00
 80009a0:	40021000 	.word	0x40021000

080009a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b08c      	sub	sp, #48	@ 0x30
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ac:	f107 0320 	add.w	r3, r7, #32
 80009b0:	2200      	movs	r2, #0
 80009b2:	601a      	str	r2, [r3, #0]
 80009b4:	605a      	str	r2, [r3, #4]
 80009b6:	609a      	str	r2, [r3, #8]
 80009b8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	4a53      	ldr	r2, [pc, #332]	@ (8000b0c <HAL_UART_MspInit+0x168>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d132      	bne.n	8000a2a <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009c4:	4b52      	ldr	r3, [pc, #328]	@ (8000b10 <HAL_UART_MspInit+0x16c>)
 80009c6:	699b      	ldr	r3, [r3, #24]
 80009c8:	4a51      	ldr	r2, [pc, #324]	@ (8000b10 <HAL_UART_MspInit+0x16c>)
 80009ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009ce:	6193      	str	r3, [r2, #24]
 80009d0:	4b4f      	ldr	r3, [pc, #316]	@ (8000b10 <HAL_UART_MspInit+0x16c>)
 80009d2:	699b      	ldr	r3, [r3, #24]
 80009d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009d8:	61fb      	str	r3, [r7, #28]
 80009da:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009dc:	4b4c      	ldr	r3, [pc, #304]	@ (8000b10 <HAL_UART_MspInit+0x16c>)
 80009de:	699b      	ldr	r3, [r3, #24]
 80009e0:	4a4b      	ldr	r2, [pc, #300]	@ (8000b10 <HAL_UART_MspInit+0x16c>)
 80009e2:	f043 0304 	orr.w	r3, r3, #4
 80009e6:	6193      	str	r3, [r2, #24]
 80009e8:	4b49      	ldr	r3, [pc, #292]	@ (8000b10 <HAL_UART_MspInit+0x16c>)
 80009ea:	699b      	ldr	r3, [r3, #24]
 80009ec:	f003 0304 	and.w	r3, r3, #4
 80009f0:	61bb      	str	r3, [r7, #24]
 80009f2:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009fa:	2302      	movs	r3, #2
 80009fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009fe:	2303      	movs	r3, #3
 8000a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a02:	f107 0320 	add.w	r3, r7, #32
 8000a06:	4619      	mov	r1, r3
 8000a08:	4842      	ldr	r0, [pc, #264]	@ (8000b14 <HAL_UART_MspInit+0x170>)
 8000a0a:	f000 fa83 	bl	8000f14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a14:	2300      	movs	r3, #0
 8000a16:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a1c:	f107 0320 	add.w	r3, r7, #32
 8000a20:	4619      	mov	r1, r3
 8000a22:	483c      	ldr	r0, [pc, #240]	@ (8000b14 <HAL_UART_MspInit+0x170>)
 8000a24:	f000 fa76 	bl	8000f14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000a28:	e06c      	b.n	8000b04 <HAL_UART_MspInit+0x160>
  else if(huart->Instance==USART2)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	4a3a      	ldr	r2, [pc, #232]	@ (8000b18 <HAL_UART_MspInit+0x174>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d130      	bne.n	8000a96 <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a34:	4b36      	ldr	r3, [pc, #216]	@ (8000b10 <HAL_UART_MspInit+0x16c>)
 8000a36:	69db      	ldr	r3, [r3, #28]
 8000a38:	4a35      	ldr	r2, [pc, #212]	@ (8000b10 <HAL_UART_MspInit+0x16c>)
 8000a3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a3e:	61d3      	str	r3, [r2, #28]
 8000a40:	4b33      	ldr	r3, [pc, #204]	@ (8000b10 <HAL_UART_MspInit+0x16c>)
 8000a42:	69db      	ldr	r3, [r3, #28]
 8000a44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a48:	617b      	str	r3, [r7, #20]
 8000a4a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4c:	4b30      	ldr	r3, [pc, #192]	@ (8000b10 <HAL_UART_MspInit+0x16c>)
 8000a4e:	699b      	ldr	r3, [r3, #24]
 8000a50:	4a2f      	ldr	r2, [pc, #188]	@ (8000b10 <HAL_UART_MspInit+0x16c>)
 8000a52:	f043 0304 	orr.w	r3, r3, #4
 8000a56:	6193      	str	r3, [r2, #24]
 8000a58:	4b2d      	ldr	r3, [pc, #180]	@ (8000b10 <HAL_UART_MspInit+0x16c>)
 8000a5a:	699b      	ldr	r3, [r3, #24]
 8000a5c:	f003 0304 	and.w	r3, r3, #4
 8000a60:	613b      	str	r3, [r7, #16]
 8000a62:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a64:	2304      	movs	r3, #4
 8000a66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a68:	2302      	movs	r3, #2
 8000a6a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a6c:	2303      	movs	r3, #3
 8000a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a70:	f107 0320 	add.w	r3, r7, #32
 8000a74:	4619      	mov	r1, r3
 8000a76:	4827      	ldr	r0, [pc, #156]	@ (8000b14 <HAL_UART_MspInit+0x170>)
 8000a78:	f000 fa4c 	bl	8000f14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a7c:	2308      	movs	r3, #8
 8000a7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a80:	2300      	movs	r3, #0
 8000a82:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	2300      	movs	r3, #0
 8000a86:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a88:	f107 0320 	add.w	r3, r7, #32
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	4821      	ldr	r0, [pc, #132]	@ (8000b14 <HAL_UART_MspInit+0x170>)
 8000a90:	f000 fa40 	bl	8000f14 <HAL_GPIO_Init>
}
 8000a94:	e036      	b.n	8000b04 <HAL_UART_MspInit+0x160>
  else if(huart->Instance==USART3)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a20      	ldr	r2, [pc, #128]	@ (8000b1c <HAL_UART_MspInit+0x178>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d131      	bne.n	8000b04 <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000aa0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b10 <HAL_UART_MspInit+0x16c>)
 8000aa2:	69db      	ldr	r3, [r3, #28]
 8000aa4:	4a1a      	ldr	r2, [pc, #104]	@ (8000b10 <HAL_UART_MspInit+0x16c>)
 8000aa6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000aaa:	61d3      	str	r3, [r2, #28]
 8000aac:	4b18      	ldr	r3, [pc, #96]	@ (8000b10 <HAL_UART_MspInit+0x16c>)
 8000aae:	69db      	ldr	r3, [r3, #28]
 8000ab0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000ab4:	60fb      	str	r3, [r7, #12]
 8000ab6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab8:	4b15      	ldr	r3, [pc, #84]	@ (8000b10 <HAL_UART_MspInit+0x16c>)
 8000aba:	699b      	ldr	r3, [r3, #24]
 8000abc:	4a14      	ldr	r2, [pc, #80]	@ (8000b10 <HAL_UART_MspInit+0x16c>)
 8000abe:	f043 0308 	orr.w	r3, r3, #8
 8000ac2:	6193      	str	r3, [r2, #24]
 8000ac4:	4b12      	ldr	r3, [pc, #72]	@ (8000b10 <HAL_UART_MspInit+0x16c>)
 8000ac6:	699b      	ldr	r3, [r3, #24]
 8000ac8:	f003 0308 	and.w	r3, r3, #8
 8000acc:	60bb      	str	r3, [r7, #8]
 8000ace:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000ad0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ad4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ada:	2303      	movs	r3, #3
 8000adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ade:	f107 0320 	add.w	r3, r7, #32
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	480e      	ldr	r0, [pc, #56]	@ (8000b20 <HAL_UART_MspInit+0x17c>)
 8000ae6:	f000 fa15 	bl	8000f14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000aea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000aee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000af0:	2300      	movs	r3, #0
 8000af2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af4:	2300      	movs	r3, #0
 8000af6:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000af8:	f107 0320 	add.w	r3, r7, #32
 8000afc:	4619      	mov	r1, r3
 8000afe:	4808      	ldr	r0, [pc, #32]	@ (8000b20 <HAL_UART_MspInit+0x17c>)
 8000b00:	f000 fa08 	bl	8000f14 <HAL_GPIO_Init>
}
 8000b04:	bf00      	nop
 8000b06:	3730      	adds	r7, #48	@ 0x30
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	40013800 	.word	0x40013800
 8000b10:	40021000 	.word	0x40021000
 8000b14:	40010800 	.word	0x40010800
 8000b18:	40004400 	.word	0x40004400
 8000b1c:	40004800 	.word	0x40004800
 8000b20:	40010c00 	.word	0x40010c00

08000b24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b28:	bf00      	nop
 8000b2a:	e7fd      	b.n	8000b28 <NMI_Handler+0x4>

08000b2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b30:	bf00      	nop
 8000b32:	e7fd      	b.n	8000b30 <HardFault_Handler+0x4>

08000b34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b38:	bf00      	nop
 8000b3a:	e7fd      	b.n	8000b38 <MemManage_Handler+0x4>

08000b3c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b40:	bf00      	nop
 8000b42:	e7fd      	b.n	8000b40 <BusFault_Handler+0x4>

08000b44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b48:	bf00      	nop
 8000b4a:	e7fd      	b.n	8000b48 <UsageFault_Handler+0x4>

08000b4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b50:	bf00      	nop
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bc80      	pop	{r7}
 8000b56:	4770      	bx	lr

08000b58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b5c:	bf00      	nop
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bc80      	pop	{r7}
 8000b62:	4770      	bx	lr

08000b64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b68:	bf00      	nop
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bc80      	pop	{r7}
 8000b6e:	4770      	bx	lr

08000b70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b74:	f000 f8aa 	bl	8000ccc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b78:	bf00      	nop
 8000b7a:	bd80      	pop	{r7, pc}

08000b7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b84:	4a14      	ldr	r2, [pc, #80]	@ (8000bd8 <_sbrk+0x5c>)
 8000b86:	4b15      	ldr	r3, [pc, #84]	@ (8000bdc <_sbrk+0x60>)
 8000b88:	1ad3      	subs	r3, r2, r3
 8000b8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b90:	4b13      	ldr	r3, [pc, #76]	@ (8000be0 <_sbrk+0x64>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d102      	bne.n	8000b9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b98:	4b11      	ldr	r3, [pc, #68]	@ (8000be0 <_sbrk+0x64>)
 8000b9a:	4a12      	ldr	r2, [pc, #72]	@ (8000be4 <_sbrk+0x68>)
 8000b9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b9e:	4b10      	ldr	r3, [pc, #64]	@ (8000be0 <_sbrk+0x64>)
 8000ba0:	681a      	ldr	r2, [r3, #0]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	4413      	add	r3, r2
 8000ba6:	693a      	ldr	r2, [r7, #16]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d207      	bcs.n	8000bbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bac:	f002 fab8 	bl	8003120 <__errno>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	220c      	movs	r2, #12
 8000bb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bba:	e009      	b.n	8000bd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bbc:	4b08      	ldr	r3, [pc, #32]	@ (8000be0 <_sbrk+0x64>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bc2:	4b07      	ldr	r3, [pc, #28]	@ (8000be0 <_sbrk+0x64>)
 8000bc4:	681a      	ldr	r2, [r3, #0]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	4413      	add	r3, r2
 8000bca:	4a05      	ldr	r2, [pc, #20]	@ (8000be0 <_sbrk+0x64>)
 8000bcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bce:	68fb      	ldr	r3, [r7, #12]
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	3718      	adds	r7, #24
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	20005000 	.word	0x20005000
 8000bdc:	00000400 	.word	0x00000400
 8000be0:	200005f4 	.word	0x200005f4
 8000be4:	20000748 	.word	0x20000748

08000be8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bec:	bf00      	nop
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bc80      	pop	{r7}
 8000bf2:	4770      	bx	lr

08000bf4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bf4:	f7ff fff8 	bl	8000be8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bf8:	480b      	ldr	r0, [pc, #44]	@ (8000c28 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000bfa:	490c      	ldr	r1, [pc, #48]	@ (8000c2c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000bfc:	4a0c      	ldr	r2, [pc, #48]	@ (8000c30 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000bfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c00:	e002      	b.n	8000c08 <LoopCopyDataInit>

08000c02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c06:	3304      	adds	r3, #4

08000c08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c0c:	d3f9      	bcc.n	8000c02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c0e:	4a09      	ldr	r2, [pc, #36]	@ (8000c34 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000c10:	4c09      	ldr	r4, [pc, #36]	@ (8000c38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c14:	e001      	b.n	8000c1a <LoopFillZerobss>

08000c16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c18:	3204      	adds	r2, #4

08000c1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c1c:	d3fb      	bcc.n	8000c16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c1e:	f002 fa85 	bl	800312c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c22:	f7ff fa9b 	bl	800015c <main>
  bx lr
 8000c26:	4770      	bx	lr
  ldr r0, =_sdata
 8000c28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c2c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000c30:	08003ad8 	.word	0x08003ad8
  ldr r2, =_sbss
 8000c34:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000c38:	20000744 	.word	0x20000744

08000c3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c3c:	e7fe      	b.n	8000c3c <ADC1_2_IRQHandler>
	...

08000c40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c44:	4b08      	ldr	r3, [pc, #32]	@ (8000c68 <HAL_Init+0x28>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a07      	ldr	r2, [pc, #28]	@ (8000c68 <HAL_Init+0x28>)
 8000c4a:	f043 0310 	orr.w	r3, r3, #16
 8000c4e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c50:	2003      	movs	r0, #3
 8000c52:	f000 f92b 	bl	8000eac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c56:	200f      	movs	r0, #15
 8000c58:	f000 f808 	bl	8000c6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c5c:	f7ff fe14 	bl	8000888 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c60:	2300      	movs	r3, #0
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40022000 	.word	0x40022000

08000c6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c74:	4b12      	ldr	r3, [pc, #72]	@ (8000cc0 <HAL_InitTick+0x54>)
 8000c76:	681a      	ldr	r2, [r3, #0]
 8000c78:	4b12      	ldr	r3, [pc, #72]	@ (8000cc4 <HAL_InitTick+0x58>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c82:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f000 f935 	bl	8000efa <HAL_SYSTICK_Config>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c96:	2301      	movs	r3, #1
 8000c98:	e00e      	b.n	8000cb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	2b0f      	cmp	r3, #15
 8000c9e:	d80a      	bhi.n	8000cb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	6879      	ldr	r1, [r7, #4]
 8000ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ca8:	f000 f90b 	bl	8000ec2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cac:	4a06      	ldr	r2, [pc, #24]	@ (8000cc8 <HAL_InitTick+0x5c>)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e000      	b.n	8000cb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cb6:	2301      	movs	r3, #1
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3708      	adds	r7, #8
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	20000000 	.word	0x20000000
 8000cc4:	20000008 	.word	0x20000008
 8000cc8:	20000004 	.word	0x20000004

08000ccc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cd0:	4b05      	ldr	r3, [pc, #20]	@ (8000ce8 <HAL_IncTick+0x1c>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	4b05      	ldr	r3, [pc, #20]	@ (8000cec <HAL_IncTick+0x20>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	4413      	add	r3, r2
 8000cdc:	4a03      	ldr	r2, [pc, #12]	@ (8000cec <HAL_IncTick+0x20>)
 8000cde:	6013      	str	r3, [r2, #0]
}
 8000ce0:	bf00      	nop
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bc80      	pop	{r7}
 8000ce6:	4770      	bx	lr
 8000ce8:	20000008 	.word	0x20000008
 8000cec:	200005f8 	.word	0x200005f8

08000cf0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  return uwTick;
 8000cf4:	4b02      	ldr	r3, [pc, #8]	@ (8000d00 <HAL_GetTick+0x10>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bc80      	pop	{r7}
 8000cfe:	4770      	bx	lr
 8000d00:	200005f8 	.word	0x200005f8

08000d04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d0c:	f7ff fff0 	bl	8000cf0 <HAL_GetTick>
 8000d10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d1c:	d005      	beq.n	8000d2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d48 <HAL_Delay+0x44>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	461a      	mov	r2, r3
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	4413      	add	r3, r2
 8000d28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d2a:	bf00      	nop
 8000d2c:	f7ff ffe0 	bl	8000cf0 <HAL_GetTick>
 8000d30:	4602      	mov	r2, r0
 8000d32:	68bb      	ldr	r3, [r7, #8]
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	68fa      	ldr	r2, [r7, #12]
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	d8f7      	bhi.n	8000d2c <HAL_Delay+0x28>
  {
  }
}
 8000d3c:	bf00      	nop
 8000d3e:	bf00      	nop
 8000d40:	3710      	adds	r7, #16
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	20000008 	.word	0x20000008

08000d4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b085      	sub	sp, #20
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f003 0307 	and.w	r3, r3, #7
 8000d5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d90 <__NVIC_SetPriorityGrouping+0x44>)
 8000d5e:	68db      	ldr	r3, [r3, #12]
 8000d60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d62:	68ba      	ldr	r2, [r7, #8]
 8000d64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d68:	4013      	ands	r3, r2
 8000d6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d7e:	4a04      	ldr	r2, [pc, #16]	@ (8000d90 <__NVIC_SetPriorityGrouping+0x44>)
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	60d3      	str	r3, [r2, #12]
}
 8000d84:	bf00      	nop
 8000d86:	3714      	adds	r7, #20
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bc80      	pop	{r7}
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	e000ed00 	.word	0xe000ed00

08000d94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d98:	4b04      	ldr	r3, [pc, #16]	@ (8000dac <__NVIC_GetPriorityGrouping+0x18>)
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	0a1b      	lsrs	r3, r3, #8
 8000d9e:	f003 0307 	and.w	r3, r3, #7
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bc80      	pop	{r7}
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop
 8000dac:	e000ed00 	.word	0xe000ed00

08000db0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	6039      	str	r1, [r7, #0]
 8000dba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	db0a      	blt.n	8000dda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	b2da      	uxtb	r2, r3
 8000dc8:	490c      	ldr	r1, [pc, #48]	@ (8000dfc <__NVIC_SetPriority+0x4c>)
 8000dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dce:	0112      	lsls	r2, r2, #4
 8000dd0:	b2d2      	uxtb	r2, r2
 8000dd2:	440b      	add	r3, r1
 8000dd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dd8:	e00a      	b.n	8000df0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	b2da      	uxtb	r2, r3
 8000dde:	4908      	ldr	r1, [pc, #32]	@ (8000e00 <__NVIC_SetPriority+0x50>)
 8000de0:	79fb      	ldrb	r3, [r7, #7]
 8000de2:	f003 030f 	and.w	r3, r3, #15
 8000de6:	3b04      	subs	r3, #4
 8000de8:	0112      	lsls	r2, r2, #4
 8000dea:	b2d2      	uxtb	r2, r2
 8000dec:	440b      	add	r3, r1
 8000dee:	761a      	strb	r2, [r3, #24]
}
 8000df0:	bf00      	nop
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bc80      	pop	{r7}
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	e000e100 	.word	0xe000e100
 8000e00:	e000ed00 	.word	0xe000ed00

08000e04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b089      	sub	sp, #36	@ 0x24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	f003 0307 	and.w	r3, r3, #7
 8000e16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e18:	69fb      	ldr	r3, [r7, #28]
 8000e1a:	f1c3 0307 	rsb	r3, r3, #7
 8000e1e:	2b04      	cmp	r3, #4
 8000e20:	bf28      	it	cs
 8000e22:	2304      	movcs	r3, #4
 8000e24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	3304      	adds	r3, #4
 8000e2a:	2b06      	cmp	r3, #6
 8000e2c:	d902      	bls.n	8000e34 <NVIC_EncodePriority+0x30>
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	3b03      	subs	r3, #3
 8000e32:	e000      	b.n	8000e36 <NVIC_EncodePriority+0x32>
 8000e34:	2300      	movs	r3, #0
 8000e36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e38:	f04f 32ff 	mov.w	r2, #4294967295
 8000e3c:	69bb      	ldr	r3, [r7, #24]
 8000e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e42:	43da      	mvns	r2, r3
 8000e44:	68bb      	ldr	r3, [r7, #8]
 8000e46:	401a      	ands	r2, r3
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e4c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	fa01 f303 	lsl.w	r3, r1, r3
 8000e56:	43d9      	mvns	r1, r3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e5c:	4313      	orrs	r3, r2
         );
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3724      	adds	r7, #36	@ 0x24
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bc80      	pop	{r7}
 8000e66:	4770      	bx	lr

08000e68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	3b01      	subs	r3, #1
 8000e74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e78:	d301      	bcc.n	8000e7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e00f      	b.n	8000e9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea8 <SysTick_Config+0x40>)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	3b01      	subs	r3, #1
 8000e84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e86:	210f      	movs	r1, #15
 8000e88:	f04f 30ff 	mov.w	r0, #4294967295
 8000e8c:	f7ff ff90 	bl	8000db0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e90:	4b05      	ldr	r3, [pc, #20]	@ (8000ea8 <SysTick_Config+0x40>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e96:	4b04      	ldr	r3, [pc, #16]	@ (8000ea8 <SysTick_Config+0x40>)
 8000e98:	2207      	movs	r2, #7
 8000e9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e9c:	2300      	movs	r3, #0
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	e000e010 	.word	0xe000e010

08000eac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eb4:	6878      	ldr	r0, [r7, #4]
 8000eb6:	f7ff ff49 	bl	8000d4c <__NVIC_SetPriorityGrouping>
}
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	b086      	sub	sp, #24
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	4603      	mov	r3, r0
 8000eca:	60b9      	str	r1, [r7, #8]
 8000ecc:	607a      	str	r2, [r7, #4]
 8000ece:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ed4:	f7ff ff5e 	bl	8000d94 <__NVIC_GetPriorityGrouping>
 8000ed8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eda:	687a      	ldr	r2, [r7, #4]
 8000edc:	68b9      	ldr	r1, [r7, #8]
 8000ede:	6978      	ldr	r0, [r7, #20]
 8000ee0:	f7ff ff90 	bl	8000e04 <NVIC_EncodePriority>
 8000ee4:	4602      	mov	r2, r0
 8000ee6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eea:	4611      	mov	r1, r2
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff ff5f 	bl	8000db0 <__NVIC_SetPriority>
}
 8000ef2:	bf00      	nop
 8000ef4:	3718      	adds	r7, #24
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b082      	sub	sp, #8
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f7ff ffb0 	bl	8000e68 <SysTick_Config>
 8000f08:	4603      	mov	r3, r0
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3708      	adds	r7, #8
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
	...

08000f14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b08b      	sub	sp, #44	@ 0x2c
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000f22:	2300      	movs	r3, #0
 8000f24:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f26:	e169      	b.n	80011fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000f28:	2201      	movs	r2, #1
 8000f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	69fa      	ldr	r2, [r7, #28]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000f3c:	69ba      	ldr	r2, [r7, #24]
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	f040 8158 	bne.w	80011f6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	4a9a      	ldr	r2, [pc, #616]	@ (80011b4 <HAL_GPIO_Init+0x2a0>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d05e      	beq.n	800100e <HAL_GPIO_Init+0xfa>
 8000f50:	4a98      	ldr	r2, [pc, #608]	@ (80011b4 <HAL_GPIO_Init+0x2a0>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d875      	bhi.n	8001042 <HAL_GPIO_Init+0x12e>
 8000f56:	4a98      	ldr	r2, [pc, #608]	@ (80011b8 <HAL_GPIO_Init+0x2a4>)
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d058      	beq.n	800100e <HAL_GPIO_Init+0xfa>
 8000f5c:	4a96      	ldr	r2, [pc, #600]	@ (80011b8 <HAL_GPIO_Init+0x2a4>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d86f      	bhi.n	8001042 <HAL_GPIO_Init+0x12e>
 8000f62:	4a96      	ldr	r2, [pc, #600]	@ (80011bc <HAL_GPIO_Init+0x2a8>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d052      	beq.n	800100e <HAL_GPIO_Init+0xfa>
 8000f68:	4a94      	ldr	r2, [pc, #592]	@ (80011bc <HAL_GPIO_Init+0x2a8>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d869      	bhi.n	8001042 <HAL_GPIO_Init+0x12e>
 8000f6e:	4a94      	ldr	r2, [pc, #592]	@ (80011c0 <HAL_GPIO_Init+0x2ac>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d04c      	beq.n	800100e <HAL_GPIO_Init+0xfa>
 8000f74:	4a92      	ldr	r2, [pc, #584]	@ (80011c0 <HAL_GPIO_Init+0x2ac>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d863      	bhi.n	8001042 <HAL_GPIO_Init+0x12e>
 8000f7a:	4a92      	ldr	r2, [pc, #584]	@ (80011c4 <HAL_GPIO_Init+0x2b0>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d046      	beq.n	800100e <HAL_GPIO_Init+0xfa>
 8000f80:	4a90      	ldr	r2, [pc, #576]	@ (80011c4 <HAL_GPIO_Init+0x2b0>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d85d      	bhi.n	8001042 <HAL_GPIO_Init+0x12e>
 8000f86:	2b12      	cmp	r3, #18
 8000f88:	d82a      	bhi.n	8000fe0 <HAL_GPIO_Init+0xcc>
 8000f8a:	2b12      	cmp	r3, #18
 8000f8c:	d859      	bhi.n	8001042 <HAL_GPIO_Init+0x12e>
 8000f8e:	a201      	add	r2, pc, #4	@ (adr r2, 8000f94 <HAL_GPIO_Init+0x80>)
 8000f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f94:	0800100f 	.word	0x0800100f
 8000f98:	08000fe9 	.word	0x08000fe9
 8000f9c:	08000ffb 	.word	0x08000ffb
 8000fa0:	0800103d 	.word	0x0800103d
 8000fa4:	08001043 	.word	0x08001043
 8000fa8:	08001043 	.word	0x08001043
 8000fac:	08001043 	.word	0x08001043
 8000fb0:	08001043 	.word	0x08001043
 8000fb4:	08001043 	.word	0x08001043
 8000fb8:	08001043 	.word	0x08001043
 8000fbc:	08001043 	.word	0x08001043
 8000fc0:	08001043 	.word	0x08001043
 8000fc4:	08001043 	.word	0x08001043
 8000fc8:	08001043 	.word	0x08001043
 8000fcc:	08001043 	.word	0x08001043
 8000fd0:	08001043 	.word	0x08001043
 8000fd4:	08001043 	.word	0x08001043
 8000fd8:	08000ff1 	.word	0x08000ff1
 8000fdc:	08001005 	.word	0x08001005
 8000fe0:	4a79      	ldr	r2, [pc, #484]	@ (80011c8 <HAL_GPIO_Init+0x2b4>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d013      	beq.n	800100e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000fe6:	e02c      	b.n	8001042 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	623b      	str	r3, [r7, #32]
          break;
 8000fee:	e029      	b.n	8001044 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	3304      	adds	r3, #4
 8000ff6:	623b      	str	r3, [r7, #32]
          break;
 8000ff8:	e024      	b.n	8001044 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	68db      	ldr	r3, [r3, #12]
 8000ffe:	3308      	adds	r3, #8
 8001000:	623b      	str	r3, [r7, #32]
          break;
 8001002:	e01f      	b.n	8001044 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	330c      	adds	r3, #12
 800100a:	623b      	str	r3, [r7, #32]
          break;
 800100c:	e01a      	b.n	8001044 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d102      	bne.n	800101c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001016:	2304      	movs	r3, #4
 8001018:	623b      	str	r3, [r7, #32]
          break;
 800101a:	e013      	b.n	8001044 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	689b      	ldr	r3, [r3, #8]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d105      	bne.n	8001030 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001024:	2308      	movs	r3, #8
 8001026:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	69fa      	ldr	r2, [r7, #28]
 800102c:	611a      	str	r2, [r3, #16]
          break;
 800102e:	e009      	b.n	8001044 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001030:	2308      	movs	r3, #8
 8001032:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	69fa      	ldr	r2, [r7, #28]
 8001038:	615a      	str	r2, [r3, #20]
          break;
 800103a:	e003      	b.n	8001044 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800103c:	2300      	movs	r3, #0
 800103e:	623b      	str	r3, [r7, #32]
          break;
 8001040:	e000      	b.n	8001044 <HAL_GPIO_Init+0x130>
          break;
 8001042:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001044:	69bb      	ldr	r3, [r7, #24]
 8001046:	2bff      	cmp	r3, #255	@ 0xff
 8001048:	d801      	bhi.n	800104e <HAL_GPIO_Init+0x13a>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	e001      	b.n	8001052 <HAL_GPIO_Init+0x13e>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	3304      	adds	r3, #4
 8001052:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001054:	69bb      	ldr	r3, [r7, #24]
 8001056:	2bff      	cmp	r3, #255	@ 0xff
 8001058:	d802      	bhi.n	8001060 <HAL_GPIO_Init+0x14c>
 800105a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	e002      	b.n	8001066 <HAL_GPIO_Init+0x152>
 8001060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001062:	3b08      	subs	r3, #8
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	210f      	movs	r1, #15
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	fa01 f303 	lsl.w	r3, r1, r3
 8001074:	43db      	mvns	r3, r3
 8001076:	401a      	ands	r2, r3
 8001078:	6a39      	ldr	r1, [r7, #32]
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	fa01 f303 	lsl.w	r3, r1, r3
 8001080:	431a      	orrs	r2, r3
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800108e:	2b00      	cmp	r3, #0
 8001090:	f000 80b1 	beq.w	80011f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001094:	4b4d      	ldr	r3, [pc, #308]	@ (80011cc <HAL_GPIO_Init+0x2b8>)
 8001096:	699b      	ldr	r3, [r3, #24]
 8001098:	4a4c      	ldr	r2, [pc, #304]	@ (80011cc <HAL_GPIO_Init+0x2b8>)
 800109a:	f043 0301 	orr.w	r3, r3, #1
 800109e:	6193      	str	r3, [r2, #24]
 80010a0:	4b4a      	ldr	r3, [pc, #296]	@ (80011cc <HAL_GPIO_Init+0x2b8>)
 80010a2:	699b      	ldr	r3, [r3, #24]
 80010a4:	f003 0301 	and.w	r3, r3, #1
 80010a8:	60bb      	str	r3, [r7, #8]
 80010aa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80010ac:	4a48      	ldr	r2, [pc, #288]	@ (80011d0 <HAL_GPIO_Init+0x2bc>)
 80010ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010b0:	089b      	lsrs	r3, r3, #2
 80010b2:	3302      	adds	r3, #2
 80010b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010b8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80010ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010bc:	f003 0303 	and.w	r3, r3, #3
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	220f      	movs	r2, #15
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	43db      	mvns	r3, r3
 80010ca:	68fa      	ldr	r2, [r7, #12]
 80010cc:	4013      	ands	r3, r2
 80010ce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	4a40      	ldr	r2, [pc, #256]	@ (80011d4 <HAL_GPIO_Init+0x2c0>)
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d013      	beq.n	8001100 <HAL_GPIO_Init+0x1ec>
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	4a3f      	ldr	r2, [pc, #252]	@ (80011d8 <HAL_GPIO_Init+0x2c4>)
 80010dc:	4293      	cmp	r3, r2
 80010de:	d00d      	beq.n	80010fc <HAL_GPIO_Init+0x1e8>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4a3e      	ldr	r2, [pc, #248]	@ (80011dc <HAL_GPIO_Init+0x2c8>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d007      	beq.n	80010f8 <HAL_GPIO_Init+0x1e4>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4a3d      	ldr	r2, [pc, #244]	@ (80011e0 <HAL_GPIO_Init+0x2cc>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d101      	bne.n	80010f4 <HAL_GPIO_Init+0x1e0>
 80010f0:	2303      	movs	r3, #3
 80010f2:	e006      	b.n	8001102 <HAL_GPIO_Init+0x1ee>
 80010f4:	2304      	movs	r3, #4
 80010f6:	e004      	b.n	8001102 <HAL_GPIO_Init+0x1ee>
 80010f8:	2302      	movs	r3, #2
 80010fa:	e002      	b.n	8001102 <HAL_GPIO_Init+0x1ee>
 80010fc:	2301      	movs	r3, #1
 80010fe:	e000      	b.n	8001102 <HAL_GPIO_Init+0x1ee>
 8001100:	2300      	movs	r3, #0
 8001102:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001104:	f002 0203 	and.w	r2, r2, #3
 8001108:	0092      	lsls	r2, r2, #2
 800110a:	4093      	lsls	r3, r2
 800110c:	68fa      	ldr	r2, [r7, #12]
 800110e:	4313      	orrs	r3, r2
 8001110:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001112:	492f      	ldr	r1, [pc, #188]	@ (80011d0 <HAL_GPIO_Init+0x2bc>)
 8001114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001116:	089b      	lsrs	r3, r3, #2
 8001118:	3302      	adds	r3, #2
 800111a:	68fa      	ldr	r2, [r7, #12]
 800111c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001128:	2b00      	cmp	r3, #0
 800112a:	d006      	beq.n	800113a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800112c:	4b2d      	ldr	r3, [pc, #180]	@ (80011e4 <HAL_GPIO_Init+0x2d0>)
 800112e:	689a      	ldr	r2, [r3, #8]
 8001130:	492c      	ldr	r1, [pc, #176]	@ (80011e4 <HAL_GPIO_Init+0x2d0>)
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	4313      	orrs	r3, r2
 8001136:	608b      	str	r3, [r1, #8]
 8001138:	e006      	b.n	8001148 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800113a:	4b2a      	ldr	r3, [pc, #168]	@ (80011e4 <HAL_GPIO_Init+0x2d0>)
 800113c:	689a      	ldr	r2, [r3, #8]
 800113e:	69bb      	ldr	r3, [r7, #24]
 8001140:	43db      	mvns	r3, r3
 8001142:	4928      	ldr	r1, [pc, #160]	@ (80011e4 <HAL_GPIO_Init+0x2d0>)
 8001144:	4013      	ands	r3, r2
 8001146:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001150:	2b00      	cmp	r3, #0
 8001152:	d006      	beq.n	8001162 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001154:	4b23      	ldr	r3, [pc, #140]	@ (80011e4 <HAL_GPIO_Init+0x2d0>)
 8001156:	68da      	ldr	r2, [r3, #12]
 8001158:	4922      	ldr	r1, [pc, #136]	@ (80011e4 <HAL_GPIO_Init+0x2d0>)
 800115a:	69bb      	ldr	r3, [r7, #24]
 800115c:	4313      	orrs	r3, r2
 800115e:	60cb      	str	r3, [r1, #12]
 8001160:	e006      	b.n	8001170 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001162:	4b20      	ldr	r3, [pc, #128]	@ (80011e4 <HAL_GPIO_Init+0x2d0>)
 8001164:	68da      	ldr	r2, [r3, #12]
 8001166:	69bb      	ldr	r3, [r7, #24]
 8001168:	43db      	mvns	r3, r3
 800116a:	491e      	ldr	r1, [pc, #120]	@ (80011e4 <HAL_GPIO_Init+0x2d0>)
 800116c:	4013      	ands	r3, r2
 800116e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001178:	2b00      	cmp	r3, #0
 800117a:	d006      	beq.n	800118a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800117c:	4b19      	ldr	r3, [pc, #100]	@ (80011e4 <HAL_GPIO_Init+0x2d0>)
 800117e:	685a      	ldr	r2, [r3, #4]
 8001180:	4918      	ldr	r1, [pc, #96]	@ (80011e4 <HAL_GPIO_Init+0x2d0>)
 8001182:	69bb      	ldr	r3, [r7, #24]
 8001184:	4313      	orrs	r3, r2
 8001186:	604b      	str	r3, [r1, #4]
 8001188:	e006      	b.n	8001198 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800118a:	4b16      	ldr	r3, [pc, #88]	@ (80011e4 <HAL_GPIO_Init+0x2d0>)
 800118c:	685a      	ldr	r2, [r3, #4]
 800118e:	69bb      	ldr	r3, [r7, #24]
 8001190:	43db      	mvns	r3, r3
 8001192:	4914      	ldr	r1, [pc, #80]	@ (80011e4 <HAL_GPIO_Init+0x2d0>)
 8001194:	4013      	ands	r3, r2
 8001196:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d021      	beq.n	80011e8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80011a4:	4b0f      	ldr	r3, [pc, #60]	@ (80011e4 <HAL_GPIO_Init+0x2d0>)
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	490e      	ldr	r1, [pc, #56]	@ (80011e4 <HAL_GPIO_Init+0x2d0>)
 80011aa:	69bb      	ldr	r3, [r7, #24]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	600b      	str	r3, [r1, #0]
 80011b0:	e021      	b.n	80011f6 <HAL_GPIO_Init+0x2e2>
 80011b2:	bf00      	nop
 80011b4:	10320000 	.word	0x10320000
 80011b8:	10310000 	.word	0x10310000
 80011bc:	10220000 	.word	0x10220000
 80011c0:	10210000 	.word	0x10210000
 80011c4:	10120000 	.word	0x10120000
 80011c8:	10110000 	.word	0x10110000
 80011cc:	40021000 	.word	0x40021000
 80011d0:	40010000 	.word	0x40010000
 80011d4:	40010800 	.word	0x40010800
 80011d8:	40010c00 	.word	0x40010c00
 80011dc:	40011000 	.word	0x40011000
 80011e0:	40011400 	.word	0x40011400
 80011e4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80011e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001218 <HAL_GPIO_Init+0x304>)
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	43db      	mvns	r3, r3
 80011f0:	4909      	ldr	r1, [pc, #36]	@ (8001218 <HAL_GPIO_Init+0x304>)
 80011f2:	4013      	ands	r3, r2
 80011f4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80011f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011f8:	3301      	adds	r3, #1
 80011fa:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001202:	fa22 f303 	lsr.w	r3, r2, r3
 8001206:	2b00      	cmp	r3, #0
 8001208:	f47f ae8e 	bne.w	8000f28 <HAL_GPIO_Init+0x14>
  }
}
 800120c:	bf00      	nop
 800120e:	bf00      	nop
 8001210:	372c      	adds	r7, #44	@ 0x2c
 8001212:	46bd      	mov	sp, r7
 8001214:	bc80      	pop	{r7}
 8001216:	4770      	bx	lr
 8001218:	40010400 	.word	0x40010400

0800121c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d101      	bne.n	800122e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	e12b      	b.n	8001486 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001234:	b2db      	uxtb	r3, r3
 8001236:	2b00      	cmp	r3, #0
 8001238:	d106      	bne.n	8001248 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2200      	movs	r2, #0
 800123e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f7ff fb52 	bl	80008ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2224      	movs	r2, #36	@ 0x24
 800124c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f022 0201 	bic.w	r2, r2, #1
 800125e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800126e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800127e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001280:	f001 f960 	bl	8002544 <HAL_RCC_GetPCLK1Freq>
 8001284:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	4a81      	ldr	r2, [pc, #516]	@ (8001490 <HAL_I2C_Init+0x274>)
 800128c:	4293      	cmp	r3, r2
 800128e:	d807      	bhi.n	80012a0 <HAL_I2C_Init+0x84>
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	4a80      	ldr	r2, [pc, #512]	@ (8001494 <HAL_I2C_Init+0x278>)
 8001294:	4293      	cmp	r3, r2
 8001296:	bf94      	ite	ls
 8001298:	2301      	movls	r3, #1
 800129a:	2300      	movhi	r3, #0
 800129c:	b2db      	uxtb	r3, r3
 800129e:	e006      	b.n	80012ae <HAL_I2C_Init+0x92>
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	4a7d      	ldr	r2, [pc, #500]	@ (8001498 <HAL_I2C_Init+0x27c>)
 80012a4:	4293      	cmp	r3, r2
 80012a6:	bf94      	ite	ls
 80012a8:	2301      	movls	r3, #1
 80012aa:	2300      	movhi	r3, #0
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e0e7      	b.n	8001486 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	4a78      	ldr	r2, [pc, #480]	@ (800149c <HAL_I2C_Init+0x280>)
 80012ba:	fba2 2303 	umull	r2, r3, r2, r3
 80012be:	0c9b      	lsrs	r3, r3, #18
 80012c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	68ba      	ldr	r2, [r7, #8]
 80012d2:	430a      	orrs	r2, r1
 80012d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	6a1b      	ldr	r3, [r3, #32]
 80012dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	4a6a      	ldr	r2, [pc, #424]	@ (8001490 <HAL_I2C_Init+0x274>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d802      	bhi.n	80012f0 <HAL_I2C_Init+0xd4>
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	3301      	adds	r3, #1
 80012ee:	e009      	b.n	8001304 <HAL_I2C_Init+0xe8>
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80012f6:	fb02 f303 	mul.w	r3, r2, r3
 80012fa:	4a69      	ldr	r2, [pc, #420]	@ (80014a0 <HAL_I2C_Init+0x284>)
 80012fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001300:	099b      	lsrs	r3, r3, #6
 8001302:	3301      	adds	r3, #1
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	6812      	ldr	r2, [r2, #0]
 8001308:	430b      	orrs	r3, r1
 800130a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	69db      	ldr	r3, [r3, #28]
 8001312:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001316:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	495c      	ldr	r1, [pc, #368]	@ (8001490 <HAL_I2C_Init+0x274>)
 8001320:	428b      	cmp	r3, r1
 8001322:	d819      	bhi.n	8001358 <HAL_I2C_Init+0x13c>
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	1e59      	subs	r1, r3, #1
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	005b      	lsls	r3, r3, #1
 800132e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001332:	1c59      	adds	r1, r3, #1
 8001334:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001338:	400b      	ands	r3, r1
 800133a:	2b00      	cmp	r3, #0
 800133c:	d00a      	beq.n	8001354 <HAL_I2C_Init+0x138>
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	1e59      	subs	r1, r3, #1
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	fbb1 f3f3 	udiv	r3, r1, r3
 800134c:	3301      	adds	r3, #1
 800134e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001352:	e051      	b.n	80013f8 <HAL_I2C_Init+0x1dc>
 8001354:	2304      	movs	r3, #4
 8001356:	e04f      	b.n	80013f8 <HAL_I2C_Init+0x1dc>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d111      	bne.n	8001384 <HAL_I2C_Init+0x168>
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	1e58      	subs	r0, r3, #1
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6859      	ldr	r1, [r3, #4]
 8001368:	460b      	mov	r3, r1
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	440b      	add	r3, r1
 800136e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001372:	3301      	adds	r3, #1
 8001374:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001378:	2b00      	cmp	r3, #0
 800137a:	bf0c      	ite	eq
 800137c:	2301      	moveq	r3, #1
 800137e:	2300      	movne	r3, #0
 8001380:	b2db      	uxtb	r3, r3
 8001382:	e012      	b.n	80013aa <HAL_I2C_Init+0x18e>
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	1e58      	subs	r0, r3, #1
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6859      	ldr	r1, [r3, #4]
 800138c:	460b      	mov	r3, r1
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	440b      	add	r3, r1
 8001392:	0099      	lsls	r1, r3, #2
 8001394:	440b      	add	r3, r1
 8001396:	fbb0 f3f3 	udiv	r3, r0, r3
 800139a:	3301      	adds	r3, #1
 800139c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	bf0c      	ite	eq
 80013a4:	2301      	moveq	r3, #1
 80013a6:	2300      	movne	r3, #0
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <HAL_I2C_Init+0x196>
 80013ae:	2301      	movs	r3, #1
 80013b0:	e022      	b.n	80013f8 <HAL_I2C_Init+0x1dc>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d10e      	bne.n	80013d8 <HAL_I2C_Init+0x1bc>
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	1e58      	subs	r0, r3, #1
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6859      	ldr	r1, [r3, #4]
 80013c2:	460b      	mov	r3, r1
 80013c4:	005b      	lsls	r3, r3, #1
 80013c6:	440b      	add	r3, r1
 80013c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80013cc:	3301      	adds	r3, #1
 80013ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80013d6:	e00f      	b.n	80013f8 <HAL_I2C_Init+0x1dc>
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	1e58      	subs	r0, r3, #1
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6859      	ldr	r1, [r3, #4]
 80013e0:	460b      	mov	r3, r1
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	440b      	add	r3, r1
 80013e6:	0099      	lsls	r1, r3, #2
 80013e8:	440b      	add	r3, r1
 80013ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80013ee:	3301      	adds	r3, #1
 80013f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013f4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80013f8:	6879      	ldr	r1, [r7, #4]
 80013fa:	6809      	ldr	r1, [r1, #0]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	69da      	ldr	r2, [r3, #28]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6a1b      	ldr	r3, [r3, #32]
 8001412:	431a      	orrs	r2, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	430a      	orrs	r2, r1
 800141a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001426:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800142a:	687a      	ldr	r2, [r7, #4]
 800142c:	6911      	ldr	r1, [r2, #16]
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	68d2      	ldr	r2, [r2, #12]
 8001432:	4311      	orrs	r1, r2
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	6812      	ldr	r2, [r2, #0]
 8001438:	430b      	orrs	r3, r1
 800143a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	68db      	ldr	r3, [r3, #12]
 8001442:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	695a      	ldr	r2, [r3, #20]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	699b      	ldr	r3, [r3, #24]
 800144e:	431a      	orrs	r2, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	430a      	orrs	r2, r1
 8001456:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f042 0201 	orr.w	r2, r2, #1
 8001466:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2200      	movs	r2, #0
 800146c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2220      	movs	r2, #32
 8001472:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2200      	movs	r2, #0
 800147a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2200      	movs	r2, #0
 8001480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001484:	2300      	movs	r3, #0
}
 8001486:	4618      	mov	r0, r3
 8001488:	3710      	adds	r7, #16
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	000186a0 	.word	0x000186a0
 8001494:	001e847f 	.word	0x001e847f
 8001498:	003d08ff 	.word	0x003d08ff
 800149c:	431bde83 	.word	0x431bde83
 80014a0:	10624dd3 	.word	0x10624dd3

080014a4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b088      	sub	sp, #32
 80014a8:	af02      	add	r7, sp, #8
 80014aa:	60f8      	str	r0, [r7, #12]
 80014ac:	607a      	str	r2, [r7, #4]
 80014ae:	461a      	mov	r2, r3
 80014b0:	460b      	mov	r3, r1
 80014b2:	817b      	strh	r3, [r7, #10]
 80014b4:	4613      	mov	r3, r2
 80014b6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80014b8:	f7ff fc1a 	bl	8000cf0 <HAL_GetTick>
 80014bc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	2b20      	cmp	r3, #32
 80014c8:	f040 80e0 	bne.w	800168c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	9300      	str	r3, [sp, #0]
 80014d0:	2319      	movs	r3, #25
 80014d2:	2201      	movs	r2, #1
 80014d4:	4970      	ldr	r1, [pc, #448]	@ (8001698 <HAL_I2C_Master_Transmit+0x1f4>)
 80014d6:	68f8      	ldr	r0, [r7, #12]
 80014d8:	f000 fa92 	bl	8001a00 <I2C_WaitOnFlagUntilTimeout>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80014e2:	2302      	movs	r3, #2
 80014e4:	e0d3      	b.n	800168e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d101      	bne.n	80014f4 <HAL_I2C_Master_Transmit+0x50>
 80014f0:	2302      	movs	r3, #2
 80014f2:	e0cc      	b.n	800168e <HAL_I2C_Master_Transmit+0x1ea>
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	2201      	movs	r2, #1
 80014f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	2b01      	cmp	r3, #1
 8001508:	d007      	beq.n	800151a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f042 0201 	orr.w	r2, r2, #1
 8001518:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001528:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2221      	movs	r2, #33	@ 0x21
 800152e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	2210      	movs	r2, #16
 8001536:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2200      	movs	r2, #0
 800153e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	687a      	ldr	r2, [r7, #4]
 8001544:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	893a      	ldrh	r2, [r7, #8]
 800154a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001550:	b29a      	uxth	r2, r3
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	4a50      	ldr	r2, [pc, #320]	@ (800169c <HAL_I2C_Master_Transmit+0x1f8>)
 800155a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800155c:	8979      	ldrh	r1, [r7, #10]
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	6a3a      	ldr	r2, [r7, #32]
 8001562:	68f8      	ldr	r0, [r7, #12]
 8001564:	f000 f9ca 	bl	80018fc <I2C_MasterRequestWrite>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	e08d      	b.n	800168e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001572:	2300      	movs	r3, #0
 8001574:	613b      	str	r3, [r7, #16]
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	695b      	ldr	r3, [r3, #20]
 800157c:	613b      	str	r3, [r7, #16]
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	613b      	str	r3, [r7, #16]
 8001586:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001588:	e066      	b.n	8001658 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800158a:	697a      	ldr	r2, [r7, #20]
 800158c:	6a39      	ldr	r1, [r7, #32]
 800158e:	68f8      	ldr	r0, [r7, #12]
 8001590:	f000 fb50 	bl	8001c34 <I2C_WaitOnTXEFlagUntilTimeout>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d00d      	beq.n	80015b6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800159e:	2b04      	cmp	r3, #4
 80015a0:	d107      	bne.n	80015b2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80015b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e06b      	b.n	800168e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015ba:	781a      	ldrb	r2, [r3, #0]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015c6:	1c5a      	adds	r2, r3, #1
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	3b01      	subs	r3, #1
 80015d4:	b29a      	uxth	r2, r3
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015de:	3b01      	subs	r3, #1
 80015e0:	b29a      	uxth	r2, r3
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	695b      	ldr	r3, [r3, #20]
 80015ec:	f003 0304 	and.w	r3, r3, #4
 80015f0:	2b04      	cmp	r3, #4
 80015f2:	d11b      	bne.n	800162c <HAL_I2C_Master_Transmit+0x188>
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d017      	beq.n	800162c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001600:	781a      	ldrb	r2, [r3, #0]
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800160c:	1c5a      	adds	r2, r3, #1
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001616:	b29b      	uxth	r3, r3
 8001618:	3b01      	subs	r3, #1
 800161a:	b29a      	uxth	r2, r3
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001624:	3b01      	subs	r3, #1
 8001626:	b29a      	uxth	r2, r3
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800162c:	697a      	ldr	r2, [r7, #20]
 800162e:	6a39      	ldr	r1, [r7, #32]
 8001630:	68f8      	ldr	r0, [r7, #12]
 8001632:	f000 fb47 	bl	8001cc4 <I2C_WaitOnBTFFlagUntilTimeout>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d00d      	beq.n	8001658 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001640:	2b04      	cmp	r3, #4
 8001642:	d107      	bne.n	8001654 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001652:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001654:	2301      	movs	r3, #1
 8001656:	e01a      	b.n	800168e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800165c:	2b00      	cmp	r3, #0
 800165e:	d194      	bne.n	800158a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800166e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	2220      	movs	r2, #32
 8001674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	2200      	movs	r2, #0
 800167c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	2200      	movs	r2, #0
 8001684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001688:	2300      	movs	r3, #0
 800168a:	e000      	b.n	800168e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800168c:	2302      	movs	r3, #2
  }
}
 800168e:	4618      	mov	r0, r3
 8001690:	3718      	adds	r7, #24
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	00100002 	.word	0x00100002
 800169c:	ffff0000 	.word	0xffff0000

080016a0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b08a      	sub	sp, #40	@ 0x28
 80016a4:	af02      	add	r7, sp, #8
 80016a6:	60f8      	str	r0, [r7, #12]
 80016a8:	607a      	str	r2, [r7, #4]
 80016aa:	603b      	str	r3, [r7, #0]
 80016ac:	460b      	mov	r3, r1
 80016ae:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80016b0:	f7ff fb1e 	bl	8000cf0 <HAL_GetTick>
 80016b4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	2b20      	cmp	r3, #32
 80016c4:	f040 8111 	bne.w	80018ea <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	9300      	str	r3, [sp, #0]
 80016cc:	2319      	movs	r3, #25
 80016ce:	2201      	movs	r2, #1
 80016d0:	4988      	ldr	r1, [pc, #544]	@ (80018f4 <HAL_I2C_IsDeviceReady+0x254>)
 80016d2:	68f8      	ldr	r0, [r7, #12]
 80016d4:	f000 f994 	bl	8001a00 <I2C_WaitOnFlagUntilTimeout>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80016de:	2302      	movs	r3, #2
 80016e0:	e104      	b.n	80018ec <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d101      	bne.n	80016f0 <HAL_I2C_IsDeviceReady+0x50>
 80016ec:	2302      	movs	r3, #2
 80016ee:	e0fd      	b.n	80018ec <HAL_I2C_IsDeviceReady+0x24c>
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	2201      	movs	r2, #1
 80016f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	2b01      	cmp	r3, #1
 8001704:	d007      	beq.n	8001716 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f042 0201 	orr.w	r2, r2, #1
 8001714:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001724:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	2224      	movs	r2, #36	@ 0x24
 800172a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	2200      	movs	r2, #0
 8001732:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	4a70      	ldr	r2, [pc, #448]	@ (80018f8 <HAL_I2C_IsDeviceReady+0x258>)
 8001738:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001748:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	9300      	str	r3, [sp, #0]
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	2200      	movs	r2, #0
 8001752:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001756:	68f8      	ldr	r0, [r7, #12]
 8001758:	f000 f952 	bl	8001a00 <I2C_WaitOnFlagUntilTimeout>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d00d      	beq.n	800177e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800176c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001770:	d103      	bne.n	800177a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001778:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e0b6      	b.n	80018ec <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800177e:	897b      	ldrh	r3, [r7, #10]
 8001780:	b2db      	uxtb	r3, r3
 8001782:	461a      	mov	r2, r3
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800178c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800178e:	f7ff faaf 	bl	8000cf0 <HAL_GetTick>
 8001792:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	695b      	ldr	r3, [r3, #20]
 800179a:	f003 0302 	and.w	r3, r3, #2
 800179e:	2b02      	cmp	r3, #2
 80017a0:	bf0c      	ite	eq
 80017a2:	2301      	moveq	r3, #1
 80017a4:	2300      	movne	r3, #0
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	695b      	ldr	r3, [r3, #20]
 80017b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017b8:	bf0c      	ite	eq
 80017ba:	2301      	moveq	r3, #1
 80017bc:	2300      	movne	r3, #0
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80017c2:	e025      	b.n	8001810 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80017c4:	f7ff fa94 	bl	8000cf0 <HAL_GetTick>
 80017c8:	4602      	mov	r2, r0
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	683a      	ldr	r2, [r7, #0]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d302      	bcc.n	80017da <HAL_I2C_IsDeviceReady+0x13a>
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d103      	bne.n	80017e2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	22a0      	movs	r2, #160	@ 0xa0
 80017de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	695b      	ldr	r3, [r3, #20]
 80017e8:	f003 0302 	and.w	r3, r3, #2
 80017ec:	2b02      	cmp	r3, #2
 80017ee:	bf0c      	ite	eq
 80017f0:	2301      	moveq	r3, #1
 80017f2:	2300      	movne	r3, #0
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	695b      	ldr	r3, [r3, #20]
 80017fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001802:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001806:	bf0c      	ite	eq
 8001808:	2301      	moveq	r3, #1
 800180a:	2300      	movne	r3, #0
 800180c:	b2db      	uxtb	r3, r3
 800180e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001816:	b2db      	uxtb	r3, r3
 8001818:	2ba0      	cmp	r3, #160	@ 0xa0
 800181a:	d005      	beq.n	8001828 <HAL_I2C_IsDeviceReady+0x188>
 800181c:	7dfb      	ldrb	r3, [r7, #23]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d102      	bne.n	8001828 <HAL_I2C_IsDeviceReady+0x188>
 8001822:	7dbb      	ldrb	r3, [r7, #22]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d0cd      	beq.n	80017c4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	2220      	movs	r2, #32
 800182c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	695b      	ldr	r3, [r3, #20]
 8001836:	f003 0302 	and.w	r3, r3, #2
 800183a:	2b02      	cmp	r3, #2
 800183c:	d129      	bne.n	8001892 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800184c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800184e:	2300      	movs	r3, #0
 8001850:	613b      	str	r3, [r7, #16]
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	695b      	ldr	r3, [r3, #20]
 8001858:	613b      	str	r3, [r7, #16]
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	613b      	str	r3, [r7, #16]
 8001862:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	9300      	str	r3, [sp, #0]
 8001868:	2319      	movs	r3, #25
 800186a:	2201      	movs	r2, #1
 800186c:	4921      	ldr	r1, [pc, #132]	@ (80018f4 <HAL_I2C_IsDeviceReady+0x254>)
 800186e:	68f8      	ldr	r0, [r7, #12]
 8001870:	f000 f8c6 	bl	8001a00 <I2C_WaitOnFlagUntilTimeout>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e036      	b.n	80018ec <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	2220      	movs	r2, #32
 8001882:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	2200      	movs	r2, #0
 800188a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800188e:	2300      	movs	r3, #0
 8001890:	e02c      	b.n	80018ec <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80018a0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80018aa:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	9300      	str	r3, [sp, #0]
 80018b0:	2319      	movs	r3, #25
 80018b2:	2201      	movs	r2, #1
 80018b4:	490f      	ldr	r1, [pc, #60]	@ (80018f4 <HAL_I2C_IsDeviceReady+0x254>)
 80018b6:	68f8      	ldr	r0, [r7, #12]
 80018b8:	f000 f8a2 	bl	8001a00 <I2C_WaitOnFlagUntilTimeout>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e012      	b.n	80018ec <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	3301      	adds	r3, #1
 80018ca:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	f4ff af32 	bcc.w	800173a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	2220      	movs	r2, #32
 80018da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	2200      	movs	r2, #0
 80018e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e000      	b.n	80018ec <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80018ea:	2302      	movs	r3, #2
  }
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3720      	adds	r7, #32
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	00100002 	.word	0x00100002
 80018f8:	ffff0000 	.word	0xffff0000

080018fc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b088      	sub	sp, #32
 8001900:	af02      	add	r7, sp, #8
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	607a      	str	r2, [r7, #4]
 8001906:	603b      	str	r3, [r7, #0]
 8001908:	460b      	mov	r3, r1
 800190a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001910:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	2b08      	cmp	r3, #8
 8001916:	d006      	beq.n	8001926 <I2C_MasterRequestWrite+0x2a>
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	2b01      	cmp	r3, #1
 800191c:	d003      	beq.n	8001926 <I2C_MasterRequestWrite+0x2a>
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001924:	d108      	bne.n	8001938 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	e00b      	b.n	8001950 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193c:	2b12      	cmp	r3, #18
 800193e:	d107      	bne.n	8001950 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800194e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	9300      	str	r3, [sp, #0]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2200      	movs	r2, #0
 8001958:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800195c:	68f8      	ldr	r0, [r7, #12]
 800195e:	f000 f84f 	bl	8001a00 <I2C_WaitOnFlagUntilTimeout>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d00d      	beq.n	8001984 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001972:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001976:	d103      	bne.n	8001980 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800197e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e035      	b.n	80019f0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	691b      	ldr	r3, [r3, #16]
 8001988:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800198c:	d108      	bne.n	80019a0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800198e:	897b      	ldrh	r3, [r7, #10]
 8001990:	b2db      	uxtb	r3, r3
 8001992:	461a      	mov	r2, r3
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800199c:	611a      	str	r2, [r3, #16]
 800199e:	e01b      	b.n	80019d8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80019a0:	897b      	ldrh	r3, [r7, #10]
 80019a2:	11db      	asrs	r3, r3, #7
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	f003 0306 	and.w	r3, r3, #6
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	f063 030f 	orn	r3, r3, #15
 80019b0:	b2da      	uxtb	r2, r3
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	490e      	ldr	r1, [pc, #56]	@ (80019f8 <I2C_MasterRequestWrite+0xfc>)
 80019be:	68f8      	ldr	r0, [r7, #12]
 80019c0:	f000 f898 	bl	8001af4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e010      	b.n	80019f0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80019ce:	897b      	ldrh	r3, [r7, #10]
 80019d0:	b2da      	uxtb	r2, r3
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	4907      	ldr	r1, [pc, #28]	@ (80019fc <I2C_MasterRequestWrite+0x100>)
 80019de:	68f8      	ldr	r0, [r7, #12]
 80019e0:	f000 f888 	bl	8001af4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e000      	b.n	80019f0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3718      	adds	r7, #24
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	00010008 	.word	0x00010008
 80019fc:	00010002 	.word	0x00010002

08001a00 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	60f8      	str	r0, [r7, #12]
 8001a08:	60b9      	str	r1, [r7, #8]
 8001a0a:	603b      	str	r3, [r7, #0]
 8001a0c:	4613      	mov	r3, r2
 8001a0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a10:	e048      	b.n	8001aa4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a18:	d044      	beq.n	8001aa4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a1a:	f7ff f969 	bl	8000cf0 <HAL_GetTick>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	683a      	ldr	r2, [r7, #0]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d302      	bcc.n	8001a30 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d139      	bne.n	8001aa4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	0c1b      	lsrs	r3, r3, #16
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d10d      	bne.n	8001a56 <I2C_WaitOnFlagUntilTimeout+0x56>
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	695b      	ldr	r3, [r3, #20]
 8001a40:	43da      	mvns	r2, r3
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	4013      	ands	r3, r2
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	bf0c      	ite	eq
 8001a4c:	2301      	moveq	r3, #1
 8001a4e:	2300      	movne	r3, #0
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	461a      	mov	r2, r3
 8001a54:	e00c      	b.n	8001a70 <I2C_WaitOnFlagUntilTimeout+0x70>
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	43da      	mvns	r2, r3
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	4013      	ands	r3, r2
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	bf0c      	ite	eq
 8001a68:	2301      	moveq	r3, #1
 8001a6a:	2300      	movne	r3, #0
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	461a      	mov	r2, r3
 8001a70:	79fb      	ldrb	r3, [r7, #7]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d116      	bne.n	8001aa4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	2220      	movs	r2, #32
 8001a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	2200      	movs	r2, #0
 8001a88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a90:	f043 0220 	orr.w	r2, r3, #32
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e023      	b.n	8001aec <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	0c1b      	lsrs	r3, r3, #16
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d10d      	bne.n	8001aca <I2C_WaitOnFlagUntilTimeout+0xca>
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	695b      	ldr	r3, [r3, #20]
 8001ab4:	43da      	mvns	r2, r3
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	bf0c      	ite	eq
 8001ac0:	2301      	moveq	r3, #1
 8001ac2:	2300      	movne	r3, #0
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	e00c      	b.n	8001ae4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	699b      	ldr	r3, [r3, #24]
 8001ad0:	43da      	mvns	r2, r3
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	b29b      	uxth	r3, r3
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	bf0c      	ite	eq
 8001adc:	2301      	moveq	r3, #1
 8001ade:	2300      	movne	r3, #0
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	461a      	mov	r2, r3
 8001ae4:	79fb      	ldrb	r3, [r7, #7]
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d093      	beq.n	8001a12 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001aea:	2300      	movs	r3, #0
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3710      	adds	r7, #16
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
 8001b00:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001b02:	e071      	b.n	8001be8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	695b      	ldr	r3, [r3, #20]
 8001b0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b12:	d123      	bne.n	8001b5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b22:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001b2c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	2200      	movs	r2, #0
 8001b32:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2220      	movs	r2, #32
 8001b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b48:	f043 0204 	orr.w	r2, r3, #4
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	2200      	movs	r2, #0
 8001b54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e067      	b.n	8001c2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b62:	d041      	beq.n	8001be8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b64:	f7ff f8c4 	bl	8000cf0 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	687a      	ldr	r2, [r7, #4]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d302      	bcc.n	8001b7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d136      	bne.n	8001be8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	0c1b      	lsrs	r3, r3, #16
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d10c      	bne.n	8001b9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	695b      	ldr	r3, [r3, #20]
 8001b8a:	43da      	mvns	r2, r3
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	bf14      	ite	ne
 8001b96:	2301      	movne	r3, #1
 8001b98:	2300      	moveq	r3, #0
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	e00b      	b.n	8001bb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	699b      	ldr	r3, [r3, #24]
 8001ba4:	43da      	mvns	r2, r3
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	4013      	ands	r3, r2
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	bf14      	ite	ne
 8001bb0:	2301      	movne	r3, #1
 8001bb2:	2300      	moveq	r3, #0
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d016      	beq.n	8001be8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	2220      	movs	r2, #32
 8001bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd4:	f043 0220 	orr.w	r2, r3, #32
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	2200      	movs	r2, #0
 8001be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e021      	b.n	8001c2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	0c1b      	lsrs	r3, r3, #16
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d10c      	bne.n	8001c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	695b      	ldr	r3, [r3, #20]
 8001bf8:	43da      	mvns	r2, r3
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	bf14      	ite	ne
 8001c04:	2301      	movne	r3, #1
 8001c06:	2300      	moveq	r3, #0
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	e00b      	b.n	8001c24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	699b      	ldr	r3, [r3, #24]
 8001c12:	43da      	mvns	r2, r3
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	4013      	ands	r3, r2
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	bf14      	ite	ne
 8001c1e:	2301      	movne	r3, #1
 8001c20:	2300      	moveq	r3, #0
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	f47f af6d 	bne.w	8001b04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001c2a:	2300      	movs	r3, #0
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3710      	adds	r7, #16
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	60b9      	str	r1, [r7, #8]
 8001c3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001c40:	e034      	b.n	8001cac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001c42:	68f8      	ldr	r0, [r7, #12]
 8001c44:	f000 f886 	bl	8001d54 <I2C_IsAcknowledgeFailed>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e034      	b.n	8001cbc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c58:	d028      	beq.n	8001cac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c5a:	f7ff f849 	bl	8000cf0 <HAL_GetTick>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	68ba      	ldr	r2, [r7, #8]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	d302      	bcc.n	8001c70 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d11d      	bne.n	8001cac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	695b      	ldr	r3, [r3, #20]
 8001c76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c7a:	2b80      	cmp	r3, #128	@ 0x80
 8001c7c:	d016      	beq.n	8001cac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2200      	movs	r2, #0
 8001c82:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	2220      	movs	r2, #32
 8001c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c98:	f043 0220 	orr.w	r2, r3, #32
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e007      	b.n	8001cbc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	695b      	ldr	r3, [r3, #20]
 8001cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cb6:	2b80      	cmp	r3, #128	@ 0x80
 8001cb8:	d1c3      	bne.n	8001c42 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001cba:	2300      	movs	r3, #0
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3710      	adds	r7, #16
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001cd0:	e034      	b.n	8001d3c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001cd2:	68f8      	ldr	r0, [r7, #12]
 8001cd4:	f000 f83e 	bl	8001d54 <I2C_IsAcknowledgeFailed>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e034      	b.n	8001d4c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ce8:	d028      	beq.n	8001d3c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cea:	f7ff f801 	bl	8000cf0 <HAL_GetTick>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	68ba      	ldr	r2, [r7, #8]
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d302      	bcc.n	8001d00 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d11d      	bne.n	8001d3c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	695b      	ldr	r3, [r3, #20]
 8001d06:	f003 0304 	and.w	r3, r3, #4
 8001d0a:	2b04      	cmp	r3, #4
 8001d0c:	d016      	beq.n	8001d3c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2200      	movs	r2, #0
 8001d12:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2220      	movs	r2, #32
 8001d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d28:	f043 0220 	orr.w	r2, r3, #32
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	2200      	movs	r2, #0
 8001d34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e007      	b.n	8001d4c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	695b      	ldr	r3, [r3, #20]
 8001d42:	f003 0304 	and.w	r3, r3, #4
 8001d46:	2b04      	cmp	r3, #4
 8001d48:	d1c3      	bne.n	8001cd2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001d4a:	2300      	movs	r3, #0
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3710      	adds	r7, #16
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	695b      	ldr	r3, [r3, #20]
 8001d62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d6a:	d11b      	bne.n	8001da4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001d74:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2220      	movs	r2, #32
 8001d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2200      	movs	r2, #0
 8001d88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d90:	f043 0204 	orr.w	r2, r3, #4
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e000      	b.n	8001da6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001da4:	2300      	movs	r3, #0
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	370c      	adds	r7, #12
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bc80      	pop	{r7}
 8001dae:	4770      	bx	lr

08001db0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b086      	sub	sp, #24
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d101      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e272      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	f000 8087 	beq.w	8001ede <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001dd0:	4b92      	ldr	r3, [pc, #584]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f003 030c 	and.w	r3, r3, #12
 8001dd8:	2b04      	cmp	r3, #4
 8001dda:	d00c      	beq.n	8001df6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ddc:	4b8f      	ldr	r3, [pc, #572]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f003 030c 	and.w	r3, r3, #12
 8001de4:	2b08      	cmp	r3, #8
 8001de6:	d112      	bne.n	8001e0e <HAL_RCC_OscConfig+0x5e>
 8001de8:	4b8c      	ldr	r3, [pc, #560]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001df0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001df4:	d10b      	bne.n	8001e0e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001df6:	4b89      	ldr	r3, [pc, #548]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d06c      	beq.n	8001edc <HAL_RCC_OscConfig+0x12c>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d168      	bne.n	8001edc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e24c      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e16:	d106      	bne.n	8001e26 <HAL_RCC_OscConfig+0x76>
 8001e18:	4b80      	ldr	r3, [pc, #512]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a7f      	ldr	r2, [pc, #508]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e22:	6013      	str	r3, [r2, #0]
 8001e24:	e02e      	b.n	8001e84 <HAL_RCC_OscConfig+0xd4>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d10c      	bne.n	8001e48 <HAL_RCC_OscConfig+0x98>
 8001e2e:	4b7b      	ldr	r3, [pc, #492]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a7a      	ldr	r2, [pc, #488]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e38:	6013      	str	r3, [r2, #0]
 8001e3a:	4b78      	ldr	r3, [pc, #480]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a77      	ldr	r2, [pc, #476]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e40:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e44:	6013      	str	r3, [r2, #0]
 8001e46:	e01d      	b.n	8001e84 <HAL_RCC_OscConfig+0xd4>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e50:	d10c      	bne.n	8001e6c <HAL_RCC_OscConfig+0xbc>
 8001e52:	4b72      	ldr	r3, [pc, #456]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a71      	ldr	r2, [pc, #452]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e5c:	6013      	str	r3, [r2, #0]
 8001e5e:	4b6f      	ldr	r3, [pc, #444]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a6e      	ldr	r2, [pc, #440]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e68:	6013      	str	r3, [r2, #0]
 8001e6a:	e00b      	b.n	8001e84 <HAL_RCC_OscConfig+0xd4>
 8001e6c:	4b6b      	ldr	r3, [pc, #428]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a6a      	ldr	r2, [pc, #424]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e76:	6013      	str	r3, [r2, #0]
 8001e78:	4b68      	ldr	r3, [pc, #416]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a67      	ldr	r2, [pc, #412]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001e7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e82:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d013      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e8c:	f7fe ff30 	bl	8000cf0 <HAL_GetTick>
 8001e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e92:	e008      	b.n	8001ea6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e94:	f7fe ff2c 	bl	8000cf0 <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	2b64      	cmp	r3, #100	@ 0x64
 8001ea0:	d901      	bls.n	8001ea6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	e200      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ea6:	4b5d      	ldr	r3, [pc, #372]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d0f0      	beq.n	8001e94 <HAL_RCC_OscConfig+0xe4>
 8001eb2:	e014      	b.n	8001ede <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb4:	f7fe ff1c 	bl	8000cf0 <HAL_GetTick>
 8001eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eba:	e008      	b.n	8001ece <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ebc:	f7fe ff18 	bl	8000cf0 <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	2b64      	cmp	r3, #100	@ 0x64
 8001ec8:	d901      	bls.n	8001ece <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e1ec      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ece:	4b53      	ldr	r3, [pc, #332]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d1f0      	bne.n	8001ebc <HAL_RCC_OscConfig+0x10c>
 8001eda:	e000      	b.n	8001ede <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001edc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d063      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001eea:	4b4c      	ldr	r3, [pc, #304]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f003 030c 	and.w	r3, r3, #12
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d00b      	beq.n	8001f0e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ef6:	4b49      	ldr	r3, [pc, #292]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f003 030c 	and.w	r3, r3, #12
 8001efe:	2b08      	cmp	r3, #8
 8001f00:	d11c      	bne.n	8001f3c <HAL_RCC_OscConfig+0x18c>
 8001f02:	4b46      	ldr	r3, [pc, #280]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d116      	bne.n	8001f3c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f0e:	4b43      	ldr	r3, [pc, #268]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d005      	beq.n	8001f26 <HAL_RCC_OscConfig+0x176>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	691b      	ldr	r3, [r3, #16]
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d001      	beq.n	8001f26 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e1c0      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f26:	4b3d      	ldr	r3, [pc, #244]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	695b      	ldr	r3, [r3, #20]
 8001f32:	00db      	lsls	r3, r3, #3
 8001f34:	4939      	ldr	r1, [pc, #228]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001f36:	4313      	orrs	r3, r2
 8001f38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f3a:	e03a      	b.n	8001fb2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	691b      	ldr	r3, [r3, #16]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d020      	beq.n	8001f86 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f44:	4b36      	ldr	r3, [pc, #216]	@ (8002020 <HAL_RCC_OscConfig+0x270>)
 8001f46:	2201      	movs	r2, #1
 8001f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f4a:	f7fe fed1 	bl	8000cf0 <HAL_GetTick>
 8001f4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f50:	e008      	b.n	8001f64 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f52:	f7fe fecd 	bl	8000cf0 <HAL_GetTick>
 8001f56:	4602      	mov	r2, r0
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d901      	bls.n	8001f64 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f60:	2303      	movs	r3, #3
 8001f62:	e1a1      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f64:	4b2d      	ldr	r3, [pc, #180]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 0302 	and.w	r3, r3, #2
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d0f0      	beq.n	8001f52 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f70:	4b2a      	ldr	r3, [pc, #168]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	695b      	ldr	r3, [r3, #20]
 8001f7c:	00db      	lsls	r3, r3, #3
 8001f7e:	4927      	ldr	r1, [pc, #156]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001f80:	4313      	orrs	r3, r2
 8001f82:	600b      	str	r3, [r1, #0]
 8001f84:	e015      	b.n	8001fb2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f86:	4b26      	ldr	r3, [pc, #152]	@ (8002020 <HAL_RCC_OscConfig+0x270>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f8c:	f7fe feb0 	bl	8000cf0 <HAL_GetTick>
 8001f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f92:	e008      	b.n	8001fa6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f94:	f7fe feac 	bl	8000cf0 <HAL_GetTick>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e180      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fa6:	4b1d      	ldr	r3, [pc, #116]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1f0      	bne.n	8001f94 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0308 	and.w	r3, r3, #8
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d03a      	beq.n	8002034 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	699b      	ldr	r3, [r3, #24]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d019      	beq.n	8001ffa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fc6:	4b17      	ldr	r3, [pc, #92]	@ (8002024 <HAL_RCC_OscConfig+0x274>)
 8001fc8:	2201      	movs	r2, #1
 8001fca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fcc:	f7fe fe90 	bl	8000cf0 <HAL_GetTick>
 8001fd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fd2:	e008      	b.n	8001fe6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fd4:	f7fe fe8c 	bl	8000cf0 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e160      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800201c <HAL_RCC_OscConfig+0x26c>)
 8001fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d0f0      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001ff2:	2001      	movs	r0, #1
 8001ff4:	f000 face 	bl	8002594 <RCC_Delay>
 8001ff8:	e01c      	b.n	8002034 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8002024 <HAL_RCC_OscConfig+0x274>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002000:	f7fe fe76 	bl	8000cf0 <HAL_GetTick>
 8002004:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002006:	e00f      	b.n	8002028 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002008:	f7fe fe72 	bl	8000cf0 <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	2b02      	cmp	r3, #2
 8002014:	d908      	bls.n	8002028 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002016:	2303      	movs	r3, #3
 8002018:	e146      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
 800201a:	bf00      	nop
 800201c:	40021000 	.word	0x40021000
 8002020:	42420000 	.word	0x42420000
 8002024:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002028:	4b92      	ldr	r3, [pc, #584]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 800202a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d1e9      	bne.n	8002008 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0304 	and.w	r3, r3, #4
 800203c:	2b00      	cmp	r3, #0
 800203e:	f000 80a6 	beq.w	800218e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002042:	2300      	movs	r3, #0
 8002044:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002046:	4b8b      	ldr	r3, [pc, #556]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002048:	69db      	ldr	r3, [r3, #28]
 800204a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d10d      	bne.n	800206e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002052:	4b88      	ldr	r3, [pc, #544]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	4a87      	ldr	r2, [pc, #540]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002058:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800205c:	61d3      	str	r3, [r2, #28]
 800205e:	4b85      	ldr	r3, [pc, #532]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002060:	69db      	ldr	r3, [r3, #28]
 8002062:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002066:	60bb      	str	r3, [r7, #8]
 8002068:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800206a:	2301      	movs	r3, #1
 800206c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800206e:	4b82      	ldr	r3, [pc, #520]	@ (8002278 <HAL_RCC_OscConfig+0x4c8>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002076:	2b00      	cmp	r3, #0
 8002078:	d118      	bne.n	80020ac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800207a:	4b7f      	ldr	r3, [pc, #508]	@ (8002278 <HAL_RCC_OscConfig+0x4c8>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a7e      	ldr	r2, [pc, #504]	@ (8002278 <HAL_RCC_OscConfig+0x4c8>)
 8002080:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002084:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002086:	f7fe fe33 	bl	8000cf0 <HAL_GetTick>
 800208a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800208c:	e008      	b.n	80020a0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800208e:	f7fe fe2f 	bl	8000cf0 <HAL_GetTick>
 8002092:	4602      	mov	r2, r0
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	2b64      	cmp	r3, #100	@ 0x64
 800209a:	d901      	bls.n	80020a0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800209c:	2303      	movs	r3, #3
 800209e:	e103      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a0:	4b75      	ldr	r3, [pc, #468]	@ (8002278 <HAL_RCC_OscConfig+0x4c8>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d0f0      	beq.n	800208e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	d106      	bne.n	80020c2 <HAL_RCC_OscConfig+0x312>
 80020b4:	4b6f      	ldr	r3, [pc, #444]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020b6:	6a1b      	ldr	r3, [r3, #32]
 80020b8:	4a6e      	ldr	r2, [pc, #440]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020ba:	f043 0301 	orr.w	r3, r3, #1
 80020be:	6213      	str	r3, [r2, #32]
 80020c0:	e02d      	b.n	800211e <HAL_RCC_OscConfig+0x36e>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d10c      	bne.n	80020e4 <HAL_RCC_OscConfig+0x334>
 80020ca:	4b6a      	ldr	r3, [pc, #424]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020cc:	6a1b      	ldr	r3, [r3, #32]
 80020ce:	4a69      	ldr	r2, [pc, #420]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020d0:	f023 0301 	bic.w	r3, r3, #1
 80020d4:	6213      	str	r3, [r2, #32]
 80020d6:	4b67      	ldr	r3, [pc, #412]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	4a66      	ldr	r2, [pc, #408]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020dc:	f023 0304 	bic.w	r3, r3, #4
 80020e0:	6213      	str	r3, [r2, #32]
 80020e2:	e01c      	b.n	800211e <HAL_RCC_OscConfig+0x36e>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	2b05      	cmp	r3, #5
 80020ea:	d10c      	bne.n	8002106 <HAL_RCC_OscConfig+0x356>
 80020ec:	4b61      	ldr	r3, [pc, #388]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020ee:	6a1b      	ldr	r3, [r3, #32]
 80020f0:	4a60      	ldr	r2, [pc, #384]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020f2:	f043 0304 	orr.w	r3, r3, #4
 80020f6:	6213      	str	r3, [r2, #32]
 80020f8:	4b5e      	ldr	r3, [pc, #376]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020fa:	6a1b      	ldr	r3, [r3, #32]
 80020fc:	4a5d      	ldr	r2, [pc, #372]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80020fe:	f043 0301 	orr.w	r3, r3, #1
 8002102:	6213      	str	r3, [r2, #32]
 8002104:	e00b      	b.n	800211e <HAL_RCC_OscConfig+0x36e>
 8002106:	4b5b      	ldr	r3, [pc, #364]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002108:	6a1b      	ldr	r3, [r3, #32]
 800210a:	4a5a      	ldr	r2, [pc, #360]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 800210c:	f023 0301 	bic.w	r3, r3, #1
 8002110:	6213      	str	r3, [r2, #32]
 8002112:	4b58      	ldr	r3, [pc, #352]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002114:	6a1b      	ldr	r3, [r3, #32]
 8002116:	4a57      	ldr	r2, [pc, #348]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002118:	f023 0304 	bic.w	r3, r3, #4
 800211c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	68db      	ldr	r3, [r3, #12]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d015      	beq.n	8002152 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002126:	f7fe fde3 	bl	8000cf0 <HAL_GetTick>
 800212a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800212c:	e00a      	b.n	8002144 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800212e:	f7fe fddf 	bl	8000cf0 <HAL_GetTick>
 8002132:	4602      	mov	r2, r0
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	f241 3288 	movw	r2, #5000	@ 0x1388
 800213c:	4293      	cmp	r3, r2
 800213e:	d901      	bls.n	8002144 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002140:	2303      	movs	r3, #3
 8002142:	e0b1      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002144:	4b4b      	ldr	r3, [pc, #300]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002146:	6a1b      	ldr	r3, [r3, #32]
 8002148:	f003 0302 	and.w	r3, r3, #2
 800214c:	2b00      	cmp	r3, #0
 800214e:	d0ee      	beq.n	800212e <HAL_RCC_OscConfig+0x37e>
 8002150:	e014      	b.n	800217c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002152:	f7fe fdcd 	bl	8000cf0 <HAL_GetTick>
 8002156:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002158:	e00a      	b.n	8002170 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800215a:	f7fe fdc9 	bl	8000cf0 <HAL_GetTick>
 800215e:	4602      	mov	r2, r0
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002168:	4293      	cmp	r3, r2
 800216a:	d901      	bls.n	8002170 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800216c:	2303      	movs	r3, #3
 800216e:	e09b      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002170:	4b40      	ldr	r3, [pc, #256]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002172:	6a1b      	ldr	r3, [r3, #32]
 8002174:	f003 0302 	and.w	r3, r3, #2
 8002178:	2b00      	cmp	r3, #0
 800217a:	d1ee      	bne.n	800215a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800217c:	7dfb      	ldrb	r3, [r7, #23]
 800217e:	2b01      	cmp	r3, #1
 8002180:	d105      	bne.n	800218e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002182:	4b3c      	ldr	r3, [pc, #240]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002184:	69db      	ldr	r3, [r3, #28]
 8002186:	4a3b      	ldr	r2, [pc, #236]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002188:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800218c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	69db      	ldr	r3, [r3, #28]
 8002192:	2b00      	cmp	r3, #0
 8002194:	f000 8087 	beq.w	80022a6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002198:	4b36      	ldr	r3, [pc, #216]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f003 030c 	and.w	r3, r3, #12
 80021a0:	2b08      	cmp	r3, #8
 80021a2:	d061      	beq.n	8002268 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	69db      	ldr	r3, [r3, #28]
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d146      	bne.n	800223a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ac:	4b33      	ldr	r3, [pc, #204]	@ (800227c <HAL_RCC_OscConfig+0x4cc>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b2:	f7fe fd9d 	bl	8000cf0 <HAL_GetTick>
 80021b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021b8:	e008      	b.n	80021cc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ba:	f7fe fd99 	bl	8000cf0 <HAL_GetTick>
 80021be:	4602      	mov	r2, r0
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	d901      	bls.n	80021cc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80021c8:	2303      	movs	r3, #3
 80021ca:	e06d      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021cc:	4b29      	ldr	r3, [pc, #164]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d1f0      	bne.n	80021ba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a1b      	ldr	r3, [r3, #32]
 80021dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021e0:	d108      	bne.n	80021f4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021e2:	4b24      	ldr	r3, [pc, #144]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	4921      	ldr	r1, [pc, #132]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80021f0:	4313      	orrs	r3, r2
 80021f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021f4:	4b1f      	ldr	r3, [pc, #124]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6a19      	ldr	r1, [r3, #32]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002204:	430b      	orrs	r3, r1
 8002206:	491b      	ldr	r1, [pc, #108]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 8002208:	4313      	orrs	r3, r2
 800220a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800220c:	4b1b      	ldr	r3, [pc, #108]	@ (800227c <HAL_RCC_OscConfig+0x4cc>)
 800220e:	2201      	movs	r2, #1
 8002210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002212:	f7fe fd6d 	bl	8000cf0 <HAL_GetTick>
 8002216:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002218:	e008      	b.n	800222c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800221a:	f7fe fd69 	bl	8000cf0 <HAL_GetTick>
 800221e:	4602      	mov	r2, r0
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	2b02      	cmp	r3, #2
 8002226:	d901      	bls.n	800222c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002228:	2303      	movs	r3, #3
 800222a:	e03d      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800222c:	4b11      	ldr	r3, [pc, #68]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d0f0      	beq.n	800221a <HAL_RCC_OscConfig+0x46a>
 8002238:	e035      	b.n	80022a6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800223a:	4b10      	ldr	r3, [pc, #64]	@ (800227c <HAL_RCC_OscConfig+0x4cc>)
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002240:	f7fe fd56 	bl	8000cf0 <HAL_GetTick>
 8002244:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002246:	e008      	b.n	800225a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002248:	f7fe fd52 	bl	8000cf0 <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	2b02      	cmp	r3, #2
 8002254:	d901      	bls.n	800225a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e026      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800225a:	4b06      	ldr	r3, [pc, #24]	@ (8002274 <HAL_RCC_OscConfig+0x4c4>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d1f0      	bne.n	8002248 <HAL_RCC_OscConfig+0x498>
 8002266:	e01e      	b.n	80022a6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	69db      	ldr	r3, [r3, #28]
 800226c:	2b01      	cmp	r3, #1
 800226e:	d107      	bne.n	8002280 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e019      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
 8002274:	40021000 	.word	0x40021000
 8002278:	40007000 	.word	0x40007000
 800227c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002280:	4b0b      	ldr	r3, [pc, #44]	@ (80022b0 <HAL_RCC_OscConfig+0x500>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6a1b      	ldr	r3, [r3, #32]
 8002290:	429a      	cmp	r2, r3
 8002292:	d106      	bne.n	80022a2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800229e:	429a      	cmp	r2, r3
 80022a0:	d001      	beq.n	80022a6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e000      	b.n	80022a8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80022a6:	2300      	movs	r3, #0
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3718      	adds	r7, #24
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	40021000 	.word	0x40021000

080022b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d101      	bne.n	80022c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e0d0      	b.n	800246a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022c8:	4b6a      	ldr	r3, [pc, #424]	@ (8002474 <HAL_RCC_ClockConfig+0x1c0>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0307 	and.w	r3, r3, #7
 80022d0:	683a      	ldr	r2, [r7, #0]
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d910      	bls.n	80022f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022d6:	4b67      	ldr	r3, [pc, #412]	@ (8002474 <HAL_RCC_ClockConfig+0x1c0>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f023 0207 	bic.w	r2, r3, #7
 80022de:	4965      	ldr	r1, [pc, #404]	@ (8002474 <HAL_RCC_ClockConfig+0x1c0>)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022e6:	4b63      	ldr	r3, [pc, #396]	@ (8002474 <HAL_RCC_ClockConfig+0x1c0>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0307 	and.w	r3, r3, #7
 80022ee:	683a      	ldr	r2, [r7, #0]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d001      	beq.n	80022f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	e0b8      	b.n	800246a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0302 	and.w	r3, r3, #2
 8002300:	2b00      	cmp	r3, #0
 8002302:	d020      	beq.n	8002346 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0304 	and.w	r3, r3, #4
 800230c:	2b00      	cmp	r3, #0
 800230e:	d005      	beq.n	800231c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002310:	4b59      	ldr	r3, [pc, #356]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	4a58      	ldr	r2, [pc, #352]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002316:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800231a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0308 	and.w	r3, r3, #8
 8002324:	2b00      	cmp	r3, #0
 8002326:	d005      	beq.n	8002334 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002328:	4b53      	ldr	r3, [pc, #332]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	4a52      	ldr	r2, [pc, #328]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 800232e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002332:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002334:	4b50      	ldr	r3, [pc, #320]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	494d      	ldr	r1, [pc, #308]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002342:	4313      	orrs	r3, r2
 8002344:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	2b00      	cmp	r3, #0
 8002350:	d040      	beq.n	80023d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d107      	bne.n	800236a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800235a:	4b47      	ldr	r3, [pc, #284]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d115      	bne.n	8002392 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e07f      	b.n	800246a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	2b02      	cmp	r3, #2
 8002370:	d107      	bne.n	8002382 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002372:	4b41      	ldr	r3, [pc, #260]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d109      	bne.n	8002392 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e073      	b.n	800246a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002382:	4b3d      	ldr	r3, [pc, #244]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0302 	and.w	r3, r3, #2
 800238a:	2b00      	cmp	r3, #0
 800238c:	d101      	bne.n	8002392 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e06b      	b.n	800246a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002392:	4b39      	ldr	r3, [pc, #228]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f023 0203 	bic.w	r2, r3, #3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	4936      	ldr	r1, [pc, #216]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 80023a0:	4313      	orrs	r3, r2
 80023a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023a4:	f7fe fca4 	bl	8000cf0 <HAL_GetTick>
 80023a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023aa:	e00a      	b.n	80023c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023ac:	f7fe fca0 	bl	8000cf0 <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e053      	b.n	800246a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023c2:	4b2d      	ldr	r3, [pc, #180]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f003 020c 	and.w	r2, r3, #12
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d1eb      	bne.n	80023ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023d4:	4b27      	ldr	r3, [pc, #156]	@ (8002474 <HAL_RCC_ClockConfig+0x1c0>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0307 	and.w	r3, r3, #7
 80023dc:	683a      	ldr	r2, [r7, #0]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d210      	bcs.n	8002404 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023e2:	4b24      	ldr	r3, [pc, #144]	@ (8002474 <HAL_RCC_ClockConfig+0x1c0>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f023 0207 	bic.w	r2, r3, #7
 80023ea:	4922      	ldr	r1, [pc, #136]	@ (8002474 <HAL_RCC_ClockConfig+0x1c0>)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023f2:	4b20      	ldr	r3, [pc, #128]	@ (8002474 <HAL_RCC_ClockConfig+0x1c0>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 0307 	and.w	r3, r3, #7
 80023fa:	683a      	ldr	r2, [r7, #0]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d001      	beq.n	8002404 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e032      	b.n	800246a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0304 	and.w	r3, r3, #4
 800240c:	2b00      	cmp	r3, #0
 800240e:	d008      	beq.n	8002422 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002410:	4b19      	ldr	r3, [pc, #100]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	4916      	ldr	r1, [pc, #88]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 800241e:	4313      	orrs	r3, r2
 8002420:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0308 	and.w	r3, r3, #8
 800242a:	2b00      	cmp	r3, #0
 800242c:	d009      	beq.n	8002442 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800242e:	4b12      	ldr	r3, [pc, #72]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	691b      	ldr	r3, [r3, #16]
 800243a:	00db      	lsls	r3, r3, #3
 800243c:	490e      	ldr	r1, [pc, #56]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 800243e:	4313      	orrs	r3, r2
 8002440:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002442:	f000 f821 	bl	8002488 <HAL_RCC_GetSysClockFreq>
 8002446:	4602      	mov	r2, r0
 8002448:	4b0b      	ldr	r3, [pc, #44]	@ (8002478 <HAL_RCC_ClockConfig+0x1c4>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	091b      	lsrs	r3, r3, #4
 800244e:	f003 030f 	and.w	r3, r3, #15
 8002452:	490a      	ldr	r1, [pc, #40]	@ (800247c <HAL_RCC_ClockConfig+0x1c8>)
 8002454:	5ccb      	ldrb	r3, [r1, r3]
 8002456:	fa22 f303 	lsr.w	r3, r2, r3
 800245a:	4a09      	ldr	r2, [pc, #36]	@ (8002480 <HAL_RCC_ClockConfig+0x1cc>)
 800245c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800245e:	4b09      	ldr	r3, [pc, #36]	@ (8002484 <HAL_RCC_ClockConfig+0x1d0>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	f7fe fc02 	bl	8000c6c <HAL_InitTick>

  return HAL_OK;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3710      	adds	r7, #16
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	40022000 	.word	0x40022000
 8002478:	40021000 	.word	0x40021000
 800247c:	08003a68 	.word	0x08003a68
 8002480:	20000000 	.word	0x20000000
 8002484:	20000004 	.word	0x20000004

08002488 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002488:	b480      	push	{r7}
 800248a:	b087      	sub	sp, #28
 800248c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800248e:	2300      	movs	r3, #0
 8002490:	60fb      	str	r3, [r7, #12]
 8002492:	2300      	movs	r3, #0
 8002494:	60bb      	str	r3, [r7, #8]
 8002496:	2300      	movs	r3, #0
 8002498:	617b      	str	r3, [r7, #20]
 800249a:	2300      	movs	r3, #0
 800249c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800249e:	2300      	movs	r3, #0
 80024a0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024a2:	4b1e      	ldr	r3, [pc, #120]	@ (800251c <HAL_RCC_GetSysClockFreq+0x94>)
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	f003 030c 	and.w	r3, r3, #12
 80024ae:	2b04      	cmp	r3, #4
 80024b0:	d002      	beq.n	80024b8 <HAL_RCC_GetSysClockFreq+0x30>
 80024b2:	2b08      	cmp	r3, #8
 80024b4:	d003      	beq.n	80024be <HAL_RCC_GetSysClockFreq+0x36>
 80024b6:	e027      	b.n	8002508 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024b8:	4b19      	ldr	r3, [pc, #100]	@ (8002520 <HAL_RCC_GetSysClockFreq+0x98>)
 80024ba:	613b      	str	r3, [r7, #16]
      break;
 80024bc:	e027      	b.n	800250e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	0c9b      	lsrs	r3, r3, #18
 80024c2:	f003 030f 	and.w	r3, r3, #15
 80024c6:	4a17      	ldr	r2, [pc, #92]	@ (8002524 <HAL_RCC_GetSysClockFreq+0x9c>)
 80024c8:	5cd3      	ldrb	r3, [r2, r3]
 80024ca:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d010      	beq.n	80024f8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80024d6:	4b11      	ldr	r3, [pc, #68]	@ (800251c <HAL_RCC_GetSysClockFreq+0x94>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	0c5b      	lsrs	r3, r3, #17
 80024dc:	f003 0301 	and.w	r3, r3, #1
 80024e0:	4a11      	ldr	r2, [pc, #68]	@ (8002528 <HAL_RCC_GetSysClockFreq+0xa0>)
 80024e2:	5cd3      	ldrb	r3, [r2, r3]
 80024e4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002520 <HAL_RCC_GetSysClockFreq+0x98>)
 80024ea:	fb03 f202 	mul.w	r2, r3, r2
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f4:	617b      	str	r3, [r7, #20]
 80024f6:	e004      	b.n	8002502 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	4a0c      	ldr	r2, [pc, #48]	@ (800252c <HAL_RCC_GetSysClockFreq+0xa4>)
 80024fc:	fb02 f303 	mul.w	r3, r2, r3
 8002500:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	613b      	str	r3, [r7, #16]
      break;
 8002506:	e002      	b.n	800250e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002508:	4b05      	ldr	r3, [pc, #20]	@ (8002520 <HAL_RCC_GetSysClockFreq+0x98>)
 800250a:	613b      	str	r3, [r7, #16]
      break;
 800250c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800250e:	693b      	ldr	r3, [r7, #16]
}
 8002510:	4618      	mov	r0, r3
 8002512:	371c      	adds	r7, #28
 8002514:	46bd      	mov	sp, r7
 8002516:	bc80      	pop	{r7}
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	40021000 	.word	0x40021000
 8002520:	007a1200 	.word	0x007a1200
 8002524:	08003a80 	.word	0x08003a80
 8002528:	08003a90 	.word	0x08003a90
 800252c:	003d0900 	.word	0x003d0900

08002530 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002534:	4b02      	ldr	r3, [pc, #8]	@ (8002540 <HAL_RCC_GetHCLKFreq+0x10>)
 8002536:	681b      	ldr	r3, [r3, #0]
}
 8002538:	4618      	mov	r0, r3
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr
 8002540:	20000000 	.word	0x20000000

08002544 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002548:	f7ff fff2 	bl	8002530 <HAL_RCC_GetHCLKFreq>
 800254c:	4602      	mov	r2, r0
 800254e:	4b05      	ldr	r3, [pc, #20]	@ (8002564 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	0a1b      	lsrs	r3, r3, #8
 8002554:	f003 0307 	and.w	r3, r3, #7
 8002558:	4903      	ldr	r1, [pc, #12]	@ (8002568 <HAL_RCC_GetPCLK1Freq+0x24>)
 800255a:	5ccb      	ldrb	r3, [r1, r3]
 800255c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002560:	4618      	mov	r0, r3
 8002562:	bd80      	pop	{r7, pc}
 8002564:	40021000 	.word	0x40021000
 8002568:	08003a78 	.word	0x08003a78

0800256c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002570:	f7ff ffde 	bl	8002530 <HAL_RCC_GetHCLKFreq>
 8002574:	4602      	mov	r2, r0
 8002576:	4b05      	ldr	r3, [pc, #20]	@ (800258c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	0adb      	lsrs	r3, r3, #11
 800257c:	f003 0307 	and.w	r3, r3, #7
 8002580:	4903      	ldr	r1, [pc, #12]	@ (8002590 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002582:	5ccb      	ldrb	r3, [r1, r3]
 8002584:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002588:	4618      	mov	r0, r3
 800258a:	bd80      	pop	{r7, pc}
 800258c:	40021000 	.word	0x40021000
 8002590:	08003a78 	.word	0x08003a78

08002594 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002594:	b480      	push	{r7}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800259c:	4b0a      	ldr	r3, [pc, #40]	@ (80025c8 <RCC_Delay+0x34>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a0a      	ldr	r2, [pc, #40]	@ (80025cc <RCC_Delay+0x38>)
 80025a2:	fba2 2303 	umull	r2, r3, r2, r3
 80025a6:	0a5b      	lsrs	r3, r3, #9
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	fb02 f303 	mul.w	r3, r2, r3
 80025ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80025b0:	bf00      	nop
  }
  while (Delay --);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	1e5a      	subs	r2, r3, #1
 80025b6:	60fa      	str	r2, [r7, #12]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d1f9      	bne.n	80025b0 <RCC_Delay+0x1c>
}
 80025bc:	bf00      	nop
 80025be:	bf00      	nop
 80025c0:	3714      	adds	r7, #20
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bc80      	pop	{r7}
 80025c6:	4770      	bx	lr
 80025c8:	20000000 	.word	0x20000000
 80025cc:	10624dd3 	.word	0x10624dd3

080025d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e041      	b.n	8002666 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d106      	bne.n	80025fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f7fe f9b6 	bl	8000968 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2202      	movs	r2, #2
 8002600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	3304      	adds	r3, #4
 800260c:	4619      	mov	r1, r3
 800260e:	4610      	mov	r0, r2
 8002610:	f000 f940 	bl	8002894 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2201      	movs	r2, #1
 8002620:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2201      	movs	r2, #1
 8002650:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2201      	movs	r2, #1
 8002658:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
	...

08002670 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002670:	b480      	push	{r7}
 8002672:	b085      	sub	sp, #20
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800267e:	b2db      	uxtb	r3, r3
 8002680:	2b01      	cmp	r3, #1
 8002682:	d001      	beq.n	8002688 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e032      	b.n	80026ee <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2202      	movs	r2, #2
 800268c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a18      	ldr	r2, [pc, #96]	@ (80026f8 <HAL_TIM_Base_Start+0x88>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d00e      	beq.n	80026b8 <HAL_TIM_Base_Start+0x48>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026a2:	d009      	beq.n	80026b8 <HAL_TIM_Base_Start+0x48>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a14      	ldr	r2, [pc, #80]	@ (80026fc <HAL_TIM_Base_Start+0x8c>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d004      	beq.n	80026b8 <HAL_TIM_Base_Start+0x48>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a13      	ldr	r2, [pc, #76]	@ (8002700 <HAL_TIM_Base_Start+0x90>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d111      	bne.n	80026dc <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f003 0307 	and.w	r3, r3, #7
 80026c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2b06      	cmp	r3, #6
 80026c8:	d010      	beq.n	80026ec <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f042 0201 	orr.w	r2, r2, #1
 80026d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026da:	e007      	b.n	80026ec <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f042 0201 	orr.w	r2, r2, #1
 80026ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3714      	adds	r7, #20
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bc80      	pop	{r7}
 80026f6:	4770      	bx	lr
 80026f8:	40012c00 	.word	0x40012c00
 80026fc:	40000400 	.word	0x40000400
 8002700:	40000800 	.word	0x40000800

08002704 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
 800270c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800270e:	2300      	movs	r3, #0
 8002710:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002718:	2b01      	cmp	r3, #1
 800271a:	d101      	bne.n	8002720 <HAL_TIM_ConfigClockSource+0x1c>
 800271c:	2302      	movs	r3, #2
 800271e:	e0b4      	b.n	800288a <HAL_TIM_ConfigClockSource+0x186>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2201      	movs	r2, #1
 8002724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2202      	movs	r2, #2
 800272c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800273e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002746:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	68ba      	ldr	r2, [r7, #8]
 800274e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002758:	d03e      	beq.n	80027d8 <HAL_TIM_ConfigClockSource+0xd4>
 800275a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800275e:	f200 8087 	bhi.w	8002870 <HAL_TIM_ConfigClockSource+0x16c>
 8002762:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002766:	f000 8086 	beq.w	8002876 <HAL_TIM_ConfigClockSource+0x172>
 800276a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800276e:	d87f      	bhi.n	8002870 <HAL_TIM_ConfigClockSource+0x16c>
 8002770:	2b70      	cmp	r3, #112	@ 0x70
 8002772:	d01a      	beq.n	80027aa <HAL_TIM_ConfigClockSource+0xa6>
 8002774:	2b70      	cmp	r3, #112	@ 0x70
 8002776:	d87b      	bhi.n	8002870 <HAL_TIM_ConfigClockSource+0x16c>
 8002778:	2b60      	cmp	r3, #96	@ 0x60
 800277a:	d050      	beq.n	800281e <HAL_TIM_ConfigClockSource+0x11a>
 800277c:	2b60      	cmp	r3, #96	@ 0x60
 800277e:	d877      	bhi.n	8002870 <HAL_TIM_ConfigClockSource+0x16c>
 8002780:	2b50      	cmp	r3, #80	@ 0x50
 8002782:	d03c      	beq.n	80027fe <HAL_TIM_ConfigClockSource+0xfa>
 8002784:	2b50      	cmp	r3, #80	@ 0x50
 8002786:	d873      	bhi.n	8002870 <HAL_TIM_ConfigClockSource+0x16c>
 8002788:	2b40      	cmp	r3, #64	@ 0x40
 800278a:	d058      	beq.n	800283e <HAL_TIM_ConfigClockSource+0x13a>
 800278c:	2b40      	cmp	r3, #64	@ 0x40
 800278e:	d86f      	bhi.n	8002870 <HAL_TIM_ConfigClockSource+0x16c>
 8002790:	2b30      	cmp	r3, #48	@ 0x30
 8002792:	d064      	beq.n	800285e <HAL_TIM_ConfigClockSource+0x15a>
 8002794:	2b30      	cmp	r3, #48	@ 0x30
 8002796:	d86b      	bhi.n	8002870 <HAL_TIM_ConfigClockSource+0x16c>
 8002798:	2b20      	cmp	r3, #32
 800279a:	d060      	beq.n	800285e <HAL_TIM_ConfigClockSource+0x15a>
 800279c:	2b20      	cmp	r3, #32
 800279e:	d867      	bhi.n	8002870 <HAL_TIM_ConfigClockSource+0x16c>
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d05c      	beq.n	800285e <HAL_TIM_ConfigClockSource+0x15a>
 80027a4:	2b10      	cmp	r3, #16
 80027a6:	d05a      	beq.n	800285e <HAL_TIM_ConfigClockSource+0x15a>
 80027a8:	e062      	b.n	8002870 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80027ba:	f000 f950 	bl	8002a5e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80027cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68ba      	ldr	r2, [r7, #8]
 80027d4:	609a      	str	r2, [r3, #8]
      break;
 80027d6:	e04f      	b.n	8002878 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80027e8:	f000 f939 	bl	8002a5e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	689a      	ldr	r2, [r3, #8]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80027fa:	609a      	str	r2, [r3, #8]
      break;
 80027fc:	e03c      	b.n	8002878 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800280a:	461a      	mov	r2, r3
 800280c:	f000 f8b0 	bl	8002970 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	2150      	movs	r1, #80	@ 0x50
 8002816:	4618      	mov	r0, r3
 8002818:	f000 f907 	bl	8002a2a <TIM_ITRx_SetConfig>
      break;
 800281c:	e02c      	b.n	8002878 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800282a:	461a      	mov	r2, r3
 800282c:	f000 f8ce 	bl	80029cc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2160      	movs	r1, #96	@ 0x60
 8002836:	4618      	mov	r0, r3
 8002838:	f000 f8f7 	bl	8002a2a <TIM_ITRx_SetConfig>
      break;
 800283c:	e01c      	b.n	8002878 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800284a:	461a      	mov	r2, r3
 800284c:	f000 f890 	bl	8002970 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2140      	movs	r1, #64	@ 0x40
 8002856:	4618      	mov	r0, r3
 8002858:	f000 f8e7 	bl	8002a2a <TIM_ITRx_SetConfig>
      break;
 800285c:	e00c      	b.n	8002878 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4619      	mov	r1, r3
 8002868:	4610      	mov	r0, r2
 800286a:	f000 f8de 	bl	8002a2a <TIM_ITRx_SetConfig>
      break;
 800286e:	e003      	b.n	8002878 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	73fb      	strb	r3, [r7, #15]
      break;
 8002874:	e000      	b.n	8002878 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002876:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2200      	movs	r2, #0
 8002884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002888:	7bfb      	ldrb	r3, [r7, #15]
}
 800288a:	4618      	mov	r0, r3
 800288c:	3710      	adds	r7, #16
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
	...

08002894 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002894:	b480      	push	{r7}
 8002896:	b085      	sub	sp, #20
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	4a2f      	ldr	r2, [pc, #188]	@ (8002964 <TIM_Base_SetConfig+0xd0>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d00b      	beq.n	80028c4 <TIM_Base_SetConfig+0x30>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028b2:	d007      	beq.n	80028c4 <TIM_Base_SetConfig+0x30>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4a2c      	ldr	r2, [pc, #176]	@ (8002968 <TIM_Base_SetConfig+0xd4>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d003      	beq.n	80028c4 <TIM_Base_SetConfig+0x30>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	4a2b      	ldr	r2, [pc, #172]	@ (800296c <TIM_Base_SetConfig+0xd8>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d108      	bne.n	80028d6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	68fa      	ldr	r2, [r7, #12]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a22      	ldr	r2, [pc, #136]	@ (8002964 <TIM_Base_SetConfig+0xd0>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d00b      	beq.n	80028f6 <TIM_Base_SetConfig+0x62>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028e4:	d007      	beq.n	80028f6 <TIM_Base_SetConfig+0x62>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a1f      	ldr	r2, [pc, #124]	@ (8002968 <TIM_Base_SetConfig+0xd4>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d003      	beq.n	80028f6 <TIM_Base_SetConfig+0x62>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a1e      	ldr	r2, [pc, #120]	@ (800296c <TIM_Base_SetConfig+0xd8>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d108      	bne.n	8002908 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	68fa      	ldr	r2, [r7, #12]
 8002904:	4313      	orrs	r3, r2
 8002906:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	695b      	ldr	r3, [r3, #20]
 8002912:	4313      	orrs	r3, r2
 8002914:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	68fa      	ldr	r2, [r7, #12]
 800291a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	689a      	ldr	r2, [r3, #8]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	4a0d      	ldr	r2, [pc, #52]	@ (8002964 <TIM_Base_SetConfig+0xd0>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d103      	bne.n	800293c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	691a      	ldr	r2, [r3, #16]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2201      	movs	r2, #1
 8002940:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	2b00      	cmp	r3, #0
 800294c:	d005      	beq.n	800295a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	691b      	ldr	r3, [r3, #16]
 8002952:	f023 0201 	bic.w	r2, r3, #1
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	611a      	str	r2, [r3, #16]
  }
}
 800295a:	bf00      	nop
 800295c:	3714      	adds	r7, #20
 800295e:	46bd      	mov	sp, r7
 8002960:	bc80      	pop	{r7}
 8002962:	4770      	bx	lr
 8002964:	40012c00 	.word	0x40012c00
 8002968:	40000400 	.word	0x40000400
 800296c:	40000800 	.word	0x40000800

08002970 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002970:	b480      	push	{r7}
 8002972:	b087      	sub	sp, #28
 8002974:	af00      	add	r7, sp, #0
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	60b9      	str	r1, [r7, #8]
 800297a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6a1b      	ldr	r3, [r3, #32]
 8002980:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	6a1b      	ldr	r3, [r3, #32]
 8002986:	f023 0201 	bic.w	r2, r3, #1
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800299a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	011b      	lsls	r3, r3, #4
 80029a0:	693a      	ldr	r2, [r7, #16]
 80029a2:	4313      	orrs	r3, r2
 80029a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	f023 030a 	bic.w	r3, r3, #10
 80029ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80029ae:	697a      	ldr	r2, [r7, #20]
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	693a      	ldr	r2, [r7, #16]
 80029ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	697a      	ldr	r2, [r7, #20]
 80029c0:	621a      	str	r2, [r3, #32]
}
 80029c2:	bf00      	nop
 80029c4:	371c      	adds	r7, #28
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc80      	pop	{r7}
 80029ca:	4770      	bx	lr

080029cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b087      	sub	sp, #28
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	60b9      	str	r1, [r7, #8]
 80029d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6a1b      	ldr	r3, [r3, #32]
 80029dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6a1b      	ldr	r3, [r3, #32]
 80029e2:	f023 0210 	bic.w	r2, r3, #16
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	699b      	ldr	r3, [r3, #24]
 80029ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80029f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	031b      	lsls	r3, r3, #12
 80029fc:	693a      	ldr	r2, [r7, #16]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002a08:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	011b      	lsls	r3, r3, #4
 8002a0e:	697a      	ldr	r2, [r7, #20]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	697a      	ldr	r2, [r7, #20]
 8002a1e:	621a      	str	r2, [r3, #32]
}
 8002a20:	bf00      	nop
 8002a22:	371c      	adds	r7, #28
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bc80      	pop	{r7}
 8002a28:	4770      	bx	lr

08002a2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002a2a:	b480      	push	{r7}
 8002a2c:	b085      	sub	sp, #20
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
 8002a32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a42:	683a      	ldr	r2, [r7, #0]
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	f043 0307 	orr.w	r3, r3, #7
 8002a4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	68fa      	ldr	r2, [r7, #12]
 8002a52:	609a      	str	r2, [r3, #8]
}
 8002a54:	bf00      	nop
 8002a56:	3714      	adds	r7, #20
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bc80      	pop	{r7}
 8002a5c:	4770      	bx	lr

08002a5e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a5e:	b480      	push	{r7}
 8002a60:	b087      	sub	sp, #28
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	60f8      	str	r0, [r7, #12]
 8002a66:	60b9      	str	r1, [r7, #8]
 8002a68:	607a      	str	r2, [r7, #4]
 8002a6a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002a78:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	021a      	lsls	r2, r3, #8
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	431a      	orrs	r2, r3
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	697a      	ldr	r2, [r7, #20]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	697a      	ldr	r2, [r7, #20]
 8002a90:	609a      	str	r2, [r3, #8]
}
 8002a92:	bf00      	nop
 8002a94:	371c      	adds	r7, #28
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bc80      	pop	{r7}
 8002a9a:	4770      	bx	lr

08002a9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b085      	sub	sp, #20
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d101      	bne.n	8002ab4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	e046      	b.n	8002b42 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2202      	movs	r2, #2
 8002ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ada:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	68fa      	ldr	r2, [r7, #12]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a16      	ldr	r2, [pc, #88]	@ (8002b4c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d00e      	beq.n	8002b16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b00:	d009      	beq.n	8002b16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a12      	ldr	r2, [pc, #72]	@ (8002b50 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d004      	beq.n	8002b16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a10      	ldr	r2, [pc, #64]	@ (8002b54 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d10c      	bne.n	8002b30 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	68ba      	ldr	r2, [r7, #8]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	68ba      	ldr	r2, [r7, #8]
 8002b2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2201      	movs	r2, #1
 8002b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3714      	adds	r7, #20
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bc80      	pop	{r7}
 8002b4a:	4770      	bx	lr
 8002b4c:	40012c00 	.word	0x40012c00
 8002b50:	40000400 	.word	0x40000400
 8002b54:	40000800 	.word	0x40000800

08002b58 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d101      	bne.n	8002b6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e042      	b.n	8002bf0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d106      	bne.n	8002b84 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f7fd ff10 	bl	80009a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2224      	movs	r2, #36	@ 0x24
 8002b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	68da      	ldr	r2, [r3, #12]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002b9a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	f000 fa09 	bl	8002fb4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	691a      	ldr	r2, [r3, #16]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002bb0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	695a      	ldr	r2, [r3, #20]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002bc0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	68da      	ldr	r2, [r3, #12]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002bd0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2220      	movs	r2, #32
 8002bdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2220      	movs	r2, #32
 8002be4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002bee:	2300      	movs	r3, #0
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3708      	adds	r7, #8
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b08a      	sub	sp, #40	@ 0x28
 8002bfc:	af02      	add	r7, sp, #8
 8002bfe:	60f8      	str	r0, [r7, #12]
 8002c00:	60b9      	str	r1, [r7, #8]
 8002c02:	603b      	str	r3, [r7, #0]
 8002c04:	4613      	mov	r3, r2
 8002c06:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	2b20      	cmp	r3, #32
 8002c16:	d175      	bne.n	8002d04 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d002      	beq.n	8002c24 <HAL_UART_Transmit+0x2c>
 8002c1e:	88fb      	ldrh	r3, [r7, #6]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d101      	bne.n	8002c28 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e06e      	b.n	8002d06 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2221      	movs	r2, #33	@ 0x21
 8002c32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c36:	f7fe f85b 	bl	8000cf0 <HAL_GetTick>
 8002c3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	88fa      	ldrh	r2, [r7, #6]
 8002c40:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	88fa      	ldrh	r2, [r7, #6]
 8002c46:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c50:	d108      	bne.n	8002c64 <HAL_UART_Transmit+0x6c>
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	691b      	ldr	r3, [r3, #16]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d104      	bne.n	8002c64 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	61bb      	str	r3, [r7, #24]
 8002c62:	e003      	b.n	8002c6c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c6c:	e02e      	b.n	8002ccc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	2200      	movs	r2, #0
 8002c76:	2180      	movs	r1, #128	@ 0x80
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	f000 f8df 	bl	8002e3c <UART_WaitOnFlagUntilTimeout>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d005      	beq.n	8002c90 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2220      	movs	r2, #32
 8002c88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e03a      	b.n	8002d06 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d10b      	bne.n	8002cae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c96:	69bb      	ldr	r3, [r7, #24]
 8002c98:	881b      	ldrh	r3, [r3, #0]
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ca4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	3302      	adds	r3, #2
 8002caa:	61bb      	str	r3, [r7, #24]
 8002cac:	e007      	b.n	8002cbe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	781a      	ldrb	r2, [r3, #0]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	3301      	adds	r3, #1
 8002cbc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002cc2:	b29b      	uxth	r3, r3
 8002cc4:	3b01      	subs	r3, #1
 8002cc6:	b29a      	uxth	r2, r3
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d1cb      	bne.n	8002c6e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	9300      	str	r3, [sp, #0]
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	2140      	movs	r1, #64	@ 0x40
 8002ce0:	68f8      	ldr	r0, [r7, #12]
 8002ce2:	f000 f8ab 	bl	8002e3c <UART_WaitOnFlagUntilTimeout>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d005      	beq.n	8002cf8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2220      	movs	r2, #32
 8002cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e006      	b.n	8002d06 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2220      	movs	r2, #32
 8002cfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002d00:	2300      	movs	r3, #0
 8002d02:	e000      	b.n	8002d06 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002d04:	2302      	movs	r3, #2
  }
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3720      	adds	r7, #32
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}

08002d0e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d0e:	b580      	push	{r7, lr}
 8002d10:	b08a      	sub	sp, #40	@ 0x28
 8002d12:	af02      	add	r7, sp, #8
 8002d14:	60f8      	str	r0, [r7, #12]
 8002d16:	60b9      	str	r1, [r7, #8]
 8002d18:	603b      	str	r3, [r7, #0]
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b20      	cmp	r3, #32
 8002d2c:	f040 8081 	bne.w	8002e32 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d002      	beq.n	8002d3c <HAL_UART_Receive+0x2e>
 8002d36:	88fb      	ldrh	r3, [r7, #6]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d101      	bne.n	8002d40 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e079      	b.n	8002e34 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2200      	movs	r2, #0
 8002d44:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2222      	movs	r2, #34	@ 0x22
 8002d4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2200      	movs	r2, #0
 8002d52:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d54:	f7fd ffcc 	bl	8000cf0 <HAL_GetTick>
 8002d58:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	88fa      	ldrh	r2, [r7, #6]
 8002d5e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	88fa      	ldrh	r2, [r7, #6]
 8002d64:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d6e:	d108      	bne.n	8002d82 <HAL_UART_Receive+0x74>
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	691b      	ldr	r3, [r3, #16]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d104      	bne.n	8002d82 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	61bb      	str	r3, [r7, #24]
 8002d80:	e003      	b.n	8002d8a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d86:	2300      	movs	r3, #0
 8002d88:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002d8a:	e047      	b.n	8002e1c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	9300      	str	r3, [sp, #0]
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	2200      	movs	r2, #0
 8002d94:	2120      	movs	r1, #32
 8002d96:	68f8      	ldr	r0, [r7, #12]
 8002d98:	f000 f850 	bl	8002e3c <UART_WaitOnFlagUntilTimeout>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d005      	beq.n	8002dae <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2220      	movs	r2, #32
 8002da6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e042      	b.n	8002e34 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d10c      	bne.n	8002dce <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dc0:	b29a      	uxth	r2, r3
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	3302      	adds	r3, #2
 8002dca:	61bb      	str	r3, [r7, #24]
 8002dcc:	e01f      	b.n	8002e0e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dd6:	d007      	beq.n	8002de8 <HAL_UART_Receive+0xda>
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d10a      	bne.n	8002df6 <HAL_UART_Receive+0xe8>
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	691b      	ldr	r3, [r3, #16]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d106      	bne.n	8002df6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	b2da      	uxtb	r2, r3
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	701a      	strb	r2, [r3, #0]
 8002df4:	e008      	b.n	8002e08 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e02:	b2da      	uxtb	r2, r3
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	3b01      	subs	r3, #1
 8002e16:	b29a      	uxth	r2, r3
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d1b2      	bne.n	8002d8c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2220      	movs	r2, #32
 8002e2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	e000      	b.n	8002e34 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002e32:	2302      	movs	r3, #2
  }
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3720      	adds	r7, #32
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b086      	sub	sp, #24
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	60b9      	str	r1, [r7, #8]
 8002e46:	603b      	str	r3, [r7, #0]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e4c:	e03b      	b.n	8002ec6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e4e:	6a3b      	ldr	r3, [r7, #32]
 8002e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e54:	d037      	beq.n	8002ec6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e56:	f7fd ff4b 	bl	8000cf0 <HAL_GetTick>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	6a3a      	ldr	r2, [r7, #32]
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d302      	bcc.n	8002e6c <UART_WaitOnFlagUntilTimeout+0x30>
 8002e66:	6a3b      	ldr	r3, [r7, #32]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d101      	bne.n	8002e70 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	e03a      	b.n	8002ee6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	f003 0304 	and.w	r3, r3, #4
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d023      	beq.n	8002ec6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	2b80      	cmp	r3, #128	@ 0x80
 8002e82:	d020      	beq.n	8002ec6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	2b40      	cmp	r3, #64	@ 0x40
 8002e88:	d01d      	beq.n	8002ec6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0308 	and.w	r3, r3, #8
 8002e94:	2b08      	cmp	r3, #8
 8002e96:	d116      	bne.n	8002ec6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002e98:	2300      	movs	r3, #0
 8002e9a:	617b      	str	r3, [r7, #20]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	617b      	str	r3, [r7, #20]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	617b      	str	r3, [r7, #20]
 8002eac:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002eae:	68f8      	ldr	r0, [r7, #12]
 8002eb0:	f000 f81d 	bl	8002eee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2208      	movs	r2, #8
 8002eb8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e00f      	b.n	8002ee6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	68ba      	ldr	r2, [r7, #8]
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	bf0c      	ite	eq
 8002ed6:	2301      	moveq	r3, #1
 8002ed8:	2300      	movne	r3, #0
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	461a      	mov	r2, r3
 8002ede:	79fb      	ldrb	r3, [r7, #7]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d0b4      	beq.n	8002e4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3718      	adds	r7, #24
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002eee:	b480      	push	{r7}
 8002ef0:	b095      	sub	sp, #84	@ 0x54
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	330c      	adds	r3, #12
 8002efc:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002efe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f00:	e853 3f00 	ldrex	r3, [r3]
 8002f04:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002f0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	330c      	adds	r3, #12
 8002f14:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002f16:	643a      	str	r2, [r7, #64]	@ 0x40
 8002f18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f1a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002f1c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002f1e:	e841 2300 	strex	r3, r2, [r1]
 8002f22:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002f24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d1e5      	bne.n	8002ef6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	3314      	adds	r3, #20
 8002f30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f32:	6a3b      	ldr	r3, [r7, #32]
 8002f34:	e853 3f00 	ldrex	r3, [r3]
 8002f38:	61fb      	str	r3, [r7, #28]
   return(result);
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	f023 0301 	bic.w	r3, r3, #1
 8002f40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	3314      	adds	r3, #20
 8002f48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002f4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f52:	e841 2300 	strex	r3, r2, [r1]
 8002f56:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d1e5      	bne.n	8002f2a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d119      	bne.n	8002f9a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	330c      	adds	r3, #12
 8002f6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	e853 3f00 	ldrex	r3, [r3]
 8002f74:	60bb      	str	r3, [r7, #8]
   return(result);
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	f023 0310 	bic.w	r3, r3, #16
 8002f7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	330c      	adds	r3, #12
 8002f84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f86:	61ba      	str	r2, [r7, #24]
 8002f88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f8a:	6979      	ldr	r1, [r7, #20]
 8002f8c:	69ba      	ldr	r2, [r7, #24]
 8002f8e:	e841 2300 	strex	r3, r2, [r1]
 8002f92:	613b      	str	r3, [r7, #16]
   return(result);
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d1e5      	bne.n	8002f66 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2220      	movs	r2, #32
 8002f9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002fa8:	bf00      	nop
 8002faa:	3754      	adds	r7, #84	@ 0x54
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bc80      	pop	{r7}
 8002fb0:	4770      	bx	lr
	...

08002fb4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	691b      	ldr	r3, [r3, #16]
 8002fc2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	68da      	ldr	r2, [r3, #12]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	430a      	orrs	r2, r1
 8002fd0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	689a      	ldr	r2, [r3, #8]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	691b      	ldr	r3, [r3, #16]
 8002fda:	431a      	orrs	r2, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	695b      	ldr	r3, [r3, #20]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002fee:	f023 030c 	bic.w	r3, r3, #12
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	6812      	ldr	r2, [r2, #0]
 8002ff6:	68b9      	ldr	r1, [r7, #8]
 8002ff8:	430b      	orrs	r3, r1
 8002ffa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	695b      	ldr	r3, [r3, #20]
 8003002:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	699a      	ldr	r2, [r3, #24]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	430a      	orrs	r2, r1
 8003010:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a2c      	ldr	r2, [pc, #176]	@ (80030c8 <UART_SetConfig+0x114>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d103      	bne.n	8003024 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800301c:	f7ff faa6 	bl	800256c <HAL_RCC_GetPCLK2Freq>
 8003020:	60f8      	str	r0, [r7, #12]
 8003022:	e002      	b.n	800302a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003024:	f7ff fa8e 	bl	8002544 <HAL_RCC_GetPCLK1Freq>
 8003028:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	4613      	mov	r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	4413      	add	r3, r2
 8003032:	009a      	lsls	r2, r3, #2
 8003034:	441a      	add	r2, r3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003040:	4a22      	ldr	r2, [pc, #136]	@ (80030cc <UART_SetConfig+0x118>)
 8003042:	fba2 2303 	umull	r2, r3, r2, r3
 8003046:	095b      	lsrs	r3, r3, #5
 8003048:	0119      	lsls	r1, r3, #4
 800304a:	68fa      	ldr	r2, [r7, #12]
 800304c:	4613      	mov	r3, r2
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	4413      	add	r3, r2
 8003052:	009a      	lsls	r2, r3, #2
 8003054:	441a      	add	r2, r3
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003060:	4b1a      	ldr	r3, [pc, #104]	@ (80030cc <UART_SetConfig+0x118>)
 8003062:	fba3 0302 	umull	r0, r3, r3, r2
 8003066:	095b      	lsrs	r3, r3, #5
 8003068:	2064      	movs	r0, #100	@ 0x64
 800306a:	fb00 f303 	mul.w	r3, r0, r3
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	011b      	lsls	r3, r3, #4
 8003072:	3332      	adds	r3, #50	@ 0x32
 8003074:	4a15      	ldr	r2, [pc, #84]	@ (80030cc <UART_SetConfig+0x118>)
 8003076:	fba2 2303 	umull	r2, r3, r2, r3
 800307a:	095b      	lsrs	r3, r3, #5
 800307c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003080:	4419      	add	r1, r3
 8003082:	68fa      	ldr	r2, [r7, #12]
 8003084:	4613      	mov	r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	4413      	add	r3, r2
 800308a:	009a      	lsls	r2, r3, #2
 800308c:	441a      	add	r2, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	fbb2 f2f3 	udiv	r2, r2, r3
 8003098:	4b0c      	ldr	r3, [pc, #48]	@ (80030cc <UART_SetConfig+0x118>)
 800309a:	fba3 0302 	umull	r0, r3, r3, r2
 800309e:	095b      	lsrs	r3, r3, #5
 80030a0:	2064      	movs	r0, #100	@ 0x64
 80030a2:	fb00 f303 	mul.w	r3, r0, r3
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	011b      	lsls	r3, r3, #4
 80030aa:	3332      	adds	r3, #50	@ 0x32
 80030ac:	4a07      	ldr	r2, [pc, #28]	@ (80030cc <UART_SetConfig+0x118>)
 80030ae:	fba2 2303 	umull	r2, r3, r2, r3
 80030b2:	095b      	lsrs	r3, r3, #5
 80030b4:	f003 020f 	and.w	r2, r3, #15
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	440a      	add	r2, r1
 80030be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80030c0:	bf00      	nop
 80030c2:	3710      	adds	r7, #16
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	40013800 	.word	0x40013800
 80030cc:	51eb851f 	.word	0x51eb851f

080030d0 <siprintf>:
 80030d0:	b40e      	push	{r1, r2, r3}
 80030d2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80030d6:	b500      	push	{lr}
 80030d8:	b09c      	sub	sp, #112	@ 0x70
 80030da:	ab1d      	add	r3, sp, #116	@ 0x74
 80030dc:	9002      	str	r0, [sp, #8]
 80030de:	9006      	str	r0, [sp, #24]
 80030e0:	9107      	str	r1, [sp, #28]
 80030e2:	9104      	str	r1, [sp, #16]
 80030e4:	4808      	ldr	r0, [pc, #32]	@ (8003108 <siprintf+0x38>)
 80030e6:	4909      	ldr	r1, [pc, #36]	@ (800310c <siprintf+0x3c>)
 80030e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80030ec:	9105      	str	r1, [sp, #20]
 80030ee:	6800      	ldr	r0, [r0, #0]
 80030f0:	a902      	add	r1, sp, #8
 80030f2:	9301      	str	r3, [sp, #4]
 80030f4:	f000 f992 	bl	800341c <_svfiprintf_r>
 80030f8:	2200      	movs	r2, #0
 80030fa:	9b02      	ldr	r3, [sp, #8]
 80030fc:	701a      	strb	r2, [r3, #0]
 80030fe:	b01c      	add	sp, #112	@ 0x70
 8003100:	f85d eb04 	ldr.w	lr, [sp], #4
 8003104:	b003      	add	sp, #12
 8003106:	4770      	bx	lr
 8003108:	2000000c 	.word	0x2000000c
 800310c:	ffff0208 	.word	0xffff0208

08003110 <memset>:
 8003110:	4603      	mov	r3, r0
 8003112:	4402      	add	r2, r0
 8003114:	4293      	cmp	r3, r2
 8003116:	d100      	bne.n	800311a <memset+0xa>
 8003118:	4770      	bx	lr
 800311a:	f803 1b01 	strb.w	r1, [r3], #1
 800311e:	e7f9      	b.n	8003114 <memset+0x4>

08003120 <__errno>:
 8003120:	4b01      	ldr	r3, [pc, #4]	@ (8003128 <__errno+0x8>)
 8003122:	6818      	ldr	r0, [r3, #0]
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	2000000c 	.word	0x2000000c

0800312c <__libc_init_array>:
 800312c:	b570      	push	{r4, r5, r6, lr}
 800312e:	2600      	movs	r6, #0
 8003130:	4d0c      	ldr	r5, [pc, #48]	@ (8003164 <__libc_init_array+0x38>)
 8003132:	4c0d      	ldr	r4, [pc, #52]	@ (8003168 <__libc_init_array+0x3c>)
 8003134:	1b64      	subs	r4, r4, r5
 8003136:	10a4      	asrs	r4, r4, #2
 8003138:	42a6      	cmp	r6, r4
 800313a:	d109      	bne.n	8003150 <__libc_init_array+0x24>
 800313c:	f000 fc78 	bl	8003a30 <_init>
 8003140:	2600      	movs	r6, #0
 8003142:	4d0a      	ldr	r5, [pc, #40]	@ (800316c <__libc_init_array+0x40>)
 8003144:	4c0a      	ldr	r4, [pc, #40]	@ (8003170 <__libc_init_array+0x44>)
 8003146:	1b64      	subs	r4, r4, r5
 8003148:	10a4      	asrs	r4, r4, #2
 800314a:	42a6      	cmp	r6, r4
 800314c:	d105      	bne.n	800315a <__libc_init_array+0x2e>
 800314e:	bd70      	pop	{r4, r5, r6, pc}
 8003150:	f855 3b04 	ldr.w	r3, [r5], #4
 8003154:	4798      	blx	r3
 8003156:	3601      	adds	r6, #1
 8003158:	e7ee      	b.n	8003138 <__libc_init_array+0xc>
 800315a:	f855 3b04 	ldr.w	r3, [r5], #4
 800315e:	4798      	blx	r3
 8003160:	3601      	adds	r6, #1
 8003162:	e7f2      	b.n	800314a <__libc_init_array+0x1e>
 8003164:	08003ad0 	.word	0x08003ad0
 8003168:	08003ad0 	.word	0x08003ad0
 800316c:	08003ad0 	.word	0x08003ad0
 8003170:	08003ad4 	.word	0x08003ad4

08003174 <__retarget_lock_acquire_recursive>:
 8003174:	4770      	bx	lr

08003176 <__retarget_lock_release_recursive>:
 8003176:	4770      	bx	lr

08003178 <_free_r>:
 8003178:	b538      	push	{r3, r4, r5, lr}
 800317a:	4605      	mov	r5, r0
 800317c:	2900      	cmp	r1, #0
 800317e:	d040      	beq.n	8003202 <_free_r+0x8a>
 8003180:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003184:	1f0c      	subs	r4, r1, #4
 8003186:	2b00      	cmp	r3, #0
 8003188:	bfb8      	it	lt
 800318a:	18e4      	addlt	r4, r4, r3
 800318c:	f000 f8de 	bl	800334c <__malloc_lock>
 8003190:	4a1c      	ldr	r2, [pc, #112]	@ (8003204 <_free_r+0x8c>)
 8003192:	6813      	ldr	r3, [r2, #0]
 8003194:	b933      	cbnz	r3, 80031a4 <_free_r+0x2c>
 8003196:	6063      	str	r3, [r4, #4]
 8003198:	6014      	str	r4, [r2, #0]
 800319a:	4628      	mov	r0, r5
 800319c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80031a0:	f000 b8da 	b.w	8003358 <__malloc_unlock>
 80031a4:	42a3      	cmp	r3, r4
 80031a6:	d908      	bls.n	80031ba <_free_r+0x42>
 80031a8:	6820      	ldr	r0, [r4, #0]
 80031aa:	1821      	adds	r1, r4, r0
 80031ac:	428b      	cmp	r3, r1
 80031ae:	bf01      	itttt	eq
 80031b0:	6819      	ldreq	r1, [r3, #0]
 80031b2:	685b      	ldreq	r3, [r3, #4]
 80031b4:	1809      	addeq	r1, r1, r0
 80031b6:	6021      	streq	r1, [r4, #0]
 80031b8:	e7ed      	b.n	8003196 <_free_r+0x1e>
 80031ba:	461a      	mov	r2, r3
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	b10b      	cbz	r3, 80031c4 <_free_r+0x4c>
 80031c0:	42a3      	cmp	r3, r4
 80031c2:	d9fa      	bls.n	80031ba <_free_r+0x42>
 80031c4:	6811      	ldr	r1, [r2, #0]
 80031c6:	1850      	adds	r0, r2, r1
 80031c8:	42a0      	cmp	r0, r4
 80031ca:	d10b      	bne.n	80031e4 <_free_r+0x6c>
 80031cc:	6820      	ldr	r0, [r4, #0]
 80031ce:	4401      	add	r1, r0
 80031d0:	1850      	adds	r0, r2, r1
 80031d2:	4283      	cmp	r3, r0
 80031d4:	6011      	str	r1, [r2, #0]
 80031d6:	d1e0      	bne.n	800319a <_free_r+0x22>
 80031d8:	6818      	ldr	r0, [r3, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	4408      	add	r0, r1
 80031de:	6010      	str	r0, [r2, #0]
 80031e0:	6053      	str	r3, [r2, #4]
 80031e2:	e7da      	b.n	800319a <_free_r+0x22>
 80031e4:	d902      	bls.n	80031ec <_free_r+0x74>
 80031e6:	230c      	movs	r3, #12
 80031e8:	602b      	str	r3, [r5, #0]
 80031ea:	e7d6      	b.n	800319a <_free_r+0x22>
 80031ec:	6820      	ldr	r0, [r4, #0]
 80031ee:	1821      	adds	r1, r4, r0
 80031f0:	428b      	cmp	r3, r1
 80031f2:	bf01      	itttt	eq
 80031f4:	6819      	ldreq	r1, [r3, #0]
 80031f6:	685b      	ldreq	r3, [r3, #4]
 80031f8:	1809      	addeq	r1, r1, r0
 80031fa:	6021      	streq	r1, [r4, #0]
 80031fc:	6063      	str	r3, [r4, #4]
 80031fe:	6054      	str	r4, [r2, #4]
 8003200:	e7cb      	b.n	800319a <_free_r+0x22>
 8003202:	bd38      	pop	{r3, r4, r5, pc}
 8003204:	20000740 	.word	0x20000740

08003208 <sbrk_aligned>:
 8003208:	b570      	push	{r4, r5, r6, lr}
 800320a:	4e0f      	ldr	r6, [pc, #60]	@ (8003248 <sbrk_aligned+0x40>)
 800320c:	460c      	mov	r4, r1
 800320e:	6831      	ldr	r1, [r6, #0]
 8003210:	4605      	mov	r5, r0
 8003212:	b911      	cbnz	r1, 800321a <sbrk_aligned+0x12>
 8003214:	f000 fbaa 	bl	800396c <_sbrk_r>
 8003218:	6030      	str	r0, [r6, #0]
 800321a:	4621      	mov	r1, r4
 800321c:	4628      	mov	r0, r5
 800321e:	f000 fba5 	bl	800396c <_sbrk_r>
 8003222:	1c43      	adds	r3, r0, #1
 8003224:	d103      	bne.n	800322e <sbrk_aligned+0x26>
 8003226:	f04f 34ff 	mov.w	r4, #4294967295
 800322a:	4620      	mov	r0, r4
 800322c:	bd70      	pop	{r4, r5, r6, pc}
 800322e:	1cc4      	adds	r4, r0, #3
 8003230:	f024 0403 	bic.w	r4, r4, #3
 8003234:	42a0      	cmp	r0, r4
 8003236:	d0f8      	beq.n	800322a <sbrk_aligned+0x22>
 8003238:	1a21      	subs	r1, r4, r0
 800323a:	4628      	mov	r0, r5
 800323c:	f000 fb96 	bl	800396c <_sbrk_r>
 8003240:	3001      	adds	r0, #1
 8003242:	d1f2      	bne.n	800322a <sbrk_aligned+0x22>
 8003244:	e7ef      	b.n	8003226 <sbrk_aligned+0x1e>
 8003246:	bf00      	nop
 8003248:	2000073c 	.word	0x2000073c

0800324c <_malloc_r>:
 800324c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003250:	1ccd      	adds	r5, r1, #3
 8003252:	f025 0503 	bic.w	r5, r5, #3
 8003256:	3508      	adds	r5, #8
 8003258:	2d0c      	cmp	r5, #12
 800325a:	bf38      	it	cc
 800325c:	250c      	movcc	r5, #12
 800325e:	2d00      	cmp	r5, #0
 8003260:	4606      	mov	r6, r0
 8003262:	db01      	blt.n	8003268 <_malloc_r+0x1c>
 8003264:	42a9      	cmp	r1, r5
 8003266:	d904      	bls.n	8003272 <_malloc_r+0x26>
 8003268:	230c      	movs	r3, #12
 800326a:	6033      	str	r3, [r6, #0]
 800326c:	2000      	movs	r0, #0
 800326e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003272:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003348 <_malloc_r+0xfc>
 8003276:	f000 f869 	bl	800334c <__malloc_lock>
 800327a:	f8d8 3000 	ldr.w	r3, [r8]
 800327e:	461c      	mov	r4, r3
 8003280:	bb44      	cbnz	r4, 80032d4 <_malloc_r+0x88>
 8003282:	4629      	mov	r1, r5
 8003284:	4630      	mov	r0, r6
 8003286:	f7ff ffbf 	bl	8003208 <sbrk_aligned>
 800328a:	1c43      	adds	r3, r0, #1
 800328c:	4604      	mov	r4, r0
 800328e:	d158      	bne.n	8003342 <_malloc_r+0xf6>
 8003290:	f8d8 4000 	ldr.w	r4, [r8]
 8003294:	4627      	mov	r7, r4
 8003296:	2f00      	cmp	r7, #0
 8003298:	d143      	bne.n	8003322 <_malloc_r+0xd6>
 800329a:	2c00      	cmp	r4, #0
 800329c:	d04b      	beq.n	8003336 <_malloc_r+0xea>
 800329e:	6823      	ldr	r3, [r4, #0]
 80032a0:	4639      	mov	r1, r7
 80032a2:	4630      	mov	r0, r6
 80032a4:	eb04 0903 	add.w	r9, r4, r3
 80032a8:	f000 fb60 	bl	800396c <_sbrk_r>
 80032ac:	4581      	cmp	r9, r0
 80032ae:	d142      	bne.n	8003336 <_malloc_r+0xea>
 80032b0:	6821      	ldr	r1, [r4, #0]
 80032b2:	4630      	mov	r0, r6
 80032b4:	1a6d      	subs	r5, r5, r1
 80032b6:	4629      	mov	r1, r5
 80032b8:	f7ff ffa6 	bl	8003208 <sbrk_aligned>
 80032bc:	3001      	adds	r0, #1
 80032be:	d03a      	beq.n	8003336 <_malloc_r+0xea>
 80032c0:	6823      	ldr	r3, [r4, #0]
 80032c2:	442b      	add	r3, r5
 80032c4:	6023      	str	r3, [r4, #0]
 80032c6:	f8d8 3000 	ldr.w	r3, [r8]
 80032ca:	685a      	ldr	r2, [r3, #4]
 80032cc:	bb62      	cbnz	r2, 8003328 <_malloc_r+0xdc>
 80032ce:	f8c8 7000 	str.w	r7, [r8]
 80032d2:	e00f      	b.n	80032f4 <_malloc_r+0xa8>
 80032d4:	6822      	ldr	r2, [r4, #0]
 80032d6:	1b52      	subs	r2, r2, r5
 80032d8:	d420      	bmi.n	800331c <_malloc_r+0xd0>
 80032da:	2a0b      	cmp	r2, #11
 80032dc:	d917      	bls.n	800330e <_malloc_r+0xc2>
 80032de:	1961      	adds	r1, r4, r5
 80032e0:	42a3      	cmp	r3, r4
 80032e2:	6025      	str	r5, [r4, #0]
 80032e4:	bf18      	it	ne
 80032e6:	6059      	strne	r1, [r3, #4]
 80032e8:	6863      	ldr	r3, [r4, #4]
 80032ea:	bf08      	it	eq
 80032ec:	f8c8 1000 	streq.w	r1, [r8]
 80032f0:	5162      	str	r2, [r4, r5]
 80032f2:	604b      	str	r3, [r1, #4]
 80032f4:	4630      	mov	r0, r6
 80032f6:	f000 f82f 	bl	8003358 <__malloc_unlock>
 80032fa:	f104 000b 	add.w	r0, r4, #11
 80032fe:	1d23      	adds	r3, r4, #4
 8003300:	f020 0007 	bic.w	r0, r0, #7
 8003304:	1ac2      	subs	r2, r0, r3
 8003306:	bf1c      	itt	ne
 8003308:	1a1b      	subne	r3, r3, r0
 800330a:	50a3      	strne	r3, [r4, r2]
 800330c:	e7af      	b.n	800326e <_malloc_r+0x22>
 800330e:	6862      	ldr	r2, [r4, #4]
 8003310:	42a3      	cmp	r3, r4
 8003312:	bf0c      	ite	eq
 8003314:	f8c8 2000 	streq.w	r2, [r8]
 8003318:	605a      	strne	r2, [r3, #4]
 800331a:	e7eb      	b.n	80032f4 <_malloc_r+0xa8>
 800331c:	4623      	mov	r3, r4
 800331e:	6864      	ldr	r4, [r4, #4]
 8003320:	e7ae      	b.n	8003280 <_malloc_r+0x34>
 8003322:	463c      	mov	r4, r7
 8003324:	687f      	ldr	r7, [r7, #4]
 8003326:	e7b6      	b.n	8003296 <_malloc_r+0x4a>
 8003328:	461a      	mov	r2, r3
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	42a3      	cmp	r3, r4
 800332e:	d1fb      	bne.n	8003328 <_malloc_r+0xdc>
 8003330:	2300      	movs	r3, #0
 8003332:	6053      	str	r3, [r2, #4]
 8003334:	e7de      	b.n	80032f4 <_malloc_r+0xa8>
 8003336:	230c      	movs	r3, #12
 8003338:	4630      	mov	r0, r6
 800333a:	6033      	str	r3, [r6, #0]
 800333c:	f000 f80c 	bl	8003358 <__malloc_unlock>
 8003340:	e794      	b.n	800326c <_malloc_r+0x20>
 8003342:	6005      	str	r5, [r0, #0]
 8003344:	e7d6      	b.n	80032f4 <_malloc_r+0xa8>
 8003346:	bf00      	nop
 8003348:	20000740 	.word	0x20000740

0800334c <__malloc_lock>:
 800334c:	4801      	ldr	r0, [pc, #4]	@ (8003354 <__malloc_lock+0x8>)
 800334e:	f7ff bf11 	b.w	8003174 <__retarget_lock_acquire_recursive>
 8003352:	bf00      	nop
 8003354:	20000738 	.word	0x20000738

08003358 <__malloc_unlock>:
 8003358:	4801      	ldr	r0, [pc, #4]	@ (8003360 <__malloc_unlock+0x8>)
 800335a:	f7ff bf0c 	b.w	8003176 <__retarget_lock_release_recursive>
 800335e:	bf00      	nop
 8003360:	20000738 	.word	0x20000738

08003364 <__ssputs_r>:
 8003364:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003368:	461f      	mov	r7, r3
 800336a:	688e      	ldr	r6, [r1, #8]
 800336c:	4682      	mov	sl, r0
 800336e:	42be      	cmp	r6, r7
 8003370:	460c      	mov	r4, r1
 8003372:	4690      	mov	r8, r2
 8003374:	680b      	ldr	r3, [r1, #0]
 8003376:	d82d      	bhi.n	80033d4 <__ssputs_r+0x70>
 8003378:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800337c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003380:	d026      	beq.n	80033d0 <__ssputs_r+0x6c>
 8003382:	6965      	ldr	r5, [r4, #20]
 8003384:	6909      	ldr	r1, [r1, #16]
 8003386:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800338a:	eba3 0901 	sub.w	r9, r3, r1
 800338e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003392:	1c7b      	adds	r3, r7, #1
 8003394:	444b      	add	r3, r9
 8003396:	106d      	asrs	r5, r5, #1
 8003398:	429d      	cmp	r5, r3
 800339a:	bf38      	it	cc
 800339c:	461d      	movcc	r5, r3
 800339e:	0553      	lsls	r3, r2, #21
 80033a0:	d527      	bpl.n	80033f2 <__ssputs_r+0x8e>
 80033a2:	4629      	mov	r1, r5
 80033a4:	f7ff ff52 	bl	800324c <_malloc_r>
 80033a8:	4606      	mov	r6, r0
 80033aa:	b360      	cbz	r0, 8003406 <__ssputs_r+0xa2>
 80033ac:	464a      	mov	r2, r9
 80033ae:	6921      	ldr	r1, [r4, #16]
 80033b0:	f000 fafa 	bl	80039a8 <memcpy>
 80033b4:	89a3      	ldrh	r3, [r4, #12]
 80033b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80033ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033be:	81a3      	strh	r3, [r4, #12]
 80033c0:	6126      	str	r6, [r4, #16]
 80033c2:	444e      	add	r6, r9
 80033c4:	6026      	str	r6, [r4, #0]
 80033c6:	463e      	mov	r6, r7
 80033c8:	6165      	str	r5, [r4, #20]
 80033ca:	eba5 0509 	sub.w	r5, r5, r9
 80033ce:	60a5      	str	r5, [r4, #8]
 80033d0:	42be      	cmp	r6, r7
 80033d2:	d900      	bls.n	80033d6 <__ssputs_r+0x72>
 80033d4:	463e      	mov	r6, r7
 80033d6:	4632      	mov	r2, r6
 80033d8:	4641      	mov	r1, r8
 80033da:	6820      	ldr	r0, [r4, #0]
 80033dc:	f000 faac 	bl	8003938 <memmove>
 80033e0:	2000      	movs	r0, #0
 80033e2:	68a3      	ldr	r3, [r4, #8]
 80033e4:	1b9b      	subs	r3, r3, r6
 80033e6:	60a3      	str	r3, [r4, #8]
 80033e8:	6823      	ldr	r3, [r4, #0]
 80033ea:	4433      	add	r3, r6
 80033ec:	6023      	str	r3, [r4, #0]
 80033ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033f2:	462a      	mov	r2, r5
 80033f4:	f000 fae6 	bl	80039c4 <_realloc_r>
 80033f8:	4606      	mov	r6, r0
 80033fa:	2800      	cmp	r0, #0
 80033fc:	d1e0      	bne.n	80033c0 <__ssputs_r+0x5c>
 80033fe:	4650      	mov	r0, sl
 8003400:	6921      	ldr	r1, [r4, #16]
 8003402:	f7ff feb9 	bl	8003178 <_free_r>
 8003406:	230c      	movs	r3, #12
 8003408:	f8ca 3000 	str.w	r3, [sl]
 800340c:	89a3      	ldrh	r3, [r4, #12]
 800340e:	f04f 30ff 	mov.w	r0, #4294967295
 8003412:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003416:	81a3      	strh	r3, [r4, #12]
 8003418:	e7e9      	b.n	80033ee <__ssputs_r+0x8a>
	...

0800341c <_svfiprintf_r>:
 800341c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003420:	4698      	mov	r8, r3
 8003422:	898b      	ldrh	r3, [r1, #12]
 8003424:	4607      	mov	r7, r0
 8003426:	061b      	lsls	r3, r3, #24
 8003428:	460d      	mov	r5, r1
 800342a:	4614      	mov	r4, r2
 800342c:	b09d      	sub	sp, #116	@ 0x74
 800342e:	d510      	bpl.n	8003452 <_svfiprintf_r+0x36>
 8003430:	690b      	ldr	r3, [r1, #16]
 8003432:	b973      	cbnz	r3, 8003452 <_svfiprintf_r+0x36>
 8003434:	2140      	movs	r1, #64	@ 0x40
 8003436:	f7ff ff09 	bl	800324c <_malloc_r>
 800343a:	6028      	str	r0, [r5, #0]
 800343c:	6128      	str	r0, [r5, #16]
 800343e:	b930      	cbnz	r0, 800344e <_svfiprintf_r+0x32>
 8003440:	230c      	movs	r3, #12
 8003442:	603b      	str	r3, [r7, #0]
 8003444:	f04f 30ff 	mov.w	r0, #4294967295
 8003448:	b01d      	add	sp, #116	@ 0x74
 800344a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800344e:	2340      	movs	r3, #64	@ 0x40
 8003450:	616b      	str	r3, [r5, #20]
 8003452:	2300      	movs	r3, #0
 8003454:	9309      	str	r3, [sp, #36]	@ 0x24
 8003456:	2320      	movs	r3, #32
 8003458:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800345c:	2330      	movs	r3, #48	@ 0x30
 800345e:	f04f 0901 	mov.w	r9, #1
 8003462:	f8cd 800c 	str.w	r8, [sp, #12]
 8003466:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003600 <_svfiprintf_r+0x1e4>
 800346a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800346e:	4623      	mov	r3, r4
 8003470:	469a      	mov	sl, r3
 8003472:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003476:	b10a      	cbz	r2, 800347c <_svfiprintf_r+0x60>
 8003478:	2a25      	cmp	r2, #37	@ 0x25
 800347a:	d1f9      	bne.n	8003470 <_svfiprintf_r+0x54>
 800347c:	ebba 0b04 	subs.w	fp, sl, r4
 8003480:	d00b      	beq.n	800349a <_svfiprintf_r+0x7e>
 8003482:	465b      	mov	r3, fp
 8003484:	4622      	mov	r2, r4
 8003486:	4629      	mov	r1, r5
 8003488:	4638      	mov	r0, r7
 800348a:	f7ff ff6b 	bl	8003364 <__ssputs_r>
 800348e:	3001      	adds	r0, #1
 8003490:	f000 80a7 	beq.w	80035e2 <_svfiprintf_r+0x1c6>
 8003494:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003496:	445a      	add	r2, fp
 8003498:	9209      	str	r2, [sp, #36]	@ 0x24
 800349a:	f89a 3000 	ldrb.w	r3, [sl]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	f000 809f 	beq.w	80035e2 <_svfiprintf_r+0x1c6>
 80034a4:	2300      	movs	r3, #0
 80034a6:	f04f 32ff 	mov.w	r2, #4294967295
 80034aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80034ae:	f10a 0a01 	add.w	sl, sl, #1
 80034b2:	9304      	str	r3, [sp, #16]
 80034b4:	9307      	str	r3, [sp, #28]
 80034b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80034ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80034bc:	4654      	mov	r4, sl
 80034be:	2205      	movs	r2, #5
 80034c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80034c4:	484e      	ldr	r0, [pc, #312]	@ (8003600 <_svfiprintf_r+0x1e4>)
 80034c6:	f000 fa61 	bl	800398c <memchr>
 80034ca:	9a04      	ldr	r2, [sp, #16]
 80034cc:	b9d8      	cbnz	r0, 8003506 <_svfiprintf_r+0xea>
 80034ce:	06d0      	lsls	r0, r2, #27
 80034d0:	bf44      	itt	mi
 80034d2:	2320      	movmi	r3, #32
 80034d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80034d8:	0711      	lsls	r1, r2, #28
 80034da:	bf44      	itt	mi
 80034dc:	232b      	movmi	r3, #43	@ 0x2b
 80034de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80034e2:	f89a 3000 	ldrb.w	r3, [sl]
 80034e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80034e8:	d015      	beq.n	8003516 <_svfiprintf_r+0xfa>
 80034ea:	4654      	mov	r4, sl
 80034ec:	2000      	movs	r0, #0
 80034ee:	f04f 0c0a 	mov.w	ip, #10
 80034f2:	9a07      	ldr	r2, [sp, #28]
 80034f4:	4621      	mov	r1, r4
 80034f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80034fa:	3b30      	subs	r3, #48	@ 0x30
 80034fc:	2b09      	cmp	r3, #9
 80034fe:	d94b      	bls.n	8003598 <_svfiprintf_r+0x17c>
 8003500:	b1b0      	cbz	r0, 8003530 <_svfiprintf_r+0x114>
 8003502:	9207      	str	r2, [sp, #28]
 8003504:	e014      	b.n	8003530 <_svfiprintf_r+0x114>
 8003506:	eba0 0308 	sub.w	r3, r0, r8
 800350a:	fa09 f303 	lsl.w	r3, r9, r3
 800350e:	4313      	orrs	r3, r2
 8003510:	46a2      	mov	sl, r4
 8003512:	9304      	str	r3, [sp, #16]
 8003514:	e7d2      	b.n	80034bc <_svfiprintf_r+0xa0>
 8003516:	9b03      	ldr	r3, [sp, #12]
 8003518:	1d19      	adds	r1, r3, #4
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	9103      	str	r1, [sp, #12]
 800351e:	2b00      	cmp	r3, #0
 8003520:	bfbb      	ittet	lt
 8003522:	425b      	neglt	r3, r3
 8003524:	f042 0202 	orrlt.w	r2, r2, #2
 8003528:	9307      	strge	r3, [sp, #28]
 800352a:	9307      	strlt	r3, [sp, #28]
 800352c:	bfb8      	it	lt
 800352e:	9204      	strlt	r2, [sp, #16]
 8003530:	7823      	ldrb	r3, [r4, #0]
 8003532:	2b2e      	cmp	r3, #46	@ 0x2e
 8003534:	d10a      	bne.n	800354c <_svfiprintf_r+0x130>
 8003536:	7863      	ldrb	r3, [r4, #1]
 8003538:	2b2a      	cmp	r3, #42	@ 0x2a
 800353a:	d132      	bne.n	80035a2 <_svfiprintf_r+0x186>
 800353c:	9b03      	ldr	r3, [sp, #12]
 800353e:	3402      	adds	r4, #2
 8003540:	1d1a      	adds	r2, r3, #4
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	9203      	str	r2, [sp, #12]
 8003546:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800354a:	9305      	str	r3, [sp, #20]
 800354c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003604 <_svfiprintf_r+0x1e8>
 8003550:	2203      	movs	r2, #3
 8003552:	4650      	mov	r0, sl
 8003554:	7821      	ldrb	r1, [r4, #0]
 8003556:	f000 fa19 	bl	800398c <memchr>
 800355a:	b138      	cbz	r0, 800356c <_svfiprintf_r+0x150>
 800355c:	2240      	movs	r2, #64	@ 0x40
 800355e:	9b04      	ldr	r3, [sp, #16]
 8003560:	eba0 000a 	sub.w	r0, r0, sl
 8003564:	4082      	lsls	r2, r0
 8003566:	4313      	orrs	r3, r2
 8003568:	3401      	adds	r4, #1
 800356a:	9304      	str	r3, [sp, #16]
 800356c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003570:	2206      	movs	r2, #6
 8003572:	4825      	ldr	r0, [pc, #148]	@ (8003608 <_svfiprintf_r+0x1ec>)
 8003574:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003578:	f000 fa08 	bl	800398c <memchr>
 800357c:	2800      	cmp	r0, #0
 800357e:	d036      	beq.n	80035ee <_svfiprintf_r+0x1d2>
 8003580:	4b22      	ldr	r3, [pc, #136]	@ (800360c <_svfiprintf_r+0x1f0>)
 8003582:	bb1b      	cbnz	r3, 80035cc <_svfiprintf_r+0x1b0>
 8003584:	9b03      	ldr	r3, [sp, #12]
 8003586:	3307      	adds	r3, #7
 8003588:	f023 0307 	bic.w	r3, r3, #7
 800358c:	3308      	adds	r3, #8
 800358e:	9303      	str	r3, [sp, #12]
 8003590:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003592:	4433      	add	r3, r6
 8003594:	9309      	str	r3, [sp, #36]	@ 0x24
 8003596:	e76a      	b.n	800346e <_svfiprintf_r+0x52>
 8003598:	460c      	mov	r4, r1
 800359a:	2001      	movs	r0, #1
 800359c:	fb0c 3202 	mla	r2, ip, r2, r3
 80035a0:	e7a8      	b.n	80034f4 <_svfiprintf_r+0xd8>
 80035a2:	2300      	movs	r3, #0
 80035a4:	f04f 0c0a 	mov.w	ip, #10
 80035a8:	4619      	mov	r1, r3
 80035aa:	3401      	adds	r4, #1
 80035ac:	9305      	str	r3, [sp, #20]
 80035ae:	4620      	mov	r0, r4
 80035b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80035b4:	3a30      	subs	r2, #48	@ 0x30
 80035b6:	2a09      	cmp	r2, #9
 80035b8:	d903      	bls.n	80035c2 <_svfiprintf_r+0x1a6>
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d0c6      	beq.n	800354c <_svfiprintf_r+0x130>
 80035be:	9105      	str	r1, [sp, #20]
 80035c0:	e7c4      	b.n	800354c <_svfiprintf_r+0x130>
 80035c2:	4604      	mov	r4, r0
 80035c4:	2301      	movs	r3, #1
 80035c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80035ca:	e7f0      	b.n	80035ae <_svfiprintf_r+0x192>
 80035cc:	ab03      	add	r3, sp, #12
 80035ce:	9300      	str	r3, [sp, #0]
 80035d0:	462a      	mov	r2, r5
 80035d2:	4638      	mov	r0, r7
 80035d4:	4b0e      	ldr	r3, [pc, #56]	@ (8003610 <_svfiprintf_r+0x1f4>)
 80035d6:	a904      	add	r1, sp, #16
 80035d8:	f3af 8000 	nop.w
 80035dc:	1c42      	adds	r2, r0, #1
 80035de:	4606      	mov	r6, r0
 80035e0:	d1d6      	bne.n	8003590 <_svfiprintf_r+0x174>
 80035e2:	89ab      	ldrh	r3, [r5, #12]
 80035e4:	065b      	lsls	r3, r3, #25
 80035e6:	f53f af2d 	bmi.w	8003444 <_svfiprintf_r+0x28>
 80035ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80035ec:	e72c      	b.n	8003448 <_svfiprintf_r+0x2c>
 80035ee:	ab03      	add	r3, sp, #12
 80035f0:	9300      	str	r3, [sp, #0]
 80035f2:	462a      	mov	r2, r5
 80035f4:	4638      	mov	r0, r7
 80035f6:	4b06      	ldr	r3, [pc, #24]	@ (8003610 <_svfiprintf_r+0x1f4>)
 80035f8:	a904      	add	r1, sp, #16
 80035fa:	f000 f87d 	bl	80036f8 <_printf_i>
 80035fe:	e7ed      	b.n	80035dc <_svfiprintf_r+0x1c0>
 8003600:	08003a92 	.word	0x08003a92
 8003604:	08003a98 	.word	0x08003a98
 8003608:	08003a9c 	.word	0x08003a9c
 800360c:	00000000 	.word	0x00000000
 8003610:	08003365 	.word	0x08003365

08003614 <_printf_common>:
 8003614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003618:	4616      	mov	r6, r2
 800361a:	4698      	mov	r8, r3
 800361c:	688a      	ldr	r2, [r1, #8]
 800361e:	690b      	ldr	r3, [r1, #16]
 8003620:	4607      	mov	r7, r0
 8003622:	4293      	cmp	r3, r2
 8003624:	bfb8      	it	lt
 8003626:	4613      	movlt	r3, r2
 8003628:	6033      	str	r3, [r6, #0]
 800362a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800362e:	460c      	mov	r4, r1
 8003630:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003634:	b10a      	cbz	r2, 800363a <_printf_common+0x26>
 8003636:	3301      	adds	r3, #1
 8003638:	6033      	str	r3, [r6, #0]
 800363a:	6823      	ldr	r3, [r4, #0]
 800363c:	0699      	lsls	r1, r3, #26
 800363e:	bf42      	ittt	mi
 8003640:	6833      	ldrmi	r3, [r6, #0]
 8003642:	3302      	addmi	r3, #2
 8003644:	6033      	strmi	r3, [r6, #0]
 8003646:	6825      	ldr	r5, [r4, #0]
 8003648:	f015 0506 	ands.w	r5, r5, #6
 800364c:	d106      	bne.n	800365c <_printf_common+0x48>
 800364e:	f104 0a19 	add.w	sl, r4, #25
 8003652:	68e3      	ldr	r3, [r4, #12]
 8003654:	6832      	ldr	r2, [r6, #0]
 8003656:	1a9b      	subs	r3, r3, r2
 8003658:	42ab      	cmp	r3, r5
 800365a:	dc2b      	bgt.n	80036b4 <_printf_common+0xa0>
 800365c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003660:	6822      	ldr	r2, [r4, #0]
 8003662:	3b00      	subs	r3, #0
 8003664:	bf18      	it	ne
 8003666:	2301      	movne	r3, #1
 8003668:	0692      	lsls	r2, r2, #26
 800366a:	d430      	bmi.n	80036ce <_printf_common+0xba>
 800366c:	4641      	mov	r1, r8
 800366e:	4638      	mov	r0, r7
 8003670:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003674:	47c8      	blx	r9
 8003676:	3001      	adds	r0, #1
 8003678:	d023      	beq.n	80036c2 <_printf_common+0xae>
 800367a:	6823      	ldr	r3, [r4, #0]
 800367c:	6922      	ldr	r2, [r4, #16]
 800367e:	f003 0306 	and.w	r3, r3, #6
 8003682:	2b04      	cmp	r3, #4
 8003684:	bf14      	ite	ne
 8003686:	2500      	movne	r5, #0
 8003688:	6833      	ldreq	r3, [r6, #0]
 800368a:	f04f 0600 	mov.w	r6, #0
 800368e:	bf08      	it	eq
 8003690:	68e5      	ldreq	r5, [r4, #12]
 8003692:	f104 041a 	add.w	r4, r4, #26
 8003696:	bf08      	it	eq
 8003698:	1aed      	subeq	r5, r5, r3
 800369a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800369e:	bf08      	it	eq
 80036a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80036a4:	4293      	cmp	r3, r2
 80036a6:	bfc4      	itt	gt
 80036a8:	1a9b      	subgt	r3, r3, r2
 80036aa:	18ed      	addgt	r5, r5, r3
 80036ac:	42b5      	cmp	r5, r6
 80036ae:	d11a      	bne.n	80036e6 <_printf_common+0xd2>
 80036b0:	2000      	movs	r0, #0
 80036b2:	e008      	b.n	80036c6 <_printf_common+0xb2>
 80036b4:	2301      	movs	r3, #1
 80036b6:	4652      	mov	r2, sl
 80036b8:	4641      	mov	r1, r8
 80036ba:	4638      	mov	r0, r7
 80036bc:	47c8      	blx	r9
 80036be:	3001      	adds	r0, #1
 80036c0:	d103      	bne.n	80036ca <_printf_common+0xb6>
 80036c2:	f04f 30ff 	mov.w	r0, #4294967295
 80036c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036ca:	3501      	adds	r5, #1
 80036cc:	e7c1      	b.n	8003652 <_printf_common+0x3e>
 80036ce:	2030      	movs	r0, #48	@ 0x30
 80036d0:	18e1      	adds	r1, r4, r3
 80036d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80036d6:	1c5a      	adds	r2, r3, #1
 80036d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80036dc:	4422      	add	r2, r4
 80036de:	3302      	adds	r3, #2
 80036e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80036e4:	e7c2      	b.n	800366c <_printf_common+0x58>
 80036e6:	2301      	movs	r3, #1
 80036e8:	4622      	mov	r2, r4
 80036ea:	4641      	mov	r1, r8
 80036ec:	4638      	mov	r0, r7
 80036ee:	47c8      	blx	r9
 80036f0:	3001      	adds	r0, #1
 80036f2:	d0e6      	beq.n	80036c2 <_printf_common+0xae>
 80036f4:	3601      	adds	r6, #1
 80036f6:	e7d9      	b.n	80036ac <_printf_common+0x98>

080036f8 <_printf_i>:
 80036f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80036fc:	7e0f      	ldrb	r7, [r1, #24]
 80036fe:	4691      	mov	r9, r2
 8003700:	2f78      	cmp	r7, #120	@ 0x78
 8003702:	4680      	mov	r8, r0
 8003704:	460c      	mov	r4, r1
 8003706:	469a      	mov	sl, r3
 8003708:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800370a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800370e:	d807      	bhi.n	8003720 <_printf_i+0x28>
 8003710:	2f62      	cmp	r7, #98	@ 0x62
 8003712:	d80a      	bhi.n	800372a <_printf_i+0x32>
 8003714:	2f00      	cmp	r7, #0
 8003716:	f000 80d3 	beq.w	80038c0 <_printf_i+0x1c8>
 800371a:	2f58      	cmp	r7, #88	@ 0x58
 800371c:	f000 80ba 	beq.w	8003894 <_printf_i+0x19c>
 8003720:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003724:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003728:	e03a      	b.n	80037a0 <_printf_i+0xa8>
 800372a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800372e:	2b15      	cmp	r3, #21
 8003730:	d8f6      	bhi.n	8003720 <_printf_i+0x28>
 8003732:	a101      	add	r1, pc, #4	@ (adr r1, 8003738 <_printf_i+0x40>)
 8003734:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003738:	08003791 	.word	0x08003791
 800373c:	080037a5 	.word	0x080037a5
 8003740:	08003721 	.word	0x08003721
 8003744:	08003721 	.word	0x08003721
 8003748:	08003721 	.word	0x08003721
 800374c:	08003721 	.word	0x08003721
 8003750:	080037a5 	.word	0x080037a5
 8003754:	08003721 	.word	0x08003721
 8003758:	08003721 	.word	0x08003721
 800375c:	08003721 	.word	0x08003721
 8003760:	08003721 	.word	0x08003721
 8003764:	080038a7 	.word	0x080038a7
 8003768:	080037cf 	.word	0x080037cf
 800376c:	08003861 	.word	0x08003861
 8003770:	08003721 	.word	0x08003721
 8003774:	08003721 	.word	0x08003721
 8003778:	080038c9 	.word	0x080038c9
 800377c:	08003721 	.word	0x08003721
 8003780:	080037cf 	.word	0x080037cf
 8003784:	08003721 	.word	0x08003721
 8003788:	08003721 	.word	0x08003721
 800378c:	08003869 	.word	0x08003869
 8003790:	6833      	ldr	r3, [r6, #0]
 8003792:	1d1a      	adds	r2, r3, #4
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	6032      	str	r2, [r6, #0]
 8003798:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800379c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80037a0:	2301      	movs	r3, #1
 80037a2:	e09e      	b.n	80038e2 <_printf_i+0x1ea>
 80037a4:	6833      	ldr	r3, [r6, #0]
 80037a6:	6820      	ldr	r0, [r4, #0]
 80037a8:	1d19      	adds	r1, r3, #4
 80037aa:	6031      	str	r1, [r6, #0]
 80037ac:	0606      	lsls	r6, r0, #24
 80037ae:	d501      	bpl.n	80037b4 <_printf_i+0xbc>
 80037b0:	681d      	ldr	r5, [r3, #0]
 80037b2:	e003      	b.n	80037bc <_printf_i+0xc4>
 80037b4:	0645      	lsls	r5, r0, #25
 80037b6:	d5fb      	bpl.n	80037b0 <_printf_i+0xb8>
 80037b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80037bc:	2d00      	cmp	r5, #0
 80037be:	da03      	bge.n	80037c8 <_printf_i+0xd0>
 80037c0:	232d      	movs	r3, #45	@ 0x2d
 80037c2:	426d      	negs	r5, r5
 80037c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80037c8:	230a      	movs	r3, #10
 80037ca:	4859      	ldr	r0, [pc, #356]	@ (8003930 <_printf_i+0x238>)
 80037cc:	e011      	b.n	80037f2 <_printf_i+0xfa>
 80037ce:	6821      	ldr	r1, [r4, #0]
 80037d0:	6833      	ldr	r3, [r6, #0]
 80037d2:	0608      	lsls	r0, r1, #24
 80037d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80037d8:	d402      	bmi.n	80037e0 <_printf_i+0xe8>
 80037da:	0649      	lsls	r1, r1, #25
 80037dc:	bf48      	it	mi
 80037de:	b2ad      	uxthmi	r5, r5
 80037e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80037e2:	6033      	str	r3, [r6, #0]
 80037e4:	bf14      	ite	ne
 80037e6:	230a      	movne	r3, #10
 80037e8:	2308      	moveq	r3, #8
 80037ea:	4851      	ldr	r0, [pc, #324]	@ (8003930 <_printf_i+0x238>)
 80037ec:	2100      	movs	r1, #0
 80037ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80037f2:	6866      	ldr	r6, [r4, #4]
 80037f4:	2e00      	cmp	r6, #0
 80037f6:	bfa8      	it	ge
 80037f8:	6821      	ldrge	r1, [r4, #0]
 80037fa:	60a6      	str	r6, [r4, #8]
 80037fc:	bfa4      	itt	ge
 80037fe:	f021 0104 	bicge.w	r1, r1, #4
 8003802:	6021      	strge	r1, [r4, #0]
 8003804:	b90d      	cbnz	r5, 800380a <_printf_i+0x112>
 8003806:	2e00      	cmp	r6, #0
 8003808:	d04b      	beq.n	80038a2 <_printf_i+0x1aa>
 800380a:	4616      	mov	r6, r2
 800380c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003810:	fb03 5711 	mls	r7, r3, r1, r5
 8003814:	5dc7      	ldrb	r7, [r0, r7]
 8003816:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800381a:	462f      	mov	r7, r5
 800381c:	42bb      	cmp	r3, r7
 800381e:	460d      	mov	r5, r1
 8003820:	d9f4      	bls.n	800380c <_printf_i+0x114>
 8003822:	2b08      	cmp	r3, #8
 8003824:	d10b      	bne.n	800383e <_printf_i+0x146>
 8003826:	6823      	ldr	r3, [r4, #0]
 8003828:	07df      	lsls	r7, r3, #31
 800382a:	d508      	bpl.n	800383e <_printf_i+0x146>
 800382c:	6923      	ldr	r3, [r4, #16]
 800382e:	6861      	ldr	r1, [r4, #4]
 8003830:	4299      	cmp	r1, r3
 8003832:	bfde      	ittt	le
 8003834:	2330      	movle	r3, #48	@ 0x30
 8003836:	f806 3c01 	strble.w	r3, [r6, #-1]
 800383a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800383e:	1b92      	subs	r2, r2, r6
 8003840:	6122      	str	r2, [r4, #16]
 8003842:	464b      	mov	r3, r9
 8003844:	4621      	mov	r1, r4
 8003846:	4640      	mov	r0, r8
 8003848:	f8cd a000 	str.w	sl, [sp]
 800384c:	aa03      	add	r2, sp, #12
 800384e:	f7ff fee1 	bl	8003614 <_printf_common>
 8003852:	3001      	adds	r0, #1
 8003854:	d14a      	bne.n	80038ec <_printf_i+0x1f4>
 8003856:	f04f 30ff 	mov.w	r0, #4294967295
 800385a:	b004      	add	sp, #16
 800385c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003860:	6823      	ldr	r3, [r4, #0]
 8003862:	f043 0320 	orr.w	r3, r3, #32
 8003866:	6023      	str	r3, [r4, #0]
 8003868:	2778      	movs	r7, #120	@ 0x78
 800386a:	4832      	ldr	r0, [pc, #200]	@ (8003934 <_printf_i+0x23c>)
 800386c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003870:	6823      	ldr	r3, [r4, #0]
 8003872:	6831      	ldr	r1, [r6, #0]
 8003874:	061f      	lsls	r7, r3, #24
 8003876:	f851 5b04 	ldr.w	r5, [r1], #4
 800387a:	d402      	bmi.n	8003882 <_printf_i+0x18a>
 800387c:	065f      	lsls	r7, r3, #25
 800387e:	bf48      	it	mi
 8003880:	b2ad      	uxthmi	r5, r5
 8003882:	6031      	str	r1, [r6, #0]
 8003884:	07d9      	lsls	r1, r3, #31
 8003886:	bf44      	itt	mi
 8003888:	f043 0320 	orrmi.w	r3, r3, #32
 800388c:	6023      	strmi	r3, [r4, #0]
 800388e:	b11d      	cbz	r5, 8003898 <_printf_i+0x1a0>
 8003890:	2310      	movs	r3, #16
 8003892:	e7ab      	b.n	80037ec <_printf_i+0xf4>
 8003894:	4826      	ldr	r0, [pc, #152]	@ (8003930 <_printf_i+0x238>)
 8003896:	e7e9      	b.n	800386c <_printf_i+0x174>
 8003898:	6823      	ldr	r3, [r4, #0]
 800389a:	f023 0320 	bic.w	r3, r3, #32
 800389e:	6023      	str	r3, [r4, #0]
 80038a0:	e7f6      	b.n	8003890 <_printf_i+0x198>
 80038a2:	4616      	mov	r6, r2
 80038a4:	e7bd      	b.n	8003822 <_printf_i+0x12a>
 80038a6:	6833      	ldr	r3, [r6, #0]
 80038a8:	6825      	ldr	r5, [r4, #0]
 80038aa:	1d18      	adds	r0, r3, #4
 80038ac:	6961      	ldr	r1, [r4, #20]
 80038ae:	6030      	str	r0, [r6, #0]
 80038b0:	062e      	lsls	r6, r5, #24
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	d501      	bpl.n	80038ba <_printf_i+0x1c2>
 80038b6:	6019      	str	r1, [r3, #0]
 80038b8:	e002      	b.n	80038c0 <_printf_i+0x1c8>
 80038ba:	0668      	lsls	r0, r5, #25
 80038bc:	d5fb      	bpl.n	80038b6 <_printf_i+0x1be>
 80038be:	8019      	strh	r1, [r3, #0]
 80038c0:	2300      	movs	r3, #0
 80038c2:	4616      	mov	r6, r2
 80038c4:	6123      	str	r3, [r4, #16]
 80038c6:	e7bc      	b.n	8003842 <_printf_i+0x14a>
 80038c8:	6833      	ldr	r3, [r6, #0]
 80038ca:	2100      	movs	r1, #0
 80038cc:	1d1a      	adds	r2, r3, #4
 80038ce:	6032      	str	r2, [r6, #0]
 80038d0:	681e      	ldr	r6, [r3, #0]
 80038d2:	6862      	ldr	r2, [r4, #4]
 80038d4:	4630      	mov	r0, r6
 80038d6:	f000 f859 	bl	800398c <memchr>
 80038da:	b108      	cbz	r0, 80038e0 <_printf_i+0x1e8>
 80038dc:	1b80      	subs	r0, r0, r6
 80038de:	6060      	str	r0, [r4, #4]
 80038e0:	6863      	ldr	r3, [r4, #4]
 80038e2:	6123      	str	r3, [r4, #16]
 80038e4:	2300      	movs	r3, #0
 80038e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80038ea:	e7aa      	b.n	8003842 <_printf_i+0x14a>
 80038ec:	4632      	mov	r2, r6
 80038ee:	4649      	mov	r1, r9
 80038f0:	4640      	mov	r0, r8
 80038f2:	6923      	ldr	r3, [r4, #16]
 80038f4:	47d0      	blx	sl
 80038f6:	3001      	adds	r0, #1
 80038f8:	d0ad      	beq.n	8003856 <_printf_i+0x15e>
 80038fa:	6823      	ldr	r3, [r4, #0]
 80038fc:	079b      	lsls	r3, r3, #30
 80038fe:	d413      	bmi.n	8003928 <_printf_i+0x230>
 8003900:	68e0      	ldr	r0, [r4, #12]
 8003902:	9b03      	ldr	r3, [sp, #12]
 8003904:	4298      	cmp	r0, r3
 8003906:	bfb8      	it	lt
 8003908:	4618      	movlt	r0, r3
 800390a:	e7a6      	b.n	800385a <_printf_i+0x162>
 800390c:	2301      	movs	r3, #1
 800390e:	4632      	mov	r2, r6
 8003910:	4649      	mov	r1, r9
 8003912:	4640      	mov	r0, r8
 8003914:	47d0      	blx	sl
 8003916:	3001      	adds	r0, #1
 8003918:	d09d      	beq.n	8003856 <_printf_i+0x15e>
 800391a:	3501      	adds	r5, #1
 800391c:	68e3      	ldr	r3, [r4, #12]
 800391e:	9903      	ldr	r1, [sp, #12]
 8003920:	1a5b      	subs	r3, r3, r1
 8003922:	42ab      	cmp	r3, r5
 8003924:	dcf2      	bgt.n	800390c <_printf_i+0x214>
 8003926:	e7eb      	b.n	8003900 <_printf_i+0x208>
 8003928:	2500      	movs	r5, #0
 800392a:	f104 0619 	add.w	r6, r4, #25
 800392e:	e7f5      	b.n	800391c <_printf_i+0x224>
 8003930:	08003aa3 	.word	0x08003aa3
 8003934:	08003ab4 	.word	0x08003ab4

08003938 <memmove>:
 8003938:	4288      	cmp	r0, r1
 800393a:	b510      	push	{r4, lr}
 800393c:	eb01 0402 	add.w	r4, r1, r2
 8003940:	d902      	bls.n	8003948 <memmove+0x10>
 8003942:	4284      	cmp	r4, r0
 8003944:	4623      	mov	r3, r4
 8003946:	d807      	bhi.n	8003958 <memmove+0x20>
 8003948:	1e43      	subs	r3, r0, #1
 800394a:	42a1      	cmp	r1, r4
 800394c:	d008      	beq.n	8003960 <memmove+0x28>
 800394e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003952:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003956:	e7f8      	b.n	800394a <memmove+0x12>
 8003958:	4601      	mov	r1, r0
 800395a:	4402      	add	r2, r0
 800395c:	428a      	cmp	r2, r1
 800395e:	d100      	bne.n	8003962 <memmove+0x2a>
 8003960:	bd10      	pop	{r4, pc}
 8003962:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003966:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800396a:	e7f7      	b.n	800395c <memmove+0x24>

0800396c <_sbrk_r>:
 800396c:	b538      	push	{r3, r4, r5, lr}
 800396e:	2300      	movs	r3, #0
 8003970:	4d05      	ldr	r5, [pc, #20]	@ (8003988 <_sbrk_r+0x1c>)
 8003972:	4604      	mov	r4, r0
 8003974:	4608      	mov	r0, r1
 8003976:	602b      	str	r3, [r5, #0]
 8003978:	f7fd f900 	bl	8000b7c <_sbrk>
 800397c:	1c43      	adds	r3, r0, #1
 800397e:	d102      	bne.n	8003986 <_sbrk_r+0x1a>
 8003980:	682b      	ldr	r3, [r5, #0]
 8003982:	b103      	cbz	r3, 8003986 <_sbrk_r+0x1a>
 8003984:	6023      	str	r3, [r4, #0]
 8003986:	bd38      	pop	{r3, r4, r5, pc}
 8003988:	20000734 	.word	0x20000734

0800398c <memchr>:
 800398c:	4603      	mov	r3, r0
 800398e:	b510      	push	{r4, lr}
 8003990:	b2c9      	uxtb	r1, r1
 8003992:	4402      	add	r2, r0
 8003994:	4293      	cmp	r3, r2
 8003996:	4618      	mov	r0, r3
 8003998:	d101      	bne.n	800399e <memchr+0x12>
 800399a:	2000      	movs	r0, #0
 800399c:	e003      	b.n	80039a6 <memchr+0x1a>
 800399e:	7804      	ldrb	r4, [r0, #0]
 80039a0:	3301      	adds	r3, #1
 80039a2:	428c      	cmp	r4, r1
 80039a4:	d1f6      	bne.n	8003994 <memchr+0x8>
 80039a6:	bd10      	pop	{r4, pc}

080039a8 <memcpy>:
 80039a8:	440a      	add	r2, r1
 80039aa:	4291      	cmp	r1, r2
 80039ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80039b0:	d100      	bne.n	80039b4 <memcpy+0xc>
 80039b2:	4770      	bx	lr
 80039b4:	b510      	push	{r4, lr}
 80039b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80039ba:	4291      	cmp	r1, r2
 80039bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80039c0:	d1f9      	bne.n	80039b6 <memcpy+0xe>
 80039c2:	bd10      	pop	{r4, pc}

080039c4 <_realloc_r>:
 80039c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039c8:	4680      	mov	r8, r0
 80039ca:	4615      	mov	r5, r2
 80039cc:	460c      	mov	r4, r1
 80039ce:	b921      	cbnz	r1, 80039da <_realloc_r+0x16>
 80039d0:	4611      	mov	r1, r2
 80039d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80039d6:	f7ff bc39 	b.w	800324c <_malloc_r>
 80039da:	b92a      	cbnz	r2, 80039e8 <_realloc_r+0x24>
 80039dc:	f7ff fbcc 	bl	8003178 <_free_r>
 80039e0:	2400      	movs	r4, #0
 80039e2:	4620      	mov	r0, r4
 80039e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80039e8:	f000 f81a 	bl	8003a20 <_malloc_usable_size_r>
 80039ec:	4285      	cmp	r5, r0
 80039ee:	4606      	mov	r6, r0
 80039f0:	d802      	bhi.n	80039f8 <_realloc_r+0x34>
 80039f2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80039f6:	d8f4      	bhi.n	80039e2 <_realloc_r+0x1e>
 80039f8:	4629      	mov	r1, r5
 80039fa:	4640      	mov	r0, r8
 80039fc:	f7ff fc26 	bl	800324c <_malloc_r>
 8003a00:	4607      	mov	r7, r0
 8003a02:	2800      	cmp	r0, #0
 8003a04:	d0ec      	beq.n	80039e0 <_realloc_r+0x1c>
 8003a06:	42b5      	cmp	r5, r6
 8003a08:	462a      	mov	r2, r5
 8003a0a:	4621      	mov	r1, r4
 8003a0c:	bf28      	it	cs
 8003a0e:	4632      	movcs	r2, r6
 8003a10:	f7ff ffca 	bl	80039a8 <memcpy>
 8003a14:	4621      	mov	r1, r4
 8003a16:	4640      	mov	r0, r8
 8003a18:	f7ff fbae 	bl	8003178 <_free_r>
 8003a1c:	463c      	mov	r4, r7
 8003a1e:	e7e0      	b.n	80039e2 <_realloc_r+0x1e>

08003a20 <_malloc_usable_size_r>:
 8003a20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a24:	1f18      	subs	r0, r3, #4
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	bfbc      	itt	lt
 8003a2a:	580b      	ldrlt	r3, [r1, r0]
 8003a2c:	18c0      	addlt	r0, r0, r3
 8003a2e:	4770      	bx	lr

08003a30 <_init>:
 8003a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a32:	bf00      	nop
 8003a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a36:	bc08      	pop	{r3}
 8003a38:	469e      	mov	lr, r3
 8003a3a:	4770      	bx	lr

08003a3c <_fini>:
 8003a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a3e:	bf00      	nop
 8003a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a42:	bc08      	pop	{r3}
 8003a44:	469e      	mov	lr, r3
 8003a46:	4770      	bx	lr
