;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @-127, 100
	SPL 0, <-22
	SUB #10, 1
	SUB #10, 1
	SPL <0, <-22
	SUB #-92, @4
	SUB #-92, @4
	SUB #-92, @4
	SUB #-92, @4
	CMP -207, <-126
	JMZ 12, #110
	ADD @121, 106
	SUB #0, -0
	SUB #0, -0
	SUB 300, 90
	JMZ 12, #110
	JMZ 12, #110
	ADD 300, 90
	MOV -1, <-20
	ADD @130, 9
	SLT #921, 40
	SUB #0, -0
	MOV @-127, 100
	ADD #-92, @4
	SPL 0, <-22
	ADD #-92, @4
	JMP @12, #201
	ADD #-92, @4
	ADD #-92, @4
	SUB 300, 90
	CMP -207, <-126
	SUB 210, 400
	MOV -1, <-20
	SPL 0, <-22
	MOV @-127, 100
	JMN 0, <-22
	ADD 210, 60
	MOV -7, <-20
	DJN -1, @-20
	SUB 210, 400
	SPL 0, <-22
	SPL 0, <-22
	CMP -207, <-126
	SUB 210, 400
	MOV @-127, 100
	SUB 300, 90
