

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_32_4'
================================================================
* Date:           Sun Feb  1 18:45:40 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.667 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_4  |       17|       17|         3|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    484|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      73|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      73|    529|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_183_p2       |         +|   0|  0|  14|           7|           3|
    |add_ln35_1_fu_209_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln35_2_fu_273_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln35_3_fu_279_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln35_4_fu_343_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln35_5_fu_349_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln35_6_fu_413_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln35_7_fu_419_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln35_fu_204_p2       |         +|   0|  0|  31|          24|          24|
    |and_ln35_1_fu_307_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln35_2_fu_377_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln35_3_fu_447_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln35_fu_237_p2       |       and|   0|  0|   2|           1|           1|
    |select_ln35_1_fu_257_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln35_2_fu_319_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln35_3_fu_327_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln35_4_fu_389_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln35_5_fu_397_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln35_6_fu_459_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln35_7_fu_467_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln35_fu_249_p3    |    select|   0|  0|  24|           1|          23|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_1_fu_243_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln35_2_fu_301_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_3_fu_313_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln35_4_fu_371_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_5_fu_383_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln35_6_fu_441_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_7_fu_453_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln35_fu_231_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 484|         224|         405|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2     |   9|          2|    7|         14|
    |empty_fu_66              |   9|          2|   24|         48|
    |j_fu_70                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_1_load_reg_530                  |  24|   0|   24|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_fu_66                       |  24|   0|   24|          0|
    |j_fu_70                           |   7|   0|    7|          0|
    |tmp_reg_499                       |   1|   0|    1|          0|
    |zext_ln35_reg_503                 |  12|   0|   64|         52|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  73|   0|  125|         52|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_32_4|  return value|
|i_1              |   in|    8|     ap_none|                                  i_1|        scalar|
|A_1_address0     |  out|   12|   ap_memory|                                  A_1|         array|
|A_1_ce0          |  out|    1|   ap_memory|                                  A_1|         array|
|A_1_q0           |   in|   24|   ap_memory|                                  A_1|         array|
|A_1_20_address0  |  out|   12|   ap_memory|                               A_1_20|         array|
|A_1_20_ce0       |  out|    1|   ap_memory|                               A_1_20|         array|
|A_1_20_q0        |   in|   24|   ap_memory|                               A_1_20|         array|
|A_2_address0     |  out|   12|   ap_memory|                                  A_2|         array|
|A_2_ce0          |  out|    1|   ap_memory|                                  A_2|         array|
|A_2_q0           |   in|   24|   ap_memory|                                  A_2|         array|
|A_3_address0     |  out|   12|   ap_memory|                                  A_3|         array|
|A_3_ce0          |  out|    1|   ap_memory|                                  A_3|         array|
|A_3_q0           |   in|   24|   ap_memory|                                  A_3|         array|
|p_out            |  out|   24|      ap_vld|                                p_out|       pointer|
|p_out_ap_vld     |  out|    1|      ap_vld|                                p_out|       pointer|
+-----------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:32]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i_1"   --->   Operation 8 'read' 'i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln32 = store i7 0, i7 %j" [top.cpp:32]   --->   Operation 9 'store' 'store_ln32' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body23"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [top.cpp:32]   --->   Operation 12 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_2, i32 6" [top.cpp:32]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %tmp, void %for.body23.split, void %for.end30.exitStub" [top.cpp:32]   --->   Operation 14 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %j_2, i32 2, i32 5" [top.cpp:32]   --->   Operation 15 'partselect' 'lshr_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_151 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %i_1_read, i4 %lshr_ln1" [top.cpp:35]   --->   Operation 16 'bitconcatenate' 'tmp_151' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i12 %tmp_151" [top.cpp:35]   --->   Operation 17 'zext' 'zext_ln35' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln35" [top.cpp:35]   --->   Operation 18 'getelementptr' 'A_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.35ns)   --->   "%A_1_load = load i12 %A_1_addr" [top.cpp:35]   --->   Operation 19 'load' 'A_1_load' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 20 [1/1] (0.89ns)   --->   "%add_ln32 = add i7 %j_2, i7 4" [top.cpp:32]   --->   Operation 20 'add' 'add_ln32' <Predicate = (!tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln32 = store i7 %add_ln32, i7 %j" [top.cpp:32]   --->   Operation 21 'store' 'store_ln32' <Predicate = (!tmp)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%A_1_addr_43 = getelementptr i24 %A_1_20, i64 0, i64 %zext_ln35" [top.cpp:35]   --->   Operation 22 'getelementptr' 'A_1_addr_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln35" [top.cpp:35]   --->   Operation 23 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln35" [top.cpp:35]   --->   Operation 24 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_1_load = load i12 %A_1_addr" [top.cpp:35]   --->   Operation 25 'load' 'A_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 26 [2/2] (1.35ns)   --->   "%A_1_load_44 = load i12 %A_1_addr_43" [top.cpp:35]   --->   Operation 26 'load' 'A_1_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 27 [2/2] (1.35ns)   --->   "%A_2_load = load i12 %A_2_addr" [top.cpp:35]   --->   Operation 27 'load' 'A_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 28 [2/2] (1.35ns)   --->   "%A_3_load = load i12 %A_3_addr" [top.cpp:35]   --->   Operation 28 'load' 'A_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_load2 = load i24 %empty"   --->   Operation 82 'load' 'p_load2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load2"   --->   Operation 83 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 6.66>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:35]   --->   Operation 29 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:33]   --->   Operation 30 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [top.cpp:32]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [top.cpp:32]   --->   Operation 32 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i24 %p_load" [top.cpp:35]   --->   Operation 33 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i24 %A_1_load" [top.cpp:35]   --->   Operation 34 'sext' 'sext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.10ns)   --->   "%add_ln35 = add i24 %A_1_load, i24 %p_load" [top.cpp:35]   --->   Operation 35 'add' 'add_ln35' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.10ns)   --->   "%add_ln35_1 = add i25 %sext_ln35_1, i25 %sext_ln35" [top.cpp:35]   --->   Operation 36 'add' 'add_ln35_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln35_1, i32 24" [top.cpp:35]   --->   Operation 37 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln35, i32 23" [top.cpp:35]   --->   Operation 38 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_1)   --->   "%xor_ln35 = xor i1 %tmp_181, i1 1" [top.cpp:35]   --->   Operation 39 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_1)   --->   "%and_ln35 = and i1 %tmp_182, i1 %xor_ln35" [top.cpp:35]   --->   Operation 40 'and' 'and_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_1)   --->   "%xor_ln35_1 = xor i1 %tmp_181, i1 %tmp_182" [top.cpp:35]   --->   Operation 41 'xor' 'xor_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_1)   --->   "%select_ln35 = select i1 %and_ln35, i24 8388607, i24 8388608" [top.cpp:35]   --->   Operation 42 'select' 'select_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln35_1 = select i1 %xor_ln35_1, i24 %select_ln35, i24 %add_ln35" [top.cpp:35]   --->   Operation 43 'select' 'select_ln35_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i24 %select_ln35_1" [top.cpp:35]   --->   Operation 44 'sext' 'sext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_1_load_44 = load i12 %A_1_addr_43" [top.cpp:35]   --->   Operation 45 'load' 'A_1_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln35_3 = sext i24 %A_1_load_44" [top.cpp:35]   --->   Operation 46 'sext' 'sext_ln35_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.10ns)   --->   "%add_ln35_2 = add i24 %A_1_load_44, i24 %select_ln35_1" [top.cpp:35]   --->   Operation 47 'add' 'add_ln35_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.10ns)   --->   "%add_ln35_3 = add i25 %sext_ln35_2, i25 %sext_ln35_3" [top.cpp:35]   --->   Operation 48 'add' 'add_ln35_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln35_3, i32 24" [top.cpp:35]   --->   Operation 49 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln35_2, i32 23" [top.cpp:35]   --->   Operation 50 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_3)   --->   "%xor_ln35_2 = xor i1 %tmp_183, i1 1" [top.cpp:35]   --->   Operation 51 'xor' 'xor_ln35_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_3)   --->   "%and_ln35_1 = and i1 %tmp_184, i1 %xor_ln35_2" [top.cpp:35]   --->   Operation 52 'and' 'and_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_3)   --->   "%xor_ln35_3 = xor i1 %tmp_183, i1 %tmp_184" [top.cpp:35]   --->   Operation 53 'xor' 'xor_ln35_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_3)   --->   "%select_ln35_2 = select i1 %and_ln35_1, i24 8388607, i24 8388608" [top.cpp:35]   --->   Operation 54 'select' 'select_ln35_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln35_3 = select i1 %xor_ln35_3, i24 %select_ln35_2, i24 %add_ln35_2" [top.cpp:35]   --->   Operation 55 'select' 'select_ln35_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln35_4 = sext i24 %select_ln35_3" [top.cpp:35]   --->   Operation 56 'sext' 'sext_ln35_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_2_load = load i12 %A_2_addr" [top.cpp:35]   --->   Operation 57 'load' 'A_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln35_5 = sext i24 %A_2_load" [top.cpp:35]   --->   Operation 58 'sext' 'sext_ln35_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.10ns)   --->   "%add_ln35_4 = add i24 %A_2_load, i24 %select_ln35_3" [top.cpp:35]   --->   Operation 59 'add' 'add_ln35_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.10ns)   --->   "%add_ln35_5 = add i25 %sext_ln35_4, i25 %sext_ln35_5" [top.cpp:35]   --->   Operation 60 'add' 'add_ln35_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln35_5, i32 24" [top.cpp:35]   --->   Operation 61 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln35_4, i32 23" [top.cpp:35]   --->   Operation 62 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_5)   --->   "%xor_ln35_4 = xor i1 %tmp_185, i1 1" [top.cpp:35]   --->   Operation 63 'xor' 'xor_ln35_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_5)   --->   "%and_ln35_2 = and i1 %tmp_186, i1 %xor_ln35_4" [top.cpp:35]   --->   Operation 64 'and' 'and_ln35_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_5)   --->   "%xor_ln35_5 = xor i1 %tmp_185, i1 %tmp_186" [top.cpp:35]   --->   Operation 65 'xor' 'xor_ln35_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_5)   --->   "%select_ln35_4 = select i1 %and_ln35_2, i24 8388607, i24 8388608" [top.cpp:35]   --->   Operation 66 'select' 'select_ln35_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln35_5 = select i1 %xor_ln35_5, i24 %select_ln35_4, i24 %add_ln35_4" [top.cpp:35]   --->   Operation 67 'select' 'select_ln35_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln35_6 = sext i24 %select_ln35_5" [top.cpp:35]   --->   Operation 68 'sext' 'sext_ln35_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_3_load = load i12 %A_3_addr" [top.cpp:35]   --->   Operation 69 'load' 'A_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln35_7 = sext i24 %A_3_load" [top.cpp:35]   --->   Operation 70 'sext' 'sext_ln35_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.10ns)   --->   "%add_ln35_6 = add i24 %A_3_load, i24 %select_ln35_5" [top.cpp:35]   --->   Operation 71 'add' 'add_ln35_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.10ns)   --->   "%add_ln35_7 = add i25 %sext_ln35_6, i25 %sext_ln35_7" [top.cpp:35]   --->   Operation 72 'add' 'add_ln35_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln35_7, i32 24" [top.cpp:35]   --->   Operation 73 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln35_6, i32 23" [top.cpp:35]   --->   Operation 74 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_7)   --->   "%xor_ln35_6 = xor i1 %tmp_187, i1 1" [top.cpp:35]   --->   Operation 75 'xor' 'xor_ln35_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_7)   --->   "%and_ln35_3 = and i1 %tmp_188, i1 %xor_ln35_6" [top.cpp:35]   --->   Operation 76 'and' 'and_ln35_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_7)   --->   "%xor_ln35_7 = xor i1 %tmp_187, i1 %tmp_188" [top.cpp:35]   --->   Operation 77 'xor' 'xor_ln35_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_7)   --->   "%select_ln35_6 = select i1 %and_ln35_3, i24 8388607, i24 8388608" [top.cpp:35]   --->   Operation 78 'select' 'select_ln35_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln35_7 = select i1 %xor_ln35_7, i24 %select_ln35_6, i24 %add_ln35_6" [top.cpp:35]   --->   Operation 79 'select' 'select_ln35_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.48ns)   --->   "%store_ln35 = store i24 %select_ln35_7, i24 %empty" [top.cpp:35]   --->   Operation 80 'store' 'store_ln35' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body23" [top.cpp:32]   --->   Operation 81 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (alloca           ) [ 0111]
j                      (alloca           ) [ 0100]
i_1_read               (read             ) [ 0000]
store_ln32             (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
j_2                    (load             ) [ 0000]
tmp                    (bitselect        ) [ 0110]
br_ln32                (br               ) [ 0000]
lshr_ln1               (partselect       ) [ 0000]
tmp_151                (bitconcatenate   ) [ 0000]
zext_ln35              (zext             ) [ 0110]
A_1_addr               (getelementptr    ) [ 0110]
add_ln32               (add              ) [ 0000]
store_ln32             (store            ) [ 0000]
A_1_addr_43            (getelementptr    ) [ 0101]
A_2_addr               (getelementptr    ) [ 0101]
A_3_addr               (getelementptr    ) [ 0101]
A_1_load               (load             ) [ 0101]
p_load                 (load             ) [ 0000]
specpipeline_ln33      (specpipeline     ) [ 0000]
speclooptripcount_ln32 (speclooptripcount) [ 0000]
specloopname_ln32      (specloopname     ) [ 0000]
sext_ln35              (sext             ) [ 0000]
sext_ln35_1            (sext             ) [ 0000]
add_ln35               (add              ) [ 0000]
add_ln35_1             (add              ) [ 0000]
tmp_181                (bitselect        ) [ 0000]
tmp_182                (bitselect        ) [ 0000]
xor_ln35               (xor              ) [ 0000]
and_ln35               (and              ) [ 0000]
xor_ln35_1             (xor              ) [ 0000]
select_ln35            (select           ) [ 0000]
select_ln35_1          (select           ) [ 0000]
sext_ln35_2            (sext             ) [ 0000]
A_1_load_44            (load             ) [ 0000]
sext_ln35_3            (sext             ) [ 0000]
add_ln35_2             (add              ) [ 0000]
add_ln35_3             (add              ) [ 0000]
tmp_183                (bitselect        ) [ 0000]
tmp_184                (bitselect        ) [ 0000]
xor_ln35_2             (xor              ) [ 0000]
and_ln35_1             (and              ) [ 0000]
xor_ln35_3             (xor              ) [ 0000]
select_ln35_2          (select           ) [ 0000]
select_ln35_3          (select           ) [ 0000]
sext_ln35_4            (sext             ) [ 0000]
A_2_load               (load             ) [ 0000]
sext_ln35_5            (sext             ) [ 0000]
add_ln35_4             (add              ) [ 0000]
add_ln35_5             (add              ) [ 0000]
tmp_185                (bitselect        ) [ 0000]
tmp_186                (bitselect        ) [ 0000]
xor_ln35_4             (xor              ) [ 0000]
and_ln35_2             (and              ) [ 0000]
xor_ln35_5             (xor              ) [ 0000]
select_ln35_4          (select           ) [ 0000]
select_ln35_5          (select           ) [ 0000]
sext_ln35_6            (sext             ) [ 0000]
A_3_load               (load             ) [ 0000]
sext_ln35_7            (sext             ) [ 0000]
add_ln35_6             (add              ) [ 0000]
add_ln35_7             (add              ) [ 0000]
tmp_187                (bitselect        ) [ 0000]
tmp_188                (bitselect        ) [ 0000]
xor_ln35_6             (xor              ) [ 0000]
and_ln35_3             (and              ) [ 0000]
xor_ln35_7             (xor              ) [ 0000]
select_ln35_6          (select           ) [ 0000]
select_ln35_7          (select           ) [ 0000]
store_ln35             (store            ) [ 0000]
br_ln32                (br               ) [ 0000]
p_load2                (load             ) [ 0000]
write_ln0              (write            ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_1_20">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="empty_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_1_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_1_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln0_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="24" slack="0"/>
<pin id="83" dir="0" index="2" bw="24" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="A_1_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="24" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="12" slack="0"/>
<pin id="91" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="12" slack="0"/>
<pin id="96" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="A_1_addr_43_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="24" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="12" slack="1"/>
<pin id="104" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr_43/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="A_2_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="24" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="12" slack="1"/>
<pin id="111" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="A_3_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="24" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="12" slack="1"/>
<pin id="118" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_3_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="12" slack="0"/>
<pin id="123" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load_44/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="12" slack="0"/>
<pin id="129" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_2_load/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="12" slack="0"/>
<pin id="135" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_3_load/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln32_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="7" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="24" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="j_2_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="7" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="lshr_ln1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="7" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="0" index="3" bw="4" slack="0"/>
<pin id="165" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_151_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="12" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_151/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln35_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="12" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln32_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln32_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="7" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="24" slack="2"/>
<pin id="196" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sext_ln35_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="24" slack="0"/>
<pin id="199" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln35_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="24" slack="1"/>
<pin id="203" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_1/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln35_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="24" slack="1"/>
<pin id="206" dir="0" index="1" bw="24" slack="0"/>
<pin id="207" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln35_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="24" slack="0"/>
<pin id="211" dir="0" index="1" bw="24" slack="0"/>
<pin id="212" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_181_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="25" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_181/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_182_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="24" slack="0"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_182/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="xor_ln35_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="and_ln35_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="xor_ln35_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_1/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="select_ln35_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="24" slack="0"/>
<pin id="252" dir="0" index="2" bw="24" slack="0"/>
<pin id="253" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="select_ln35_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="24" slack="0"/>
<pin id="260" dir="0" index="2" bw="24" slack="0"/>
<pin id="261" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln35_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="24" slack="0"/>
<pin id="267" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_2/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln35_3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="24" slack="0"/>
<pin id="271" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_3/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln35_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="24" slack="0"/>
<pin id="275" dir="0" index="1" bw="24" slack="0"/>
<pin id="276" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln35_3_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="24" slack="0"/>
<pin id="281" dir="0" index="1" bw="24" slack="0"/>
<pin id="282" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_3/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_183_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="25" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_183/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_184_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="24" slack="0"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_184/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="xor_ln35_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_2/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="and_ln35_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_1/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="xor_ln35_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_3/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln35_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="24" slack="0"/>
<pin id="322" dir="0" index="2" bw="24" slack="0"/>
<pin id="323" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln35_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="24" slack="0"/>
<pin id="330" dir="0" index="2" bw="24" slack="0"/>
<pin id="331" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_3/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln35_4_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="24" slack="0"/>
<pin id="337" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_4/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sext_ln35_5_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="24" slack="0"/>
<pin id="341" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_5/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln35_4_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="24" slack="0"/>
<pin id="345" dir="0" index="1" bw="24" slack="0"/>
<pin id="346" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_4/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln35_5_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="24" slack="0"/>
<pin id="351" dir="0" index="1" bw="24" slack="0"/>
<pin id="352" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_5/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_185_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="25" slack="0"/>
<pin id="358" dir="0" index="2" bw="6" slack="0"/>
<pin id="359" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_185/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_186_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="24" slack="0"/>
<pin id="366" dir="0" index="2" bw="6" slack="0"/>
<pin id="367" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_186/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="xor_ln35_4_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_4/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="and_ln35_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_2/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="xor_ln35_5_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_5/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln35_4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="24" slack="0"/>
<pin id="392" dir="0" index="2" bw="24" slack="0"/>
<pin id="393" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_4/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln35_5_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="24" slack="0"/>
<pin id="400" dir="0" index="2" bw="24" slack="0"/>
<pin id="401" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_5/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="sext_ln35_6_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="24" slack="0"/>
<pin id="407" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_6/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sext_ln35_7_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="24" slack="0"/>
<pin id="411" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_7/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln35_6_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="24" slack="0"/>
<pin id="415" dir="0" index="1" bw="24" slack="0"/>
<pin id="416" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_6/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln35_7_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="24" slack="0"/>
<pin id="421" dir="0" index="1" bw="24" slack="0"/>
<pin id="422" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_7/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_187_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="25" slack="0"/>
<pin id="428" dir="0" index="2" bw="6" slack="0"/>
<pin id="429" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_187/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_188_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="24" slack="0"/>
<pin id="436" dir="0" index="2" bw="6" slack="0"/>
<pin id="437" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_188/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="xor_ln35_6_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_6/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="and_ln35_3_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_3/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="xor_ln35_7_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_7/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="select_ln35_6_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="24" slack="0"/>
<pin id="462" dir="0" index="2" bw="24" slack="0"/>
<pin id="463" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_6/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln35_7_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="24" slack="0"/>
<pin id="470" dir="0" index="2" bw="24" slack="0"/>
<pin id="471" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_7/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln35_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="24" slack="0"/>
<pin id="477" dir="0" index="1" bw="24" slack="2"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_load2_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="24" slack="1"/>
<pin id="482" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load2/2 "/>
</bind>
</comp>

<comp id="484" class="1005" name="empty_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="24" slack="0"/>
<pin id="486" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="492" class="1005" name="j_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="7" slack="0"/>
<pin id="494" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="503" class="1005" name="zext_ln35_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="1"/>
<pin id="505" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="510" class="1005" name="A_1_addr_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="12" slack="1"/>
<pin id="512" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="515" class="1005" name="A_1_addr_43_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="12" slack="1"/>
<pin id="517" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr_43 "/>
</bind>
</comp>

<comp id="520" class="1005" name="A_2_addr_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="12" slack="1"/>
<pin id="522" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_2_addr "/>
</bind>
</comp>

<comp id="525" class="1005" name="A_3_addr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="12" slack="1"/>
<pin id="527" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_3_addr "/>
</bind>
</comp>

<comp id="530" class="1005" name="A_1_load_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="24" slack="1"/>
<pin id="532" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="A_1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="64" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="100" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="107" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="114" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="149" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="149" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="74" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="160" pin="4"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="187"><net_src comp="149" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="194" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="201" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="197" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="50" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="209" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="52" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="228"><net_src comp="54" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="204" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="56" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="215" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="58" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="223" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="231" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="215" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="223" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="237" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="60" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="262"><net_src comp="243" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="249" pin="3"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="204" pin="2"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="121" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="121" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="257" pin="3"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="265" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="269" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="50" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="279" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="52" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="298"><net_src comp="54" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="273" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="56" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="305"><net_src comp="285" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="58" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="293" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="301" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="285" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="293" pin="3"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="307" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="60" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="62" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="332"><net_src comp="313" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="319" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="273" pin="2"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="127" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="127" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="327" pin="3"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="335" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="339" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="349" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="52" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="368"><net_src comp="54" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="343" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="56" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="355" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="58" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="363" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="355" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="363" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="377" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="60" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="62" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="383" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="389" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="343" pin="2"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="133" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="133" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="397" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="405" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="409" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="50" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="52" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="438"><net_src comp="54" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="413" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="56" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="445"><net_src comp="425" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="58" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="433" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="425" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="433" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="447" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="60" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="62" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="453" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="459" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="413" pin="2"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="467" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="480" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="487"><net_src comp="66" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="490"><net_src comp="484" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="491"><net_src comp="484" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="495"><net_src comp="70" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="502"><net_src comp="152" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="178" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="513"><net_src comp="87" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="518"><net_src comp="100" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="523"><net_src comp="107" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="528"><net_src comp="114" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="533"><net_src comp="94" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="204" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {2 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_32_4 : i_1 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_32_4 : A_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_32_4 : A_1_20 | {2 3 }
	Port: top_kernel_Pipeline_VITIS_LOOP_32_4 : A_2 | {2 3 }
	Port: top_kernel_Pipeline_VITIS_LOOP_32_4 : A_3 | {2 3 }
  - Chain level:
	State 1
		store_ln32 : 1
		store_ln0 : 1
		j_2 : 1
		tmp : 2
		br_ln32 : 3
		lshr_ln1 : 2
		tmp_151 : 3
		zext_ln35 : 4
		A_1_addr : 5
		A_1_load : 6
		add_ln32 : 2
		store_ln32 : 3
	State 2
		A_1_load_44 : 1
		A_2_load : 1
		A_3_load : 1
		write_ln0 : 1
	State 3
		sext_ln35 : 1
		add_ln35 : 1
		add_ln35_1 : 2
		tmp_181 : 3
		tmp_182 : 2
		xor_ln35 : 4
		and_ln35 : 4
		xor_ln35_1 : 4
		select_ln35 : 4
		select_ln35_1 : 5
		sext_ln35_2 : 6
		sext_ln35_3 : 1
		add_ln35_2 : 6
		add_ln35_3 : 7
		tmp_183 : 8
		tmp_184 : 7
		xor_ln35_2 : 9
		and_ln35_1 : 9
		xor_ln35_3 : 9
		select_ln35_2 : 9
		select_ln35_3 : 10
		sext_ln35_4 : 11
		sext_ln35_5 : 1
		add_ln35_4 : 11
		add_ln35_5 : 12
		tmp_185 : 13
		tmp_186 : 12
		xor_ln35_4 : 14
		and_ln35_2 : 14
		xor_ln35_5 : 14
		select_ln35_4 : 14
		select_ln35_5 : 15
		sext_ln35_6 : 16
		sext_ln35_7 : 1
		add_ln35_6 : 16
		add_ln35_7 : 17
		tmp_187 : 18
		tmp_188 : 17
		xor_ln35_6 : 19
		and_ln35_3 : 19
		xor_ln35_7 : 19
		select_ln35_6 : 19
		select_ln35_7 : 20
		store_ln35 : 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln32_fu_183    |    0    |    14   |
|          |    add_ln35_fu_204    |    0    |    31   |
|          |   add_ln35_1_fu_209   |    0    |    31   |
|          |   add_ln35_2_fu_273   |    0    |    31   |
|    add   |   add_ln35_3_fu_279   |    0    |    31   |
|          |   add_ln35_4_fu_343   |    0    |    31   |
|          |   add_ln35_5_fu_349   |    0    |    31   |
|          |   add_ln35_6_fu_413   |    0    |    31   |
|          |   add_ln35_7_fu_419   |    0    |    31   |
|----------|-----------------------|---------|---------|
|          |   select_ln35_fu_249  |    0    |    24   |
|          |  select_ln35_1_fu_257 |    0    |    24   |
|          |  select_ln35_2_fu_319 |    0    |    24   |
|  select  |  select_ln35_3_fu_327 |    0    |    24   |
|          |  select_ln35_4_fu_389 |    0    |    24   |
|          |  select_ln35_5_fu_397 |    0    |    24   |
|          |  select_ln35_6_fu_459 |    0    |    24   |
|          |  select_ln35_7_fu_467 |    0    |    24   |
|----------|-----------------------|---------|---------|
|          |    xor_ln35_fu_231    |    0    |    2    |
|          |   xor_ln35_1_fu_243   |    0    |    2    |
|          |   xor_ln35_2_fu_301   |    0    |    2    |
|    xor   |   xor_ln35_3_fu_313   |    0    |    2    |
|          |   xor_ln35_4_fu_371   |    0    |    2    |
|          |   xor_ln35_5_fu_383   |    0    |    2    |
|          |   xor_ln35_6_fu_441   |    0    |    2    |
|          |   xor_ln35_7_fu_453   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    and_ln35_fu_237    |    0    |    2    |
|    and   |   and_ln35_1_fu_307   |    0    |    2    |
|          |   and_ln35_2_fu_377   |    0    |    2    |
|          |   and_ln35_3_fu_447   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |  i_1_read_read_fu_74  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_80 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_152      |    0    |    0    |
|          |     tmp_181_fu_215    |    0    |    0    |
|          |     tmp_182_fu_223    |    0    |    0    |
|          |     tmp_183_fu_285    |    0    |    0    |
| bitselect|     tmp_184_fu_293    |    0    |    0    |
|          |     tmp_185_fu_355    |    0    |    0    |
|          |     tmp_186_fu_363    |    0    |    0    |
|          |     tmp_187_fu_425    |    0    |    0    |
|          |     tmp_188_fu_433    |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|    lshr_ln1_fu_160    |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     tmp_151_fu_170    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln35_fu_178   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    sext_ln35_fu_197   |    0    |    0    |
|          |   sext_ln35_1_fu_201  |    0    |    0    |
|          |   sext_ln35_2_fu_265  |    0    |    0    |
|   sext   |   sext_ln35_3_fu_269  |    0    |    0    |
|          |   sext_ln35_4_fu_335  |    0    |    0    |
|          |   sext_ln35_5_fu_339  |    0    |    0    |
|          |   sext_ln35_6_fu_405  |    0    |    0    |
|          |   sext_ln35_7_fu_409  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   478   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|A_1_addr_43_reg_515|   12   |
|  A_1_addr_reg_510 |   12   |
|  A_1_load_reg_530 |   24   |
|  A_2_addr_reg_520 |   12   |
|  A_3_addr_reg_525 |   12   |
|   empty_reg_484   |   24   |
|     j_reg_492     |    7   |
|    tmp_reg_499    |    1   |
| zext_ln35_reg_503 |   64   |
+-------------------+--------+
|       Total       |   168  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_94 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_121 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_127 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_133 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   96   ||  1.956  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   478  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   36   |
|  Register |    -   |   168  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   168  |   514  |
+-----------+--------+--------+--------+
