Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Feb  6 21:29:05 2023
| Host         : x1g9 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file ntt_memory_wrapper_timing_summary_routed.rpt -pb ntt_memory_wrapper_timing_summary_routed.pb -rpx ntt_memory_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ntt_memory_wrapper
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 195 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 153 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.358        0.000                      0                20214        0.023        0.000                      0                20214        2.553        0.000                       0                 14122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.358        0.000                      0                20214        0.023        0.000                      0                20214        2.553        0.000                       0                 14122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.467ns (15.363%)  route 2.573ns (84.637%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 10.861 - 6.667 ) 
    Source Clock Delay      (SCD):    4.676ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.604     4.676    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X92Y142        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDRE (Prop_fdre_C_Q)         0.308     4.984 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]/Q
                         net (fo=12, routed)          0.766     5.749    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]
    SLICE_X93Y141        LUT6 (Prop_lut6_I1_O)        0.053     5.802 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/brom_out_reg_0_i_20/O
                         net (fo=3, routed)           0.151     5.954    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[2].MUL_reg[2]_0
    SLICE_X93Y141        LUT3 (Prop_lut3_I1_O)        0.053     6.007 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__5/O
                         net (fo=66, routed)          0.704     6.710    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/counter_reg_4_sn_1
    SLICE_X96Y145        LUT6 (Prop_lut6_I2_O)        0.053     6.763 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]_i_13__4/O
                         net (fo=3, routed)           0.952     7.715    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/BTF_IN[2]_367[51]
    DSP48_X7Y64          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.357    10.861    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X7Y64          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/CLK
                         clock pessimism              0.244    11.106    
                         clock uncertainty           -0.035    11.071    
    DSP48_X7Y64          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -2.997     8.074    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]
  -------------------------------------------------------------------
                         required time                          8.074    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.467ns (15.586%)  route 2.529ns (84.414%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 10.861 - 6.667 ) 
    Source Clock Delay      (SCD):    4.676ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.604     4.676    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X92Y142        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDRE (Prop_fdre_C_Q)         0.308     4.984 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]/Q
                         net (fo=12, routed)          0.766     5.749    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]
    SLICE_X93Y141        LUT6 (Prop_lut6_I1_O)        0.053     5.802 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/brom_out_reg_0_i_20/O
                         net (fo=3, routed)           0.151     5.954    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[2].MUL_reg[2]_0
    SLICE_X93Y141        LUT3 (Prop_lut3_I1_O)        0.053     6.007 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__5/O
                         net (fo=66, routed)          0.623     6.629    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/counter_reg_4_sn_1
    SLICE_X97Y145        LUT6 (Prop_lut6_I2_O)        0.053     6.682 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]_i_9__4/O
                         net (fo=3, routed)           0.990     7.672    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/BTF_IN[2]_367[55]
    DSP48_X7Y64          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.357    10.861    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X7Y64          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/CLK
                         clock pessimism              0.244    11.106    
                         clock uncertainty           -0.035    11.071    
    DSP48_X7Y64          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -2.997     8.074    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]
  -------------------------------------------------------------------
                         required time                          8.074    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.467ns (15.725%)  route 2.503ns (84.275%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 10.861 - 6.667 ) 
    Source Clock Delay      (SCD):    4.676ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.604     4.676    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X92Y142        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDRE (Prop_fdre_C_Q)         0.308     4.984 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]/Q
                         net (fo=12, routed)          0.766     5.749    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]
    SLICE_X93Y141        LUT6 (Prop_lut6_I1_O)        0.053     5.802 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/brom_out_reg_0_i_20/O
                         net (fo=3, routed)           0.151     5.954    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[2].MUL_reg[2]_0
    SLICE_X93Y141        LUT3 (Prop_lut3_I1_O)        0.053     6.007 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__5/O
                         net (fo=66, routed)          0.709     6.715    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/counter_reg_4_sn_1
    SLICE_X93Y147        LUT6 (Prop_lut6_I2_O)        0.053     6.768 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]_i_5__4/O
                         net (fo=3, routed)           0.877     7.645    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/BTF_IN[2]_367[59]
    DSP48_X7Y64          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.357    10.861    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X7Y64          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/CLK
                         clock pessimism              0.244    11.106    
                         clock uncertainty           -0.035    11.071    
    DSP48_X7Y64          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -2.997     8.074    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]
  -------------------------------------------------------------------
                         required time                          8.074    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.801ns (26.865%)  route 2.181ns (73.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 11.065 - 6.667 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.696     4.767    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y43         RAMB36E1                                     r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y43         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                      0.748     5.515 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DOBDO[23]
                         net (fo=3, routed)           0.822     6.337    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/FIFO_OUT_0[23]
    SLICE_X4Y222         LUT5 (Prop_lut5_I2_O)        0.053     6.390 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/genblk3[0].genblk1[0].MUL_reg[0]_i_18/O
                         net (fo=4, routed)           1.358     7.749    NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/in_a[23]
    DSP48_X1Y94          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.561    11.065    NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X1Y94          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]/CLK
                         clock pessimism              0.323    11.389    
                         clock uncertainty           -0.035    11.354    
    DSP48_X1Y94          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.154     8.200    NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.467ns (15.985%)  route 2.454ns (84.015%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 10.861 - 6.667 ) 
    Source Clock Delay      (SCD):    4.676ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.604     4.676    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X92Y142        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDRE (Prop_fdre_C_Q)         0.308     4.984 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]/Q
                         net (fo=12, routed)          0.766     5.749    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]
    SLICE_X93Y141        LUT6 (Prop_lut6_I1_O)        0.053     5.802 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/brom_out_reg_0_i_20/O
                         net (fo=3, routed)           0.151     5.954    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[2].MUL_reg[2]_0
    SLICE_X93Y141        LUT3 (Prop_lut3_I1_O)        0.053     6.007 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__5/O
                         net (fo=66, routed)          0.700     6.706    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/counter_reg_4_sn_1
    SLICE_X99Y148        LUT6 (Prop_lut6_I2_O)        0.053     6.759 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]_i_4__4/O
                         net (fo=3, routed)           0.838     7.597    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/BTF_IN[2]_367[60]
    DSP48_X7Y64          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.357    10.861    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X7Y64          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/CLK
                         clock pessimism              0.244    11.106    
                         clock uncertainty           -0.035    11.071    
    DSP48_X7Y64          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -2.997     8.074    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]
  -------------------------------------------------------------------
                         required time                          8.074    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.424ns (14.461%)  route 2.508ns (85.539%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 11.067 - 6.667 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.601     4.673    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X38Y178        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y178        FDRE (Prop_fdre_C_Q)         0.308     4.981 r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/counter_reg[11]/Q
                         net (fo=2, routed)           0.812     5.793    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/counter_reg[5]
    SLICE_X42Y178        LUT6 (Prop_lut6_I0_O)        0.053     5.846 r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42/O
                         net (fo=64, routed)          0.937     6.783    NTT_MDC_WRAPPER/genblk2[5].TW_ROM/genblk3[0].genblk1[2].MUL_reg[2]
    SLICE_X43Y173        LUT2 (Prop_lut2_I1_O)        0.063     6.846 r  NTT_MDC_WRAPPER/genblk2[5].TW_ROM/genblk3[1].genblk1[0].MUL_reg[3]_i_7__3/O
                         net (fo=3, routed)           0.759     7.605    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/in_b[27]
    DSP48_X1Y70          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.563    11.067    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X1Y70          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/CLK
                         clock pessimism              0.316    11.384    
                         clock uncertainty           -0.035    11.349    
    DSP48_X1Y70          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.266     8.083    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]
  -------------------------------------------------------------------
                         required time                          8.083    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.467ns (16.046%)  route 2.443ns (83.954%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 10.861 - 6.667 ) 
    Source Clock Delay      (SCD):    4.676ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.604     4.676    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X92Y142        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDRE (Prop_fdre_C_Q)         0.308     4.984 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]/Q
                         net (fo=12, routed)          0.766     5.749    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]
    SLICE_X93Y141        LUT6 (Prop_lut6_I1_O)        0.053     5.802 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/brom_out_reg_0_i_20/O
                         net (fo=3, routed)           0.151     5.954    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[2].MUL_reg[2]_0
    SLICE_X93Y141        LUT3 (Prop_lut3_I1_O)        0.053     6.007 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__5/O
                         net (fo=66, routed)          0.696     6.702    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/counter_reg_4_sn_1
    SLICE_X98Y145        LUT6 (Prop_lut6_I2_O)        0.053     6.755 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]_i_11__4/O
                         net (fo=3, routed)           0.831     7.586    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/BTF_IN[2]_367[53]
    DSP48_X7Y64          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.357    10.861    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X7Y64          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/CLK
                         clock pessimism              0.244    11.106    
                         clock uncertainty           -0.035    11.071    
    DSP48_X7Y64          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -2.997     8.074    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]
  -------------------------------------------------------------------
                         required time                          8.074    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.467ns (16.098%)  route 2.434ns (83.902%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 10.861 - 6.667 ) 
    Source Clock Delay      (SCD):    4.676ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.604     4.676    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X92Y142        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDRE (Prop_fdre_C_Q)         0.308     4.984 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]/Q
                         net (fo=12, routed)          0.766     5.749    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/counter_reg[8]
    SLICE_X93Y141        LUT6 (Prop_lut6_I1_O)        0.053     5.802 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/brom_out_reg_0_i_20/O
                         net (fo=3, routed)           0.151     5.954    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[2].MUL_reg[2]_0
    SLICE_X93Y141        LUT3 (Prop_lut3_I1_O)        0.053     6.007 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__5/O
                         net (fo=66, routed)          0.617     6.623    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/counter_reg_4_sn_1
    SLICE_X96Y148        LUT6 (Prop_lut6_I2_O)        0.053     6.676 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]_i_1__4/O
                         net (fo=3, routed)           0.900     7.577    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/BTF_IN[2]_367[63]
    DSP48_X7Y64          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.357    10.861    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X7Y64          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/CLK
                         clock pessimism              0.244    11.106    
                         clock uncertainty           -0.035    11.071    
    DSP48_X7Y64          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -2.997     8.074    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]
  -------------------------------------------------------------------
                         required time                          8.074    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/brom_out_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 4.220ns (68.637%)  route 1.928ns (31.363%))
  Logic Levels:           22  (CARRY4=20 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 11.259 - 6.667 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.886     4.957    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/clk_IBUF_BUFG
    RAMB18_X0Y50         RAMB18E1                                     r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/brom_out_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.080     7.037 f  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/brom_out_reg_0/DOBDO[11]
                         net (fo=3, routed)           0.929     7.966    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_tw[29]
    SLICE_X12Y128        LUT3 (Prop_lut3_I0_O)        0.053     8.019 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out3_carry__1_i_3__5/O
                         net (fo=1, routed)           0.000     8.019    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8_n_16
    SLICE_X12Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.329 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.329    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out3_carry__1_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.389 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.389    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out3_carry__2_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.449 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.449    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out3_carry__3_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.542 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out3_carry__4/CO[1]
                         net (fo=128, routed)         0.849     9.391    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out3_carry__4_n_2
    SLICE_X15Y122        LUT2 (Prop_lut2_I0_O)        0.153     9.544 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out[3]_i_2__6/O
                         net (fo=1, routed)           0.143     9.687    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[3]
    SLICE_X14Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359    10.046 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[3]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.046    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[3]_i_1__6_n_0
    SLICE_X14Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.106 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[7]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.106    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[7]_i_1__6_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.166 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.008    10.173    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[11]_i_1__6_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.233 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[15]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.233    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[15]_i_1__6_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.293 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[19]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.293    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[19]_i_1__6_n_0
    SLICE_X14Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.353 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[23]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.353    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[23]_i_1__6_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.413 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[27]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.413    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[27]_i_1__6_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.473 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[31]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.473    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[31]_i_1__6_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.533 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[35]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.533    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[35]_i_1__6_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.593 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[39]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.593    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[39]_i_1__6_n_0
    SLICE_X14Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.653 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[43]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.653    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[43]_i_1__6_n_0
    SLICE_X14Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.713 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[47]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.713    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[47]_i_1__6_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.773 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[51]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.773    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[51]_i_1__6_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.833 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[55]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.833    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[55]_i_1__6_n_0
    SLICE_X14Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.893 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[59]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.893    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[59]_i_1__6_n_0
    SLICE_X14Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.105 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/data_out_reg[63]_i_1__6/O[1]
                         net (fo=1, routed)           0.000    11.105    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8_n_24
    SLICE_X14Y137        FDRE                                         r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.755    11.259    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/clk_IBUF_BUFG
    SLICE_X14Y137        FDRE                                         r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out_reg[61]/C
                         clock pessimism              0.318    11.578    
                         clock uncertainty           -0.035    11.542    
    SLICE_X14Y137        FDRE (Setup_fdre_C_D)        0.084    11.626    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out_reg[61]
  -------------------------------------------------------------------
                         required time                         11.626    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.801ns (27.646%)  route 2.096ns (72.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 11.059 - 6.667 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.703     4.774    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y41         RAMB36E1                                     r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y41         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[11])
                                                      0.748     5.522 r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[11]
                         net (fo=3, routed)           1.051     6.573    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/gen_wr_a.gen_word_narrow.mem_reg[43]
    SLICE_X20Y208        LUT5 (Prop_lut5_I2_O)        0.053     6.626 r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/genblk3[0].genblk1[1].MUL_reg[1]_i_5__0/O
                         net (fo=4, routed)           1.045     7.671    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/in_a[43]
    DSP48_X2Y85          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       1.555    11.059    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X2Y85          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]/CLK
                         clock pessimism              0.323    11.383    
                         clock uncertainty           -0.035    11.348    
    DSP48_X2Y85          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -3.154     8.194    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]
  -------------------------------------------------------------------
                         required time                          8.194    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  0.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.174ns (56.359%)  route 0.135ns (43.641%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.679     1.747    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    SLICE_X31Y199        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y199        FDRE (Prop_fdre_C_Q)         0.100     1.847 r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[35]/Q
                         net (fo=1, routed)           0.135     1.982    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t2_reg[31]_0[35]
    SLICE_X30Y200        LUT2 (Prop_lut2_I1_O)        0.028     2.010 r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t1[3]_i_2__1/O
                         net (fo=1, routed)           0.000     2.010    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/t1_reg[3][3]
    SLICE_X30Y200        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.056 r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/t1_reg[3]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.056    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t1_reg[32]_0[3]
    SLICE_X30Y200        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.873     2.180    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/clk_IBUF_BUFG
    SLICE_X30Y200        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t1_reg[3]/C
                         clock pessimism             -0.238     1.941    
    SLICE_X30Y200        FDRE (Hold_fdre_C_D)         0.092     2.033    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/ab_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.150ns (41.874%)  route 0.208ns (58.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.693     1.761    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/clk_IBUF_BUFG
    SLICE_X14Y203        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/ab_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y203        FDRE (Prop_fdre_C_Q)         0.118     1.879 r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/ab_reg[2]/Q
                         net (fo=3, routed)           0.208     2.087    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/ab_reg_n_0_[2]
    SLICE_X10Y199        LUT3 (Prop_lut3_I0_O)        0.032     2.119 r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/c[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.119    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/c[2]_i_1__0_n_0
    SLICE_X10Y199        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.912     2.219    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/clk_IBUF_BUFG
    SLICE_X10Y199        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/c_reg[2]/C
                         clock pessimism             -0.238     1.980    
    SLICE_X10Y199        FDRE (Hold_fdre_C_D)         0.096     2.076    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[63]__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.195ns (57.507%)  route 0.144ns (42.493%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.666     1.734    NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X24Y200        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y200        FDRE (Prop_fdre_C_Q)         0.118     1.852 r  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[64]/Q
                         net (fo=64, routed)          0.144     1.996    NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg_n_0_[64]
    SLICE_X23Y199        LUT3 (Prop_lut3_I2_O)        0.028     2.024 r  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_pq_carry__14_i_1__2/O
                         net (fo=1, routed)           0.000     2.024    NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_pq_carry__14_i_1__2_n_0
    SLICE_X23Y199        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.073 r  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_pq_carry__14/O[3]
                         net (fo=1, routed)           0.000     2.073    NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c0[63]
    SLICE_X23Y199        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[63]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.884     2.191    NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X23Y199        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[63]__0/C
                         clock pessimism             -0.238     1.952    
    SLICE_X23Y199        FDRE (Hold_fdre_C_D)         0.071     2.023    NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[63]__0
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[62]__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.197ns (57.756%)  route 0.144ns (42.244%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.666     1.734    NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X24Y200        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y200        FDRE (Prop_fdre_C_Q)         0.118     1.852 r  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[64]/Q
                         net (fo=64, routed)          0.144     1.996    NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg_n_0_[64]
    SLICE_X23Y199        LUT3 (Prop_lut3_I2_O)        0.028     2.024 r  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_pq_carry__14_i_2__2/O
                         net (fo=1, routed)           0.000     2.024    NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_pq_carry__14_i_2__2_n_0
    SLICE_X23Y199        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.075 r  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_pq_carry__14/O[2]
                         net (fo=1, routed)           0.000     2.075    NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c0[62]
    SLICE_X23Y199        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[62]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.884     2.191    NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X23Y199        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[62]__0/C
                         clock pessimism             -0.238     1.952    
    SLICE_X23Y199        FDRE (Hold_fdre_C_D)         0.071     2.023    NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[62]__0
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][38]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.218ns (52.753%)  route 0.195ns (47.247%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.680     1.748    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/clk_IBUF_BUFG
    SLICE_X26Y152        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][38]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y152        FDRE (Prop_fdre_C_Q)         0.107     1.855 r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][38]__0/Q
                         net (fo=4, routed)           0.195     2.050    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/a[38]
    SLICE_X24Y148        LUT2 (Prop_lut2_I0_O)        0.064     2.114 r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/ab0_carry__8_i_2__5/O
                         net (fo=1, routed)           0.000     2.114    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[39]_0[2]
    SLICE_X24Y148        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.161 r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab0_carry__8/O[2]
                         net (fo=1, routed)           0.000     2.161    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab0[38]
    SLICE_X24Y148        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.954     2.261    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X24Y148        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[38]/C
                         clock pessimism             -0.246     2.014    
    SLICE_X24Y148        FDRE (Hold_fdre_C_D)         0.092     2.106    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][28]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.221ns (52.692%)  route 0.198ns (47.308%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.680     1.748    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/clk_IBUF_BUFG
    SLICE_X26Y151        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][28]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDRE (Prop_fdre_C_Q)         0.107     1.855 r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][28]__0/Q
                         net (fo=4, routed)           0.198     2.054    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/a[28]
    SLICE_X24Y146        LUT2 (Prop_lut2_I0_O)        0.064     2.118 r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/ab0_carry__6_i_4__5/O
                         net (fo=1, routed)           0.000     2.118    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[31]_0[0]
    SLICE_X24Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.168 r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.168    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab0[28]
    SLICE_X24Y146        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.953     2.260    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X24Y146        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[28]/C
                         clock pessimism             -0.246     2.013    
    SLICE_X24Y146        FDRE (Hold_fdre_C_D)         0.092     2.105    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[52]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[30].shift_array_reg[31][52]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.675%)  route 0.152ns (60.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.666     1.734    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X21Y204        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[52]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y204        FDRE (Prop_fdre_C_Q)         0.100     1.834 r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[52]__0/Q
                         net (fo=1, routed)           0.152     1.986    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[62].shift_array_reg[63][52]_srl32_0
    SLICE_X22Y204        SRLC32E                                      r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[30].shift_array_reg[31][52]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.874     2.181    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/FIFO_0/clk_IBUF_BUFG
    SLICE_X22Y204        SRLC32E                                      r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[30].shift_array_reg[31][52]_srl32/CLK
                         clock pessimism             -0.411     1.769    
    SLICE_X22Y204        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.923    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[30].shift_array_reg[31][52]_srl32
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[30].shift_array_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.427%)  route 0.154ns (60.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.680     1.748    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X21Y193        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y193        FDRE (Prop_fdre_C_Q)         0.100     1.848 r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[9]__0/Q
                         net (fo=1, routed)           0.154     2.002    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[62].shift_array_reg[63][9]_srl32_0
    SLICE_X22Y193        SRLC32E                                      r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[30].shift_array_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.883     2.190    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/FIFO_0/clk_IBUF_BUFG
    SLICE_X22Y193        SRLC32E                                      r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[30].shift_array_reg[31][9]_srl32/CLK
                         clock pessimism             -0.406     1.783    
    SLICE_X22Y193        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.937    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[30].shift_array_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[32]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[30].shift_array_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.401%)  route 0.154ns (60.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.681     1.749    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X21Y199        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[32]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y199        FDRE (Prop_fdre_C_Q)         0.100     1.849 r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[32]__0/Q
                         net (fo=1, routed)           0.154     2.003    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[62].shift_array_reg[63][32]_srl32_0
    SLICE_X22Y199        SRLC32E                                      r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[30].shift_array_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.884     2.191    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/FIFO_0/clk_IBUF_BUFG
    SLICE_X22Y199        SRLC32E                                      r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[30].shift_array_reg[31][32]_srl32/CLK
                         clock pessimism             -0.406     1.784    
    SLICE_X22Y199        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.938    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[30].shift_array_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][51]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.192ns (42.664%)  route 0.258ns (57.336%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.558     1.626    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/clk_IBUF_BUFG
    SLICE_X78Y150        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][51]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y150        FDRE (Prop_fdre_C_Q)         0.118     1.744 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][51]__0/Q
                         net (fo=4, routed)           0.258     2.002    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/a[51]
    SLICE_X70Y149        LUT2 (Prop_lut2_I0_O)        0.028     2.030 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/ab0_carry__11_i_1__8/O
                         net (fo=1, routed)           0.000     2.030    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[51]_0[3]
    SLICE_X70Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.076 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab0_carry__11/O[3]
                         net (fo=1, routed)           0.000     2.076    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab0[51]
    SLICE_X70Y149        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14121, routed)       0.859     2.166    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X70Y149        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[51]/C
                         clock pessimism             -0.246     1.919    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.092     2.011    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X1Y43   NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB36_X1Y43   NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X1Y42   NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst__0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB36_X1Y42   NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst__0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X0Y41   NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB36_X0Y41   NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X0Y40   NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst__0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB36_X0Y40   NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst__0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X0Y43   NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X0Y44   NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X34Y139  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X34Y139  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X34Y139  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X34Y139  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X34Y139  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][20]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X34Y139  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][21]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X34Y139  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][22]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X34Y139  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][23]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X34Y141  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][24]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X34Y141  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][25]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X42Y240  DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X26Y150  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X26Y150  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X26Y150  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X26Y150  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X26Y150  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X26Y150  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X22Y150  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X22Y150  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X22Y150  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][18]_srl4/CLK



