<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>TargetPassConfig.h source code [llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::IdentifyingPassPtr,llvm::TargetPassConfig "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='TargetPassConfig.h.html'>TargetPassConfig.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- TargetPassConfig.h - Code Generation pass options --------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// Target-Independent Code Generator Pass Configuration Options pass.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_TARGETPASSCONFIG_H">LLVM_CODEGEN_TARGETPASSCONFIG_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_TARGETPASSCONFIG_H" data-ref="_M/LLVM_CODEGEN_TARGETPASSCONFIG_H">LLVM_CODEGEN_TARGETPASSCONFIG_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="../Target/TargetMachine.h.html#llvm::LLVMTargetMachine" title='llvm::LLVMTargetMachine' data-ref="llvm::LLVMTargetMachine" id="llvm::LLVMTargetMachine">LLVMTargetMachine</a>;</td></tr>
<tr><th id="24">24</th><td><b>struct</b> <dfn class="type" id="llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</dfn>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <dfn class="type" id="llvm::PassConfigImpl" title='llvm::PassConfigImpl' data-ref="llvm::PassConfigImpl">PassConfigImpl</dfn>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <dfn class="type" id="llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</dfn>;</td></tr>
<tr><th id="27">27</th><td><b>class</b> <dfn class="type" id="llvm::CSEConfigBase" title='llvm::CSEConfigBase' data-ref="llvm::CSEConfigBase">CSEConfigBase</dfn>;</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i>// The old pass manager infrastructure is hidden in a legacy namespace now.</i></td></tr>
<tr><th id="30">30</th><td><b>namespace</b> <span class="namespace">legacy</span> {</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="../IR/LegacyPassManager.h.html#llvm::legacy::PassManagerBase" title='llvm::legacy::PassManagerBase' data-ref="llvm::legacy::PassManagerBase" id="llvm::legacy::PassManagerBase">PassManagerBase</a>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>} <i>// end namespace legacy</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><b>using</b> <span class="namespace">legacy::</span>PassManagerBase;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i class="doc">/// Discriminated union of Pass ID types.</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">///</i></td></tr>
<tr><th id="40">40</th><td><i class="doc">/// The PassConfig API prefers dealing with IDs because they are safer and more</i></td></tr>
<tr><th id="41">41</th><td><i class="doc">/// efficient. IDs decouple configuration from instantiation. This way, when a</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">/// pass is overriden, it isn't unnecessarily instantiated. It is also unsafe to</i></td></tr>
<tr><th id="43">43</th><td><i class="doc">/// refer to a Pass pointer after adding it to a pass manager, which deletes</i></td></tr>
<tr><th id="44">44</th><td><i class="doc">/// redundant pass instances.</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">///</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">/// However, it is convient to directly instantiate target passes with</i></td></tr>
<tr><th id="47">47</th><td><i class="doc">/// non-default ctors. These often don't have a registered PassInfo. Rather than</i></td></tr>
<tr><th id="48">48</th><td><i class="doc">/// force all target passes to implement the pass registry boilerplate, allow</i></td></tr>
<tr><th id="49">49</th><td><i class="doc">/// the PassConfig API to handle either type.</i></td></tr>
<tr><th id="50">50</th><td><i class="doc">///</i></td></tr>
<tr><th id="51">51</th><td><i class="doc">/// AnalysisID is sadly char*, so PointerIntPair won't work.</i></td></tr>
<tr><th id="52">52</th><td><b>class</b> <dfn class="type def" id="llvm::IdentifyingPassPtr" title='llvm::IdentifyingPassPtr' data-ref="llvm::IdentifyingPassPtr">IdentifyingPassPtr</dfn> {</td></tr>
<tr><th id="53">53</th><td>  <b>union</b> {</td></tr>
<tr><th id="54">54</th><td>    <a class="typedef" href="../Pass.h.html#llvm::AnalysisID" title='llvm::AnalysisID' data-type='const void *' data-ref="llvm::AnalysisID">AnalysisID</a> <dfn class="decl" id="llvm::IdentifyingPassPtr::(anonymous)::ID" title='llvm::IdentifyingPassPtr::(anonymous union)::ID' data-ref="llvm::IdentifyingPassPtr::(anonymous)::ID">ID</dfn>;</td></tr>
<tr><th id="55">55</th><td>    <a class="type" href="../Pass.h.html#llvm::Pass" title='llvm::Pass' data-ref="llvm::Pass">Pass</a> *<dfn class="decl" id="llvm::IdentifyingPassPtr::(anonymous)::P" title='llvm::IdentifyingPassPtr::(anonymous union)::P' data-ref="llvm::IdentifyingPassPtr::(anonymous)::P">P</dfn>;</td></tr>
<tr><th id="56">56</th><td>  };</td></tr>
<tr><th id="57">57</th><td>  <em>bool</em> <dfn class="decl" id="llvm::IdentifyingPassPtr::IsInstance" title='llvm::IdentifyingPassPtr::IsInstance' data-ref="llvm::IdentifyingPassPtr::IsInstance">IsInstance</dfn> = <b>false</b>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><b>public</b>:</td></tr>
<tr><th id="60">60</th><td>  <dfn class="decl def" id="_ZN4llvm18IdentifyingPassPtrC1Ev" title='llvm::IdentifyingPassPtr::IdentifyingPassPtr' data-ref="_ZN4llvm18IdentifyingPassPtrC1Ev">IdentifyingPassPtr</dfn>() : <a class="ref" href="#llvm::IdentifyingPassPtr::(anonymous)::P" title='llvm::IdentifyingPassPtr::(anonymous union)::P' data-ref="llvm::IdentifyingPassPtr::(anonymous)::P">P</a>(<b>nullptr</b>) {}</td></tr>
<tr><th id="61">61</th><td>  <dfn class="decl def" id="_ZN4llvm18IdentifyingPassPtrC1EPKv" title='llvm::IdentifyingPassPtr::IdentifyingPassPtr' data-ref="_ZN4llvm18IdentifyingPassPtrC1EPKv">IdentifyingPassPtr</dfn>(<a class="typedef" href="../Pass.h.html#llvm::AnalysisID" title='llvm::AnalysisID' data-type='const void *' data-ref="llvm::AnalysisID">AnalysisID</a> <dfn class="local col1 decl" id="41IDPtr" title='IDPtr' data-type='AnalysisID' data-ref="41IDPtr">IDPtr</dfn>) : <a class="ref" href="#llvm::IdentifyingPassPtr::(anonymous)::ID" title='llvm::IdentifyingPassPtr::(anonymous union)::ID' data-ref="llvm::IdentifyingPassPtr::(anonymous)::ID">ID</a>(<a class="local col1 ref" href="#41IDPtr" title='IDPtr' data-ref="41IDPtr">IDPtr</a>) {}</td></tr>
<tr><th id="62">62</th><td>  <dfn class="decl def" id="_ZN4llvm18IdentifyingPassPtrC1EPNS_4PassE" title='llvm::IdentifyingPassPtr::IdentifyingPassPtr' data-ref="_ZN4llvm18IdentifyingPassPtrC1EPNS_4PassE">IdentifyingPassPtr</dfn>(<a class="type" href="../Pass.h.html#llvm::Pass" title='llvm::Pass' data-ref="llvm::Pass">Pass</a> *<dfn class="local col2 decl" id="42InstancePtr" title='InstancePtr' data-type='llvm::Pass *' data-ref="42InstancePtr">InstancePtr</dfn>) : <a class="ref" href="#llvm::IdentifyingPassPtr::(anonymous)::P" title='llvm::IdentifyingPassPtr::(anonymous union)::P' data-ref="llvm::IdentifyingPassPtr::(anonymous)::P">P</a>(<a class="local col2 ref" href="#42InstancePtr" title='InstancePtr' data-ref="42InstancePtr">InstancePtr</a>), <a class="member" href="#llvm::IdentifyingPassPtr::IsInstance" title='llvm::IdentifyingPassPtr::IsInstance' data-ref="llvm::IdentifyingPassPtr::IsInstance">IsInstance</a>(<b>true</b>) {}</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm18IdentifyingPassPtr7isValidEv" title='llvm::IdentifyingPassPtr::isValid' data-ref="_ZNK4llvm18IdentifyingPassPtr7isValidEv">isValid</dfn>() <em>const</em> { <b>return</b> <a class="ref" href="#llvm::IdentifyingPassPtr::(anonymous)::P" title='llvm::IdentifyingPassPtr::(anonymous union)::P' data-ref="llvm::IdentifyingPassPtr::(anonymous)::P">P</a>; }</td></tr>
<tr><th id="65">65</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm18IdentifyingPassPtr10isInstanceEv" title='llvm::IdentifyingPassPtr::isInstance' data-ref="_ZNK4llvm18IdentifyingPassPtr10isInstanceEv">isInstance</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::IdentifyingPassPtr::IsInstance" title='llvm::IdentifyingPassPtr::IsInstance' data-ref="llvm::IdentifyingPassPtr::IsInstance">IsInstance</a>; }</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <a class="typedef" href="../Pass.h.html#llvm::AnalysisID" title='llvm::AnalysisID' data-type='const void *' data-ref="llvm::AnalysisID">AnalysisID</a> <dfn class="decl def" id="_ZNK4llvm18IdentifyingPassPtr5getIDEv" title='llvm::IdentifyingPassPtr::getID' data-ref="_ZNK4llvm18IdentifyingPassPtr5getIDEv">getID</dfn>() <em>const</em> {</td></tr>
<tr><th id="68">68</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!IsInstance &amp;&amp; &quot;Not a Pass ID&quot;) ? void (0) : __assert_fail (&quot;!IsInstance &amp;&amp; \&quot;Not a Pass ID\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetPassConfig.h&quot;, 68, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="#llvm::IdentifyingPassPtr::IsInstance" title='llvm::IdentifyingPassPtr::IsInstance' data-ref="llvm::IdentifyingPassPtr::IsInstance">IsInstance</a> &amp;&amp; <q>"Not a Pass ID"</q>);</td></tr>
<tr><th id="69">69</th><td>    <b>return</b> <a class="ref" href="#llvm::IdentifyingPassPtr::(anonymous)::ID" title='llvm::IdentifyingPassPtr::(anonymous union)::ID' data-ref="llvm::IdentifyingPassPtr::(anonymous)::ID">ID</a>;</td></tr>
<tr><th id="70">70</th><td>  }</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <a class="type" href="../Pass.h.html#llvm::Pass" title='llvm::Pass' data-ref="llvm::Pass">Pass</a> *<dfn class="decl def" id="_ZNK4llvm18IdentifyingPassPtr11getInstanceEv" title='llvm::IdentifyingPassPtr::getInstance' data-ref="_ZNK4llvm18IdentifyingPassPtr11getInstanceEv">getInstance</dfn>() <em>const</em> {</td></tr>
<tr><th id="73">73</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IsInstance &amp;&amp; &quot;Not a Pass Instance&quot;) ? void (0) : __assert_fail (&quot;IsInstance &amp;&amp; \&quot;Not a Pass Instance\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetPassConfig.h&quot;, 73, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::IdentifyingPassPtr::IsInstance" title='llvm::IdentifyingPassPtr::IsInstance' data-ref="llvm::IdentifyingPassPtr::IsInstance">IsInstance</a> &amp;&amp; <q>"Not a Pass Instance"</q>);</td></tr>
<tr><th id="74">74</th><td>    <b>return</b> <a class="ref" href="#llvm::IdentifyingPassPtr::(anonymous)::P" title='llvm::IdentifyingPassPtr::(anonymous union)::P' data-ref="llvm::IdentifyingPassPtr::(anonymous)::P">P</a>;</td></tr>
<tr><th id="75">75</th><td>  }</td></tr>
<tr><th id="76">76</th><td>};</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i class="doc">/// Target-Independent Code Generator Pass Configuration Options.</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">///</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">/// This is an ImmutablePass solely for the purpose of exposing CodeGen options</i></td></tr>
<tr><th id="82">82</th><td><i class="doc">/// to the internals of other CodeGen passes.</i></td></tr>
<tr><th id="83">83</th><td><b>class</b> <dfn class="type def" id="llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</dfn> : <b>public</b> <a class="type" href="../Pass.h.html#llvm::ImmutablePass" title='llvm::ImmutablePass' data-ref="llvm::ImmutablePass">ImmutablePass</a> {</td></tr>
<tr><th id="84">84</th><td><b>private</b>:</td></tr>
<tr><th id="85">85</th><td>  <a class="type" href="../IR/LegacyPassManager.h.html#llvm::legacy::PassManagerBase" title='llvm::legacy::PassManagerBase' data-ref="llvm::legacy::PassManagerBase">PassManagerBase</a> *<dfn class="decl" id="llvm::TargetPassConfig::PM" title='llvm::TargetPassConfig::PM' data-ref="llvm::TargetPassConfig::PM">PM</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="86">86</th><td>  <a class="typedef" href="../Pass.h.html#llvm::AnalysisID" title='llvm::AnalysisID' data-type='const void *' data-ref="llvm::AnalysisID">AnalysisID</a> <dfn class="decl" id="llvm::TargetPassConfig::StartBefore" title='llvm::TargetPassConfig::StartBefore' data-ref="llvm::TargetPassConfig::StartBefore">StartBefore</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="87">87</th><td>  <a class="typedef" href="../Pass.h.html#llvm::AnalysisID" title='llvm::AnalysisID' data-type='const void *' data-ref="llvm::AnalysisID">AnalysisID</a> <dfn class="decl" id="llvm::TargetPassConfig::StartAfter" title='llvm::TargetPassConfig::StartAfter' data-ref="llvm::TargetPassConfig::StartAfter">StartAfter</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="88">88</th><td>  <a class="typedef" href="../Pass.h.html#llvm::AnalysisID" title='llvm::AnalysisID' data-type='const void *' data-ref="llvm::AnalysisID">AnalysisID</a> <dfn class="decl" id="llvm::TargetPassConfig::StopBefore" title='llvm::TargetPassConfig::StopBefore' data-ref="llvm::TargetPassConfig::StopBefore">StopBefore</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="89">89</th><td>  <a class="typedef" href="../Pass.h.html#llvm::AnalysisID" title='llvm::AnalysisID' data-type='const void *' data-ref="llvm::AnalysisID">AnalysisID</a> <dfn class="decl" id="llvm::TargetPassConfig::StopAfter" title='llvm::TargetPassConfig::StopAfter' data-ref="llvm::TargetPassConfig::StopAfter">StopAfter</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::TargetPassConfig::StartBeforeInstanceNum" title='llvm::TargetPassConfig::StartBeforeInstanceNum' data-ref="llvm::TargetPassConfig::StartBeforeInstanceNum">StartBeforeInstanceNum</dfn> = <var>0</var>;</td></tr>
<tr><th id="92">92</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::TargetPassConfig::StartBeforeCount" title='llvm::TargetPassConfig::StartBeforeCount' data-ref="llvm::TargetPassConfig::StartBeforeCount">StartBeforeCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::TargetPassConfig::StartAfterInstanceNum" title='llvm::TargetPassConfig::StartAfterInstanceNum' data-ref="llvm::TargetPassConfig::StartAfterInstanceNum">StartAfterInstanceNum</dfn> = <var>0</var>;</td></tr>
<tr><th id="95">95</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::TargetPassConfig::StartAfterCount" title='llvm::TargetPassConfig::StartAfterCount' data-ref="llvm::TargetPassConfig::StartAfterCount">StartAfterCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::TargetPassConfig::StopBeforeInstanceNum" title='llvm::TargetPassConfig::StopBeforeInstanceNum' data-ref="llvm::TargetPassConfig::StopBeforeInstanceNum">StopBeforeInstanceNum</dfn> = <var>0</var>;</td></tr>
<tr><th id="98">98</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::TargetPassConfig::StopBeforeCount" title='llvm::TargetPassConfig::StopBeforeCount' data-ref="llvm::TargetPassConfig::StopBeforeCount">StopBeforeCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::TargetPassConfig::StopAfterInstanceNum" title='llvm::TargetPassConfig::StopAfterInstanceNum' data-ref="llvm::TargetPassConfig::StopAfterInstanceNum">StopAfterInstanceNum</dfn> = <var>0</var>;</td></tr>
<tr><th id="101">101</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::TargetPassConfig::StopAfterCount" title='llvm::TargetPassConfig::StopAfterCount' data-ref="llvm::TargetPassConfig::StopAfterCount">StopAfterCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <em>bool</em> <dfn class="decl" id="llvm::TargetPassConfig::Started" title='llvm::TargetPassConfig::Started' data-ref="llvm::TargetPassConfig::Started">Started</dfn> = <b>true</b>;</td></tr>
<tr><th id="104">104</th><td>  <em>bool</em> <dfn class="decl" id="llvm::TargetPassConfig::Stopped" title='llvm::TargetPassConfig::Stopped' data-ref="llvm::TargetPassConfig::Stopped">Stopped</dfn> = <b>false</b>;</td></tr>
<tr><th id="105">105</th><td>  <em>bool</em> <dfn class="decl" id="llvm::TargetPassConfig::AddingMachinePasses" title='llvm::TargetPassConfig::AddingMachinePasses' data-ref="llvm::TargetPassConfig::AddingMachinePasses">AddingMachinePasses</dfn> = <b>false</b>;</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <i class="doc">/// Set the StartAfter, StartBefore and StopAfter passes to allow running only</i></td></tr>
<tr><th id="108">108</th><td><i class="doc">  /// a portion of the normal code-gen pass sequence.</i></td></tr>
<tr><th id="109">109</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="110">110</th><td><i class="doc">  /// If the StartAfter and StartBefore pass ID is zero, then compilation will</i></td></tr>
<tr><th id="111">111</th><td><i class="doc">  /// begin at the normal point; otherwise, clear the Started flag to indicate</i></td></tr>
<tr><th id="112">112</th><td><i class="doc">  /// that passes should not be added until the starting pass is seen.  If the</i></td></tr>
<tr><th id="113">113</th><td><i class="doc">  /// Stop pass ID is zero, then compilation will continue to the end.</i></td></tr>
<tr><th id="114">114</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="115">115</th><td><i class="doc">  /// This function expects that at least one of the StartAfter or the</i></td></tr>
<tr><th id="116">116</th><td><i class="doc">  /// StartBefore pass IDs is null.</i></td></tr>
<tr><th id="117">117</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16TargetPassConfig18setStartStopPassesEv" title='llvm::TargetPassConfig::setStartStopPasses' data-ref="_ZN4llvm16TargetPassConfig18setStartStopPassesEv">setStartStopPasses</dfn>();</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><b>protected</b>:</td></tr>
<tr><th id="120">120</th><td>  <a class="type" href="../Target/TargetMachine.h.html#llvm::LLVMTargetMachine" title='llvm::LLVMTargetMachine' data-ref="llvm::LLVMTargetMachine">LLVMTargetMachine</a> *<dfn class="decl" id="llvm::TargetPassConfig::TM" title='llvm::TargetPassConfig::TM' data-ref="llvm::TargetPassConfig::TM">TM</dfn>;</td></tr>
<tr><th id="121">121</th><td>  <a class="type" href="#llvm::PassConfigImpl" title='llvm::PassConfigImpl' data-ref="llvm::PassConfigImpl">PassConfigImpl</a> *<dfn class="decl" id="llvm::TargetPassConfig::Impl" title='llvm::TargetPassConfig::Impl' data-ref="llvm::TargetPassConfig::Impl">Impl</dfn> = <b>nullptr</b>; <i>// Internal data structures</i></td></tr>
<tr><th id="122">122</th><td>  <em>bool</em> <dfn class="decl" id="llvm::TargetPassConfig::Initialized" title='llvm::TargetPassConfig::Initialized' data-ref="llvm::TargetPassConfig::Initialized">Initialized</dfn> = <b>false</b>; <i>// Flagged after all passes are configured.</i></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <i>// Target Pass Options</i></td></tr>
<tr><th id="125">125</th><td><i>  // Targets provide a default setting, user flags override.</i></td></tr>
<tr><th id="126">126</th><td>  <em>bool</em> <dfn class="decl" id="llvm::TargetPassConfig::DisableVerify" title='llvm::TargetPassConfig::DisableVerify' data-ref="llvm::TargetPassConfig::DisableVerify">DisableVerify</dfn> = <b>false</b>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <i class="doc">/// Default setting for -enable-tail-merge on this target.</i></td></tr>
<tr><th id="129">129</th><td>  <em>bool</em> <dfn class="decl" id="llvm::TargetPassConfig::EnableTailMerge" title='llvm::TargetPassConfig::EnableTailMerge' data-ref="llvm::TargetPassConfig::EnableTailMerge">EnableTailMerge</dfn> = <b>true</b>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <i class="doc">/// Require processing of functions such that callees are generated before</i></td></tr>
<tr><th id="132">132</th><td><i class="doc">  /// callers.</i></td></tr>
<tr><th id="133">133</th><td>  <em>bool</em> <dfn class="decl" id="llvm::TargetPassConfig::RequireCodeGenSCCOrder" title='llvm::TargetPassConfig::RequireCodeGenSCCOrder' data-ref="llvm::TargetPassConfig::RequireCodeGenSCCOrder">RequireCodeGenSCCOrder</dfn> = <b>false</b>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i class="doc">/// Add the actual instruction selection passes. This does not include</i></td></tr>
<tr><th id="136">136</th><td><i class="doc">  /// preparation passes on IR.</i></td></tr>
<tr><th id="137">137</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm16TargetPassConfig17addCoreISelPassesEv" title='llvm::TargetPassConfig::addCoreISelPasses' data-ref="_ZN4llvm16TargetPassConfig17addCoreISelPassesEv">addCoreISelPasses</dfn>();</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><b>public</b>:</td></tr>
<tr><th id="140">140</th><td>  <dfn class="decl" id="_ZN4llvm16TargetPassConfigC1ERNS_17LLVMTargetMachineERNS_6legacy15PassManagerBaseE" title='llvm::TargetPassConfig::TargetPassConfig' data-ref="_ZN4llvm16TargetPassConfigC1ERNS_17LLVMTargetMachineERNS_6legacy15PassManagerBaseE">TargetPassConfig</dfn>(<a class="type" href="../Target/TargetMachine.h.html#llvm::LLVMTargetMachine" title='llvm::LLVMTargetMachine' data-ref="llvm::LLVMTargetMachine">LLVMTargetMachine</a> &amp;<dfn class="local col3 decl" id="43TM" title='TM' data-type='llvm::LLVMTargetMachine &amp;' data-ref="43TM">TM</dfn>, <a class="type" href="../IR/LegacyPassManager.h.html#llvm::legacy::PassManagerBase" title='llvm::legacy::PassManagerBase' data-ref="llvm::legacy::PassManagerBase">PassManagerBase</a> &amp;<dfn class="local col4 decl" id="44pm" title='pm' data-type='llvm::legacy::PassManagerBase &amp;' data-ref="44pm">pm</dfn>);</td></tr>
<tr><th id="141">141</th><td>  <i>// Dummy constructor.</i></td></tr>
<tr><th id="142">142</th><td>  <dfn class="decl" id="_ZN4llvm16TargetPassConfigC1Ev" title='llvm::TargetPassConfig::TargetPassConfig' data-ref="_ZN4llvm16TargetPassConfigC1Ev">TargetPassConfig</dfn>();</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <dfn class="virtual decl" id="_ZN4llvm16TargetPassConfigD1Ev" title='llvm::TargetPassConfig::~TargetPassConfig' data-ref="_ZN4llvm16TargetPassConfigD1Ev">~TargetPassConfig</dfn>() override;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <em>static</em> <em>char</em> <dfn class="decl" id="llvm::TargetPassConfig::ID" title='llvm::TargetPassConfig::ID' data-ref="llvm::TargetPassConfig::ID">ID</dfn>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <i class="doc">/// Get the right type of TargetMachine for this target.</i></td></tr>
<tr><th id="149">149</th><td>  <b>template</b>&lt;<b>typename</b> TMC&gt; TMC &amp;<dfn class="decl def" id="_ZNK4llvm16TargetPassConfig5getTMEv" title='llvm::TargetPassConfig::getTM' data-ref="_ZNK4llvm16TargetPassConfig5getTMEv">getTM</dfn>() <em>const</em> {</td></tr>
<tr><th id="150">150</th><td>    <b>return</b> *<b>static_cast</b>&lt;TMC*&gt;(<a class="member" href="#llvm::TargetPassConfig::TM" title='llvm::TargetPassConfig::TM' data-ref="llvm::TargetPassConfig::TM">TM</a>);</td></tr>
<tr><th id="151">151</th><td>  }</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <i>//</i></td></tr>
<tr><th id="154">154</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm16TargetPassConfig14setInitializedEv" title='llvm::TargetPassConfig::setInitialized' data-ref="_ZN4llvm16TargetPassConfig14setInitializedEv">setInitialized</dfn>() { <a class="member" href="#llvm::TargetPassConfig::Initialized" title='llvm::TargetPassConfig::Initialized' data-ref="llvm::TargetPassConfig::Initialized">Initialized</a> = <b>true</b>; }</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <span class="namespace">CodeGenOpt::</span><a class="type" href="../Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="decl" id="_ZNK4llvm16TargetPassConfig11getOptLevelEv" title='llvm::TargetPassConfig::getOptLevel' data-ref="_ZNK4llvm16TargetPassConfig11getOptLevelEv">getOptLevel</dfn>() <em>const</em>;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <i class="doc">/// Returns true if one of the `-start-after`, `-start-before`, `-stop-after`</i></td></tr>
<tr><th id="159">159</th><td><i class="doc">  /// or `-stop-before` options is set.</i></td></tr>
<tr><th id="160">160</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm16TargetPassConfig25hasLimitedCodeGenPipelineEv" title='llvm::TargetPassConfig::hasLimitedCodeGenPipeline' data-ref="_ZN4llvm16TargetPassConfig25hasLimitedCodeGenPipelineEv">hasLimitedCodeGenPipeline</dfn>();</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <i class="doc">/// Returns true if none of the `-stop-before` and `-stop-after` options is</i></td></tr>
<tr><th id="163">163</th><td><i class="doc">  /// set.</i></td></tr>
<tr><th id="164">164</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm16TargetPassConfig27willCompleteCodeGenPipelineEv" title='llvm::TargetPassConfig::willCompleteCodeGenPipeline' data-ref="_ZN4llvm16TargetPassConfig27willCompleteCodeGenPipelineEv">willCompleteCodeGenPipeline</dfn>();</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <i class="doc">/// If hasLimitedCodeGenPipeline is true, this method</i></td></tr>
<tr><th id="167">167</th><td><i class="doc">  /// returns a string with the name of the options, separated</i></td></tr>
<tr><th id="168">168</th><td><i class="doc">  /// by<span class="command"> \p</span> <span class="arg">Separator</span> that caused this pipeline to be limited.</i></td></tr>
<tr><th id="169">169</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a></td></tr>
<tr><th id="170">170</th><td>  <dfn class="decl" id="_ZNK4llvm16TargetPassConfig31getLimitedCodeGenPipelineReasonEPKc" title='llvm::TargetPassConfig::getLimitedCodeGenPipelineReason' data-ref="_ZNK4llvm16TargetPassConfig31getLimitedCodeGenPipelineReasonEPKc">getLimitedCodeGenPipelineReason</dfn>(<em>const</em> <em>char</em> *<dfn class="local col5 decl" id="45Separator" title='Separator' data-type='const char *' data-ref="45Separator">Separator</dfn> = <q>"/"</q>) <em>const</em>;</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm16TargetPassConfig16setDisableVerifyEb" title='llvm::TargetPassConfig::setDisableVerify' data-ref="_ZN4llvm16TargetPassConfig16setDisableVerifyEb">setDisableVerify</dfn>(<em>bool</em> <dfn class="local col6 decl" id="46Disable" title='Disable' data-type='bool' data-ref="46Disable">Disable</dfn>) { <a class="member" href="#_ZN4llvm16TargetPassConfig6setOptERbb" title='llvm::TargetPassConfig::setOpt' data-ref="_ZN4llvm16TargetPassConfig6setOptERbb">setOpt</a>(<span class='refarg'><a class="member" href="#llvm::TargetPassConfig::DisableVerify" title='llvm::TargetPassConfig::DisableVerify' data-ref="llvm::TargetPassConfig::DisableVerify">DisableVerify</a></span>, <a class="local col6 ref" href="#46Disable" title='Disable' data-ref="46Disable">Disable</a>); }</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16TargetPassConfig18getEnableTailMergeEv" title='llvm::TargetPassConfig::getEnableTailMerge' data-ref="_ZNK4llvm16TargetPassConfig18getEnableTailMergeEv">getEnableTailMerge</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::TargetPassConfig::EnableTailMerge" title='llvm::TargetPassConfig::EnableTailMerge' data-ref="llvm::TargetPassConfig::EnableTailMerge">EnableTailMerge</a>; }</td></tr>
<tr><th id="175">175</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm16TargetPassConfig18setEnableTailMergeEb" title='llvm::TargetPassConfig::setEnableTailMerge' data-ref="_ZN4llvm16TargetPassConfig18setEnableTailMergeEb">setEnableTailMerge</dfn>(<em>bool</em> <dfn class="local col7 decl" id="47Enable" title='Enable' data-type='bool' data-ref="47Enable">Enable</dfn>) { <a class="member" href="#_ZN4llvm16TargetPassConfig6setOptERbb" title='llvm::TargetPassConfig::setOpt' data-ref="_ZN4llvm16TargetPassConfig6setOptERbb">setOpt</a>(<span class='refarg'><a class="member" href="#llvm::TargetPassConfig::EnableTailMerge" title='llvm::TargetPassConfig::EnableTailMerge' data-ref="llvm::TargetPassConfig::EnableTailMerge">EnableTailMerge</a></span>, <a class="local col7 ref" href="#47Enable" title='Enable' data-ref="47Enable">Enable</a>); }</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16TargetPassConfig23requiresCodeGenSCCOrderEv" title='llvm::TargetPassConfig::requiresCodeGenSCCOrder' data-ref="_ZNK4llvm16TargetPassConfig23requiresCodeGenSCCOrderEv">requiresCodeGenSCCOrder</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::TargetPassConfig::RequireCodeGenSCCOrder" title='llvm::TargetPassConfig::RequireCodeGenSCCOrder' data-ref="llvm::TargetPassConfig::RequireCodeGenSCCOrder">RequireCodeGenSCCOrder</a>; }</td></tr>
<tr><th id="178">178</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm16TargetPassConfig26setRequiresCodeGenSCCOrderEb" title='llvm::TargetPassConfig::setRequiresCodeGenSCCOrder' data-ref="_ZN4llvm16TargetPassConfig26setRequiresCodeGenSCCOrderEb">setRequiresCodeGenSCCOrder</dfn>(<em>bool</em> <dfn class="local col8 decl" id="48Enable" title='Enable' data-type='bool' data-ref="48Enable">Enable</dfn> = <b>true</b>) {</td></tr>
<tr><th id="179">179</th><td>    <a class="member" href="#_ZN4llvm16TargetPassConfig6setOptERbb" title='llvm::TargetPassConfig::setOpt' data-ref="_ZN4llvm16TargetPassConfig6setOptERbb">setOpt</a>(<span class='refarg'><a class="member" href="#llvm::TargetPassConfig::RequireCodeGenSCCOrder" title='llvm::TargetPassConfig::RequireCodeGenSCCOrder' data-ref="llvm::TargetPassConfig::RequireCodeGenSCCOrder">RequireCodeGenSCCOrder</a></span>, <a class="local col8 ref" href="#48Enable" title='Enable' data-ref="48Enable">Enable</a>);</td></tr>
<tr><th id="180">180</th><td>  }</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <i class="doc">/// Allow the target to override a specific pass without overriding the pass</i></td></tr>
<tr><th id="183">183</th><td><i class="doc">  /// pipeline. When passes are added to the standard pipeline at the</i></td></tr>
<tr><th id="184">184</th><td><i class="doc">  /// point where StandardID is expected, add TargetID in its place.</i></td></tr>
<tr><th id="185">185</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16TargetPassConfig14substitutePassEPKvNS_18IdentifyingPassPtrE" title='llvm::TargetPassConfig::substitutePass' data-ref="_ZN4llvm16TargetPassConfig14substitutePassEPKvNS_18IdentifyingPassPtrE">substitutePass</dfn>(<a class="typedef" href="../Pass.h.html#llvm::AnalysisID" title='llvm::AnalysisID' data-type='const void *' data-ref="llvm::AnalysisID">AnalysisID</a> <dfn class="local col9 decl" id="49StandardID" title='StandardID' data-type='AnalysisID' data-ref="49StandardID">StandardID</dfn>, <a class="type" href="#llvm::IdentifyingPassPtr" title='llvm::IdentifyingPassPtr' data-ref="llvm::IdentifyingPassPtr">IdentifyingPassPtr</a> <dfn class="local col0 decl" id="50TargetID" title='TargetID' data-type='llvm::IdentifyingPassPtr' data-ref="50TargetID">TargetID</dfn>);</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <i class="doc">/// Insert InsertedPassID pass after TargetPassID pass.</i></td></tr>
<tr><th id="188">188</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16TargetPassConfig10insertPassEPKvNS_18IdentifyingPassPtrEbb" title='llvm::TargetPassConfig::insertPass' data-ref="_ZN4llvm16TargetPassConfig10insertPassEPKvNS_18IdentifyingPassPtrEbb">insertPass</dfn>(<a class="typedef" href="../Pass.h.html#llvm::AnalysisID" title='llvm::AnalysisID' data-type='const void *' data-ref="llvm::AnalysisID">AnalysisID</a> <dfn class="local col1 decl" id="51TargetPassID" title='TargetPassID' data-type='AnalysisID' data-ref="51TargetPassID">TargetPassID</dfn>, <a class="type" href="#llvm::IdentifyingPassPtr" title='llvm::IdentifyingPassPtr' data-ref="llvm::IdentifyingPassPtr">IdentifyingPassPtr</a> <dfn class="local col2 decl" id="52InsertedPassID" title='InsertedPassID' data-type='llvm::IdentifyingPassPtr' data-ref="52InsertedPassID">InsertedPassID</dfn>,</td></tr>
<tr><th id="189">189</th><td>                  <em>bool</em> <dfn class="local col3 decl" id="53VerifyAfter" title='VerifyAfter' data-type='bool' data-ref="53VerifyAfter">VerifyAfter</dfn> = <b>true</b>, <em>bool</em> <dfn class="local col4 decl" id="54PrintAfter" title='PrintAfter' data-type='bool' data-ref="54PrintAfter">PrintAfter</dfn> = <b>true</b>);</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <i class="doc">/// Allow the target to enable a specific standard pass by default.</i></td></tr>
<tr><th id="192">192</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm16TargetPassConfig10enablePassEPKv" title='llvm::TargetPassConfig::enablePass' data-ref="_ZN4llvm16TargetPassConfig10enablePassEPKv">enablePass</dfn>(<a class="typedef" href="../Pass.h.html#llvm::AnalysisID" title='llvm::AnalysisID' data-type='const void *' data-ref="llvm::AnalysisID">AnalysisID</a> <dfn class="local col5 decl" id="55PassID" title='PassID' data-type='AnalysisID' data-ref="55PassID">PassID</dfn>) { <a class="member" href="#_ZN4llvm16TargetPassConfig14substitutePassEPKvNS_18IdentifyingPassPtrE" title='llvm::TargetPassConfig::substitutePass' data-ref="_ZN4llvm16TargetPassConfig14substitutePassEPKvNS_18IdentifyingPassPtrE">substitutePass</a>(<a class="local col5 ref" href="#55PassID" title='PassID' data-ref="55PassID">PassID</a>, <a class="ref fake" href="#_ZN4llvm18IdentifyingPassPtrC1EPKv" title='llvm::IdentifyingPassPtr::IdentifyingPassPtr' data-ref="_ZN4llvm18IdentifyingPassPtrC1EPKv"></a><a class="local col5 ref" href="#55PassID" title='PassID' data-ref="55PassID">PassID</a>); }</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <i class="doc">/// Allow the target to disable a specific standard pass by default.</i></td></tr>
<tr><th id="195">195</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm16TargetPassConfig11disablePassEPKv" title='llvm::TargetPassConfig::disablePass' data-ref="_ZN4llvm16TargetPassConfig11disablePassEPKv">disablePass</dfn>(<a class="typedef" href="../Pass.h.html#llvm::AnalysisID" title='llvm::AnalysisID' data-type='const void *' data-ref="llvm::AnalysisID">AnalysisID</a> <dfn class="local col6 decl" id="56PassID" title='PassID' data-type='AnalysisID' data-ref="56PassID">PassID</dfn>) {</td></tr>
<tr><th id="196">196</th><td>    <a class="member" href="#_ZN4llvm16TargetPassConfig14substitutePassEPKvNS_18IdentifyingPassPtrE" title='llvm::TargetPassConfig::substitutePass' data-ref="_ZN4llvm16TargetPassConfig14substitutePassEPKvNS_18IdentifyingPassPtrE">substitutePass</a>(<a class="local col6 ref" href="#56PassID" title='PassID' data-ref="56PassID">PassID</a>, <a class="type" href="#llvm::IdentifyingPassPtr" title='llvm::IdentifyingPassPtr' data-ref="llvm::IdentifyingPassPtr">IdentifyingPassPtr</a><a class="ref" href="#_ZN4llvm18IdentifyingPassPtrC1Ev" title='llvm::IdentifyingPassPtr::IdentifyingPassPtr' data-ref="_ZN4llvm18IdentifyingPassPtrC1Ev">(</a>));</td></tr>
<tr><th id="197">197</th><td>  }</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <i class="doc">/// Return the pass substituted for StandardID by the target.</i></td></tr>
<tr><th id="200">200</th><td><i class="doc">  /// If no substitution exists, return StandardID.</i></td></tr>
<tr><th id="201">201</th><td>  <a class="type" href="#llvm::IdentifyingPassPtr" title='llvm::IdentifyingPassPtr' data-ref="llvm::IdentifyingPassPtr">IdentifyingPassPtr</a> <dfn class="decl" id="_ZNK4llvm16TargetPassConfig19getPassSubstitutionEPKv" title='llvm::TargetPassConfig::getPassSubstitution' data-ref="_ZNK4llvm16TargetPassConfig19getPassSubstitutionEPKv">getPassSubstitution</dfn>(<a class="typedef" href="../Pass.h.html#llvm::AnalysisID" title='llvm::AnalysisID' data-type='const void *' data-ref="llvm::AnalysisID">AnalysisID</a> <dfn class="local col7 decl" id="57StandardID" title='StandardID' data-type='AnalysisID' data-ref="57StandardID">StandardID</dfn>) <em>const</em>;</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <i class="doc">/// Return true if the pass has been substituted by the target or</i></td></tr>
<tr><th id="204">204</th><td><i class="doc">  /// overridden on the command line.</i></td></tr>
<tr><th id="205">205</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16TargetPassConfig29isPassSubstitutedOrOverriddenEPKv" title='llvm::TargetPassConfig::isPassSubstitutedOrOverridden' data-ref="_ZNK4llvm16TargetPassConfig29isPassSubstitutedOrOverriddenEPKv">isPassSubstitutedOrOverridden</dfn>(<a class="typedef" href="../Pass.h.html#llvm::AnalysisID" title='llvm::AnalysisID' data-type='const void *' data-ref="llvm::AnalysisID">AnalysisID</a> <dfn class="local col8 decl" id="58ID" title='ID' data-type='AnalysisID' data-ref="58ID">ID</dfn>) <em>const</em>;</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <i class="doc">/// Return true if the optimized regalloc pipeline is enabled.</i></td></tr>
<tr><th id="208">208</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16TargetPassConfig19getOptimizeRegAllocEv" title='llvm::TargetPassConfig::getOptimizeRegAlloc' data-ref="_ZNK4llvm16TargetPassConfig19getOptimizeRegAllocEv">getOptimizeRegAlloc</dfn>() <em>const</em>;</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <i class="doc">/// Return true if the default global register allocator is in use and</i></td></tr>
<tr><th id="211">211</th><td><i class="doc">  /// has not be overriden on the command line with '-regalloc=...'</i></td></tr>
<tr><th id="212">212</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16TargetPassConfig20usingDefaultRegAllocEv" title='llvm::TargetPassConfig::usingDefaultRegAlloc' data-ref="_ZNK4llvm16TargetPassConfig20usingDefaultRegAllocEv">usingDefaultRegAlloc</dfn>() <em>const</em>;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <i class="doc">/// High level function that adds all passes necessary to go from llvm IR</i></td></tr>
<tr><th id="215">215</th><td><i class="doc">  /// representation to the MI representation.</i></td></tr>
<tr><th id="216">216</th><td><i class="doc">  /// Adds IR based lowering and target specific optimization passes and finally</i></td></tr>
<tr><th id="217">217</th><td><i class="doc">  /// the core instruction selection passes.</i></td></tr>
<tr><th id="218">218</th><td><i class="doc">  /// <span class="command">\returns</span> true if an error occurred, false otherwise.</i></td></tr>
<tr><th id="219">219</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm16TargetPassConfig13addISelPassesEv" title='llvm::TargetPassConfig::addISelPasses' data-ref="_ZN4llvm16TargetPassConfig13addISelPassesEv">addISelPasses</dfn>();</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <i class="doc">/// Add common target configurable passes that perform LLVM IR to IR</i></td></tr>
<tr><th id="222">222</th><td><i class="doc">  /// transforms following machine independent optimization.</i></td></tr>
<tr><th id="223">223</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm16TargetPassConfig11addIRPassesEv" title='llvm::TargetPassConfig::addIRPasses' data-ref="_ZN4llvm16TargetPassConfig11addIRPassesEv">addIRPasses</dfn>();</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <i class="doc">/// Add passes to lower exception handling for the code generator.</i></td></tr>
<tr><th id="226">226</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16TargetPassConfig27addPassesToHandleExceptionsEv" title='llvm::TargetPassConfig::addPassesToHandleExceptions' data-ref="_ZN4llvm16TargetPassConfig27addPassesToHandleExceptionsEv">addPassesToHandleExceptions</dfn>();</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <i class="doc">/// Add pass to prepare the LLVM IR for code generation. This should be done</i></td></tr>
<tr><th id="229">229</th><td><i class="doc">  /// before exception handling preparation passes.</i></td></tr>
<tr><th id="230">230</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm16TargetPassConfig17addCodeGenPrepareEv" title='llvm::TargetPassConfig::addCodeGenPrepare' data-ref="_ZN4llvm16TargetPassConfig17addCodeGenPrepareEv">addCodeGenPrepare</dfn>();</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>  <i class="doc">/// Add common passes that perform LLVM IR to IR transforms in preparation for</i></td></tr>
<tr><th id="233">233</th><td><i class="doc">  /// instruction selection.</i></td></tr>
<tr><th id="234">234</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm16TargetPassConfig14addISelPrepareEv" title='llvm::TargetPassConfig::addISelPrepare' data-ref="_ZN4llvm16TargetPassConfig14addISelPrepareEv">addISelPrepare</dfn>();</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <i class="doc">/// addInstSelector - This method should install an instruction selector pass,</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">  /// which converts from LLVM code to machine instructions.</i></td></tr>
<tr><th id="238">238</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZN4llvm16TargetPassConfig15addInstSelectorEv" title='llvm::TargetPassConfig::addInstSelector' data-ref="_ZN4llvm16TargetPassConfig15addInstSelectorEv">addInstSelector</dfn>() {</td></tr>
<tr><th id="239">239</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="240">240</th><td>  }</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <i class="doc">/// This method should install an IR translator pass, which converts from</i></td></tr>
<tr><th id="243">243</th><td><i class="doc">  /// LLVM code to machine instructions with possibly generic opcodes.</i></td></tr>
<tr><th id="244">244</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZN4llvm16TargetPassConfig15addIRTranslatorEv" title='llvm::TargetPassConfig::addIRTranslator' data-ref="_ZN4llvm16TargetPassConfig15addIRTranslatorEv">addIRTranslator</dfn>() { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <i class="doc">/// This method may be implemented by targets that want to run passes</i></td></tr>
<tr><th id="247">247</th><td><i class="doc">  /// immediately before legalization.</i></td></tr>
<tr><th id="248">248</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm16TargetPassConfig23addPreLegalizeMachineIREv" title='llvm::TargetPassConfig::addPreLegalizeMachineIR' data-ref="_ZN4llvm16TargetPassConfig23addPreLegalizeMachineIREv">addPreLegalizeMachineIR</dfn>() {}</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>  <i class="doc">/// This method should install a legalize pass, which converts the instruction</i></td></tr>
<tr><th id="251">251</th><td><i class="doc">  /// sequence into one that can be selected by the target.</i></td></tr>
<tr><th id="252">252</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZN4llvm16TargetPassConfig20addLegalizeMachineIREv" title='llvm::TargetPassConfig::addLegalizeMachineIR' data-ref="_ZN4llvm16TargetPassConfig20addLegalizeMachineIREv">addLegalizeMachineIR</dfn>() { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <i class="doc">/// This method may be implemented by targets that want to run passes</i></td></tr>
<tr><th id="255">255</th><td><i class="doc">  /// immediately before the register bank selection.</i></td></tr>
<tr><th id="256">256</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm16TargetPassConfig19addPreRegBankSelectEv" title='llvm::TargetPassConfig::addPreRegBankSelect' data-ref="_ZN4llvm16TargetPassConfig19addPreRegBankSelectEv">addPreRegBankSelect</dfn>() {}</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <i class="doc">/// This method should install a register bank selector pass, which</i></td></tr>
<tr><th id="259">259</th><td><i class="doc">  /// assigns register banks to virtual registers without a register</i></td></tr>
<tr><th id="260">260</th><td><i class="doc">  /// class or register banks.</i></td></tr>
<tr><th id="261">261</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZN4llvm16TargetPassConfig16addRegBankSelectEv" title='llvm::TargetPassConfig::addRegBankSelect' data-ref="_ZN4llvm16TargetPassConfig16addRegBankSelectEv">addRegBankSelect</dfn>() { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <i class="doc">/// This method may be implemented by targets that want to run passes</i></td></tr>
<tr><th id="264">264</th><td><i class="doc">  /// immediately before the (global) instruction selection.</i></td></tr>
<tr><th id="265">265</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm16TargetPassConfig29addPreGlobalInstructionSelectEv" title='llvm::TargetPassConfig::addPreGlobalInstructionSelect' data-ref="_ZN4llvm16TargetPassConfig29addPreGlobalInstructionSelectEv">addPreGlobalInstructionSelect</dfn>() {}</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <i class="doc">/// This method should install a (global) instruction selector pass, which</i></td></tr>
<tr><th id="268">268</th><td><i class="doc">  /// converts possibly generic instructions to fully target-specific</i></td></tr>
<tr><th id="269">269</th><td><i class="doc">  /// instructions, thereby constraining all generic virtual registers to</i></td></tr>
<tr><th id="270">270</th><td><i class="doc">  /// register classes.</i></td></tr>
<tr><th id="271">271</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZN4llvm16TargetPassConfig26addGlobalInstructionSelectEv" title='llvm::TargetPassConfig::addGlobalInstructionSelect' data-ref="_ZN4llvm16TargetPassConfig26addGlobalInstructionSelectEv">addGlobalInstructionSelect</dfn>() { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <i class="doc">/// Add the complete, standard set of LLVM CodeGen passes.</i></td></tr>
<tr><th id="274">274</th><td><i class="doc">  /// Fully developed targets will not generally override this.</i></td></tr>
<tr><th id="275">275</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm16TargetPassConfig16addMachinePassesEv" title='llvm::TargetPassConfig::addMachinePasses' data-ref="_ZN4llvm16TargetPassConfig16addMachinePassesEv">addMachinePasses</dfn>();</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <i class="doc">/// Create an instance of ScheduleDAGInstrs to be run within the standard</i></td></tr>
<tr><th id="278">278</th><td><i class="doc">  /// MachineScheduler pass for this function and target at the current</i></td></tr>
<tr><th id="279">279</th><td><i class="doc">  /// optimization level.</i></td></tr>
<tr><th id="280">280</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="281">281</th><td><i class="doc">  /// This can also be used to plug a new MachineSchedStrategy into an instance</i></td></tr>
<tr><th id="282">282</th><td><i class="doc">  /// of the standard ScheduleDAGMI:</i></td></tr>
<tr><th id="283">283</th><td><i class="doc">  ///   return new ScheduleDAGMI(C, make_unique&lt;MyStrategy&gt;(C), /*RemoveKillFlags=*/false)</i></td></tr>
<tr><th id="284">284</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="285">285</th><td><i class="doc">  /// Return NULL to select the default (generic) machine scheduler.</i></td></tr>
<tr><th id="286">286</th><td>  <b>virtual</b> <a class="type" href="#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *</td></tr>
<tr><th id="287">287</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm16TargetPassConfig22createMachineSchedulerEPNS_19MachineSchedContextE" title='llvm::TargetPassConfig::createMachineScheduler' data-ref="_ZNK4llvm16TargetPassConfig22createMachineSchedulerEPNS_19MachineSchedContextE">createMachineScheduler</dfn>(<a class="type" href="#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col9 decl" id="59C" title='C' data-type='llvm::MachineSchedContext *' data-ref="59C">C</dfn>) <em>const</em> {</td></tr>
<tr><th id="288">288</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="289">289</th><td>  }</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <i class="doc">/// Similar to createMachineScheduler but used when postRA machine scheduling</i></td></tr>
<tr><th id="292">292</th><td><i class="doc">  /// is enabled.</i></td></tr>
<tr><th id="293">293</th><td>  <b>virtual</b> <a class="type" href="#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *</td></tr>
<tr><th id="294">294</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm16TargetPassConfig26createPostMachineSchedulerEPNS_19MachineSchedContextE" title='llvm::TargetPassConfig::createPostMachineScheduler' data-ref="_ZNK4llvm16TargetPassConfig26createPostMachineSchedulerEPNS_19MachineSchedContextE">createPostMachineScheduler</dfn>(<a class="type" href="#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col0 decl" id="60C" title='C' data-type='llvm::MachineSchedContext *' data-ref="60C">C</dfn>) <em>const</em> {</td></tr>
<tr><th id="295">295</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="296">296</th><td>  }</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>  <i class="doc">/// printAndVerify - Add a pass to dump then verify the machine function, if</i></td></tr>
<tr><th id="299">299</th><td><i class="doc">  /// those steps are enabled.</i></td></tr>
<tr><th id="300">300</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16TargetPassConfig14printAndVerifyERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::TargetPassConfig::printAndVerify' data-ref="_ZN4llvm16TargetPassConfig14printAndVerifyERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">printAndVerify</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col1 decl" id="61Banner" title='Banner' data-type='const std::string &amp;' data-ref="61Banner">Banner</dfn>);</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <i class="doc">/// Add a pass to print the machine function if printing is enabled.</i></td></tr>
<tr><th id="303">303</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16TargetPassConfig12addPrintPassERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::TargetPassConfig::addPrintPass' data-ref="_ZN4llvm16TargetPassConfig12addPrintPassERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">addPrintPass</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col2 decl" id="62Banner" title='Banner' data-type='const std::string &amp;' data-ref="62Banner">Banner</dfn>);</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <i class="doc">/// Add a pass to perform basic verification of the machine function if</i></td></tr>
<tr><th id="306">306</th><td><i class="doc">  /// verification is enabled.</i></td></tr>
<tr><th id="307">307</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16TargetPassConfig13addVerifyPassERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::TargetPassConfig::addVerifyPass' data-ref="_ZN4llvm16TargetPassConfig13addVerifyPassERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">addVerifyPass</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col3 decl" id="63Banner" title='Banner' data-type='const std::string &amp;' data-ref="63Banner">Banner</dfn>);</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <i class="doc">/// Check whether or not GlobalISel should abort on error.</i></td></tr>
<tr><th id="310">310</th><td><i class="doc">  /// When this is disabled, GlobalISel will fall back on SDISel instead of</i></td></tr>
<tr><th id="311">311</th><td><i class="doc">  /// erroring out.</i></td></tr>
<tr><th id="312">312</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16TargetPassConfig24isGlobalISelAbortEnabledEv" title='llvm::TargetPassConfig::isGlobalISelAbortEnabled' data-ref="_ZNK4llvm16TargetPassConfig24isGlobalISelAbortEnabledEv">isGlobalISelAbortEnabled</dfn>() <em>const</em>;</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <i class="doc">/// Check whether or not a diagnostic should be emitted when GlobalISel</i></td></tr>
<tr><th id="315">315</th><td><i class="doc">  /// uses the fallback path. In other words, it will emit a diagnostic</i></td></tr>
<tr><th id="316">316</th><td><i class="doc">  /// when GlobalISel failed and isGlobalISelAbortEnabled is false.</i></td></tr>
<tr><th id="317">317</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm16TargetPassConfig38reportDiagnosticWhenGlobalISelFallbackEv" title='llvm::TargetPassConfig::reportDiagnosticWhenGlobalISelFallback' data-ref="_ZNK4llvm16TargetPassConfig38reportDiagnosticWhenGlobalISelFallbackEv">reportDiagnosticWhenGlobalISelFallback</dfn>() <em>const</em>;</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <i class="doc">/// Check whether continuous CSE should be enabled in GISel passes.</i></td></tr>
<tr><th id="320">320</th><td><i class="doc">  /// By default, it's enabled for non O0 levels.</i></td></tr>
<tr><th id="321">321</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm16TargetPassConfig17isGISelCSEEnabledEv" title='llvm::TargetPassConfig::isGISelCSEEnabled' data-ref="_ZNK4llvm16TargetPassConfig17isGISelCSEEnabledEv">isGISelCSEEnabled</dfn>() <em>const</em>;</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <i class="doc">/// Returns the CSEConfig object to use for the current optimization level.</i></td></tr>
<tr><th id="324">324</th><td>  <b>virtual</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::CSEConfigBase" title='llvm::CSEConfigBase' data-ref="llvm::CSEConfigBase">CSEConfigBase</a>&gt; <dfn class="virtual decl" id="_ZNK4llvm16TargetPassConfig12getCSEConfigEv" title='llvm::TargetPassConfig::getCSEConfig' data-ref="_ZNK4llvm16TargetPassConfig12getCSEConfigEv">getCSEConfig</dfn>() <em>const</em>;</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><b>protected</b>:</td></tr>
<tr><th id="327">327</th><td>  <i>// Helper to verify the analysis is really immutable.</i></td></tr>
<tr><th id="328">328</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16TargetPassConfig6setOptERbb" title='llvm::TargetPassConfig::setOpt' data-ref="_ZN4llvm16TargetPassConfig6setOptERbb">setOpt</dfn>(<em>bool</em> &amp;<dfn class="local col4 decl" id="64Opt" title='Opt' data-type='bool &amp;' data-ref="64Opt">Opt</dfn>, <em>bool</em> <dfn class="local col5 decl" id="65Val" title='Val' data-type='bool' data-ref="65Val">Val</dfn>);</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <i class="doc">/// Methods with trivial inline returns are convenient points in the common</i></td></tr>
<tr><th id="331">331</th><td><i class="doc">  /// codegen pass pipeline where targets may insert passes. Methods with</i></td></tr>
<tr><th id="332">332</th><td><i class="doc">  /// out-of-line standard implementations are major CodeGen stages called by</i></td></tr>
<tr><th id="333">333</th><td><i class="doc">  /// addMachinePasses. Some targets may override major stages when inserting</i></td></tr>
<tr><th id="334">334</th><td><i class="doc">  /// passes is insufficient, but maintaining overriden stages is more work.</i></td></tr>
<tr><th id="335">335</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="336">336</th><td><i class="doc"></i></td></tr>
<tr><th id="337">337</th><td><i class="doc">  /// addPreISelPasses - This method should add any "last minute" LLVM-&gt;LLVM</i></td></tr>
<tr><th id="338">338</th><td><i class="doc">  /// passes (which are run just before instruction selector).</i></td></tr>
<tr><th id="339">339</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZN4llvm16TargetPassConfig10addPreISelEv" title='llvm::TargetPassConfig::addPreISel' data-ref="_ZN4llvm16TargetPassConfig10addPreISelEv">addPreISel</dfn>() {</td></tr>
<tr><th id="340">340</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="341">341</th><td>  }</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <i class="doc">/// addMachineSSAOptimization - Add standard passes that optimize machine</i></td></tr>
<tr><th id="344">344</th><td><i class="doc">  /// instructions in SSA form.</i></td></tr>
<tr><th id="345">345</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm16TargetPassConfig25addMachineSSAOptimizationEv" title='llvm::TargetPassConfig::addMachineSSAOptimization' data-ref="_ZN4llvm16TargetPassConfig25addMachineSSAOptimizationEv">addMachineSSAOptimization</dfn>();</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <i class="doc">/// Add passes that optimize instruction level parallelism for out-of-order</i></td></tr>
<tr><th id="348">348</th><td><i class="doc">  /// targets. These passes are run while the machine code is still in SSA</i></td></tr>
<tr><th id="349">349</th><td><i class="doc">  /// form, so they can use MachineTraceMetrics to control their heuristics.</i></td></tr>
<tr><th id="350">350</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="351">351</th><td><i class="doc">  /// All passes added here should preserve the MachineDominatorTree,</i></td></tr>
<tr><th id="352">352</th><td><i class="doc">  /// MachineLoopInfo, and MachineTraceMetrics analyses.</i></td></tr>
<tr><th id="353">353</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZN4llvm16TargetPassConfig10addILPOptsEv" title='llvm::TargetPassConfig::addILPOpts' data-ref="_ZN4llvm16TargetPassConfig10addILPOptsEv">addILPOpts</dfn>() {</td></tr>
<tr><th id="354">354</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="355">355</th><td>  }</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>  <i class="doc">/// This method may be implemented by targets that want to run passes</i></td></tr>
<tr><th id="358">358</th><td><i class="doc">  /// immediately before register allocation.</i></td></tr>
<tr><th id="359">359</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm16TargetPassConfig14addPreRegAllocEv" title='llvm::TargetPassConfig::addPreRegAlloc' data-ref="_ZN4llvm16TargetPassConfig14addPreRegAllocEv">addPreRegAlloc</dfn>() { }</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <i class="doc">/// createTargetRegisterAllocator - Create the register allocator pass for</i></td></tr>
<tr><th id="362">362</th><td><i class="doc">  /// this target at the current optimization level.</i></td></tr>
<tr><th id="363">363</th><td>  <b>virtual</b> <a class="type" href="../Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="virtual decl" id="_ZN4llvm16TargetPassConfig29createTargetRegisterAllocatorEb" title='llvm::TargetPassConfig::createTargetRegisterAllocator' data-ref="_ZN4llvm16TargetPassConfig29createTargetRegisterAllocatorEb">createTargetRegisterAllocator</dfn>(<em>bool</em> <dfn class="local col6 decl" id="66Optimized" title='Optimized' data-type='bool' data-ref="66Optimized">Optimized</dfn>);</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>  <i class="doc">/// addFastRegAlloc - Add the minimum set of target-independent passes that</i></td></tr>
<tr><th id="366">366</th><td><i class="doc">  /// are required for fast register allocation.</i></td></tr>
<tr><th id="367">367</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm16TargetPassConfig15addFastRegAllocEv" title='llvm::TargetPassConfig::addFastRegAlloc' data-ref="_ZN4llvm16TargetPassConfig15addFastRegAllocEv">addFastRegAlloc</dfn>();</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <i class="doc">/// addOptimizedRegAlloc - Add passes related to register allocation.</i></td></tr>
<tr><th id="370">370</th><td><i class="doc">  /// LLVMTargetMachine provides standard regalloc passes for most targets.</i></td></tr>
<tr><th id="371">371</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm16TargetPassConfig20addOptimizedRegAllocEv" title='llvm::TargetPassConfig::addOptimizedRegAlloc' data-ref="_ZN4llvm16TargetPassConfig20addOptimizedRegAllocEv">addOptimizedRegAlloc</dfn>();</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <i class="doc">/// addPreRewrite - Add passes to the optimized register allocation pipeline</i></td></tr>
<tr><th id="374">374</th><td><i class="doc">  /// after register allocation is complete, but before virtual registers are</i></td></tr>
<tr><th id="375">375</th><td><i class="doc">  /// rewritten to physical registers.</i></td></tr>
<tr><th id="376">376</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="377">377</th><td><i class="doc">  /// These passes must preserve VirtRegMap and LiveIntervals, and when running</i></td></tr>
<tr><th id="378">378</th><td><i class="doc">  /// after RABasic or RAGreedy, they should take advantage of LiveRegMatrix.</i></td></tr>
<tr><th id="379">379</th><td><i class="doc">  /// When these passes run, VirtRegMap contains legal physreg assignments for</i></td></tr>
<tr><th id="380">380</th><td><i class="doc">  /// all virtual registers.</i></td></tr>
<tr><th id="381">381</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="382">382</th><td><i class="doc">  /// Note if the target overloads addRegAssignAndRewriteOptimized, this may not</i></td></tr>
<tr><th id="383">383</th><td><i class="doc">  /// be honored. This is also not generally used for the the fast variant,</i></td></tr>
<tr><th id="384">384</th><td><i class="doc">  /// where the allocation and rewriting are done in one pass.</i></td></tr>
<tr><th id="385">385</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZN4llvm16TargetPassConfig13addPreRewriteEv" title='llvm::TargetPassConfig::addPreRewrite' data-ref="_ZN4llvm16TargetPassConfig13addPreRewriteEv">addPreRewrite</dfn>() {</td></tr>
<tr><th id="386">386</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="387">387</th><td>  }</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <i class="doc">/// Add passes to be run immediately after virtual registers are rewritten</i></td></tr>
<tr><th id="390">390</th><td><i class="doc">  /// to physical registers.</i></td></tr>
<tr><th id="391">391</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm16TargetPassConfig14addPostRewriteEv" title='llvm::TargetPassConfig::addPostRewrite' data-ref="_ZN4llvm16TargetPassConfig14addPostRewriteEv">addPostRewrite</dfn>() { }</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <i class="doc">/// This method may be implemented by targets that want to run passes after</i></td></tr>
<tr><th id="394">394</th><td><i class="doc">  /// register allocation pass pipeline but before prolog-epilog insertion.</i></td></tr>
<tr><th id="395">395</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm16TargetPassConfig15addPostRegAllocEv" title='llvm::TargetPassConfig::addPostRegAlloc' data-ref="_ZN4llvm16TargetPassConfig15addPostRegAllocEv">addPostRegAlloc</dfn>() { }</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>  <i class="doc">/// Add passes that optimize machine instructions after register allocation.</i></td></tr>
<tr><th id="398">398</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm16TargetPassConfig26addMachineLateOptimizationEv" title='llvm::TargetPassConfig::addMachineLateOptimization' data-ref="_ZN4llvm16TargetPassConfig26addMachineLateOptimizationEv">addMachineLateOptimization</dfn>();</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <i class="doc">/// This method may be implemented by targets that want to run passes after</i></td></tr>
<tr><th id="401">401</th><td><i class="doc">  /// prolog-epilog insertion and before the second instruction scheduling pass.</i></td></tr>
<tr><th id="402">402</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm16TargetPassConfig12addPreSched2Ev" title='llvm::TargetPassConfig::addPreSched2' data-ref="_ZN4llvm16TargetPassConfig12addPreSched2Ev">addPreSched2</dfn>() { }</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <i class="doc">/// addGCPasses - Add late codegen passes that analyze code for garbage</i></td></tr>
<tr><th id="405">405</th><td><i class="doc">  /// collection. This should return true if GC info should be printed after</i></td></tr>
<tr><th id="406">406</th><td><i class="doc">  /// these passes.</i></td></tr>
<tr><th id="407">407</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZN4llvm16TargetPassConfig11addGCPassesEv" title='llvm::TargetPassConfig::addGCPasses' data-ref="_ZN4llvm16TargetPassConfig11addGCPassesEv">addGCPasses</dfn>();</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <i class="doc">/// Add standard basic block placement passes.</i></td></tr>
<tr><th id="410">410</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm16TargetPassConfig17addBlockPlacementEv" title='llvm::TargetPassConfig::addBlockPlacement' data-ref="_ZN4llvm16TargetPassConfig17addBlockPlacementEv">addBlockPlacement</dfn>();</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <i class="doc">/// This pass may be implemented by targets that want to run passes</i></td></tr>
<tr><th id="413">413</th><td><i class="doc">  /// immediately before machine code is emitted.</i></td></tr>
<tr><th id="414">414</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm16TargetPassConfig14addPreEmitPassEv" title='llvm::TargetPassConfig::addPreEmitPass' data-ref="_ZN4llvm16TargetPassConfig14addPreEmitPassEv">addPreEmitPass</dfn>() { }</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>  <i class="doc">/// Targets may add passes immediately before machine code is emitted in this</i></td></tr>
<tr><th id="417">417</th><td><i class="doc">  /// callback. This is called even later than `addPreEmitPass`.</i></td></tr>
<tr><th id="418">418</th><td><i class="doc">  // FIXME: Rename `addPreEmitPass` to something more sensible given its actual</i></td></tr>
<tr><th id="419">419</th><td><i class="doc">  // position and remove the `2` suffix here as this callback is what</i></td></tr>
<tr><th id="420">420</th><td><i class="doc">  // `addPreEmitPass` *should* be but in reality isn't.</i></td></tr>
<tr><th id="421">421</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm16TargetPassConfig15addPreEmitPass2Ev" title='llvm::TargetPassConfig::addPreEmitPass2' data-ref="_ZN4llvm16TargetPassConfig15addPreEmitPass2Ev">addPreEmitPass2</dfn>() {}</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>  <i class="doc">/// Utilities for targets to add passes to the pass manager.</i></td></tr>
<tr><th id="424">424</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="425">425</th><td><i class="doc"></i></td></tr>
<tr><th id="426">426</th><td><i class="doc">  /// Add a CodeGen pass at this point in the pipeline after checking overrides.</i></td></tr>
<tr><th id="427">427</th><td><i class="doc">  /// Return the pass that was added, or zero if no pass was added.</i></td></tr>
<tr><th id="428">428</th><td><i class="doc">  ///<span class="command"> @p</span> <span class="arg">printAfter</span>    if true and adding a machine function pass add an extra</i></td></tr>
<tr><th id="429">429</th><td><i class="doc">  ///                  machine printer pass afterwards</i></td></tr>
<tr><th id="430">430</th><td><i class="doc">  ///<span class="command"> @p</span> <span class="arg">verifyAfter</span>   if true and adding a machine function pass add an extra</i></td></tr>
<tr><th id="431">431</th><td><i class="doc">  ///                  machine verification pass afterwards.</i></td></tr>
<tr><th id="432">432</th><td>  <a class="typedef" href="../Pass.h.html#llvm::AnalysisID" title='llvm::AnalysisID' data-type='const void *' data-ref="llvm::AnalysisID">AnalysisID</a> <dfn class="decl" id="_ZN4llvm16TargetPassConfig7addPassEPKvbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPKvbb">addPass</dfn>(<a class="typedef" href="../Pass.h.html#llvm::AnalysisID" title='llvm::AnalysisID' data-type='const void *' data-ref="llvm::AnalysisID">AnalysisID</a> <dfn class="local col7 decl" id="67PassID" title='PassID' data-type='AnalysisID' data-ref="67PassID">PassID</dfn>, <em>bool</em> <dfn class="local col8 decl" id="68verifyAfter" title='verifyAfter' data-type='bool' data-ref="68verifyAfter">verifyAfter</dfn> = <b>true</b>,</td></tr>
<tr><th id="433">433</th><td>                     <em>bool</em> <dfn class="local col9 decl" id="69printAfter" title='printAfter' data-type='bool' data-ref="69printAfter">printAfter</dfn> = <b>true</b>);</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <i class="doc">/// Add a pass to the PassManager if that pass is supposed to be run, as</i></td></tr>
<tr><th id="436">436</th><td><i class="doc">  /// determined by the StartAfter and StopAfter options. Takes ownership of the</i></td></tr>
<tr><th id="437">437</th><td><i class="doc">  /// pass.</i></td></tr>
<tr><th id="438">438</th><td><i class="doc">  ///<span class="command"> @p</span> <span class="arg">printAfter</span>    if true and adding a machine function pass add an extra</i></td></tr>
<tr><th id="439">439</th><td><i class="doc">  ///                  machine printer pass afterwards</i></td></tr>
<tr><th id="440">440</th><td><i class="doc">  ///<span class="command"> @p</span> <span class="arg">verifyAfter</span>   if true and adding a machine function pass add an extra</i></td></tr>
<tr><th id="441">441</th><td><i class="doc">  ///                  machine verification pass afterwards.</i></td></tr>
<tr><th id="442">442</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</dfn>(<a class="type" href="../Pass.h.html#llvm::Pass" title='llvm::Pass' data-ref="llvm::Pass">Pass</a> *<dfn class="local col0 decl" id="70P" title='P' data-type='llvm::Pass *' data-ref="70P">P</dfn>, <em>bool</em> <dfn class="local col1 decl" id="71verifyAfter" title='verifyAfter' data-type='bool' data-ref="71verifyAfter">verifyAfter</dfn> = <b>true</b>, <em>bool</em> <dfn class="local col2 decl" id="72printAfter" title='printAfter' data-type='bool' data-ref="72printAfter">printAfter</dfn> = <b>true</b>);</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <i class="doc">/// addMachinePasses helper to create the target-selected or overriden</i></td></tr>
<tr><th id="445">445</th><td><i class="doc">  /// regalloc pass.</i></td></tr>
<tr><th id="446">446</th><td>  <b>virtual</b> <a class="type" href="../Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="virtual decl" id="_ZN4llvm16TargetPassConfig18createRegAllocPassEb" title='llvm::TargetPassConfig::createRegAllocPass' data-ref="_ZN4llvm16TargetPassConfig18createRegAllocPassEb">createRegAllocPass</dfn>(<em>bool</em> <dfn class="local col3 decl" id="73Optimized" title='Optimized' data-type='bool' data-ref="73Optimized">Optimized</dfn>);</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>  <i class="doc">/// Add core register alloator passes which do the actual register assignment</i></td></tr>
<tr><th id="449">449</th><td><i class="doc">  /// and rewriting. <span class="command">\returns</span> true if any passes were added.</i></td></tr>
<tr><th id="450">450</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZN4llvm16TargetPassConfig20addRegAssignmentFastEv" title='llvm::TargetPassConfig::addRegAssignmentFast' data-ref="_ZN4llvm16TargetPassConfig20addRegAssignmentFastEv">addRegAssignmentFast</dfn>();</td></tr>
<tr><th id="451">451</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZN4llvm16TargetPassConfig25addRegAssignmentOptimizedEv" title='llvm::TargetPassConfig::addRegAssignmentOptimized' data-ref="_ZN4llvm16TargetPassConfig25addRegAssignmentOptimizedEv">addRegAssignmentOptimized</dfn>();</td></tr>
<tr><th id="452">452</th><td>};</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_CODEGEN_TARGETPASSCONFIG_H</u></td></tr>
<tr><th id="457">457</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../clang/tools/clang-fuzzer/handle-llvm/handle_llvm.cpp.html'>llvm/clang/tools/clang-fuzzer/handle-llvm/handle_llvm.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
