
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.411491                       # Number of seconds simulated
sim_ticks                                411490557000                       # Number of ticks simulated
final_tick                               411490557000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 879830                       # Simulator instruction rate (inst/s)
host_op_rate                                  1598940                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2006218727                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660272                       # Number of bytes of host memory used
host_seconds                                   205.11                       # Real time elapsed on the host
sim_insts                                   180459816                       # Number of instructions simulated
sim_ops                                     327954652                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           23680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        12217728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12241408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        23680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     10823168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10823168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           190902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              191272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        169112                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             169112                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              57547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           29691393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29748940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         57547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            57547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        26302348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26302348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        26302348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             57547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          29691393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             56051289                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    76249205                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    24422477                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          4030                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           928                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   233219902                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    411490557000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        822981114                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   180459816                       # Number of instructions committed
system.cpu.committedOps                     327954652                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             319699226                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                7001133                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     6595382                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     18808789                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    319699226                       # number of integer instructions
system.cpu.num_fp_insts                       7001133                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           702962801                       # number of times the integer registers were read
system.cpu.num_int_register_writes          283967339                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              6001309                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             5000633                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            158344604                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           106972798                       # number of times the CC registers were written
system.cpu.num_mem_refs                     100671678                       # number of memory refs
system.cpu.num_load_insts                    76249201                       # Number of load instructions
system.cpu.num_store_insts                   24422477                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  822981114                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          27567436                       # Number of branches fetched
system.cpu.op_class::No_OpClass               4659843      1.42%      1.42% # Class of executed instruction
system.cpu.op_class::IntAlu                 210174583     64.09%     65.51% # Class of executed instruction
system.cpu.op_class::IntMult                        5      0.00%     65.51% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448053      2.58%     68.08% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2000135      0.61%     68.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.69% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.69% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.69% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.69% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.69% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.69% # Class of executed instruction
system.cpu.op_class::SimdAlu                       94      0.00%     68.69% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.69% # Class of executed instruction
system.cpu.op_class::SimdCvt                       46      0.00%     68.69% # Class of executed instruction
system.cpu.op_class::SimdMisc                 2000215      0.61%     69.30% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.30% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.30% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.30% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.30% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.30% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.30% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.30% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.30% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.30% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.30% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.30% # Class of executed instruction
system.cpu.op_class::MemRead                 76249151     23.25%     92.55% # Class of executed instruction
system.cpu.op_class::MemWrite                22422023      6.84%     99.39% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  50      0.00%     99.39% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            2000454      0.61%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  327954652                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.147664                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           100671682                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            304474                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            330.641309                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            764000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.147664                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         201647838                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        201647838                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     76007987                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        76007987                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     24281756                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24281756                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     100289743                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        100289743                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    100289743                       # number of overall hits
system.cpu.dcache.overall_hits::total       100289743                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       241218                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        241218                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       140721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       140721                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       381939                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         381939                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       381939                       # number of overall misses
system.cpu.dcache.overall_misses::total        381939                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  56624429000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  56624429000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  21287822000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21287822000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  77912251000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  77912251000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  77912251000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  77912251000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     76249205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     76249205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     24422477                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24422477                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    100671682                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    100671682                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    100671682                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    100671682                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003164                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005762                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003794                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003794                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003794                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003794                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 234743.796068                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 234743.796068                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 151276.795930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 151276.795930                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 203991.346786                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 203991.346786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 203991.346786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 203991.346786                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       292838                       # number of writebacks
system.cpu.dcache.writebacks::total            292838                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       241218                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       241218                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       140721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       140721                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       381939                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       381939                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       381939                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       381939                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  56383211000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  56383211000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  21147101000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21147101000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  77530312000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  77530312000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  77530312000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  77530312000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005762                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005762                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003794                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003794                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003794                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003794                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 233743.796068                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 233743.796068                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 150276.795930                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 150276.795930                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 202991.346786                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 202991.346786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 202991.346786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 202991.346786                       # average overall mshr miss latency
system.cpu.dcache.replacements                 303962                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           318.474305                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           233219902                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               375                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          621919.738667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   318.474305                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.622020                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.622020                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         466440179                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        466440179                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    233219527                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       233219527                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     233219527                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        233219527                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    233219527                       # number of overall hits
system.cpu.icache.overall_hits::total       233219527                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          375                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           375                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          375                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            375                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          375                       # number of overall misses
system.cpu.icache.overall_misses::total           375                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     69040000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69040000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     69040000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69040000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     69040000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69040000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    233219902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    233219902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    233219902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    233219902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    233219902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    233219902                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 184106.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 184106.666667                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 184106.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 184106.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 184106.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 184106.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           55                       # number of writebacks
system.cpu.icache.writebacks::total                55                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          375                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          375                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          375                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          375                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          375                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          375                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     68665000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68665000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     68665000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68665000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     68665000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68665000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 183106.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 183106.666667                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 183106.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 183106.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 183106.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 183106.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                     55                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2039.859986                       # Cycle average of tags in use
system.l2.tags.total_refs                      686331                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    274664                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.498802                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.569693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          3.527195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2035.763099                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.994025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996025                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2045                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5765312                       # Number of tag accesses
system.l2.tags.data_accesses                  5765312                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       292838                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           292838                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           55                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               55                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             77465                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                77465                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                545                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   545                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  5                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          29661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29661                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     5                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 30206                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30211                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    5                       # number of overall hits
system.l2.overall_hits::cpu.data                30206                       # number of overall hits
system.l2.overall_hits::total                   30211                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            62711                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               62711                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           370                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              370                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       211557                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          211557                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 370                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              274268                       # number of demand (read+write) misses
system.l2.demand_misses::total                 274638                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                370                       # number of overall misses
system.l2.overall_misses::cpu.data             274268                       # number of overall misses
system.l2.overall_misses::total                274638                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20116914500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20116914500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     68049500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68049500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  55709942500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  55709942500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      68049500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   75826857000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      75894906500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     68049500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  75826857000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     75894906500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       292838                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       292838                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           55                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           55                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         77465                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            77465                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          63256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             63256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          375                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            375                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       241218                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        241218                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               375                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            304474                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               304849                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              375                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           304474                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              304849                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.991384                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991384                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.986667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.986667                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.877037                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.877037                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.986667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.900793                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.900898                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.986667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.900793                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.900898                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 320787.652884                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 320787.652884                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 183917.567568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 183917.567568                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 263333.014270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 263333.014270                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 183917.567568                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 276469.938163                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 276345.249019                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 183917.567568                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 276469.938163                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 276345.249019                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               265156                       # number of writebacks
system.l2.writebacks::total                    265156                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        62711                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          62711                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          370                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          370                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       211557                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       211557                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         274268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            274638                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        274268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           274638                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19489804500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19489804500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     64349500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64349500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  53594372500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  53594372500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     64349500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  73084177000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  73148526500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     64349500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  73084177000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  73148526500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.991384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.986667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.877037                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.877037                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.986667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.900793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.900898                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.986667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.900793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.900898                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 310787.652884                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 310787.652884                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 173917.567568                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 173917.567568                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 253333.014270                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 253333.014270                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 173917.567568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 266469.938163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 266345.249019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 173917.567568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 266469.938163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 266345.249019                       # average overall mshr miss latency
system.l2.replacements                         272616                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 15670.838910                       # Cycle average of tags in use
system.l3.tags.total_refs                      546758                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    202644                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.698121                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      622.049915                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         15.461358                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15033.327637                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.037967                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000944                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.917562                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.956472                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16384                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    749552                       # Number of tag accesses
system.l3.tags.data_accesses                   749552                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       265156                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           265156                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                284                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   284                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          83082                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             83082                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 83366                       # number of demand (read+write) hits
system.l3.demand_hits::total                    83366                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                83366                       # number of overall hits
system.l3.overall_hits::total                   83366                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62427                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62427                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          370                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       128475                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          128845                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 370                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              190902                       # number of demand (read+write) misses
system.l3.demand_misses::total                 191272                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                370                       # number of overall misses
system.l3.overall_misses::cpu.data             190902                       # number of overall misses
system.l3.overall_misses::total                191272                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18797001500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18797001500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     60279500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  50392052000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  50452331500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      60279500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   69189053500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      69249333000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     60279500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  69189053500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     69249333000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       265156                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       265156                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          62711                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             62711                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          370                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       211557                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        211927                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               370                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            274268                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               274638                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              370                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           274268                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              274638                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.995471                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.995471                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.607283                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.607969                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.696042                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.696451                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.696042                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.696451                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 301103.713137                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 301103.713137                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 162917.567568                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 392232.356490                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 391573.840661                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 162917.567568                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 362432.313438                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 362046.368522                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 162917.567568                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 362432.313438                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 362046.368522                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               169112                       # number of writebacks
system.l3.writebacks::total                    169112                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          150                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           150                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62427                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62427                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          370                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       128475                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       128845                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            370                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         190902                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            191272                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           370                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        190902                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           191272                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  18172731500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  18172731500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     56579500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  49107302000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  49163881500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     56579500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  67280033500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  67336613000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     56579500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  67280033500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  67336613000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.995471                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.995471                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.607283                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.607969                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.696042                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.696451                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.696042                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.696451                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 291103.713137                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 291103.713137                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 152917.567568                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 382232.356490                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 381573.840661                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 152917.567568                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 352432.313438                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 352046.368522                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 152917.567568                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 352432.313438                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 352046.368522                       # average overall mshr miss latency
system.l3.replacements                         186260                       # number of replacements
system.membus.snoop_filter.tot_requests        370546                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       179274                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             128845                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       169112                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5456                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62427                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62427                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        128845                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       557112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       557112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 557112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     23064576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     23064576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23064576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            191272                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  191272    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              191272                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1046996000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          956362000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       686331                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       381482                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3990                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3990                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241593                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       727106                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           55                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           35732                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           77465                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          77465                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            63256                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           63256                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           375                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       241218                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1067840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1068645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        27520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     38227968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               38255488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          458876                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27793152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           841190                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004743                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.068708                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 837200     99.53%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3990      0.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             841190                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          636058500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            562500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         495443500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 411490557000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            211927                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       434268                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           24262                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            62711                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           62711                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       211927                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       821546                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     34546816                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          186260                       # Total snoops (count)
system.tol3bus.snoopTraffic                  10823168                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           733169                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.254048                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.435325                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 546909     74.60%     74.60% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 186260     25.40%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             733169                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          538610999                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         411957001                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
