{
    "name": "core_uriscv",
    "folder": "core_uriscv",
    "sim_files": [],
    "files": [
        "src_v/riscv_core.v"
    ],
    "include_dirs": [
        "src_v"
    ],
    "repository": "https://github.com/ultraembedded/core_uriscv.git",
    "top_module": "riscv_core",
    "extra_flags": [],
    "language_version": "2017",
    "march": "rv32i",
    "two_memory": false,
    "is_simulable": true
}