{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591961866095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591961866102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 12 13:37:45 2020 " "Processing started: Fri Jun 12 13:37:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591961866102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961866102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_NIOS -c VGA_NIOS " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_NIOS -c VGA_NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961866102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591961866970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591961866970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_002 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876913 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios_mm_interconnect_0_rsp_demux_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_002 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876939 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876939 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876939 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876939 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591961876945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591961876950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876960 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591961876965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591961876966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios_mm_interconnect_0_router_006_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876966 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_006 " "Found entity 2: nios_mm_interconnect_0_router_006" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591961876968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591961876968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_mm_interconnect_0_router_004_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876969 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_004 " "Found entity 2: nios_mm_interconnect_0_router_004" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591961876969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591961876969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_mm_interconnect_0_router_003_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876970 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_003 " "Found entity 2: nios_mm_interconnect_0_router_003" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591961876972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591961876972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876973 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591961876975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591961876975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_mm_interconnect_0_router_001_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876976 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_001 " "Found entity 2: nios_mm_interconnect_0_router_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591961876977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591961876978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876978 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "nios/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_vga_controller_0 " "Found entity 1: nios_video_vga_controller_0" {  } { { "nios/synthesis/submodules/nios_video_vga_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "nios/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "nios/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961876999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961876999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_video_dma_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_video_dma_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_dma_controller_0 " "Found entity 1: nios_video_dma_controller_0" {  } { { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_sram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sram_0 " "Found entity 1: nios_sram_0" {  } { { "nios/synthesis/submodules/nios_sram_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_sram_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0 " "Found entity 1: nios_nios2_gen2_0" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: nios_nios2_gen2_0_cpu_ic_data_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: nios_nios2_gen2_0_cpu_ic_tag_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_nios2_gen2_0_cpu_bht_module " "Found entity 3: nios_nios2_gen2_0_cpu_bht_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: nios_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: nios_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: nios_nios2_gen2_0_cpu_dc_tag_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: nios_nios2_gen2_0_cpu_dc_data_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: nios_nios2_gen2_0_cpu_dc_victim_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: nios_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: nios_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: nios_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: nios_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: nios_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: nios_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: nios_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: nios_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: nios_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: nios_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: nios_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: nios_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: nios_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: nios_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: nios_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_nios2_gen2_0_cpu " "Found entity 27: nios_nios2_gen2_0_cpu" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_mult_cell " "Found entity 1: nios_nios2_gen2_0_cpu_mult_cell" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_nios2_gen2_0_cpu_test_bench" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_jtag_uart_0_sim_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877839 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_jtag_uart_0_scfifo_w " "Found entity 2: nios_jtag_uart_0_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877839 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_jtag_uart_0_sim_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877839 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_jtag_uart_0_scfifo_r " "Found entity 4: nios_jtag_uart_0_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877839 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_jtag_uart_0 " "Found entity 5: nios_jtag_uart_0" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file nios/synthesis/submodules/nios_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_altpll_0_dffpipe_l2c " "Found entity 1: nios_altpll_0_dffpipe_l2c" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877842 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_altpll_0_stdsync_sv6 " "Found entity 2: nios_altpll_0_stdsync_sv6" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877842 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_altpll_0_altpll_m342 " "Found entity 3: nios_altpll_0_altpll_m342" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877842 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_altpll_0 " "Found entity 4: nios_altpll_0" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_altpll_0.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file video/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "VIDEO/RESET_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/RESET_DELAY.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/fpsmonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file video/fpsmonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "VIDEO/FpsMonitor.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "VIDEO/D8M_LUT.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file video/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "VIDEO/CLOCK_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/CLOCK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877852 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(301) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections" {  } { { "VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1591961877854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/mipi_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/mipi_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877856 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1591961877858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/mipi_bridge_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/mipi_bridge_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/mipi_bridge_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/mipi_bridge_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "VIDEO/MIPI_CAMERA/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_write_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_write_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "VIDEO/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "VIDEO/MIPI_CAMERA/I2C_RESET_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "VIDEO/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "VIDEO/MIPI_CAMERA/CLOCKMEM.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/vga_read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/vga_read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_READ_COUNTER " "Found entity 1: VGA_READ_COUNTER" {  } { { "VIDEO/D8M/VGA_READ_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/VGA_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/raw2rgb_l.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/raw2rgb_l.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_L " "Found entity 1: RAW2RGB_L" {  } { { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/raw_rgb_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/raw_rgb_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "VIDEO/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW_RGB_BIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/line_buffer_j.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/line_buffer_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/d8m_write_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/d8m_write_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_WRITE_COUNTER " "Found entity 1: D8M_WRITE_COUNTER" {  } { { "VIDEO/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_WRITE_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/d8m_set.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/d8m_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_SET " "Found entity 1: D8M_SET" {  } { { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877885 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref VGA_NIOS.v(148) " "Verilog HDL Declaration warning at VGA_NIOS.v(148): \"ref\" is SystemVerilog-2005 keyword" {  } { { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 148 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1591961877887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_NIOS " "Found entity 1: VGA_NIOS" {  } { { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file video/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll " "Found entity 1: video_pll" {  } { { "VIDEO/video_pll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/video_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961877893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961877893 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VGA_NIOS.v(194) " "Verilog HDL Instantiation warning at VGA_NIOS.v(194): instance has no name" {  } { { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1591961877985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_NIOS " "Elaborating entity \"VGA_NIOS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591961878177 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "CAMERA_I2C_SCL_AF VGA_NIOS.v(77) " "Verilog HDL warning at VGA_NIOS.v(77): object CAMERA_I2C_SCL_AF used but never assigned" {  } { { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 77 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1591961878178 "|VGA_NIOS"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CAMERA_I2C_SCL_AF 0 VGA_NIOS.v(77) " "Net \"CAMERA_I2C_SCL_AF\" at VGA_NIOS.v(77) has no driver or initial value, using a default initial value '0'" {  } { { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1591961878180 "|VGA_NIOS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG VGA_NIOS.v(9) " "Output port \"LEDG\" at VGA_NIOS.v(9) has no driver" {  } { { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591961878180 "|VGA_NIOS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR VGA_NIOS.v(10) " "Output port \"LEDR\" at VGA_NIOS.v(10) has no driver" {  } { { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591961878181 "|VGA_NIOS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK VGA_NIOS.v(51) " "Output port \"MIPI_MCLK\" at VGA_NIOS.v(51) has no driver" {  } { { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591961878181 "|VGA_NIOS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DELAY CLOCK_DELAY:del1 " "Elaborating entity \"CLOCK_DELAY\" for hierarchy \"CLOCK_DELAY:del1\"" {  } { { "VGA_NIOS.v" "del1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_LUT D8M_LUT:g_lut " "Elaborating entity \"D8M_LUT\" for hierarchy \"D8M_LUT:g_lut\"" {  } { { "VGA_NIOS.v" "g_lut" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878216 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NEW_MIPI_PIXEL_D1 D8M_LUT.v(10) " "Output port \"NEW_MIPI_PIXEL_D1\" at D8M_LUT.v(10) has no driver" {  } { { "VIDEO/D8M_LUT.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M_LUT.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591961878219 "|VGA_NIOS|D8M_LUT:g_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY RESET_DELAY:u2 " "Elaborating entity \"RESET_DELAY\" for hierarchy \"RESET_DELAY:u2\"" {  } { { "VGA_NIOS.v" "u2" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CAMERA_Config MIPI_BRIDGE_CAMERA_Config:cfin " "Elaborating entity \"MIPI_BRIDGE_CAMERA_Config\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\"" {  } { { "VGA_NIOS.v" "cfin" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878223 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VCM_I2C_SCL MIPI_BRIDGE_CAMERA_Config.v(20) " "Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned" {  } { { "VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1591961878223 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VCM_I2C_SCL 0 MIPI_BRIDGE_CAMERA_Config.v(20) " "Net \"VCM_I2C_SCL\" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1591961878224 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STEP MIPI_BRIDGE_CAMERA_Config.v(12) " "Output port \"STEP\" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver" {  } { { "VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591961878224 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_CAMERA_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv " "Elaborating entity \"MIPI_CAMERA_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\"" {  } { { "VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "camiv" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_CAMERA_CONFIG.v(128) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8)" {  } { { "VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878235 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(174) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16)" {  } { { "VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878235 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(201) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16)" {  } { { "VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878236 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MIPI_CAMERA_CONFIG.v(226) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1)" {  } { { "VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878236 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ID2 MIPI_CAMERA_CONFIG.v(12) " "Output port \"ID2\" at MIPI_CAMERA_CONFIG.v(12) has no driver" {  } { { "VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591961878236 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WORD_DATA\[15..8\] MIPI_CAMERA_CONFIG.v(20) " "Output port \"WORD_DATA\[15..8\]\" at MIPI_CAMERA_CONFIG.v(20) has no driver" {  } { { "VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591961878236 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_CAMERA_CONFIG.v(31) " "Output port \"TR\" at MIPI_CAMERA_CONFIG.v(31) has no driver" {  } { { "VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591961878236 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKMEM MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1 " "Elaborating entity \"CLOCKMEM\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\"" {  } { { "VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "c1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd\"" {  } { { "VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "wrd" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(72) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8)" {  } { { "VIDEO/MIPI_CAMERA/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_WRITE_WDATA.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878241 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(143) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8)" {  } { { "VIDEO/MIPI_CAMERA/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_WRITE_WDATA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878241 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(153) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8)" {  } { { "VIDEO/MIPI_CAMERA/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_WRITE_WDATA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878241 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_PTR MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt " "Elaborating entity \"I2C_WRITE_PTR\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\"" {  } { { "VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "wpt" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(61) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8)" {  } { { "VIDEO/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_WRITE_PTR.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878245 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(125) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8)" {  } { { "VIDEO/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_WRITE_PTR.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878245 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(135) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8)" {  } { { "VIDEO/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_WRITE_PTR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878245 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(160) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8)" {  } { { "VIDEO/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_WRITE_PTR.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878245 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_DATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd " "Elaborating entity \"I2C_READ_DATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd\"" {  } { { "VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "rd" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878246 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_DATA.v(53) " "Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9)" {  } { { "VIDEO/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_READ_DATA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878249 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(67) " "Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8)" {  } { { "VIDEO/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_READ_DATA.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878249 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(90) " "Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "VIDEO/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_READ_DATA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878249 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(93) " "Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8)" {  } { { "VIDEO/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_READ_DATA.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878249 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(104) " "Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8)" {  } { { "VIDEO/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_READ_DATA.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878249 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(168) " "Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8)" {  } { { "VIDEO/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_READ_DATA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878249 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(178) " "Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8)" {  } { { "VIDEO/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_READ_DATA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878249 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ_DATA.v(141) " "Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item" {  } { { "VIDEO/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/I2C_READ_DATA.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1591961878249 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RESET_DELAY MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY " "Elaborating entity \"I2C_RESET_DELAY\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY\"" {  } { { "VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "DY" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv " "Elaborating entity \"MIPI_BRIDGE_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\"" {  } { { "VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "mpiv" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(131) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8)" {  } { { "VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878258 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(178) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8)" {  } { { "VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878258 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(203) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8)" {  } { { "VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878258 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(241) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16)" {  } { { "VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878258 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(242) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16)" {  } { { "VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878258 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(243) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16)" {  } { { "VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878258 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(244) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16)" {  } { { "VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878258 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(245) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16)" {  } { { "VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878258 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_BRIDGE_CONFIG.v(36) " "Output port \"TR\" at MIPI_BRIDGE_CONFIG.v(36) has no driver" {  } { { "VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591961878258 "|VGA_NIOS|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll video_pll:ref " "Elaborating entity \"video_pll\" for hierarchy \"video_pll:ref\"" {  } { { "VGA_NIOS.v" "ref" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll video_pll:ref\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"video_pll:ref\|altpll:altpll_component\"" {  } { { "VIDEO/video_pll.v" "altpll_component" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/video_pll.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pll:ref\|altpll:altpll_component " "Elaborated megafunction instantiation \"video_pll:ref\|altpll:altpll_component\"" {  } { { "VIDEO/video_pll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/video_pll.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pll:ref\|altpll:altpll_component " "Instantiated megafunction \"video_pll:ref\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=video_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=video_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878310 ""}  } { { "VIDEO/video_pll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/video_pll.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591961878310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/video_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll_altpll " "Found entity 1: video_pll_altpll" {  } { { "db/video_pll_altpll.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/video_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961878362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961878362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll_altpll video_pll:ref\|altpll:altpll_component\|video_pll_altpll:auto_generated " "Elaborating entity \"video_pll_altpll\" for hierarchy \"video_pll:ref\|altpll:altpll_component\|video_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_SET D8M_SET:ccd " "Elaborating entity \"D8M_SET\" for hierarchy \"D8M_SET:ccd\"" {  } { { "VGA_NIOS.v" "ccd" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878368 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oRESET_N D8M_SET.v(4) " "Output port \"oRESET_N\" at D8M_SET.v(4) has no driver" {  } { { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591961878368 "|VGA_NIOS|D8M_SET:ccd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK D8M_SET.v(5) " "Output port \"SCLK\" at D8M_SET.v(5) has no driver" {  } { { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591961878369 "|VGA_NIOS|D8M_SET:ccd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CCD_DVAL D8M_SET.v(22) " "Output port \"CCD_DVAL\" at D8M_SET.v(22) has no driver" {  } { { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591961878369 "|VGA_NIOS|D8M_SET:ccd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CCD_LDVAL D8M_SET.v(23) " "Output port \"CCD_LDVAL\" at D8M_SET.v(23) has no driver" {  } { { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591961878369 "|VGA_NIOS|D8M_SET:ccd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CCD_FDVAL D8M_SET.v(24) " "Output port \"CCD_FDVAL\" at D8M_SET.v(24) has no driver" {  } { { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591961878369 "|VGA_NIOS|D8M_SET:ccd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_WRITE_COUNTER D8M_SET:ccd\|D8M_WRITE_COUNTER:u3 " "Elaborating entity \"D8M_WRITE_COUNTER\" for hierarchy \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\"" {  } { { "VIDEO/D8M/D8M_SET.v" "u3" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878370 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(36) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(36): truncated value with size 32 to match size of target (16)" {  } { { "VIDEO/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_WRITE_COUNTER.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878371 "|VGA_NIOS|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(41) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(41): truncated value with size 32 to match size of target (16)" {  } { { "VIDEO/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_WRITE_COUNTER.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878371 "|VGA_NIOS|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(46) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(46): truncated value with size 32 to match size of target (16)" {  } { { "VIDEO/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_WRITE_COUNTER.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878371 "|VGA_NIOS|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(49) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(49): truncated value with size 32 to match size of target (16)" {  } { { "VIDEO/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_WRITE_COUNTER.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878371 "|VGA_NIOS|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_READ_COUNTER D8M_SET:ccd\|VGA_READ_COUNTER:cnt " "Elaborating entity \"VGA_READ_COUNTER\" for hierarchy \"D8M_SET:ccd\|VGA_READ_COUNTER:cnt\"" {  } { { "VIDEO/D8M/D8M_SET.v" "cnt" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_READ_COUNTER.v(15) " "Verilog HDL assignment warning at VGA_READ_COUNTER.v(15): truncated value with size 32 to match size of target (16)" {  } { { "VIDEO/D8M/VGA_READ_COUNTER.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/VGA_READ_COUNTER.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878373 "|VGA_NIOS|D8M_SET:ccd|VGA_READ_COUNTER:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB_L D8M_SET:ccd\|RAW2RGB_L:u4 " "Elaborating entity \"RAW2RGB_L\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\"" {  } { { "VIDEO/D8M/D8M_SET.v" "u4" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAW2RGB_L.v(54) " "Verilog HDL assignment warning at RAW2RGB_L.v(54): truncated value with size 32 to match size of target (1)" {  } { { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878376 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDVAL RAW2RGB_L.v(22) " "Output port \"oDVAL\" at RAW2RGB_L.v(22) has no driver" {  } { { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591961878376 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer_J D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0 " "Elaborating entity \"Line_Buffer_J\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\"" {  } { { "VIDEO/D8M/RAW2RGB_L.v" "u0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Line_Buffer_J.v(26) " "Verilog HDL assignment warning at Line_Buffer_J.v(26): truncated value with size 32 to match size of target (2)" {  } { { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878378 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(29) " "Verilog HDL assignment warning at Line_Buffer_J.v(29): truncated value with size 32 to match size of target (1)" {  } { { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878378 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(30) " "Verilog HDL assignment warning at Line_Buffer_J.v(30): truncated value with size 32 to match size of target (1)" {  } { { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878378 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(31) " "Verilog HDL assignment warning at Line_Buffer_J.v(31): truncated value with size 32 to match size of target (1)" {  } { { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878378 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(37) " "Verilog HDL assignment warning at Line_Buffer_J.v(37): truncated value with size 32 to match size of target (10)" {  } { { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878378 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(44) " "Verilog HDL assignment warning at Line_Buffer_J.v(44): truncated value with size 32 to match size of target (10)" {  } { { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878378 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_line D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1 " "Elaborating entity \"int_line\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\"" {  } { { "VIDEO/D8M/Line_Buffer_J.v" "d1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "VIDEO/D8M/int_line.v" "altsyncram_component" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878426 ""}  } { { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591961878426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2oj1 " "Found entity 1: altsyncram_2oj1" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961878474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961878474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2oj1 D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated " "Elaborating entity \"altsyncram_2oj1\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW_RGB_BIN D8M_SET:ccd\|RAW2RGB_L:u4\|RAW_RGB_BIN:bin " "Elaborating entity \"RAW_RGB_BIN\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|RAW_RGB_BIN:bin\"" {  } { { "VIDEO/D8M/RAW2RGB_L.v" "bin" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(36) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(36): truncated value with size 32 to match size of target (10)" {  } { { "VIDEO/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW_RGB_BIN.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878515 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(42) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(42): truncated value with size 32 to match size of target (10)" {  } { { "VIDEO/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW_RGB_BIN.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878515 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(48) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(48): truncated value with size 32 to match size of target (10)" {  } { { "VIDEO/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW_RGB_BIN.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878516 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(54) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(54): truncated value with size 32 to match size of target (10)" {  } { { "VIDEO/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW_RGB_BIN.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961878516 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios nios:comb_41 " "Elaborating entity \"nios\" for hierarchy \"nios:comb_41\"" {  } { { "VGA_NIOS.v" "comb_41" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_altpll_0 nios:comb_41\|nios_altpll_0:altpll_0 " "Elaborating entity \"nios_altpll_0\" for hierarchy \"nios:comb_41\|nios_altpll_0:altpll_0\"" {  } { { "nios/synthesis/nios.v" "altpll_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_altpll_0_stdsync_sv6 nios:comb_41\|nios_altpll_0:altpll_0\|nios_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"nios_altpll_0_stdsync_sv6\" for hierarchy \"nios:comb_41\|nios_altpll_0:altpll_0\|nios_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "stdsync2" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_altpll_0.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_altpll_0_dffpipe_l2c nios:comb_41\|nios_altpll_0:altpll_0\|nios_altpll_0_stdsync_sv6:stdsync2\|nios_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nios_altpll_0_dffpipe_l2c\" for hierarchy \"nios:comb_41\|nios_altpll_0:altpll_0\|nios_altpll_0_stdsync_sv6:stdsync2\|nios_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "dffpipe3" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_altpll_0_altpll_m342 nios:comb_41\|nios_altpll_0:altpll_0\|nios_altpll_0_altpll_m342:sd1 " "Elaborating entity \"nios_altpll_0_altpll_m342\" for hierarchy \"nios:comb_41\|nios_altpll_0:altpll_0\|nios_altpll_0_altpll_m342:sd1\"" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "sd1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_altpll_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0 nios:comb_41\|nios_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_jtag_uart_0\" for hierarchy \"nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\"" {  } { { "nios/synthesis/nios.v" "jtag_uart_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0_scfifo_w nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_jtag_uart_0_scfifo_w\" for hierarchy \"nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "the_nios_jtag_uart_0_scfifo_w" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "wfifo" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961878745 ""}  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591961878745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961878791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961878791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961878805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961878805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961878818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961878818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961878866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961878866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961878915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961878915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961878962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961878962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0_scfifo_r nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_r:the_nios_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_jtag_uart_0_scfifo_r\" for hierarchy \"nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_r:the_nios_jtag_uart_0_scfifo_r\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "the_nios_jtag_uart_0_scfifo_r" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961878970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "nios_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961879278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961879280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961879280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961879280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961879280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961879280 ""}  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591961879280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961879884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios:comb_41\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0 nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_nios2_gen2_0\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\"" {  } { { "nios/synthesis/nios.v" "nios2_gen2_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_nios2_gen2_0_cpu\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0.v" "cpu" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_test_bench nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_test_bench:the_nios_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_test_bench:the_nios_nios2_gen2_0_cpu_test_bench\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_ic_data_module nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_ic_data_module:nios_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"nios_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_ic_data_module:nios_nios2_gen2_0_cpu_ic_data\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_ic_data_module:nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_ic_data_module:nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961880384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961880384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_ic_data_module:nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_ic_data_module:nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_ic_tag_module nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_ic_tag_module:nios_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"nios_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_ic_tag_module:nios_nios2_gen2_0_cpu_ic_tag\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_ic_tag_module:nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_ic_tag_module:nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_had1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_had1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_had1 " "Found entity 1: altsyncram_had1" {  } { { "db/altsyncram_had1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_had1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961880490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961880490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_had1 nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_ic_tag_module:nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_had1:auto_generated " "Elaborating entity \"altsyncram_had1\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_ic_tag_module:nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_had1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_bht_module nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_bht_module:nios_nios2_gen2_0_cpu_bht " "Elaborating entity \"nios_nios2_gen2_0_cpu_bht_module\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_bht_module:nios_nios2_gen2_0_cpu_bht\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_bht" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_bht_module:nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_bht_module:nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961880592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961880592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_bht_module:nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_bht_module:nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_register_bank_a_module nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961880692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961880692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_register_bank_b_module nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_b_module:nios_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_b_module:nios_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_mult_cell nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"nios_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961880812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961880812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961880966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961881066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961881096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961881101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961881111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961881116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961881128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961881141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_dc_tag_module nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_dc_tag_module:nios_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"nios_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_dc_tag_module:nios_nios2_gen2_0_cpu_dc_tag\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961881701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_dc_tag_module:nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_dc_tag_module:nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961881709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pic1 " "Found entity 1: altsyncram_pic1" {  } { { "db/altsyncram_pic1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_pic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961881755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961881755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pic1 nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_dc_tag_module:nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_pic1:auto_generated " "Elaborating entity \"altsyncram_pic1\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_dc_tag_module:nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_pic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961881756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_dc_data_module nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_dc_data_module:nios_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"nios_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_dc_data_module:nios_nios2_gen2_0_cpu_dc_data\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961881790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_dc_data_module:nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_dc_data_module:nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961881798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961881851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961881851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_dc_data_module:nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_dc_data_module:nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961881852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_dc_victim_module nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_dc_victim_module:nios_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"nios_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_dc_victim_module:nios_nios2_gen2_0_cpu_dc_victim\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961881888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_dc_victim_module:nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_dc_victim_module:nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961881896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961881947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961881947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_dc_victim_module:nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_dc_victim_module:nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961881948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961881983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_debug nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_break nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_break:the_nios_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_break:the_nios_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_xbrk nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_dbrk nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_itrace nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_dtrace nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_td_mode nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_fifo nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_pib nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_im nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_im:the_nios_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_im:the_nios_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_avalon_reg nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_ocimem nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_ociram_sp_ram_module nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961882589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961882589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_debug_slave_wrapper nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_debug_slave_tck nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_debug_slave_sysclk nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0 nios:comb_41\|nios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_onchip_memory2_0\" for hierarchy \"nios:comb_41\|nios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios/synthesis/nios.v" "onchip_memory2_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:comb_41\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:comb_41\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:comb_41\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:comb_41\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:comb_41\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:comb_41\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961882653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961882653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961882653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961882653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961882653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961882653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961882653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961882653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961882653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961882653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961882653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961882653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961882653 ""}  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591961882653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ug1 " "Found entity 1: altsyncram_4ug1" {  } { { "db/altsyncram_4ug1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_4ug1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961882713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961882713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ug1 nios:comb_41\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4ug1:auto_generated " "Elaborating entity \"altsyncram_4ug1\" for hierarchy \"nios:comb_41\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4ug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961882763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961882763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa nios:comb_41\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4ug1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"nios:comb_41\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4ug1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_4ug1.tdf" "decode3" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_4ug1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/mux_job.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961882809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961882809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_job nios:comb_41\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4ug1:auto_generated\|mux_job:mux2 " "Elaborating entity \"mux_job\" for hierarchy \"nios:comb_41\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4ug1:auto_generated\|mux_job:mux2\"" {  } { { "db/altsyncram_4ug1.tdf" "mux2" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_4ug1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sram_0 nios:comb_41\|nios_sram_0:sram_0 " "Elaborating entity \"nios_sram_0\" for hierarchy \"nios:comb_41\|nios_sram_0:sram_0\"" {  } { { "nios/synthesis/nios.v" "sram_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_video_dma_controller_0 nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0 " "Elaborating entity \"nios_video_dma_controller_0\" for hierarchy \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\"" {  } { { "nios/synthesis/nios.v" "video_dma_controller_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882988 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 nios_video_dma_controller_0.v(165) " "Verilog HDL assignment warning at nios_video_dma_controller_0.v(165): truncated value with size 32 to match size of target (19)" {  } { { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961882989 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "DMA_Control_Slave" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "nios/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961882994 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "nios/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961882994 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "From_Memory_to_Stream" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961882997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961883172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961883172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961883172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961883172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961883172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961883172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961883172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961883172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961883172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961883172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961883172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961883172 ""}  } { { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591961883172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_l4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_l4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_l4a1 " "Found entity 1: scfifo_l4a1" {  } { { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961883219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961883219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_l4a1 nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated " "Elaborating entity \"scfifo_l4a1\" for hierarchy \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_as31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_as31 " "Found entity 1: a_dpfifo_as31" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961883232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961883232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_as31 nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo " "Elaborating entity \"a_dpfifo_as31\" for hierarchy \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\"" {  } { { "db/scfifo_l4a1.tdf" "dpfifo" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tb1 " "Found entity 1: altsyncram_7tb1" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961883285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961883285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tb1 nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram " "Elaborating entity \"altsyncram_7tb1\" for hierarchy \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\"" {  } { { "db/a_dpfifo_as31.tdf" "FIFOram" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961883335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961883335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_as31.tdf" "almost_full_comparer" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_as31.tdf" "three_comparison" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961883385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961883385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_as31.tdf" "rd_ptr_msb" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961883433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961883433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_as31.tdf" "usedw_counter" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961883480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961883480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_as31.tdf" "wr_ptr" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_video_vga_controller_0 nios:comb_41\|nios_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"nios_video_vga_controller_0\" for hierarchy \"nios:comb_41\|nios_video_vga_controller_0:video_vga_controller_0\"" {  } { { "nios/synthesis/nios.v" "video_vga_controller_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing nios:comb_41\|nios_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"nios:comb_41\|nios_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "nios/synthesis/submodules/nios_video_vga_controller_0.v" "VGA_Timing" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "nios/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961883492 "|VGA_NIOS|nios:comb_41|nios_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "nios/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591961883493 "|VGA_NIOS|nios:comb_41|nios_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0 nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_mm_interconnect_0\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios/synthesis/nios.v" "mm_interconnect_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_master_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "sram_0_avalon_sram_slave_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_control_slave_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_master_agent" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "sram_0_avalon_sram_slave_agent" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "sram_0_avalon_sram_slave_agent_rsp_fifo" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "sram_0_avalon_sram_slave_agent_rdata_fifo" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_control_slave_agent" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rdata_fifo\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_control_slave_agent_rdata_fifo" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router " "Elaborating entity \"nios_mm_interconnect_0_router\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_default_decode nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_default_decode\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_001 nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_mm_interconnect_0_router_001\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_001" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_001_default_decode nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\|nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\|nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002 nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_mm_interconnect_0_router_002\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_002" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002_default_decode nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_003 nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_mm_interconnect_0_router_003\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_003:router_003\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_003" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_003_default_decode nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_003:router_003\|nios_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_003:router_003\|nios_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_004 nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_mm_interconnect_0_router_004\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_004" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_004_default_decode nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\|nios_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\|nios_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_006 nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"nios_mm_interconnect_0_router_006\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_006:router_006\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_006" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_006_default_decode nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_006:router_006\|nios_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_006_default_decode\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_006:router_006\|nios_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "sram_0_avalon_sram_slave_burst_adapter" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux_001 nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux_002 nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux_002\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux_001 nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux_002 nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux_001 nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux_002 nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux_002\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "sram_0_avalon_sram_slave_rsp_width_adapter" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883811 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591961883814 "|VGA_NIOS|nios:comb_41|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591961883814 "|VGA_NIOS|nios:comb_41|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591961883814 "|VGA_NIOS|nios:comb_41|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "sram_0_avalon_sram_slave_cmd_width_adapter" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "crosser" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter_001 nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"nios:comb_41\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper nios:comb_41\|nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"nios:comb_41\|nios_irq_mapper:irq_mapper\"" {  } { { "nios/synthesis/nios.v" "irq_mapper" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:comb_41\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:comb_41\|altera_reset_controller:rst_controller\"" {  } { { "nios/synthesis/nios.v" "rst_controller" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:comb_41\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:comb_41\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:comb_41\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:comb_41\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:comb_41\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:comb_41\|altera_reset_controller:rst_controller_001\"" {  } { { "nios/synthesis/nios.v" "rst_controller_001" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FpsMonitor FpsMonitor:uFps2 " "Elaborating entity \"FpsMonitor\" for hierarchy \"FpsMonitor:uFps2\"" {  } { { "VGA_NIOS.v" "uFps2" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961883923 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1591961885321 "|VGA_NIOS|nios:comb_41|nios_nios2_gen2_0:nios2_gen2_0|nios_nios2_gen2_0_cpu:cpu|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci|nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1591961886261 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.06.12.13:38:10 Progress: Loading sldd0716f44/alt_sld_fab_wrapper_hw.tcl " "2020.06.12.13:38:10 Progress: Loading sldd0716f44/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961890149 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961893082 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961893244 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961897014 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961897112 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961897221 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961897351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961897355 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961897356 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1591961898061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0716f44/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0716f44/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd0716f44/alt_sld_fab.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/ip/sldd0716f44/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961898290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961898290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961898391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961898391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961898403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961898403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961898470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961898470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961898566 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961898566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961898566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/ip/sldd0716f44/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961898635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961898635 ""}
{ "Warning" "WSGN_WIRE_LOOP" "D8M_SET:ccd\|SDATA " "Node \"D8M_SET:ccd\|SDATA\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "VIDEO/D8M/D8M_SET.v" "SDATA" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 6 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1591961900195 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 38 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 68 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 98 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 128 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 158 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 188 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 218 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 248 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 278 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 308 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 338 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 368 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 398 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 428 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 458 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 488 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 518 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 548 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 578 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 608 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 638 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 668 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 698 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 728 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 758 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 788 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 818 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 848 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 878 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 908 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 938 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"nios:comb_41\|nios_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_l4a1:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_7tb1.tdf" 968 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_l4a1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/scfifo_l4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "nios/synthesis/submodules/nios_video_dma_controller_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_video_dma_controller_0.v" 245 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/nios.v" 218 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|nios:comb_41|nios_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[0\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 81 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[1\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 81 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[2\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 81 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[3\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 81 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[4\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 81 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[5\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 81 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[6\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 81 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[7\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 81 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[8\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 81 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[9\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 81 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[0\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 70 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[1\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 70 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[2\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 70 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[3\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 70 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[4\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 70 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[5\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 70 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[6\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 70 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[7\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 70 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[8\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 70 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[9\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 70 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[0\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 59 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[1\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 59 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900412 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[2\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 59 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900413 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[3\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 59 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900413 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[4\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 59 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900413 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[5\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 59 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900413 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[6\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 59 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900413 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[7\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 59 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900413 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[8\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 59 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900413 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[9\] " "Synthesized away node \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/altsyncram_2oj1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "VIDEO/D8M/int_line.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/int_line.v" 91 0 0 } } { "VIDEO/D8M/Line_Buffer_J.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/Line_Buffer_J.v" 59 0 0 } } { "VIDEO/D8M/RAW2RGB_L.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/RAW2RGB_L.v" 50 0 0 } } { "VIDEO/D8M/D8M_SET.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/D8M/D8M_SET.v" 75 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900413 "|VGA_NIOS|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_2oj1:auto_generated|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1591961900412 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1591961900412 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_DELAY:del1\|l0 " "Synthesized away node \"CLOCK_DELAY:del1\|l0\"" {  } { { "VIDEO/CLOCK_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/CLOCK_DELAY.v" 9 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900430 "|VGA_NIOS|CLOCK_DELAY:del1|l0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_DELAY:del1\|l1 " "Synthesized away node \"CLOCK_DELAY:del1\|l1\"" {  } { { "VIDEO/CLOCK_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/CLOCK_DELAY.v" 10 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900430 "|VGA_NIOS|CLOCK_DELAY:del1|l1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_DELAY:del1\|l2 " "Synthesized away node \"CLOCK_DELAY:del1\|l2\"" {  } { { "VIDEO/CLOCK_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/CLOCK_DELAY.v" 11 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900430 "|VGA_NIOS|CLOCK_DELAY:del1|l2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_DELAY:del1\|l3 " "Synthesized away node \"CLOCK_DELAY:del1\|l3\"" {  } { { "VIDEO/CLOCK_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/CLOCK_DELAY.v" 12 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900430 "|VGA_NIOS|CLOCK_DELAY:del1|l3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_DELAY:del1\|l4 " "Synthesized away node \"CLOCK_DELAY:del1\|l4\"" {  } { { "VIDEO/CLOCK_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/CLOCK_DELAY.v" 13 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900430 "|VGA_NIOS|CLOCK_DELAY:del1|l4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_DELAY:del1\|l5 " "Synthesized away node \"CLOCK_DELAY:del1\|l5\"" {  } { { "VIDEO/CLOCK_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/CLOCK_DELAY.v" 14 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900430 "|VGA_NIOS|CLOCK_DELAY:del1|l5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_DELAY:del1\|l6 " "Synthesized away node \"CLOCK_DELAY:del1\|l6\"" {  } { { "VIDEO/CLOCK_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/CLOCK_DELAY.v" 15 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900430 "|VGA_NIOS|CLOCK_DELAY:del1|l6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_DELAY:del1\|l7 " "Synthesized away node \"CLOCK_DELAY:del1\|l7\"" {  } { { "VIDEO/CLOCK_DELAY.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VIDEO/CLOCK_DELAY.v" 16 0 0 } } { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 97 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961900430 "|VGA_NIOS|CLOCK_DELAY:del1|l7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1591961900430 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1591961900430 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961912137 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961912137 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1591961912137 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1591961912137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961912199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961912199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961912199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961912199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961912199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961912199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961912199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961912199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961912199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961912199 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591961912199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961912239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961912239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591961912292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios:comb_41\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_mult_cell:the_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961912292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961912292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961912292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961912292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961912292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961912292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961912292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961912292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591961912292 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591961912292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591961912332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961912332 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1591961913532 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1591961913532 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1591961913583 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1591961913583 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1591961913583 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1591961913583 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1591961913583 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "23 " "23 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1591961913602 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAMERA_I2C_SCL " "Inserted always-enabled tri-state buffer between \"CAMERA_I2C_SCL\" and its non-tri-state driver." {  } { { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1591961913756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MIPI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"MIPI_I2C_SCL\" and its non-tri-state driver." {  } { { "VGA_NIOS.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/VGA_NIOS.v" 49 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1591961913756 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1591961913756 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "nios:comb_41\|nios_sram_0:sram_0\|readdata\[3\] GND node " "The node \"nios:comb_41\|nios_sram_0:sram_0\|readdata\[3\]\" is fed by GND" {  } { { "nios/synthesis/submodules/nios_sram_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_sram_0.v" 116 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1591961913756 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "nios:comb_41\|nios_sram_0:sram_0\|readdata\[11\] GND node " "The node \"nios:comb_41\|nios_sram_0:sram_0\|readdata\[11\]\" is fed by GND" {  } { { "nios/synthesis/submodules/nios_sram_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_sram_0.v" 116 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1591961913756 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "nios:comb_41\|nios_sram_0:sram_0\|readdata\[2\] GND node " "The node \"nios:comb_41\|nios_sram_0:sram_0\|readdata\[2\]\" is fed by GND" {  } { { "nios/synthesis/submodules/nios_sram_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_sram_0.v" 116 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1591961913756 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "nios:comb_41\|nios_sram_0:sram_0\|readdata\[10\] GND node " "The node \"nios:comb_41\|nios_sram_0:sram_0\|readdata\[10\]\" is fed by GND" {  } { { "nios/synthesis/submodules/nios_sram_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_sram_0.v" 116 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1591961913756 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "nios:comb_41\|nios_sram_0:sram_0\|readdata\[1\] GND node " "The node \"nios:comb_41\|nios_sram_0:sram_0\|readdata\[1\]\" is fed by GND" {  } { { "nios/synthesis/submodules/nios_sram_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_sram_0.v" 116 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1591961913756 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "nios:comb_41\|nios_sram_0:sram_0\|readdata\[9\] GND node " "The node \"nios:comb_41\|nios_sram_0:sram_0\|readdata\[9\]\" is fed by GND" {  } { { "nios/synthesis/submodules/nios_sram_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_sram_0.v" 116 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1591961913756 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "nios:comb_41\|nios_sram_0:sram_0\|readdata\[0\] VCC node " "The node \"nios:comb_41\|nios_sram_0:sram_0\|readdata\[0\]\" is fed by VCC" {  } { { "nios/synthesis/submodules/nios_sram_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_sram_0.v" 116 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1591961913756 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "nios:comb_41\|nios_sram_0:sram_0\|readdata\[8\] GND node " "The node \"nios:comb_41\|nios_sram_0:sram_0\|readdata\[8\]\" is fed by GND" {  } { { "nios/synthesis/submodules/nios_sram_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_sram_0.v" 116 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1591961913756 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "nios:comb_41\|nios_sram_0:sram_0\|readdata\[15\] GND node " "The node \"nios:comb_41\|nios_sram_0:sram_0\|readdata\[15\]\" is fed by GND" {  } { { "nios/synthesis/submodules/nios_sram_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_sram_0.v" 116 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1591961913756 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "nios:comb_41\|nios_sram_0:sram_0\|readdata\[7\] GND node " "The node \"nios:comb_41\|nios_sram_0:sram_0\|readdata\[7\]\" is fed by GND" {  } { { "nios/synthesis/submodules/nios_sram_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_sram_0.v" 116 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1591961913756 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "nios:comb_41\|nios_sram_0:sram_0\|readdata\[14\] GND node " "The node \"nios:comb_41\|nios_sram_0:sram_0\|readdata\[14\]\" is fed by GND" {  } { { "nios/synthesis/submodules/nios_sram_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_sram_0.v" 116 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1591961913756 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "nios:comb_41\|nios_sram_0:sram_0\|readdata\[13\] GND node " "The node \"nios:comb_41\|nios_sram_0:sram_0\|readdata\[13\]\" is fed by GND" {  } { { "nios/synthesis/submodules/nios_sram_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_sram_0.v" 116 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1591961913756 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "nios:comb_41\|nios_sram_0:sram_0\|readdata\[12\] GND node " "The node \"nios:comb_41\|nios_sram_0:sram_0\|readdata\[12\]\" is fed by GND" {  } { { "nios/synthesis/submodules/nios_sram_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_sram_0.v" 116 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1591961913756 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "nios:comb_41\|nios_sram_0:sram_0\|readdata\[6\] GND node " "The node \"nios:comb_41\|nios_sram_0:sram_0\|readdata\[6\]\" is fed by GND" {  } { { "nios/synthesis/submodules/nios_sram_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_sram_0.v" 116 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1591961913756 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "nios:comb_41\|nios_sram_0:sram_0\|readdata\[5\] GND node " "The node \"nios:comb_41\|nios_sram_0:sram_0\|readdata\[5\]\" is fed by GND" {  } { { "nios/synthesis/submodules/nios_sram_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_sram_0.v" 116 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1591961913756 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "nios:comb_41\|nios_sram_0:sram_0\|readdata\[4\] GND node " "The node \"nios:comb_41\|nios_sram_0:sram_0\|readdata\[4\]\" is fed by GND" {  } { { "nios/synthesis/submodules/nios_sram_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_sram_0.v" 116 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1591961913756 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1591961913756 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node nios:comb_41\|nios_sram_0:sram_0\|readdata\[0\] constant driver " "The node \"nios:comb_41\|nios_sram_0:sram_0\|readdata\[0\]\" has multiple drivers due to the constant driver" {  } { { "nios/synthesis/submodules/nios_sram_0.v" "" { Text "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/nios/synthesis/submodules/nios_sram_0.v" 116 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961913766 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/output_files/VGA_NIOS.map.smsg " "Generated suppressed messages file C:/Users/Gertjan/OneDrive/Projects/Courses_FPGA/TESTING/VGANIOS/output_files/VGA_NIOS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961914370 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  178 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 178 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4995 " "Peak virtual memory: 4995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591961916879 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 12 13:38:36 2020 " "Processing ended: Fri Jun 12 13:38:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591961916879 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591961916879 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591961916879 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961916879 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 178 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 178 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591961917582 ""}
