// Seed: 4152420535
module module_0 (
    output uwire id_0,
    input wor id_1,
    input tri1 id_2,
    input wor id_3,
    output wor id_4,
    input supply0 id_5,
    output supply1 id_6,
    output wand id_7,
    output supply0 id_8,
    input wor id_9,
    output wire id_10,
    output wand id_11,
    output wand id_12,
    input tri0 id_13,
    output wand id_14,
    output tri1 id_15,
    output tri1 id_16,
    input supply0 id_17,
    output supply0 id_18
);
  assign id_4 = 1'b0 ? id_3 : 1 ? 1 : id_2 < id_17;
endmodule
module module_1 (
    output tri   id_0,
    output tri0  id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    output wire  id_4,
    input  tri1  id_5,
    output uwire id_6
);
  assign #(1'd0, 1) id_6 = 1;
  module_0(
      id_0,
      id_5,
      id_5,
      id_2,
      id_6,
      id_3,
      id_1,
      id_1,
      id_0,
      id_5,
      id_0,
      id_4,
      id_6,
      id_2,
      id_1,
      id_6,
      id_1,
      id_3,
      id_1
  );
  wire id_8;
endmodule
