$date
	Sun Oct 23 05:18:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1066928
b1 !
1"
#1066930
b1 &
b1 %
1$
#1066931
0"
#1066934
1#
#1066938
b0 &
b0 %
0#
0$
#2074142
b110 &
b110 %
1$
b110 !
1"
#2074143
0"
#2074146
b11 &
b11 %
#2074150
b1010 &
b1010 %
#2074154
b101 &
b101 %
#2074158
b10000 &
b10000 %
#2074162
b1000 &
b1000 %
#2074166
b100 &
b100 %
#2074170
b10 &
b10 %
#2074174
b1 &
1#
b1 %
#2074178
b0 &
b0 %
0#
0$
#3001021
b11001 !
1"
#3001022
b11001 &
b11001 %
1$
#3001023
0"
#3001026
b1001100 &
b1001100 %
#3001030
b100110 &
b100110 %
#3001034
b10011 &
b10011 %
#3001038
b111010 &
b111010 %
#3001042
b11101 &
b11101 %
#3001046
b1011000 &
b1011000 %
#3001050
b101100 &
b101100 %
#3001054
b10110 &
b10110 %
#3001058
b1011 &
b1011 %
#3001062
b100010 &
b100010 %
#3001066
b10001 &
b10001 %
#3001070
b110100 &
b110100 %
#3001074
b11010 &
b11010 %
#3001078
b1101 &
b1101 %
#3001082
b101000 &
b101000 %
#3001086
b10100 &
b10100 %
#3001090
b1010 &
b1010 %
#3001094
b101 &
b101 %
#3001098
b10000 &
b10000 %
#3001102
b1000 &
b1000 %
#3001106
b100 &
b100 %
#3001110
b10 &
b10 %
#3001114
b1 &
b1 %
1#
#3001118
b0 &
0#
b0 %
0$
#4500012
