design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/scratch/mpw7/caravel_user_project/openlane/multiply_add_64x64,multiply_add_64x64,22_09_07_18_01,flow completed,0h37m2s0ms,0h33m23s0ms,-2.0,0.25,-1,51.42,3236.56,-1,0,0,0,0,0,0,0,-1,0,-1,-1,842318,112317,-1.59,-4.41,0.0,-0.03,-1,-177.81,-829.56,0.0,-0.12,-1,339297906.0,0.0,71.6,80.66,57.91,72.29,-1,12144,17278,12144,17278,0,0,0,7990,0,256,0,0,0,0,0,0,-1,-1,-1,350,3274,0,3624,232535.52000000002,0.0226,0.0312,6.64e-05,0.0296,0.0398,7.09e-08,0.0321,0.0471,1.08e-07,13.09,11.0,90.9090909090909,10,DELAY 4,10,50,1,180,180,0.52,0.3,sky130_fd_sc_hd,3
