// Seed: 3876148927
module module_0 (
    input tri0  id_0,
    input uwire id_1,
    input tri1  id_2
);
  assign id_4 = 1'b0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input wire id_3,
    inout tri0 id_4,
    input uwire id_5,
    input tri id_6,
    output supply0 id_7
);
  wire id_9, id_10;
  assign id_9 = 1'b0;
  id_11(
      .id_0(1)
  );
  assign id_7 = id_4;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
