# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ./simulation/simulation_min_fir.do
# ===================================================
# INFO: STARTING FINAL MINIMUM SYSTEM TEST
# ===================================================
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work work 
# Modifying modelsim.ini
# /mtitcl/vsim/vsim
# /mtitcl/vsim
# /mtitcl
# INFO: Simulation directory detected at: /mtitcl/vsim
# INFO: Project top directory detected at: /mtitcl
# INFO: Compiling VHDL source files...
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:57:05 on Jun 20,2025
# vcom -reportprogress 300 -work work -2008 /mtitcl/uart_tx.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/mtitcl/uart_tx.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 21:57:05 on Jun 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /mount/hanz/Data/PKT/quartus/questa_fse/linux_x86_64/vcom failed.
# Error in macro ././simulation/simulation_min_fir.do line 25
# /mount/hanz/Data/PKT/quartus/questa_fse/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work -2008 "$top_dir/uart_tx.vhd""
