# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../prac2.srcs/sources_1/new/output_decoder.vhd" \
"../../../../prac2.srcs/sim_1/new/test_output_decoder.vhd" \

# Do not sort compile order
nosort
