# RISC-V
A partner and I Designed and implemented a 5 stage piplined processor to run on an FPGA which was the main project in our Computer Architecture class. We passed 7 out of 8 test programs which is discussed more in the final report. This was not developed using Git, it was uploaded after.
