// Seed: 3045152575
module module_0 (
    input  wor   id_0,
    input  tri1  id_1,
    output logic id_2
);
  always_latch
    if (-1 == 1) id_2 <= -1'b0;
    else id_2 <= -1;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output tri1 id_2,
    output logic id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri id_6,
    input wor id_7,
    input tri id_8
);
  assign id_2 = -1;
  assign id_3 = id_1;
  logic id_10;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3
  );
  assign modCall_1.id_2 = 0;
  always_comb id_3 = id_1;
endmodule
