Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 27 22:33:33 2023
| Host         : ROG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             135 |           54 |
| No           | No                    | Yes                    |              19 |            4 |
| No           | Yes                   | No                     |              95 |           29 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               6 |            2 |
| Yes          | Yes                   | No                     |              73 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |               Enable Signal               |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg_0 |                                           |                                           |                1 |              1 |         1.00 |
|  editdigit/Selected_reg[2]_i_2_n_0             |                                           |                                           |                1 |              4 |         4.00 |
|  CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg_0 |                                           | CLOCK_Mode/bin/sec/sec_ctr[5]_i_1__0_n_0  |                1 |              5 |         5.00 |
|  clk_100MHz_IBUF_BUFG                          | Count_Mode/min/c_reg_1                    | sys_mode/FSM_sequential_state_reg[0]_1    |                2 |              5 |         2.50 |
|  CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg_0 | modetog_sto/E[0]                          | bReset/reset_db                           |                2 |              6 |         3.00 |
|  clk_100MHz_IBUF_BUFG                          | ALARM_mode/min/E[0]                       | ALARM_mode/hr/hrs_ctr[5]_i_1_n_0          |                1 |              6 |         6.00 |
|  clk_100MHz_IBUF_BUFG                          | Count_Mode/neg_D/pulse_reg_1[0]           | sys_mode/FSM_sequential_state_reg[1]_1[0] |                3 |              6 |         2.00 |
|  clk_100MHz_IBUF_BUFG                          | Count_Mode/neg_U/E[0]                     | CLOCK_Mode/bin/hr/hrs_ctr[5]_i_1__0_n_0   |                2 |              6 |         3.00 |
|  clk_100MHz_IBUF_BUFG                          | STOP_Mode/hr/hrs_ctr[5]_i_2__1_n_0        | STOP_Mode/hr/hrs_ctr[5]_i_1__1_n_0        |                1 |              6 |         6.00 |
|  clk_100MHz_IBUF_BUFG                          | STOP_Mode/min/min_ctr[5]_i_2__1_n_0       | STOP_Mode/min/min_ctr[5]_i_1__1_n_0       |                2 |              6 |         3.00 |
|  clk_100MHz_IBUF_BUFG                          | CLOCK_Mode/bin/min/min_ctr[5]_i_2_n_0     | CLOCK_Mode/bin/min/SR[0]                  |                3 |              6 |         2.00 |
|  seg7/seg_reg[0]_i_2_n_0                       |                                           |                                           |                2 |              7 |         3.50 |
|  clk_100MHz_IBUF_BUFG                          | Count_Mode/pos_sec_in_count/E[0]          | Count_Mode/min/min_ctr[6]_i_1_n_0         |                3 |              7 |         2.33 |
|  Count_Mode/min/s_reg[0]                       |                                           |                                           |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                          |                                           | ALARM_mode/min/SR[0]                      |                4 |              8 |         2.00 |
|  clk_100MHz_IBUF_BUFG                          | nolabel_line130/counter_octave[7]_i_1_n_0 |                                           |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG                          |                                           | reset_IBUF                                |                4 |             19 |         4.75 |
|  clk_100MHz_IBUF_BUFG                          | seg7/timer[25]_i_2_n_0                    | seg7/elapsed_half1_out                    |                7 |             25 |         3.57 |
|  clk_100MHz_IBUF_BUFG                          |                                           | CLOCK_Mode/bin/seconds_gear/clk_out_reg   |                8 |             26 |         3.25 |
|  clk_100MHz_IBUF_BUFG                          |                                           | Count_Mode/seconds_gear/clk_out_reg       |                8 |             26 |         3.25 |
|  clk_100MHz_IBUF_BUFG                          |                                           | nolabel_line130/pos_alarm/pulse           |                8 |             30 |         3.75 |
|  clk_100MHz_IBUF_BUFG                          |                                           |                                           |               47 |            116 |         2.47 |
+------------------------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


