# Citations - How a Chip Is Manufactured

## Primary Sources

### Tier 1: Industry & Institutional

**Semiconductor Industry Association - U.S. Manufacturing Report**
- URL: https://www.semiconductors.org/
- Tier: Industry Authority
- Status: Verified
- Notes: Trade association representing U.S. semiconductor industry; authoritative source for manufacturing processes, market data, and policy including CHIPS Act

**ASML - How Microchips Are Made**
- URL: https://www.asml.com/en/technology/all-about-microchips/how-microchips-are-made
- Tier: Industry Authority
- Status: Verified
- Notes: ASML is the sole manufacturer of EUV lithography machines; primary source for photolithography technology and processes

**IEEE Spectrum - Semiconductor Manufacturing**
- URL: https://spectrum.ieee.org/topic/semiconductors/
- Tier: Academic/Technical Publication
- Status: Verified
- Notes: Institute of Electrical and Electronics Engineers publication; peer-reviewed technical coverage of semiconductor advances

### Tier 2: General Reference

**Wikipedia - Semiconductor Device Fabrication**
- URL: https://en.wikipedia.org/wiki/Semiconductor_device_fabrication
- Tier: General Reference
- Status: Verified
- Notes: Comprehensive technical overview of fabrication processes, terminology, and manufacturing stages

**Wikipedia - CHIPS and Science Act**
- URL: https://en.wikipedia.org/wiki/CHIPS_and_Science_Act
- Tier: General Reference
- Status: Verified
- Notes: Documentation of $52 billion U.S. investment in domestic semiconductor manufacturing and R&D

## Process Stages Documented

### Stage 0: What Is a Chip?
- Billions of transistors on silicon substrate
- Most complex industrial process ever devised
- Atomic-scale precision required

### Stage 1: From Sand to Silicon
- Quartz sand (SiO₂) purification to 99.9999999% (nine nines)
- Czochralski process for single-crystal ingot growth
- Melting point: 1,420°C
- Ingot diameter: 300mm

### Stage 2: Wafer Creation
- Diamond-coated wire saws for slicing
- Wafer diameter: 300mm
- Thickness: 775μm
- Surface flatness: <10nm across entire diameter
- Chemical-Mechanical Planarization (CMP)
- 100+ chips per wafer

### Stage 3: Layering the Circuit
- 100+ distinct layers in modern processors
- Chemical Vapor Deposition (CVD)
- Atomic Layer Deposition (ALD)
- Three-dimensional stacked architecture

### Stage 4: Photolithography
- Deep Ultraviolet (DUV): 193nm wavelength
- Extreme Ultraviolet (EUV): 13.5nm wavelength
- 60-100 lithography steps per chip
- EUV machine cost: $200M+
- Requires vacuum environment and mirror-based optics

### Stage 5: Etching and Doping
- Plasma etching with atomic precision
- n-type doping: phosphorus (extra electrons)
- p-type doping: boron (electron "holes")

### Stage 6: Transistor Formation
- 80B+ transistors per advanced chip
- Gate length (3nm node): ~12nm physical dimension
- Switching time: picoseconds
- FinFET and Gate-All-Around (GAA) structures
- Scale comparison: Human hair (80,000nm), Coronavirus (100nm), 3nm transistor (~12nm)

### Stage 7: Interconnects
- 10-15 metal layers of copper wiring
- Damascene process for copper deposition
- Vertical vias connect layers
- Wire width: nanometer scale

### Stage 8: Testing and Yield
- Yield range: 50-90% typical
- Wafer cost (leading edge): $30,000+
- Probe station testing of each die
- Statistical profitability model

### Stage 9: Packaging
- Heat dissipation: 100W+
- Package pins: 1000s
- Chiplet integration
- 2.5D and 3D stacking with through-silicon vias (TSVs)

## Economic & Policy Context

**CHIPS and Science Act**
- Total investment: $52 billion
- Purpose: Domestic U.S. semiconductor manufacturing and R&D
- Strategic importance: National security and supply chain resilience

**Market Concentration**
- TSMC dominance: 90%+ advanced logic manufacturing share
- New fab construction time: 3-5 years
- Leading-edge fab cost: $20+ billion

## Technical Specifications

All technical specifications (dimensions, temperatures, costs, yields) are representative industry standards verified against:
- ASML technical documentation (lithography)
- IEEE Spectrum technical articles (process details)
- Semiconductor Industry Association data (market and policy)
- Industry standard process flows (verified across multiple sources)

## Research Notes

- Process flow represents modern leading-edge manufacturing (3nm and below)
- Costs and specifications may vary by manufacturer (TSMC, Intel, Samsung)
- Yield figures represent typical ranges; actual yields are proprietary
- Nine-stage structure chosen for pedagogical clarity; actual process includes 1000+ individual steps
- All technical claims verified against minimum 2 authoritative sources
