ALU_control.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/41bd/CPU_1/CPU_1.srcs/sources_1/new/ALU_control.v,
design_1_ALU_control_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ALU_control_0_0/sim/design_1_ALU_control_0_0.v,
control.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/f223/CPU_1/CPU_1.srcs/sources_1/new/control.v,
design_1_control_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_control_0_0/sim/design_1_control_0_0.v,
ALU.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/e098/CPU_1/CPU_1.srcs/sources_1/new/ALU.v,
design_1_ALU_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ALU_0_0/sim/design_1_ALU_0_0.v,
Registers.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v,
design_1_Registers_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Registers_0_0/sim/design_1_Registers_0_0.v,
instruction_memory.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/bd/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sources_1/new/instruction_memory.v,
design_1_instruction_memory_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_instruction_memory_0_0/sim/design_1_instruction_memory_0_0.v,
PC.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/2094/CPU_1/CPU_1.srcs/sources_1/new/PC.v,
design_1_PC_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PC_0_0/sim/design_1_PC_0_0.v,
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
