Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date             : Thu Aug 24 09:25:01 2017
| Host             : fortis.phy.bris.ac.uk running 64-bit Scientific Linux release 6.9 (Carbon)
| Command          : report_power -file top_EUDET_dummy_power_routed.rpt -pb top_EUDET_dummy_power_summary_routed.pb -rpx top_EUDET_dummy_power_routed.rpx
| Design           : top_EUDET_dummy
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.364 |
| Dynamic (W)              | 0.288 |
| Device Static (W)        | 0.076 |
| Effective TJA (C/W)      | 4.8   |
| Max Ambient (C)          | 83.3  |
| Junction Temperature (C) | 26.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.027 |       15 |       --- |             --- |
| Slice Logic             |     0.007 |     7864 |       --- |             --- |
|   LUT as Logic          |     0.007 |     2849 |     20800 |           13.70 |
|   Register              |    <0.001 |     4004 |     41600 |            9.63 |
|   CARRY4                |    <0.001 |      114 |      8150 |            1.40 |
|   F7/F8 Muxes           |    <0.001 |       16 |     32600 |            0.05 |
|   LUT as Shift Register |    <0.001 |       76 |      9600 |            0.79 |
|   Others                |     0.000 |      223 |       --- |             --- |
| Signals                 |     0.010 |     5776 |       --- |             --- |
| Block RAM               |     0.020 |     17.5 |        50 |           35.00 |
| MMCM                    |     0.194 |        2 |         5 |           40.00 |
| I/O                     |     0.031 |       55 |       210 |           26.19 |
| Static Power            |     0.076 |          |           |                 |
| Total                   |     0.364 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.075 |       0.065 |      0.010 |
| Vccaux    |       1.800 |     0.125 |       0.112 |      0.013 |
| Vcco33    |       3.300 |     0.007 |       0.006 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------+---------------------------+-----------------+
| Clock         | Domain                    | Constraint (ns) |
+---------------+---------------------------+-----------------+
| CLKFBIN       | I4/CLKFBIN                |            25.0 |
| CLKFBIN_1     | infra/clocks/CLKFBIN      |            20.0 |
| I             | infra/clocks/I            |             8.0 |
| clk_125_90_i  | infra/clocks/clk_125_90_i |             8.0 |
| clk_200_i     | infra/clocks/clk_200_i    |             5.0 |
| clk_enclustra | clk_enclustra             |            20.0 |
| clk_ipb_i     | infra/clocks/clk_ipb_i    |            32.0 |
| rgmii_rxc     | rgmii_rxc                 |             8.0 |
| s_clk160      | I4/s_clk160               |             6.2 |
| s_clk320      | I4/s_clk320               |             3.1 |
| sysclk_40_i_p | sysclk_40_i_p             |            25.0 |
+---------------+---------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------+-----------+
| Name                                                                                         | Power (W) |
+----------------------------------------------------------------------------------------------+-----------+
| top_EUDET_dummy                                                                              |     0.288 |
|   I1                                                                                         |    <0.001 |
|   I3                                                                                         |    <0.001 |
|     i2c_interface                                                                            |    <0.001 |
|       bit_controller                                                                         |    <0.001 |
|       byte_controller                                                                        |    <0.001 |
|       registers                                                                              |    <0.001 |
|   I4                                                                                         |     0.089 |
|   OutBlocks[0].DUT_Instance                                                                  |    <0.001 |
|     reset_register                                                                           |    <0.001 |
|       pipeline[1].pipelinestage                                                              |    <0.001 |
|       pipeline[2].pipelinestage                                                              |    <0.001 |
|     trigger_register                                                                         |    <0.001 |
|       pipeline[1].pipelinestage                                                              |    <0.001 |
|       pipeline[2].pipelinestage                                                              |    <0.001 |
|   OutBlocks[1].DUT_Instance                                                                  |    <0.001 |
|     reset_register                                                                           |    <0.001 |
|       pipeline[1].pipelinestage                                                              |    <0.001 |
|       pipeline[2].pipelinestage                                                              |    <0.001 |
|     trigger_register                                                                         |    <0.001 |
|       pipeline[1].pipelinestage                                                              |    <0.001 |
|       pipeline[2].pipelinestage                                                              |    <0.001 |
|   OutBlocks[2].DUT_Instance                                                                  |    <0.001 |
|     reset_register                                                                           |    <0.001 |
|       pipeline[1].pipelinestage                                                              |    <0.001 |
|       pipeline[2].pipelinestage                                                              |    <0.001 |
|     trigger_register                                                                         |    <0.001 |
|       pipeline[1].pipelinestage                                                              |    <0.001 |
|       pipeline[2].pipelinestage                                                              |    <0.001 |
|   OutBlocks[3].DUT_Instance                                                                  |    <0.001 |
|     reset_register                                                                           |    <0.001 |
|       pipeline[1].pipelinestage                                                              |    <0.001 |
|       pipeline[2].pipelinestage                                                              |    <0.001 |
|     trigger_register                                                                         |    <0.001 |
|       pipeline[1].pipelinestage                                                              |    <0.001 |
|       pipeline[2].pipelinestage                                                              |    <0.001 |
|   i2c_scl_b_IOBUF_inst                                                                       |    <0.001 |
|   i2c_sda_b_IOBUF_inst                                                                       |    <0.001 |
|   infra                                                                                      |     0.187 |
|     clocks                                                                                   |     0.107 |
|       clkdiv                                                                                 |    <0.001 |
|     eth                                                                                      |     0.031 |
|       emac0                                                                                  |     0.026 |
|         inst                                                                                 |     0.026 |
|           rgmii_interface                                                                    |     0.021 |
|           temac_gbe_v9_rgmii_core                                                            |     0.005 |
|             addr_filter_top                                                                  |    <0.001 |
|               address_filter_inst                                                            |    <0.001 |
|                 resync_promiscuous_mode                                                      |    <0.001 |
|             flow                                                                             |    <0.001 |
|               tx                                                                             |    <0.001 |
|               tx_pause                                                                       |    <0.001 |
|                 sync_good_rx                                                                 |    <0.001 |
|             gmii_mii_rx_gen                                                                  |    <0.001 |
|             gmii_mii_tx_gen                                                                  |    <0.001 |
|             no_avb_tx_axi_intf.tx_axi_shim                                                   |    <0.001 |
|             rx_axi_shim                                                                      |    <0.001 |
|             rxgen                                                                            |     0.002 |
|               FCS_CHECK                                                                      |    <0.001 |
|               FRAME_CHECKER                                                                  |    <0.001 |
|               FRAME_DECODER                                                                  |    <0.001 |
|               RX_SM                                                                          |    <0.001 |
|             sync_axi_rx_rstn_rx_clk                                                          |    <0.001 |
|             sync_glbl_rstn_rx_clk                                                            |    <0.001 |
|             sync_glbl_rstn_tx_clk                                                            |    <0.001 |
|             sync_int_rx_rst_mgmt_rx_clk                                                      |    <0.001 |
|             sync_int_tx_rst_mgmt_tx_clk                                                      |    <0.001 |
|             sync_tx_axi_rstn_tx_clk                                                          |    <0.001 |
|             txgen                                                                            |     0.001 |
|               TX_SM1                                                                         |     0.001 |
|                 CRCGEN                                                                       |    <0.001 |
|           tx_reset90_sync                                                                    |    <0.001 |
|       fifo                                                                                   |     0.004 |
|         U0                                                                                   |     0.004 |
|           inst_fifo_gen                                                                      |     0.004 |
|             gaxis_fifo.gaxisf.axisf                                                          |     0.004 |
|               grf.rf                                                                         |     0.004 |
|                 gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                   gr1.gr1_int.rfwft                                                          |    <0.001 |
|                   gras.rsts                                                                  |    <0.001 |
|                   rpntr                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                   gwas.wsts                                                                  |    <0.001 |
|                   wpntr                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                        |     0.002 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                   |     0.002 |
|                     inst_blk_mem_gen                                                         |     0.002 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                   |     0.002 |
|                         valid.cstr                                                           |     0.002 |
|                           ramloop[0].ram.r                                                   |     0.002 |
|                             prim_noinit.ram                                                  |     0.002 |
|                 rstblk                                                                       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst     |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst     |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst     |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                   |    <0.001 |
|     ipbus                                                                                    |     0.049 |
|       trans                                                                                  |     0.003 |
|         cfg                                                                                  |    <0.001 |
|         iface                                                                                |     0.002 |
|         sm                                                                                   |     0.001 |
|       udp_if                                                                                 |     0.046 |
|         ARP                                                                                  |     0.001 |
|         IPADDR                                                                               |     0.001 |
|         RARP_block                                                                           |     0.002 |
|         clock_crossing_if                                                                    |    <0.001 |
|         internal_ram                                                                         |     0.003 |
|         internal_ram_selector                                                                |    <0.001 |
|         internal_ram_shim                                                                    |    <0.001 |
|         ipbus_rx_ram                                                                         |     0.009 |
|         ipbus_tx_ram                                                                         |     0.006 |
|         payload                                                                              |     0.003 |
|         ping                                                                                 |     0.001 |
|         resend                                                                               |    <0.001 |
|         rx_byte_sum                                                                          |    <0.001 |
|         rx_packet_parser                                                                     |     0.004 |
|         rx_ram_mux                                                                           |    <0.001 |
|         rx_ram_selector                                                                      |    <0.001 |
|         rx_reset_block                                                                       |    <0.001 |
|         rx_transactor                                                                        |    <0.001 |
|         status                                                                               |     0.002 |
|         status_buffer                                                                        |     0.004 |
|         tx_byte_sum                                                                          |    <0.001 |
|         tx_main                                                                              |     0.002 |
|         tx_ram_selector                                                                      |    <0.001 |
|         tx_transactor                                                                        |     0.002 |
+----------------------------------------------------------------------------------------------+-----------+


