{"top":"global.test_romb_coreir",
"namespaces":{
  "global":{
    "modules":{
      "SB_RAM40_4K":{
        "type":["Record",[
          ["RDATA",["Array",16,"Bit"]],
          ["RADDR",["Array",11,"BitIn"]],
          ["RCLK",["Named","coreir.clkIn"]],
          ["RCLKE","BitIn"],
          ["RE","BitIn"],
          ["WCLK",["Named","coreir.clkIn"]],
          ["WCLKE","BitIn"],
          ["WE","BitIn"],
          ["WADDR",["Array",11,"BitIn"]],
          ["MASK",["Array",16,"BitIn"]],
          ["WDATA",["Array",16,"BitIn"]]
        ]]
      },
      "test_romb_coreir":{
        "type":["Record",[
          ["RDATAOUT",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "SB_RAM40_4K_inst0":{
            "modref":"ice40.SB_RAM40_4K",
            "modargs":{"INIT_0":[["BitVector",256],"256'h0000000000000000000000000000000000000000000000000000000000ff0001"], "INIT_1":[["BitVector",256],"256'h0000000000000000000000000000000000000000000000000000000000000000"], "INIT_2":[["BitVector",256],"256'h0000000000000000000000000000000000000000000000000000000000000000"], "INIT_3":[["BitVector",256],"256'h0000000000000000000000000000000000000000000000000000000000000000"], "INIT_4":[["BitVector",256],"256'h0000000000000000000000000000000000000000000000000000000000000000"], "INIT_5":[["BitVector",256],"256'h0000000000000000000000000000000000000000000000000000000000000000"], "INIT_6":[["BitVector",256],"256'h0000000000000000000000000000000000000000000000000000000000000000"], "INIT_7":[["BitVector",256],"256'h0000000000000000000000000000000000000000000000000000000000000000"], "INIT_8":[["BitVector",256],"256'h0000000000000000000000000000000000000000000000000000000000000000"], "INIT_9":[["BitVector",256],"256'h0000000000000000000000000000000000000000000000000000000000000000"], "INIT_A":[["BitVector",256],"256'h0000000000000000000000000000000000000000000000000000000000000000"], "INIT_B":[["BitVector",256],"256'h0000000000000000000000000000000000000000000000000000000000000000"], "INIT_C":[["BitVector",256],"256'h0000000000000000000000000000000000000000000000000000000000000000"], "INIT_D":[["BitVector",256],"256'h0000000000000000000000000000000000000000000000000000000000000000"], "INIT_E":[["BitVector",256],"256'h0000000000000000000000000000000000000000000000000000000000000000"], "INIT_F":[["BitVector",256],"256'h0000000000000000000000000000000000000000000000000000000000000000"], "READ_MODE":["Int",0], "WRITE_MODE":["Int",0]}
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "const_0_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",11]},
            "modargs":{"value":[["BitVector",11],"11'h000"]}
          },
          "const_0_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_1_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",11]},
            "modargs":{"value":[["BitVector",11],"11'h001"]}
          }
        },
        "connections":[
          ["const_0_16.out","SB_RAM40_4K_inst0.MASK"],
          ["const_1_11.out","SB_RAM40_4K_inst0.RADDR"],
          ["self.CLK","SB_RAM40_4K_inst0.RCLK"],
          ["bit_const_1_None.out","SB_RAM40_4K_inst0.RCLKE"],
          ["self.RDATAOUT","SB_RAM40_4K_inst0.RDATA"],
          ["bit_const_1_None.out","SB_RAM40_4K_inst0.RE"],
          ["const_0_11.out","SB_RAM40_4K_inst0.WADDR"],
          ["self.CLK","SB_RAM40_4K_inst0.WCLK"],
          ["bit_const_0_None.out","SB_RAM40_4K_inst0.WCLKE"],
          ["const_0_16.out","SB_RAM40_4K_inst0.WDATA"],
          ["bit_const_0_None.out","SB_RAM40_4K_inst0.WE"]
        ]
      }
    }
  }
}
}
