\hypertarget{struct_l_p_t_m_r___type}{}\doxysection{LPTMR\+\_\+\+Type Struct Reference}
\label{struct_l_p_t_m_r___type}\index{LPTMR\_Type@{LPTMR\_Type}}


LPTMR -\/ Size of Registers Arrays.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_m_r___type_a876dd0a8546697065f406b7543e27af2}{CSR}}
\begin{DoxyCompactList}\small\item\em Low Power Timer Control Status Register, offset\+: 0x0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_m_r___type_a909d70d4d88dd6731a07b76a21c8214b}{PSR}}
\begin{DoxyCompactList}\small\item\em Low Power Timer Prescale Register, offset\+: 0x4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_m_r___type_a3fbfa42319981886e98899e3ee069f81}{CMR}}
\begin{DoxyCompactList}\small\item\em Low Power Timer Compare Register, offset\+: 0x8. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_m_r___type_afabfe869c2da8a9974cac1da36481312}{CNR}}
\begin{DoxyCompactList}\small\item\em Low Power Timer Counter Register, offset\+: 0xC. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
LPTMR -\/ Size of Registers Arrays. 

LPTMR -\/ Register Layout Typedef 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_l_p_t_m_r___type_a3fbfa42319981886e98899e3ee069f81}\label{struct_l_p_t_m_r___type_a3fbfa42319981886e98899e3ee069f81}} 
\index{LPTMR\_Type@{LPTMR\_Type}!CMR@{CMR}}
\index{CMR@{CMR}!LPTMR\_Type@{LPTMR\_Type}}
\doxysubsubsection{\texorpdfstring{CMR}{CMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CMR}



Low Power Timer Compare Register, offset\+: 0x8. 

\mbox{\Hypertarget{struct_l_p_t_m_r___type_afabfe869c2da8a9974cac1da36481312}\label{struct_l_p_t_m_r___type_afabfe869c2da8a9974cac1da36481312}} 
\index{LPTMR\_Type@{LPTMR\_Type}!CNR@{CNR}}
\index{CNR@{CNR}!LPTMR\_Type@{LPTMR\_Type}}
\doxysubsubsection{\texorpdfstring{CNR}{CNR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CNR}



Low Power Timer Counter Register, offset\+: 0xC. 

\mbox{\Hypertarget{struct_l_p_t_m_r___type_a876dd0a8546697065f406b7543e27af2}\label{struct_l_p_t_m_r___type_a876dd0a8546697065f406b7543e27af2}} 
\index{LPTMR\_Type@{LPTMR\_Type}!CSR@{CSR}}
\index{CSR@{CSR}!LPTMR\_Type@{LPTMR\_Type}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}



Low Power Timer Control Status Register, offset\+: 0x0. 

\mbox{\Hypertarget{struct_l_p_t_m_r___type_a909d70d4d88dd6731a07b76a21c8214b}\label{struct_l_p_t_m_r___type_a909d70d4d88dd6731a07b76a21c8214b}} 
\index{LPTMR\_Type@{LPTMR\_Type}!PSR@{PSR}}
\index{PSR@{PSR}!LPTMR\_Type@{LPTMR\_Type}}
\doxysubsubsection{\texorpdfstring{PSR}{PSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PSR}



Low Power Timer Prescale Register, offset\+: 0x4. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
