// Seed: 2471155316
module module_0 (
    input  wire  id_0,
    output tri   id_1,
    input  tri   id_2,
    output uwire id_3,
    input  wor   id_4,
    output wor   id_5,
    output tri   id_6
);
  assign id_5 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_0 (
    output tri0 id_0,
    input tri id_1,
    output tri id_2,
    output uwire module_1,
    output tri1 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input wor id_7
);
  always
    if (1'b0) assign id_6 = 1'b0 > id_7;
    else begin : LABEL_0
      if (1) $display(1 == 1, 1, 1 == 1, 1, id_1);
    end
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_2,
      id_7,
      id_0,
      id_6
  );
endmodule
