// Seed: 4194507012
module module_0 ();
  always_latch @({id_1,
    id_1
  } or negedge id_1)
  begin
    id_1 <= 1;
  end
  wire id_2;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    input  wand id_2,
    input  tri  id_3,
    input  tri0 id_4,
    input  tri  id_5,
    output tri1 id_6,
    output wor  id_7,
    output tri  id_8
);
  reg id_10;
  assign id_8 = 1;
  module_0();
  initial begin
    id_10 <= 1 - id_4;
  end
  wire id_11;
  wire id_12;
  assign id_12 = id_11;
  id_13(
      .id_0(1 == id_8), .id_1(1)
  );
  assign id_6 = id_3;
endmodule
