# 1 "arch/arm64/boot/dts/qcom/sda660-inforce-ifc6560.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sda660-inforce-ifc6560.dts"
# 9 "arch/arm64/boot/dts/qcom/sda660-inforce-ifc6560.dts"
/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/sdm660.dtsi" 1
# 10 "arch/arm64/boot/dts/qcom/sdm660.dtsi"
# 1 "arch/arm64/boot/dts/qcom/sdm630.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sdm660.h" 1
# 8 "arch/arm64/boot/dts/qcom/sdm630.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gpucc-sdm660.h" 1
# 9 "arch/arm64/boot/dts/qcom/sdm630.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,mmcc-sdm660.h" 1
# 10 "arch/arm64/boot/dts/qcom/sdm630.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmcc.h" 1
# 11 "arch/arm64/boot/dts/qcom/sdm630.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,sdm660.h" 1
# 12 "arch/arm64/boot/dts/qcom/sdm630.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 13 "arch/arm64/boot/dts/qcom/sdm630.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 14 "arch/arm64/boot/dts/qcom/sdm630.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 15 "arch/arm64/boot/dts/qcom/sdm630.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,apr.h" 1
# 16 "arch/arm64/boot/dts/qcom/sdm630.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  mmc1 = &sdhc_1;
  mmc2 = &sdhc_2;
 };

 chosen { };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
   clock-output-names = "xo_board";
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32764>;
   clock-output-names = "sleep_clk";
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x100>;
   enable-method = "psci";
   cpu-idle-states = <&PERF_CPU_SLEEP_0
      &PERF_CPU_SLEEP_1
      &PERF_CLUSTER_SLEEP_0
      &PERF_CLUSTER_SLEEP_1
      &PERF_CLUSTER_SLEEP_2>;
   capacity-dmips-mhz = <1126>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_1>;
   L2_1: l2-cache {
    compatible = "cache";
    cache-level = <2>;
   };
  };

  CPU1: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x101>;
   enable-method = "psci";
   cpu-idle-states = <&PERF_CPU_SLEEP_0
      &PERF_CPU_SLEEP_1
      &PERF_CLUSTER_SLEEP_0
      &PERF_CLUSTER_SLEEP_1
      &PERF_CLUSTER_SLEEP_2>;
   capacity-dmips-mhz = <1126>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_1>;
  };

  CPU2: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x102>;
   enable-method = "psci";
   cpu-idle-states = <&PERF_CPU_SLEEP_0
      &PERF_CPU_SLEEP_1
      &PERF_CLUSTER_SLEEP_0
      &PERF_CLUSTER_SLEEP_1
      &PERF_CLUSTER_SLEEP_2>;
   capacity-dmips-mhz = <1126>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_1>;
  };

  CPU3: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x103>;
   enable-method = "psci";
   cpu-idle-states = <&PERF_CPU_SLEEP_0
      &PERF_CPU_SLEEP_1
      &PERF_CLUSTER_SLEEP_0
      &PERF_CLUSTER_SLEEP_1
      &PERF_CLUSTER_SLEEP_2>;
   capacity-dmips-mhz = <1126>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_1>;
  };

  CPU4: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x0>;
   enable-method = "psci";
   cpu-idle-states = <&PWR_CPU_SLEEP_0
      &PWR_CPU_SLEEP_1
      &PWR_CLUSTER_SLEEP_0
      &PWR_CLUSTER_SLEEP_1
      &PWR_CLUSTER_SLEEP_2>;
   capacity-dmips-mhz = <1024>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
   };
  };

  CPU5: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x1>;
   enable-method = "psci";
   cpu-idle-states = <&PWR_CPU_SLEEP_0
      &PWR_CPU_SLEEP_1
      &PWR_CLUSTER_SLEEP_0
      &PWR_CLUSTER_SLEEP_1
      &PWR_CLUSTER_SLEEP_2>;
   capacity-dmips-mhz = <1024>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_0>;
  };

  CPU6: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x2>;
   enable-method = "psci";
   cpu-idle-states = <&PWR_CPU_SLEEP_0
      &PWR_CPU_SLEEP_1
      &PWR_CLUSTER_SLEEP_0
      &PWR_CLUSTER_SLEEP_1
      &PWR_CLUSTER_SLEEP_2>;
   capacity-dmips-mhz = <1024>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_0>;
  };

  CPU7: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x3>;
   enable-method = "psci";
   cpu-idle-states = <&PWR_CPU_SLEEP_0
      &PWR_CPU_SLEEP_1
      &PWR_CLUSTER_SLEEP_0
      &PWR_CLUSTER_SLEEP_1
      &PWR_CLUSTER_SLEEP_2>;
   capacity-dmips-mhz = <1024>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_0>;
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU4>;
    };

    core1 {
     cpu = <&CPU5>;
    };

    core2 {
     cpu = <&CPU6>;
    };

    core3 {
     cpu = <&CPU7>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   PWR_CPU_SLEEP_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "pwr-retention";
    arm,psci-suspend-param = <0x40000002>;
    entry-latency-us = <338>;
    exit-latency-us = <423>;
    min-residency-us = <200>;
   };

   PWR_CPU_SLEEP_1: cpu-sleep-0-1 {
    compatible = "arm,idle-state";
    idle-state-name = "pwr-power-collapse";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <515>;
    exit-latency-us = <1821>;
    min-residency-us = <1000>;
    local-timer-stop;
   };

   PERF_CPU_SLEEP_0: cpu-sleep-1-0 {
    compatible = "arm,idle-state";
    idle-state-name = "perf-retention";
    arm,psci-suspend-param = <0x40000002>;
    entry-latency-us = <154>;
    exit-latency-us = <87>;
    min-residency-us = <200>;
   };

   PERF_CPU_SLEEP_1: cpu-sleep-1-1 {
    compatible = "arm,idle-state";
    idle-state-name = "perf-power-collapse";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <262>;
    exit-latency-us = <301>;
    min-residency-us = <1000>;
    local-timer-stop;
   };

   PWR_CLUSTER_SLEEP_0: cluster-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "pwr-cluster-dynamic-retention";
    arm,psci-suspend-param = <0x400000F2>;
    entry-latency-us = <284>;
    exit-latency-us = <384>;
    min-residency-us = <9987>;
    local-timer-stop;
   };

   PWR_CLUSTER_SLEEP_1: cluster-sleep-0-1 {
    compatible = "arm,idle-state";
    idle-state-name = "pwr-cluster-retention";
    arm,psci-suspend-param = <0x400000F3>;
    entry-latency-us = <338>;
    exit-latency-us = <423>;
    min-residency-us = <9987>;
    local-timer-stop;
   };

   PWR_CLUSTER_SLEEP_2: cluster-sleep-0-2 {
    compatible = "arm,idle-state";
    idle-state-name = "pwr-cluster-retention";
    arm,psci-suspend-param = <0x400000F4>;
    entry-latency-us = <515>;
    exit-latency-us = <1821>;
    min-residency-us = <9987>;
    local-timer-stop;
   };

   PERF_CLUSTER_SLEEP_0: cluster-sleep-1-0 {
    compatible = "arm,idle-state";
    idle-state-name = "perf-cluster-dynamic-retention";
    arm,psci-suspend-param = <0x400000F2>;
    entry-latency-us = <272>;
    exit-latency-us = <329>;
    min-residency-us = <9987>;
    local-timer-stop;
   };

   PERF_CLUSTER_SLEEP_1: cluster-sleep-1-1 {
    compatible = "arm,idle-state";
    idle-state-name = "perf-cluster-retention";
    arm,psci-suspend-param = <0x400000F3>;
    entry-latency-us = <332>;
    exit-latency-us = <368>;
    min-residency-us = <9987>;
    local-timer-stop;
   };

   PERF_CLUSTER_SLEEP_2: cluster-sleep-1-2 {
    compatible = "arm,idle-state";
    idle-state-name = "perf-cluster-retention";
    arm,psci-suspend-param = <0x400000F4>;
    entry-latency-us = <545>;
    exit-latency-us = <1609>;
    min-residency-us = <9987>;
    local-timer-stop;
   };
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-msm8998", "qcom,scm";
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 6 4>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  wlan_msa_guard: wlan-msa-guard@85600000 {
   reg = <0x0 0x85600000 0x0 0x100000>;
   no-map;
  };

  wlan_msa_mem: wlan-msa-mem@85700000 {
   reg = <0x0 0x85700000 0x0 0x100000>;
   no-map;
  };

  qhee_code: qhee-code@85800000 {
   reg = <0x0 0x85800000 0x0 0x600000>;
   no-map;
  };

  rmtfs_mem: memory@85e00000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0x0 0x85e00000 0x0 0x200000>;
   no-map;

   qcom,client-id = <1>;
   qcom,vmid = <15>;
  };

  smem_region: smem-mem@86000000 {
   reg = <0 0x86000000 0 0x200000>;
   no-map;
  };

  tz_mem: memory@86200000 {
   reg = <0x0 0x86200000 0x0 0x3300000>;
   no-map;
  };

  mpss_region: mpss@8ac00000 {
   reg = <0x0 0x8ac00000 0x0 0x7e00000>;
   no-map;
  };

  adsp_region: adsp@92a00000 {
   reg = <0x0 0x92a00000 0x0 0x1e00000>;
   no-map;
  };

  mba_region: mba@94800000 {
   reg = <0x0 0x94800000 0x0 0x200000>;
   no-map;
  };

  buffer_mem: tzbuffer@94a00000 {
   reg = <0x0 0x94a00000 0x0 0x100000>;
   no-map;
  };

  venus_region: venus@9f800000 {
   reg = <0x0 0x9f800000 0x0 0x800000>;
   no-map;
  };

  adsp_mem: adsp-region@f6000000 {
   reg = <0x0 0xf6000000 0x0 0x800000>;
   no-map;
  };

  qseecom_mem: qseecom-region@f6800000 {
   reg = <0x0 0xf6800000 0x0 0x1400000>;
   no-map;
  };

  zap_shader_region: gpu@fed00000 {
   compatible = "shared-dma-pool";
   reg = <0x0 0xfed00000 0x0 0xa00000>;
   no-map;
  };
 };

 rpm-glink {
  compatible = "qcom,glink-rpm";

  interrupts = <0 168 1>;
  qcom,rpm-msg-ram = <&rpm_msg_ram>;
  mboxes = <&apcs_glb 0>;

  rpm_requests: rpm-requests {
   compatible = "qcom,rpm-sdm660";
   qcom,glink-channels = "rpm_requests";

   rpmcc: clock-controller {
    compatible = "qcom,rpmcc-sdm660", "qcom,rpmcc";
    #clock-cells = <1>;
   };

   rpmpd: power-controller {
    compatible = "qcom,sdm660-rpmpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmpd_opp_table>;

    rpmpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmpd_opp_ret_plus: opp2 {
      opp-level = <32>;
     };

     rpmpd_opp_min_svs: opp3 {
      opp-level = <48>;
     };

     rpmpd_opp_low_svs: opp4 {
      opp-level = <64>;
     };

     rpmpd_opp_svs: opp5 {
      opp-level = <128>;
     };

     rpmpd_opp_svs_plus: opp6 {
      opp-level = <192>;
     };

     rpmpd_opp_nom: opp7 {
      opp-level = <256>;
     };

     rpmpd_opp_nom_plus: opp8 {
      opp-level = <320>;
     };

     rpmpd_opp_turbo: opp9 {
      opp-level = <384>;
     };
    };
   };
  };
 };

 smem: smem {
  compatible = "qcom,smem";
  memory-region = <&smem_region>;
  hwlocks = <&tcsr_mutex 3>;
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupts = <0 158 1>;
  mboxes = <&apcs_glb 10>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-mpss {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;
  interrupts = <0 451 1>;
  mboxes = <&apcs_glb 14>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";

  gcc: clock-controller@100000 {
   compatible = "qcom,gcc-sdm630";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   reg = <0x00100000 0x94000>;

   clock-names = "xo", "sleep_clk";
   clocks = <&xo_board>,
     <&sleep_clk>;
  };

  rpm_msg_ram: sram@778000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x00778000 0x7000>;
  };

  qfprom: qfprom@780000 {
   compatible = "qcom,sdm630-qfprom", "qcom,qfprom";
   reg = <0x00780000 0x621c>;
   #address-cells = <1>;
   #size-cells = <1>;

   qusb2_hstx_trim: hstx-trim@240 {
    reg = <0x243 0x1>;
    bits = <1 3>;
   };

   gpu_speed_bin: gpu-speed-bin@41a0 {
    reg = <0x41a2 0x1>;
    bits = <5 7>;
   };
  };

  rng: rng@793000 {
   compatible = "qcom,prng-ee";
   reg = <0x00793000 0x1000>;
   clocks = <&gcc 71>;
   clock-names = "core";
  };

  bimc: interconnect@1008000 {
   compatible = "qcom,sdm660-bimc";
   reg = <0x01008000 0x78000>;
   #interconnect-cells = <1>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 6>,
     <&rpmcc 7>;
  };

  restart@10ac000 {
   compatible = "qcom,pshold";
   reg = <0x010ac000 0x4>;
  };

  cnoc: interconnect@1500000 {
   compatible = "qcom,sdm660-cnoc";
   reg = <0x01500000 0x10000>;
   #interconnect-cells = <1>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 28>,
     <&rpmcc 29>;
  };

  snoc: interconnect@1626000 {
   compatible = "qcom,sdm660-snoc";
   reg = <0x01626000 0x7090>;
   #interconnect-cells = <1>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 4>,
     <&rpmcc 5>;
  };

  anoc2_smmu: iommu@16c0000 {
   compatible = "qcom,sdm630-smmu-v2", "qcom,smmu-v2";
   reg = <0x016c0000 0x40000>;

   assigned-clocks = <&rpmcc 64>;
   assigned-clock-rates = <1000>;
   clocks = <&rpmcc 64>;
   clock-names = "bus";
   #global-interrupts = <2>;
   #iommu-cells = <1>;

   interrupts =
    <0 229 4>,
    <0 231 4>,

    <0 373 4>,
    <0 374 8>,
    <0 375 8>,
    <0 376 8>,
    <0 377 8>,
    <0 378 8>,
    <0 462 4>,
    <0 463 4>,
    <0 464 4>,
    <0 465 4>,
    <0 466 4>,
    <0 467 4>,
    <0 353 4>,
    <0 354 4>,
    <0 355 4>,
    <0 356 4>,
    <0 357 4>,
    <0 358 4>,
    <0 359 4>,
    <0 360 4>,
    <0 442 4>,
    <0 443 4>,
    <0 444 4>,
    <0 447 4>,
    <0 468 4>,
    <0 469 4>,
    <0 472 4>,
    <0 473 4>,
    <0 474 4>;

   status = "disabled";
  };

  a2noc: interconnect@1704000 {
   compatible = "qcom,sdm660-a2noc";
   reg = <0x01704000 0xc100>;
   #interconnect-cells = <1>;
   clock-names = "bus",
          "bus_a",
          "ipa",
          "ufs_axi",
          "aggre2_ufs_axi",
          "aggre2_usb3_axi",
          "cfg_noc_usb2_axi";
   clocks = <&rpmcc 64>,
     <&rpmcc 65>,
     <&rpmcc 68>,
     <&gcc 80>,
     <&gcc 20>,
     <&gcc 21>,
     <&gcc 48>;
  };

  mnoc: interconnect@1745000 {
   compatible = "qcom,sdm660-mnoc";
   reg = <0x01745000 0xA010>;
   #interconnect-cells = <1>;
   clock-names = "bus", "bus_a", "iface";
   clocks = <&rpmcc 90>,
     <&rpmcc 91>,
     <&mmcc 0>;
  };

  tsens: thermal-sensor@10ae000 {
   compatible = "qcom,sdm630-tsens", "qcom,tsens-v2";
   reg = <0x010ae000 0x1000>,
      <0x010ad000 0x1000>;
   #qcom,sensors = <12>;
   interrupts = <0 184 4>,
      <0 430 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x01f40000 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr_regs_1: syscon@1f60000 {
   compatible = "qcom,sdm630-tcsr", "syscon";
   reg = <0x01f60000 0x20000>;
  };

  tlmm: pinctrl@3100000 {
   compatible = "qcom,sdm630-pinctrl";
   reg = <0x03100000 0x400000>,
      <0x03500000 0x400000>,
      <0x03900000 0x400000>;
   reg-names = "south", "center", "north";
   interrupts = <0 208 4>;
   gpio-controller;
   gpio-ranges = <&tlmm 0 0 114>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;

   blsp1_uart1_default: blsp1-uart1-default {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_uart1_sleep: blsp1-uart1-sleep {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_uart2_default: blsp1-uart2-default {
    pins = "gpio4", "gpio5";
    drive-strength = <2>;
    bias-disable;
   };

   blsp2_uart1_default: blsp2-uart1-active {
    tx-rts {
     pins = "gpio16", "gpio19";
     function = "blsp_uart5";
     drive-strength = <2>;
     bias-disable;
    };

    rx {




     pins = "gpio17";
     function = "blsp_uart5";
     drive-strength = <2>;
     bias-pull-up;
    };

    cts {

     pins = "gpio18";
     function = "blsp_uart5";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   blsp2_uart1_sleep: blsp2-uart1-sleep {
    tx {
     pins = "gpio16";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-up;
    };

    rx-cts-rts {
     pins = "gpio17", "gpio18", "gpio19";
     function = "gpio";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c1_default: i2c1-default {
    pins = "gpio2", "gpio3";
    function = "blsp_i2c1";
    drive-strength = <2>;
    bias-disable;
   };

   i2c1_sleep: i2c1-sleep {
    pins = "gpio2", "gpio3";
    function = "blsp_i2c1";
    drive-strength = <2>;
    bias-pull-up;
   };

   i2c2_default: i2c2-default {
    pins = "gpio6", "gpio7";
    function = "blsp_i2c2";
    drive-strength = <2>;
    bias-disable;
   };

   i2c2_sleep: i2c2-sleep {
    pins = "gpio6", "gpio7";
    function = "blsp_i2c2";
    drive-strength = <2>;
    bias-pull-up;
   };

   i2c3_default: i2c3-default {
    pins = "gpio10", "gpio11";
    function = "blsp_i2c3";
    drive-strength = <2>;
    bias-disable;
   };

   i2c3_sleep: i2c3-sleep {
    pins = "gpio10", "gpio11";
    function = "blsp_i2c3";
    drive-strength = <2>;
    bias-pull-up;
   };

   i2c4_default: i2c4-default {
    pins = "gpio14", "gpio15";
    function = "blsp_i2c4";
    drive-strength = <2>;
    bias-disable;
   };

   i2c4_sleep: i2c4-sleep {
    pins = "gpio14", "gpio15";
    function = "blsp_i2c4";
    drive-strength = <2>;
    bias-pull-up;
   };

   i2c5_default: i2c5-default {
    pins = "gpio18", "gpio19";
    function = "blsp_i2c5";
    drive-strength = <2>;
    bias-disable;
   };

   i2c5_sleep: i2c5-sleep {
    pins = "gpio18", "gpio19";
    function = "blsp_i2c5";
    drive-strength = <2>;
    bias-pull-up;
   };

   i2c6_default: i2c6-default {
    pins = "gpio22", "gpio23";
    function = "blsp_i2c6";
    drive-strength = <2>;
    bias-disable;
   };

   i2c6_sleep: i2c6-sleep {
    pins = "gpio22", "gpio23";
    function = "blsp_i2c6";
    drive-strength = <2>;
    bias-pull-up;
   };

   i2c7_default: i2c7-default {
    pins = "gpio26", "gpio27";
    function = "blsp_i2c7";
    drive-strength = <2>;
    bias-disable;
   };

   i2c7_sleep: i2c7-sleep {
    pins = "gpio26", "gpio27";
    function = "blsp_i2c7";
    drive-strength = <2>;
    bias-pull-up;
   };

   i2c8_default: i2c8-default {
    pins = "gpio30", "gpio31";
    function = "blsp_i2c8";
    drive-strength = <2>;
    bias-disable;
   };

   i2c8_sleep: i2c8-sleep {
    pins = "gpio30", "gpio31";
    function = "blsp_i2c8";
    drive-strength = <2>;
    bias-pull-up;
   };

   cci0_default: cci0_default {
    pinmux {
     pins = "gpio36","gpio37";
     function = "cci_i2c";
    };

    pinconf {
     pins = "gpio36","gpio37";
     bias-pull-up;
     drive-strength = <2>;
    };
   };

   cci1_default: cci1_default {
    pinmux {
     pins = "gpio38","gpio39";
     function = "cci_i2c";
    };

    pinconf {
     pins = "gpio38","gpio39";
     bias-pull-up;
     drive-strength = <2>;
    };
   };

   sdc1_state_on: sdc1-on {
    clk {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <16>;
    };

    cmd {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };

    data {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <10>;
    };

    rclk {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc1_state_off: sdc1-off {
    clk {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <2>;
    };

    cmd {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };

    data {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <2>;
    };

    rclk {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc2_state_on: sdc2-on {
    clk {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <16>;
    };

    cmd {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };

    data {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc2_state_off: sdc2-off {
    clk {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <2>;
    };

    cmd {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };

    data {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  adreno_gpu: gpu@5000000 {
   compatible = "qcom,adreno-508.0", "qcom,adreno";

   reg = <0x05000000 0x40000>;
   reg-names = "kgsl_3d0_reg_memory";

   interrupts = <0 300 4>;

   clocks = <&gcc 55>,
    <&gpucc 8>,
    <&gcc 22>,
    <&gcc 54>,
    <&gpucc 6>,
    <&gpucc 7>;

   clock-names = "iface",
    "rbbmtimer",
    "mem",
    "mem_iface",
    "rbcpr",
    "core";

   power-domains = <&rpmpd 3>;
   iommus = <&kgsl_smmu 0>;

   nvmem-cells = <&gpu_speed_bin>;
   nvmem-cell-names = "speed_bin";

   interconnects = <&bimc 1 &bimc 5>;
   interconnect-names = "gfx-mem";

   operating-points-v2 = <&gpu_sdm630_opp_table>;

   status = "disabled";

   gpu_sdm630_opp_table: opp-table {
    compatible = "operating-points-v2";
    opp-775000000 {
     opp-hz = /bits/ 64 <775000000>;
     opp-level = <384>;
     opp-peak-kBps = <5412000>;
     opp-supported-hw = <0xA2>;
    };
    opp-647000000 {
     opp-hz = /bits/ 64 <647000000>;
     opp-level = <320>;
     opp-peak-kBps = <4068000>;
     opp-supported-hw = <0xFF>;
    };
    opp-588000000 {
     opp-hz = /bits/ 64 <588000000>;
     opp-level = <256>;
     opp-peak-kBps = <3072000>;
     opp-supported-hw = <0xFF>;
    };
    opp-465000000 {
     opp-hz = /bits/ 64 <465000000>;
     opp-level = <192>;
     opp-peak-kBps = <2724000>;
     opp-supported-hw = <0xFF>;
    };
    opp-370000000 {
     opp-hz = /bits/ 64 <370000000>;
     opp-level = <128>;
     opp-peak-kBps = <2188000>;
     opp-supported-hw = <0xFF>;
    };
    opp-240000000 {
     opp-hz = /bits/ 64 <240000000>;
     opp-level = <64>;
     opp-peak-kBps = <1648000>;
     opp-supported-hw = <0xFF>;
    };
    opp-160000000 {
     opp-hz = /bits/ 64 <160000000>;
     opp-level = <48>;
     opp-peak-kBps = <1200000>;
     opp-supported-hw = <0xFF>;
    };
   };
  };

  kgsl_smmu: iommu@5040000 {
   compatible = "qcom,sdm630-smmu-v2",
         "qcom,adreno-smmu", "qcom,smmu-v2";
   reg = <0x05040000 0x10000>;
# 1109 "arch/arm64/boot/dts/qcom/sdm630.dtsi"
   power-domains = <&gpucc 1>;
   clocks = <&gcc 55>,
     <&gcc 22>,
     <&gcc 54>;
   clock-names = "iface", "mem", "mem_iface";
   #global-interrupts = <2>;
   #iommu-cells = <1>;

   interrupts =
    <0 229 4>,
    <0 231 4>,

    <0 329 4>,
    <0 330 4>,
    <0 331 4>,
    <0 332 4>,
    <0 116 4>,
    <0 117 4>,
    <0 349 4>,
    <0 350 4>;

   status = "disabled";
  };

  gpucc: clock-controller@5065000 {
   compatible = "qcom,gpucc-sdm630";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   reg = <0x05065000 0x9038>;

   clocks = <&xo_board>,
     <&gcc 56>,
     <&gcc 57>;
   clock-names = "xo",
          "gcc_gpu_gpll0_clk",
          "gcc_gpu_gpll0_div_clk";
   status = "disabled";
  };

  lpass_smmu: iommu@5100000 {
   compatible = "qcom,sdm630-smmu-v2", "qcom,smmu-v2";
   reg = <0x05100000 0x40000>;
   #iommu-cells = <1>;

   #global-interrupts = <2>;
   interrupts =
    <0 229 4>,
    <0 231 4>,

    <0 226 4>,
    <0 393 4>,
    <0 394 4>,
    <0 395 4>,
    <0 396 4>,
    <0 397 4>,
    <0 398 4>,
    <0 399 4>,
    <0 400 4>,
    <0 401 4>,
    <0 402 4>,
    <0 403 4>,
    <0 137 4>,
    <0 224 4>,
    <0 225 4>,
    <0 310 4>,
    <0 404 4>;

   status = "disabled";
  };

  sram@290000 {
   compatible = "qcom,rpm-stats";
   reg = <0x00290000 0x10000>;
  };

  spmi_bus: spmi@800f000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0800f000 0x1000>,
    <0x08400000 0x1000000>,
    <0x09400000 0x1000000>,
    <0x0a400000 0x220000>,
    <0x0800a000 0x3000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 326 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
   cell-index = <0>;
  };

  usb3: usb@a8f8800 {
   compatible = "qcom,sdm660-dwc3", "qcom,dwc3";
   reg = <0x0a8f8800 0x400>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 49>,
     <&gcc 91>,
     <&gcc 21>,
     <&gcc 93>,
     <&gcc 92>,
     <&rpmcc 64>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi",
          "bus";

   assigned-clocks = <&gcc 92>,
       <&gcc 91>,
       <&rpmcc 64>;
   assigned-clock-rates = <19200000>, <120000000>,
            <19200000>;

   interrupts = <0 347 4>,
         <0 243 4>;
   interrupt-names = "hs_phy_irq", "ss_phy_irq";

   power-domains = <&gcc 2>;
   qcom,select-utmi-as-pipe-clk;

   resets = <&gcc 7>;

   usb3_dwc3: usb@a800000 {
    compatible = "snps,dwc3";
    reg = <0x0a800000 0xc8d0>;
    interrupts = <0 131 4>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;





    maximum-speed = "high-speed";
    phys = <&qusb2phy0>;
    phy-names = "usb2-phy";
    snps,hird-threshold = /bits/ 8 <0>;
   };
  };

  qusb2phy0: phy@c012000 {
   compatible = "qcom,sdm660-qusb2-phy";
   reg = <0x0c012000 0x180>;
   #phy-cells = <0>;

   clocks = <&gcc 97>,
     <&gcc 129>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 0>;
   nvmem-cells = <&qusb2_hstx_trim>;
   status = "disabled";
  };

  qusb2phy1: phy@c014000 {
   compatible = "qcom,sdm660-qusb2-phy";
   reg = <0x0c014000 0x180>;
   #phy-cells = <0>;

   clocks = <&gcc 97>,
     <&gcc 130>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 1>;
   nvmem-cells = <&qusb2_hstx_trim>;
   status = "disabled";
  };

  sdhc_2: mmc@c084000 {
   compatible = "qcom,sdm630-sdhci", "qcom,sdhci-msm-v5";
   reg = <0x0c084000 0x1000>;
   reg-names = "hc";

   interrupts = <0 125 4>,
     <0 221 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   bus-width = <4>;

   clocks = <&gcc 77>,
     <&gcc 78>,
     <&xo_board>;
   clock-names = "iface", "core", "xo";


   interconnects = <&a2noc 3 &a2noc 10>,
     <&gnoc 0 &cnoc 28>;
   interconnect-names = "sdhc-ddr","cpu-sdhc";
   operating-points-v2 = <&sdhc2_opp_table>;

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&sdc2_state_on>;
   pinctrl-1 = <&sdc2_state_off>;
   power-domains = <&rpmpd 0>;

   status = "disabled";

   sdhc2_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-50000000 {
     opp-hz = /bits/ 64 <50000000>;
     required-opps = <&rpmpd_opp_low_svs>;
     opp-peak-kBps = <200000 140000>;
     opp-avg-kBps = <130718 133320>;
     };
     opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmpd_opp_svs>;
     opp-peak-kBps = <250000 160000>;
     opp-avg-kBps = <196078 150000>;
     };
     opp-200000000 {
     opp-hz = /bits/ 64 <200000000>;
     required-opps = <&rpmpd_opp_nom>;
     opp-peak-kBps = <4096000 4096000>;
     opp-avg-kBps = <1338562 1338562>;
     };
   };
  };

  sdhc_1: mmc@c0c4000 {
   compatible = "qcom,sdm630-sdhci", "qcom,sdhci-msm-v5";
   reg = <0x0c0c4000 0x1000>,
         <0x0c0c5000 0x1000>,
         <0x0c0c8000 0x8000>;
   reg-names = "hc", "cqhci", "ice";

   interrupts = <0 110 4>,
     <0 112 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 74>,
     <&gcc 75>,
     <&xo_board>,
     <&gcc 76>;
   clock-names = "iface", "core", "xo", "ice";

   interconnects = <&a2noc 2 &a2noc 10>,
     <&gnoc 0 &cnoc 27>;
   interconnect-names = "sdhc-ddr", "cpu-sdhc";
   operating-points-v2 = <&sdhc1_opp_table>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&sdc1_state_on>;
   pinctrl-1 = <&sdc1_state_off>;
   power-domains = <&rpmpd 0>;

   bus-width = <8>;
   non-removable;

   status = "disabled";

   sdhc1_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-50000000 {
     opp-hz = /bits/ 64 <50000000>;
     required-opps = <&rpmpd_opp_low_svs>;
     opp-peak-kBps = <200000 140000>;
     opp-avg-kBps = <130718 133320>;
    };
    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmpd_opp_svs>;
     opp-peak-kBps = <250000 160000>;
     opp-avg-kBps = <196078 150000>;
    };
    opp-384000000 {
     opp-hz = /bits/ 64 <384000000>;
     required-opps = <&rpmpd_opp_nom>;
     opp-peak-kBps = <4096000 4096000>;
     opp-avg-kBps = <1338562 1338562>;
    };
   };
  };

  usb2: usb@c2f8800 {
   compatible = "qcom,sdm660-dwc3", "qcom,dwc3";
   reg = <0x0c2f8800 0x400>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 48>,
     <&gcc 88>,
     <&gcc 89>,
     <&gcc 90>;
   clock-names = "cfg_noc", "core",
          "mock_utmi", "sleep";

   assigned-clocks = <&gcc 89>,
       <&gcc 88>;
   assigned-clock-rates = <19200000>, <60000000>;

   interrupts = <0 348 4>;
   interrupt-names = "hs_phy_irq";

   qcom,select-utmi-as-pipe-clk;

   resets = <&gcc 6>;

   usb2_dwc3: usb@c200000 {
    compatible = "snps,dwc3";
    reg = <0x0c200000 0xc8d0>;
    interrupts = <0 143 4>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;


    maximum-speed = "high-speed";
    phys = <&qusb2phy1>;
    phy-names = "usb2-phy";
    snps,hird-threshold = /bits/ 8 <0>;
   };
  };

  mmcc: clock-controller@c8c0000 {
   compatible = "qcom,mmcc-sdm630";
   reg = <0x0c8c0000 0x40000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   clock-names = "xo",
     "sleep_clk",
     "gpll0",
     "gpll0_div",
     "dsi0pll",
     "dsi0pllbyte",
     "dsi1pll",
     "dsi1pllbyte",
     "dp_link_2x_clk_divsel_five",
     "dp_vco_divided_clk_src_mux";
   clocks = <&rpmcc 0>,
     <&sleep_clk>,
     <&gcc 60>,
     <&gcc 61>,
     <&dsi0_phy 1>,
     <&dsi0_phy 0>,
     <0>,
     <0>,
     <0>,
     <0>;
  };

  dsi_opp_table: opp-table-dsi {
   compatible = "operating-points-v2";

   opp-131250000 {
    opp-hz = /bits/ 64 <131250000>;
    required-opps = <&rpmpd_opp_svs>;
   };

   opp-210000000 {
    opp-hz = /bits/ 64 <210000000>;
    required-opps = <&rpmpd_opp_svs_plus>;
   };

   opp-262500000 {
    opp-hz = /bits/ 64 <262500000>;
    required-opps = <&rpmpd_opp_nom>;
   };
  };

  mdss: mdss@c900000 {
   compatible = "qcom,mdss";
   reg = <0x0c900000 0x1000>,
         <0x0c9b0000 0x1040>;
   reg-names = "mdss_phys", "vbif_phys";

   power-domains = <&mmcc 2>;

   clocks = <&mmcc 96>,
     <&mmcc 97>,
     <&mmcc 116>,
     <&mmcc 112>;
   clock-names = "iface",
          "bus",
          "vsync",
          "core";

   interrupts = <0 83 4>;

   interrupt-controller;
   #interrupt-cells = <1>;

   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   status = "disabled";

   mdp: mdp@c901000 {
    compatible = "qcom,mdp5";
    reg = <0x0c901000 0x89000>;
    reg-names = "mdp_phys";

    interrupt-parent = <&mdss>;
    interrupts = <0>;

    assigned-clocks = <&mmcc 112>,
        <&mmcc 116>;
    assigned-clock-rates = <300000000>,
             <19200000>;
    clocks = <&mmcc 96>,
      <&mmcc 97>,
      <&mmcc 112>,
      <&mmcc 116>;
    clock-names = "iface",
           "bus",
           "core",
           "vsync";

    interconnects = <&mnoc 2 &bimc 5>,
      <&mnoc 3 &bimc 5>,
      <&gnoc 0 &mnoc 17>;
    interconnect-names = "mdp0-mem",
           "mdp1-mem",
           "rotator-mem";
    iommus = <&mmss_smmu 0>;
    operating-points-v2 = <&mdp_opp_table>;
    power-domains = <&rpmpd 0>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdp5_intf1_out: endpoint {
       remote-endpoint = <&dsi0_in>;
      };
     };
    };

    mdp_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-150000000 {
      opp-hz = /bits/ 64 <150000000>;
      opp-peak-kBps = <320000 320000 76800>;
      required-opps = <&rpmpd_opp_low_svs>;
     };
     opp-275000000 {
      opp-hz = /bits/ 64 <275000000>;
      opp-peak-kBps = <6400000 6400000 160000>;
      required-opps = <&rpmpd_opp_svs>;
     };
     opp-300000000 {
      opp-hz = /bits/ 64 <300000000>;
      opp-peak-kBps = <6400000 6400000 190000>;
      required-opps = <&rpmpd_opp_svs_plus>;
     };
     opp-330000000 {
      opp-hz = /bits/ 64 <330000000>;
      opp-peak-kBps = <6400000 6400000 240000>;
      required-opps = <&rpmpd_opp_nom>;
     };
     opp-412500000 {
      opp-hz = /bits/ 64 <412500000>;
      opp-peak-kBps = <6400000 6400000 320000>;
      required-opps = <&rpmpd_opp_turbo>;
     };
    };
   };

   dsi0: dsi@c994000 {
    compatible = "qcom,mdss-dsi-ctrl";
    reg = <0x0c994000 0x400>;
    reg-names = "dsi_ctrl";

    operating-points-v2 = <&dsi_opp_table>;
    power-domains = <&rpmpd 0>;

    interrupt-parent = <&mdss>;
    interrupts = <4>;

    assigned-clocks = <&mmcc 1>,
        <&mmcc 131>;
    assigned-clock-parents = <&dsi0_phy 0>,
        <&dsi0_phy 1>;

    clocks = <&mmcc 112>,
      <&mmcc 98>,
      <&mmcc 99>,
      <&mmcc 119>,
      <&mmcc 96>,
      <&mmcc 97>,
      <&mmcc 117>,
      <&mmcc 113>,
      <&mmcc 109>;
    clock-names = "mdp_core",
           "byte",
           "byte_intf",
           "mnoc",
           "iface",
           "bus",
           "core_mmss",
           "pixel",
           "core";

    phys = <&dsi0_phy>;
    phy-names = "dsi";

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dsi0_in: endpoint {
       remote-endpoint = <&mdp5_intf1_out>;
      };
     };

     port@1 {
      reg = <1>;
      dsi0_out: endpoint {
      };
     };
    };
   };

   dsi0_phy: dsi-phy@c994400 {
    compatible = "qcom,dsi-phy-14nm-660";
    reg = <0x0c994400 0x100>,
          <0x0c994500 0x300>,
          <0x0c994800 0x188>;
    reg-names = "dsi_phy",
         "dsi_phy_lane",
         "dsi_pll";

    #clock-cells = <1>;
    #phy-cells = <0>;

    clocks = <&mmcc 96>, <&xo_board>;
    clock-names = "iface", "ref";
    status = "disabled";
   };
  };

  blsp1_dma: dma-controller@c144000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x0c144000 0x1f000>;
   interrupts = <0 238 4>;
   clocks = <&gcc 25>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   qcom,controlled-remotely;
   num-channels = <18>;
   qcom,num-ees = <4>;
  };

  blsp1_uart1: serial@c16f000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x0c16f000 0x200>;
   interrupts = <0 107 4>;
   clocks = <&gcc 34>,
     <&gcc 25>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 0>, <&blsp1_dma 1>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_uart1_default>;
   pinctrl-1 = <&blsp1_uart1_sleep>;
   status = "disabled";
  };

  blsp1_uart2: serial@c170000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x0c170000 0x1000>;
   interrupts = <0 108 4>;
   clocks = <&gcc 35>,
     <&gcc 25>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 2>, <&blsp1_dma 3>;
   dma-names = "tx", "rx";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_uart2_default>;
   status = "disabled";
  };

  blsp_i2c1: i2c@c175000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c175000 0x600>;
   interrupts = <0 95 4>;

   clocks = <&gcc 26>,
     <&gcc 25>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;
   dmas = <&blsp1_dma 4>, <&blsp1_dma 5>;
   dma-names = "tx", "rx";

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c1_default>;
   pinctrl-1 = <&i2c1_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c2: i2c@c176000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c176000 0x600>;
   interrupts = <0 96 4>;

   clocks = <&gcc 28>,
     <&gcc 25>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;
   dmas = <&blsp1_dma 6>, <&blsp1_dma 7>;
   dma-names = "tx", "rx";

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c2_default>;
   pinctrl-1 = <&i2c2_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c3: i2c@c177000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c177000 0x600>;
   interrupts = <0 97 4>;

   clocks = <&gcc 30>,
     <&gcc 25>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;
   dmas = <&blsp1_dma 8>, <&blsp1_dma 9>;
   dma-names = "tx", "rx";

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c3_default>;
   pinctrl-1 = <&i2c3_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c4: i2c@c178000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c178000 0x600>;
   interrupts = <0 98 4>;

   clocks = <&gcc 32>,
     <&gcc 25>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;
   dmas = <&blsp1_dma 10>, <&blsp1_dma 11>;
   dma-names = "tx", "rx";

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c4_default>;
   pinctrl-1 = <&i2c4_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp2_dma: dma-controller@c184000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x0c184000 0x1f000>;
   interrupts = <0 239 4>;
   clocks = <&gcc 36>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   qcom,controlled-remotely;
   num-channels = <18>;
   qcom,num-ees = <4>;
  };

  blsp2_uart1: serial@c1af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x0c1af000 0x200>;
   interrupts = <0 113 4>;
   clocks = <&gcc 45>,
     <&gcc 36>;
   clock-names = "core", "iface";
   dmas = <&blsp2_dma 0>, <&blsp2_dma 1>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_uart1_default>;
   pinctrl-1 = <&blsp2_uart1_sleep>;
   status = "disabled";
  };

  blsp_i2c5: i2c@c1b5000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c1b5000 0x600>;
   interrupts = <0 101 4>;

   clocks = <&gcc 37>,
     <&gcc 36>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;
   dmas = <&blsp2_dma 4>, <&blsp2_dma 5>;
   dma-names = "tx", "rx";

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c5_default>;
   pinctrl-1 = <&i2c5_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c6: i2c@c1b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c1b6000 0x600>;
   interrupts = <0 102 4>;

   clocks = <&gcc 39>,
     <&gcc 36>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;
   dmas = <&blsp2_dma 6>, <&blsp2_dma 7>;
   dma-names = "tx", "rx";

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c6_default>;
   pinctrl-1 = <&i2c6_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c7: i2c@c1b7000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c1b7000 0x600>;
   interrupts = <0 103 4>;

   clocks = <&gcc 41>,
     <&gcc 36>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;
   dmas = <&blsp2_dma 8>, <&blsp2_dma 9>;
   dma-names = "tx", "rx";

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c7_default>;
   pinctrl-1 = <&i2c7_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c8: i2c@c1b8000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c1b8000 0x600>;
   interrupts = <0 104 4>;

   clocks = <&gcc 43>,
     <&gcc 36>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;
   dmas = <&blsp2_dma 10>, <&blsp2_dma 11>;
   dma-names = "tx", "rx";

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c8_default>;
   pinctrl-1 = <&i2c8_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  sram@146bf000 {
   compatible = "qcom,sdm630-imem", "syscon", "simple-mfd";
   reg = <0x146bf000 0x1000>;

   #address-cells = <1>;
   #size-cells = <1>;

   ranges = <0 0x146bf000 0x1000>;

   pil-reloc@94c {
    compatible = "qcom,pil-reloc-info";
    reg = <0x94c 0xc8>;
   };
  };

  camss: camss@ca00000 {
   compatible = "qcom,sdm660-camss";
   reg = <0x0ca00020 0x10>,
         <0x0ca30000 0x100>,
         <0x0ca30400 0x100>,
         <0x0ca30800 0x100>,
         <0x0ca30c00 0x100>,
         <0x0c824000 0x1000>,
         <0x0ca00120 0x4>,
         <0x0c825000 0x1000>,
         <0x0ca00124 0x4>,
         <0x0c826000 0x1000>,
         <0x0ca00128 0x4>,
         <0x0ca31000 0x500>,
         <0x0ca10000 0x1000>,
         <0x0ca14000 0x1000>;
   reg-names = "csi_clk_mux",
        "csid0",
        "csid1",
        "csid2",
        "csid3",
        "csiphy0",
        "csiphy0_clk_mux",
        "csiphy1",
        "csiphy1_clk_mux",
        "csiphy2",
        "csiphy2_clk_mux",
        "ispif",
        "vfe0",
        "vfe1";
   interrupts = <0 296 1>,
         <0 297 1>,
         <0 298 1>,
         <0 299 1>,
         <0 78 1>,
         <0 79 1>,
         <0 80 1>,
         <0 309 1>,
         <0 314 1>,
         <0 315 1>;
   interrupt-names = "csid0",
       "csid1",
       "csid2",
       "csid3",
       "csiphy0",
       "csiphy1",
       "csiphy2",
       "ispif",
       "vfe0",
       "vfe1";
   clocks = <&mmcc 39>,
     <&mmcc 42>,
     <&mmcc 43>,
     <&mmcc 44>,
     <&mmcc 45>,
     <&mmcc 50>,
     <&mmcc 51>,
     <&mmcc 42>,
     <&mmcc 53>,
     <&mmcc 54>,
     <&mmcc 55>,
     <&mmcc 56>,
     <&mmcc 43>,
     <&mmcc 58>,
     <&mmcc 59>,
     <&mmcc 60>,
     <&mmcc 61>,
     <&mmcc 44>,
     <&mmcc 63>,
     <&mmcc 64>,
     <&mmcc 65>,
     <&mmcc 66>,
     <&mmcc 45>,
     <&mmcc 67>,
     <&mmcc 68>,
     <&mmcc 52>,
     <&mmcc 57>,
     <&mmcc 62>,
     <&mmcc 94>,
     <&mmcc 69>,
     <&mmcc 70>,
     <&mmcc 76>,
     <&mmcc 122>,
     <&mmcc 85>,
     <&mmcc 86>,
     <&mmcc 87>,
     <&mmcc 88>,
     <&mmcc 89>,
     <&mmcc 90>,
     <&mmcc 91>,
     <&mmcc 92>,
     <&mmcc 93>;
   clock-names = "ahb",
          "cphy_csid0",
          "cphy_csid1",
          "cphy_csid2",
          "cphy_csid3",
          "csi0_ahb",
          "csi0",
          "csi0_phy",
          "csi0_pix",
          "csi0_rdi",
          "csi1_ahb",
          "csi1",
          "csi1_phy",
          "csi1_pix",
          "csi1_rdi",
          "csi2_ahb",
          "csi2",
          "csi2_phy",
          "csi2_pix",
          "csi2_rdi",
          "csi3_ahb",
          "csi3",
          "csi3_phy",
          "csi3_pix",
          "csi3_rdi",
          "csiphy0_timer",
          "csiphy1_timer",
          "csiphy2_timer",
          "csiphy_ahb2crif",
          "csi_vfe0",
          "csi_vfe1",
          "ispif_ahb",
          "throttle_axi",
          "top_ahb",
          "vfe0_ahb",
          "vfe0",
          "vfe0_stream",
          "vfe1_ahb",
          "vfe1",
          "vfe1_stream",
          "vfe_ahb",
          "vfe_axi";
   interconnects = <&mnoc 5 &bimc 5>;
   interconnect-names = "vfe-mem";
   iommus = <&mmss_smmu 0xc00>,
     <&mmss_smmu 0xc01>,
     <&mmss_smmu 0xc02>,
     <&mmss_smmu 0xc03>;
   power-domains = <&mmcc 4>,
     <&mmcc 5>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  cci: cci@ca0c000 {
   compatible = "qcom,msm8996-cci";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0ca0c000 0x1000>;
   interrupts = <0 295 1>;

   assigned-clocks = <&mmcc 40>,
       <&mmcc 41>;
   assigned-clock-rates = <80800000>, <37500000>;
   clocks = <&mmcc 85>,
     <&mmcc 40>,
     <&mmcc 41>,
     <&mmcc 39>;
   clock-names = "camss_top_ahb",
          "cci_ahb",
          "cci",
          "camss_ahb";

   pinctrl-names = "default";
   pinctrl-0 = <&cci0_default &cci1_default>;
   power-domains = <&mmcc 3>;
   status = "disabled";

   cci_i2c0: i2c-bus@0 {
    reg = <0>;
    clock-frequency = <400000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };

   cci_i2c1: i2c-bus@1 {
    reg = <1>;
    clock-frequency = <400000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  venus: video-codec@cc00000 {
   compatible = "qcom,sdm660-venus";
   reg = <0x0cc00000 0xff000>;
   clocks = <&mmcc 129>,
     <&mmcc 127>,
     <&mmcc 128>,
     <&mmcc 126>;
   clock-names = "core", "iface", "bus", "bus_throttle";
   interconnects = <&gnoc 0 &mnoc 13>,
     <&mnoc 4 &bimc 5>;
   interconnect-names = "cpu-cfg", "video-mem";
   interrupts = <0 287 4>;
   iommus = <&mmss_smmu 0x400>,
     <&mmss_smmu 0x401>,
     <&mmss_smmu 0x40a>,
     <&mmss_smmu 0x407>,
     <&mmss_smmu 0x40e>,
     <&mmss_smmu 0x40f>,
     <&mmss_smmu 0x408>,
     <&mmss_smmu 0x409>,
     <&mmss_smmu 0x40b>,
     <&mmss_smmu 0x40c>,
     <&mmss_smmu 0x40d>,
     <&mmss_smmu 0x410>,
     <&mmss_smmu 0x421>,
     <&mmss_smmu 0x428>,
     <&mmss_smmu 0x429>,
     <&mmss_smmu 0x42b>,
     <&mmss_smmu 0x42c>,
     <&mmss_smmu 0x42d>,
     <&mmss_smmu 0x411>,
     <&mmss_smmu 0x431>;
   memory-region = <&venus_region>;
   power-domains = <&mmcc 0>;
   status = "disabled";

   video-decoder {
    compatible = "venus-decoder";
    clocks = <&mmcc 130>;
    clock-names = "vcodec0_core";
    power-domains = <&mmcc 1>;
   };

   video-encoder {
    compatible = "venus-encoder";
    clocks = <&mmcc 130>;
    clock-names = "vcodec0_core";
    power-domains = <&mmcc 1>;
   };
  };

  mmss_smmu: iommu@cd00000 {
   compatible = "qcom,sdm630-smmu-v2", "qcom,smmu-v2";
   reg = <0x0cd00000 0x40000>;

   clocks = <&mmcc 119>,
     <&mmcc 37>,
     <&rpmcc 90>,
     <&mmcc 38>;
   clock-names = "iface-mm", "iface-smmu",
          "bus-mm", "bus-smmu";
   #global-interrupts = <2>;
   #iommu-cells = <1>;

   interrupts =
    <0 229 4>,
    <0 231 4>,

    <0 263 4>,
    <0 266 4>,
    <0 267 4>,
    <0 268 4>,
    <0 244 4>,
    <0 245 4>,
    <0 247 4>,
    <0 248 4>,
    <0 249 4>,
    <0 250 4>,
    <0 251 4>,
    <0 252 4>,
    <0 253 4>,
    <0 254 4>,
    <0 255 4>,
    <0 256 4>,
    <0 260 4>,
    <0 261 4>,
    <0 262 4>,
    <0 272 4>,
    <0 273 4>,
    <0 274 4>,
    <0 275 4>,
    <0 276 4>;

   status = "disabled";
  };

  adsp_pil: remoteproc@15700000 {
   compatible = "qcom,sdm660-adsp-pas";
   reg = <0x15700000 0x4040>;

   interrupts-extended =
    <&intc 0 162 1>,
    <&adsp_smp2p_in 0 1>,
    <&adsp_smp2p_in 1 1>,
    <&adsp_smp2p_in 2 1>,
    <&adsp_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmcc 0>;
   clock-names = "xo";

   memory-region = <&adsp_region>;
   power-domains = <&rpmpd 0>;
   power-domain-names = "cx";

   qcom,smem-states = <&adsp_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   glink-edge {
    interrupts = <0 157 1>;

    label = "lpass";
    mboxes = <&apcs_glb 9>;
    qcom,remote-pid = <2>;

    apr {
     compatible = "qcom,apr-v2";
     qcom,glink-channels = "apr_audio_svc";
     qcom,domain = <0x4>;
     #address-cells = <1>;
     #size-cells = <0>;

     q6core {
      reg = <0x3>;
      compatible = "qcom,q6core";
     };

     q6afe: apr-service@4 {
      compatible = "qcom,q6afe";
      reg = <0x4>;
      q6afedai: dais {
       compatible = "qcom,q6afe-dais";
       #address-cells = <1>;
       #size-cells = <0>;
       #sound-dai-cells = <1>;
      };
     };

     q6asm: apr-service@7 {
      compatible = "qcom,q6asm";
      reg = <0x7>;
      q6asmdai: dais {
       compatible = "qcom,q6asm-dais";
       #address-cells = <1>;
       #size-cells = <0>;
       #sound-dai-cells = <1>;
       iommus = <&lpass_smmu 1>;
      };
     };

     q6adm: apr-service@8 {
      compatible = "qcom,q6adm";
      reg = <0x8>;
      q6routing: routing {
       compatible = "qcom,q6adm-routing";
       #sound-dai-cells = <0>;
      };
     };
    };
   };
  };

  gnoc: interconnect@17900000 {
   compatible = "qcom,sdm660-gnoc";
   reg = <0x17900000 0xe000>;
   #interconnect-cells = <1>;




   clock-names = "bus", "bus_a";
   clocks = <&xo_board>, <&xo_board>;
  };

  apcs_glb: mailbox@17911000 {
   compatible = "qcom,sdm660-apcs-hmss-global";
   reg = <0x17911000 0x1000>;

   #mbox-cells = <1>;
  };

  timer@17920000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0x17920000 0x1000>;
   clock-frequency = <19200000>;

   frame@17921000 {
    frame-number = <0>;
    interrupts = <0 8 0x4>,
      <0 7 0x4>;
    reg = <0x17921000 0x1000>,
     <0x17922000 0x1000>;
   };

   frame@17923000 {
    frame-number = <1>;
    interrupts = <0 9 0x4>;
    reg = <0x17923000 0x1000>;
    status = "disabled";
   };

   frame@17924000 {
    frame-number = <2>;
    interrupts = <0 10 0x4>;
    reg = <0x17924000 0x1000>;
    status = "disabled";
   };

   frame@17925000 {
    frame-number = <3>;
    interrupts = <0 11 0x4>;
    reg = <0x17925000 0x1000>;
    status = "disabled";
   };

   frame@17926000 {
    frame-number = <4>;
    interrupts = <0 12 0x4>;
    reg = <0x17926000 0x1000>;
    status = "disabled";
   };

   frame@17927000 {
    frame-number = <5>;
    interrupts = <0 13 0x4>;
    reg = <0x17927000 0x1000>;
    status = "disabled";
   };

   frame@17928000 {
    frame-number = <6>;
    interrupts = <0 14 0x4>;
    reg = <0x17928000 0x1000>;
    status = "disabled";
   };
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   reg = <0x17a00000 0x10000>,
      <0x17b00000 0x100000>;
   #interrupt-cells = <3>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   interrupt-controller;
   #redistributor-regions = <1>;
   redistributor-stride = <0x0 0x20000>;
   interrupts = <1 9 4>;
  };
 };

 sound: sound {
 };

 thermal-zones {
  aoss-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 0>;

   trips {
    aoss_alert0: trip-point0 {
     temperature = <105000>;
     hysteresis = <1000>;
     type = "hot";
    };
   };
  };

  cpuss0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 1>;

   trips {
    cpuss0_alert0: trip-point0 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "hot";
    };
   };
  };

  cpuss1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 2>;

   trips {
    cpuss1_alert0: trip-point0 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "hot";
    };
   };
  };

  cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 3>;

   trips {
    cpu0_alert0: trip-point0 {
     temperature = <70000>;
     hysteresis = <1000>;
     type = "passive";
    };

    cpu0_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 4>;

   trips {
    cpu1_alert0: trip-point0 {
     temperature = <70000>;
     hysteresis = <1000>;
     type = "passive";
    };

    cpu1_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 5>;

   trips {
    cpu2_alert0: trip-point0 {
     temperature = <70000>;
     hysteresis = <1000>;
     type = "passive";
    };

    cpu2_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 6>;

   trips {
    cpu3_alert0: trip-point0 {
     temperature = <70000>;
     hysteresis = <1000>;
     type = "passive";
    };

    cpu3_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };







  pwr-cluster-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 7>;

   trips {
    pwr_cluster_alert0: trip-point0 {
     temperature = <70000>;
     hysteresis = <1000>;
     type = "passive";
    };

    pwr_cluster_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  gpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 8>;

   trips {
    gpu_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <1000>;
     type = "hot";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 0xf08>,
     <1 2 0xf08>,
     <1 3 0xf08>,
     <1 0 0xf08>;
 };
};
# 11 "arch/arm64/boot/dts/qcom/sdm660.dtsi" 2

&adreno_gpu {
 compatible = "qcom,adreno-512.0", "qcom,adreno";
 operating-points-v2 = <&gpu_sdm660_opp_table>;

 gpu_sdm660_opp_table: opp-table {
  compatible = "operating-points-v2";
# 72 "arch/arm64/boot/dts/qcom/sdm660.dtsi"
  opp-266000000 {
   opp-hz = /bits/ 64 <266000000>;
   opp-level = <64>;
   opp-peak-kBps = <1648000>;
   opp-supported-hw = <0xFF>;
  };

  opp-160000000 {
   opp-hz = /bits/ 64 <160000000>;
   opp-level = <48>;
   opp-peak-kBps = <1200000>;
   opp-supported-hw = <0xFF>;
  };
 };
};

&CPU0 {
 compatible = "qcom,kryo260";
 capacity-dmips-mhz = <1024>;
 /delete-property/ operating-points-v2;
};

&CPU1 {
 compatible = "qcom,kryo260";
 capacity-dmips-mhz = <1024>;
 /delete-property/ operating-points-v2;
};

&CPU2 {
 compatible = "qcom,kryo260";
 capacity-dmips-mhz = <1024>;
 /delete-property/ operating-points-v2;
};

&CPU3 {
 compatible = "qcom,kryo260";
 capacity-dmips-mhz = <1024>;
 /delete-property/ operating-points-v2;
};

&CPU4 {
 compatible = "qcom,kryo260";
 capacity-dmips-mhz = <640>;
 /delete-property/ operating-points-v2;
};

&CPU5 {
 compatible = "qcom,kryo260";
 capacity-dmips-mhz = <640>;
 /delete-property/ operating-points-v2;
};

&CPU6 {
 compatible = "qcom,kryo260";
 capacity-dmips-mhz = <640>;
 /delete-property/ operating-points-v2;
};

&CPU7 {
 compatible = "qcom,kryo260";
 capacity-dmips-mhz = <640>;
 /delete-property/ operating-points-v2;
};

&gcc {
 compatible = "qcom,gcc-sdm660";
};

&gpucc {
 compatible = "qcom,gpucc-sdm660";
};

&mdp {
 ports {
  port@1 {
   reg = <1>;
   mdp5_intf2_out: endpoint {
    remote-endpoint = <&dsi1_in>;
   };
  };
 };
};

&mdss {
 dsi1: dsi@c996000 {
  compatible = "qcom,mdss-dsi-ctrl";
  reg = <0x0c996000 0x400>;
  reg-names = "dsi_ctrl";


  operating-points-v2 = <&dsi_opp_table>;
  power-domains = <&rpmpd 0>;

  interrupt-parent = <&mdss>;
  interrupts = <5>;

  assigned-clocks = <&mmcc 2>,
     <&mmcc 132>;
  assigned-clock-parents = <&dsi1_phy 0>,
      <&dsi1_phy 1>;

  clocks = <&mmcc 112>,
    <&mmcc 101>,
    <&mmcc 102>,
    <&mmcc 119>,
    <&mmcc 96>,
    <&mmcc 97>,
    <&mmcc 117>,
    <&mmcc 114>,
    <&mmcc 110>;
  clock-names = "mdp_core",
     "byte",
     "byte_intf",
     "mnoc",
     "iface",
     "bus",
     "core_mmss",
     "pixel",
     "core";

  phys = <&dsi1_phy>;
  phy-names = "dsi";

  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    dsi1_in: endpoint {
     remote-endpoint = <&mdp5_intf2_out>;
    };
   };

   port@1 {
    reg = <1>;
    dsi1_out: endpoint {
    };
   };
  };
 };

 dsi1_phy: dsi-phy@c996400 {
  compatible = "qcom,dsi-phy-14nm-660";
  reg = <0x0c996400 0x100>,
    <0x0c996500 0x300>,
    <0x0c996800 0x188>;
  reg-names = "dsi_phy",
    "dsi_phy_lane",
    "dsi_pll";

  #clock-cells = <1>;
  #phy-cells = <0>;

  clocks = <&mmcc 96>, <&rpmcc 0>;
  clock-names = "iface", "ref";
  status = "disabled";
 };
};

&mmcc {
 compatible = "qcom,mmcc-sdm660";
 clocks = <&rpmcc 0>,
   <&sleep_clk>,
   <&gcc 60>,
   <&gcc 61>,
   <&dsi0_phy 1>,
   <&dsi0_phy 0>,
   <&dsi1_phy 1>,
   <&dsi1_phy 0>,
   <0>,
   <0>;
};

&tlmm {
 compatible = "qcom,sdm660-pinctrl";
};

&tsens {
 #qcom,sensors = <14>;
};
# 12 "arch/arm64/boot/dts/qcom/sda660-inforce-ifc6560.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm660.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 7 "arch/arm64/boot/dts/qcom/pm660.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 8 "arch/arm64/boot/dts/qcom/pm660.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 10 "arch/arm64/boot/dts/qcom/pm660.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 11 "arch/arm64/boot/dts/qcom/pm660.dtsi" 2

/ {
 thermal-zones {
  pm660 {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&pm660_temp>;

   trips {
    pm660_alert0: pm660-alert0 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };
    pm660_crit: pm660-crit {
     temperature = <125000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {

 pmic@0 {
  compatible = "qcom,pm660", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 1>;
  };

  pon: pon@800 {
   compatible = "qcom,pm8998-pon";
   reg = <0x800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pon_pwrkey: pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;

    status = "disabled";
   };

   pon_resin: resin {
    compatible = "qcom,pm8941-resin";
    interrupts = <0x0 0x8 1 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;

    status = "disabled";
   };
  };

  pm660_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x0 0x24 0x0 1>;
   io-channels = <&pm660_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm660_adc: adc@3100 {
   compatible = "qcom,spmi-adc-rev2";
   reg = <0x3100>;
   interrupts = <0x0 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   ref_gnd: ref_gnd@0 {
    reg = <0x00>;
    qcom,decimation = <1024>;
    qcom,pre-scaling = <1 1>;
   };

   vref_1p25: vref_1p25@1 {
    reg = <0x01>;
    qcom,decimation = <1024>;
    qcom,pre-scaling = <1 1>;
   };

   die_temp: die_temp@6 {
    reg = <0x06>;
    qcom,decimation = <1024>;
    qcom,pre-scaling = <1 1>;
   };

   xo_therm: xo_therm@4c {
    reg = <0x4c>;
    qcom,pre-scaling = <1 1>;
    qcom,decimation = <1024>;
    qcom,hw-settle-time = <200>;
    qcom,ratiometric;
   };

   msm_therm: msm_therm@4d {
    reg = <0x4d>;
    qcom,pre-scaling = <1 1>;
    qcom,decimation = <1024>;
    qcom,hw-settle-time = <200>;
    qcom,ratiometric;
   };

   emmc_therm: emmc_therm@4e {
    reg = <0x4e>;
    qcom,pre-scaling = <1 1>;
    qcom,decimation = <1024>;
    qcom,hw-settle-time = <200>;
    qcom,ratiometric;
   };

   pa_therm0: thermistor0@4f {
    reg = <0x4f>;
    qcom,pre-scaling = <1 1>;
    qcom,decimation = <1024>;
    qcom,hw-settle-time = <200>;
    qcom,ratiometric;
   };

   pa_therm1: thermistor1@50 {
    reg = <0x50>;
    qcom,pre-scaling = <1 1>;
    qcom,decimation = <1024>;
    qcom,hw-settle-time = <200>;
    qcom,ratiometric;
   };

   quiet_therm: quiet_therm@51 {
    reg = <0x51>;
    qcom,pre-scaling = <1 1>;
    qcom,decimation = <1024>;
    qcom,hw-settle-time = <200>;
    qcom,ratiometric;
   };

   vadc_vph_pwr: vph_pwr@83 {
    reg = <0x83>;
    qcom,decimation = <1024>;
    qcom,pre-scaling = <1 3>;
   };

   vcoin: vcoin@85 {
    reg = <0x85>;
    qcom,decimation = <1024>;
    qcom,pre-scaling = <1 3>;
   };
  };

  pm660_gpios: gpios@c000 {
   compatible = "qcom,pm660-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm660_gpios 0 0 13>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@1 {
  compatible = "qcom,pm660", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm660_spmi_regulators: regulators {
   compatible = "qcom,pm660-regulators";
  };
 };
};
# 13 "arch/arm64/boot/dts/qcom/sda660-inforce-ifc6560.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm660l.dtsi" 1
# 12 "arch/arm64/boot/dts/qcom/pm660l.dtsi"
/ {
 thermal-zones {
  pm660l {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&pm660l_temp>;

   trips {
    pm660l_alert0: pm660l-alert0 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };
    pm660l_crit: pm660l-crit {
     temperature = <125000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {

 pmic@2 {
  compatible = "qcom,pm660l", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm660l_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x2 0x24 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm660l_gpios: gpios@c000 {
   compatible = "qcom,pm660l-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm660l_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@3 {
  compatible = "qcom,pm660l", "qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm660l_lpg: pwm {
   compatible = "qcom,pm660l-lpg";

   status = "disabled";
  };

  pm660l_wled: leds@d800 {
   compatible = "qcom,pm660l-wled";
   reg = <0xd800>, <0xd900>;
   interrupts = <0x3 0xd8 0x1 1>;
   interrupt-names = "ovp";
   label = "backlight";

   status = "disabled";
  };

  pm660l_spmi_regulators: regulators {
   compatible = "qcom,pm660l-regulators";
  };
 };
};
# 14 "arch/arm64/boot/dts/qcom/sda660-inforce-ifc6560.dts" 2

/ {
 model = "Inforce 6560 Single Board Computer";
 compatible = "inforce,ifc6560", "qcom,sda660";
 chassis-type = "embedded";

 aliases {
  serial0 = &blsp1_uart2;
  serial1 = &blsp2_uart1;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 gpio-keys {
  compatible = "gpio-keys";

  volup {
   label = "Volume Up";
   gpios = <&pm660l_gpios 7 1>;
   linux,code = <115>;
   debounce-interval = <15>;
  };
 };





 extcon_usb: extcon-usb {
  compatible = "linux,extcon-usb-gpio";
  id-gpio = <&tlmm 58 0>;
 };

 hdmi-out {
  compatible = "hdmi-connector";
  type = "a";

  port {
   hdmi_con: endpoint {
    remote-endpoint = <&adv7533_out>;
   };
  };
 };

 vph_pwr: vph-pwr-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vph_pwr";
  regulator-min-microvolt = <3800000>;
  regulator-max-microvolt = <3800000>;

  regulator-always-on;
  regulator-boot-on;
 };

 v3p3_bck_bst: v3p3-bck-bst-regulator {
  compatible = "regulator-fixed";
  regulator-name = "v3p3_bck_bst";

  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;

  vin-supply = <&vph_pwr>;
 };

 v1p2_ldo: v1p2-ldo-regulator {
  compatible = "regulator-fixed";
  regulator-name = "v1p2_ldo";

  regulator-min-microvolt = <1200000>;
  regulator-max-microvolt = <1200000>;

  vin-supply = <&vph_pwr>;
 };

 v5p0_boost: v5p0-boost-regulator {
  compatible = "regulator-fixed";
  regulator-name = "v5p0_boost";

  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;

  vin-supply = <&vph_pwr>;
 };
};

&adsp_pil {
 firmware-name = "qcom/ifc6560/adsp.mbn";
};

&blsp_i2c6 {
 status = "okay";

 adv7533: hdmi@39 {
  compatible = "adi,adv7535";
  reg = <0x39>, <0x66>;
  reg-names = "main", "edid";

  interrupt-parent = <&pm660l_gpios>;
  interrupts = <11 2>;

  clocks = <&rpmcc 12>;
  clock-names = "cec";




  adi,dsi-lanes = <3>;
  avdd-supply = <&vreg_l13a_1p8>;
  dvdd-supply = <&vreg_l13a_1p8>;
  pvdd-supply = <&vreg_l13a_1p8>;
  a2vdd-supply = <&vreg_l13a_1p8>;
  v3p3-supply = <&v3p3_bck_bst>;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;

    adv7533_in: endpoint {
     remote-endpoint = <&dsi0_out>;
    };
   };

   port@1 {
    reg = <1>;

    adv7533_out: endpoint {
     remote-endpoint = <&hdmi_con>;
    };
   };
  };
 };
};

&blsp1_dma {




 /delete-property/ clocks;
};

&blsp1_uart2 {
 status = "okay";
};

&blsp2_dma {




 /delete-property/ clocks;
};

&blsp2_uart1 {
 status = "okay";

 bluetooth {
  compatible = "qcom,wcn3990-bt";

  vddio-supply = <&vreg_l13a_1p8>;
  vddxo-supply = <&vreg_l9a_1p8>;
  vddrf-supply = <&vreg_l6a_1p3>;
  vddch0-supply = <&vreg_l19a_3p3>;
  max-speed = <3200000>;
 };
};

&dsi0 {
 status = "okay";
 vdda-supply = <&vreg_l1a_1p225>;
};

&dsi0_out {
 remote-endpoint = <&adv7533_in>;
 data-lanes = <0 1 2 3>;
};

&dsi0_phy {
 status = "okay";
 vcca-supply = <&vreg_l1b_0p925>;
};

&mdss {
 status = "okay";
};

&mmss_smmu {
 status = "okay";
};

&pon_pwrkey {
 status = "okay";
};

&pon_resin {
 status = "okay";

 linux,code = <115>;
};

&qusb2phy0 {
 status = "okay";

 vdd-supply = <&vreg_l1b_0p925>;
 vdda-phy-dpdm-supply = <&vreg_l7b_3p125>;
};

&qusb2phy1 {
 status = "okay";

 vdd-supply = <&vreg_l1b_0p925>;
 vdda-phy-dpdm-supply = <&vreg_l7b_3p125>;
};

&rpm_requests {
 pm660-regulators {
  compatible = "qcom,rpm-pm660-regulators";

  vdd_s1-supply = <&vph_pwr>;
  vdd_s2-supply = <&vph_pwr>;
  vdd_s3-supply = <&vph_pwr>;
  vdd_s4-supply = <&vph_pwr>;
  vdd_s5-supply = <&vph_pwr>;
  vdd_s6-supply = <&vph_pwr>;

  vdd_l1_l6_l7-supply = <&vreg_s5a_1p35>;
  vdd_l2_l3-supply = <&vreg_s2b_1p05>;
  vdd_l5-supply = <&vreg_s2b_1p05>;
  vdd_l8_l9_l10_l11_l12_l13_l14-supply = <&vreg_s4a_2p04>;
  vdd_l15_l16_l17_l18_l19-supply = <&vreg_bob>;

  vreg_s4a_2p04: s4 {
   regulator-min-microvolt = <1805000>;
   regulator-max-microvolt = <2040000>;
   regulator-enable-ramp-delay = <200>;
   regulator-ramp-delay = <0>;
   regulator-always-on;
  };

  vreg_s5a_1p35: s5 {
   regulator-min-microvolt = <1224000>;
   regulator-max-microvolt = <1350000>;
   regulator-enable-ramp-delay = <200>;
   regulator-ramp-delay = <0>;
  };

  vreg_l1a_1p225: l1 {
   regulator-min-microvolt = <1150000>;
   regulator-max-microvolt = <1250000>;
   regulator-enable-ramp-delay = <250>;
   regulator-allow-set-load;
  };

  vreg_l6a_1p3: l6 {
   regulator-min-microvolt = <1304000>;
   regulator-max-microvolt = <1368000>;
   regulator-enable-ramp-delay = <250>;
   regulator-ramp-delay = <0>;
   regulator-allow-set-load;
  };

  vreg_l8a_1p8: l8 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <250>;
   regulator-ramp-delay = <0>;
   regulator-system-load = <325000>;
   regulator-allow-set-load;
  };

  vreg_l9a_1p8: l9 {
   regulator-min-microvolt = <1804000>;
   regulator-max-microvolt = <1896000>;
   regulator-enable-ramp-delay = <250>;
   regulator-ramp-delay = <0>;
   regulator-allow-set-load;
  };

  vreg_l13a_1p8: l13 {

   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1944000>;
   regulator-enable-ramp-delay = <250>;
   regulator-ramp-delay = <0>;
   regulator-always-on;
   regulator-boot-on;
  };

  vreg_l19a_3p3: l19 {
   regulator-min-microvolt = <3312000>;
   regulator-max-microvolt = <3400000>;
   regulator-enable-ramp-delay = <250>;
   regulator-ramp-delay = <0>;
   regulator-allow-set-load;
  };
 };

 pm660l-regulators {
  compatible = "qcom,rpm-pm660l-regulators";

  vdd_s1-supply = <&vph_pwr>;
  vdd_s2-supply = <&vph_pwr>;
  vdd_s3_s4-supply = <&vph_pwr>;
  vdd_s5-supply = <&vph_pwr>;
  vdd_s6-supply = <&vph_pwr>;

  vdd_l1_l9_l10-supply = <&vreg_s2b_1p05>;
  vdd_l2-supply = <&vreg_bob>;
  vdd_l3_l5_l7_l8-supply = <&vreg_bob>;
  vdd_l4_l6-supply = <&vreg_bob>;
  vdd_bob-supply = <&vph_pwr>;

  vreg_s2b_1p05: s2 {
   regulator-min-microvolt = <1050000>;
   regulator-max-microvolt = <1050000>;
   regulator-enable-ramp-delay = <200>;
   regulator-ramp-delay = <0>;
  };

  vreg_l1b_0p925: l1 {
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <925000>;
   regulator-enable-ramp-delay = <250>;
   regulator-allow-set-load;
  };

  vreg_l2b_2p95: l2 {
   regulator-min-microvolt = <1648000>;
   regulator-max-microvolt = <3100000>;
   regulator-enable-ramp-delay = <250>;
   regulator-ramp-delay = <0>;
   regulator-allow-set-load;
  };

  vreg_l4b_2p95: l4 {
   regulator-min-microvolt = <2944000>;
   regulator-max-microvolt = <2952000>;
   regulator-enable-ramp-delay = <250>;
   regulator-ramp-delay = <0>;

   regulator-min-microamp = <200>;
   regulator-max-microamp = <600000>;
   regulator-system-load = <570000>;
   regulator-allow-set-load;
  };
# 372 "arch/arm64/boot/dts/qcom/sda660-inforce-ifc6560.dts"
  vreg_l5b_2p95: l5 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3328000>;
   regulator-enable-ramp-delay = <250>;
   regulator-system-load = <800000>;
   regulator-ramp-delay = <0>;
   regulator-allow-set-load;
  };

  vreg_l7b_3p125: l7 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <3125000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l8b_3p3: l8 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3400000>;
   regulator-enable-ramp-delay = <250>;
   regulator-ramp-delay = <0>;
  };

  vreg_bob: bob {
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3624000>;
   regulator-enable-ramp-delay = <500>;
   regulator-ramp-delay = <0>;
  };
 };
};

&sdc2_state_on {
 sd-cd {
  pins = "gpio54";
  bias-pull-up;
  drive-strength = <2>;
 };
};

&sdc2_state_off {
 sd-cd {
  pins = "gpio54";
  bias-disable;
  drive-strength = <2>;
 };
};

&sdhc_1 {
 status = "okay";
 supports-cqe;

 vmmc-supply = <&vreg_l4b_2p95>;
 vqmmc-supply = <&vreg_l8a_1p8>;

 mmc-ddr-1_8v;
 mmc-hs400-1_8v;
 mmc-hs400-enhanced-strobe;
};

&sdhc_2 {
 status = "okay";

 vmmc-supply = <&vreg_l5b_2p95>;
 vqmmc-supply = <&vreg_l2b_2p95>;

 cd-gpios = <&tlmm 54 1>;
 no-sdio;
 no-emmc;
};

&tlmm {
 gpio-reserved-ranges = <0 4>, <8 4>;
};

&usb2 {
 status = "okay";
};

&usb2_dwc3 {
 dr_mode = "host";
};

&usb3 {
 status = "okay";
};

&usb3_dwc3 {
 dr_mode = "peripheral";
 extcon = <&extcon_usb>;
};
