// Seed: 3944321758
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wand id_5, id_6 = 1;
  assign id_5 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wor   id_0,
    input uwire id_1
);
  if (id_1) assign id_3 = -1;
  else wire id_4;
  assign id_3 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_3
  );
  wire id_7;
endmodule
