version 3
C:/Users/Engy/Downloads/vhdl/vhdl code/viterbi_decoder/viterbi.vhd
viterbi
VHDL
VHDL
C:/Users/Engy/Downloads/vhdl/vhdl code/viterbi_decoder/test.xwv
Clocked
-
-
1000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
100000000
100000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
clr
clk
data_in
clk
decoded_data
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
decoded_data_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
clr
data_in
decoded_data
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
