# 
# Questa Static Verification System
# Version 2019.2_1 linux_x86_64 18 May 2019


Command-line arguments:
	-jobs 4 \ 
	-init qs_files/core.init \ 
	-timeout 5m 

Warning : Deprecated option to '* verify' command.  Option '-init'. Use 'formal init' directive instead.  [formal-303]
Info    : Using initialization sequence file to initialize design state.  File '/homes/user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/qs_files/core.init'.  [formal-205]
Warning : Signal specified for directive has no match.  Signal 'fifo_reset', Directive 'netlist constraint', File '/homes/user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/qs_files/directives.tcl', Line 10.  [directive-251]
Info    : Automatically constraining reset signal to de-assert after initialization sequence (use -auto_constraint_off option to disable).  Signal 'rstn', Value '1'.  [formal-285]
Applying synthesis semantics to design: core
[00:00:00] Status: Done 0/39, Update 0/39, Proof radius min=0, avg=0.00, Mem=0GB
[00:00:00] Established connection with process, Hostname=remote02, pid=32250.
[00:00:00] Established connection with process, Hostname=remote02, pid=32255.
[00:00:00] Established connection with process, Hostname=remote02, pid=32257.
[00:00:00] Established connection with process, Hostname=remote02, pid=32260.
[00:00:00] Proven: state0
[00:00:00] Proven: state1
[00:00:00] Proven: state2
[00:00:00] Proven: state3
[00:00:00] Proven: state0_1
[00:00:00] Proven: state_sequence0
[00:00:00] Proven: state_sequence1
[00:00:00] Proven: state_sequence2
[00:00:00] Proven: state_sequence3
[00:00:00] Proven: state_cycle0
[00:00:00] Proven: ai_x_never_x
[00:00:00] Proven: ai_b_never_x
[00:00:00] Proven: ao_never_x
[00:00:00] Fired @1: alu_overflow_msb
[00:00:01] Proven: control_signal1
[00:00:01] Proven: control_signal2
[00:00:01] Proven: control_signal3
[00:00:01] Proven: control_signal4
[00:00:01] Proven: cmem_w_inst.address_in_range_1
[00:00:01] Proven: cmem_w_inst.address_known_1
[00:00:01] Proven: cmem_w_inst.data_known_1
[00:00:01] Proven: alu_inst.overflow_sum
[00:00:01] Proven: alu_inst.x_b_never_x
[00:00:01] Proven: alu_inst.accuracy_0
[00:00:01] Proven: alu_inst.accuracy_1
[00:00:01] Fired @1: fifo_inst.check_rst_raddr
[00:00:01] Fired @1: fifo_inst.check_rst_rdata
[00:00:01] Proven: fifo_inst.rdata_never_x
[00:00:01] Uncoverable: fifo_inst.fifo_cover_0
[00:00:01] Covered @1: fifo_inst.fifo_cover_1
[00:00:01] Covered @1: fifo_inst.fifo_cover_2
[00:00:01] Proven: alu_y_enabled
[00:00:01] Proven: alu_fir_reset
[00:00:11] Fired @102: fifo_inst.check_fifo_full
[00:00:11] Proven: state0_2
[00:00:11] Proven: state_cycle1
[00:00:12] Proven: state0_3
[00:00:12] Proven: state_cycle2
[00:00:13] Proven: result_cycle_1
[00:00:13] Status: Done 39/39, Update 39/39, Proof radius min=N/A, avg=N/A, Mem=1GB

---------------------------------------
Property Summary                  Count
---------------------------------------
Assumed                               1
Proven                               32
Covered                               2
Inconclusive                          0
Fired                                 4
  Fired with Warning                  4
Uncoverable                           1
---------------------------------------
Total                                40
---------------------------------------


--------- Process Statistics ----------
Elapsed Time                      13 s 
-------- Orchestration Process --------
----------- remote02:32242 ------------
CPU Time                           1 s 
Peak Memory                      0.4 GB
---------- Engine Processes -----------
----------- remote02:32250 ------------
CPU Time                          13 s 
Peak Memory                      0.5 GB
CPU Utilization                  100 % 
----------- remote02:32255 ------------
CPU Time                          13 s 
Peak Memory                      0.3 GB
CPU Utilization                  100 % 
----------- remote02:32257 ------------
CPU Time                          13 s 
Peak Memory                      0.2 GB
CPU Utilization                  100 % 
----------- remote02:32260 ------------
CPU Time                          13 s 
Peak Memory                      0.2 GB
CPU Utilization                  100 % 
---------------------------------------


Message Summary
---------------------------------------------------------------------------
Count  Type     Message ID         Summary
---------------------------------------------------------------------------
    1  Warning  directive-251      Signal specified for directive has no match.
    1  Warning  formal-303         Deprecated option to '* verify' command.
    1  Info     formal-205         Using initialization sequence file to initialize design state.
    1  Info     formal-285         Automatically constraining reset signal to de-assert after initialization sequence (use -auto_constraint_off option to disable).

Final Process Statistics: Peak Memory 0.47GB, Cumulative CPU Time 53s, Elapsed Time 13s

To see results in the GUI run:
qverify /homes/user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/Output_Results/formal_verify.db

