<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › cpu-info.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cpu-info.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1994 Waldorf GMBH</span>
<span class="cm"> * Copyright (C) 1995, 1996, 1997, 1998, 1999, 2001, 2002, 2003 Ralf Baechle</span>
<span class="cm"> * Copyright (C) 1996 Paul M. Antoine</span>
<span class="cm"> * Copyright (C) 1999, 2000 Silicon Graphics, Inc.</span>
<span class="cm"> * Copyright (C) 2004  Maciej W. Rozycki</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_CPU_INFO_H</span>
<span class="cp">#define __ASM_CPU_INFO_H</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cp">#include &lt;asm/cache.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Descriptor for a cache</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">cache_desc</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">waysize</span><span class="p">;</span>	<span class="cm">/* Bytes per way */</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">sets</span><span class="p">;</span>	<span class="cm">/* Number of lines per set */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">ways</span><span class="p">;</span>	<span class="cm">/* Number of ways */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">linesz</span><span class="p">;</span>	<span class="cm">/* Size of line in bytes */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">waybit</span><span class="p">;</span>	<span class="cm">/* Bits to select in a cache set */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">flags</span><span class="p">;</span>	<span class="cm">/* Flags describing cache properties */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Flag definitions</span>
<span class="cm"> */</span>
<span class="cp">#define MIPS_CACHE_NOT_PRESENT	0x00000001</span>
<span class="cp">#define MIPS_CACHE_VTAG		0x00000002	</span><span class="cm">/* Virtually tagged cache */</span><span class="cp"></span>
<span class="cp">#define MIPS_CACHE_ALIASES	0x00000004	</span><span class="cm">/* Cache could have aliases */</span><span class="cp"></span>
<span class="cp">#define MIPS_CACHE_IC_F_DC	0x00000008	</span><span class="cm">/* Ic can refill from D-cache */</span><span class="cp"></span>
<span class="cp">#define MIPS_IC_SNOOPS_REMOTE	0x00000010	</span><span class="cm">/* Ic snoops remote stores */</span><span class="cp"></span>
<span class="cp">#define MIPS_CACHE_PINDEX	0x00000020	</span><span class="cm">/* Physically indexed cache */</span><span class="cp"></span>

<span class="k">struct</span> <span class="n">cpuinfo_mips</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">udelay_val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">asid_cache</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Capability and feature descriptor structure for MIPS CPU</span>
<span class="cm">	 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">options</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">ases</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">processor_id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">fpu_id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">cputype</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">isa_level</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">tlbsize</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cache_desc</span>	<span class="n">icache</span><span class="p">;</span>	<span class="cm">/* Primary I-cache */</span>
	<span class="k">struct</span> <span class="n">cache_desc</span>	<span class="n">dcache</span><span class="p">;</span>	<span class="cm">/* Primary D or combined I/D cache */</span>
	<span class="k">struct</span> <span class="n">cache_desc</span>	<span class="n">scache</span><span class="p">;</span>	<span class="cm">/* Secondary cache */</span>
	<span class="k">struct</span> <span class="n">cache_desc</span>	<span class="n">tcache</span><span class="p">;</span>	<span class="cm">/* Tertiary/split secondary cache */</span>
	<span class="kt">int</span>			<span class="n">srsets</span><span class="p">;</span>	<span class="cm">/* Shadow register sets */</span>
	<span class="kt">int</span>			<span class="n">core</span><span class="p">;</span>	<span class="cm">/* physical core number */</span>
<span class="cp">#ifdef CONFIG_64BIT</span>
	<span class="kt">int</span>			<span class="n">vmbits</span><span class="p">;</span>	<span class="cm">/* Virtual memory size in bits */</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(CONFIG_MIPS_MT_SMP) || defined(CONFIG_MIPS_MT_SMTC)</span>
	<span class="cm">/*</span>
<span class="cm">	 * In the MIPS MT &quot;SMTC&quot; model, each TC is considered</span>
<span class="cm">	 * to be a &quot;CPU&quot; for the purposes of scheduling, but</span>
<span class="cm">	 * exception resources, ASID spaces, etc, are common</span>
<span class="cm">	 * to all TCs within the same VPE.</span>
<span class="cm">	 */</span>
	<span class="kt">int</span>			<span class="n">vpe_id</span><span class="p">;</span>  <span class="cm">/* Virtual Processor number */</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_MIPS_MT_SMTC</span>
	<span class="kt">int</span>			<span class="n">tc_id</span><span class="p">;</span>   <span class="cm">/* Thread Context number */</span>
<span class="cp">#endif</span>
	<span class="kt">void</span> 			<span class="o">*</span><span class="n">data</span><span class="p">;</span>	<span class="cm">/* Additional data */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">watch_reg_count</span><span class="p">;</span>   <span class="cm">/* Number that exist */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">watch_reg_use_cnt</span><span class="p">;</span> <span class="cm">/* Usable by ptrace */</span>
<span class="cp">#define NUM_WATCH_REGS 4</span>
	<span class="n">u16</span>			<span class="n">watch_reg_masks</span><span class="p">[</span><span class="n">NUM_WATCH_REGS</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">kscratch_mask</span><span class="p">;</span> <span class="cm">/* Usable KScratch mask. */</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="n">SMP_CACHE_BYTES</span><span class="p">)));</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">cpuinfo_mips</span> <span class="n">cpu_data</span><span class="p">[];</span>
<span class="cp">#define current_cpu_data cpu_data[smp_processor_id()]</span>
<span class="cp">#define raw_current_cpu_data cpu_data[raw_smp_processor_id()]</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">cpu_probe</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">cpu_report</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">extern</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">__cpu_name</span><span class="p">[];</span>
<span class="cp">#define cpu_name_string()	__cpu_name[smp_processor_id()]</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_CPU_INFO_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
