/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 384 240)
	(text "addsys" (rect 172 -1 201 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 224 20 236)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "clk_clk" (rect 0 0 27 12)(font "Arial" (font_size 8)))
		(text "clk_clk" (rect 4 61 46 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 160 72)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "my_adder_conduit_in_a[7..0]" (rect 0 0 118 12)(font "Arial" (font_size 8)))
		(text "my_adder_conduit_in_a[7..0]" (rect 4 101 166 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 160 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "my_adder_conduit_in_b[7..0]" (rect 0 0 118 12)(font "Arial" (font_size 8)))
		(text "my_adder_conduit_in_b[7..0]" (rect 4 117 166 128)(font "Arial" (font_size 8)))
		(line (pt 0 128)(pt 160 128)(line_width 3))
	)
	(port
		(pt 0 208)
		(input)
		(text "reset_reset_n" (rect 0 0 56 12)(font "Arial" (font_size 8)))
		(text "reset_reset_n" (rect 4 197 82 208)(font "Arial" (font_size 8)))
		(line (pt 0 208)(pt 160 208)(line_width 1))
	)
	(port
		(pt 0 168)
		(output)
		(text "my_adder_conduit_out_o[7..0]" (rect 0 0 123 12)(font "Arial" (font_size 8)))
		(text "my_adder_conduit_out_o[7..0]" (rect 4 157 172 168)(font "Arial" (font_size 8)))
		(line (pt 0 168)(pt 160 168)(line_width 3))
	)
	(drawing
		(text "clk" (rect 145 43 308 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 165 67 348 144)(font "Arial" (color 0 0 0)))
		(text "my_adder_conduit_in" (rect 36 83 186 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "a" (rect 165 107 336 224)(font "Arial" (color 0 0 0)))
		(text "b" (rect 165 123 336 256)(font "Arial" (color 0 0 0)))
		(text "my_adder_conduit_out" (rect 28 139 176 291)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "o" (rect 165 163 336 336)(font "Arial" (color 0 0 0)))
		(text "reset" (rect 131 179 292 371)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset_n" (rect 165 203 372 416)(font "Arial" (color 0 0 0)))
		(text " addsys " (rect 350 224 748 458)(font "Arial" ))
		(line (pt 160 32)(pt 224 32)(line_width 1))
		(line (pt 224 32)(pt 224 224)(line_width 1))
		(line (pt 160 224)(pt 224 224)(line_width 1))
		(line (pt 160 32)(pt 160 224)(line_width 1))
		(line (pt 161 52)(pt 161 76)(line_width 1))
		(line (pt 162 52)(pt 162 76)(line_width 1))
		(line (pt 161 92)(pt 161 132)(line_width 1))
		(line (pt 162 92)(pt 162 132)(line_width 1))
		(line (pt 161 148)(pt 161 172)(line_width 1))
		(line (pt 162 148)(pt 162 172)(line_width 1))
		(line (pt 161 188)(pt 161 212)(line_width 1))
		(line (pt 162 188)(pt 162 212)(line_width 1))
		(line (pt 0 0)(pt 384 0)(line_width 1))
		(line (pt 384 0)(pt 384 240)(line_width 1))
		(line (pt 0 240)(pt 384 240)(line_width 1))
		(line (pt 0 0)(pt 0 240)(line_width 1))
	)
)
