✔ [2/96] Built LeanRV64D.Sail.IntRange
✔ [3/96] Built LeanRV64D.Sail.BitVec
✔ [4/96] Built LeanRV64D.Sail.Sail
✔ [5/96] Built LeanRV64D.Defs
✔ [6/96] Built LeanRV64D.FakeReal
✔ [7/96] Built LeanRV64D.Specialization
✔ [8/96] Built LeanRV64D.RiscvExtras
✔ [9/96] Built LeanRV64D.Flow
✔ [10/96] Built LeanRV64D.Common
✔ [11/96] Built LeanRV64D.Mapping
✔ [12/96] Built LeanRV64D.RiscvErrors
✔ [13/96] Built LeanRV64D.RiscvXlen
✔ [14/96] Built LeanRV64D.DecBits
✔ [15/96] Built LeanRV64D.RiscvTypesExt
✔ [16/96] Built LeanRV64D.RiscvFlen
✔ [17/96] Built LeanRV64D.RiscvVlen
✔ [18/96] Built LeanRV64D.RiscvExtRegs
✔ [19/96] Built LeanRV64D.PreludeMemAddrtype
✔ [20/96] Built LeanRV64D.RiscvVmemTypes
✔ [21/96] Built LeanRV64D.PreludeMemMetadata
✔ [22/96] Built LeanRV64D.ReadWriteV1
✔ [23/96] Built LeanRV64D.Arith
✔ [24/96] Built LeanRV64D.RiscvInstRetire
✔ [25/96] Built LeanRV64D.RiscvInstsMext
✔ [26/96] Built LeanRV64D.HexBits
✔ [27/96] Built LeanRV64D.HexBitsSigned
✔ [28/96] Built LeanRV64D.RiscvInstsVextMask
✔ [29/96] Built LeanRV64D.RiscvInstsVextFpVm
✔ [30/96] Built LeanRV64D.RiscvInstsVextRed
✔ [31/96] Built LeanRV64D.RiscvInstsVextVm
✔ [32/96] Built LeanRV64D.RiscvInstsVextFp
✔ [33/96] Built LeanRV64D.RiscvInstsZawrs
✔ [34/96] Built LeanRV64D.RiscvInstsZvknhab
✔ [35/96] Built LeanRV64D.RiscvStepCommon
✔ [36/96] Built LeanRV64D.RiscvInstsZvkned
✔ [37/96] Built LeanRV64D.RiscvStepExt
✔ [38/96] Built LeanRV64D.RiscvInstsZalrsc
✔ [39/96] Built LeanRV64D.Vector
✔ [40/96] Built LeanRV64D.RiscvVmemPtw
✔ [41/96] Built LeanRV64D.RiscvInstsVextArith
✔ [42/96] Built LeanRV64D.Prelude
✔ [43/96] Built LeanRV64D.RiscvZkrControl
✔ [44/96] Built LeanRV64D.Arithmetic
✔ [45/96] Built LeanRV64D.RiscvFregType
✔ [46/96] Built LeanRV64D.RiscvExtensions
✔ [47/96] Built LeanRV64D.PreludeMem
✔ [48/96] Built LeanRV64D.RiscvRegType
✔ [49/96] Built LeanRV64D.RvfiDii
✔ [50/96] Built LeanRV64D.RiscvTypesKext
✔ [51/96] Built LeanRV64D.RiscvSoftfloatInterface
✔ [52/96] Built LeanRV64D.RiscvTypes
✔ [53/96] Built LeanRV64D.RiscvVmemTlb
✔ [54/96] Built LeanRV64D.RiscvInstsBase
✔ [55/96] Built LeanRV64D.RiscvSysRegs
✔ [56/96] Built LeanRV64D.RiscvVmemPte
✔ [57/96] Built LeanRV64D.RiscvZihpm
✔ [58/96] Built LeanRV64D.RiscvPmpRegs
✔ [59/96] Built LeanRV64D.RiscvSmcntrpmf
✔ [60/96] Built LeanRV64D.RiscvInstsZaamo
✔ [61/96] Built LeanRV64D.RiscvSysExceptions
✔ [62/96] Built LeanRV64D.RiscvPmpControl
✔ [63/96] Built LeanRV64D.RiscvSscofpmf
✔ [64/96] Built LeanRV64D.RiscvCallbacks
✔ [65/96] Built LeanRV64D.RiscvPcAccess
✔ [66/96] Built LeanRV64D.RiscvInstsVextVset
✔ [67/96] Built LeanRV64D.RiscvRegs
✔ [68/96] Built LeanRV64D.RiscvVextRegs
✔ [69/96] Built LeanRV64D.RiscvAddrChecks
✔ [70/96] Built LeanRV64D.RiscvVextControl
✔ [71/96] Built LeanRV64D.RiscvSysControl
✔ [72/96] Built LeanRV64D.RiscvZvkUtils
✔ [73/96] Built LeanRV64D.RiscvFdextRegs
✔ [74/96] Built LeanRV64D.RiscvInstsZicboz
✔ [75/96] Built LeanRV64D.RiscvPlatform
✔ [76/96] Built LeanRV64D.RiscvInstsVextUtils
✔ [77/96] Built LeanRV64D.RiscvInstsFext
✔ [78/96] Built LeanRV64D.RiscvMem
✔ [79/96] Built LeanRV64D.RiscvInstsZfh
✔ [80/96] Built LeanRV64D.RiscvInstsDext
✔ [81/96] Built LeanRV64D.RiscvInstsZfa
✔ [82/96] Built LeanRV64D.RiscvInstsZicsr
⚠ [83/96] Built LeanRV64D.RiscvVmem
warning: /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvVmem.lean:227:20: The `grind` tactic is experimental and still under development. Avoid using it in production projects.
✔ [84/96] Built LeanRV64D.RiscvFetchRvfi
✔ [85/96] Built LeanRV64D.RiscvInstsZicbom
✔ [86/96] Built LeanRV64D.RiscvFetch
✔ [87/96] Built LeanRV64D.RiscvVmemUtils
✔ [88/96] Built LeanRV64D.RiscvInstsVextFpUtils
✔ [89/96] Built LeanRV64D.RiscvInstsVextFpRed
✔ [90/96] Built LeanRV64D.RiscvInstsVextMem
✔ [91/96] Built LeanRV64D.RiscvInstsEnd
✔ [92/96] Built LeanRV64D.RiscvDecodeExt
✔ [93/96] Built LeanRV64D.RiscvStep
✔ [94/96] Built LeanRV64D.Main
✔ [95/96] Built LeanRV64D
Build completed successfully.
