$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Sun Nov 02 14:11:39 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ALU_vlg_vec_tst $end
$var reg 1 ! a0_in $end
$var reg 1 " a1_in $end
$var reg 1 # a2_in $end
$var reg 1 $ a3_in $end
$var reg 1 % a4_in $end
$var reg 1 & a5_in $end
$var reg 1 ' a6_in $end
$var reg 1 ( a7_in $end
$var reg 1 ) a8_in $end
$var reg 1 * a9_in $end
$var reg 1 + aa_in $end
$var reg 1 , ab_in $end
$var reg 1 - ac_in $end
$var reg 1 . ad_in $end
$var reg 1 / ae_in $end
$var reg 1 0 af_in $end
$var reg 1 1 b0_in $end
$var reg 1 2 b1_in $end
$var reg 1 3 b2_in $end
$var reg 1 4 b3_in $end
$var reg 1 5 b4_in $end
$var reg 1 6 b5_in $end
$var reg 1 7 b6_in $end
$var reg 1 8 b7_in $end
$var reg 1 9 b8_in $end
$var reg 1 : b9_in $end
$var reg 1 ; ba_in $end
$var reg 1 < bb_in $end
$var reg 1 = bc_in $end
$var reg 1 > bd_in $end
$var reg 1 ? be_in $end
$var reg 1 @ bf_in $end
$var reg 1 A u_in $end
$var reg 1 B v_in $end
$var reg 1 C x_in $end
$var reg 1 D y_in $end
$var reg 1 E z_in $end
$var wire 1 F cf_out $end
$var wire 1 G g0_out $end
$var wire 1 H g1_out $end
$var wire 1 I g2_out $end
$var wire 1 J g3_out $end
$var wire 1 K g4_out $end
$var wire 1 L g5_out $end
$var wire 1 M g6_out $end
$var wire 1 N g7_out $end
$var wire 1 O g8_out $end
$var wire 1 P g9_out $end
$var wire 1 Q ga_out $end
$var wire 1 R gb_out $end
$var wire 1 S gc_out $end
$var wire 1 T gd_out $end
$var wire 1 U ge_out $end
$var wire 1 V gf_out $end
$var wire 1 W overflow $end

$scope module i1 $end
$var wire 1 X gnd $end
$var wire 1 Y vcc $end
$var wire 1 Z unknown $end
$var tri1 1 [ devclrn $end
$var tri1 1 \ devpor $end
$var tri1 1 ] devoe $end
$var wire 1 ^ gf_out~output_o $end
$var wire 1 _ ge_out~output_o $end
$var wire 1 ` gd_out~output_o $end
$var wire 1 a gc_out~output_o $end
$var wire 1 b gb_out~output_o $end
$var wire 1 c ga_out~output_o $end
$var wire 1 d g9_out~output_o $end
$var wire 1 e g8_out~output_o $end
$var wire 1 f g7_out~output_o $end
$var wire 1 g g6_out~output_o $end
$var wire 1 h g5_out~output_o $end
$var wire 1 i g4_out~output_o $end
$var wire 1 j g3_out~output_o $end
$var wire 1 k g2_out~output_o $end
$var wire 1 l g1_out~output_o $end
$var wire 1 m g0_out~output_o $end
$var wire 1 n cf_out~output_o $end
$var wire 1 o overflow~output_o $end
$var wire 1 p af_in~input_o $end
$var wire 1 q y_in~input_o $end
$var wire 1 r bd_in~input_o $end
$var wire 1 s x_in~input_o $end
$var wire 1 t inst51~combout $end
$var wire 1 u aa_in~input_o $end
$var wire 1 v z_in~input_o $end
$var wire 1 w inst67|inst~combout $end
$var wire 1 x b8_in~input_o $end
$var wire 1 y inst56~combout $end
$var wire 1 z a6_in~input_o $end
$var wire 1 { b6_in~input_o $end
$var wire 1 | inst58~combout $end
$var wire 1 } a5_in~input_o $end
$var wire 1 ~ b5_in~input_o $end
$var wire 1 !! inst59~combout $end
$var wire 1 "! b4_in~input_o $end
$var wire 1 #! a3_in~input_o $end
$var wire 1 $! b3_in~input_o $end
$var wire 1 %! inst61~combout $end
$var wire 1 &! b2_in~input_o $end
$var wire 1 '! inst62~combout $end
$var wire 1 (! a2_in~input_o $end
$var wire 1 )! b0_in~input_o $end
$var wire 1 *! inst64~combout $end
$var wire 1 +! a0_in~input_o $end
$var wire 1 ,! u_in~input_o $end
$var wire 1 -! inst83|inst9~combout $end
$var wire 1 .! inst9|inst4~0_combout $end
$var wire 1 /! inst82|inst9~combout $end
$var wire 1 0! a1_in~input_o $end
$var wire 1 1! b1_in~input_o $end
$var wire 1 2! inst63~combout $end
$var wire 1 3! inst8|inst4~0_combout $end
$var wire 1 4! inst81|inst9~combout $end
$var wire 1 5! inst77|inst4~0_combout $end
$var wire 1 6! inst80|inst9~combout $end
$var wire 1 7! inst6|inst4~0_combout $end
$var wire 1 8! a4_in~input_o $end
$var wire 1 9! inst3|inst1~2_combout $end
$var wire 1 :! inst78|inst9~combout $end
$var wire 1 ;! inst5|inst4~0_combout $end
$var wire 1 <! inst76|inst9~combout $end
$var wire 1 =! inst|inst4~0_combout $end
$var wire 1 >! inst75|inst9~combout $end
$var wire 1 ?! b7_in~input_o $end
$var wire 1 @! inst57~combout $end
$var wire 1 A! a7_in~input_o $end
$var wire 1 B! inst4|inst4~0_combout $end
$var wire 1 C! inst74|inst9~combout $end
$var wire 1 D! a8_in~input_o $end
$var wire 1 E! inst17|inst4~0_combout $end
$var wire 1 F! inst73|inst9~combout $end
$var wire 1 G! b9_in~input_o $end
$var wire 1 H! inst55~combout $end
$var wire 1 I! a9_in~input_o $end
$var wire 1 J! inst16|inst4~0_combout $end
$var wire 1 K! inst72|inst9~combout $end
$var wire 1 L! ba_in~input_o $end
$var wire 1 M! inst54~combout $end
$var wire 1 N! inst15|inst4~0_combout $end
$var wire 1 O! inst71|inst9~combout $end
$var wire 1 P! bb_in~input_o $end
$var wire 1 Q! inst53~combout $end
$var wire 1 R! ab_in~input_o $end
$var wire 1 S! inst14|inst4~0_combout $end
$var wire 1 T! inst70|inst9~combout $end
$var wire 1 U! ac_in~input_o $end
$var wire 1 V! bc_in~input_o $end
$var wire 1 W! inst52~combout $end
$var wire 1 X! inst13|inst4~0_combout $end
$var wire 1 Y! inst69|inst9~combout $end
$var wire 1 Z! ad_in~input_o $end
$var wire 1 [! inst12|inst4~0_combout $end
$var wire 1 \! inst68|inst9~combout $end
$var wire 1 ]! be_in~input_o $end
$var wire 1 ^! inst50~combout $end
$var wire 1 _! ae_in~input_o $end
$var wire 1 `! inst11|inst4~0_combout $end
$var wire 1 a! inst10|inst1~0_combout $end
$var wire 1 b! bf_in~input_o $end
$var wire 1 c! inst49~combout $end
$var wire 1 d! v_in~input_o $end
$var wire 1 e! inst67|inst9~combout $end
$var wire 1 f! inst10|inst4~0_combout $end
$var wire 1 g! inst99|inst10~0_combout $end
$var wire 1 h! inst11|inst1~2_combout $end
$var wire 1 i! inst98|inst10~0_combout $end
$var wire 1 j! inst12|inst1~0_combout $end
$var wire 1 k! inst97|inst10~0_combout $end
$var wire 1 l! inst13|inst1~0_combout $end
$var wire 1 m! inst96|inst10~0_combout $end
$var wire 1 n! inst14|inst1~combout $end
$var wire 1 o! inst95|inst10~0_combout $end
$var wire 1 p! inst15|inst1~combout $end
$var wire 1 q! inst94|inst10~0_combout $end
$var wire 1 r! inst16|inst1~combout $end
$var wire 1 s! inst93|inst10~0_combout $end
$var wire 1 t! inst17|inst1~combout $end
$var wire 1 u! inst92|inst10~0_combout $end
$var wire 1 v! inst4|inst1~2_combout $end
$var wire 1 w! inst91|inst10~0_combout $end
$var wire 1 x! inst|inst1~0_combout $end
$var wire 1 y! inst90|inst10~0_combout $end
$var wire 1 z! inst5|inst1~combout $end
$var wire 1 {! inst89|inst10~0_combout $end
$var wire 1 |! inst88|inst10~4_combout $end
$var wire 1 }! inst88|inst10~2_combout $end
$var wire 1 ~! inst88|inst10~3_combout $end
$var wire 1 !" inst6|inst1~combout $end
$var wire 1 "" inst87|inst10~0_combout $end
$var wire 1 #" inst77|inst1~2_combout $end
$var wire 1 $" inst86|inst10~0_combout $end
$var wire 1 %" inst8|inst1~2_combout $end
$var wire 1 &" inst85|inst10~0_combout $end
$var wire 1 '" inst9|inst1~0_combout $end
$var wire 1 (" inst84|inst10~0_combout $end
$var wire 1 )" inst7~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
1/
10
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
1@
0A
1B
0C
1D
xE
1F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
1U
0V
1W
0X
1Y
xZ
1[
1\
1]
0^
1_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
1n
1o
1p
1q
0r
0s
0t
0u
xv
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
1_!
0`!
1a!
1b!
1c!
1d!
0e!
1f!
0g!
1h!
1i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
1)"
$end
#1000000
