INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_067/project_1/project_1.srcs/sources_1/new/Up_Down_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Up_Down_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_067/project_1/project_1.srcs/sim_1/new/Up_Down_Counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Up_Down_Counter_tb
