|ScreamRun
ADC_CLK_10 => ~NO_FANOUT~
MAX10_CLK1_50 => ~NO_FANOUT~
MAX10_CLK2_50 => MAX10_CLK2_50.IN1
DRAM_ADDR[0] << <GND>
DRAM_ADDR[1] << <GND>
DRAM_ADDR[2] << <GND>
DRAM_ADDR[3] << <GND>
DRAM_ADDR[4] << <GND>
DRAM_ADDR[5] << <GND>
DRAM_ADDR[6] << <GND>
DRAM_ADDR[7] << <GND>
DRAM_ADDR[8] << <GND>
DRAM_ADDR[9] << <GND>
DRAM_ADDR[10] << <GND>
DRAM_ADDR[11] << <GND>
DRAM_ADDR[12] << <GND>
DRAM_BA[0] << <GND>
DRAM_BA[1] << <GND>
DRAM_CAS_N << <GND>
DRAM_CKE << <GND>
DRAM_CLK << <GND>
DRAM_CS_N << <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM << <GND>
DRAM_RAS_N << <GND>
DRAM_UDQM << <GND>
DRAM_WE_N << <GND>
HEX0[0] << <GND>
HEX0[1] << <GND>
HEX0[2] << <GND>
HEX0[3] << <GND>
HEX0[4] << <GND>
HEX0[5] << <GND>
HEX0[6] << <GND>
HEX0[7] << <GND>
HEX1[0] << <GND>
HEX1[1] << <GND>
HEX1[2] << <GND>
HEX1[3] << <GND>
HEX1[4] << <GND>
HEX1[5] << <GND>
HEX1[6] << <GND>
HEX1[7] << <GND>
HEX2[0] << <GND>
HEX2[1] << <GND>
HEX2[2] << <GND>
HEX2[3] << <GND>
HEX2[4] << <GND>
HEX2[5] << <GND>
HEX2[6] << <GND>
HEX2[7] << <GND>
HEX3[0] << <GND>
HEX3[1] << <GND>
HEX3[2] << <GND>
HEX3[3] << <GND>
HEX3[4] << <GND>
HEX3[5] << <GND>
HEX3[6] << <GND>
HEX3[7] << <GND>
HEX4[0] << <GND>
HEX4[1] << <GND>
HEX4[2] << <GND>
HEX4[3] << <GND>
HEX4[4] << <GND>
HEX4[5] << <GND>
HEX4[6] << <GND>
HEX4[7] << <GND>
HEX5[0] << <GND>
HEX5[1] << <GND>
HEX5[2] << <GND>
HEX5[3] << <GND>
HEX5[4] << <GND>
HEX5[5] << <GND>
HEX5[6] << <GND>
HEX5[7] << <GND>
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
LEDR[0] << main:main.LEDR
LEDR[1] << main:main.LEDR
LEDR[2] << main:main.LEDR
LEDR[3] << main:main.LEDR
LEDR[4] << main:main.LEDR
LEDR[5] << main:main.LEDR
LEDR[6] << main:main.LEDR
LEDR[7] << main:main.LEDR
LEDR[8] << main:main.LEDR
LEDR[9] << main:main.LEDR
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
VGA_B[0] << main:main.VGA_B
VGA_B[1] << main:main.VGA_B
VGA_B[2] << main:main.VGA_B
VGA_B[3] << main:main.VGA_B
VGA_G[0] << main:main.VGA_G
VGA_G[1] << main:main.VGA_G
VGA_G[2] << main:main.VGA_G
VGA_G[3] << main:main.VGA_G
VGA_HS << main:main.VGA_HS
VGA_R[0] << main:main.VGA_R
VGA_R[1] << main:main.VGA_R
VGA_R[2] << main:main.VGA_R
VGA_R[3] << main:main.VGA_R
VGA_VS << main:main.VGA_VS
GSENSOR_CS_N << <GND>
GSENSOR_INT[1] => ~NO_FANOUT~
GSENSOR_INT[2] => ~NO_FANOUT~
GSENSOR_SCLK << <GND>
GSENSOR_SDI <> <UNC>
GSENSOR_SDO <> <UNC>
ARDUINO_IO[0] <> <UNC>
ARDUINO_IO[1] <> <UNC>
ARDUINO_IO[2] <> <UNC>
ARDUINO_IO[3] <> <UNC>
ARDUINO_IO[4] <> <UNC>
ARDUINO_IO[5] <> <UNC>
ARDUINO_IO[6] <> <UNC>
ARDUINO_IO[7] <> <UNC>
ARDUINO_IO[8] <> <UNC>
ARDUINO_IO[9] <> <UNC>
ARDUINO_IO[10] <> <UNC>
ARDUINO_IO[11] <> <UNC>
ARDUINO_IO[12] <> <UNC>
ARDUINO_IO[13] <> <UNC>
ARDUINO_IO[14] <> <UNC>
ARDUINO_IO[15] <> <UNC>
ARDUINO_RESET_N <> <UNC>


|ScreamRun|main:main
CLOCK_50 => CLOCK_50.IN1
KEY[0] => reset.IN9
KEY[1] => jump_key.IN1
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
VGA_R[0] <= red[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= red[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= red[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= red[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= green[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= green[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= green[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= green[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= blue[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= blue[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= blue[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= blue[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= vga_controller:vga.hsync
VGA_VS <= vga_controller:vga.vsync
LEDR[0] <= jump_key.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>


|ScreamRun|main:main|PLL108MHz:u1
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|ScreamRun|main:main|PLL108MHz:u1|altpll:altpll_component
inclk[0] => PLL108MHz_altpll:auto_generated.inclk[0]
inclk[1] => PLL108MHz_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL108MHz_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ScreamRun|main:main|PLL108MHz:u1|altpll:altpll_component|PLL108MHz_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|ScreamRun|main:main|vga_controller:vga
clock => visible~reg0.CLK
clock => vga_VS.CLK
clock => vga_HS.CLK
clock => display_row[0]~reg0.CLK
clock => display_row[1]~reg0.CLK
clock => display_row[2]~reg0.CLK
clock => display_row[3]~reg0.CLK
clock => display_row[4]~reg0.CLK
clock => display_row[5]~reg0.CLK
clock => display_row[6]~reg0.CLK
clock => display_row[7]~reg0.CLK
clock => display_row[8]~reg0.CLK
clock => display_row[9]~reg0.CLK
clock => display_row[10]~reg0.CLK
clock => display_col[0]~reg0.CLK
clock => display_col[1]~reg0.CLK
clock => display_col[2]~reg0.CLK
clock => display_col[3]~reg0.CLK
clock => display_col[4]~reg0.CLK
clock => display_col[5]~reg0.CLK
clock => display_col[6]~reg0.CLK
clock => display_col[7]~reg0.CLK
clock => display_col[8]~reg0.CLK
clock => display_col[9]~reg0.CLK
clock => display_col[10]~reg0.CLK
clock => display_col[11]~reg0.CLK
reset => visible~reg0.ACLR
reset => vga_VS.PRESET
reset => vga_HS.PRESET
reset => display_row[0]~reg0.ACLR
reset => display_row[1]~reg0.ACLR
reset => display_row[2]~reg0.ACLR
reset => display_row[3]~reg0.ACLR
reset => display_row[4]~reg0.ACLR
reset => display_row[5]~reg0.ACLR
reset => display_row[6]~reg0.ACLR
reset => display_row[7]~reg0.ACLR
reset => display_row[8]~reg0.ACLR
reset => display_row[9]~reg0.ACLR
reset => display_row[10]~reg0.ACLR
reset => display_col[0]~reg0.ACLR
reset => display_col[1]~reg0.ACLR
reset => display_col[2]~reg0.ACLR
reset => display_col[3]~reg0.ACLR
reset => display_col[4]~reg0.ACLR
reset => display_col[5]~reg0.ACLR
reset => display_col[6]~reg0.ACLR
reset => display_col[7]~reg0.ACLR
reset => display_col[8]~reg0.ACLR
reset => display_col[9]~reg0.ACLR
reset => display_col[10]~reg0.ACLR
reset => display_col[11]~reg0.ACLR
display_col[0] <= display_col[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_col[1] <= display_col[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_col[2] <= display_col[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_col[3] <= display_col[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_col[4] <= display_col[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_col[5] <= display_col[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_col[6] <= display_col[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_col[7] <= display_col[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_col[8] <= display_col[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_col[9] <= display_col[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_col[10] <= display_col[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_col[11] <= display_col[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_row[0] <= display_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_row[1] <= display_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_row[2] <= display_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_row[3] <= display_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_row[4] <= display_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_row[5] <= display_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_row[6] <= display_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_row[7] <= display_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_row[8] <= display_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_row[9] <= display_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
display_row[10] <= display_row[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
visible <= visible~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync <= vga_HS.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vga_VS.DB_MAX_OUTPUT_PORT_TYPE


|ScreamRun|main:main|random_enc_gen:random_enc_gen
clock => clock.IN1
reset => reset.IN1
random_enc1_gen_out <= random_enc1_gen.DB_MAX_OUTPUT_PORT_TYPE
random_enc2_gen_out <= random_enc2_gen.DB_MAX_OUTPUT_PORT_TYPE
random_enc3_gen_out <= random_enc3_gen.DB_MAX_OUTPUT_PORT_TYPE


|ScreamRun|main:main|random_enc_gen:random_enc_gen|lfsr:lfsr1
beginvalue[0] => q[0].ADATA
beginvalue[1] => q[1].ADATA
beginvalue[2] => q[2].ADATA
beginvalue[3] => q[3].ADATA
beginvalue[4] => q[4].ADATA
beginvalue[5] => q[5].ADATA
beginvalue[6] => q[6].ADATA
beginvalue[7] => q[7].ADATA
beginvalue[8] => q[8].ADATA
beginvalue[9] => q[9].ADATA
beginvalue[10] => q[10].ADATA
beginvalue[11] => q[11].ADATA
beginvalue[12] => q[12].ADATA
beginvalue[13] => q[13].ADATA
beginvalue[14] => q[14].ADATA
beginvalue[15] => q[15].ADATA
clock => q[0].CLK
clock => q[1].CLK
clock => q[2].CLK
clock => q[3].CLK
clock => q[4].CLK
clock => q[5].CLK
clock => q[6].CLK
clock => q[7].CLK
clock => q[8].CLK
clock => q[9].CLK
clock => q[10].CLK
clock => q[11].CLK
clock => q[12].CLK
clock => q[13].CLK
clock => q[14].CLK
clock => q[15].CLK
clock => q[16].CLK
clock => q[17].CLK
clock => q[18].CLK
clock => q[19].CLK
clock => q[20].CLK
clock => q[21].CLK
clock => q[22].CLK
clock => q[23].CLK
clock => q[24].CLK
clock => q[25].CLK
clock => q[26].CLK
clock => q[27].CLK
clock => q[28].CLK
clock => q[29].CLK
clock => q[30].CLK
clock => q[31].CLK
clock => q[32].CLK
clock => q[33].CLK
clock => q[34].CLK
clock => q[35].CLK
clock => q[36].CLK
clock => q[37].CLK
clock => q[38].CLK
clock => q[39].CLK
clock => q[40].CLK
clock => q[41].CLK
clock => q[42].CLK
clock => q[43].CLK
clock => q[44].CLK
clock => q[45].CLK
clock => q[46].CLK
clock => q[47].CLK
clock => q[48].CLK
clock => q[49].CLK
clock => q[50].CLK
clock => q[51].CLK
clock => q[52].CLK
clock => q[53].CLK
clock => q[54].CLK
clock => q[55].CLK
clock => q[56].CLK
clock => q[57].CLK
clock => q[58].CLK
clock => q[59].CLK
clock => q[60].CLK
clock => q[61].CLK
clock => q[62].CLK
clock => q[63].CLK
reset => q[0].ALOAD
reset => q[1].ALOAD
reset => q[2].ALOAD
reset => q[3].ALOAD
reset => q[4].ALOAD
reset => q[5].ALOAD
reset => q[6].ALOAD
reset => q[7].ALOAD
reset => q[8].ALOAD
reset => q[9].ALOAD
reset => q[10].ALOAD
reset => q[11].ALOAD
reset => q[12].ALOAD
reset => q[13].ALOAD
reset => q[14].ALOAD
reset => q[15].ALOAD
reset => q[16].ACLR
reset => q[17].ACLR
reset => q[18].ACLR
reset => q[19].ACLR
reset => q[20].ACLR
reset => q[21].ACLR
reset => q[22].ACLR
reset => q[23].ACLR
reset => q[24].ACLR
reset => q[25].ACLR
reset => q[26].ACLR
reset => q[27].ACLR
reset => q[28].ACLR
reset => q[29].ACLR
reset => q[30].ACLR
reset => q[31].ACLR
reset => q[32].ACLR
reset => q[33].ACLR
reset => q[34].ACLR
reset => q[35].ACLR
reset => q[36].ACLR
reset => q[37].ACLR
reset => q[38].ACLR
reset => q[39].ACLR
reset => q[40].ACLR
reset => q[41].ACLR
reset => q[42].ACLR
reset => q[43].ACLR
reset => q[44].ACLR
reset => q[45].ACLR
reset => q[46].ACLR
reset => q[47].ACLR
reset => q[48].ACLR
reset => q[49].ACLR
reset => q[50].ACLR
reset => q[51].ACLR
reset => q[52].ACLR
reset => q[53].ACLR
reset => q[54].ACLR
reset => q[55].ACLR
reset => q[56].ACLR
reset => q[57].ACLR
reset => q[58].ACLR
reset => q[59].ACLR
reset => q[60].ACLR
reset => q[61].ACLR
reset => q[62].ACLR
reset => q[63].ACLR
out[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE


|ScreamRun|main:main|character:char
display_col[0] => LessThan0.IN24
display_col[0] => LessThan1.IN24
display_col[0] => Equal2.IN31
display_col[1] => LessThan0.IN23
display_col[1] => LessThan1.IN23
display_col[1] => Equal2.IN30
display_col[2] => Add4.IN20
display_col[2] => LessThan0.IN22
display_col[2] => LessThan1.IN22
display_col[2] => Equal2.IN29
display_col[3] => Add4.IN19
display_col[3] => LessThan0.IN21
display_col[3] => LessThan1.IN21
display_col[3] => Equal2.IN28
display_col[4] => Add4.IN18
display_col[4] => LessThan0.IN20
display_col[4] => LessThan1.IN20
display_col[4] => Equal2.IN27
display_col[5] => Add4.IN17
display_col[5] => LessThan0.IN19
display_col[5] => LessThan1.IN19
display_col[5] => Equal2.IN26
display_col[6] => Add4.IN16
display_col[6] => LessThan0.IN18
display_col[6] => LessThan1.IN18
display_col[6] => Equal2.IN25
display_col[7] => Add4.IN15
display_col[7] => LessThan0.IN17
display_col[7] => LessThan1.IN17
display_col[7] => Equal2.IN24
display_col[8] => Add4.IN14
display_col[8] => LessThan0.IN16
display_col[8] => LessThan1.IN16
display_col[8] => Equal2.IN23
display_col[9] => Add4.IN13
display_col[9] => LessThan0.IN15
display_col[9] => LessThan1.IN15
display_col[9] => Equal2.IN22
display_col[10] => Add4.IN12
display_col[10] => LessThan0.IN14
display_col[10] => LessThan1.IN14
display_col[10] => Equal2.IN21
display_col[11] => Add4.IN11
display_col[11] => LessThan0.IN13
display_col[11] => LessThan1.IN13
display_col[11] => Equal2.IN20
display_row[0] => Add5.IN22
display_row[0] => LessThan2.IN22
display_row[0] => LessThan3.IN22
display_row[0] => Equal3.IN31
display_row[1] => Add5.IN21
display_row[1] => LessThan2.IN21
display_row[1] => LessThan3.IN21
display_row[1] => Equal3.IN30
display_row[2] => Add5.IN20
display_row[2] => LessThan2.IN20
display_row[2] => LessThan3.IN20
display_row[2] => Equal3.IN29
display_row[3] => Add5.IN19
display_row[3] => LessThan2.IN19
display_row[3] => LessThan3.IN19
display_row[3] => Equal3.IN28
display_row[4] => Add5.IN18
display_row[4] => LessThan2.IN18
display_row[4] => LessThan3.IN18
display_row[4] => Equal3.IN27
display_row[5] => Add5.IN17
display_row[5] => LessThan2.IN17
display_row[5] => LessThan3.IN17
display_row[5] => Equal3.IN26
display_row[6] => Add5.IN16
display_row[6] => LessThan2.IN16
display_row[6] => LessThan3.IN16
display_row[6] => Equal3.IN25
display_row[7] => Add5.IN15
display_row[7] => LessThan2.IN15
display_row[7] => LessThan3.IN15
display_row[7] => Equal3.IN24
display_row[8] => Add5.IN14
display_row[8] => LessThan2.IN14
display_row[8] => LessThan3.IN14
display_row[8] => Equal3.IN23
display_row[9] => Add5.IN13
display_row[9] => LessThan2.IN13
display_row[9] => LessThan3.IN13
display_row[9] => Equal3.IN22
display_row[10] => Add5.IN12
display_row[10] => LessThan2.IN12
display_row[10] => LessThan3.IN12
display_row[10] => Equal3.IN21
jump_key => always1.IN1
reset => char_address_Jump[0].OUTPUTSELECT
reset => char_address_Jump[1].OUTPUTSELECT
reset => char_address_Jump[2].OUTPUTSELECT
reset => char_address_Jump[3].OUTPUTSELECT
reset => char_address_Jump[4].OUTPUTSELECT
reset => char_address_Jump[5].OUTPUTSELECT
reset => char_address_Jump[6].OUTPUTSELECT
reset => char_address_Jump[7].OUTPUTSELECT
reset => char_address_Jump[8].OUTPUTSELECT
reset => char_address_Jump[9].OUTPUTSELECT
reset => char_address_Jump[10].OUTPUTSELECT
reset => char_address_Jump[11].OUTPUTSELECT
reset => char_address_Jump[12].OUTPUTSELECT
reset => char_address_Run[0].OUTPUTSELECT
reset => char_address_Run[1].OUTPUTSELECT
reset => char_address_Run[2].OUTPUTSELECT
reset => char_address_Run[3].OUTPUTSELECT
reset => char_address_Run[4].OUTPUTSELECT
reset => char_address_Run[5].OUTPUTSELECT
reset => char_address_Run[6].OUTPUTSELECT
reset => char_address_Run[7].OUTPUTSELECT
reset => char_address_Run[8].OUTPUTSELECT
reset => char_address_Run[9].OUTPUTSELECT
reset => char_address_Run[10].OUTPUTSELECT
reset => char_address_Run[11].OUTPUTSELECT
reset => char_address_Run[12].OUTPUTSELECT
reset => imagey[2].ACLR
reset => imagey[3].ACLR
reset => imagey[4].ACLR
reset => imagey[5].ACLR
reset => imagey[6].ACLR
reset => imagex[2].ACLR
reset => imagex[3].ACLR
reset => imagex[4].ACLR
reset => imagex[5].ACLR
reset => imagex[6].ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => count[16].ACLR
reset => count[17].ACLR
reset => count[18].ACLR
reset => count[19].ACLR
reset => count[20].ACLR
reset => count[21].ACLR
reset => count[22].ACLR
reset => count[23].ACLR
reset => count[24].ACLR
reset => count[25].ACLR
reset => count[26].ACLR
reset => count[27].ACLR
reset => count[28].ACLR
reset => count[29].ACLR
reset => count[30].ACLR
reset => blue[0].ACLR
reset => blue[1].ACLR
reset => blue[2].ACLR
reset => blue[3].ACLR
reset => green[0].ACLR
reset => green[1].ACLR
reset => green[2].ACLR
reset => green[3].ACLR
reset => red[0].ACLR
reset => red[1].ACLR
reset => red[2].ACLR
reset => red[3].ACLR
reset => animatie_Run[0].ACLR
reset => animatie_Run[1].ACLR
reset => animatie_Run[2].ACLR
reset => animatie_Run[3].ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => counter[16].ACLR
reset => counter[17].ACLR
reset => counter[18].ACLR
reset => counter[19].ACLR
reset => counter[20].ACLR
reset => counter[21].ACLR
reset => counter[22].ACLR
reset => counter[23].ACLR
reset => counter[24].ACLR
reset => counter[25].ACLR
reset => counter[26].ACLR
reset => counter[27].ACLR
reset => counter[28].ACLR
reset => counter[29].ACLR
reset => counter[30].ACLR
reset => visible_char.ENA
reset => jump.ENA
visible => jump.OUTPUTSELECT
visible => visible_char.OUTPUTSELECT
visible => red[3].ENA
visible => red[2].ENA
visible => red[1].ENA
visible => red[0].ENA
visible => green[3].ENA
visible => green[2].ENA
visible => green[1].ENA
visible => green[0].ENA
visible => blue[3].ENA
visible => blue[2].ENA
visible => blue[1].ENA
visible => blue[0].ENA
visible => imagex[6].ENA
visible => imagex[5].ENA
visible => imagex[4].ENA
visible => imagex[3].ENA
visible => imagex[2].ENA
visible => imagey[6].ENA
visible => imagey[5].ENA
visible => imagey[4].ENA
visible => imagey[3].ENA
visible => imagey[2].ENA
clock => clock.IN2
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => count.OUTPUTSELECT
hit => jump.OUTPUTSELECT
hit => always1.IN1
hit => counter[30].ENA
hit => counter[29].ENA
hit => counter[28].ENA
hit => counter[27].ENA
hit => counter[26].ENA
hit => counter[25].ENA
hit => counter[24].ENA
hit => counter[23].ENA
hit => counter[22].ENA
hit => counter[21].ENA
hit => counter[20].ENA
hit => counter[19].ENA
hit => counter[18].ENA
hit => counter[17].ENA
hit => counter[16].ENA
hit => counter[15].ENA
hit => counter[14].ENA
hit => counter[13].ENA
hit => counter[12].ENA
hit => counter[11].ENA
hit => counter[10].ENA
hit => counter[9].ENA
hit => counter[8].ENA
hit => counter[7].ENA
hit => counter[6].ENA
hit => counter[5].ENA
hit => counter[4].ENA
hit => counter[3].ENA
hit => counter[2].ENA
hit => counter[1].ENA
hit => counter[0].ENA
hit => animatie_Run[3].ENA
hit => animatie_Run[2].ENA
hit => animatie_Run[1].ENA
hit => animatie_Run[0].ENA
char_red[0] <= red[0].DB_MAX_OUTPUT_PORT_TYPE
char_red[1] <= red[1].DB_MAX_OUTPUT_PORT_TYPE
char_red[2] <= red[2].DB_MAX_OUTPUT_PORT_TYPE
char_red[3] <= red[3].DB_MAX_OUTPUT_PORT_TYPE
char_green[0] <= green[0].DB_MAX_OUTPUT_PORT_TYPE
char_green[1] <= green[1].DB_MAX_OUTPUT_PORT_TYPE
char_green[2] <= green[2].DB_MAX_OUTPUT_PORT_TYPE
char_green[3] <= green[3].DB_MAX_OUTPUT_PORT_TYPE
char_blue[0] <= blue[0].DB_MAX_OUTPUT_PORT_TYPE
char_blue[1] <= blue[1].DB_MAX_OUTPUT_PORT_TYPE
char_blue[2] <= blue[2].DB_MAX_OUTPUT_PORT_TYPE
char_blue[3] <= blue[3].DB_MAX_OUTPUT_PORT_TYPE
char_visible <= visible_char.DB_MAX_OUTPUT_PORT_TYPE


|ScreamRun|main:main|character:char|ScreamRun_Run:ScreamRun_Run
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|ScreamRun|main:main|character:char|ScreamRun_Run:ScreamRun_Run|altsyncram:altsyncram_component
wren_a => altsyncram_jnh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jnh1:auto_generated.data_a[0]
data_a[1] => altsyncram_jnh1:auto_generated.data_a[1]
data_a[2] => altsyncram_jnh1:auto_generated.data_a[2]
data_a[3] => altsyncram_jnh1:auto_generated.data_a[3]
data_a[4] => altsyncram_jnh1:auto_generated.data_a[4]
data_a[5] => altsyncram_jnh1:auto_generated.data_a[5]
data_a[6] => altsyncram_jnh1:auto_generated.data_a[6]
data_a[7] => altsyncram_jnh1:auto_generated.data_a[7]
data_a[8] => altsyncram_jnh1:auto_generated.data_a[8]
data_a[9] => altsyncram_jnh1:auto_generated.data_a[9]
data_a[10] => altsyncram_jnh1:auto_generated.data_a[10]
data_a[11] => altsyncram_jnh1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jnh1:auto_generated.address_a[0]
address_a[1] => altsyncram_jnh1:auto_generated.address_a[1]
address_a[2] => altsyncram_jnh1:auto_generated.address_a[2]
address_a[3] => altsyncram_jnh1:auto_generated.address_a[3]
address_a[4] => altsyncram_jnh1:auto_generated.address_a[4]
address_a[5] => altsyncram_jnh1:auto_generated.address_a[5]
address_a[6] => altsyncram_jnh1:auto_generated.address_a[6]
address_a[7] => altsyncram_jnh1:auto_generated.address_a[7]
address_a[8] => altsyncram_jnh1:auto_generated.address_a[8]
address_a[9] => altsyncram_jnh1:auto_generated.address_a[9]
address_a[10] => altsyncram_jnh1:auto_generated.address_a[10]
address_a[11] => altsyncram_jnh1:auto_generated.address_a[11]
address_a[12] => altsyncram_jnh1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jnh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jnh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jnh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jnh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jnh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_jnh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_jnh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_jnh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_jnh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_jnh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_jnh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_jnh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_jnh1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ScreamRun|main:main|character:char|ScreamRun_Run:ScreamRun_Run|altsyncram:altsyncram_component|altsyncram_jnh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE


|ScreamRun|main:main|character:char|ScreamRun_Jump:ScreamRun_Jump
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|ScreamRun|main:main|character:char|ScreamRun_Jump:ScreamRun_Jump|altsyncram:altsyncram_component
wren_a => altsyncram_vqh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vqh1:auto_generated.data_a[0]
data_a[1] => altsyncram_vqh1:auto_generated.data_a[1]
data_a[2] => altsyncram_vqh1:auto_generated.data_a[2]
data_a[3] => altsyncram_vqh1:auto_generated.data_a[3]
data_a[4] => altsyncram_vqh1:auto_generated.data_a[4]
data_a[5] => altsyncram_vqh1:auto_generated.data_a[5]
data_a[6] => altsyncram_vqh1:auto_generated.data_a[6]
data_a[7] => altsyncram_vqh1:auto_generated.data_a[7]
data_a[8] => altsyncram_vqh1:auto_generated.data_a[8]
data_a[9] => altsyncram_vqh1:auto_generated.data_a[9]
data_a[10] => altsyncram_vqh1:auto_generated.data_a[10]
data_a[11] => altsyncram_vqh1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vqh1:auto_generated.address_a[0]
address_a[1] => altsyncram_vqh1:auto_generated.address_a[1]
address_a[2] => altsyncram_vqh1:auto_generated.address_a[2]
address_a[3] => altsyncram_vqh1:auto_generated.address_a[3]
address_a[4] => altsyncram_vqh1:auto_generated.address_a[4]
address_a[5] => altsyncram_vqh1:auto_generated.address_a[5]
address_a[6] => altsyncram_vqh1:auto_generated.address_a[6]
address_a[7] => altsyncram_vqh1:auto_generated.address_a[7]
address_a[8] => altsyncram_vqh1:auto_generated.address_a[8]
address_a[9] => altsyncram_vqh1:auto_generated.address_a[9]
address_a[10] => altsyncram_vqh1:auto_generated.address_a[10]
address_a[11] => altsyncram_vqh1:auto_generated.address_a[11]
address_a[12] => altsyncram_vqh1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vqh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vqh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vqh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vqh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vqh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vqh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vqh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_vqh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_vqh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_vqh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_vqh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_vqh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_vqh1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ScreamRun|main:main|character:char|ScreamRun_Jump:ScreamRun_Jump|altsyncram:altsyncram_component|altsyncram_vqh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE


|ScreamRun|main:main|encounter1:enc1
display_col[0] => Add3.IN62
display_col[0] => LessThan0.IN64
display_col[0] => LessThan1.IN64
display_col[0] => Equal2.IN31
display_col[1] => Add3.IN61
display_col[1] => LessThan0.IN63
display_col[1] => LessThan1.IN63
display_col[1] => Equal2.IN30
display_col[2] => Add3.IN60
display_col[2] => LessThan0.IN62
display_col[2] => LessThan1.IN62
display_col[2] => Equal2.IN29
display_col[3] => Add3.IN59
display_col[3] => LessThan0.IN61
display_col[3] => LessThan1.IN61
display_col[3] => Equal2.IN28
display_col[4] => Add3.IN58
display_col[4] => LessThan0.IN60
display_col[4] => LessThan1.IN60
display_col[4] => Equal2.IN27
display_col[5] => Add3.IN57
display_col[5] => LessThan0.IN59
display_col[5] => LessThan1.IN59
display_col[5] => Equal2.IN26
display_col[6] => Add3.IN56
display_col[6] => LessThan0.IN58
display_col[6] => LessThan1.IN58
display_col[6] => Equal2.IN25
display_col[7] => Add3.IN55
display_col[7] => LessThan0.IN57
display_col[7] => LessThan1.IN57
display_col[7] => Equal2.IN24
display_col[8] => Add3.IN54
display_col[8] => LessThan0.IN56
display_col[8] => LessThan1.IN56
display_col[8] => Equal2.IN23
display_col[9] => Add3.IN53
display_col[9] => LessThan0.IN55
display_col[9] => LessThan1.IN55
display_col[9] => Equal2.IN22
display_col[10] => Add3.IN52
display_col[10] => LessThan0.IN54
display_col[10] => LessThan1.IN54
display_col[10] => Equal2.IN21
display_col[11] => Add3.IN51
display_col[11] => LessThan0.IN53
display_col[11] => LessThan1.IN53
display_col[11] => Equal2.IN20
display_row[0] => LessThan2.IN22
display_row[0] => LessThan3.IN22
display_row[0] => Equal3.IN31
display_row[1] => Add4.IN20
display_row[1] => LessThan2.IN21
display_row[1] => LessThan3.IN21
display_row[1] => Equal3.IN30
display_row[2] => Add4.IN19
display_row[2] => LessThan2.IN20
display_row[2] => LessThan3.IN20
display_row[2] => Equal3.IN29
display_row[3] => Add4.IN18
display_row[3] => LessThan2.IN19
display_row[3] => LessThan3.IN19
display_row[3] => Equal3.IN28
display_row[4] => Add4.IN17
display_row[4] => LessThan2.IN18
display_row[4] => LessThan3.IN18
display_row[4] => Equal3.IN27
display_row[5] => Add4.IN16
display_row[5] => LessThan2.IN17
display_row[5] => LessThan3.IN17
display_row[5] => Equal3.IN26
display_row[6] => Add4.IN15
display_row[6] => LessThan2.IN16
display_row[6] => LessThan3.IN16
display_row[6] => Equal3.IN25
display_row[7] => Add4.IN14
display_row[7] => LessThan2.IN15
display_row[7] => LessThan3.IN15
display_row[7] => Equal3.IN24
display_row[8] => Add4.IN13
display_row[8] => LessThan2.IN14
display_row[8] => LessThan3.IN14
display_row[8] => Equal3.IN23
display_row[9] => Add4.IN12
display_row[9] => LessThan2.IN13
display_row[9] => LessThan3.IN13
display_row[9] => Equal3.IN22
display_row[10] => Add4.IN11
display_row[10] => LessThan2.IN12
display_row[10] => LessThan3.IN12
display_row[10] => Equal3.IN21
reset => char_address_Run[0].OUTPUTSELECT
reset => char_address_Run[1].OUTPUTSELECT
reset => char_address_Run[2].OUTPUTSELECT
reset => char_address_Run[3].OUTPUTSELECT
reset => char_address_Run[4].OUTPUTSELECT
reset => char_address_Run[5].OUTPUTSELECT
reset => char_address_Run[6].OUTPUTSELECT
reset => char_address_Run[7].OUTPUTSELECT
reset => char_address_Run[8].OUTPUTSELECT
reset => char_address_Run[9].OUTPUTSELECT
reset => char_address_Run[10].OUTPUTSELECT
reset => char_address_Run[11].OUTPUTSELECT
reset => char_address_Run[12].OUTPUTSELECT
reset => visible_char.ACLR
reset => char_base_x[0].ACLR
reset => char_base_x[1].ACLR
reset => char_base_x[2].ACLR
reset => char_base_x[3].ACLR
reset => char_base_x[4].ACLR
reset => char_base_x[5].ACLR
reset => char_base_x[6].ACLR
reset => char_base_x[7].ACLR
reset => char_base_x[8].ACLR
reset => char_base_x[9].ACLR
reset => char_base_x[10].ACLR
reset => char_base_x[11].ACLR
reset => char_base_x[12].ACLR
reset => char_base_x[13].ACLR
reset => char_base_x[14].ACLR
reset => char_base_x[15].ACLR
reset => char_base_x[16].ACLR
reset => char_base_x[17].ACLR
reset => char_base_x[18].ACLR
reset => char_base_x[19].ACLR
reset => char_base_x[20].ACLR
reset => char_base_x[21].ACLR
reset => char_base_x[22].ACLR
reset => char_base_x[23].ACLR
reset => char_base_x[24].ACLR
reset => char_base_x[25].ACLR
reset => char_base_x[26].ACLR
reset => char_base_x[27].ACLR
reset => char_base_x[28].ACLR
reset => char_base_x[29].ACLR
reset => char_base_x[30].ACLR
reset => imagey[2].ACLR
reset => imagey[3].ACLR
reset => imagey[4].ACLR
reset => imagey[5].ACLR
reset => imagey[6].ACLR
reset => imagex[2].ACLR
reset => imagex[3].ACLR
reset => imagex[4].ACLR
reset => imagex[5].ACLR
reset => imagex[6].ACLR
reset => blue[0].ACLR
reset => blue[1].ACLR
reset => blue[2].ACLR
reset => blue[3].ACLR
reset => green[0].ACLR
reset => green[1].ACLR
reset => green[2].ACLR
reset => green[3].ACLR
reset => red[0].ACLR
reset => red[1].ACLR
reset => red[2].ACLR
reset => red[3].ACLR
reset => animatie_Run[0].ACLR
reset => animatie_Run[1].ACLR
reset => animatie_Run[2].ACLR
reset => animatie_Run[3].ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => counter[16].ACLR
reset => counter[17].ACLR
reset => counter[18].ACLR
reset => counter[19].ACLR
reset => counter[20].ACLR
reset => counter[21].ACLR
reset => counter[22].ACLR
reset => counter[23].ACLR
reset => counter[24].ACLR
reset => counter[25].ACLR
reset => counter[26].ACLR
reset => counter[27].ACLR
reset => counter[28].ACLR
reset => counter[29].ACLR
reset => counter[30].ACLR
visible => red.OUTPUTSELECT
visible => red.OUTPUTSELECT
visible => red.OUTPUTSELECT
visible => red.OUTPUTSELECT
visible => green.OUTPUTSELECT
visible => green.OUTPUTSELECT
visible => green.OUTPUTSELECT
visible => green.OUTPUTSELECT
visible => blue.OUTPUTSELECT
visible => blue.OUTPUTSELECT
visible => blue.OUTPUTSELECT
visible => blue.OUTPUTSELECT
visible => visible_char.OUTPUTSELECT
visible => imagex[6].ENA
visible => imagex[5].ENA
visible => imagex[4].ENA
visible => imagex[3].ENA
visible => imagex[2].ENA
visible => imagey[6].ENA
visible => imagey[5].ENA
visible => imagey[4].ENA
visible => imagey[3].ENA
visible => imagey[2].ENA
clock => clock.IN1
spawn_key => char_base_x.DATAB
spawn_key => char_base_x.DATAB
spawn_key => char_base_x.DATAB
spawn_key => char_base_x.DATAB
spawn_key => char_base_x.DATAB
spawn_key => char_base_x.DATAB
spawn_key => char_base_x.DATAB
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => counter[30].ENA
hit => counter[29].ENA
hit => counter[28].ENA
hit => counter[27].ENA
hit => counter[26].ENA
hit => counter[25].ENA
hit => counter[24].ENA
hit => counter[23].ENA
hit => counter[22].ENA
hit => counter[21].ENA
hit => counter[20].ENA
hit => counter[19].ENA
hit => counter[18].ENA
hit => counter[17].ENA
hit => counter[16].ENA
hit => counter[15].ENA
hit => counter[14].ENA
hit => counter[13].ENA
hit => counter[12].ENA
hit => counter[11].ENA
hit => counter[10].ENA
hit => counter[9].ENA
hit => counter[8].ENA
hit => counter[7].ENA
hit => counter[6].ENA
hit => counter[5].ENA
hit => counter[4].ENA
hit => counter[3].ENA
hit => counter[2].ENA
hit => counter[1].ENA
hit => counter[0].ENA
hit => animatie_Run[3].ENA
hit => animatie_Run[2].ENA
hit => animatie_Run[1].ENA
hit => animatie_Run[0].ENA
enc1_red[0] <= red[0].DB_MAX_OUTPUT_PORT_TYPE
enc1_red[1] <= red[1].DB_MAX_OUTPUT_PORT_TYPE
enc1_red[2] <= red[2].DB_MAX_OUTPUT_PORT_TYPE
enc1_red[3] <= red[3].DB_MAX_OUTPUT_PORT_TYPE
enc1_green[0] <= green[0].DB_MAX_OUTPUT_PORT_TYPE
enc1_green[1] <= green[1].DB_MAX_OUTPUT_PORT_TYPE
enc1_green[2] <= green[2].DB_MAX_OUTPUT_PORT_TYPE
enc1_green[3] <= green[3].DB_MAX_OUTPUT_PORT_TYPE
enc1_blue[0] <= blue[0].DB_MAX_OUTPUT_PORT_TYPE
enc1_blue[1] <= blue[1].DB_MAX_OUTPUT_PORT_TYPE
enc1_blue[2] <= blue[2].DB_MAX_OUTPUT_PORT_TYPE
enc1_blue[3] <= blue[3].DB_MAX_OUTPUT_PORT_TYPE
enc1_visible <= visible_char.DB_MAX_OUTPUT_PORT_TYPE


|ScreamRun|main:main|encounter1:enc1|Encounter1_Run:Encounter1_Run
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|ScreamRun|main:main|encounter1:enc1|Encounter1_Run:Encounter1_Run|altsyncram:altsyncram_component
wren_a => altsyncram_7ph1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7ph1:auto_generated.data_a[0]
data_a[1] => altsyncram_7ph1:auto_generated.data_a[1]
data_a[2] => altsyncram_7ph1:auto_generated.data_a[2]
data_a[3] => altsyncram_7ph1:auto_generated.data_a[3]
data_a[4] => altsyncram_7ph1:auto_generated.data_a[4]
data_a[5] => altsyncram_7ph1:auto_generated.data_a[5]
data_a[6] => altsyncram_7ph1:auto_generated.data_a[6]
data_a[7] => altsyncram_7ph1:auto_generated.data_a[7]
data_a[8] => altsyncram_7ph1:auto_generated.data_a[8]
data_a[9] => altsyncram_7ph1:auto_generated.data_a[9]
data_a[10] => altsyncram_7ph1:auto_generated.data_a[10]
data_a[11] => altsyncram_7ph1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7ph1:auto_generated.address_a[0]
address_a[1] => altsyncram_7ph1:auto_generated.address_a[1]
address_a[2] => altsyncram_7ph1:auto_generated.address_a[2]
address_a[3] => altsyncram_7ph1:auto_generated.address_a[3]
address_a[4] => altsyncram_7ph1:auto_generated.address_a[4]
address_a[5] => altsyncram_7ph1:auto_generated.address_a[5]
address_a[6] => altsyncram_7ph1:auto_generated.address_a[6]
address_a[7] => altsyncram_7ph1:auto_generated.address_a[7]
address_a[8] => altsyncram_7ph1:auto_generated.address_a[8]
address_a[9] => altsyncram_7ph1:auto_generated.address_a[9]
address_a[10] => altsyncram_7ph1:auto_generated.address_a[10]
address_a[11] => altsyncram_7ph1:auto_generated.address_a[11]
address_a[12] => altsyncram_7ph1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7ph1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7ph1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7ph1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7ph1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7ph1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7ph1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7ph1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7ph1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7ph1:auto_generated.q_a[7]
q_a[8] <= altsyncram_7ph1:auto_generated.q_a[8]
q_a[9] <= altsyncram_7ph1:auto_generated.q_a[9]
q_a[10] <= altsyncram_7ph1:auto_generated.q_a[10]
q_a[11] <= altsyncram_7ph1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ScreamRun|main:main|encounter1:enc1|Encounter1_Run:Encounter1_Run|altsyncram:altsyncram_component|altsyncram_7ph1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE


|ScreamRun|main:main|encounter1:enc2
display_col[0] => Add3.IN62
display_col[0] => LessThan0.IN64
display_col[0] => LessThan1.IN64
display_col[0] => Equal2.IN31
display_col[1] => Add3.IN61
display_col[1] => LessThan0.IN63
display_col[1] => LessThan1.IN63
display_col[1] => Equal2.IN30
display_col[2] => Add3.IN60
display_col[2] => LessThan0.IN62
display_col[2] => LessThan1.IN62
display_col[2] => Equal2.IN29
display_col[3] => Add3.IN59
display_col[3] => LessThan0.IN61
display_col[3] => LessThan1.IN61
display_col[3] => Equal2.IN28
display_col[4] => Add3.IN58
display_col[4] => LessThan0.IN60
display_col[4] => LessThan1.IN60
display_col[4] => Equal2.IN27
display_col[5] => Add3.IN57
display_col[5] => LessThan0.IN59
display_col[5] => LessThan1.IN59
display_col[5] => Equal2.IN26
display_col[6] => Add3.IN56
display_col[6] => LessThan0.IN58
display_col[6] => LessThan1.IN58
display_col[6] => Equal2.IN25
display_col[7] => Add3.IN55
display_col[7] => LessThan0.IN57
display_col[7] => LessThan1.IN57
display_col[7] => Equal2.IN24
display_col[8] => Add3.IN54
display_col[8] => LessThan0.IN56
display_col[8] => LessThan1.IN56
display_col[8] => Equal2.IN23
display_col[9] => Add3.IN53
display_col[9] => LessThan0.IN55
display_col[9] => LessThan1.IN55
display_col[9] => Equal2.IN22
display_col[10] => Add3.IN52
display_col[10] => LessThan0.IN54
display_col[10] => LessThan1.IN54
display_col[10] => Equal2.IN21
display_col[11] => Add3.IN51
display_col[11] => LessThan0.IN53
display_col[11] => LessThan1.IN53
display_col[11] => Equal2.IN20
display_row[0] => LessThan2.IN22
display_row[0] => LessThan3.IN22
display_row[0] => Equal3.IN31
display_row[1] => Add4.IN20
display_row[1] => LessThan2.IN21
display_row[1] => LessThan3.IN21
display_row[1] => Equal3.IN30
display_row[2] => Add4.IN19
display_row[2] => LessThan2.IN20
display_row[2] => LessThan3.IN20
display_row[2] => Equal3.IN29
display_row[3] => Add4.IN18
display_row[3] => LessThan2.IN19
display_row[3] => LessThan3.IN19
display_row[3] => Equal3.IN28
display_row[4] => Add4.IN17
display_row[4] => LessThan2.IN18
display_row[4] => LessThan3.IN18
display_row[4] => Equal3.IN27
display_row[5] => Add4.IN16
display_row[5] => LessThan2.IN17
display_row[5] => LessThan3.IN17
display_row[5] => Equal3.IN26
display_row[6] => Add4.IN15
display_row[6] => LessThan2.IN16
display_row[6] => LessThan3.IN16
display_row[6] => Equal3.IN25
display_row[7] => Add4.IN14
display_row[7] => LessThan2.IN15
display_row[7] => LessThan3.IN15
display_row[7] => Equal3.IN24
display_row[8] => Add4.IN13
display_row[8] => LessThan2.IN14
display_row[8] => LessThan3.IN14
display_row[8] => Equal3.IN23
display_row[9] => Add4.IN12
display_row[9] => LessThan2.IN13
display_row[9] => LessThan3.IN13
display_row[9] => Equal3.IN22
display_row[10] => Add4.IN11
display_row[10] => LessThan2.IN12
display_row[10] => LessThan3.IN12
display_row[10] => Equal3.IN21
reset => char_address_Run[0].OUTPUTSELECT
reset => char_address_Run[1].OUTPUTSELECT
reset => char_address_Run[2].OUTPUTSELECT
reset => char_address_Run[3].OUTPUTSELECT
reset => char_address_Run[4].OUTPUTSELECT
reset => char_address_Run[5].OUTPUTSELECT
reset => char_address_Run[6].OUTPUTSELECT
reset => char_address_Run[7].OUTPUTSELECT
reset => char_address_Run[8].OUTPUTSELECT
reset => char_address_Run[9].OUTPUTSELECT
reset => char_address_Run[10].OUTPUTSELECT
reset => char_address_Run[11].OUTPUTSELECT
reset => char_address_Run[12].OUTPUTSELECT
reset => visible_char.ACLR
reset => char_base_x[0].ACLR
reset => char_base_x[1].ACLR
reset => char_base_x[2].ACLR
reset => char_base_x[3].ACLR
reset => char_base_x[4].ACLR
reset => char_base_x[5].ACLR
reset => char_base_x[6].ACLR
reset => char_base_x[7].ACLR
reset => char_base_x[8].ACLR
reset => char_base_x[9].ACLR
reset => char_base_x[10].ACLR
reset => char_base_x[11].ACLR
reset => char_base_x[12].ACLR
reset => char_base_x[13].ACLR
reset => char_base_x[14].ACLR
reset => char_base_x[15].ACLR
reset => char_base_x[16].ACLR
reset => char_base_x[17].ACLR
reset => char_base_x[18].ACLR
reset => char_base_x[19].ACLR
reset => char_base_x[20].ACLR
reset => char_base_x[21].ACLR
reset => char_base_x[22].ACLR
reset => char_base_x[23].ACLR
reset => char_base_x[24].ACLR
reset => char_base_x[25].ACLR
reset => char_base_x[26].ACLR
reset => char_base_x[27].ACLR
reset => char_base_x[28].ACLR
reset => char_base_x[29].ACLR
reset => char_base_x[30].ACLR
reset => imagey[2].ACLR
reset => imagey[3].ACLR
reset => imagey[4].ACLR
reset => imagey[5].ACLR
reset => imagey[6].ACLR
reset => imagex[2].ACLR
reset => imagex[3].ACLR
reset => imagex[4].ACLR
reset => imagex[5].ACLR
reset => imagex[6].ACLR
reset => blue[0].ACLR
reset => blue[1].ACLR
reset => blue[2].ACLR
reset => blue[3].ACLR
reset => green[0].ACLR
reset => green[1].ACLR
reset => green[2].ACLR
reset => green[3].ACLR
reset => red[0].ACLR
reset => red[1].ACLR
reset => red[2].ACLR
reset => red[3].ACLR
reset => animatie_Run[0].ACLR
reset => animatie_Run[1].ACLR
reset => animatie_Run[2].ACLR
reset => animatie_Run[3].ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => counter[16].ACLR
reset => counter[17].ACLR
reset => counter[18].ACLR
reset => counter[19].ACLR
reset => counter[20].ACLR
reset => counter[21].ACLR
reset => counter[22].ACLR
reset => counter[23].ACLR
reset => counter[24].ACLR
reset => counter[25].ACLR
reset => counter[26].ACLR
reset => counter[27].ACLR
reset => counter[28].ACLR
reset => counter[29].ACLR
reset => counter[30].ACLR
visible => red.OUTPUTSELECT
visible => red.OUTPUTSELECT
visible => red.OUTPUTSELECT
visible => red.OUTPUTSELECT
visible => green.OUTPUTSELECT
visible => green.OUTPUTSELECT
visible => green.OUTPUTSELECT
visible => green.OUTPUTSELECT
visible => blue.OUTPUTSELECT
visible => blue.OUTPUTSELECT
visible => blue.OUTPUTSELECT
visible => blue.OUTPUTSELECT
visible => visible_char.OUTPUTSELECT
visible => imagex[6].ENA
visible => imagex[5].ENA
visible => imagex[4].ENA
visible => imagex[3].ENA
visible => imagex[2].ENA
visible => imagey[6].ENA
visible => imagey[5].ENA
visible => imagey[4].ENA
visible => imagey[3].ENA
visible => imagey[2].ENA
clock => clock.IN1
spawn_key => char_base_x.DATAB
spawn_key => char_base_x.DATAB
spawn_key => char_base_x.DATAB
spawn_key => char_base_x.DATAB
spawn_key => char_base_x.DATAB
spawn_key => char_base_x.DATAB
spawn_key => char_base_x.DATAB
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => counter[30].ENA
hit => counter[29].ENA
hit => counter[28].ENA
hit => counter[27].ENA
hit => counter[26].ENA
hit => counter[25].ENA
hit => counter[24].ENA
hit => counter[23].ENA
hit => counter[22].ENA
hit => counter[21].ENA
hit => counter[20].ENA
hit => counter[19].ENA
hit => counter[18].ENA
hit => counter[17].ENA
hit => counter[16].ENA
hit => counter[15].ENA
hit => counter[14].ENA
hit => counter[13].ENA
hit => counter[12].ENA
hit => counter[11].ENA
hit => counter[10].ENA
hit => counter[9].ENA
hit => counter[8].ENA
hit => counter[7].ENA
hit => counter[6].ENA
hit => counter[5].ENA
hit => counter[4].ENA
hit => counter[3].ENA
hit => counter[2].ENA
hit => counter[1].ENA
hit => counter[0].ENA
hit => animatie_Run[3].ENA
hit => animatie_Run[2].ENA
hit => animatie_Run[1].ENA
hit => animatie_Run[0].ENA
enc1_red[0] <= red[0].DB_MAX_OUTPUT_PORT_TYPE
enc1_red[1] <= red[1].DB_MAX_OUTPUT_PORT_TYPE
enc1_red[2] <= red[2].DB_MAX_OUTPUT_PORT_TYPE
enc1_red[3] <= red[3].DB_MAX_OUTPUT_PORT_TYPE
enc1_green[0] <= green[0].DB_MAX_OUTPUT_PORT_TYPE
enc1_green[1] <= green[1].DB_MAX_OUTPUT_PORT_TYPE
enc1_green[2] <= green[2].DB_MAX_OUTPUT_PORT_TYPE
enc1_green[3] <= green[3].DB_MAX_OUTPUT_PORT_TYPE
enc1_blue[0] <= blue[0].DB_MAX_OUTPUT_PORT_TYPE
enc1_blue[1] <= blue[1].DB_MAX_OUTPUT_PORT_TYPE
enc1_blue[2] <= blue[2].DB_MAX_OUTPUT_PORT_TYPE
enc1_blue[3] <= blue[3].DB_MAX_OUTPUT_PORT_TYPE
enc1_visible <= visible_char.DB_MAX_OUTPUT_PORT_TYPE


|ScreamRun|main:main|encounter1:enc2|Encounter1_Run:Encounter1_Run
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|ScreamRun|main:main|encounter1:enc2|Encounter1_Run:Encounter1_Run|altsyncram:altsyncram_component
wren_a => altsyncram_7ph1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7ph1:auto_generated.data_a[0]
data_a[1] => altsyncram_7ph1:auto_generated.data_a[1]
data_a[2] => altsyncram_7ph1:auto_generated.data_a[2]
data_a[3] => altsyncram_7ph1:auto_generated.data_a[3]
data_a[4] => altsyncram_7ph1:auto_generated.data_a[4]
data_a[5] => altsyncram_7ph1:auto_generated.data_a[5]
data_a[6] => altsyncram_7ph1:auto_generated.data_a[6]
data_a[7] => altsyncram_7ph1:auto_generated.data_a[7]
data_a[8] => altsyncram_7ph1:auto_generated.data_a[8]
data_a[9] => altsyncram_7ph1:auto_generated.data_a[9]
data_a[10] => altsyncram_7ph1:auto_generated.data_a[10]
data_a[11] => altsyncram_7ph1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7ph1:auto_generated.address_a[0]
address_a[1] => altsyncram_7ph1:auto_generated.address_a[1]
address_a[2] => altsyncram_7ph1:auto_generated.address_a[2]
address_a[3] => altsyncram_7ph1:auto_generated.address_a[3]
address_a[4] => altsyncram_7ph1:auto_generated.address_a[4]
address_a[5] => altsyncram_7ph1:auto_generated.address_a[5]
address_a[6] => altsyncram_7ph1:auto_generated.address_a[6]
address_a[7] => altsyncram_7ph1:auto_generated.address_a[7]
address_a[8] => altsyncram_7ph1:auto_generated.address_a[8]
address_a[9] => altsyncram_7ph1:auto_generated.address_a[9]
address_a[10] => altsyncram_7ph1:auto_generated.address_a[10]
address_a[11] => altsyncram_7ph1:auto_generated.address_a[11]
address_a[12] => altsyncram_7ph1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7ph1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7ph1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7ph1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7ph1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7ph1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7ph1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7ph1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7ph1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7ph1:auto_generated.q_a[7]
q_a[8] <= altsyncram_7ph1:auto_generated.q_a[8]
q_a[9] <= altsyncram_7ph1:auto_generated.q_a[9]
q_a[10] <= altsyncram_7ph1:auto_generated.q_a[10]
q_a[11] <= altsyncram_7ph1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ScreamRun|main:main|encounter1:enc2|Encounter1_Run:Encounter1_Run|altsyncram:altsyncram_component|altsyncram_7ph1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE


|ScreamRun|main:main|encounter1:enc3
display_col[0] => Add3.IN62
display_col[0] => LessThan0.IN64
display_col[0] => LessThan1.IN64
display_col[0] => Equal2.IN31
display_col[1] => Add3.IN61
display_col[1] => LessThan0.IN63
display_col[1] => LessThan1.IN63
display_col[1] => Equal2.IN30
display_col[2] => Add3.IN60
display_col[2] => LessThan0.IN62
display_col[2] => LessThan1.IN62
display_col[2] => Equal2.IN29
display_col[3] => Add3.IN59
display_col[3] => LessThan0.IN61
display_col[3] => LessThan1.IN61
display_col[3] => Equal2.IN28
display_col[4] => Add3.IN58
display_col[4] => LessThan0.IN60
display_col[4] => LessThan1.IN60
display_col[4] => Equal2.IN27
display_col[5] => Add3.IN57
display_col[5] => LessThan0.IN59
display_col[5] => LessThan1.IN59
display_col[5] => Equal2.IN26
display_col[6] => Add3.IN56
display_col[6] => LessThan0.IN58
display_col[6] => LessThan1.IN58
display_col[6] => Equal2.IN25
display_col[7] => Add3.IN55
display_col[7] => LessThan0.IN57
display_col[7] => LessThan1.IN57
display_col[7] => Equal2.IN24
display_col[8] => Add3.IN54
display_col[8] => LessThan0.IN56
display_col[8] => LessThan1.IN56
display_col[8] => Equal2.IN23
display_col[9] => Add3.IN53
display_col[9] => LessThan0.IN55
display_col[9] => LessThan1.IN55
display_col[9] => Equal2.IN22
display_col[10] => Add3.IN52
display_col[10] => LessThan0.IN54
display_col[10] => LessThan1.IN54
display_col[10] => Equal2.IN21
display_col[11] => Add3.IN51
display_col[11] => LessThan0.IN53
display_col[11] => LessThan1.IN53
display_col[11] => Equal2.IN20
display_row[0] => LessThan2.IN22
display_row[0] => LessThan3.IN22
display_row[0] => Equal3.IN31
display_row[1] => Add4.IN20
display_row[1] => LessThan2.IN21
display_row[1] => LessThan3.IN21
display_row[1] => Equal3.IN30
display_row[2] => Add4.IN19
display_row[2] => LessThan2.IN20
display_row[2] => LessThan3.IN20
display_row[2] => Equal3.IN29
display_row[3] => Add4.IN18
display_row[3] => LessThan2.IN19
display_row[3] => LessThan3.IN19
display_row[3] => Equal3.IN28
display_row[4] => Add4.IN17
display_row[4] => LessThan2.IN18
display_row[4] => LessThan3.IN18
display_row[4] => Equal3.IN27
display_row[5] => Add4.IN16
display_row[5] => LessThan2.IN17
display_row[5] => LessThan3.IN17
display_row[5] => Equal3.IN26
display_row[6] => Add4.IN15
display_row[6] => LessThan2.IN16
display_row[6] => LessThan3.IN16
display_row[6] => Equal3.IN25
display_row[7] => Add4.IN14
display_row[7] => LessThan2.IN15
display_row[7] => LessThan3.IN15
display_row[7] => Equal3.IN24
display_row[8] => Add4.IN13
display_row[8] => LessThan2.IN14
display_row[8] => LessThan3.IN14
display_row[8] => Equal3.IN23
display_row[9] => Add4.IN12
display_row[9] => LessThan2.IN13
display_row[9] => LessThan3.IN13
display_row[9] => Equal3.IN22
display_row[10] => Add4.IN11
display_row[10] => LessThan2.IN12
display_row[10] => LessThan3.IN12
display_row[10] => Equal3.IN21
reset => char_address_Run[0].OUTPUTSELECT
reset => char_address_Run[1].OUTPUTSELECT
reset => char_address_Run[2].OUTPUTSELECT
reset => char_address_Run[3].OUTPUTSELECT
reset => char_address_Run[4].OUTPUTSELECT
reset => char_address_Run[5].OUTPUTSELECT
reset => char_address_Run[6].OUTPUTSELECT
reset => char_address_Run[7].OUTPUTSELECT
reset => char_address_Run[8].OUTPUTSELECT
reset => char_address_Run[9].OUTPUTSELECT
reset => char_address_Run[10].OUTPUTSELECT
reset => char_address_Run[11].OUTPUTSELECT
reset => char_address_Run[12].OUTPUTSELECT
reset => visible_char.ACLR
reset => char_base_x[0].ACLR
reset => char_base_x[1].ACLR
reset => char_base_x[2].ACLR
reset => char_base_x[3].ACLR
reset => char_base_x[4].ACLR
reset => char_base_x[5].ACLR
reset => char_base_x[6].ACLR
reset => char_base_x[7].ACLR
reset => char_base_x[8].ACLR
reset => char_base_x[9].ACLR
reset => char_base_x[10].ACLR
reset => char_base_x[11].ACLR
reset => char_base_x[12].ACLR
reset => char_base_x[13].ACLR
reset => char_base_x[14].ACLR
reset => char_base_x[15].ACLR
reset => char_base_x[16].ACLR
reset => char_base_x[17].ACLR
reset => char_base_x[18].ACLR
reset => char_base_x[19].ACLR
reset => char_base_x[20].ACLR
reset => char_base_x[21].ACLR
reset => char_base_x[22].ACLR
reset => char_base_x[23].ACLR
reset => char_base_x[24].ACLR
reset => char_base_x[25].ACLR
reset => char_base_x[26].ACLR
reset => char_base_x[27].ACLR
reset => char_base_x[28].ACLR
reset => char_base_x[29].ACLR
reset => char_base_x[30].ACLR
reset => imagey[2].ACLR
reset => imagey[3].ACLR
reset => imagey[4].ACLR
reset => imagey[5].ACLR
reset => imagey[6].ACLR
reset => imagex[2].ACLR
reset => imagex[3].ACLR
reset => imagex[4].ACLR
reset => imagex[5].ACLR
reset => imagex[6].ACLR
reset => blue[0].ACLR
reset => blue[1].ACLR
reset => blue[2].ACLR
reset => blue[3].ACLR
reset => green[0].ACLR
reset => green[1].ACLR
reset => green[2].ACLR
reset => green[3].ACLR
reset => red[0].ACLR
reset => red[1].ACLR
reset => red[2].ACLR
reset => red[3].ACLR
reset => animatie_Run[0].ACLR
reset => animatie_Run[1].ACLR
reset => animatie_Run[2].ACLR
reset => animatie_Run[3].ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => counter[16].ACLR
reset => counter[17].ACLR
reset => counter[18].ACLR
reset => counter[19].ACLR
reset => counter[20].ACLR
reset => counter[21].ACLR
reset => counter[22].ACLR
reset => counter[23].ACLR
reset => counter[24].ACLR
reset => counter[25].ACLR
reset => counter[26].ACLR
reset => counter[27].ACLR
reset => counter[28].ACLR
reset => counter[29].ACLR
reset => counter[30].ACLR
visible => red.OUTPUTSELECT
visible => red.OUTPUTSELECT
visible => red.OUTPUTSELECT
visible => red.OUTPUTSELECT
visible => green.OUTPUTSELECT
visible => green.OUTPUTSELECT
visible => green.OUTPUTSELECT
visible => green.OUTPUTSELECT
visible => blue.OUTPUTSELECT
visible => blue.OUTPUTSELECT
visible => blue.OUTPUTSELECT
visible => blue.OUTPUTSELECT
visible => visible_char.OUTPUTSELECT
visible => imagex[6].ENA
visible => imagex[5].ENA
visible => imagex[4].ENA
visible => imagex[3].ENA
visible => imagex[2].ENA
visible => imagey[6].ENA
visible => imagey[5].ENA
visible => imagey[4].ENA
visible => imagey[3].ENA
visible => imagey[2].ENA
clock => clock.IN1
spawn_key => char_base_x.DATAB
spawn_key => char_base_x.DATAB
spawn_key => char_base_x.DATAB
spawn_key => char_base_x.DATAB
spawn_key => char_base_x.DATAB
spawn_key => char_base_x.DATAB
spawn_key => char_base_x.DATAB
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => char_base_x.OUTPUTSELECT
hit => counter[30].ENA
hit => counter[29].ENA
hit => counter[28].ENA
hit => counter[27].ENA
hit => counter[26].ENA
hit => counter[25].ENA
hit => counter[24].ENA
hit => counter[23].ENA
hit => counter[22].ENA
hit => counter[21].ENA
hit => counter[20].ENA
hit => counter[19].ENA
hit => counter[18].ENA
hit => counter[17].ENA
hit => counter[16].ENA
hit => counter[15].ENA
hit => counter[14].ENA
hit => counter[13].ENA
hit => counter[12].ENA
hit => counter[11].ENA
hit => counter[10].ENA
hit => counter[9].ENA
hit => counter[8].ENA
hit => counter[7].ENA
hit => counter[6].ENA
hit => counter[5].ENA
hit => counter[4].ENA
hit => counter[3].ENA
hit => counter[2].ENA
hit => counter[1].ENA
hit => counter[0].ENA
hit => animatie_Run[3].ENA
hit => animatie_Run[2].ENA
hit => animatie_Run[1].ENA
hit => animatie_Run[0].ENA
enc1_red[0] <= red[0].DB_MAX_OUTPUT_PORT_TYPE
enc1_red[1] <= red[1].DB_MAX_OUTPUT_PORT_TYPE
enc1_red[2] <= red[2].DB_MAX_OUTPUT_PORT_TYPE
enc1_red[3] <= red[3].DB_MAX_OUTPUT_PORT_TYPE
enc1_green[0] <= green[0].DB_MAX_OUTPUT_PORT_TYPE
enc1_green[1] <= green[1].DB_MAX_OUTPUT_PORT_TYPE
enc1_green[2] <= green[2].DB_MAX_OUTPUT_PORT_TYPE
enc1_green[3] <= green[3].DB_MAX_OUTPUT_PORT_TYPE
enc1_blue[0] <= blue[0].DB_MAX_OUTPUT_PORT_TYPE
enc1_blue[1] <= blue[1].DB_MAX_OUTPUT_PORT_TYPE
enc1_blue[2] <= blue[2].DB_MAX_OUTPUT_PORT_TYPE
enc1_blue[3] <= blue[3].DB_MAX_OUTPUT_PORT_TYPE
enc1_visible <= visible_char.DB_MAX_OUTPUT_PORT_TYPE


|ScreamRun|main:main|encounter1:enc3|Encounter1_Run:Encounter1_Run
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|ScreamRun|main:main|encounter1:enc3|Encounter1_Run:Encounter1_Run|altsyncram:altsyncram_component
wren_a => altsyncram_7ph1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7ph1:auto_generated.data_a[0]
data_a[1] => altsyncram_7ph1:auto_generated.data_a[1]
data_a[2] => altsyncram_7ph1:auto_generated.data_a[2]
data_a[3] => altsyncram_7ph1:auto_generated.data_a[3]
data_a[4] => altsyncram_7ph1:auto_generated.data_a[4]
data_a[5] => altsyncram_7ph1:auto_generated.data_a[5]
data_a[6] => altsyncram_7ph1:auto_generated.data_a[6]
data_a[7] => altsyncram_7ph1:auto_generated.data_a[7]
data_a[8] => altsyncram_7ph1:auto_generated.data_a[8]
data_a[9] => altsyncram_7ph1:auto_generated.data_a[9]
data_a[10] => altsyncram_7ph1:auto_generated.data_a[10]
data_a[11] => altsyncram_7ph1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7ph1:auto_generated.address_a[0]
address_a[1] => altsyncram_7ph1:auto_generated.address_a[1]
address_a[2] => altsyncram_7ph1:auto_generated.address_a[2]
address_a[3] => altsyncram_7ph1:auto_generated.address_a[3]
address_a[4] => altsyncram_7ph1:auto_generated.address_a[4]
address_a[5] => altsyncram_7ph1:auto_generated.address_a[5]
address_a[6] => altsyncram_7ph1:auto_generated.address_a[6]
address_a[7] => altsyncram_7ph1:auto_generated.address_a[7]
address_a[8] => altsyncram_7ph1:auto_generated.address_a[8]
address_a[9] => altsyncram_7ph1:auto_generated.address_a[9]
address_a[10] => altsyncram_7ph1:auto_generated.address_a[10]
address_a[11] => altsyncram_7ph1:auto_generated.address_a[11]
address_a[12] => altsyncram_7ph1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7ph1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7ph1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7ph1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7ph1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7ph1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7ph1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7ph1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7ph1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7ph1:auto_generated.q_a[7]
q_a[8] <= altsyncram_7ph1:auto_generated.q_a[8]
q_a[9] <= altsyncram_7ph1:auto_generated.q_a[9]
q_a[10] <= altsyncram_7ph1:auto_generated.q_a[10]
q_a[11] <= altsyncram_7ph1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ScreamRun|main:main|encounter1:enc3|Encounter1_Run:Encounter1_Run|altsyncram:altsyncram_component|altsyncram_7ph1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE


|ScreamRun|main:main|finalBoss:boss
display_col[0] => LessThan0.IN24
display_col[0] => LessThan1.IN24
display_col[1] => LessThan0.IN23
display_col[1] => LessThan1.IN23
display_col[2] => LessThan0.IN22
display_col[2] => LessThan1.IN22
display_col[2] => imagex[2].DATAIN
display_col[3] => LessThan0.IN21
display_col[3] => LessThan1.IN21
display_col[3] => imagex[3].DATAIN
display_col[4] => LessThan0.IN20
display_col[4] => LessThan1.IN20
display_col[4] => imagex[4].DATAIN
display_col[5] => LessThan0.IN19
display_col[5] => LessThan1.IN19
display_col[5] => imagex[5].DATAIN
display_col[6] => LessThan0.IN18
display_col[6] => LessThan1.IN18
display_col[6] => imagex[6].DATAIN
display_col[7] => LessThan0.IN17
display_col[7] => LessThan1.IN17
display_col[7] => imagex[7].DATAIN
display_col[8] => LessThan0.IN16
display_col[8] => LessThan1.IN16
display_col[9] => LessThan0.IN15
display_col[9] => LessThan1.IN15
display_col[10] => LessThan0.IN14
display_col[10] => LessThan1.IN14
display_col[11] => LessThan0.IN13
display_col[11] => LessThan1.IN13
display_row[0] => Add0.IN22
display_row[0] => LessThan2.IN22
display_row[0] => LessThan3.IN22
display_row[1] => Add0.IN21
display_row[1] => LessThan2.IN21
display_row[1] => LessThan3.IN21
display_row[2] => Add0.IN20
display_row[2] => LessThan2.IN20
display_row[2] => LessThan3.IN20
display_row[3] => Add0.IN19
display_row[3] => LessThan2.IN19
display_row[3] => LessThan3.IN19
display_row[4] => Add0.IN18
display_row[4] => LessThan2.IN18
display_row[4] => LessThan3.IN18
display_row[5] => Add0.IN17
display_row[5] => LessThan2.IN17
display_row[5] => LessThan3.IN17
display_row[6] => Add0.IN16
display_row[6] => LessThan2.IN16
display_row[6] => LessThan3.IN16
display_row[7] => Add0.IN15
display_row[7] => LessThan2.IN15
display_row[7] => LessThan3.IN15
display_row[8] => Add0.IN14
display_row[8] => LessThan2.IN14
display_row[8] => LessThan3.IN14
display_row[9] => Add0.IN13
display_row[9] => LessThan2.IN13
display_row[9] => LessThan3.IN13
display_row[10] => Add0.IN12
display_row[10] => LessThan2.IN12
display_row[10] => LessThan3.IN12
reset => char_address_Boss[0].OUTPUTSELECT
reset => char_address_Boss[1].OUTPUTSELECT
reset => char_address_Boss[2].OUTPUTSELECT
reset => char_address_Boss[3].OUTPUTSELECT
reset => char_address_Boss[4].OUTPUTSELECT
reset => char_address_Boss[5].OUTPUTSELECT
reset => char_address_Boss[6].OUTPUTSELECT
reset => char_address_Boss[7].OUTPUTSELECT
reset => char_address_Boss[8].OUTPUTSELECT
reset => char_address_Boss[9].OUTPUTSELECT
reset => char_address_Boss[10].OUTPUTSELECT
reset => char_address_Boss[11].OUTPUTSELECT
reset => imagey[2].ACLR
reset => imagey[3].ACLR
reset => imagey[4].ACLR
reset => imagey[5].ACLR
reset => imagey[6].ACLR
reset => imagey[7].ACLR
reset => imagex[2].ACLR
reset => imagex[3].ACLR
reset => imagex[4].ACLR
reset => imagex[5].ACLR
reset => imagex[6].ACLR
reset => imagex[7].ACLR
reset => blue[0].ACLR
reset => blue[1].ACLR
reset => blue[2].ACLR
reset => blue[3].ACLR
reset => green[0].ACLR
reset => green[1].ACLR
reset => green[2].ACLR
reset => green[3].ACLR
reset => red[0].ACLR
reset => red[1].ACLR
reset => red[2].ACLR
reset => red[3].ACLR
reset => visible_char.ENA
visible => red.OUTPUTSELECT
visible => red.OUTPUTSELECT
visible => red.OUTPUTSELECT
visible => red.OUTPUTSELECT
visible => green.OUTPUTSELECT
visible => green.OUTPUTSELECT
visible => green.OUTPUTSELECT
visible => green.OUTPUTSELECT
visible => blue.OUTPUTSELECT
visible => blue.OUTPUTSELECT
visible => blue.OUTPUTSELECT
visible => blue.OUTPUTSELECT
visible => visible_char.OUTPUTSELECT
visible => imagex[7].ENA
visible => imagex[6].ENA
visible => imagex[5].ENA
visible => imagex[4].ENA
visible => imagex[3].ENA
visible => imagex[2].ENA
visible => imagey[7].ENA
visible => imagey[6].ENA
visible => imagey[5].ENA
visible => imagey[4].ENA
visible => imagey[3].ENA
visible => imagey[2].ENA
clock => clock.IN1
hit => ~NO_FANOUT~
boss_red[0] <= red[0].DB_MAX_OUTPUT_PORT_TYPE
boss_red[1] <= red[1].DB_MAX_OUTPUT_PORT_TYPE
boss_red[2] <= red[2].DB_MAX_OUTPUT_PORT_TYPE
boss_red[3] <= red[3].DB_MAX_OUTPUT_PORT_TYPE
boss_green[0] <= green[0].DB_MAX_OUTPUT_PORT_TYPE
boss_green[1] <= green[1].DB_MAX_OUTPUT_PORT_TYPE
boss_green[2] <= green[2].DB_MAX_OUTPUT_PORT_TYPE
boss_green[3] <= green[3].DB_MAX_OUTPUT_PORT_TYPE
boss_blue[0] <= blue[0].DB_MAX_OUTPUT_PORT_TYPE
boss_blue[1] <= blue[1].DB_MAX_OUTPUT_PORT_TYPE
boss_blue[2] <= blue[2].DB_MAX_OUTPUT_PORT_TYPE
boss_blue[3] <= blue[3].DB_MAX_OUTPUT_PORT_TYPE
boss_visible <= visible_char.DB_MAX_OUTPUT_PORT_TYPE


|ScreamRun|main:main|finalBoss:boss|FinalBoss_Ram:FinalBoss_Ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|ScreamRun|main:main|finalBoss:boss|FinalBoss_Ram:FinalBoss_Ram|altsyncram:altsyncram_component
wren_a => altsyncram_j9h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_j9h1:auto_generated.data_a[0]
data_a[1] => altsyncram_j9h1:auto_generated.data_a[1]
data_a[2] => altsyncram_j9h1:auto_generated.data_a[2]
data_a[3] => altsyncram_j9h1:auto_generated.data_a[3]
data_a[4] => altsyncram_j9h1:auto_generated.data_a[4]
data_a[5] => altsyncram_j9h1:auto_generated.data_a[5]
data_a[6] => altsyncram_j9h1:auto_generated.data_a[6]
data_a[7] => altsyncram_j9h1:auto_generated.data_a[7]
data_a[8] => altsyncram_j9h1:auto_generated.data_a[8]
data_a[9] => altsyncram_j9h1:auto_generated.data_a[9]
data_a[10] => altsyncram_j9h1:auto_generated.data_a[10]
data_a[11] => altsyncram_j9h1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_j9h1:auto_generated.address_a[0]
address_a[1] => altsyncram_j9h1:auto_generated.address_a[1]
address_a[2] => altsyncram_j9h1:auto_generated.address_a[2]
address_a[3] => altsyncram_j9h1:auto_generated.address_a[3]
address_a[4] => altsyncram_j9h1:auto_generated.address_a[4]
address_a[5] => altsyncram_j9h1:auto_generated.address_a[5]
address_a[6] => altsyncram_j9h1:auto_generated.address_a[6]
address_a[7] => altsyncram_j9h1:auto_generated.address_a[7]
address_a[8] => altsyncram_j9h1:auto_generated.address_a[8]
address_a[9] => altsyncram_j9h1:auto_generated.address_a[9]
address_a[10] => altsyncram_j9h1:auto_generated.address_a[10]
address_a[11] => altsyncram_j9h1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j9h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j9h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_j9h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_j9h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_j9h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_j9h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_j9h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_j9h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_j9h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_j9h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_j9h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_j9h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_j9h1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ScreamRun|main:main|finalBoss:boss|FinalBoss_Ram:FinalBoss_Ram|altsyncram:altsyncram_component|altsyncram_j9h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE


|ScreamRun|main:main|scoreDisplay:scoreDisplay
display_col[0] => display_col[0].IN4
display_col[1] => display_col[1].IN4
display_col[2] => display_col[2].IN4
display_col[3] => display_col[3].IN4
display_col[4] => display_col[4].IN4
display_col[5] => display_col[5].IN4
display_col[6] => display_col[6].IN4
display_col[7] => display_col[7].IN4
display_col[8] => display_col[8].IN4
display_col[9] => display_col[9].IN4
display_col[10] => display_col[10].IN4
display_col[11] => display_col[11].IN4
display_row[0] => display_row[0].IN4
display_row[1] => display_row[1].IN4
display_row[2] => display_row[2].IN4
display_row[3] => display_row[3].IN4
display_row[4] => display_row[4].IN4
display_row[5] => display_row[5].IN4
display_row[6] => display_row[6].IN4
display_row[7] => display_row[7].IN4
display_row[8] => display_row[8].IN4
display_row[9] => display_row[9].IN4
display_row[10] => display_row[10].IN4
reset => reset.IN4
visible => visible.IN4
clock => clock.IN4
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => counter.OUTPUTSELECT
hit => een.OUTPUTSELECT
hit => een.OUTPUTSELECT
hit => een.OUTPUTSELECT
hit => een.OUTPUTSELECT
hit => tien.OUTPUTSELECT
hit => tien.OUTPUTSELECT
hit => tien.OUTPUTSELECT
hit => tien.OUTPUTSELECT
hit => hon.OUTPUTSELECT
hit => hon.OUTPUTSELECT
hit => hon.OUTPUTSELECT
hit => hon.OUTPUTSELECT
hit => duiz.OUTPUTSELECT
hit => duiz.OUTPUTSELECT
hit => duiz.OUTPUTSELECT
hit => duiz.OUTPUTSELECT
num_red[0] <= red[0].DB_MAX_OUTPUT_PORT_TYPE
num_red[1] <= red[1].DB_MAX_OUTPUT_PORT_TYPE
num_red[2] <= red[2].DB_MAX_OUTPUT_PORT_TYPE
num_red[3] <= red[3].DB_MAX_OUTPUT_PORT_TYPE
num_green[0] <= green[0].DB_MAX_OUTPUT_PORT_TYPE
num_green[1] <= green[1].DB_MAX_OUTPUT_PORT_TYPE
num_green[2] <= green[2].DB_MAX_OUTPUT_PORT_TYPE
num_green[3] <= green[3].DB_MAX_OUTPUT_PORT_TYPE
num_blue[0] <= blue[0].DB_MAX_OUTPUT_PORT_TYPE
num_blue[1] <= blue[1].DB_MAX_OUTPUT_PORT_TYPE
num_blue[2] <= blue[2].DB_MAX_OUTPUT_PORT_TYPE
num_blue[3] <= blue[3].DB_MAX_OUTPUT_PORT_TYPE
num_visible <= num_visible.DB_MAX_OUTPUT_PORT_TYPE


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:eenheden
display_col[0] => Add0.IN24
display_col[0] => LessThan0.IN25
display_col[0] => LessThan1.IN24
display_col[1] => Add0.IN23
display_col[1] => LessThan0.IN24
display_col[1] => LessThan1.IN23
display_col[2] => Add0.IN22
display_col[2] => LessThan0.IN23
display_col[2] => LessThan1.IN22
display_col[3] => Add0.IN21
display_col[3] => LessThan0.IN22
display_col[3] => LessThan1.IN21
display_col[4] => Add0.IN20
display_col[4] => LessThan0.IN21
display_col[4] => LessThan1.IN20
display_col[5] => Add0.IN19
display_col[5] => LessThan0.IN20
display_col[5] => LessThan1.IN19
display_col[6] => Add0.IN18
display_col[6] => LessThan0.IN19
display_col[6] => LessThan1.IN18
display_col[7] => Add0.IN17
display_col[7] => LessThan0.IN18
display_col[7] => LessThan1.IN17
display_col[8] => Add0.IN16
display_col[8] => LessThan0.IN17
display_col[8] => LessThan1.IN16
display_col[9] => Add0.IN15
display_col[9] => LessThan0.IN16
display_col[9] => LessThan1.IN15
display_col[10] => Add0.IN14
display_col[10] => LessThan0.IN15
display_col[10] => LessThan1.IN14
display_col[11] => Add0.IN13
display_col[11] => LessThan0.IN14
display_col[11] => LessThan1.IN13
display_row[0] => Add1.IN22
display_row[0] => LessThan2.IN23
display_row[0] => LessThan3.IN23
display_row[1] => Add1.IN21
display_row[1] => LessThan2.IN22
display_row[1] => LessThan3.IN22
display_row[2] => Add1.IN20
display_row[2] => LessThan2.IN21
display_row[2] => LessThan3.IN21
display_row[3] => Add1.IN19
display_row[3] => LessThan2.IN20
display_row[3] => LessThan3.IN20
display_row[4] => Add1.IN18
display_row[4] => LessThan2.IN19
display_row[4] => LessThan3.IN19
display_row[5] => Add1.IN17
display_row[5] => LessThan2.IN18
display_row[5] => LessThan3.IN18
display_row[6] => Add1.IN16
display_row[6] => LessThan2.IN17
display_row[6] => LessThan3.IN17
display_row[7] => Add1.IN15
display_row[7] => LessThan2.IN16
display_row[7] => LessThan3.IN16
display_row[8] => Add1.IN14
display_row[8] => LessThan2.IN15
display_row[8] => LessThan3.IN15
display_row[9] => Add1.IN13
display_row[9] => LessThan2.IN14
display_row[9] => LessThan3.IN14
display_row[10] => Add1.IN12
display_row[10] => LessThan2.IN13
display_row[10] => LessThan3.IN13
reset => number_address[0].OUTPUTSELECT
reset => number_address[1].OUTPUTSELECT
reset => number_address[2].OUTPUTSELECT
reset => number_address[3].OUTPUTSELECT
reset => number_address[4].OUTPUTSELECT
reset => number_address[5].OUTPUTSELECT
reset => number_address[6].OUTPUTSELECT
reset => number_address[7].OUTPUTSELECT
reset => number_address[8].OUTPUTSELECT
reset => number_address[9].OUTPUTSELECT
reset => number_address[10].OUTPUTSELECT
reset => number_address[11].OUTPUTSELECT
reset => number_address[12].OUTPUTSELECT
reset => number_address[13].OUTPUTSELECT
reset => imagey[1].ACLR
reset => imagey[2].ACLR
reset => imagey[3].ACLR
reset => imagey[4].ACLR
reset => imagey[5].ACLR
reset => imagex[1].ACLR
reset => imagex[2].ACLR
reset => imagex[3].ACLR
reset => imagex[4].ACLR
reset => imagex[5].ACLR
reset => blue[0].ACLR
reset => blue[1].ACLR
reset => blue[2].ACLR
reset => blue[3].ACLR
reset => green[0].ACLR
reset => green[1].ACLR
reset => green[2].ACLR
reset => green[3].ACLR
reset => red[0].ACLR
reset => red[1].ACLR
reset => red[2].ACLR
reset => red[3].ACLR
reset => visible_num.ENA
visible => visible_num.OUTPUTSELECT
visible => red[3].ENA
visible => red[2].ENA
visible => red[1].ENA
visible => red[0].ENA
visible => green[3].ENA
visible => green[2].ENA
visible => green[1].ENA
visible => green[0].ENA
visible => blue[3].ENA
visible => blue[2].ENA
visible => blue[1].ENA
visible => blue[0].ENA
visible => imagex[5].ENA
visible => imagex[4].ENA
visible => imagex[3].ENA
visible => imagex[2].ENA
visible => imagex[1].ENA
visible => imagey[5].ENA
visible => imagey[4].ENA
visible => imagey[3].ENA
visible => imagey[2].ENA
visible => imagey[1].ENA
clock => clock.IN1
num_red[0] <= red[0].DB_MAX_OUTPUT_PORT_TYPE
num_red[1] <= red[1].DB_MAX_OUTPUT_PORT_TYPE
num_red[2] <= red[2].DB_MAX_OUTPUT_PORT_TYPE
num_red[3] <= red[3].DB_MAX_OUTPUT_PORT_TYPE
num_green[0] <= green[0].DB_MAX_OUTPUT_PORT_TYPE
num_green[1] <= green[1].DB_MAX_OUTPUT_PORT_TYPE
num_green[2] <= green[2].DB_MAX_OUTPUT_PORT_TYPE
num_green[3] <= green[3].DB_MAX_OUTPUT_PORT_TYPE
num_blue[0] <= blue[0].DB_MAX_OUTPUT_PORT_TYPE
num_blue[1] <= blue[1].DB_MAX_OUTPUT_PORT_TYPE
num_blue[2] <= blue[2].DB_MAX_OUTPUT_PORT_TYPE
num_blue[3] <= blue[3].DB_MAX_OUTPUT_PORT_TYPE
num_visible <= visible_num.DB_MAX_OUTPUT_PORT_TYPE
x_coor[0] => LessThan0.IN26
x_coor[0] => LessThan1.IN26
x_coor[0] => Add0.IN12
x_coor[1] => Add2.IN22
x_coor[1] => LessThan1.IN25
x_coor[1] => Add0.IN11
x_coor[2] => Add2.IN21
x_coor[2] => Add3.IN20
x_coor[2] => Add0.IN10
x_coor[3] => Add2.IN20
x_coor[3] => Add3.IN19
x_coor[3] => Add0.IN9
x_coor[4] => Add2.IN19
x_coor[4] => Add3.IN18
x_coor[4] => Add0.IN8
x_coor[5] => Add2.IN18
x_coor[5] => Add3.IN17
x_coor[5] => Add0.IN7
x_coor[6] => Add2.IN17
x_coor[6] => Add3.IN16
x_coor[6] => Add0.IN6
x_coor[7] => Add2.IN16
x_coor[7] => Add3.IN15
x_coor[7] => Add0.IN5
x_coor[8] => Add2.IN15
x_coor[8] => Add3.IN14
x_coor[8] => Add0.IN4
x_coor[9] => Add2.IN14
x_coor[9] => Add3.IN13
x_coor[9] => Add0.IN3
x_coor[10] => Add2.IN13
x_coor[10] => Add3.IN12
x_coor[10] => Add0.IN2
x_coor[11] => Add2.IN12
x_coor[11] => Add3.IN11
x_coor[11] => Add0.IN1
y_coor[0] => LessThan2.IN24
y_coor[0] => LessThan3.IN24
y_coor[0] => Add1.IN11
y_coor[1] => Add4.IN20
y_coor[1] => Add5.IN20
y_coor[1] => Add1.IN10
y_coor[2] => Add4.IN19
y_coor[2] => Add5.IN19
y_coor[2] => Add1.IN9
y_coor[3] => Add4.IN18
y_coor[3] => Add5.IN18
y_coor[3] => Add1.IN8
y_coor[4] => Add4.IN17
y_coor[4] => Add5.IN17
y_coor[4] => Add1.IN7
y_coor[5] => Add4.IN16
y_coor[5] => Add5.IN16
y_coor[5] => Add1.IN6
y_coor[6] => Add4.IN15
y_coor[6] => Add5.IN15
y_coor[6] => Add1.IN5
y_coor[7] => Add4.IN14
y_coor[7] => Add5.IN14
y_coor[7] => Add1.IN4
y_coor[8] => Add4.IN13
y_coor[8] => Add5.IN13
y_coor[8] => Add1.IN3
y_coor[9] => Add4.IN12
y_coor[9] => Add5.IN12
y_coor[9] => Add1.IN2
y_coor[10] => Add4.IN11
y_coor[10] => Add5.IN11
y_coor[10] => Add1.IN1
number[0] => number_address[10].DATAA
number[1] => number_address[11].DATAA
number[2] => number_address[12].DATAA
number[3] => number_address[13].DATAA


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:eenheden|scoreCounter_Ram:scoreCounter_Ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:eenheden|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component
wren_a => altsyncram_klh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_klh1:auto_generated.data_a[0]
data_a[1] => altsyncram_klh1:auto_generated.data_a[1]
data_a[2] => altsyncram_klh1:auto_generated.data_a[2]
data_a[3] => altsyncram_klh1:auto_generated.data_a[3]
data_a[4] => altsyncram_klh1:auto_generated.data_a[4]
data_a[5] => altsyncram_klh1:auto_generated.data_a[5]
data_a[6] => altsyncram_klh1:auto_generated.data_a[6]
data_a[7] => altsyncram_klh1:auto_generated.data_a[7]
data_a[8] => altsyncram_klh1:auto_generated.data_a[8]
data_a[9] => altsyncram_klh1:auto_generated.data_a[9]
data_a[10] => altsyncram_klh1:auto_generated.data_a[10]
data_a[11] => altsyncram_klh1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_klh1:auto_generated.address_a[0]
address_a[1] => altsyncram_klh1:auto_generated.address_a[1]
address_a[2] => altsyncram_klh1:auto_generated.address_a[2]
address_a[3] => altsyncram_klh1:auto_generated.address_a[3]
address_a[4] => altsyncram_klh1:auto_generated.address_a[4]
address_a[5] => altsyncram_klh1:auto_generated.address_a[5]
address_a[6] => altsyncram_klh1:auto_generated.address_a[6]
address_a[7] => altsyncram_klh1:auto_generated.address_a[7]
address_a[8] => altsyncram_klh1:auto_generated.address_a[8]
address_a[9] => altsyncram_klh1:auto_generated.address_a[9]
address_a[10] => altsyncram_klh1:auto_generated.address_a[10]
address_a[11] => altsyncram_klh1:auto_generated.address_a[11]
address_a[12] => altsyncram_klh1:auto_generated.address_a[12]
address_a[13] => altsyncram_klh1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_klh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_klh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_klh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_klh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_klh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_klh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_klh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_klh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_klh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_klh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_klh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_klh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_klh1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:eenheden|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component|altsyncram_klh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_97a:decode3.data[0]
address_a[13] => decode_2j9:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a18.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a19.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a20.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a21.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a22.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a23.PORTADATAIN
q_a[0] <= mux_43b:mux2.result[0]
q_a[1] <= mux_43b:mux2.result[1]
q_a[2] <= mux_43b:mux2.result[2]
q_a[3] <= mux_43b:mux2.result[3]
q_a[4] <= mux_43b:mux2.result[4]
q_a[5] <= mux_43b:mux2.result[5]
q_a[6] <= mux_43b:mux2.result[6]
q_a[7] <= mux_43b:mux2.result[7]
q_a[8] <= mux_43b:mux2.result[8]
q_a[9] <= mux_43b:mux2.result[9]
q_a[10] <= mux_43b:mux2.result[10]
q_a[11] <= mux_43b:mux2.result[11]
wren_a => decode_97a:decode3.enable


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:eenheden|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component|altsyncram_klh1:auto_generated|decode_97a:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:eenheden|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component|altsyncram_klh1:auto_generated|decode_2j9:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:eenheden|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component|altsyncram_klh1:auto_generated|mux_43b:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[0].IN1
data[13] => result_node[1].IN1
data[14] => result_node[2].IN1
data[15] => result_node[3].IN1
data[16] => result_node[4].IN1
data[17] => result_node[5].IN1
data[18] => result_node[6].IN1
data[19] => result_node[7].IN1
data[20] => result_node[8].IN1
data[21] => result_node[9].IN1
data[22] => result_node[10].IN1
data[23] => result_node[11].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:tientallen
display_col[0] => Add0.IN24
display_col[0] => LessThan0.IN25
display_col[0] => LessThan1.IN24
display_col[1] => Add0.IN23
display_col[1] => LessThan0.IN24
display_col[1] => LessThan1.IN23
display_col[2] => Add0.IN22
display_col[2] => LessThan0.IN23
display_col[2] => LessThan1.IN22
display_col[3] => Add0.IN21
display_col[3] => LessThan0.IN22
display_col[3] => LessThan1.IN21
display_col[4] => Add0.IN20
display_col[4] => LessThan0.IN21
display_col[4] => LessThan1.IN20
display_col[5] => Add0.IN19
display_col[5] => LessThan0.IN20
display_col[5] => LessThan1.IN19
display_col[6] => Add0.IN18
display_col[6] => LessThan0.IN19
display_col[6] => LessThan1.IN18
display_col[7] => Add0.IN17
display_col[7] => LessThan0.IN18
display_col[7] => LessThan1.IN17
display_col[8] => Add0.IN16
display_col[8] => LessThan0.IN17
display_col[8] => LessThan1.IN16
display_col[9] => Add0.IN15
display_col[9] => LessThan0.IN16
display_col[9] => LessThan1.IN15
display_col[10] => Add0.IN14
display_col[10] => LessThan0.IN15
display_col[10] => LessThan1.IN14
display_col[11] => Add0.IN13
display_col[11] => LessThan0.IN14
display_col[11] => LessThan1.IN13
display_row[0] => Add1.IN22
display_row[0] => LessThan2.IN23
display_row[0] => LessThan3.IN23
display_row[1] => Add1.IN21
display_row[1] => LessThan2.IN22
display_row[1] => LessThan3.IN22
display_row[2] => Add1.IN20
display_row[2] => LessThan2.IN21
display_row[2] => LessThan3.IN21
display_row[3] => Add1.IN19
display_row[3] => LessThan2.IN20
display_row[3] => LessThan3.IN20
display_row[4] => Add1.IN18
display_row[4] => LessThan2.IN19
display_row[4] => LessThan3.IN19
display_row[5] => Add1.IN17
display_row[5] => LessThan2.IN18
display_row[5] => LessThan3.IN18
display_row[6] => Add1.IN16
display_row[6] => LessThan2.IN17
display_row[6] => LessThan3.IN17
display_row[7] => Add1.IN15
display_row[7] => LessThan2.IN16
display_row[7] => LessThan3.IN16
display_row[8] => Add1.IN14
display_row[8] => LessThan2.IN15
display_row[8] => LessThan3.IN15
display_row[9] => Add1.IN13
display_row[9] => LessThan2.IN14
display_row[9] => LessThan3.IN14
display_row[10] => Add1.IN12
display_row[10] => LessThan2.IN13
display_row[10] => LessThan3.IN13
reset => number_address[0].OUTPUTSELECT
reset => number_address[1].OUTPUTSELECT
reset => number_address[2].OUTPUTSELECT
reset => number_address[3].OUTPUTSELECT
reset => number_address[4].OUTPUTSELECT
reset => number_address[5].OUTPUTSELECT
reset => number_address[6].OUTPUTSELECT
reset => number_address[7].OUTPUTSELECT
reset => number_address[8].OUTPUTSELECT
reset => number_address[9].OUTPUTSELECT
reset => number_address[10].OUTPUTSELECT
reset => number_address[11].OUTPUTSELECT
reset => number_address[12].OUTPUTSELECT
reset => number_address[13].OUTPUTSELECT
reset => imagey[1].ACLR
reset => imagey[2].ACLR
reset => imagey[3].ACLR
reset => imagey[4].ACLR
reset => imagey[5].ACLR
reset => imagex[1].ACLR
reset => imagex[2].ACLR
reset => imagex[3].ACLR
reset => imagex[4].ACLR
reset => imagex[5].ACLR
reset => blue[0].ACLR
reset => blue[1].ACLR
reset => blue[2].ACLR
reset => blue[3].ACLR
reset => green[0].ACLR
reset => green[1].ACLR
reset => green[2].ACLR
reset => green[3].ACLR
reset => red[0].ACLR
reset => red[1].ACLR
reset => red[2].ACLR
reset => red[3].ACLR
reset => visible_num.ENA
visible => visible_num.OUTPUTSELECT
visible => red[3].ENA
visible => red[2].ENA
visible => red[1].ENA
visible => red[0].ENA
visible => green[3].ENA
visible => green[2].ENA
visible => green[1].ENA
visible => green[0].ENA
visible => blue[3].ENA
visible => blue[2].ENA
visible => blue[1].ENA
visible => blue[0].ENA
visible => imagex[5].ENA
visible => imagex[4].ENA
visible => imagex[3].ENA
visible => imagex[2].ENA
visible => imagex[1].ENA
visible => imagey[5].ENA
visible => imagey[4].ENA
visible => imagey[3].ENA
visible => imagey[2].ENA
visible => imagey[1].ENA
clock => clock.IN1
num_red[0] <= red[0].DB_MAX_OUTPUT_PORT_TYPE
num_red[1] <= red[1].DB_MAX_OUTPUT_PORT_TYPE
num_red[2] <= red[2].DB_MAX_OUTPUT_PORT_TYPE
num_red[3] <= red[3].DB_MAX_OUTPUT_PORT_TYPE
num_green[0] <= green[0].DB_MAX_OUTPUT_PORT_TYPE
num_green[1] <= green[1].DB_MAX_OUTPUT_PORT_TYPE
num_green[2] <= green[2].DB_MAX_OUTPUT_PORT_TYPE
num_green[3] <= green[3].DB_MAX_OUTPUT_PORT_TYPE
num_blue[0] <= blue[0].DB_MAX_OUTPUT_PORT_TYPE
num_blue[1] <= blue[1].DB_MAX_OUTPUT_PORT_TYPE
num_blue[2] <= blue[2].DB_MAX_OUTPUT_PORT_TYPE
num_blue[3] <= blue[3].DB_MAX_OUTPUT_PORT_TYPE
num_visible <= visible_num.DB_MAX_OUTPUT_PORT_TYPE
x_coor[0] => LessThan0.IN26
x_coor[0] => LessThan1.IN26
x_coor[0] => Add0.IN12
x_coor[1] => Add2.IN22
x_coor[1] => LessThan1.IN25
x_coor[1] => Add0.IN11
x_coor[2] => Add2.IN21
x_coor[2] => Add3.IN20
x_coor[2] => Add0.IN10
x_coor[3] => Add2.IN20
x_coor[3] => Add3.IN19
x_coor[3] => Add0.IN9
x_coor[4] => Add2.IN19
x_coor[4] => Add3.IN18
x_coor[4] => Add0.IN8
x_coor[5] => Add2.IN18
x_coor[5] => Add3.IN17
x_coor[5] => Add0.IN7
x_coor[6] => Add2.IN17
x_coor[6] => Add3.IN16
x_coor[6] => Add0.IN6
x_coor[7] => Add2.IN16
x_coor[7] => Add3.IN15
x_coor[7] => Add0.IN5
x_coor[8] => Add2.IN15
x_coor[8] => Add3.IN14
x_coor[8] => Add0.IN4
x_coor[9] => Add2.IN14
x_coor[9] => Add3.IN13
x_coor[9] => Add0.IN3
x_coor[10] => Add2.IN13
x_coor[10] => Add3.IN12
x_coor[10] => Add0.IN2
x_coor[11] => Add2.IN12
x_coor[11] => Add3.IN11
x_coor[11] => Add0.IN1
y_coor[0] => LessThan2.IN24
y_coor[0] => LessThan3.IN24
y_coor[0] => Add1.IN11
y_coor[1] => Add4.IN20
y_coor[1] => Add5.IN20
y_coor[1] => Add1.IN10
y_coor[2] => Add4.IN19
y_coor[2] => Add5.IN19
y_coor[2] => Add1.IN9
y_coor[3] => Add4.IN18
y_coor[3] => Add5.IN18
y_coor[3] => Add1.IN8
y_coor[4] => Add4.IN17
y_coor[4] => Add5.IN17
y_coor[4] => Add1.IN7
y_coor[5] => Add4.IN16
y_coor[5] => Add5.IN16
y_coor[5] => Add1.IN6
y_coor[6] => Add4.IN15
y_coor[6] => Add5.IN15
y_coor[6] => Add1.IN5
y_coor[7] => Add4.IN14
y_coor[7] => Add5.IN14
y_coor[7] => Add1.IN4
y_coor[8] => Add4.IN13
y_coor[8] => Add5.IN13
y_coor[8] => Add1.IN3
y_coor[9] => Add4.IN12
y_coor[9] => Add5.IN12
y_coor[9] => Add1.IN2
y_coor[10] => Add4.IN11
y_coor[10] => Add5.IN11
y_coor[10] => Add1.IN1
number[0] => number_address[10].DATAA
number[1] => number_address[11].DATAA
number[2] => number_address[12].DATAA
number[3] => number_address[13].DATAA


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:tientallen|scoreCounter_Ram:scoreCounter_Ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:tientallen|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component
wren_a => altsyncram_klh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_klh1:auto_generated.data_a[0]
data_a[1] => altsyncram_klh1:auto_generated.data_a[1]
data_a[2] => altsyncram_klh1:auto_generated.data_a[2]
data_a[3] => altsyncram_klh1:auto_generated.data_a[3]
data_a[4] => altsyncram_klh1:auto_generated.data_a[4]
data_a[5] => altsyncram_klh1:auto_generated.data_a[5]
data_a[6] => altsyncram_klh1:auto_generated.data_a[6]
data_a[7] => altsyncram_klh1:auto_generated.data_a[7]
data_a[8] => altsyncram_klh1:auto_generated.data_a[8]
data_a[9] => altsyncram_klh1:auto_generated.data_a[9]
data_a[10] => altsyncram_klh1:auto_generated.data_a[10]
data_a[11] => altsyncram_klh1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_klh1:auto_generated.address_a[0]
address_a[1] => altsyncram_klh1:auto_generated.address_a[1]
address_a[2] => altsyncram_klh1:auto_generated.address_a[2]
address_a[3] => altsyncram_klh1:auto_generated.address_a[3]
address_a[4] => altsyncram_klh1:auto_generated.address_a[4]
address_a[5] => altsyncram_klh1:auto_generated.address_a[5]
address_a[6] => altsyncram_klh1:auto_generated.address_a[6]
address_a[7] => altsyncram_klh1:auto_generated.address_a[7]
address_a[8] => altsyncram_klh1:auto_generated.address_a[8]
address_a[9] => altsyncram_klh1:auto_generated.address_a[9]
address_a[10] => altsyncram_klh1:auto_generated.address_a[10]
address_a[11] => altsyncram_klh1:auto_generated.address_a[11]
address_a[12] => altsyncram_klh1:auto_generated.address_a[12]
address_a[13] => altsyncram_klh1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_klh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_klh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_klh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_klh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_klh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_klh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_klh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_klh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_klh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_klh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_klh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_klh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_klh1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:tientallen|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component|altsyncram_klh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_97a:decode3.data[0]
address_a[13] => decode_2j9:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a18.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a19.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a20.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a21.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a22.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a23.PORTADATAIN
q_a[0] <= mux_43b:mux2.result[0]
q_a[1] <= mux_43b:mux2.result[1]
q_a[2] <= mux_43b:mux2.result[2]
q_a[3] <= mux_43b:mux2.result[3]
q_a[4] <= mux_43b:mux2.result[4]
q_a[5] <= mux_43b:mux2.result[5]
q_a[6] <= mux_43b:mux2.result[6]
q_a[7] <= mux_43b:mux2.result[7]
q_a[8] <= mux_43b:mux2.result[8]
q_a[9] <= mux_43b:mux2.result[9]
q_a[10] <= mux_43b:mux2.result[10]
q_a[11] <= mux_43b:mux2.result[11]
wren_a => decode_97a:decode3.enable


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:tientallen|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component|altsyncram_klh1:auto_generated|decode_97a:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:tientallen|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component|altsyncram_klh1:auto_generated|decode_2j9:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:tientallen|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component|altsyncram_klh1:auto_generated|mux_43b:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[0].IN1
data[13] => result_node[1].IN1
data[14] => result_node[2].IN1
data[15] => result_node[3].IN1
data[16] => result_node[4].IN1
data[17] => result_node[5].IN1
data[18] => result_node[6].IN1
data[19] => result_node[7].IN1
data[20] => result_node[8].IN1
data[21] => result_node[9].IN1
data[22] => result_node[10].IN1
data[23] => result_node[11].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:honderdtallen
display_col[0] => Add0.IN24
display_col[0] => LessThan0.IN25
display_col[0] => LessThan1.IN24
display_col[1] => Add0.IN23
display_col[1] => LessThan0.IN24
display_col[1] => LessThan1.IN23
display_col[2] => Add0.IN22
display_col[2] => LessThan0.IN23
display_col[2] => LessThan1.IN22
display_col[3] => Add0.IN21
display_col[3] => LessThan0.IN22
display_col[3] => LessThan1.IN21
display_col[4] => Add0.IN20
display_col[4] => LessThan0.IN21
display_col[4] => LessThan1.IN20
display_col[5] => Add0.IN19
display_col[5] => LessThan0.IN20
display_col[5] => LessThan1.IN19
display_col[6] => Add0.IN18
display_col[6] => LessThan0.IN19
display_col[6] => LessThan1.IN18
display_col[7] => Add0.IN17
display_col[7] => LessThan0.IN18
display_col[7] => LessThan1.IN17
display_col[8] => Add0.IN16
display_col[8] => LessThan0.IN17
display_col[8] => LessThan1.IN16
display_col[9] => Add0.IN15
display_col[9] => LessThan0.IN16
display_col[9] => LessThan1.IN15
display_col[10] => Add0.IN14
display_col[10] => LessThan0.IN15
display_col[10] => LessThan1.IN14
display_col[11] => Add0.IN13
display_col[11] => LessThan0.IN14
display_col[11] => LessThan1.IN13
display_row[0] => Add1.IN22
display_row[0] => LessThan2.IN23
display_row[0] => LessThan3.IN23
display_row[1] => Add1.IN21
display_row[1] => LessThan2.IN22
display_row[1] => LessThan3.IN22
display_row[2] => Add1.IN20
display_row[2] => LessThan2.IN21
display_row[2] => LessThan3.IN21
display_row[3] => Add1.IN19
display_row[3] => LessThan2.IN20
display_row[3] => LessThan3.IN20
display_row[4] => Add1.IN18
display_row[4] => LessThan2.IN19
display_row[4] => LessThan3.IN19
display_row[5] => Add1.IN17
display_row[5] => LessThan2.IN18
display_row[5] => LessThan3.IN18
display_row[6] => Add1.IN16
display_row[6] => LessThan2.IN17
display_row[6] => LessThan3.IN17
display_row[7] => Add1.IN15
display_row[7] => LessThan2.IN16
display_row[7] => LessThan3.IN16
display_row[8] => Add1.IN14
display_row[8] => LessThan2.IN15
display_row[8] => LessThan3.IN15
display_row[9] => Add1.IN13
display_row[9] => LessThan2.IN14
display_row[9] => LessThan3.IN14
display_row[10] => Add1.IN12
display_row[10] => LessThan2.IN13
display_row[10] => LessThan3.IN13
reset => number_address[0].OUTPUTSELECT
reset => number_address[1].OUTPUTSELECT
reset => number_address[2].OUTPUTSELECT
reset => number_address[3].OUTPUTSELECT
reset => number_address[4].OUTPUTSELECT
reset => number_address[5].OUTPUTSELECT
reset => number_address[6].OUTPUTSELECT
reset => number_address[7].OUTPUTSELECT
reset => number_address[8].OUTPUTSELECT
reset => number_address[9].OUTPUTSELECT
reset => number_address[10].OUTPUTSELECT
reset => number_address[11].OUTPUTSELECT
reset => number_address[12].OUTPUTSELECT
reset => number_address[13].OUTPUTSELECT
reset => imagey[1].ACLR
reset => imagey[2].ACLR
reset => imagey[3].ACLR
reset => imagey[4].ACLR
reset => imagey[5].ACLR
reset => imagex[1].ACLR
reset => imagex[2].ACLR
reset => imagex[3].ACLR
reset => imagex[4].ACLR
reset => imagex[5].ACLR
reset => blue[0].ACLR
reset => blue[1].ACLR
reset => blue[2].ACLR
reset => blue[3].ACLR
reset => green[0].ACLR
reset => green[1].ACLR
reset => green[2].ACLR
reset => green[3].ACLR
reset => red[0].ACLR
reset => red[1].ACLR
reset => red[2].ACLR
reset => red[3].ACLR
reset => visible_num.ENA
visible => visible_num.OUTPUTSELECT
visible => red[3].ENA
visible => red[2].ENA
visible => red[1].ENA
visible => red[0].ENA
visible => green[3].ENA
visible => green[2].ENA
visible => green[1].ENA
visible => green[0].ENA
visible => blue[3].ENA
visible => blue[2].ENA
visible => blue[1].ENA
visible => blue[0].ENA
visible => imagex[5].ENA
visible => imagex[4].ENA
visible => imagex[3].ENA
visible => imagex[2].ENA
visible => imagex[1].ENA
visible => imagey[5].ENA
visible => imagey[4].ENA
visible => imagey[3].ENA
visible => imagey[2].ENA
visible => imagey[1].ENA
clock => clock.IN1
num_red[0] <= red[0].DB_MAX_OUTPUT_PORT_TYPE
num_red[1] <= red[1].DB_MAX_OUTPUT_PORT_TYPE
num_red[2] <= red[2].DB_MAX_OUTPUT_PORT_TYPE
num_red[3] <= red[3].DB_MAX_OUTPUT_PORT_TYPE
num_green[0] <= green[0].DB_MAX_OUTPUT_PORT_TYPE
num_green[1] <= green[1].DB_MAX_OUTPUT_PORT_TYPE
num_green[2] <= green[2].DB_MAX_OUTPUT_PORT_TYPE
num_green[3] <= green[3].DB_MAX_OUTPUT_PORT_TYPE
num_blue[0] <= blue[0].DB_MAX_OUTPUT_PORT_TYPE
num_blue[1] <= blue[1].DB_MAX_OUTPUT_PORT_TYPE
num_blue[2] <= blue[2].DB_MAX_OUTPUT_PORT_TYPE
num_blue[3] <= blue[3].DB_MAX_OUTPUT_PORT_TYPE
num_visible <= visible_num.DB_MAX_OUTPUT_PORT_TYPE
x_coor[0] => LessThan0.IN26
x_coor[0] => LessThan1.IN26
x_coor[0] => Add0.IN12
x_coor[1] => Add2.IN22
x_coor[1] => LessThan1.IN25
x_coor[1] => Add0.IN11
x_coor[2] => Add2.IN21
x_coor[2] => Add3.IN20
x_coor[2] => Add0.IN10
x_coor[3] => Add2.IN20
x_coor[3] => Add3.IN19
x_coor[3] => Add0.IN9
x_coor[4] => Add2.IN19
x_coor[4] => Add3.IN18
x_coor[4] => Add0.IN8
x_coor[5] => Add2.IN18
x_coor[5] => Add3.IN17
x_coor[5] => Add0.IN7
x_coor[6] => Add2.IN17
x_coor[6] => Add3.IN16
x_coor[6] => Add0.IN6
x_coor[7] => Add2.IN16
x_coor[7] => Add3.IN15
x_coor[7] => Add0.IN5
x_coor[8] => Add2.IN15
x_coor[8] => Add3.IN14
x_coor[8] => Add0.IN4
x_coor[9] => Add2.IN14
x_coor[9] => Add3.IN13
x_coor[9] => Add0.IN3
x_coor[10] => Add2.IN13
x_coor[10] => Add3.IN12
x_coor[10] => Add0.IN2
x_coor[11] => Add2.IN12
x_coor[11] => Add3.IN11
x_coor[11] => Add0.IN1
y_coor[0] => LessThan2.IN24
y_coor[0] => LessThan3.IN24
y_coor[0] => Add1.IN11
y_coor[1] => Add4.IN20
y_coor[1] => Add5.IN20
y_coor[1] => Add1.IN10
y_coor[2] => Add4.IN19
y_coor[2] => Add5.IN19
y_coor[2] => Add1.IN9
y_coor[3] => Add4.IN18
y_coor[3] => Add5.IN18
y_coor[3] => Add1.IN8
y_coor[4] => Add4.IN17
y_coor[4] => Add5.IN17
y_coor[4] => Add1.IN7
y_coor[5] => Add4.IN16
y_coor[5] => Add5.IN16
y_coor[5] => Add1.IN6
y_coor[6] => Add4.IN15
y_coor[6] => Add5.IN15
y_coor[6] => Add1.IN5
y_coor[7] => Add4.IN14
y_coor[7] => Add5.IN14
y_coor[7] => Add1.IN4
y_coor[8] => Add4.IN13
y_coor[8] => Add5.IN13
y_coor[8] => Add1.IN3
y_coor[9] => Add4.IN12
y_coor[9] => Add5.IN12
y_coor[9] => Add1.IN2
y_coor[10] => Add4.IN11
y_coor[10] => Add5.IN11
y_coor[10] => Add1.IN1
number[0] => number_address[10].DATAA
number[1] => number_address[11].DATAA
number[2] => number_address[12].DATAA
number[3] => number_address[13].DATAA


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:honderdtallen|scoreCounter_Ram:scoreCounter_Ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:honderdtallen|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component
wren_a => altsyncram_klh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_klh1:auto_generated.data_a[0]
data_a[1] => altsyncram_klh1:auto_generated.data_a[1]
data_a[2] => altsyncram_klh1:auto_generated.data_a[2]
data_a[3] => altsyncram_klh1:auto_generated.data_a[3]
data_a[4] => altsyncram_klh1:auto_generated.data_a[4]
data_a[5] => altsyncram_klh1:auto_generated.data_a[5]
data_a[6] => altsyncram_klh1:auto_generated.data_a[6]
data_a[7] => altsyncram_klh1:auto_generated.data_a[7]
data_a[8] => altsyncram_klh1:auto_generated.data_a[8]
data_a[9] => altsyncram_klh1:auto_generated.data_a[9]
data_a[10] => altsyncram_klh1:auto_generated.data_a[10]
data_a[11] => altsyncram_klh1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_klh1:auto_generated.address_a[0]
address_a[1] => altsyncram_klh1:auto_generated.address_a[1]
address_a[2] => altsyncram_klh1:auto_generated.address_a[2]
address_a[3] => altsyncram_klh1:auto_generated.address_a[3]
address_a[4] => altsyncram_klh1:auto_generated.address_a[4]
address_a[5] => altsyncram_klh1:auto_generated.address_a[5]
address_a[6] => altsyncram_klh1:auto_generated.address_a[6]
address_a[7] => altsyncram_klh1:auto_generated.address_a[7]
address_a[8] => altsyncram_klh1:auto_generated.address_a[8]
address_a[9] => altsyncram_klh1:auto_generated.address_a[9]
address_a[10] => altsyncram_klh1:auto_generated.address_a[10]
address_a[11] => altsyncram_klh1:auto_generated.address_a[11]
address_a[12] => altsyncram_klh1:auto_generated.address_a[12]
address_a[13] => altsyncram_klh1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_klh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_klh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_klh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_klh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_klh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_klh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_klh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_klh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_klh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_klh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_klh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_klh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_klh1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:honderdtallen|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component|altsyncram_klh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_97a:decode3.data[0]
address_a[13] => decode_2j9:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a18.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a19.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a20.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a21.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a22.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a23.PORTADATAIN
q_a[0] <= mux_43b:mux2.result[0]
q_a[1] <= mux_43b:mux2.result[1]
q_a[2] <= mux_43b:mux2.result[2]
q_a[3] <= mux_43b:mux2.result[3]
q_a[4] <= mux_43b:mux2.result[4]
q_a[5] <= mux_43b:mux2.result[5]
q_a[6] <= mux_43b:mux2.result[6]
q_a[7] <= mux_43b:mux2.result[7]
q_a[8] <= mux_43b:mux2.result[8]
q_a[9] <= mux_43b:mux2.result[9]
q_a[10] <= mux_43b:mux2.result[10]
q_a[11] <= mux_43b:mux2.result[11]
wren_a => decode_97a:decode3.enable


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:honderdtallen|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component|altsyncram_klh1:auto_generated|decode_97a:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:honderdtallen|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component|altsyncram_klh1:auto_generated|decode_2j9:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:honderdtallen|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component|altsyncram_klh1:auto_generated|mux_43b:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[0].IN1
data[13] => result_node[1].IN1
data[14] => result_node[2].IN1
data[15] => result_node[3].IN1
data[16] => result_node[4].IN1
data[17] => result_node[5].IN1
data[18] => result_node[6].IN1
data[19] => result_node[7].IN1
data[20] => result_node[8].IN1
data[21] => result_node[9].IN1
data[22] => result_node[10].IN1
data[23] => result_node[11].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:duizendtallen
display_col[0] => Add0.IN24
display_col[0] => LessThan0.IN25
display_col[0] => LessThan1.IN24
display_col[1] => Add0.IN23
display_col[1] => LessThan0.IN24
display_col[1] => LessThan1.IN23
display_col[2] => Add0.IN22
display_col[2] => LessThan0.IN23
display_col[2] => LessThan1.IN22
display_col[3] => Add0.IN21
display_col[3] => LessThan0.IN22
display_col[3] => LessThan1.IN21
display_col[4] => Add0.IN20
display_col[4] => LessThan0.IN21
display_col[4] => LessThan1.IN20
display_col[5] => Add0.IN19
display_col[5] => LessThan0.IN20
display_col[5] => LessThan1.IN19
display_col[6] => Add0.IN18
display_col[6] => LessThan0.IN19
display_col[6] => LessThan1.IN18
display_col[7] => Add0.IN17
display_col[7] => LessThan0.IN18
display_col[7] => LessThan1.IN17
display_col[8] => Add0.IN16
display_col[8] => LessThan0.IN17
display_col[8] => LessThan1.IN16
display_col[9] => Add0.IN15
display_col[9] => LessThan0.IN16
display_col[9] => LessThan1.IN15
display_col[10] => Add0.IN14
display_col[10] => LessThan0.IN15
display_col[10] => LessThan1.IN14
display_col[11] => Add0.IN13
display_col[11] => LessThan0.IN14
display_col[11] => LessThan1.IN13
display_row[0] => Add1.IN22
display_row[0] => LessThan2.IN23
display_row[0] => LessThan3.IN23
display_row[1] => Add1.IN21
display_row[1] => LessThan2.IN22
display_row[1] => LessThan3.IN22
display_row[2] => Add1.IN20
display_row[2] => LessThan2.IN21
display_row[2] => LessThan3.IN21
display_row[3] => Add1.IN19
display_row[3] => LessThan2.IN20
display_row[3] => LessThan3.IN20
display_row[4] => Add1.IN18
display_row[4] => LessThan2.IN19
display_row[4] => LessThan3.IN19
display_row[5] => Add1.IN17
display_row[5] => LessThan2.IN18
display_row[5] => LessThan3.IN18
display_row[6] => Add1.IN16
display_row[6] => LessThan2.IN17
display_row[6] => LessThan3.IN17
display_row[7] => Add1.IN15
display_row[7] => LessThan2.IN16
display_row[7] => LessThan3.IN16
display_row[8] => Add1.IN14
display_row[8] => LessThan2.IN15
display_row[8] => LessThan3.IN15
display_row[9] => Add1.IN13
display_row[9] => LessThan2.IN14
display_row[9] => LessThan3.IN14
display_row[10] => Add1.IN12
display_row[10] => LessThan2.IN13
display_row[10] => LessThan3.IN13
reset => number_address[0].OUTPUTSELECT
reset => number_address[1].OUTPUTSELECT
reset => number_address[2].OUTPUTSELECT
reset => number_address[3].OUTPUTSELECT
reset => number_address[4].OUTPUTSELECT
reset => number_address[5].OUTPUTSELECT
reset => number_address[6].OUTPUTSELECT
reset => number_address[7].OUTPUTSELECT
reset => number_address[8].OUTPUTSELECT
reset => number_address[9].OUTPUTSELECT
reset => number_address[10].OUTPUTSELECT
reset => number_address[11].OUTPUTSELECT
reset => number_address[12].OUTPUTSELECT
reset => number_address[13].OUTPUTSELECT
reset => imagey[1].ACLR
reset => imagey[2].ACLR
reset => imagey[3].ACLR
reset => imagey[4].ACLR
reset => imagey[5].ACLR
reset => imagex[1].ACLR
reset => imagex[2].ACLR
reset => imagex[3].ACLR
reset => imagex[4].ACLR
reset => imagex[5].ACLR
reset => blue[0].ACLR
reset => blue[1].ACLR
reset => blue[2].ACLR
reset => blue[3].ACLR
reset => green[0].ACLR
reset => green[1].ACLR
reset => green[2].ACLR
reset => green[3].ACLR
reset => red[0].ACLR
reset => red[1].ACLR
reset => red[2].ACLR
reset => red[3].ACLR
reset => visible_num.ENA
visible => visible_num.OUTPUTSELECT
visible => red[3].ENA
visible => red[2].ENA
visible => red[1].ENA
visible => red[0].ENA
visible => green[3].ENA
visible => green[2].ENA
visible => green[1].ENA
visible => green[0].ENA
visible => blue[3].ENA
visible => blue[2].ENA
visible => blue[1].ENA
visible => blue[0].ENA
visible => imagex[5].ENA
visible => imagex[4].ENA
visible => imagex[3].ENA
visible => imagex[2].ENA
visible => imagex[1].ENA
visible => imagey[5].ENA
visible => imagey[4].ENA
visible => imagey[3].ENA
visible => imagey[2].ENA
visible => imagey[1].ENA
clock => clock.IN1
num_red[0] <= red[0].DB_MAX_OUTPUT_PORT_TYPE
num_red[1] <= red[1].DB_MAX_OUTPUT_PORT_TYPE
num_red[2] <= red[2].DB_MAX_OUTPUT_PORT_TYPE
num_red[3] <= red[3].DB_MAX_OUTPUT_PORT_TYPE
num_green[0] <= green[0].DB_MAX_OUTPUT_PORT_TYPE
num_green[1] <= green[1].DB_MAX_OUTPUT_PORT_TYPE
num_green[2] <= green[2].DB_MAX_OUTPUT_PORT_TYPE
num_green[3] <= green[3].DB_MAX_OUTPUT_PORT_TYPE
num_blue[0] <= blue[0].DB_MAX_OUTPUT_PORT_TYPE
num_blue[1] <= blue[1].DB_MAX_OUTPUT_PORT_TYPE
num_blue[2] <= blue[2].DB_MAX_OUTPUT_PORT_TYPE
num_blue[3] <= blue[3].DB_MAX_OUTPUT_PORT_TYPE
num_visible <= visible_num.DB_MAX_OUTPUT_PORT_TYPE
x_coor[0] => LessThan0.IN26
x_coor[0] => LessThan1.IN26
x_coor[0] => Add0.IN12
x_coor[1] => Add2.IN22
x_coor[1] => LessThan1.IN25
x_coor[1] => Add0.IN11
x_coor[2] => Add2.IN21
x_coor[2] => Add3.IN20
x_coor[2] => Add0.IN10
x_coor[3] => Add2.IN20
x_coor[3] => Add3.IN19
x_coor[3] => Add0.IN9
x_coor[4] => Add2.IN19
x_coor[4] => Add3.IN18
x_coor[4] => Add0.IN8
x_coor[5] => Add2.IN18
x_coor[5] => Add3.IN17
x_coor[5] => Add0.IN7
x_coor[6] => Add2.IN17
x_coor[6] => Add3.IN16
x_coor[6] => Add0.IN6
x_coor[7] => Add2.IN16
x_coor[7] => Add3.IN15
x_coor[7] => Add0.IN5
x_coor[8] => Add2.IN15
x_coor[8] => Add3.IN14
x_coor[8] => Add0.IN4
x_coor[9] => Add2.IN14
x_coor[9] => Add3.IN13
x_coor[9] => Add0.IN3
x_coor[10] => Add2.IN13
x_coor[10] => Add3.IN12
x_coor[10] => Add0.IN2
x_coor[11] => Add2.IN12
x_coor[11] => Add3.IN11
x_coor[11] => Add0.IN1
y_coor[0] => LessThan2.IN24
y_coor[0] => LessThan3.IN24
y_coor[0] => Add1.IN11
y_coor[1] => Add4.IN20
y_coor[1] => Add5.IN20
y_coor[1] => Add1.IN10
y_coor[2] => Add4.IN19
y_coor[2] => Add5.IN19
y_coor[2] => Add1.IN9
y_coor[3] => Add4.IN18
y_coor[3] => Add5.IN18
y_coor[3] => Add1.IN8
y_coor[4] => Add4.IN17
y_coor[4] => Add5.IN17
y_coor[4] => Add1.IN7
y_coor[5] => Add4.IN16
y_coor[5] => Add5.IN16
y_coor[5] => Add1.IN6
y_coor[6] => Add4.IN15
y_coor[6] => Add5.IN15
y_coor[6] => Add1.IN5
y_coor[7] => Add4.IN14
y_coor[7] => Add5.IN14
y_coor[7] => Add1.IN4
y_coor[8] => Add4.IN13
y_coor[8] => Add5.IN13
y_coor[8] => Add1.IN3
y_coor[9] => Add4.IN12
y_coor[9] => Add5.IN12
y_coor[9] => Add1.IN2
y_coor[10] => Add4.IN11
y_coor[10] => Add5.IN11
y_coor[10] => Add1.IN1
number[0] => number_address[10].DATAA
number[1] => number_address[11].DATAA
number[2] => number_address[12].DATAA
number[3] => number_address[13].DATAA


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:duizendtallen|scoreCounter_Ram:scoreCounter_Ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:duizendtallen|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component
wren_a => altsyncram_klh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_klh1:auto_generated.data_a[0]
data_a[1] => altsyncram_klh1:auto_generated.data_a[1]
data_a[2] => altsyncram_klh1:auto_generated.data_a[2]
data_a[3] => altsyncram_klh1:auto_generated.data_a[3]
data_a[4] => altsyncram_klh1:auto_generated.data_a[4]
data_a[5] => altsyncram_klh1:auto_generated.data_a[5]
data_a[6] => altsyncram_klh1:auto_generated.data_a[6]
data_a[7] => altsyncram_klh1:auto_generated.data_a[7]
data_a[8] => altsyncram_klh1:auto_generated.data_a[8]
data_a[9] => altsyncram_klh1:auto_generated.data_a[9]
data_a[10] => altsyncram_klh1:auto_generated.data_a[10]
data_a[11] => altsyncram_klh1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_klh1:auto_generated.address_a[0]
address_a[1] => altsyncram_klh1:auto_generated.address_a[1]
address_a[2] => altsyncram_klh1:auto_generated.address_a[2]
address_a[3] => altsyncram_klh1:auto_generated.address_a[3]
address_a[4] => altsyncram_klh1:auto_generated.address_a[4]
address_a[5] => altsyncram_klh1:auto_generated.address_a[5]
address_a[6] => altsyncram_klh1:auto_generated.address_a[6]
address_a[7] => altsyncram_klh1:auto_generated.address_a[7]
address_a[8] => altsyncram_klh1:auto_generated.address_a[8]
address_a[9] => altsyncram_klh1:auto_generated.address_a[9]
address_a[10] => altsyncram_klh1:auto_generated.address_a[10]
address_a[11] => altsyncram_klh1:auto_generated.address_a[11]
address_a[12] => altsyncram_klh1:auto_generated.address_a[12]
address_a[13] => altsyncram_klh1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_klh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_klh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_klh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_klh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_klh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_klh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_klh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_klh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_klh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_klh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_klh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_klh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_klh1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:duizendtallen|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component|altsyncram_klh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_97a:decode3.data[0]
address_a[13] => decode_2j9:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a18.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a19.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a20.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a21.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a22.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a23.PORTADATAIN
q_a[0] <= mux_43b:mux2.result[0]
q_a[1] <= mux_43b:mux2.result[1]
q_a[2] <= mux_43b:mux2.result[2]
q_a[3] <= mux_43b:mux2.result[3]
q_a[4] <= mux_43b:mux2.result[4]
q_a[5] <= mux_43b:mux2.result[5]
q_a[6] <= mux_43b:mux2.result[6]
q_a[7] <= mux_43b:mux2.result[7]
q_a[8] <= mux_43b:mux2.result[8]
q_a[9] <= mux_43b:mux2.result[9]
q_a[10] <= mux_43b:mux2.result[10]
q_a[11] <= mux_43b:mux2.result[11]
wren_a => decode_97a:decode3.enable


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:duizendtallen|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component|altsyncram_klh1:auto_generated|decode_97a:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:duizendtallen|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component|altsyncram_klh1:auto_generated|decode_2j9:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ScreamRun|main:main|scoreDisplay:scoreDisplay|number:duizendtallen|scoreCounter_Ram:scoreCounter_Ram|altsyncram:altsyncram_component|altsyncram_klh1:auto_generated|mux_43b:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[0].IN1
data[13] => result_node[1].IN1
data[14] => result_node[2].IN1
data[15] => result_node[3].IN1
data[16] => result_node[4].IN1
data[17] => result_node[5].IN1
data[18] => result_node[6].IN1
data[19] => result_node[7].IN1
data[20] => result_node[8].IN1
data[21] => result_node[9].IN1
data[22] => result_node[10].IN1
data[23] => result_node[11].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


