
build/ovcharka-firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049e4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08004af0  08004af0  00005af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004b30  08004b30  00005b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004b34  08004b34  00005b34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000f8  20000000  08004b38  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000070c  200000f8  08004c30  000060f8  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  20000804  08004c30  00006804  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000060f8  2**0
                  CONTENTS, READONLY
  9 .comment      00000039  00000000  00000000  00006121  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001d0c4  00000000  00000000  0000615a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000046f6  00000000  00000000  0002321e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loclists 0000c0be  00000000  00000000  00027914  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001390  00000000  00000000  000339d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00000e6c  00000000  00000000  00034d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015d53  00000000  00000000  00035bd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00005490  00000000  00000000  0004b927  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_frame  000032ac  00000000  00000000  00050db8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000016d  00000000  00000000  00054064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__aeabi_frsub>:
 800010c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000110:	e002      	b.n	8000118 <__addsf3>
 8000112:	bf00      	nop

08000114 <__aeabi_fsub>:
 8000114:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000118 <__addsf3>:
 8000118:	0042      	lsls	r2, r0, #1
 800011a:	bf1f      	itttt	ne
 800011c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000120:	ea92 0f03 	teqne	r2, r3
 8000124:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000128:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800012c:	d06a      	beq.n	8000204 <__addsf3+0xec>
 800012e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000132:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000136:	bfc1      	itttt	gt
 8000138:	18d2      	addgt	r2, r2, r3
 800013a:	4041      	eorgt	r1, r0
 800013c:	4048      	eorgt	r0, r1
 800013e:	4041      	eorgt	r1, r0
 8000140:	bfb8      	it	lt
 8000142:	425b      	neglt	r3, r3
 8000144:	2b19      	cmp	r3, #25
 8000146:	bf88      	it	hi
 8000148:	4770      	bxhi	lr
 800014a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800014e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000152:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000156:	bf18      	it	ne
 8000158:	4240      	negne	r0, r0
 800015a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800015e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000162:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000166:	bf18      	it	ne
 8000168:	4249      	negne	r1, r1
 800016a:	ea92 0f03 	teq	r2, r3
 800016e:	d03f      	beq.n	80001f0 <__addsf3+0xd8>
 8000170:	f1a2 0201 	sub.w	r2, r2, #1
 8000174:	fa41 fc03 	asr.w	ip, r1, r3
 8000178:	eb10 000c 	adds.w	r0, r0, ip
 800017c:	f1c3 0320 	rsb	r3, r3, #32
 8000180:	fa01 f103 	lsl.w	r1, r1, r3
 8000184:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000188:	d502      	bpl.n	8000190 <__addsf3+0x78>
 800018a:	4249      	negs	r1, r1
 800018c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000190:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000194:	d313      	bcc.n	80001be <__addsf3+0xa6>
 8000196:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800019a:	d306      	bcc.n	80001aa <__addsf3+0x92>
 800019c:	0840      	lsrs	r0, r0, #1
 800019e:	ea4f 0131 	mov.w	r1, r1, rrx
 80001a2:	f102 0201 	add.w	r2, r2, #1
 80001a6:	2afe      	cmp	r2, #254	@ 0xfe
 80001a8:	d251      	bcs.n	800024e <__addsf3+0x136>
 80001aa:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ae:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001b2:	bf08      	it	eq
 80001b4:	f020 0001 	biceq.w	r0, r0, #1
 80001b8:	ea40 0003 	orr.w	r0, r0, r3
 80001bc:	4770      	bx	lr
 80001be:	0049      	lsls	r1, r1, #1
 80001c0:	eb40 0000 	adc.w	r0, r0, r0
 80001c4:	3a01      	subs	r2, #1
 80001c6:	bf28      	it	cs
 80001c8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80001cc:	d2ed      	bcs.n	80001aa <__addsf3+0x92>
 80001ce:	fab0 fc80 	clz	ip, r0
 80001d2:	f1ac 0c08 	sub.w	ip, ip, #8
 80001d6:	ebb2 020c 	subs.w	r2, r2, ip
 80001da:	fa00 f00c 	lsl.w	r0, r0, ip
 80001de:	bfaa      	itet	ge
 80001e0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80001e4:	4252      	neglt	r2, r2
 80001e6:	4318      	orrge	r0, r3
 80001e8:	bfbc      	itt	lt
 80001ea:	40d0      	lsrlt	r0, r2
 80001ec:	4318      	orrlt	r0, r3
 80001ee:	4770      	bx	lr
 80001f0:	f092 0f00 	teq	r2, #0
 80001f4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80001f8:	bf06      	itte	eq
 80001fa:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80001fe:	3201      	addeq	r2, #1
 8000200:	3b01      	subne	r3, #1
 8000202:	e7b5      	b.n	8000170 <__addsf3+0x58>
 8000204:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000208:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800020c:	bf18      	it	ne
 800020e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000212:	d021      	beq.n	8000258 <__addsf3+0x140>
 8000214:	ea92 0f03 	teq	r2, r3
 8000218:	d004      	beq.n	8000224 <__addsf3+0x10c>
 800021a:	f092 0f00 	teq	r2, #0
 800021e:	bf08      	it	eq
 8000220:	4608      	moveq	r0, r1
 8000222:	4770      	bx	lr
 8000224:	ea90 0f01 	teq	r0, r1
 8000228:	bf1c      	itt	ne
 800022a:	2000      	movne	r0, #0
 800022c:	4770      	bxne	lr
 800022e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000232:	d104      	bne.n	800023e <__addsf3+0x126>
 8000234:	0040      	lsls	r0, r0, #1
 8000236:	bf28      	it	cs
 8000238:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800023c:	4770      	bx	lr
 800023e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000242:	bf3c      	itt	cc
 8000244:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000248:	4770      	bxcc	lr
 800024a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800024e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000252:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000256:	4770      	bx	lr
 8000258:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800025c:	bf16      	itet	ne
 800025e:	4608      	movne	r0, r1
 8000260:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000264:	4601      	movne	r1, r0
 8000266:	0242      	lsls	r2, r0, #9
 8000268:	bf06      	itte	eq
 800026a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800026e:	ea90 0f01 	teqeq	r0, r1
 8000272:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000276:	4770      	bx	lr

08000278 <__aeabi_ui2f>:
 8000278:	f04f 0300 	mov.w	r3, #0
 800027c:	e004      	b.n	8000288 <__aeabi_i2f+0x8>
 800027e:	bf00      	nop

08000280 <__aeabi_i2f>:
 8000280:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000284:	bf48      	it	mi
 8000286:	4240      	negmi	r0, r0
 8000288:	ea5f 0c00 	movs.w	ip, r0
 800028c:	bf08      	it	eq
 800028e:	4770      	bxeq	lr
 8000290:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000294:	4601      	mov	r1, r0
 8000296:	f04f 0000 	mov.w	r0, #0
 800029a:	e01c      	b.n	80002d6 <__aeabi_l2f+0x2a>

0800029c <__aeabi_ul2f>:
 800029c:	ea50 0201 	orrs.w	r2, r0, r1
 80002a0:	bf08      	it	eq
 80002a2:	4770      	bxeq	lr
 80002a4:	f04f 0300 	mov.w	r3, #0
 80002a8:	e00a      	b.n	80002c0 <__aeabi_l2f+0x14>
 80002aa:	bf00      	nop

080002ac <__aeabi_l2f>:
 80002ac:	ea50 0201 	orrs.w	r2, r0, r1
 80002b0:	bf08      	it	eq
 80002b2:	4770      	bxeq	lr
 80002b4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002b8:	d502      	bpl.n	80002c0 <__aeabi_l2f+0x14>
 80002ba:	4240      	negs	r0, r0
 80002bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002c0:	ea5f 0c01 	movs.w	ip, r1
 80002c4:	bf02      	ittt	eq
 80002c6:	4684      	moveq	ip, r0
 80002c8:	4601      	moveq	r1, r0
 80002ca:	2000      	moveq	r0, #0
 80002cc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80002d0:	bf08      	it	eq
 80002d2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80002d6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80002da:	fabc f28c 	clz	r2, ip
 80002de:	3a08      	subs	r2, #8
 80002e0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80002e4:	db10      	blt.n	8000308 <__aeabi_l2f+0x5c>
 80002e6:	fa01 fc02 	lsl.w	ip, r1, r2
 80002ea:	4463      	add	r3, ip
 80002ec:	fa00 fc02 	lsl.w	ip, r0, r2
 80002f0:	f1c2 0220 	rsb	r2, r2, #32
 80002f4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f8:	fa20 f202 	lsr.w	r2, r0, r2
 80002fc:	eb43 0002 	adc.w	r0, r3, r2
 8000300:	bf08      	it	eq
 8000302:	f020 0001 	biceq.w	r0, r0, #1
 8000306:	4770      	bx	lr
 8000308:	f102 0220 	add.w	r2, r2, #32
 800030c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000310:	f1c2 0220 	rsb	r2, r2, #32
 8000314:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000318:	fa21 f202 	lsr.w	r2, r1, r2
 800031c:	eb43 0002 	adc.w	r0, r3, r2
 8000320:	bf08      	it	eq
 8000322:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000326:	4770      	bx	lr

08000328 <__aeabi_fmul>:
 8000328:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800032c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000330:	bf1e      	ittt	ne
 8000332:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000336:	ea92 0f0c 	teqne	r2, ip
 800033a:	ea93 0f0c 	teqne	r3, ip
 800033e:	d06f      	beq.n	8000420 <__aeabi_fmul+0xf8>
 8000340:	441a      	add	r2, r3
 8000342:	ea80 0c01 	eor.w	ip, r0, r1
 8000346:	0240      	lsls	r0, r0, #9
 8000348:	bf18      	it	ne
 800034a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800034e:	d01e      	beq.n	800038e <__aeabi_fmul+0x66>
 8000350:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000354:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000358:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800035c:	fba0 3101 	umull	r3, r1, r0, r1
 8000360:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000364:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000368:	bf3e      	ittt	cc
 800036a:	0049      	lslcc	r1, r1, #1
 800036c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000370:	005b      	lslcc	r3, r3, #1
 8000372:	ea40 0001 	orr.w	r0, r0, r1
 8000376:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 800037a:	2afd      	cmp	r2, #253	@ 0xfd
 800037c:	d81d      	bhi.n	80003ba <__aeabi_fmul+0x92>
 800037e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000382:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000386:	bf08      	it	eq
 8000388:	f020 0001 	biceq.w	r0, r0, #1
 800038c:	4770      	bx	lr
 800038e:	f090 0f00 	teq	r0, #0
 8000392:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000396:	bf08      	it	eq
 8000398:	0249      	lsleq	r1, r1, #9
 800039a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800039e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003a2:	3a7f      	subs	r2, #127	@ 0x7f
 80003a4:	bfc2      	ittt	gt
 80003a6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003aa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ae:	4770      	bxgt	lr
 80003b0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003b4:	f04f 0300 	mov.w	r3, #0
 80003b8:	3a01      	subs	r2, #1
 80003ba:	dc5d      	bgt.n	8000478 <__aeabi_fmul+0x150>
 80003bc:	f112 0f19 	cmn.w	r2, #25
 80003c0:	bfdc      	itt	le
 80003c2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80003c6:	4770      	bxle	lr
 80003c8:	f1c2 0200 	rsb	r2, r2, #0
 80003cc:	0041      	lsls	r1, r0, #1
 80003ce:	fa21 f102 	lsr.w	r1, r1, r2
 80003d2:	f1c2 0220 	rsb	r2, r2, #32
 80003d6:	fa00 fc02 	lsl.w	ip, r0, r2
 80003da:	ea5f 0031 	movs.w	r0, r1, rrx
 80003de:	f140 0000 	adc.w	r0, r0, #0
 80003e2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80003e6:	bf08      	it	eq
 80003e8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80003ec:	4770      	bx	lr
 80003ee:	f092 0f00 	teq	r2, #0
 80003f2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80003f6:	bf02      	ittt	eq
 80003f8:	0040      	lsleq	r0, r0, #1
 80003fa:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80003fe:	3a01      	subeq	r2, #1
 8000400:	d0f9      	beq.n	80003f6 <__aeabi_fmul+0xce>
 8000402:	ea40 000c 	orr.w	r0, r0, ip
 8000406:	f093 0f00 	teq	r3, #0
 800040a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800040e:	bf02      	ittt	eq
 8000410:	0049      	lsleq	r1, r1, #1
 8000412:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000416:	3b01      	subeq	r3, #1
 8000418:	d0f9      	beq.n	800040e <__aeabi_fmul+0xe6>
 800041a:	ea41 010c 	orr.w	r1, r1, ip
 800041e:	e78f      	b.n	8000340 <__aeabi_fmul+0x18>
 8000420:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000424:	ea92 0f0c 	teq	r2, ip
 8000428:	bf18      	it	ne
 800042a:	ea93 0f0c 	teqne	r3, ip
 800042e:	d00a      	beq.n	8000446 <__aeabi_fmul+0x11e>
 8000430:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000434:	bf18      	it	ne
 8000436:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800043a:	d1d8      	bne.n	80003ee <__aeabi_fmul+0xc6>
 800043c:	ea80 0001 	eor.w	r0, r0, r1
 8000440:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000444:	4770      	bx	lr
 8000446:	f090 0f00 	teq	r0, #0
 800044a:	bf17      	itett	ne
 800044c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000450:	4608      	moveq	r0, r1
 8000452:	f091 0f00 	teqne	r1, #0
 8000456:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800045a:	d014      	beq.n	8000486 <__aeabi_fmul+0x15e>
 800045c:	ea92 0f0c 	teq	r2, ip
 8000460:	d101      	bne.n	8000466 <__aeabi_fmul+0x13e>
 8000462:	0242      	lsls	r2, r0, #9
 8000464:	d10f      	bne.n	8000486 <__aeabi_fmul+0x15e>
 8000466:	ea93 0f0c 	teq	r3, ip
 800046a:	d103      	bne.n	8000474 <__aeabi_fmul+0x14c>
 800046c:	024b      	lsls	r3, r1, #9
 800046e:	bf18      	it	ne
 8000470:	4608      	movne	r0, r1
 8000472:	d108      	bne.n	8000486 <__aeabi_fmul+0x15e>
 8000474:	ea80 0001 	eor.w	r0, r0, r1
 8000478:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800047c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000480:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000484:	4770      	bx	lr
 8000486:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800048a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 800048e:	4770      	bx	lr

08000490 <__aeabi_fdiv>:
 8000490:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000494:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000498:	bf1e      	ittt	ne
 800049a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800049e:	ea92 0f0c 	teqne	r2, ip
 80004a2:	ea93 0f0c 	teqne	r3, ip
 80004a6:	d069      	beq.n	800057c <__aeabi_fdiv+0xec>
 80004a8:	eba2 0203 	sub.w	r2, r2, r3
 80004ac:	ea80 0c01 	eor.w	ip, r0, r1
 80004b0:	0249      	lsls	r1, r1, #9
 80004b2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004b6:	d037      	beq.n	8000528 <__aeabi_fdiv+0x98>
 80004b8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004bc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80004c0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80004c4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80004c8:	428b      	cmp	r3, r1
 80004ca:	bf38      	it	cc
 80004cc:	005b      	lslcc	r3, r3, #1
 80004ce:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 80004d2:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 80004d6:	428b      	cmp	r3, r1
 80004d8:	bf24      	itt	cs
 80004da:	1a5b      	subcs	r3, r3, r1
 80004dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80004e0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80004e4:	bf24      	itt	cs
 80004e6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80004ea:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80004ee:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80004f2:	bf24      	itt	cs
 80004f4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80004f8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80004fc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000500:	bf24      	itt	cs
 8000502:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000506:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800050a:	011b      	lsls	r3, r3, #4
 800050c:	bf18      	it	ne
 800050e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000512:	d1e0      	bne.n	80004d6 <__aeabi_fdiv+0x46>
 8000514:	2afd      	cmp	r2, #253	@ 0xfd
 8000516:	f63f af50 	bhi.w	80003ba <__aeabi_fmul+0x92>
 800051a:	428b      	cmp	r3, r1
 800051c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000520:	bf08      	it	eq
 8000522:	f020 0001 	biceq.w	r0, r0, #1
 8000526:	4770      	bx	lr
 8000528:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800052c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000530:	327f      	adds	r2, #127	@ 0x7f
 8000532:	bfc2      	ittt	gt
 8000534:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000538:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800053c:	4770      	bxgt	lr
 800053e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000542:	f04f 0300 	mov.w	r3, #0
 8000546:	3a01      	subs	r2, #1
 8000548:	e737      	b.n	80003ba <__aeabi_fmul+0x92>
 800054a:	f092 0f00 	teq	r2, #0
 800054e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000552:	bf02      	ittt	eq
 8000554:	0040      	lsleq	r0, r0, #1
 8000556:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800055a:	3a01      	subeq	r2, #1
 800055c:	d0f9      	beq.n	8000552 <__aeabi_fdiv+0xc2>
 800055e:	ea40 000c 	orr.w	r0, r0, ip
 8000562:	f093 0f00 	teq	r3, #0
 8000566:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800056a:	bf02      	ittt	eq
 800056c:	0049      	lsleq	r1, r1, #1
 800056e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000572:	3b01      	subeq	r3, #1
 8000574:	d0f9      	beq.n	800056a <__aeabi_fdiv+0xda>
 8000576:	ea41 010c 	orr.w	r1, r1, ip
 800057a:	e795      	b.n	80004a8 <__aeabi_fdiv+0x18>
 800057c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000580:	ea92 0f0c 	teq	r2, ip
 8000584:	d108      	bne.n	8000598 <__aeabi_fdiv+0x108>
 8000586:	0242      	lsls	r2, r0, #9
 8000588:	f47f af7d 	bne.w	8000486 <__aeabi_fmul+0x15e>
 800058c:	ea93 0f0c 	teq	r3, ip
 8000590:	f47f af70 	bne.w	8000474 <__aeabi_fmul+0x14c>
 8000594:	4608      	mov	r0, r1
 8000596:	e776      	b.n	8000486 <__aeabi_fmul+0x15e>
 8000598:	ea93 0f0c 	teq	r3, ip
 800059c:	d104      	bne.n	80005a8 <__aeabi_fdiv+0x118>
 800059e:	024b      	lsls	r3, r1, #9
 80005a0:	f43f af4c 	beq.w	800043c <__aeabi_fmul+0x114>
 80005a4:	4608      	mov	r0, r1
 80005a6:	e76e      	b.n	8000486 <__aeabi_fmul+0x15e>
 80005a8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ac:	bf18      	it	ne
 80005ae:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005b2:	d1ca      	bne.n	800054a <__aeabi_fdiv+0xba>
 80005b4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005b8:	f47f af5c 	bne.w	8000474 <__aeabi_fmul+0x14c>
 80005bc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80005c0:	f47f af3c 	bne.w	800043c <__aeabi_fmul+0x114>
 80005c4:	e75f      	b.n	8000486 <__aeabi_fmul+0x15e>
 80005c6:	bf00      	nop

080005c8 <__aeabi_f2iz>:
 80005c8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80005cc:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80005d0:	d30f      	bcc.n	80005f2 <__aeabi_f2iz+0x2a>
 80005d2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80005d6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80005da:	d90d      	bls.n	80005f8 <__aeabi_f2iz+0x30>
 80005dc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80005e0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80005e4:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80005e8:	fa23 f002 	lsr.w	r0, r3, r2
 80005ec:	bf18      	it	ne
 80005ee:	4240      	negne	r0, r0
 80005f0:	4770      	bx	lr
 80005f2:	f04f 0000 	mov.w	r0, #0
 80005f6:	4770      	bx	lr
 80005f8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80005fc:	d101      	bne.n	8000602 <__aeabi_f2iz+0x3a>
 80005fe:	0242      	lsls	r2, r0, #9
 8000600:	d105      	bne.n	800060e <__aeabi_f2iz+0x46>
 8000602:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000606:	bf08      	it	eq
 8000608:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800060c:	4770      	bx	lr
 800060e:	f04f 0000 	mov.w	r0, #0
 8000612:	4770      	bx	lr

08000614 <__do_global_dtors_aux>:
 8000614:	b510      	push	{r4, lr}
 8000616:	4c05      	ldr	r4, [pc, #20]	@ (800062c <__do_global_dtors_aux+0x18>)
 8000618:	7823      	ldrb	r3, [r4, #0]
 800061a:	b933      	cbnz	r3, 800062a <__do_global_dtors_aux+0x16>
 800061c:	4b04      	ldr	r3, [pc, #16]	@ (8000630 <__do_global_dtors_aux+0x1c>)
 800061e:	b113      	cbz	r3, 8000626 <__do_global_dtors_aux+0x12>
 8000620:	4804      	ldr	r0, [pc, #16]	@ (8000634 <__do_global_dtors_aux+0x20>)
 8000622:	f3af 8000 	nop.w
 8000626:	2301      	movs	r3, #1
 8000628:	7023      	strb	r3, [r4, #0]
 800062a:	bd10      	pop	{r4, pc}
 800062c:	200000f8 	.word	0x200000f8
 8000630:	00000000 	.word	0x00000000
 8000634:	08004ad8 	.word	0x08004ad8

08000638 <frame_dummy>:
 8000638:	b508      	push	{r3, lr}
 800063a:	4b03      	ldr	r3, [pc, #12]	@ (8000648 <frame_dummy+0x10>)
 800063c:	b11b      	cbz	r3, 8000646 <frame_dummy+0xe>
 800063e:	4903      	ldr	r1, [pc, #12]	@ (800064c <frame_dummy+0x14>)
 8000640:	4803      	ldr	r0, [pc, #12]	@ (8000650 <frame_dummy+0x18>)
 8000642:	f3af 8000 	nop.w
 8000646:	bd08      	pop	{r3, pc}
 8000648:	00000000 	.word	0x00000000
 800064c:	200000fc 	.word	0x200000fc
 8000650:	08004ad8 	.word	0x08004ad8

08000654 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000654:	b500      	push	{lr}
 8000656:	b085      	sub	sp, #20

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000658:	2300      	movs	r3, #0
 800065a:	9301      	str	r3, [sp, #4]
 800065c:	9302      	str	r3, [sp, #8]
 800065e:	9303      	str	r3, [sp, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000660:	4817      	ldr	r0, [pc, #92]	@ (80006c0 <MX_ADC1_Init+0x6c>)
 8000662:	4a18      	ldr	r2, [pc, #96]	@ (80006c4 <MX_ADC1_Init+0x70>)
 8000664:	6002      	str	r2, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000666:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800066a:	6082      	str	r2, [r0, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800066c:	7303      	strb	r3, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800066e:	7503      	strb	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000670:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000674:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000676:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000678:	2302      	movs	r3, #2
 800067a:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800067c:	f001 fe3e 	bl	80022fc <HAL_ADC_Init>
 8000680:	b9a8      	cbnz	r0, 80006ae <MX_ADC1_Init+0x5a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000682:	2303      	movs	r3, #3
 8000684:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000686:	2301      	movs	r3, #1
 8000688:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800068a:	2307      	movs	r3, #7
 800068c:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800068e:	a901      	add	r1, sp, #4
 8000690:	480b      	ldr	r0, [pc, #44]	@ (80006c0 <MX_ADC1_Init+0x6c>)
 8000692:	f001 fc8b 	bl	8001fac <HAL_ADC_ConfigChannel>
 8000696:	b968      	cbnz	r0, 80006b4 <MX_ADC1_Init+0x60>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000698:	2302      	movs	r3, #2
 800069a:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800069c:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800069e:	a901      	add	r1, sp, #4
 80006a0:	4807      	ldr	r0, [pc, #28]	@ (80006c0 <MX_ADC1_Init+0x6c>)
 80006a2:	f001 fc83 	bl	8001fac <HAL_ADC_ConfigChannel>
 80006a6:	b940      	cbnz	r0, 80006ba <MX_ADC1_Init+0x66>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006a8:	b005      	add	sp, #20
 80006aa:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80006ae:	f000 fbb5 	bl	8000e1c <Error_Handler>
 80006b2:	e7e6      	b.n	8000682 <MX_ADC1_Init+0x2e>
    Error_Handler();
 80006b4:	f000 fbb2 	bl	8000e1c <Error_Handler>
 80006b8:	e7ee      	b.n	8000698 <MX_ADC1_Init+0x44>
    Error_Handler();
 80006ba:	f000 fbaf 	bl	8000e1c <Error_Handler>
}
 80006be:	e7f3      	b.n	80006a8 <MX_ADC1_Init+0x54>
 80006c0:	20000158 	.word	0x20000158
 80006c4:	40012400 	.word	0x40012400

080006c8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006c8:	b510      	push	{r4, lr}
 80006ca:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006cc:	2300      	movs	r3, #0
 80006ce:	9302      	str	r3, [sp, #8]
 80006d0:	9303      	str	r3, [sp, #12]
 80006d2:	9304      	str	r3, [sp, #16]
 80006d4:	9305      	str	r3, [sp, #20]
  if(adcHandle->Instance==ADC1)
 80006d6:	6802      	ldr	r2, [r0, #0]
 80006d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000758 <HAL_ADC_MspInit+0x90>)
 80006da:	429a      	cmp	r2, r3
 80006dc:	d001      	beq.n	80006e2 <HAL_ADC_MspInit+0x1a>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006de:	b006      	add	sp, #24
 80006e0:	bd10      	pop	{r4, pc}
 80006e2:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 80006e4:	f503 436c 	add.w	r3, r3, #60416	@ 0xec00
 80006e8:	699a      	ldr	r2, [r3, #24]
 80006ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80006ee:	619a      	str	r2, [r3, #24]
 80006f0:	699a      	ldr	r2, [r3, #24]
 80006f2:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 80006f6:	9200      	str	r2, [sp, #0]
 80006f8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fa:	699a      	ldr	r2, [r3, #24]
 80006fc:	f042 0204 	orr.w	r2, r2, #4
 8000700:	619a      	str	r2, [r3, #24]
 8000702:	699b      	ldr	r3, [r3, #24]
 8000704:	f003 0304 	and.w	r3, r3, #4
 8000708:	9301      	str	r3, [sp, #4]
 800070a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = CS2_Pin|CS1_Pin;
 800070c:	230c      	movs	r3, #12
 800070e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000710:	2303      	movs	r3, #3
 8000712:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000714:	a902      	add	r1, sp, #8
 8000716:	4811      	ldr	r0, [pc, #68]	@ (800075c <HAL_ADC_MspInit+0x94>)
 8000718:	f002 f902 	bl	8002920 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 800071c:	4810      	ldr	r0, [pc, #64]	@ (8000760 <HAL_ADC_MspInit+0x98>)
 800071e:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <HAL_ADC_MspInit+0x9c>)
 8000720:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000722:	2300      	movs	r3, #0
 8000724:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000726:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000728:	2380      	movs	r3, #128	@ 0x80
 800072a:	60c3      	str	r3, [r0, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800072c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000730:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000732:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000736:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000738:	2320      	movs	r3, #32
 800073a:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800073c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000740:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000742:	f001 ff6d 	bl	8002620 <HAL_DMA_Init>
 8000746:	b918      	cbnz	r0, 8000750 <HAL_ADC_MspInit+0x88>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000748:	4b05      	ldr	r3, [pc, #20]	@ (8000760 <HAL_ADC_MspInit+0x98>)
 800074a:	6223      	str	r3, [r4, #32]
 800074c:	625c      	str	r4, [r3, #36]	@ 0x24
}
 800074e:	e7c6      	b.n	80006de <HAL_ADC_MspInit+0x16>
      Error_Handler();
 8000750:	f000 fb64 	bl	8000e1c <Error_Handler>
 8000754:	e7f8      	b.n	8000748 <HAL_ADC_MspInit+0x80>
 8000756:	bf00      	nop
 8000758:	40012400 	.word	0x40012400
 800075c:	40010800 	.word	0x40010800
 8000760:	20000114 	.word	0x20000114
 8000764:	40020008 	.word	0x40020008

08000768 <adc_cur_init>:
int16_t CS_ADC_M2_Offset = 2055;
float CS_ADC_M1_Gain = 0.00107;
float CS_ADC_M2_Gain = 0.00107;

void adc_cur_init()
{
 8000768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    // Starting DMA for capturing current measures from ADC
    HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc, 2);
 800076a:	4c0f      	ldr	r4, [pc, #60]	@ (80007a8 <adc_cur_init+0x40>)
 800076c:	2202      	movs	r2, #2
 800076e:	4621      	mov	r1, r4
 8000770:	480e      	ldr	r0, [pc, #56]	@ (80007ac <adc_cur_init+0x44>)
 8000772:	f001 fcff 	bl	8002174 <HAL_ADC_Start_DMA>

    // Initia;lization of filters
    // filter1 = initEMA_iq18(0.005, _IQ18(CS_ADC_M1_Offset));
    // filter2 = initEMA_iq18(0.005, _IQ18(CS_ADC_M2_Offset));
    filter1 = initEMA_iq18(0.005, _IQ18(CS_ADC_M1_Offset));
 8000776:	4e0e      	ldr	r6, [pc, #56]	@ (80007b0 <adc_cur_init+0x48>)
 8000778:	f9b6 1000 	ldrsh.w	r1, [r6]
 800077c:	4f0d      	ldr	r7, [pc, #52]	@ (80007b4 <adc_cur_init+0x4c>)
 800077e:	0489      	lsls	r1, r1, #18
 8000780:	4638      	mov	r0, r7
 8000782:	f000 f974 	bl	8000a6e <initEMA_iq18>
 8000786:	4b0c      	ldr	r3, [pc, #48]	@ (80007b8 <adc_cur_init+0x50>)
 8000788:	6018      	str	r0, [r3, #0]
    filter2 = initEMA_iq18(0.005, _IQ18(CS_ADC_M2_Offset));
 800078a:	4d0c      	ldr	r5, [pc, #48]	@ (80007bc <adc_cur_init+0x54>)
 800078c:	f9b5 1000 	ldrsh.w	r1, [r5]
 8000790:	0489      	lsls	r1, r1, #18
 8000792:	4638      	mov	r0, r7
 8000794:	f000 f96b 	bl	8000a6e <initEMA_iq18>
 8000798:	4b09      	ldr	r3, [pc, #36]	@ (80007c0 <adc_cur_init+0x58>)
 800079a:	6018      	str	r0, [r3, #0]
    adc[0] = CS_ADC_M1_Offset;
 800079c:	8833      	ldrh	r3, [r6, #0]
 800079e:	8023      	strh	r3, [r4, #0]
    adc[1] = CS_ADC_M2_Offset;
 80007a0:	882b      	ldrh	r3, [r5, #0]
 80007a2:	8063      	strh	r3, [r4, #2]
}
 80007a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20000198 	.word	0x20000198
 80007ac:	20000158 	.word	0x20000158
 80007b0:	2000000a 	.word	0x2000000a
 80007b4:	3ba3d70a 	.word	0x3ba3d70a
 80007b8:	2000018c 	.word	0x2000018c
 80007bc:	20000008 	.word	0x20000008
 80007c0:	20000188 	.word	0x20000188

080007c4 <adc_callback_handler>:

void adc_callback_handler()
{
 80007c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    _iq18 adc0_filtered = updateEMA_iq18(filter1, _IQ18(adc[0]));
 80007c6:	4f19      	ldr	r7, [pc, #100]	@ (800082c <adc_callback_handler+0x68>)
 80007c8:	8839      	ldrh	r1, [r7, #0]
 80007ca:	0489      	lsls	r1, r1, #18
 80007cc:	4b18      	ldr	r3, [pc, #96]	@ (8000830 <adc_callback_handler+0x6c>)
 80007ce:	6818      	ldr	r0, [r3, #0]
 80007d0:	f000 f960 	bl	8000a94 <updateEMA_iq18>
 80007d4:	4605      	mov	r5, r0
    current[0] = _IQ18mpy((adc0_filtered - _IQ18(CS_ADC_M1_Offset)), _IQ18(CS_ADC_M1_Gain));
 80007d6:	4b17      	ldr	r3, [pc, #92]	@ (8000834 <adc_callback_handler+0x70>)
 80007d8:	f9b3 4000 	ldrsh.w	r4, [r3]
 80007dc:	04a4      	lsls	r4, r4, #18
 80007de:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 80007e2:	4b15      	ldr	r3, [pc, #84]	@ (8000838 <adc_callback_handler+0x74>)
 80007e4:	6818      	ldr	r0, [r3, #0]
 80007e6:	f7ff fd9f 	bl	8000328 <__aeabi_fmul>
 80007ea:	f7ff feed 	bl	80005c8 <__aeabi_f2iz>
 80007ee:	4601      	mov	r1, r0
 80007f0:	1b28      	subs	r0, r5, r4
 80007f2:	f004 f86f 	bl	80048d4 <_IQ18mpy>
 80007f6:	4e11      	ldr	r6, [pc, #68]	@ (800083c <adc_callback_handler+0x78>)
 80007f8:	6030      	str	r0, [r6, #0]

    _iq18 adc1_filtered = updateEMA_iq18(filter2, _IQ18(adc[1]));
 80007fa:	8879      	ldrh	r1, [r7, #2]
 80007fc:	0489      	lsls	r1, r1, #18
 80007fe:	4b10      	ldr	r3, [pc, #64]	@ (8000840 <adc_callback_handler+0x7c>)
 8000800:	6818      	ldr	r0, [r3, #0]
 8000802:	f000 f947 	bl	8000a94 <updateEMA_iq18>
 8000806:	4605      	mov	r5, r0
    current[1] = _IQ18mpy((adc1_filtered - _IQ18(CS_ADC_M2_Offset)), _IQ18(CS_ADC_M2_Gain));
 8000808:	4b0e      	ldr	r3, [pc, #56]	@ (8000844 <adc_callback_handler+0x80>)
 800080a:	f9b3 4000 	ldrsh.w	r4, [r3]
 800080e:	04a4      	lsls	r4, r4, #18
 8000810:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8000814:	4b0c      	ldr	r3, [pc, #48]	@ (8000848 <adc_callback_handler+0x84>)
 8000816:	6818      	ldr	r0, [r3, #0]
 8000818:	f7ff fd86 	bl	8000328 <__aeabi_fmul>
 800081c:	f7ff fed4 	bl	80005c8 <__aeabi_f2iz>
 8000820:	4601      	mov	r1, r0
 8000822:	1b28      	subs	r0, r5, r4
 8000824:	f004 f856 	bl	80048d4 <_IQ18mpy>
 8000828:	6070      	str	r0, [r6, #4]
}
 800082a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800082c:	20000198 	.word	0x20000198
 8000830:	2000018c 	.word	0x2000018c
 8000834:	2000000a 	.word	0x2000000a
 8000838:	20000004 	.word	0x20000004
 800083c:	20000190 	.word	0x20000190
 8000840:	20000188 	.word	0x20000188
 8000844:	20000008 	.word	0x20000008
 8000848:	20000000 	.word	0x20000000

0800084c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800084c:	b508      	push	{r3, lr}
    adc_callback_handler();
 800084e:	f7ff ffb9 	bl	80007c4 <adc_callback_handler>
 8000852:	bd08      	pop	{r3, pc}

08000854 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000854:	b500      	push	{lr}
 8000856:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000858:	4b1a      	ldr	r3, [pc, #104]	@ (80008c4 <MX_DMA_Init+0x70>)
 800085a:	695a      	ldr	r2, [r3, #20]
 800085c:	f042 0201 	orr.w	r2, r2, #1
 8000860:	615a      	str	r2, [r3, #20]
 8000862:	695b      	ldr	r3, [r3, #20]
 8000864:	f003 0301 	and.w	r3, r3, #1
 8000868:	9301      	str	r3, [sp, #4]
 800086a:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800086c:	2200      	movs	r2, #0
 800086e:	4611      	mov	r1, r2
 8000870:	200b      	movs	r0, #11
 8000872:	f001 fe8d 	bl	8002590 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000876:	200b      	movs	r0, #11
 8000878:	f001 fe9a 	bl	80025b0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800087c:	2200      	movs	r2, #0
 800087e:	4611      	mov	r1, r2
 8000880:	200c      	movs	r0, #12
 8000882:	f001 fe85 	bl	8002590 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000886:	200c      	movs	r0, #12
 8000888:	f001 fe92 	bl	80025b0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800088c:	2200      	movs	r2, #0
 800088e:	4611      	mov	r1, r2
 8000890:	200d      	movs	r0, #13
 8000892:	f001 fe7d 	bl	8002590 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000896:	200d      	movs	r0, #13
 8000898:	f001 fe8a 	bl	80025b0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800089c:	2200      	movs	r2, #0
 800089e:	4611      	mov	r1, r2
 80008a0:	200e      	movs	r0, #14
 80008a2:	f001 fe75 	bl	8002590 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80008a6:	200e      	movs	r0, #14
 80008a8:	f001 fe82 	bl	80025b0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80008ac:	2200      	movs	r2, #0
 80008ae:	4611      	mov	r1, r2
 80008b0:	200f      	movs	r0, #15
 80008b2:	f001 fe6d 	bl	8002590 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80008b6:	200f      	movs	r0, #15
 80008b8:	f001 fe7a 	bl	80025b0 <HAL_NVIC_EnableIRQ>

}
 80008bc:	b003      	add	sp, #12
 80008be:	f85d fb04 	ldr.w	pc, [sp], #4
 80008c2:	bf00      	nop
 80008c4:	40021000 	.word	0x40021000

080008c8 <drv8106_read_reg_blocking>:
uint8_t drv8106_cur_read_addr;
uint8_t drv8106_read_flag;


void drv8106_read_reg_blocking(drv8106_t* drv_inst, uint8_t reg_addr)
{
 80008c8:	b510      	push	{r4, lr}
 80008ca:	b084      	sub	sp, #16
 80008cc:	4604      	mov	r4, r0
    uint16_t tx = (reg_addr | DRV8106_READ_MASK) << 8;
 80008ce:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 80008d2:	0209      	lsls	r1, r1, #8
 80008d4:	f8ad 100e 	strh.w	r1, [sp, #14]

    HAL_GPIO_WritePin(drv_inst->CS_PORT, drv_inst->CS_PIN, GPIO_PIN_RESET);
 80008d8:	2200      	movs	r2, #0
 80008da:	8901      	ldrh	r1, [r0, #8]
 80008dc:	6840      	ldr	r0, [r0, #4]
 80008de:	f002 f934 	bl	8002b4a <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(drv_inst->spi_handler_ptr, (uint8_t*)&tx, (uint8_t*)&drv_inst->rxbuff, 1, HAL_MAX_DELAY);
 80008e2:	4622      	mov	r2, r4
 80008e4:	f852 0b0a 	ldr.w	r0, [r2], #10
 80008e8:	f04f 33ff 	mov.w	r3, #4294967295
 80008ec:	9300      	str	r3, [sp, #0]
 80008ee:	2301      	movs	r3, #1
 80008f0:	f10d 010e 	add.w	r1, sp, #14
 80008f4:	f002 fe2d 	bl	8003552 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(drv_inst->CS_PORT, drv_inst->CS_PIN, GPIO_PIN_SET);
 80008f8:	2201      	movs	r2, #1
 80008fa:	8921      	ldrh	r1, [r4, #8]
 80008fc:	6860      	ldr	r0, [r4, #4]
 80008fe:	f002 f924 	bl	8002b4a <HAL_GPIO_WritePin>
    // HAL_Delay(1); // in case it doesnt manage to flip CS
}
 8000902:	b004      	add	sp, #16
 8000904:	bd10      	pop	{r4, pc}

08000906 <drv8106_write_reg_blocking>:

void drv8106_write_reg_blocking(drv8106_t* drv_inst, uint8_t reg_addr, uint8_t data){
 8000906:	b510      	push	{r4, lr}
 8000908:	b084      	sub	sp, #16
 800090a:	4604      	mov	r4, r0
    uint16_t tx;
    tx = (reg_addr << 8) | data;
 800090c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000910:	f8ad 200e 	strh.w	r2, [sp, #14]

    HAL_GPIO_WritePin(drv_inst->CS_PORT, drv_inst->CS_PIN, GPIO_PIN_RESET);
 8000914:	2200      	movs	r2, #0
 8000916:	8901      	ldrh	r1, [r0, #8]
 8000918:	6840      	ldr	r0, [r0, #4]
 800091a:	f002 f916 	bl	8002b4a <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(drv_inst->spi_handler_ptr, (uint8_t*)&tx, (uint8_t*)&drv_inst->rxbuff, 1, HAL_MAX_DELAY);
 800091e:	4622      	mov	r2, r4
 8000920:	f852 0b0a 	ldr.w	r0, [r2], #10
 8000924:	f04f 33ff 	mov.w	r3, #4294967295
 8000928:	9300      	str	r3, [sp, #0]
 800092a:	2301      	movs	r3, #1
 800092c:	f10d 010e 	add.w	r1, sp, #14
 8000930:	f002 fe0f 	bl	8003552 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(drv_inst->CS_PORT, drv_inst->CS_PIN, GPIO_PIN_SET);
 8000934:	2201      	movs	r2, #1
 8000936:	8921      	ldrh	r1, [r4, #8]
 8000938:	6860      	ldr	r0, [r4, #4]
 800093a:	f002 f906 	bl	8002b4a <HAL_GPIO_WritePin>
    // HAL_Delay(1); // in case it doesnt manage to flip CS
}
 800093e:	b004      	add	sp, #16
 8000940:	bd10      	pop	{r4, pc}

08000942 <drv8106_read_all_blocking>:


void drv8106_read_all_blocking(drv8106_t* drv_inst){
 8000942:	b510      	push	{r4, lr}
 8000944:	4604      	mov	r4, r0

    drv8106_read_reg_blocking(drv_inst, DRV8106_IC_STAT_1);
 8000946:	2100      	movs	r1, #0
 8000948:	f7ff ffbe 	bl	80008c8 <drv8106_read_reg_blocking>
    drv_inst->register_map.IC_STAT_1 = (uint8_t)(drv_inst->rxbuff & 0xFF);
 800094c:	7aa3      	ldrb	r3, [r4, #10]
 800094e:	73a3      	strb	r3, [r4, #14]

    drv8106_read_reg_blocking(drv_inst, DRV8106_VGS_VDS_STAT);
 8000950:	2101      	movs	r1, #1
 8000952:	4620      	mov	r0, r4
 8000954:	f7ff ffb8 	bl	80008c8 <drv8106_read_reg_blocking>
    drv_inst->register_map.VGS_VDS_STAT = (uint8_t)(drv_inst->rxbuff & 0xFF);
 8000958:	7aa3      	ldrb	r3, [r4, #10]
 800095a:	73e3      	strb	r3, [r4, #15]

    drv8106_read_reg_blocking(drv_inst, DRV8106_IC_STAT_2);
 800095c:	2102      	movs	r1, #2
 800095e:	4620      	mov	r0, r4
 8000960:	f7ff ffb2 	bl	80008c8 <drv8106_read_reg_blocking>
    drv_inst->register_map.IC_STAT_2 = (uint8_t)(drv_inst->rxbuff & 0xFF);
 8000964:	7aa3      	ldrb	r3, [r4, #10]
 8000966:	7423      	strb	r3, [r4, #16]

    drv8106_read_reg_blocking(drv_inst, DRV8106_IC_CTRL);
 8000968:	2104      	movs	r1, #4
 800096a:	4620      	mov	r0, r4
 800096c:	f7ff ffac 	bl	80008c8 <drv8106_read_reg_blocking>
    drv_inst->register_map.IC_CTRL = (uint8_t)(drv_inst->rxbuff & 0xFF);
 8000970:	7aa3      	ldrb	r3, [r4, #10]
 8000972:	74a3      	strb	r3, [r4, #18]

    drv8106_read_reg_blocking(drv_inst, DRV8106_BRG_CTRL);
 8000974:	2105      	movs	r1, #5
 8000976:	4620      	mov	r0, r4
 8000978:	f7ff ffa6 	bl	80008c8 <drv8106_read_reg_blocking>
    drv_inst->register_map.BRG_CTRL = (uint8_t)(drv_inst->rxbuff & 0xFF);
 800097c:	7aa3      	ldrb	r3, [r4, #10]
 800097e:	74e3      	strb	r3, [r4, #19]

    drv8106_read_reg_blocking(drv_inst, DRV8106_DRV_CTRL_1);
 8000980:	2106      	movs	r1, #6
 8000982:	4620      	mov	r0, r4
 8000984:	f7ff ffa0 	bl	80008c8 <drv8106_read_reg_blocking>
    drv_inst->register_map.DRV_CTRL_1 = (uint8_t)(drv_inst->rxbuff & 0xFF);
 8000988:	7aa3      	ldrb	r3, [r4, #10]
 800098a:	7523      	strb	r3, [r4, #20]

    drv8106_read_reg_blocking(drv_inst, DRV8106_DRV_CTRL_2);
 800098c:	2107      	movs	r1, #7
 800098e:	4620      	mov	r0, r4
 8000990:	f7ff ff9a 	bl	80008c8 <drv8106_read_reg_blocking>
    drv_inst->register_map.DRV_CTRL_2 = (uint8_t)(drv_inst->rxbuff & 0xFF);
 8000994:	7aa3      	ldrb	r3, [r4, #10]
 8000996:	7563      	strb	r3, [r4, #21]

    drv8106_read_reg_blocking(drv_inst, DRV8106_DRV_CTRL_3);
 8000998:	2108      	movs	r1, #8
 800099a:	4620      	mov	r0, r4
 800099c:	f7ff ff94 	bl	80008c8 <drv8106_read_reg_blocking>
    drv_inst->register_map.DRV_CTRL_3 = (uint8_t)(drv_inst->rxbuff & 0xFF);
 80009a0:	7aa3      	ldrb	r3, [r4, #10]
 80009a2:	75a3      	strb	r3, [r4, #22]

    drv8106_read_reg_blocking(drv_inst, DRV8106_VDS_CTRL_1);
 80009a4:	2109      	movs	r1, #9
 80009a6:	4620      	mov	r0, r4
 80009a8:	f7ff ff8e 	bl	80008c8 <drv8106_read_reg_blocking>
    drv_inst->register_map.VDS_CTRL_1 = (uint8_t)(drv_inst->rxbuff & 0xFF);
 80009ac:	7aa3      	ldrb	r3, [r4, #10]
 80009ae:	75e3      	strb	r3, [r4, #23]

    drv8106_read_reg_blocking(drv_inst, DRV8106_VDS_CTRL_2);
 80009b0:	210a      	movs	r1, #10
 80009b2:	4620      	mov	r0, r4
 80009b4:	f7ff ff88 	bl	80008c8 <drv8106_read_reg_blocking>
    drv_inst->register_map.VDS_CTRL_2 = (uint8_t)(drv_inst->rxbuff & 0xFF);
 80009b8:	7aa3      	ldrb	r3, [r4, #10]
 80009ba:	7623      	strb	r3, [r4, #24]

    drv8106_read_reg_blocking(drv_inst, DRV8106_OLSC_CTRL);
 80009bc:	210b      	movs	r1, #11
 80009be:	4620      	mov	r0, r4
 80009c0:	f7ff ff82 	bl	80008c8 <drv8106_read_reg_blocking>
    drv_inst->register_map.OLSC_CTRL = (uint8_t)(drv_inst->rxbuff & 0xFF);
 80009c4:	7aa3      	ldrb	r3, [r4, #10]
 80009c6:	7663      	strb	r3, [r4, #25]

    drv8106_read_reg_blocking(drv_inst, DRV8106_UVOV_CTRL);
 80009c8:	210c      	movs	r1, #12
 80009ca:	4620      	mov	r0, r4
 80009cc:	f7ff ff7c 	bl	80008c8 <drv8106_read_reg_blocking>
    drv_inst->register_map.UVOV_CTRL = (uint8_t)(drv_inst->rxbuff & 0xFF);
 80009d0:	7aa3      	ldrb	r3, [r4, #10]
 80009d2:	76a3      	strb	r3, [r4, #26]

    drv8106_read_reg_blocking(drv_inst, DRV8106_CSA_CTRL);
 80009d4:	210d      	movs	r1, #13
 80009d6:	4620      	mov	r0, r4
 80009d8:	f7ff ff76 	bl	80008c8 <drv8106_read_reg_blocking>
    drv_inst->register_map.CSA_CTRL = (uint8_t)(drv_inst->rxbuff & 0xFF);
 80009dc:	7aa3      	ldrb	r3, [r4, #10]
 80009de:	76e3      	strb	r3, [r4, #27]
}
 80009e0:	bd10      	pop	{r4, pc}

080009e2 <drv8106_reset_blocking>:

void drv8106_reset_blocking(drv8106_t* drv_inst){
 80009e2:	b510      	push	{r4, lr}
 80009e4:	4604      	mov	r4, r0
    drv8106_write_reg_blocking(drv_inst, DRV8106_IC_CTRL, DRV8106_IC_CTRL_DEFAULT);
 80009e6:	2206      	movs	r2, #6
 80009e8:	2104      	movs	r1, #4
 80009ea:	f7ff ff8c 	bl	8000906 <drv8106_write_reg_blocking>
    drv8106_write_reg_blocking(drv_inst, DRV8106_BRG_CTRL, DRV8106_BRG_CTRL_DEFAULT);
 80009ee:	2200      	movs	r2, #0
 80009f0:	2105      	movs	r1, #5
 80009f2:	4620      	mov	r0, r4
 80009f4:	f7ff ff87 	bl	8000906 <drv8106_write_reg_blocking>
    drv8106_write_reg_blocking(drv_inst, DRV8106_DRV_CTRL_1, DRV8106_DRV_CTRL_1_DEFAULT);
 80009f8:	22ff      	movs	r2, #255	@ 0xff
 80009fa:	2106      	movs	r1, #6
 80009fc:	4620      	mov	r0, r4
 80009fe:	f7ff ff82 	bl	8000906 <drv8106_write_reg_blocking>
    drv8106_write_reg_blocking(drv_inst, DRV8106_DRV_CTRL_2, DRV8106_DRV_CTRL_2_DEFAULT);
 8000a02:	22ff      	movs	r2, #255	@ 0xff
 8000a04:	2107      	movs	r1, #7
 8000a06:	4620      	mov	r0, r4
 8000a08:	f7ff ff7d 	bl	8000906 <drv8106_write_reg_blocking>
    drv8106_write_reg_blocking(drv_inst, DRV8106_DRV_CTRL_3, DRV8106_DRV_CTRL_3_DEFAULT);
 8000a0c:	2220      	movs	r2, #32
 8000a0e:	2108      	movs	r1, #8
 8000a10:	4620      	mov	r0, r4
 8000a12:	f7ff ff78 	bl	8000906 <drv8106_write_reg_blocking>
    drv8106_write_reg_blocking(drv_inst, DRV8106_VDS_CTRL_1, DRV8106_VDS_CTRL_1_DEFAULT);
 8000a16:	2220      	movs	r2, #32
 8000a18:	2109      	movs	r1, #9
 8000a1a:	4620      	mov	r0, r4
 8000a1c:	f7ff ff73 	bl	8000906 <drv8106_write_reg_blocking>
    drv8106_write_reg_blocking(drv_inst, DRV8106_VDS_CTRL_2, DRV8106_VDS_CTRL_2_DEFAULT);
 8000a20:	22dd      	movs	r2, #221	@ 0xdd
 8000a22:	210a      	movs	r1, #10
 8000a24:	4620      	mov	r0, r4
 8000a26:	f7ff ff6e 	bl	8000906 <drv8106_write_reg_blocking>
    drv8106_write_reg_blocking(drv_inst, DRV8106_OLSC_CTRL, DRV8106_OLSC_CTRL_DEFAULT);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	210b      	movs	r1, #11
 8000a2e:	4620      	mov	r0, r4
 8000a30:	f7ff ff69 	bl	8000906 <drv8106_write_reg_blocking>
    drv8106_write_reg_blocking(drv_inst, DRV8106_UVOV_CTRL, DRV8106_UVOV_CTRL_DEFAULT);
 8000a34:	2214      	movs	r2, #20
 8000a36:	210c      	movs	r1, #12
 8000a38:	4620      	mov	r0, r4
 8000a3a:	f7ff ff64 	bl	8000906 <drv8106_write_reg_blocking>
    drv8106_write_reg_blocking(drv_inst, DRV8106_CSA_CTRL, DRV8106_CSA_CTRL_DEFAULT);
 8000a3e:	2201      	movs	r2, #1
 8000a40:	210d      	movs	r1, #13
 8000a42:	4620      	mov	r0, r4
 8000a44:	f7ff ff5f 	bl	8000906 <drv8106_write_reg_blocking>
}
 8000a48:	bd10      	pop	{r4, pc}

08000a4a <drv8106_Enable_blocking>:
// // disable drv ic in non-blocking manner via dma
// void drv8106_Disable_dma(drv8106_t* drv_inst){
//     drv8106_write_reg_dma(drv_inst, DRV8106_IC_CTRL, 0);
// }

void drv8106_Enable_blocking(drv8106_t* drv_inst){
 8000a4a:	b508      	push	{r3, lr}
    drv8106_write_reg_blocking(drv_inst, DRV8106_IC_CTRL, DRV8106_EN_DRV);
 8000a4c:	2280      	movs	r2, #128	@ 0x80
 8000a4e:	2104      	movs	r1, #4
 8000a50:	f7ff ff59 	bl	8000906 <drv8106_write_reg_blocking>
}
 8000a54:	bd08      	pop	{r3, pc}

08000a56 <drv8106_CSA_enable_g10_blocking>:

void drv8106_Disable_blocking(drv8106_t* drv_inst){
    drv8106_write_reg_blocking(drv_inst, DRV8106_IC_CTRL, 0);
}

void drv8106_CSA_enable_g10_blocking(drv8106_t* drv_inst){
 8000a56:	b508      	push	{r3, lr}
    drv8106_write_reg_blocking(drv_inst, DRV8106_CSA_CTRL, DRV8106_CSA_SH_EN | DRV8106_CSA_GAIN_10);
 8000a58:	2280      	movs	r2, #128	@ 0x80
 8000a5a:	210d      	movs	r1, #13
 8000a5c:	f7ff ff53 	bl	8000906 <drv8106_write_reg_blocking>
}
 8000a60:	bd08      	pop	{r3, pc}

08000a62 <drv8106_clear_fault_blocking>:
    drv_inst->faults_list.Undervoltage = drv_inst->register_map.IC_STAT_1 & DRV8106_UV;
    drv_inst->faults_list.Overvoltage = drv_inst->register_map.IC_STAT_1 & DRV8106_OV;
    drv_inst->faults_list.Overtemperature = drv_inst->register_map.IC_STAT_1 & DRV8106_OT;
}

void drv8106_clear_fault_blocking(drv8106_t* drv_inst){
 8000a62:	b508      	push	{r3, lr}
    drv8106_write_reg_blocking(drv_inst, DRV8106_IC_CTRL, DRV8106_CLR_FLT);
 8000a64:	2201      	movs	r2, #1
 8000a66:	2104      	movs	r1, #4
 8000a68:	f7ff ff4d 	bl	8000906 <drv8106_write_reg_blocking>
}
 8000a6c:	bd08      	pop	{r3, pc}

08000a6e <initEMA_iq18>:

#include "ema_iq18.h"
#include <stdlib.h>

// Initialize the EMA filter
EMA_iq18* initEMA_iq18(float alpha, _iq18 initial_value) {
 8000a6e:	b570      	push	{r4, r5, r6, lr}
 8000a70:	4605      	mov	r5, r0
 8000a72:	460c      	mov	r4, r1
	EMA_iq18 *filter = (EMA_iq18*) malloc(sizeof(EMA_iq18));
 8000a74:	2008      	movs	r0, #8
 8000a76:	f003 ff35 	bl	80048e4 <malloc>
	if (filter != NULL) {
 8000a7a:	4606      	mov	r6, r0
 8000a7c:	b140      	cbz	r0, 8000a90 <initEMA_iq18+0x22>
		filter->alpha = _IQ18(alpha);
 8000a7e:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8000a82:	4628      	mov	r0, r5
 8000a84:	f7ff fc50 	bl	8000328 <__aeabi_fmul>
 8000a88:	f7ff fd9e 	bl	80005c8 <__aeabi_f2iz>
 8000a8c:	6030      	str	r0, [r6, #0]
		filter->previous = initial_value;
 8000a8e:	6074      	str	r4, [r6, #4]
	}
	return filter;
}
 8000a90:	4630      	mov	r0, r6
 8000a92:	bd70      	pop	{r4, r5, r6, pc}

08000a94 <updateEMA_iq18>:

// Update the EMA filter with a new value and return the filtered result
_iq18 updateEMA_iq18(EMA_iq18 *filter, _iq18 newValue) {
	if (filter != NULL) {
 8000a94:	b908      	cbnz	r0, 8000a9a <updateEMA_iq18+0x6>
		_iq18 ema = _IQ18mpy(filter->alpha, newValue)
				+ _IQ18mpy((_IQ18(1) - filter->alpha), filter->previous);
		filter->previous = ema;
		return ema;
	}
	return 0; // Handle errors appropriately
 8000a96:	2000      	movs	r0, #0
}
 8000a98:	4770      	bx	lr
_iq18 updateEMA_iq18(EMA_iq18 *filter, _iq18 newValue) {
 8000a9a:	b538      	push	{r3, r4, r5, lr}
 8000a9c:	4605      	mov	r5, r0
		_iq18 ema = _IQ18mpy(filter->alpha, newValue)
 8000a9e:	6800      	ldr	r0, [r0, #0]
 8000aa0:	f003 ff18 	bl	80048d4 <_IQ18mpy>
 8000aa4:	4604      	mov	r4, r0
				+ _IQ18mpy((_IQ18(1) - filter->alpha), filter->previous);
 8000aa6:	6828      	ldr	r0, [r5, #0]
 8000aa8:	6869      	ldr	r1, [r5, #4]
 8000aaa:	f5c0 2080 	rsb	r0, r0, #262144	@ 0x40000
 8000aae:	f003 ff11 	bl	80048d4 <_IQ18mpy>
		_iq18 ema = _IQ18mpy(filter->alpha, newValue)
 8000ab2:	4420      	add	r0, r4
		filter->previous = ema;
 8000ab4:	6068      	str	r0, [r5, #4]
}
 8000ab6:	bd38      	pop	{r3, r4, r5, pc}

08000ab8 <encoder_updatePosition_iq18>:
		encoder->reverse_flag = 1;
	} else {
		encoder->reverse_flag = -1;
	}
}
void encoder_updatePosition_iq18(encoder_iq18_t *encoder) {
 8000ab8:	b538      	push	{r3, r4, r5, lr}
 8000aba:	4604      	mov	r4, r0
	encoder->currentTicks = (int16_t) encoder->htim->Instance->CNT;
 8000abc:	6803      	ldr	r3, [r0, #0]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8000ac2:	b200      	sxth	r0, r0
 8000ac4:	8460      	strh	r0, [r4, #34]	@ 0x22

	encoder->fullRevolutions += _IQ18div(
			_IQ18(encoder->currentTicks / encoder->countsPerRevolution),
 8000ac6:	88a3      	ldrh	r3, [r4, #4]
 8000ac8:	fb90 f0f3 	sdiv	r0, r0, r3
	encoder->fullRevolutions += _IQ18div(
 8000acc:	f8d4 101a 	ldr.w	r1, [r4, #26]
 8000ad0:	0480      	lsls	r0, r0, #18
 8000ad2:	f003 feb7 	bl	8004844 <_IQ18div>
 8000ad6:	f8d4 300e 	ldr.w	r3, [r4, #14]
 8000ada:	4403      	add	r3, r0
 8000adc:	f8c4 300e 	str.w	r3, [r4, #14]
			encoder->gearRatio);

	encoder->currentTicks = encoder->currentTicks
 8000ae0:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	@ 0x22
			% encoder->countsPerRevolution;
 8000ae4:	88a2      	ldrh	r2, [r4, #4]
 8000ae6:	fb93 f1f2 	sdiv	r1, r3, r2
 8000aea:	fb02 3311 	mls	r3, r2, r1, r3
	encoder->currentTicks = encoder->currentTicks
 8000aee:	8463      	strh	r3, [r4, #34]	@ 0x22
	encoder->htim->Instance->CNT = (uint16_t) encoder->currentTicks;
 8000af0:	6822      	ldr	r2, [r4, #0]
 8000af2:	6812      	ldr	r2, [r2, #0]
 8000af4:	b29b      	uxth	r3, r3
 8000af6:	6253      	str	r3, [r2, #36]	@ 0x24

	encoder->angle = _IQ18mpy(
			(encoder->fullRevolutions
 8000af8:	f8d4 500e 	ldr.w	r5, [r4, #14]
					+ _IQ18div(
							_IQ18div(_IQ18(encoder->currentTicks),
 8000afc:	f9b4 0022 	ldrsh.w	r0, [r4, #34]	@ 0x22
									_IQ18(encoder->countsPerRevolution)),
 8000b00:	88a1      	ldrh	r1, [r4, #4]
					+ _IQ18div(
 8000b02:	0489      	lsls	r1, r1, #18
 8000b04:	0480      	lsls	r0, r0, #18
 8000b06:	f003 fe9d 	bl	8004844 <_IQ18div>
 8000b0a:	f8d4 101a 	ldr.w	r1, [r4, #26]
 8000b0e:	f003 fe99 	bl	8004844 <_IQ18div>
 8000b12:	4428      	add	r0, r5
	encoder->angle = _IQ18mpy(
 8000b14:	4905      	ldr	r1, [pc, #20]	@ (8000b2c <encoder_updatePosition_iq18+0x74>)
 8000b16:	0040      	lsls	r0, r0, #1
 8000b18:	f003 fedc 	bl	80048d4 <_IQ18mpy>
							encoder->gearRatio)) << 1,
			PI_IQ18) * encoder->reverse_flag;
 8000b1c:	f994 3024 	ldrsb.w	r3, [r4, #36]	@ 0x24
 8000b20:	fb03 f000 	mul.w	r0, r3, r0
	encoder->angle = _IQ18mpy(
 8000b24:	f8c4 0006 	str.w	r0, [r4, #6]
}
 8000b28:	bd38      	pop	{r3, r4, r5, pc}
 8000b2a:	bf00      	nop
 8000b2c:	000c90fd 	.word	0x000c90fd

08000b30 <encoder_updateVelocity_qep_iq18>:
void encoder_updateVelocity_qep_iq18(encoder_iq18_t *encoder) {
 8000b30:	b510      	push	{r4, lr}
 8000b32:	4604      	mov	r4, r0
	_iq18 velocity = _IQ18div((encoder->angle - encoder->previousAngle),
 8000b34:	f8d0 0006 	ldr.w	r0, [r0, #6]
 8000b38:	f8d4 301e 	ldr.w	r3, [r4, #30]
 8000b3c:	f8d4 1016 	ldr.w	r1, [r4, #22]
 8000b40:	1ac0      	subs	r0, r0, r3
 8000b42:	f003 fe7f 	bl	8004844 <_IQ18div>
 8000b46:	4601      	mov	r1, r0
			encoder->dt);
//	encoder->angularVelocity = velocity;
	encoder->angularVelocity = updateEMA_iq18(encoder->filter, velocity);
 8000b48:	f8d4 0025 	ldr.w	r0, [r4, #37]	@ 0x25
 8000b4c:	f7ff ffa2 	bl	8000a94 <updateEMA_iq18>
 8000b50:	f8c4 000a 	str.w	r0, [r4, #10]
	encoder->previousAngle = encoder->angle;
 8000b54:	f8d4 3006 	ldr.w	r3, [r4, #6]
 8000b58:	f8c4 301e 	str.w	r3, [r4, #30]
}
 8000b5c:	bd10      	pop	{r4, pc}

08000b5e <encoder_reset_iq18>:
void encoder_reset_iq18(encoder_iq18_t *encoder) {
	encoder->htim->Instance->CNT = 0;
 8000b5e:	6803      	ldr	r3, [r0, #0]
 8000b60:	681a      	ldr	r2, [r3, #0]
 8000b62:	2300      	movs	r3, #0
 8000b64:	6253      	str	r3, [r2, #36]	@ 0x24
	encoder->angularVelocity = 0;
 8000b66:	8143      	strh	r3, [r0, #10]
 8000b68:	8183      	strh	r3, [r0, #12]
	encoder->previousAngle = 0;
 8000b6a:	83c3      	strh	r3, [r0, #30]
 8000b6c:	8403      	strh	r3, [r0, #32]
	encoder->angle = 0;
 8000b6e:	80c3      	strh	r3, [r0, #6]
 8000b70:	8103      	strh	r3, [r0, #8]
	encoder->fullRevolutions = 0;
 8000b72:	81c3      	strh	r3, [r0, #14]
 8000b74:	8203      	strh	r3, [r0, #16]
	encoder->currentTicks = 0;
 8000b76:	8443      	strh	r3, [r0, #34]	@ 0x22
}
 8000b78:	4770      	bx	lr

08000b7a <encoder_getVelocity_iq18>:
	// return encoder->angle * encoder->reverse_flag;
}
_iq18 encoder_getVelocity_iq18(encoder_iq18_t *encoder) {
	return encoder->angularVelocity;// * encoder->reverse_flag;
	// return encoder->angularVelocity * encoder->reverse_flag;
}
 8000b7a:	f8d0 000a 	ldr.w	r0, [r0, #10]
 8000b7e:	4770      	bx	lr

08000b80 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b84:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b86:	2400      	movs	r4, #0
 8000b88:	9404      	str	r4, [sp, #16]
 8000b8a:	9405      	str	r4, [sp, #20]
 8000b8c:	9406      	str	r4, [sp, #24]
 8000b8e:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b90:	4b4c      	ldr	r3, [pc, #304]	@ (8000cc4 <MX_GPIO_Init+0x144>)
 8000b92:	699a      	ldr	r2, [r3, #24]
 8000b94:	f042 0220 	orr.w	r2, r2, #32
 8000b98:	619a      	str	r2, [r3, #24]
 8000b9a:	699a      	ldr	r2, [r3, #24]
 8000b9c:	f002 0220 	and.w	r2, r2, #32
 8000ba0:	9200      	str	r2, [sp, #0]
 8000ba2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ba4:	699a      	ldr	r2, [r3, #24]
 8000ba6:	f042 0210 	orr.w	r2, r2, #16
 8000baa:	619a      	str	r2, [r3, #24]
 8000bac:	699a      	ldr	r2, [r3, #24]
 8000bae:	f002 0210 	and.w	r2, r2, #16
 8000bb2:	9201      	str	r2, [sp, #4]
 8000bb4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb6:	699a      	ldr	r2, [r3, #24]
 8000bb8:	f042 0204 	orr.w	r2, r2, #4
 8000bbc:	619a      	str	r2, [r3, #24]
 8000bbe:	699a      	ldr	r2, [r3, #24]
 8000bc0:	f002 0204 	and.w	r2, r2, #4
 8000bc4:	9202      	str	r2, [sp, #8]
 8000bc6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc8:	699a      	ldr	r2, [r3, #24]
 8000bca:	f042 0208 	orr.w	r2, r2, #8
 8000bce:	619a      	str	r2, [r3, #24]
 8000bd0:	699b      	ldr	r3, [r3, #24]
 8000bd2:	f003 0308 	and.w	r3, r3, #8
 8000bd6:	9303      	str	r3, [sp, #12]
 8000bd8:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BRIDGESLEEP1_Pin|DRVOFF2_Pin|SPI1_SS2_Pin|SPI1_SS3_Pin, GPIO_PIN_RESET);
 8000bda:	f8df 90ec 	ldr.w	r9, [pc, #236]	@ 8000cc8 <MX_GPIO_Init+0x148>
 8000bde:	4622      	mov	r2, r4
 8000be0:	213c      	movs	r1, #60	@ 0x3c
 8000be2:	4648      	mov	r0, r9
 8000be4:	f001 ffb1 	bl	8002b4a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR2_1_Pin|SPI1_SS1_Pin, GPIO_PIN_RESET);
 8000be8:	4e38      	ldr	r6, [pc, #224]	@ (8000ccc <MX_GPIO_Init+0x14c>)
 8000bea:	4622      	mov	r2, r4
 8000bec:	2112      	movs	r1, #18
 8000bee:	4630      	mov	r0, r6
 8000bf0:	f001 ffab 	bl	8002b4a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI1_SS4_Pin|DIR1_1_Pin|HIZ1_Pin|HIZ2_Pin
 8000bf4:	4f36      	ldr	r7, [pc, #216]	@ (8000cd0 <MX_GPIO_Init+0x150>)
 8000bf6:	4622      	mov	r2, r4
 8000bf8:	f643 0117 	movw	r1, #14359	@ 0x3817
 8000bfc:	4638      	mov	r0, r7
 8000bfe:	f001 ffa4 	bl	8002b4a <HAL_GPIO_WritePin>
                          |DRVOFF1_Pin|BRIDGESLEEP2_Pin|IND_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : nFAULT_L2_Pin nFAULT_R2_Pin ENC1_Z_Pin ENC2_Z_Pin */
  GPIO_InitStruct.Pin = nFAULT_L2_Pin|nFAULT_R2_Pin|ENC1_Z_Pin|ENC2_Z_Pin;
 8000c02:	f240 3303 	movw	r3, #771	@ 0x303
 8000c06:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c08:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c0c:	a904      	add	r1, sp, #16
 8000c0e:	4648      	mov	r0, r9
 8000c10:	f001 fe86 	bl	8002920 <HAL_GPIO_Init>

  /*Configure GPIO pins : BRIDGESLEEP1_Pin DRVOFF2_Pin */
  GPIO_InitStruct.Pin = BRIDGESLEEP1_Pin|DRVOFF2_Pin;
 8000c14:	230c      	movs	r3, #12
 8000c16:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c18:	2501      	movs	r5, #1
 8000c1a:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1e:	f04f 0802 	mov.w	r8, #2
 8000c22:	f8cd 801c 	str.w	r8, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c26:	a904      	add	r1, sp, #16
 8000c28:	4648      	mov	r0, r9
 8000c2a:	f001 fe79 	bl	8002920 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR2_1_Pin */
  GPIO_InitStruct.Pin = DIR2_1_Pin;
 8000c2e:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c32:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c34:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c36:	f8cd 801c 	str.w	r8, [sp, #28]
  HAL_GPIO_Init(DIR2_1_GPIO_Port, &GPIO_InitStruct);
 8000c3a:	a904      	add	r1, sp, #16
 8000c3c:	4630      	mov	r0, r6
 8000c3e:	f001 fe6f 	bl	8002920 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_SS1_Pin */
  GPIO_InitStruct.Pin = SPI1_SS1_Pin;
 8000c42:	2310      	movs	r3, #16
 8000c44:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c46:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c48:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c4a:	f04f 0a03 	mov.w	sl, #3
 8000c4e:	f8cd a01c 	str.w	sl, [sp, #28]
  HAL_GPIO_Init(SPI1_SS1_GPIO_Port, &GPIO_InitStruct);
 8000c52:	eb0d 0103 	add.w	r1, sp, r3
 8000c56:	4630      	mov	r0, r6
 8000c58:	f001 fe62 	bl	8002920 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SS2_Pin SPI1_SS3_Pin */
  GPIO_InitStruct.Pin = SPI1_SS2_Pin|SPI1_SS3_Pin;
 8000c5c:	2330      	movs	r3, #48	@ 0x30
 8000c5e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c60:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c62:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c64:	f8cd a01c 	str.w	sl, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c68:	a904      	add	r1, sp, #16
 8000c6a:	4648      	mov	r0, r9
 8000c6c:	f001 fe58 	bl	8002920 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_SS4_Pin */
  GPIO_InitStruct.Pin = SPI1_SS4_Pin;
 8000c70:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c72:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c74:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c76:	f8cd a01c 	str.w	sl, [sp, #28]
  HAL_GPIO_Init(SPI1_SS4_GPIO_Port, &GPIO_InitStruct);
 8000c7a:	a904      	add	r1, sp, #16
 8000c7c:	4638      	mov	r0, r7
 8000c7e:	f001 fe4f 	bl	8002920 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR1_1_Pin HIZ1_Pin HIZ2_Pin DRVOFF1_Pin
                           BRIDGESLEEP2_Pin IND_LED_Pin */
  GPIO_InitStruct.Pin = DIR1_1_Pin|HIZ1_Pin|HIZ2_Pin|DRVOFF1_Pin
 8000c82:	f643 0316 	movw	r3, #14358	@ 0x3816
 8000c86:	9304      	str	r3, [sp, #16]
                          |BRIDGESLEEP2_Pin|IND_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c88:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8c:	f8cd 801c 	str.w	r8, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c90:	a904      	add	r1, sp, #16
 8000c92:	4638      	mov	r0, r7
 8000c94:	f001 fe44 	bl	8002920 <HAL_GPIO_Init>

  /*Configure GPIO pins : nFAULT_R1_Pin nFAULT_L1_Pin RS485_CTRL_Pin */
  GPIO_InitStruct.Pin = nFAULT_R1_Pin|nFAULT_L1_Pin|RS485_CTRL_Pin;
 8000c98:	f24c 0320 	movw	r3, #49184	@ 0xc020
 8000c9c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c9e:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca0:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca2:	a904      	add	r1, sp, #16
 8000ca4:	4638      	mov	r0, r7
 8000ca6:	f001 fe3b 	bl	8002920 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_ID_Pin */
  GPIO_InitStruct.Pin = USB_ID_Pin;
 8000caa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cae:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cb0:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb2:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(USB_ID_GPIO_Port, &GPIO_InitStruct);
 8000cb4:	a904      	add	r1, sp, #16
 8000cb6:	4630      	mov	r0, r6
 8000cb8:	f001 fe32 	bl	8002920 <HAL_GPIO_Init>

}
 8000cbc:	b008      	add	sp, #32
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	bf00      	nop
 8000cc4:	40021000 	.word	0x40021000
 8000cc8:	40011000 	.word	0x40011000
 8000ccc:	40010800 	.word	0x40010800
 8000cd0:	40010c00 	.word	0x40010c00

08000cd4 <HAL_TIM_PeriodElapsedCallback>:
uint8_t fault1, fault2, fault3, fault4, debug_mode;

float cur_set_1, cur_set2, vel_set_1, vel_set_2;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000cd4:	b510      	push	{r4, lr}
    if (system_enabled)
 8000cd6:	4b40      	ldr	r3, [pc, #256]	@ (8000dd8 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d066      	beq.n	8000dac <HAL_TIM_PeriodElapsedCallback+0xd8>
        //     servo_iq18_currentLoop(&servo2_g, current[1]);
        // }

        // irq_counter9k = !irq_counter9k;
        
        servo_iq18_currentLoop(&servo1_g, current[0]);
 8000cde:	4c3f      	ldr	r4, [pc, #252]	@ (8000ddc <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000ce0:	6821      	ldr	r1, [r4, #0]
 8000ce2:	483f      	ldr	r0, [pc, #252]	@ (8000de0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000ce4:	f000 fc95 	bl	8001612 <servo_iq18_currentLoop>
        servo_iq18_currentLoop(&servo2_g, current[1]);
 8000ce8:	6861      	ldr	r1, [r4, #4]
 8000cea:	483e      	ldr	r0, [pc, #248]	@ (8000de4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000cec:	f000 fc91 	bl	8001612 <servo_iq18_currentLoop>

        irq_counter250++;
 8000cf0:	4a3d      	ldr	r2, [pc, #244]	@ (8000de8 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8000cf2:	8813      	ldrh	r3, [r2, #0]
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	b29b      	uxth	r3, r3
 8000cf8:	8013      	strh	r3, [r2, #0]

        if (irq_counter250 == 36)
 8000cfa:	2b24      	cmp	r3, #36	@ 0x24
 8000cfc:	d02a      	beq.n	8000d54 <HAL_TIM_PeriodElapsedCallback+0x80>
            fault2 = HAL_GPIO_ReadPin(nFAULT_R1_GPIO_Port, nFAULT_R1_Pin);
            fault3 = HAL_GPIO_ReadPin(nFAULT_L2_GPIO_Port, nFAULT_L2_Pin);
            fault4 = HAL_GPIO_ReadPin(nFAULT_R2_GPIO_Port, nFAULT_R2_Pin);
        }

        if (irq_counter250 == 72)
 8000cfe:	4b3a      	ldr	r3, [pc, #232]	@ (8000de8 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8000d00:	881b      	ldrh	r3, [r3, #0]
 8000d02:	2b48      	cmp	r3, #72	@ 0x48
 8000d04:	d15c      	bne.n	8000dc0 <HAL_TIM_PeriodElapsedCallback+0xec>
        {
            // encoder_updatePosition_iq18(&servo2_g.encoder);
	        // encoder_updateVelocity_qep_iq18(&servo2_g.encoder);
            servo_iq18_velocityLoop(&servo2_g);
 8000d06:	4837      	ldr	r0, [pc, #220]	@ (8000de4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000d08:	f000 fc2b 	bl	8001562 <servo_iq18_velocityLoop>
            irq_counter250 = 0;
 8000d0c:	4b36      	ldr	r3, [pc, #216]	@ (8000de8 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	801a      	strh	r2, [r3, #0]

            if(debug_mode == 1){
 8000d12:	4b36      	ldr	r3, [pc, #216]	@ (8000dec <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	2b01      	cmp	r3, #1
 8000d18:	d03d      	beq.n	8000d96 <HAL_TIM_PeriodElapsedCallback+0xc2>
                servo_iq18_controlCurrent(&servo1_g, cur_set_1);
                servo_iq18_controlCurrent(&servo2_g, cur_set2);
            }

            if(debug_mode == 2){
 8000d1a:	4b34      	ldr	r3, [pc, #208]	@ (8000dec <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	2b02      	cmp	r3, #2
 8000d20:	d14e      	bne.n	8000dc0 <HAL_TIM_PeriodElapsedCallback+0xec>
                servo_iq18_controlVelocity(&servo1_g, _IQ18(vel_set_1));
 8000d22:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8000d26:	4b32      	ldr	r3, [pc, #200]	@ (8000df0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8000d28:	6818      	ldr	r0, [r3, #0]
 8000d2a:	f7ff fafd 	bl	8000328 <__aeabi_fmul>
 8000d2e:	f7ff fc4b 	bl	80005c8 <__aeabi_f2iz>
 8000d32:	4601      	mov	r1, r0
 8000d34:	482a      	ldr	r0, [pc, #168]	@ (8000de0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000d36:	f000 fc99 	bl	800166c <servo_iq18_controlVelocity>
                servo_iq18_controlVelocity(&servo2_g, _IQ18(vel_set_2));
 8000d3a:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8000d3e:	4b2d      	ldr	r3, [pc, #180]	@ (8000df4 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8000d40:	6818      	ldr	r0, [r3, #0]
 8000d42:	f7ff faf1 	bl	8000328 <__aeabi_fmul>
 8000d46:	f7ff fc3f 	bl	80005c8 <__aeabi_f2iz>
 8000d4a:	4601      	mov	r1, r0
 8000d4c:	4825      	ldr	r0, [pc, #148]	@ (8000de4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000d4e:	f000 fc8d 	bl	800166c <servo_iq18_controlVelocity>
 8000d52:	e035      	b.n	8000dc0 <HAL_TIM_PeriodElapsedCallback+0xec>
            servo_iq18_velocityLoop(&servo1_g);
 8000d54:	4822      	ldr	r0, [pc, #136]	@ (8000de0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000d56:	f000 fc04 	bl	8001562 <servo_iq18_velocityLoop>
            fault1 = HAL_GPIO_ReadPin(nFAULT_L1_GPIO_Port, nFAULT_L1_Pin);
 8000d5a:	4c27      	ldr	r4, [pc, #156]	@ (8000df8 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8000d5c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d60:	4620      	mov	r0, r4
 8000d62:	f001 feeb 	bl	8002b3c <HAL_GPIO_ReadPin>
 8000d66:	4b25      	ldr	r3, [pc, #148]	@ (8000dfc <HAL_TIM_PeriodElapsedCallback+0x128>)
 8000d68:	7018      	strb	r0, [r3, #0]
            fault2 = HAL_GPIO_ReadPin(nFAULT_R1_GPIO_Port, nFAULT_R1_Pin);
 8000d6a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d6e:	4620      	mov	r0, r4
 8000d70:	f001 fee4 	bl	8002b3c <HAL_GPIO_ReadPin>
 8000d74:	4b22      	ldr	r3, [pc, #136]	@ (8000e00 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8000d76:	7018      	strb	r0, [r3, #0]
            fault3 = HAL_GPIO_ReadPin(nFAULT_L2_GPIO_Port, nFAULT_L2_Pin);
 8000d78:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	4620      	mov	r0, r4
 8000d80:	f001 fedc 	bl	8002b3c <HAL_GPIO_ReadPin>
 8000d84:	4b1f      	ldr	r3, [pc, #124]	@ (8000e04 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8000d86:	7018      	strb	r0, [r3, #0]
            fault4 = HAL_GPIO_ReadPin(nFAULT_R2_GPIO_Port, nFAULT_R2_Pin);
 8000d88:	2102      	movs	r1, #2
 8000d8a:	4620      	mov	r0, r4
 8000d8c:	f001 fed6 	bl	8002b3c <HAL_GPIO_ReadPin>
 8000d90:	4b1d      	ldr	r3, [pc, #116]	@ (8000e08 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8000d92:	7018      	strb	r0, [r3, #0]
 8000d94:	e7b3      	b.n	8000cfe <HAL_TIM_PeriodElapsedCallback+0x2a>
                servo_iq18_controlCurrent(&servo1_g, cur_set_1);
 8000d96:	4b1d      	ldr	r3, [pc, #116]	@ (8000e0c <HAL_TIM_PeriodElapsedCallback+0x138>)
 8000d98:	6819      	ldr	r1, [r3, #0]
 8000d9a:	4811      	ldr	r0, [pc, #68]	@ (8000de0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000d9c:	f000 fc7b 	bl	8001696 <servo_iq18_controlCurrent>
                servo_iq18_controlCurrent(&servo2_g, cur_set2);
 8000da0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e10 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8000da2:	6819      	ldr	r1, [r3, #0]
 8000da4:	480f      	ldr	r0, [pc, #60]	@ (8000de4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000da6:	f000 fc76 	bl	8001696 <servo_iq18_controlCurrent>
 8000daa:	e7b6      	b.n	8000d1a <HAL_TIM_PeriodElapsedCallback+0x46>
            
        }
    }
    else
    {
        TIM3->CCR1 = 0;
 8000dac:	4b19      	ldr	r3, [pc, #100]	@ (8000e14 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	635a      	str	r2, [r3, #52]	@ 0x34
        TIM3->CCR2 = 0;
 8000db2:	639a      	str	r2, [r3, #56]	@ 0x38
        servo_iq18_reset(&servo1_g);
 8000db4:	480a      	ldr	r0, [pc, #40]	@ (8000de0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000db6:	f000 fc91 	bl	80016dc <servo_iq18_reset>
        servo_iq18_reset(&servo2_g);
 8000dba:	480a      	ldr	r0, [pc, #40]	@ (8000de4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000dbc:	f000 fc8e 	bl	80016dc <servo_iq18_reset>
    }
    if (reset_flag)
 8000dc0:	4b15      	ldr	r3, [pc, #84]	@ (8000e18 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	b903      	cbnz	r3, 8000dc8 <HAL_TIM_PeriodElapsedCallback+0xf4>
    {
        servo_iq18_reset(&servo1_g);
        servo_iq18_reset(&servo2_g);
    }
 8000dc6:	bd10      	pop	{r4, pc}
        servo_iq18_reset(&servo1_g);
 8000dc8:	4805      	ldr	r0, [pc, #20]	@ (8000de0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000dca:	f000 fc87 	bl	80016dc <servo_iq18_reset>
        servo_iq18_reset(&servo2_g);
 8000dce:	4805      	ldr	r0, [pc, #20]	@ (8000de4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000dd0:	f000 fc84 	bl	80016dc <servo_iq18_reset>
 8000dd4:	e7f7      	b.n	8000dc6 <HAL_TIM_PeriodElapsedCallback+0xf2>
 8000dd6:	bf00      	nop
 8000dd8:	2000019d 	.word	0x2000019d
 8000ddc:	20000190 	.word	0x20000190
 8000de0:	200002cc 	.word	0x200002cc
 8000de4:	200001b8 	.word	0x200001b8
 8000de8:	200001b6 	.word	0x200001b6
 8000dec:	200001b0 	.word	0x200001b0
 8000df0:	200001a4 	.word	0x200001a4
 8000df4:	200001a0 	.word	0x200001a0
 8000df8:	40010c00 	.word	0x40010c00
 8000dfc:	200001b4 	.word	0x200001b4
 8000e00:	200001b3 	.word	0x200001b3
 8000e04:	200001b2 	.word	0x200001b2
 8000e08:	200001b1 	.word	0x200001b1
 8000e0c:	200001ac 	.word	0x200001ac
 8000e10:	200001a8 	.word	0x200001a8
 8000e14:	40000400 	.word	0x40000400
 8000e18:	2000019c 	.word	0x2000019c

08000e1c <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e1c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e1e:	e7fe      	b.n	8000e1e <Error_Handler+0x2>

08000e20 <SystemClock_Config>:
{
 8000e20:	b500      	push	{lr}
 8000e22:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e24:	2228      	movs	r2, #40	@ 0x28
 8000e26:	2100      	movs	r1, #0
 8000e28:	eb0d 0002 	add.w	r0, sp, r2
 8000e2c:	f003 fe10 	bl	8004a50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e30:	2300      	movs	r3, #0
 8000e32:	9305      	str	r3, [sp, #20]
 8000e34:	9306      	str	r3, [sp, #24]
 8000e36:	9307      	str	r3, [sp, #28]
 8000e38:	9308      	str	r3, [sp, #32]
 8000e3a:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e3c:	9301      	str	r3, [sp, #4]
 8000e3e:	9302      	str	r3, [sp, #8]
 8000e40:	9303      	str	r3, [sp, #12]
 8000e42:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e44:	2201      	movs	r2, #1
 8000e46:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e48:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e4c:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e4e:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e50:	2202      	movs	r2, #2
 8000e52:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e54:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e56:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000e5a:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e5c:	a80a      	add	r0, sp, #40	@ 0x28
 8000e5e:	f001 fe91 	bl	8002b84 <HAL_RCC_OscConfig>
 8000e62:	b9c8      	cbnz	r0, 8000e98 <SystemClock_Config+0x78>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e64:	230f      	movs	r3, #15
 8000e66:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e68:	2102      	movs	r1, #2
 8000e6a:	9106      	str	r1, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e70:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e74:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e76:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e78:	a805      	add	r0, sp, #20
 8000e7a:	f002 f8b5 	bl	8002fe8 <HAL_RCC_ClockConfig>
 8000e7e:	b968      	cbnz	r0, 8000e9c <SystemClock_Config+0x7c>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000e80:	2302      	movs	r3, #2
 8000e82:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000e84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e88:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e8a:	a801      	add	r0, sp, #4
 8000e8c:	f002 f988 	bl	80031a0 <HAL_RCCEx_PeriphCLKConfig>
 8000e90:	b930      	cbnz	r0, 8000ea0 <SystemClock_Config+0x80>
}
 8000e92:	b015      	add	sp, #84	@ 0x54
 8000e94:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000e98:	f7ff ffc0 	bl	8000e1c <Error_Handler>
    Error_Handler();
 8000e9c:	f7ff ffbe 	bl	8000e1c <Error_Handler>
    Error_Handler();
 8000ea0:	f7ff ffbc 	bl	8000e1c <Error_Handler>

08000ea4 <main>:
{
 8000ea4:	b580      	push	{r7, lr}
  HAL_Init();
 8000ea6:	f001 f80b 	bl	8001ec0 <HAL_Init>
  SystemClock_Config();
 8000eaa:	f7ff ffb9 	bl	8000e20 <SystemClock_Config>
  MX_GPIO_Init();
 8000eae:	f7ff fe67 	bl	8000b80 <MX_GPIO_Init>
  MX_DMA_Init();
 8000eb2:	f7ff fccf 	bl	8000854 <MX_DMA_Init>
  MX_ADC1_Init();
 8000eb6:	f7ff fbcd 	bl	8000654 <MX_ADC1_Init>
  MX_SPI1_Init();
 8000eba:	f000 fc21 	bl	8001700 <MX_SPI1_Init>
  MX_TIM1_Init();
 8000ebe:	f000 fd59 	bl	8001974 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000ec2:	f000 fd8d 	bl	80019e0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000ec6:	f000 feed 	bl	8001ca4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000eca:	f000 fdbb 	bl	8001a44 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000ece:	f000 ff35 	bl	8001d3c <MX_USART1_UART_Init>
  HAL_GPIO_WritePin(SPI1_SS1_GPIO_Port, SPI1_SS1_Pin, GPIO_PIN_SET);
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	2110      	movs	r1, #16
 8000ed6:	483c      	ldr	r0, [pc, #240]	@ (8000fc8 <main+0x124>)
 8000ed8:	f001 fe37 	bl	8002b4a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI1_SS2_GPIO_Port, SPI1_SS2_Pin, GPIO_PIN_SET);
 8000edc:	4d3b      	ldr	r5, [pc, #236]	@ (8000fcc <main+0x128>)
 8000ede:	2201      	movs	r2, #1
 8000ee0:	2110      	movs	r1, #16
 8000ee2:	4628      	mov	r0, r5
 8000ee4:	f001 fe31 	bl	8002b4a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI1_SS3_GPIO_Port, SPI1_SS3_Pin, GPIO_PIN_SET);
 8000ee8:	2201      	movs	r2, #1
 8000eea:	2120      	movs	r1, #32
 8000eec:	4628      	mov	r0, r5
 8000eee:	f001 fe2c 	bl	8002b4a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI1_SS4_GPIO_Port, SPI1_SS4_Pin, GPIO_PIN_SET);
 8000ef2:	4c37      	ldr	r4, [pc, #220]	@ (8000fd0 <main+0x12c>)
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	4611      	mov	r1, r2
 8000ef8:	4620      	mov	r0, r4
 8000efa:	f001 fe26 	bl	8002b4a <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8000efe:	2001      	movs	r0, #1
 8000f00:	f001 f802 	bl	8001f08 <HAL_Delay>
  HAL_GPIO_WritePin(BRIDGESLEEP1_GPIO_Port, BRIDGESLEEP1_Pin, GPIO_PIN_SET);
 8000f04:	2201      	movs	r2, #1
 8000f06:	2104      	movs	r1, #4
 8000f08:	4628      	mov	r0, r5
 8000f0a:	f001 fe1e 	bl	8002b4a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BRIDGESLEEP2_GPIO_Port, BRIDGESLEEP2_Pin, GPIO_PIN_SET);
 8000f0e:	2201      	movs	r2, #1
 8000f10:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f14:	4620      	mov	r0, r4
 8000f16:	f001 fe18 	bl	8002b4a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(HIZ1_GPIO_Port, HIZ1_Pin, GPIO_PIN_SET);
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	2104      	movs	r1, #4
 8000f1e:	4620      	mov	r0, r4
 8000f20:	f001 fe13 	bl	8002b4a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(HIZ2_GPIO_Port, HIZ2_Pin, GPIO_PIN_SET);
 8000f24:	2201      	movs	r2, #1
 8000f26:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f2a:	4620      	mov	r0, r4
 8000f2c:	f001 fe0d 	bl	8002b4a <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8000f30:	2001      	movs	r0, #1
 8000f32:	f000 ffe9 	bl	8001f08 <HAL_Delay>
  drv8106_reset_blocking(&drv_l1_dd6);
 8000f36:	4f27      	ldr	r7, [pc, #156]	@ (8000fd4 <main+0x130>)
 8000f38:	4638      	mov	r0, r7
 8000f3a:	f7ff fd52 	bl	80009e2 <drv8106_reset_blocking>
  drv8106_reset_blocking(&drv_r1_dd7);
 8000f3e:	4e26      	ldr	r6, [pc, #152]	@ (8000fd8 <main+0x134>)
 8000f40:	4630      	mov	r0, r6
 8000f42:	f7ff fd4e 	bl	80009e2 <drv8106_reset_blocking>
  drv8106_reset_blocking(&drv_l2_dd8);
 8000f46:	4d25      	ldr	r5, [pc, #148]	@ (8000fdc <main+0x138>)
 8000f48:	4628      	mov	r0, r5
 8000f4a:	f7ff fd4a 	bl	80009e2 <drv8106_reset_blocking>
  drv8106_reset_blocking(&drv_r2_dd9);
 8000f4e:	4c24      	ldr	r4, [pc, #144]	@ (8000fe0 <main+0x13c>)
 8000f50:	4620      	mov	r0, r4
 8000f52:	f7ff fd46 	bl	80009e2 <drv8106_reset_blocking>
  drv8106_clear_fault_blocking(&drv_l1_dd6);
 8000f56:	4638      	mov	r0, r7
 8000f58:	f7ff fd83 	bl	8000a62 <drv8106_clear_fault_blocking>
  drv8106_clear_fault_blocking(&drv_r1_dd7);
 8000f5c:	4630      	mov	r0, r6
 8000f5e:	f7ff fd80 	bl	8000a62 <drv8106_clear_fault_blocking>
  drv8106_clear_fault_blocking(&drv_l2_dd8);
 8000f62:	4628      	mov	r0, r5
 8000f64:	f7ff fd7d 	bl	8000a62 <drv8106_clear_fault_blocking>
  drv8106_clear_fault_blocking(&drv_r2_dd9);
 8000f68:	4620      	mov	r0, r4
 8000f6a:	f7ff fd7a 	bl	8000a62 <drv8106_clear_fault_blocking>
  drv8106_read_all_blocking(&drv_l1_dd6);
 8000f6e:	4638      	mov	r0, r7
 8000f70:	f7ff fce7 	bl	8000942 <drv8106_read_all_blocking>
  drv8106_read_all_blocking(&drv_r1_dd7);
 8000f74:	4630      	mov	r0, r6
 8000f76:	f7ff fce4 	bl	8000942 <drv8106_read_all_blocking>
  drv8106_read_all_blocking(&drv_l2_dd8);
 8000f7a:	4628      	mov	r0, r5
 8000f7c:	f7ff fce1 	bl	8000942 <drv8106_read_all_blocking>
  drv8106_read_all_blocking(&drv_r2_dd9);
 8000f80:	4620      	mov	r0, r4
 8000f82:	f7ff fcde 	bl	8000942 <drv8106_read_all_blocking>
  drv8106_CSA_enable_g10_blocking(&drv_l1_dd6);
 8000f86:	4638      	mov	r0, r7
 8000f88:	f7ff fd65 	bl	8000a56 <drv8106_CSA_enable_g10_blocking>
  drv8106_CSA_enable_g10_blocking(&drv_r1_dd7);
 8000f8c:	4630      	mov	r0, r6
 8000f8e:	f7ff fd62 	bl	8000a56 <drv8106_CSA_enable_g10_blocking>
  drv8106_CSA_enable_g10_blocking(&drv_l2_dd8);
 8000f92:	4628      	mov	r0, r5
 8000f94:	f7ff fd5f 	bl	8000a56 <drv8106_CSA_enable_g10_blocking>
  drv8106_CSA_enable_g10_blocking(&drv_r2_dd9);
 8000f98:	4620      	mov	r0, r4
 8000f9a:	f7ff fd5c 	bl	8000a56 <drv8106_CSA_enable_g10_blocking>
  drv8106_Enable_blocking(&drv_l1_dd6);
 8000f9e:	4638      	mov	r0, r7
 8000fa0:	f7ff fd53 	bl	8000a4a <drv8106_Enable_blocking>
  drv8106_Enable_blocking(&drv_r1_dd7);
 8000fa4:	4630      	mov	r0, r6
 8000fa6:	f7ff fd50 	bl	8000a4a <drv8106_Enable_blocking>
  drv8106_Enable_blocking(&drv_l2_dd8);
 8000faa:	4628      	mov	r0, r5
 8000fac:	f7ff fd4d 	bl	8000a4a <drv8106_Enable_blocking>
  drv8106_Enable_blocking(&drv_r2_dd9);
 8000fb0:	4620      	mov	r0, r4
 8000fb2:	f7ff fd4a 	bl	8000a4a <drv8106_Enable_blocking>
  HAL_Delay(1);
 8000fb6:	2001      	movs	r0, #1
 8000fb8:	f000 ffa6 	bl	8001f08 <HAL_Delay>
  test_iq = _IQ18(0.2 * (int8_t)(-1));
 8000fbc:	4b09      	ldr	r3, [pc, #36]	@ (8000fe4 <main+0x140>)
 8000fbe:	4a0a      	ldr	r2, [pc, #40]	@ (8000fe8 <main+0x144>)
 8000fc0:	601a      	str	r2, [r3, #0]
  init_mtr_ctrl();
 8000fc2:	f000 f813 	bl	8000fec <init_mtr_ctrl>
  while (1)
 8000fc6:	e7fe      	b.n	8000fc6 <main+0x122>
 8000fc8:	40010800 	.word	0x40010800
 8000fcc:	40011000 	.word	0x40011000
 8000fd0:	40010c00 	.word	0x40010c00
 8000fd4:	20000078 	.word	0x20000078
 8000fd8:	20000054 	.word	0x20000054
 8000fdc:	20000030 	.word	0x20000030
 8000fe0:	2000000c 	.word	0x2000000c
 8000fe4:	200003e0 	.word	0x200003e0
 8000fe8:	ffff3334 	.word	0xffff3334

08000fec <init_mtr_ctrl>:
#include "main_init.h"

void init_mtr_ctrl()
{
 8000fec:	b508      	push	{r3, lr}
    servo_init();
 8000fee:	f000 f8df 	bl	80011b0 <servo_init>
    // Init servo structures

    // Init ADC&DMA

    // Reset servos
    servo_iq18_reset(&servo1_g);
 8000ff2:	4807      	ldr	r0, [pc, #28]	@ (8001010 <init_mtr_ctrl+0x24>)
 8000ff4:	f000 fb72 	bl	80016dc <servo_iq18_reset>
    servo_iq18_reset(&servo2_g);
 8000ff8:	4806      	ldr	r0, [pc, #24]	@ (8001014 <init_mtr_ctrl+0x28>)
 8000ffa:	f000 fb6f 	bl	80016dc <servo_iq18_reset>

    // Init finished
    system_enabled = 0;
 8000ffe:	4b06      	ldr	r3, [pc, #24]	@ (8001018 <init_mtr_ctrl+0x2c>)
 8001000:	2200      	movs	r2, #0
 8001002:	701a      	strb	r2, [r3, #0]
    servo_periph_init();
 8001004:	f000 f8a4 	bl	8001150 <servo_periph_init>
    adc_cur_init();
 8001008:	f7ff fbae 	bl	8000768 <adc_cur_init>


}
 800100c:	bd08      	pop	{r3, pc}
 800100e:	bf00      	nop
 8001010:	200002cc 	.word	0x200002cc
 8001014:	200001b8 	.word	0x200001b8
 8001018:	2000019d 	.word	0x2000019d

0800101c <pid_iq18_reset>:
	pid->previousError = pid->error;
}

// Resets all the components and previous error
void pid_iq18_reset(pid_iq18_t *pid) {
	pid->P = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	6183      	str	r3, [r0, #24]
	pid->I = 0;
 8001020:	61c3      	str	r3, [r0, #28]
	pid->D = 0;
 8001022:	6203      	str	r3, [r0, #32]
	pid->previousError = 0;
 8001024:	6383      	str	r3, [r0, #56]	@ 0x38
	pid->output = 0;
 8001026:	6343      	str	r3, [r0, #52]	@ 0x34
}
 8001028:	4770      	bx	lr

0800102a <pid_iq18_calculate>:
void pid_iq18_calculate(pid_iq18_t *pid, _iq18 setpoint, _iq18 feedback) {
 800102a:	b538      	push	{r3, r4, r5, lr}
 800102c:	4604      	mov	r4, r0
	pid->error = setpoint - feedback;
 800102e:	1a89      	subs	r1, r1, r2
 8001030:	6001      	str	r1, [r0, #0]
	if ((pid->error > -(pid->toleranceBand))
 8001032:	6943      	ldr	r3, [r0, #20]
 8001034:	425a      	negs	r2, r3
 8001036:	4291      	cmp	r1, r2
 8001038:	dd01      	ble.n	800103e <pid_iq18_calculate+0x14>
			&& (pid->error < pid->toleranceBand)) {
 800103a:	4299      	cmp	r1, r3
 800103c:	db30      	blt.n	80010a0 <pid_iq18_calculate+0x76>
	pid->P = _IQ18mpy(pid->error, pid->kp);
 800103e:	6861      	ldr	r1, [r4, #4]
 8001040:	6820      	ldr	r0, [r4, #0]
 8001042:	f003 fc47 	bl	80048d4 <_IQ18mpy>
 8001046:	61a0      	str	r0, [r4, #24]
			(_IQ18mpy(pid->error, pid->ki)
 8001048:	68a1      	ldr	r1, [r4, #8]
 800104a:	6820      	ldr	r0, [r4, #0]
 800104c:	f003 fc42 	bl	80048d4 <_IQ18mpy>
 8001050:	4605      	mov	r5, r0
					+ _IQ18mpy(pid->output - pid->rawOutput, pid->kb)),
 8001052:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001054:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001056:	6921      	ldr	r1, [r4, #16]
 8001058:	1ac0      	subs	r0, r0, r3
 800105a:	f003 fc3b 	bl	80048d4 <_IQ18mpy>
	pid->I += _IQ18mpy(
 800105e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001060:	4428      	add	r0, r5
 8001062:	f003 fc37 	bl	80048d4 <_IQ18mpy>
 8001066:	69e3      	ldr	r3, [r4, #28]
 8001068:	4403      	add	r3, r0
 800106a:	61e3      	str	r3, [r4, #28]
	pid->D = _IQ18div(_IQ18mpy((pid->error - pid->previousError), pid->kd),
 800106c:	6820      	ldr	r0, [r4, #0]
 800106e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001070:	68e1      	ldr	r1, [r4, #12]
 8001072:	1ac0      	subs	r0, r0, r3
 8001074:	f003 fc2e 	bl	80048d4 <_IQ18mpy>
 8001078:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800107a:	f003 fbe3 	bl	8004844 <_IQ18div>
 800107e:	6220      	str	r0, [r4, #32]
	pid->rawOutput = pid->P + pid->I + pid->D;
 8001080:	69a3      	ldr	r3, [r4, #24]
 8001082:	69e2      	ldr	r2, [r4, #28]
 8001084:	4413      	add	r3, r2
 8001086:	4418      	add	r0, r3
 8001088:	6320      	str	r0, [r4, #48]	@ 0x30
	pid->output = _IQsat(pid->rawOutput, pid->upperLimit, pid->lowerLimit);
 800108a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800108c:	4298      	cmp	r0, r3
 800108e:	dc03      	bgt.n	8001098 <pid_iq18_calculate+0x6e>
 8001090:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001092:	4283      	cmp	r3, r0
 8001094:	bfb8      	it	lt
 8001096:	4603      	movlt	r3, r0
 8001098:	6363      	str	r3, [r4, #52]	@ 0x34
	pid->previousError = pid->error;
 800109a:	6823      	ldr	r3, [r4, #0]
 800109c:	63a3      	str	r3, [r4, #56]	@ 0x38
}
 800109e:	bd38      	pop	{r3, r4, r5, pc}
		pid->error = 0;
 80010a0:	2300      	movs	r3, #0
 80010a2:	6003      	str	r3, [r0, #0]
		pid_iq18_reset(pid);
 80010a4:	f7ff ffba 	bl	800101c <pid_iq18_reset>
 80010a8:	e7c9      	b.n	800103e <pid_iq18_calculate+0x14>

080010aa <pid_iq18_getOutput>:

// Getter for output
_iq18 pid_iq18_getOutput(pid_iq18_t *pid) {
	return pid->output;
}
 80010aa:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 80010ac:	4770      	bx	lr

080010ae <pwm_setSpeed>:
void pwm_dutyLimits(pwmControl_t *driver, uint16_t minDuty, uint16_t maxDuty) {
	driver->minDuty = minDuty;
	driver->maxDuty = maxDuty;
}

void pwm_setSpeed(pwmControl_t *driver, int32_t duty) {
 80010ae:	b510      	push	{r4, lr}
 80010b0:	4604      	mov	r4, r0
	if (!duty) {
 80010b2:	b969      	cbnz	r1, 80010d0 <pwm_setSpeed+0x22>
		driver->_duty = 0;
 80010b4:	2300      	movs	r3, #0
 80010b6:	7443      	strb	r3, [r0, #17]
 80010b8:	7483      	strb	r3, [r0, #18]
 80010ba:	74c3      	strb	r3, [r0, #19]
 80010bc:	7503      	strb	r3, [r0, #20]
		driver->dir = 0;
 80010be:	7543      	strb	r3, [r0, #21]
			HAL_GPIO_WritePin(driver->dir1_Port, driver->dir1_Pin, 0);
			driver->dir = -1;
		}
	}

	switch (driver->timerChannel) {
 80010c0:	7923      	ldrb	r3, [r4, #4]
 80010c2:	3b01      	subs	r3, #1
 80010c4:	2b03      	cmp	r3, #3
 80010c6:	d830      	bhi.n	800112a <pwm_setSpeed+0x7c>
 80010c8:	e8df f003 	tbb	[pc, r3]
 80010cc:	3c36302a 	.word	0x3c36302a
 80010d0:	460a      	mov	r2, r1
		driver->_duty = constrain(ABS(duty), driver->minDuty, driver->maxDuty);
 80010d2:	ea81 71e1 	eor.w	r1, r1, r1, asr #31
 80010d6:	eba1 71e2 	sub.w	r1, r1, r2, asr #31
 80010da:	f8b0 300f 	ldrh.w	r3, [r0, #15]
 80010de:	4299      	cmp	r1, r3
 80010e0:	db04      	blt.n	80010ec <pwm_setSpeed+0x3e>
 80010e2:	f8b0 300d 	ldrh.w	r3, [r0, #13]
 80010e6:	428b      	cmp	r3, r1
 80010e8:	bfa8      	it	ge
 80010ea:	460b      	movge	r3, r1
 80010ec:	f8c4 3011 	str.w	r3, [r4, #17]
		if (duty > 0) {
 80010f0:	2a00      	cmp	r2, #0
 80010f2:	dd0a      	ble.n	800110a <pwm_setSpeed+0x5c>
			HAL_GPIO_WritePin(driver->dir1_Port, driver->dir1_Pin, 1);
 80010f4:	f8d4 1005 	ldr.w	r1, [r4, #5]
 80010f8:	2201      	movs	r2, #1
 80010fa:	b289      	uxth	r1, r1
 80010fc:	f8d4 0009 	ldr.w	r0, [r4, #9]
 8001100:	f001 fd23 	bl	8002b4a <HAL_GPIO_WritePin>
			driver->dir = 1;
 8001104:	2301      	movs	r3, #1
 8001106:	7563      	strb	r3, [r4, #21]
 8001108:	e7da      	b.n	80010c0 <pwm_setSpeed+0x12>
			HAL_GPIO_WritePin(driver->dir1_Port, driver->dir1_Pin, 0);
 800110a:	f8d4 1005 	ldr.w	r1, [r4, #5]
 800110e:	2200      	movs	r2, #0
 8001110:	b289      	uxth	r1, r1
 8001112:	f8d4 0009 	ldr.w	r0, [r4, #9]
 8001116:	f001 fd18 	bl	8002b4a <HAL_GPIO_WritePin>
			driver->dir = -1;
 800111a:	23ff      	movs	r3, #255	@ 0xff
 800111c:	7563      	strb	r3, [r4, #21]
 800111e:	e7cf      	b.n	80010c0 <pwm_setSpeed+0x12>
	case 1:
		driver->htim->Instance->CCR1 = driver->_duty;
 8001120:	6823      	ldr	r3, [r4, #0]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8001128:	635a      	str	r2, [r3, #52]	@ 0x34
		driver->htim->Instance->CCR4 = driver->_duty;
		break;
	default:
		break;
	}
}
 800112a:	bd10      	pop	{r4, pc}
		driver->htim->Instance->CCR2 = driver->_duty;
 800112c:	6823      	ldr	r3, [r4, #0]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8001134:	639a      	str	r2, [r3, #56]	@ 0x38
		break;
 8001136:	e7f8      	b.n	800112a <pwm_setSpeed+0x7c>
		driver->htim->Instance->CCR3 = driver->_duty;
 8001138:	6823      	ldr	r3, [r4, #0]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8001140:	63da      	str	r2, [r3, #60]	@ 0x3c
		break;
 8001142:	e7f2      	b.n	800112a <pwm_setSpeed+0x7c>
		driver->htim->Instance->CCR4 = driver->_duty;
 8001144:	6823      	ldr	r3, [r4, #0]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f8d4 2011 	ldr.w	r2, [r4, #17]
 800114c:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800114e:	e7ec      	b.n	800112a <pwm_setSpeed+0x7c>

08001150 <servo_periph_init>:
#include "servo_init.h"

// servo_iq18_t servo1_g, servo2_g;

void servo_periph_init()
{
 8001150:	b510      	push	{r4, lr}
    // Init timers

    // TIM1&2 for encoders
    MX_TIM1_Init();
 8001152:	f000 fc0f 	bl	8001974 <MX_TIM1_Init>
    MX_TIM2_Init();
 8001156:	f000 fc43 	bl	80019e0 <MX_TIM2_Init>

    // TIM3&4 for periodical tasks
    MX_TIM3_Init(); // PWM as well
 800115a:	f000 fda3 	bl	8001ca4 <MX_TIM3_Init>

    // Init & calibrate ADC
    MX_ADC1_Init();
 800115e:	f7ff fa79 	bl	8000654 <MX_ADC1_Init>
    HAL_ADCEx_Calibration_Start(&hadc1);
 8001162:	480f      	ldr	r0, [pc, #60]	@ (80011a0 <servo_periph_init+0x50>)
 8001164:	f001 f94e 	bl	8002404 <HAL_ADCEx_Calibration_Start>

    // Start timers

    // Clear CNT and start timers 1&2 in encoder mode
    __HAL_TIM_CLEAR_IT(&htim1, TIM_IT_UPDATE);
 8001168:	480e      	ldr	r0, [pc, #56]	@ (80011a4 <servo_periph_init+0x54>)
 800116a:	6803      	ldr	r3, [r0, #0]
 800116c:	f06f 0401 	mvn.w	r4, #1
 8001170:	611c      	str	r4, [r3, #16]
    HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001172:	213c      	movs	r1, #60	@ 0x3c
 8001174:	f002 fffc 	bl	8004170 <HAL_TIM_Encoder_Start>
    __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_UPDATE);
 8001178:	480b      	ldr	r0, [pc, #44]	@ (80011a8 <servo_periph_init+0x58>)
 800117a:	6803      	ldr	r3, [r0, #0]
 800117c:	611c      	str	r4, [r3, #16]
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800117e:	213c      	movs	r1, #60	@ 0x3c
 8001180:	f002 fff6 	bl	8004170 <HAL_TIM_Encoder_Start>

    // Start TIM3 in PWM mode and also turn on interrupts
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001184:	4c09      	ldr	r4, [pc, #36]	@ (80011ac <servo_periph_init+0x5c>)
 8001186:	2100      	movs	r1, #0
 8001188:	4620      	mov	r0, r4
 800118a:	f002 ff83 	bl	8004094 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800118e:	2104      	movs	r1, #4
 8001190:	4620      	mov	r0, r4
 8001192:	f002 ff7f 	bl	8004094 <HAL_TIM_PWM_Start>
    HAL_TIM_Base_Start_IT(&htim3);
 8001196:	4620      	mov	r0, r4
 8001198:	f002 fc60 	bl	8003a5c <HAL_TIM_Base_Start_IT>
}
 800119c:	bd10      	pop	{r4, pc}
 800119e:	bf00      	nop
 80011a0:	20000158 	.word	0x20000158
 80011a4:	200005a0 	.word	0x200005a0
 80011a8:	20000558 	.word	0x20000558
 80011ac:	20000510 	.word	0x20000510

080011b0 <servo_init>:

void servo_init()
{
 80011b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011b4:	b085      	sub	sp, #20
    // Init servo1
    if (SERVO1_ENABLE)
    {
        servo_iq18_base_init(&servo1_g, Triple, MT_VELOCITY, MT_GEAR_RATIO, SERVO1_REVERSE);
 80011b6:	4d43      	ldr	r5, [pc, #268]	@ (80012c4 <servo_init+0x114>)
 80011b8:	f04f 0901 	mov.w	r9, #1
 80011bc:	f8cd 9000 	str.w	r9, [sp]
 80011c0:	4b41      	ldr	r3, [pc, #260]	@ (80012c8 <servo_init+0x118>)
 80011c2:	4a42      	ldr	r2, [pc, #264]	@ (80012cc <servo_init+0x11c>)
 80011c4:	2102      	movs	r1, #2
 80011c6:	4628      	mov	r0, r5
 80011c8:	f000 f8a0 	bl	800130c <servo_iq18_base_init>
        servo_iq18_encoder_init(&servo1_g, &htim1, ENC_TPR, SERVO1_ENC_REVERSE);
 80011cc:	2300      	movs	r3, #0
 80011ce:	222c      	movs	r2, #44	@ 0x2c
 80011d0:	493f      	ldr	r1, [pc, #252]	@ (80012d0 <servo_init+0x120>)
 80011d2:	4628      	mov	r0, r5
 80011d4:	f000 f8ca 	bl	800136c <servo_iq18_encoder_init>

        servo_iq18_driver_init(&servo1_g, &htim3, 1, DIR1_1_GPIO_Port, DIR1_1_Pin, 0, 1000);
 80011d8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011dc:	9302      	str	r3, [sp, #8]
 80011de:	2200      	movs	r2, #0
 80011e0:	9201      	str	r2, [sp, #4]
 80011e2:	f04f 0802 	mov.w	r8, #2
 80011e6:	f8cd 8000 	str.w	r8, [sp]
 80011ea:	4b3a      	ldr	r3, [pc, #232]	@ (80012d4 <servo_init+0x124>)
 80011ec:	464a      	mov	r2, r9
 80011ee:	493a      	ldr	r1, [pc, #232]	@ (80012d8 <servo_init+0x128>)
 80011f0:	4628      	mov	r0, r5
 80011f2:	f000 f8d1 	bl	8001398 <servo_iq18_driver_init>

        servo_iq18_position_init(&servo1_g, ANG_KP, ANG_KI, ANG_KD, ANG_DT, ANG_KB);
 80011f6:	2400      	movs	r4, #0
 80011f8:	9401      	str	r4, [sp, #4]
 80011fa:	4f38      	ldr	r7, [pc, #224]	@ (80012dc <servo_init+0x12c>)
 80011fc:	9700      	str	r7, [sp, #0]
 80011fe:	4623      	mov	r3, r4
 8001200:	4622      	mov	r2, r4
 8001202:	4937      	ldr	r1, [pc, #220]	@ (80012e0 <servo_init+0x130>)
 8001204:	4628      	mov	r0, r5
 8001206:	f000 f8f9 	bl	80013fc <servo_iq18_position_init>
        servo_iq18_velocity_init(&servo1_g, VEL_KP, VEL_KI,
 800120a:	f8df b0d8 	ldr.w	fp, [pc, #216]	@ 80012e4 <servo_init+0x134>
 800120e:	f8cd b004 	str.w	fp, [sp, #4]
 8001212:	9700      	str	r7, [sp, #0]
 8001214:	4623      	mov	r3, r4
 8001216:	4a34      	ldr	r2, [pc, #208]	@ (80012e8 <servo_init+0x138>)
 8001218:	4934      	ldr	r1, [pc, #208]	@ (80012ec <servo_init+0x13c>)
 800121a:	4628      	mov	r0, r5
 800121c:	f000 f91b 	bl	8001456 <servo_iq18_velocity_init>
                                 VEL_KD, VEL_DT, VEL_KB);
        servo_iq18_current_init(&servo1_g, CUR_LIMIT, CUR_KP, CUR_KI, CUR_KD,
 8001220:	4e33      	ldr	r6, [pc, #204]	@ (80012f0 <servo_init+0x140>)
 8001222:	9602      	str	r6, [sp, #8]
 8001224:	f8df a0cc 	ldr.w	sl, [pc, #204]	@ 80012f4 <servo_init+0x144>
 8001228:	f8cd a004 	str.w	sl, [sp, #4]
 800122c:	9400      	str	r4, [sp, #0]
 800122e:	4633      	mov	r3, r6
 8001230:	4a31      	ldr	r2, [pc, #196]	@ (80012f8 <servo_init+0x148>)
 8001232:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001236:	4628      	mov	r0, r5
 8001238:	f000 f93e 	bl	80014b8 <servo_iq18_current_init>
                                CUR_DT, CUR_KB);
        servo_iq18_setPositionTolerance(&servo1_g, ANG_TOLERANCE);
 800123c:	492f      	ldr	r1, [pc, #188]	@ (80012fc <servo_init+0x14c>)
 800123e:	4628      	mov	r0, r5
 8001240:	f000 f984 	bl	800154c <servo_iq18_setPositionTolerance>
    }

    // Init servo2
    if (SERVO2_ENABLE)
    {
        servo_iq18_base_init(&servo2_g, Triple, MT_VELOCITY, MT_GEAR_RATIO, SERVO2_REVERSE);
 8001244:	4d2e      	ldr	r5, [pc, #184]	@ (8001300 <servo_init+0x150>)
 8001246:	f8cd 9000 	str.w	r9, [sp]
 800124a:	4b1f      	ldr	r3, [pc, #124]	@ (80012c8 <servo_init+0x118>)
 800124c:	4a1f      	ldr	r2, [pc, #124]	@ (80012cc <servo_init+0x11c>)
 800124e:	4641      	mov	r1, r8
 8001250:	4628      	mov	r0, r5
 8001252:	f000 f85b 	bl	800130c <servo_iq18_base_init>
        servo_iq18_encoder_init(&servo2_g, &htim2, ENC_TPR, SERVO2_ENC_REVERSE);
 8001256:	464b      	mov	r3, r9
 8001258:	222c      	movs	r2, #44	@ 0x2c
 800125a:	492a      	ldr	r1, [pc, #168]	@ (8001304 <servo_init+0x154>)
 800125c:	4628      	mov	r0, r5
 800125e:	f000 f885 	bl	800136c <servo_iq18_encoder_init>

        servo_iq18_driver_init(&servo2_g, &htim3, 2, DIR2_1_GPIO_Port, DIR2_1_Pin, 0, 1000);
 8001262:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001266:	9302      	str	r3, [sp, #8]
 8001268:	2200      	movs	r2, #0
 800126a:	9201      	str	r2, [sp, #4]
 800126c:	f8cd 8000 	str.w	r8, [sp]
 8001270:	4b25      	ldr	r3, [pc, #148]	@ (8001308 <servo_init+0x158>)
 8001272:	4642      	mov	r2, r8
 8001274:	4918      	ldr	r1, [pc, #96]	@ (80012d8 <servo_init+0x128>)
 8001276:	4628      	mov	r0, r5
 8001278:	f000 f88e 	bl	8001398 <servo_iq18_driver_init>

        servo_iq18_position_init(&servo2_g, ANG_KP, ANG_KI, ANG_KD, ANG_DT, ANG_KB);
 800127c:	9401      	str	r4, [sp, #4]
 800127e:	9700      	str	r7, [sp, #0]
 8001280:	4623      	mov	r3, r4
 8001282:	4622      	mov	r2, r4
 8001284:	4916      	ldr	r1, [pc, #88]	@ (80012e0 <servo_init+0x130>)
 8001286:	4628      	mov	r0, r5
 8001288:	f000 f8b8 	bl	80013fc <servo_iq18_position_init>
        servo_iq18_velocity_init(&servo2_g, VEL_KP, VEL_KI,
 800128c:	f8cd b004 	str.w	fp, [sp, #4]
 8001290:	9700      	str	r7, [sp, #0]
 8001292:	4623      	mov	r3, r4
 8001294:	4a14      	ldr	r2, [pc, #80]	@ (80012e8 <servo_init+0x138>)
 8001296:	4915      	ldr	r1, [pc, #84]	@ (80012ec <servo_init+0x13c>)
 8001298:	4628      	mov	r0, r5
 800129a:	f000 f8dc 	bl	8001456 <servo_iq18_velocity_init>
                                 VEL_KD, VEL_DT, VEL_KB);
        servo_iq18_current_init(&servo2_g, CUR_LIMIT, CUR_KP, CUR_KI, CUR_KD,
 800129e:	9602      	str	r6, [sp, #8]
 80012a0:	f8cd a004 	str.w	sl, [sp, #4]
 80012a4:	9400      	str	r4, [sp, #0]
 80012a6:	4633      	mov	r3, r6
 80012a8:	4a13      	ldr	r2, [pc, #76]	@ (80012f8 <servo_init+0x148>)
 80012aa:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80012ae:	4628      	mov	r0, r5
 80012b0:	f000 f902 	bl	80014b8 <servo_iq18_current_init>
                                CUR_DT, CUR_KB);
        servo_iq18_setPositionTolerance(&servo2_g, ANG_TOLERANCE);
 80012b4:	4911      	ldr	r1, [pc, #68]	@ (80012fc <servo_init+0x14c>)
 80012b6:	4628      	mov	r0, r5
 80012b8:	f000 f948 	bl	800154c <servo_iq18_setPositionTolerance>
    }
 80012bc:	b005      	add	sp, #20
 80012be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80012c2:	bf00      	nop
 80012c4:	200002cc 	.word	0x200002cc
 80012c8:	41aa6666 	.word	0x41aa6666
 80012cc:	44852000 	.word	0x44852000
 80012d0:	200005a0 	.word	0x200005a0
 80012d4:	40010c00 	.word	0x40010c00
 80012d8:	20000510 	.word	0x20000510
 80012dc:	3b83126f 	.word	0x3b83126f
 80012e0:	4064dd2f 	.word	0x4064dd2f
 80012e4:	3f126e98 	.word	0x3f126e98
 80012e8:	3e428f5c 	.word	0x3e428f5c
 80012ec:	3d6a5f85 	.word	0x3d6a5f85
 80012f0:	44e15ae1 	.word	0x44e15ae1
 80012f4:	386903ba 	.word	0x386903ba
 80012f8:	40bfd639 	.word	0x40bfd639
 80012fc:	3ca3d70a 	.word	0x3ca3d70a
 8001300:	200001b8 	.word	0x200001b8
 8001304:	20000558 	.word	0x20000558
 8001308:	40010800 	.word	0x40010800

0800130c <servo_iq18_base_init>:
 *      Author: zhmis
 */
#include "servo_iq18.h"

void servo_iq18_base_init(servo_iq18_t *servo, enum loops servoLoops,
		float motorSpeed, float gearRatio, uint8_t reverse) {
 800130c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001310:	4604      	mov	r4, r0
 8001312:	460d      	mov	r5, r1
 8001314:	4617      	mov	r7, r2
 8001316:	461e      	mov	r6, r3
 8001318:	f89d 8018 	ldrb.w	r8, [sp, #24]
	servo->controllerLoops = servoLoops;
 800131c:	f880 1108 	strb.w	r1, [r0, #264]	@ 0x108
	servo->encoder.gearRatio = _IQ18(gearRatio);
 8001320:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001324:	4618      	mov	r0, r3
 8001326:	f7fe ffff 	bl	8000328 <__aeabi_fmul>
 800132a:	f7ff f94d 	bl	80005c8 <__aeabi_f2iz>
 800132e:	f8c4 001a 	str.w	r0, [r4, #26]
	if (reverse) {
 8001332:	f1b8 0f00 	cmp.w	r8, #0
 8001336:	d014      	beq.n	8001362 <servo_iq18_base_init+0x56>
		servo->reverseFlag = -1;
 8001338:	23ff      	movs	r3, #255	@ 0xff
 800133a:	f884 30f8 	strb.w	r3, [r4, #248]	@ 0xf8
	} else {
		servo->reverseFlag = 1;
	}
	servo->maxShaftSpeed = _IQ18(motorSpeed / gearRatio);
 800133e:	4631      	mov	r1, r6
 8001340:	4638      	mov	r0, r7
 8001342:	f7ff f8a5 	bl	8000490 <__aeabi_fdiv>
 8001346:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 800134a:	f7fe ffed 	bl	8000328 <__aeabi_fmul>
 800134e:	f7ff f93b 	bl	80005c8 <__aeabi_f2iz>
 8001352:	f8c4 010a 	str.w	r0, [r4, #266]	@ 0x10a

	if (servoLoops != Single) {
 8001356:	b115      	cbz	r5, 800135e <servo_iq18_base_init+0x52>
		servo->pid_position.lowerLimit = -servo->maxShaftSpeed;
 8001358:	4243      	negs	r3, r0
 800135a:	65a3      	str	r3, [r4, #88]	@ 0x58
		servo->pid_position.upperLimit = servo->maxShaftSpeed;
 800135c:	6560      	str	r0, [r4, #84]	@ 0x54
	}
}
 800135e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		servo->reverseFlag = 1;
 8001362:	2301      	movs	r3, #1
 8001364:	f884 30f8 	strb.w	r3, [r4, #248]	@ 0xf8
 8001368:	e7e9      	b.n	800133e <servo_iq18_base_init+0x32>
	...

0800136c <servo_iq18_encoder_init>:

void servo_iq18_encoder_init(servo_iq18_t *servo, TIM_HandleTypeDef *htim,
		uint16_t CPR, uint8_t encoder_is_reversed) {
 800136c:	b538      	push	{r3, r4, r5, lr}
 800136e:	4604      	mov	r4, r0
 8001370:	461d      	mov	r5, r3
	servo->encoder.htim = htim;
 8001372:	6001      	str	r1, [r0, #0]
	servo->encoder.countsPerRevolution = CPR;
 8001374:	8082      	strh	r2, [r0, #4]
	servo->encoder.filter = initEMA_iq18(VEL_EMA, 0);
 8001376:	2100      	movs	r1, #0
 8001378:	4806      	ldr	r0, [pc, #24]	@ (8001394 <servo_iq18_encoder_init+0x28>)
 800137a:	f7ff fb78 	bl	8000a6e <initEMA_iq18>
 800137e:	f8c4 0025 	str.w	r0, [r4, #37]	@ 0x25
	if(!encoder_is_reversed){
 8001382:	b91d      	cbnz	r5, 800138c <servo_iq18_encoder_init+0x20>
		servo->encoder.reverse_flag = 1;
 8001384:	2301      	movs	r3, #1
 8001386:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
	}else{
		servo->encoder.reverse_flag = -1;
	}
}
 800138a:	bd38      	pop	{r3, r4, r5, pc}
		servo->encoder.reverse_flag = -1;
 800138c:	23ff      	movs	r3, #255	@ 0xff
 800138e:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 8001392:	e7fa      	b.n	800138a <servo_iq18_encoder_init+0x1e>
 8001394:	3ecccccd 	.word	0x3ecccccd

08001398 <servo_iq18_driver_init>:

void servo_iq18_driver_init(servo_iq18_t *servo, TIM_HandleTypeDef *htim,
		uint8_t timerChannel, GPIO_TypeDef *dir1_Port, uint32_t dir1_Pin, uint16_t minDuty,
		uint16_t maxDuty) {
	servo->driver.htim = htim;
 8001398:	f8c0 10e0 	str.w	r1, [r0, #224]	@ 0xe0
	servo->driver.timerChannel = timerChannel;
 800139c:	f880 20e4 	strb.w	r2, [r0, #228]	@ 0xe4
	servo->driver.dir1_Port = dir1_Port;
 80013a0:	f8c0 30e9 	str.w	r3, [r0, #233]	@ 0xe9
	servo->driver.dir1_Pin = dir1_Pin;
 80013a4:	9b00      	ldr	r3, [sp, #0]
 80013a6:	f8c0 30e5 	str.w	r3, [r0, #229]	@ 0xe5

	servo->driver.minDuty = minDuty;
 80013aa:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80013ae:	f8a0 30ef 	strh.w	r3, [r0, #239]	@ 0xef
	servo->driver.maxDuty = maxDuty;
 80013b2:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 80013b6:	f8a0 30ed 	strh.w	r3, [r0, #237]	@ 0xed

	switch (servo->controllerLoops) {
 80013ba:	f890 3108 	ldrb.w	r3, [r0, #264]	@ 0x108
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d009      	beq.n	80013d6 <servo_iq18_driver_init+0x3e>
 80013c2:	2b02      	cmp	r3, #2
 80013c4:	d00f      	beq.n	80013e6 <servo_iq18_driver_init+0x4e>
 80013c6:	b9ab      	cbnz	r3, 80013f4 <servo_iq18_driver_init+0x5c>
	case Single:
		servo->pid_position.lowerLimit = _IQ18(-1);
 80013c8:	f5a3 2380 	sub.w	r3, r3, #262144	@ 0x40000
 80013cc:	6583      	str	r3, [r0, #88]	@ 0x58
		servo->pid_position.upperLimit = _IQ18(1);
 80013ce:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80013d2:	6543      	str	r3, [r0, #84]	@ 0x54
		break;
 80013d4:	4770      	bx	lr
	case Double:
		servo->pid_velocity.lowerLimit = _IQ18(-1);
 80013d6:	4b08      	ldr	r3, [pc, #32]	@ (80013f8 <servo_iq18_driver_init+0x60>)
 80013d8:	f8c0 3094 	str.w	r3, [r0, #148]	@ 0x94
		servo->pid_velocity.upperLimit = _IQ18(1);
 80013dc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80013e0:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
		break;
 80013e4:	4770      	bx	lr
	case Triple:
		servo->pid_current.lowerLimit = _IQ18(-1);
 80013e6:	4b04      	ldr	r3, [pc, #16]	@ (80013f8 <servo_iq18_driver_init+0x60>)
 80013e8:	f8c0 30d0 	str.w	r3, [r0, #208]	@ 0xd0
		servo->pid_current.upperLimit = _IQ18(1);
 80013ec:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80013f0:	f8c0 30cc 	str.w	r3, [r0, #204]	@ 0xcc
		break;
	default:
		break;
	}
}
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	fffc0000 	.word	0xfffc0000

080013fc <servo_iq18_position_init>:

void servo_iq18_position_init(servo_iq18_t *servo, float kp, float ki, float kd,
		float dt, float kb) {
 80013fc:	b570      	push	{r4, r5, r6, lr}
 80013fe:	4604      	mov	r4, r0
 8001400:	4608      	mov	r0, r1
 8001402:	4616      	mov	r6, r2
 8001404:	461d      	mov	r5, r3
	servo->pid_position.kp = _IQ18(kp);
 8001406:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 800140a:	f7fe ff8d 	bl	8000328 <__aeabi_fmul>
 800140e:	f7ff f8db 	bl	80005c8 <__aeabi_f2iz>
 8001412:	6320      	str	r0, [r4, #48]	@ 0x30
	servo->pid_position.ki = _IQ18(ki);
 8001414:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001418:	4630      	mov	r0, r6
 800141a:	f7fe ff85 	bl	8000328 <__aeabi_fmul>
 800141e:	f7ff f8d3 	bl	80005c8 <__aeabi_f2iz>
 8001422:	6360      	str	r0, [r4, #52]	@ 0x34
	servo->pid_position.kd = _IQ18(kd);
 8001424:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001428:	4628      	mov	r0, r5
 800142a:	f7fe ff7d 	bl	8000328 <__aeabi_fmul>
 800142e:	f7ff f8cb 	bl	80005c8 <__aeabi_f2iz>
 8001432:	63a0      	str	r0, [r4, #56]	@ 0x38
	servo->pid_position.dt = _IQ18(dt);
 8001434:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001438:	9804      	ldr	r0, [sp, #16]
 800143a:	f7fe ff75 	bl	8000328 <__aeabi_fmul>
 800143e:	f7ff f8c3 	bl	80005c8 <__aeabi_f2iz>
 8001442:	6520      	str	r0, [r4, #80]	@ 0x50
	servo->pid_position.kb = _IQ18(kb);
 8001444:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001448:	9805      	ldr	r0, [sp, #20]
 800144a:	f7fe ff6d 	bl	8000328 <__aeabi_fmul>
 800144e:	f7ff f8bb 	bl	80005c8 <__aeabi_f2iz>
 8001452:	63e0      	str	r0, [r4, #60]	@ 0x3c
}
 8001454:	bd70      	pop	{r4, r5, r6, pc}

08001456 <servo_iq18_velocity_init>:

void servo_iq18_velocity_init(servo_iq18_t *servo, float kp, float ki, float kd,
		float dt, float kb) {
 8001456:	b570      	push	{r4, r5, r6, lr}
 8001458:	4604      	mov	r4, r0
 800145a:	4608      	mov	r0, r1
 800145c:	4616      	mov	r6, r2
 800145e:	461d      	mov	r5, r3
	servo->pid_velocity.kp = _IQ18(kp);
 8001460:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001464:	f7fe ff60 	bl	8000328 <__aeabi_fmul>
 8001468:	f7ff f8ae 	bl	80005c8 <__aeabi_f2iz>
 800146c:	66e0      	str	r0, [r4, #108]	@ 0x6c
	servo->pid_velocity.ki = _IQ18(ki);
 800146e:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001472:	4630      	mov	r0, r6
 8001474:	f7fe ff58 	bl	8000328 <__aeabi_fmul>
 8001478:	f7ff f8a6 	bl	80005c8 <__aeabi_f2iz>
 800147c:	6720      	str	r0, [r4, #112]	@ 0x70
	servo->pid_velocity.kd = _IQ18(kd);
 800147e:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001482:	4628      	mov	r0, r5
 8001484:	f7fe ff50 	bl	8000328 <__aeabi_fmul>
 8001488:	f7ff f89e 	bl	80005c8 <__aeabi_f2iz>
 800148c:	6760      	str	r0, [r4, #116]	@ 0x74
	servo->pid_velocity.dt = _IQ18(dt);
 800148e:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001492:	9804      	ldr	r0, [sp, #16]
 8001494:	f7fe ff48 	bl	8000328 <__aeabi_fmul>
 8001498:	f7ff f896 	bl	80005c8 <__aeabi_f2iz>
 800149c:	4605      	mov	r5, r0
 800149e:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
	servo->pid_velocity.kb = _IQ18(kb);
 80014a2:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 80014a6:	9805      	ldr	r0, [sp, #20]
 80014a8:	f7fe ff3e 	bl	8000328 <__aeabi_fmul>
 80014ac:	f7ff f88c 	bl	80005c8 <__aeabi_f2iz>
 80014b0:	67a0      	str	r0, [r4, #120]	@ 0x78
	servo->encoder.dt = _IQ18(dt);
 80014b2:	f8c4 5016 	str.w	r5, [r4, #22]
}
 80014b6:	bd70      	pop	{r4, r5, r6, pc}

080014b8 <servo_iq18_current_init>:

void servo_iq18_current_init(servo_iq18_t *servo, float ratedCurrent, float kp,
		float ki, float kd, float dt, float kb) {
 80014b8:	b570      	push	{r4, r5, r6, lr}
 80014ba:	4604      	mov	r4, r0
 80014bc:	460d      	mov	r5, r1
 80014be:	461e      	mov	r6, r3
	servo->pid_current.kp = _IQ18(kp);
 80014c0:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 80014c4:	4610      	mov	r0, r2
 80014c6:	f7fe ff2f 	bl	8000328 <__aeabi_fmul>
 80014ca:	f7ff f87d 	bl	80005c8 <__aeabi_f2iz>
 80014ce:	f8c4 00a8 	str.w	r0, [r4, #168]	@ 0xa8
	servo->pid_current.ki = _IQ18(ki);
 80014d2:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 80014d6:	4630      	mov	r0, r6
 80014d8:	f7fe ff26 	bl	8000328 <__aeabi_fmul>
 80014dc:	f7ff f874 	bl	80005c8 <__aeabi_f2iz>
 80014e0:	f8c4 00ac 	str.w	r0, [r4, #172]	@ 0xac
	servo->pid_current.kd = _IQ18(kd);
 80014e4:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 80014e8:	9804      	ldr	r0, [sp, #16]
 80014ea:	f7fe ff1d 	bl	8000328 <__aeabi_fmul>
 80014ee:	f7ff f86b 	bl	80005c8 <__aeabi_f2iz>
 80014f2:	f8c4 00b0 	str.w	r0, [r4, #176]	@ 0xb0
	servo->pid_current.dt = _IQ18(dt);
 80014f6:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 80014fa:	9805      	ldr	r0, [sp, #20]
 80014fc:	f7fe ff14 	bl	8000328 <__aeabi_fmul>
 8001500:	f7ff f862 	bl	80005c8 <__aeabi_f2iz>
 8001504:	f8c4 00c8 	str.w	r0, [r4, #200]	@ 0xc8
	servo->pid_current.kb = _IQ18(kb);
 8001508:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 800150c:	9806      	ldr	r0, [sp, #24]
 800150e:	f7fe ff0b 	bl	8000328 <__aeabi_fmul>
 8001512:	f7ff f859 	bl	80005c8 <__aeabi_f2iz>
 8001516:	f8c4 00b4 	str.w	r0, [r4, #180]	@ 0xb4
	servo->maxCurrent = _IQ18(ratedCurrent);
 800151a:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 800151e:	4628      	mov	r0, r5
 8001520:	f7fe ff02 	bl	8000328 <__aeabi_fmul>
 8001524:	4606      	mov	r6, r0
 8001526:	f7ff f84f 	bl	80005c8 <__aeabi_f2iz>
 800152a:	f8c4 010e 	str.w	r0, [r4, #270]	@ 0x10e
	if (servo->controllerLoops == Triple) {
 800152e:	f894 3108 	ldrb.w	r3, [r4, #264]	@ 0x108
 8001532:	2b02      	cmp	r3, #2
 8001534:	d000      	beq.n	8001538 <servo_iq18_current_init+0x80>
		servo->pid_velocity.lowerLimit = _IQ18(-ratedCurrent);
		servo->pid_velocity.upperLimit = _IQ18(ratedCurrent);
	}
}
 8001536:	bd70      	pop	{r4, r5, r6, pc}
 8001538:	4605      	mov	r5, r0
		servo->pid_velocity.lowerLimit = _IQ18(-ratedCurrent);
 800153a:	f106 4000 	add.w	r0, r6, #2147483648	@ 0x80000000
 800153e:	f7ff f843 	bl	80005c8 <__aeabi_f2iz>
 8001542:	f8c4 0094 	str.w	r0, [r4, #148]	@ 0x94
		servo->pid_velocity.upperLimit = _IQ18(ratedCurrent);
 8001546:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
}
 800154a:	e7f4      	b.n	8001536 <servo_iq18_current_init+0x7e>

0800154c <servo_iq18_setPositionTolerance>:

void servo_iq18_setPositionTolerance(servo_iq18_t *servo, float tolerance) {
 800154c:	b510      	push	{r4, lr}
 800154e:	4604      	mov	r4, r0
 8001550:	4608      	mov	r0, r1
	servo->pid_position.toleranceBand = _IQ18(tolerance);
 8001552:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 8001556:	f7fe fee7 	bl	8000328 <__aeabi_fmul>
 800155a:	f7ff f835 	bl	80005c8 <__aeabi_f2iz>
 800155e:	6420      	str	r0, [r4, #64]	@ 0x40
}
 8001560:	bd10      	pop	{r4, pc}

08001562 <servo_iq18_velocityLoop>:
		break;
	}
	}
}

void servo_iq18_velocityLoop(servo_iq18_t *servo) {
 8001562:	b538      	push	{r3, r4, r5, lr}
 8001564:	4604      	mov	r4, r0
	encoder_updatePosition_iq18(&servo->encoder);
 8001566:	f7ff faa7 	bl	8000ab8 <encoder_updatePosition_iq18>
	encoder_updateVelocity_qep_iq18(&servo->encoder);
 800156a:	4620      	mov	r0, r4
 800156c:	f7ff fae0 	bl	8000b30 <encoder_updateVelocity_qep_iq18>
	if (servo->currentMode != Current) {
 8001570:	f894 3109 	ldrb.w	r3, [r4, #265]	@ 0x109
 8001574:	2b03      	cmp	r3, #3
 8001576:	d114      	bne.n	80015a2 <servo_iq18_velocityLoop+0x40>
		pid_iq18_calculate(&servo->pid_velocity, servo->velocitySetpoint,
				encoder_getVelocity_iq18(&servo->encoder));
	}

	switch (servo->controllerLoops) {
 8001578:	f894 3108 	ldrb.w	r3, [r4, #264]	@ 0x108
 800157c:	2b01      	cmp	r3, #1
 800157e:	d01c      	beq.n	80015ba <servo_iq18_velocityLoop+0x58>
 8001580:	2b02      	cmp	r3, #2
 8001582:	d02d      	beq.n	80015e0 <servo_iq18_velocityLoop+0x7e>
 8001584:	b963      	cbnz	r3, 80015a0 <servo_iq18_velocityLoop+0x3e>
	case Single:
		pid_iq18_reset(&servo->pid_velocity);
 8001586:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800158a:	f7ff fd47 	bl	800101c <pid_iq18_reset>
		servo->velocitySetpoint = 0;
 800158e:	2300      	movs	r3, #0
 8001590:	f884 30ff 	strb.w	r3, [r4, #255]	@ 0xff
 8001594:	f884 3100 	strb.w	r3, [r4, #256]	@ 0x100
 8001598:	f884 3101 	strb.w	r3, [r4, #257]	@ 0x101
 800159c:	f884 3102 	strb.w	r3, [r4, #258]	@ 0x102
			pid_iq18_reset(&servo->pid_velocity);
			servo->velocitySetpoint = 0;
		}
		break;
	}
}
 80015a0:	bd38      	pop	{r3, r4, r5, pc}
		pid_iq18_calculate(&servo->pid_velocity, servo->velocitySetpoint,
 80015a2:	f8d4 50ff 	ldr.w	r5, [r4, #255]	@ 0xff
 80015a6:	4620      	mov	r0, r4
 80015a8:	f7ff fae7 	bl	8000b7a <encoder_getVelocity_iq18>
 80015ac:	4602      	mov	r2, r0
 80015ae:	4629      	mov	r1, r5
 80015b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80015b4:	f7ff fd39 	bl	800102a <pid_iq18_calculate>
 80015b8:	e7de      	b.n	8001578 <servo_iq18_velocityLoop+0x16>
		int32_t duty = (int32_t) (((int64_t) pid_iq18_getOutput(
 80015ba:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80015be:	f7ff fd74 	bl	80010aa <pid_iq18_getOutput>
 80015c2:	17c2      	asrs	r2, r0, #31
				&servo->pid_velocity) * servo->driver.maxDuty) >> 18);
 80015c4:	f8b4 30ed 	ldrh.w	r3, [r4, #237]	@ 0xed
 80015c8:	fba0 0103 	umull	r0, r1, r0, r3
 80015cc:	fb03 1102 	mla	r1, r3, r2, r1
 80015d0:	0c80      	lsrs	r0, r0, #18
		pwm_setSpeed(&servo->driver, duty);
 80015d2:	ea40 3181 	orr.w	r1, r0, r1, lsl #14
 80015d6:	f104 00e0 	add.w	r0, r4, #224	@ 0xe0
 80015da:	f7ff fd68 	bl	80010ae <pwm_setSpeed>
		break;
 80015de:	e7df      	b.n	80015a0 <servo_iq18_velocityLoop+0x3e>
		if (servo->currentMode != Current) {
 80015e0:	f894 3109 	ldrb.w	r3, [r4, #265]	@ 0x109
 80015e4:	2b03      	cmp	r3, #3
 80015e6:	d006      	beq.n	80015f6 <servo_iq18_velocityLoop+0x94>
			servo->currentSetpoint = pid_iq18_getOutput(&servo->pid_velocity);
 80015e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80015ec:	f7ff fd5d 	bl	80010aa <pid_iq18_getOutput>
 80015f0:	f8c4 0103 	str.w	r0, [r4, #259]	@ 0x103
 80015f4:	e7d4      	b.n	80015a0 <servo_iq18_velocityLoop+0x3e>
			pid_iq18_reset(&servo->pid_velocity);
 80015f6:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80015fa:	f7ff fd0f 	bl	800101c <pid_iq18_reset>
			servo->velocitySetpoint = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	f884 30ff 	strb.w	r3, [r4, #255]	@ 0xff
 8001604:	f884 3100 	strb.w	r3, [r4, #256]	@ 0x100
 8001608:	f884 3101 	strb.w	r3, [r4, #257]	@ 0x101
 800160c:	f884 3102 	strb.w	r3, [r4, #258]	@ 0x102
}
 8001610:	e7c6      	b.n	80015a0 <servo_iq18_velocityLoop+0x3e>

08001612 <servo_iq18_currentLoop>:

void servo_iq18_currentLoop(servo_iq18_t *servo, _iq18 currentFeedback) {
 8001612:	b538      	push	{r3, r4, r5, lr}
 8001614:	4604      	mov	r4, r0
	if (servo->controllerLoops == Triple) {
 8001616:	f890 3108 	ldrb.w	r3, [r0, #264]	@ 0x108
 800161a:	2b02      	cmp	r3, #2
 800161c:	d00c      	beq.n	8001638 <servo_iq18_currentLoop+0x26>
				currentFeedback);
		int32_t duty = (int32_t) (((int64_t) pid_iq18_getOutput(
				&servo->pid_current) * servo->driver.maxDuty) >> 18);
		pwm_setSpeed(&servo->driver, duty);
	} else {
		pid_iq18_reset(&servo->pid_current);
 800161e:	30a4      	adds	r0, #164	@ 0xa4
 8001620:	f7ff fcfc 	bl	800101c <pid_iq18_reset>
		servo->currentSetpoint = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	f884 3103 	strb.w	r3, [r4, #259]	@ 0x103
 800162a:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 800162e:	f884 3105 	strb.w	r3, [r4, #261]	@ 0x105
 8001632:	f884 3106 	strb.w	r3, [r4, #262]	@ 0x106
	}
}
 8001636:	bd38      	pop	{r3, r4, r5, pc}
		pid_iq18_calculate(&servo->pid_current, servo->currentSetpoint,
 8001638:	f100 05a4 	add.w	r5, r0, #164	@ 0xa4
 800163c:	460a      	mov	r2, r1
 800163e:	f8d0 1103 	ldr.w	r1, [r0, #259]	@ 0x103
 8001642:	4628      	mov	r0, r5
 8001644:	f7ff fcf1 	bl	800102a <pid_iq18_calculate>
		int32_t duty = (int32_t) (((int64_t) pid_iq18_getOutput(
 8001648:	4628      	mov	r0, r5
 800164a:	f7ff fd2e 	bl	80010aa <pid_iq18_getOutput>
 800164e:	17c2      	asrs	r2, r0, #31
				&servo->pid_current) * servo->driver.maxDuty) >> 18);
 8001650:	f8b4 30ed 	ldrh.w	r3, [r4, #237]	@ 0xed
 8001654:	fba0 0103 	umull	r0, r1, r0, r3
 8001658:	fb03 1102 	mla	r1, r3, r2, r1
 800165c:	0c80      	lsrs	r0, r0, #18
		pwm_setSpeed(&servo->driver, duty);
 800165e:	ea40 3181 	orr.w	r1, r0, r1, lsl #14
 8001662:	f104 00e0 	add.w	r0, r4, #224	@ 0xe0
 8001666:	f7ff fd22 	bl	80010ae <pwm_setSpeed>
 800166a:	e7e4      	b.n	8001636 <servo_iq18_currentLoop+0x24>

0800166c <servo_iq18_controlVelocity>:
	servo->currentMode = Position;
	servo->positionSetpoint = _IQ18(setpoint) * servo->reverseFlag;
}

void servo_iq18_controlVelocity(servo_iq18_t *servo, _iq18 setpoint) {
	if (servo->controllerLoops != Single) {
 800166c:	f890 3108 	ldrb.w	r3, [r0, #264]	@ 0x108
 8001670:	b183      	cbz	r3, 8001694 <servo_iq18_controlVelocity+0x28>
		servo->currentMode = Velocity;
 8001672:	2302      	movs	r3, #2
 8001674:	f880 3109 	strb.w	r3, [r0, #265]	@ 0x109
		// _iq18 vel_setp_iq18 = (_iq18)setpoint_q9 << 9;
		servo->velocitySetpoint = _IQsat(setpoint * servo->reverseFlag,
 8001678:	f990 20f8 	ldrsb.w	r2, [r0, #248]	@ 0xf8
 800167c:	fb01 f202 	mul.w	r2, r1, r2
 8001680:	f8d0 310a 	ldr.w	r3, [r0, #266]	@ 0x10a
 8001684:	429a      	cmp	r2, r3
 8001686:	dc03      	bgt.n	8001690 <servo_iq18_controlVelocity+0x24>
 8001688:	425b      	negs	r3, r3
 800168a:	4293      	cmp	r3, r2
 800168c:	bfb8      	it	lt
 800168e:	4613      	movlt	r3, r2
 8001690:	f8c0 30ff 	str.w	r3, [r0, #255]	@ 0xff
				servo->maxShaftSpeed, -servo->maxShaftSpeed);
	}
}
 8001694:	4770      	bx	lr

08001696 <servo_iq18_controlCurrent>:

void servo_iq18_controlCurrent(servo_iq18_t *servo, float setpoint) {
 8001696:	b538      	push	{r3, r4, r5, lr}
	if (servo->controllerLoops == Triple) {
 8001698:	f890 3108 	ldrb.w	r3, [r0, #264]	@ 0x108
 800169c:	2b02      	cmp	r3, #2
 800169e:	d000      	beq.n	80016a2 <servo_iq18_controlCurrent+0xc>
		servo->currentMode = Current;
		servo->currentSetpoint = _IQsat(_IQ18(setpoint * servo->reverseFlag),
				servo->maxCurrent, -servo->maxCurrent);
		// servo->currentSetpoint = _IQ18(setpoint);
	}
}
 80016a0:	bd38      	pop	{r3, r4, r5, pc}
 80016a2:	4604      	mov	r4, r0
 80016a4:	460d      	mov	r5, r1
		servo->currentMode = Current;
 80016a6:	2303      	movs	r3, #3
 80016a8:	f880 3109 	strb.w	r3, [r0, #265]	@ 0x109
		servo->currentSetpoint = _IQsat(_IQ18(setpoint * servo->reverseFlag),
 80016ac:	f990 00f8 	ldrsb.w	r0, [r0, #248]	@ 0xf8
 80016b0:	f7fe fde6 	bl	8000280 <__aeabi_i2f>
 80016b4:	4629      	mov	r1, r5
 80016b6:	f7fe fe37 	bl	8000328 <__aeabi_fmul>
 80016ba:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 80016be:	f7fe fe33 	bl	8000328 <__aeabi_fmul>
 80016c2:	f7fe ff81 	bl	80005c8 <__aeabi_f2iz>
 80016c6:	f8d4 310e 	ldr.w	r3, [r4, #270]	@ 0x10e
 80016ca:	4298      	cmp	r0, r3
 80016cc:	dc03      	bgt.n	80016d6 <servo_iq18_controlCurrent+0x40>
 80016ce:	425b      	negs	r3, r3
 80016d0:	4283      	cmp	r3, r0
 80016d2:	bfb8      	it	lt
 80016d4:	4603      	movlt	r3, r0
 80016d6:	f8c4 3103 	str.w	r3, [r4, #259]	@ 0x103
}
 80016da:	e7e1      	b.n	80016a0 <servo_iq18_controlCurrent+0xa>

080016dc <servo_iq18_reset>:

void servo_iq18_reset(servo_iq18_t *servo){
 80016dc:	b510      	push	{r4, lr}
 80016de:	4604      	mov	r4, r0
	encoder_reset_iq18(&servo->encoder);
 80016e0:	f7ff fa3d 	bl	8000b5e <encoder_reset_iq18>
	pid_iq18_reset(&servo->pid_current);
 80016e4:	f104 00a4 	add.w	r0, r4, #164	@ 0xa4
 80016e8:	f7ff fc98 	bl	800101c <pid_iq18_reset>
	pid_iq18_reset(&servo->pid_velocity);
 80016ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80016f0:	f7ff fc94 	bl	800101c <pid_iq18_reset>
	pid_iq18_reset(&servo->pid_position);
 80016f4:	f104 002c 	add.w	r0, r4, #44	@ 0x2c
 80016f8:	f7ff fc90 	bl	800101c <pid_iq18_reset>
 80016fc:	bd10      	pop	{r4, pc}
	...

08001700 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001700:	b508      	push	{r3, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001702:	480f      	ldr	r0, [pc, #60]	@ (8001740 <MX_SPI1_Init+0x40>)
 8001704:	4b0f      	ldr	r3, [pc, #60]	@ (8001744 <MX_SPI1_Init+0x44>)
 8001706:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001708:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800170c:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800170e:	2300      	movs	r3, #0
 8001710:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001712:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001716:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001718:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800171a:	2201      	movs	r2, #1
 800171c:	6142      	str	r2, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800171e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001722:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001724:	2228      	movs	r2, #40	@ 0x28
 8001726:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001728:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800172a:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800172c:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800172e:	230a      	movs	r3, #10
 8001730:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001732:	f001 feb3 	bl	800349c <HAL_SPI_Init>
 8001736:	b900      	cbnz	r0, 800173a <MX_SPI1_Init+0x3a>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001738:	bd08      	pop	{r3, pc}
    Error_Handler();
 800173a:	f7ff fb6f 	bl	8000e1c <Error_Handler>
}
 800173e:	e7fb      	b.n	8001738 <MX_SPI1_Init+0x38>
 8001740:	2000046c 	.word	0x2000046c
 8001744:	40013000 	.word	0x40013000

08001748 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001748:	b570      	push	{r4, r5, r6, lr}
 800174a:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174c:	2300      	movs	r3, #0
 800174e:	9302      	str	r3, [sp, #8]
 8001750:	9303      	str	r3, [sp, #12]
 8001752:	9304      	str	r3, [sp, #16]
 8001754:	9305      	str	r3, [sp, #20]
  if(spiHandle->Instance==SPI1)
 8001756:	6802      	ldr	r2, [r0, #0]
 8001758:	4b36      	ldr	r3, [pc, #216]	@ (8001834 <HAL_SPI_MspInit+0xec>)
 800175a:	429a      	cmp	r2, r3
 800175c:	d001      	beq.n	8001762 <HAL_SPI_MspInit+0x1a>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800175e:	b006      	add	sp, #24
 8001760:	bd70      	pop	{r4, r5, r6, pc}
 8001762:	4604      	mov	r4, r0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001764:	f503 4360 	add.w	r3, r3, #57344	@ 0xe000
 8001768:	699a      	ldr	r2, [r3, #24]
 800176a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800176e:	619a      	str	r2, [r3, #24]
 8001770:	699a      	ldr	r2, [r3, #24]
 8001772:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001776:	9200      	str	r2, [sp, #0]
 8001778:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800177a:	699a      	ldr	r2, [r3, #24]
 800177c:	f042 0204 	orr.w	r2, r2, #4
 8001780:	619a      	str	r2, [r3, #24]
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	f003 0304 	and.w	r3, r3, #4
 8001788:	9301      	str	r3, [sp, #4]
 800178a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800178c:	23a0      	movs	r3, #160	@ 0xa0
 800178e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001790:	2302      	movs	r3, #2
 8001792:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001794:	2303      	movs	r3, #3
 8001796:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001798:	4e27      	ldr	r6, [pc, #156]	@ (8001838 <HAL_SPI_MspInit+0xf0>)
 800179a:	a902      	add	r1, sp, #8
 800179c:	4630      	mov	r0, r6
 800179e:	f001 f8bf 	bl	8002920 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80017a2:	2340      	movs	r3, #64	@ 0x40
 80017a4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017a6:	2500      	movs	r5, #0
 80017a8:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017aa:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ac:	a902      	add	r1, sp, #8
 80017ae:	4630      	mov	r0, r6
 80017b0:	f001 f8b6 	bl	8002920 <HAL_GPIO_Init>
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80017b4:	4821      	ldr	r0, [pc, #132]	@ (800183c <HAL_SPI_MspInit+0xf4>)
 80017b6:	4b22      	ldr	r3, [pc, #136]	@ (8001840 <HAL_SPI_MspInit+0xf8>)
 80017b8:	6003      	str	r3, [r0, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017ba:	6045      	str	r5, [r0, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017bc:	6085      	str	r5, [r0, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017be:	2380      	movs	r3, #128	@ 0x80
 80017c0:	60c3      	str	r3, [r0, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017c6:	6103      	str	r3, [r0, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017cc:	6143      	str	r3, [r0, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80017ce:	6185      	str	r5, [r0, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80017d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017d4:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80017d6:	f000 ff23 	bl	8002620 <HAL_DMA_Init>
 80017da:	bb20      	cbnz	r0, 8001826 <HAL_SPI_MspInit+0xde>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80017dc:	4b17      	ldr	r3, [pc, #92]	@ (800183c <HAL_SPI_MspInit+0xf4>)
 80017de:	64e3      	str	r3, [r4, #76]	@ 0x4c
 80017e0:	625c      	str	r4, [r3, #36]	@ 0x24
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80017e2:	4818      	ldr	r0, [pc, #96]	@ (8001844 <HAL_SPI_MspInit+0xfc>)
 80017e4:	4b18      	ldr	r3, [pc, #96]	@ (8001848 <HAL_SPI_MspInit+0x100>)
 80017e6:	6003      	str	r3, [r0, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017e8:	2310      	movs	r3, #16
 80017ea:	6043      	str	r3, [r0, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017ec:	2300      	movs	r3, #0
 80017ee:	6083      	str	r3, [r0, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80017f0:	2280      	movs	r2, #128	@ 0x80
 80017f2:	60c2      	str	r2, [r0, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017f8:	6102      	str	r2, [r0, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017fe:	6142      	str	r2, [r0, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001800:	6183      	str	r3, [r0, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001802:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001806:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001808:	f000 ff0a 	bl	8002620 <HAL_DMA_Init>
 800180c:	b970      	cbnz	r0, 800182c <HAL_SPI_MspInit+0xe4>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800180e:	4b0d      	ldr	r3, [pc, #52]	@ (8001844 <HAL_SPI_MspInit+0xfc>)
 8001810:	64a3      	str	r3, [r4, #72]	@ 0x48
 8001812:	625c      	str	r4, [r3, #36]	@ 0x24
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001814:	2200      	movs	r2, #0
 8001816:	4611      	mov	r1, r2
 8001818:	2023      	movs	r0, #35	@ 0x23
 800181a:	f000 feb9 	bl	8002590 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800181e:	2023      	movs	r0, #35	@ 0x23
 8001820:	f000 fec6 	bl	80025b0 <HAL_NVIC_EnableIRQ>
}
 8001824:	e79b      	b.n	800175e <HAL_SPI_MspInit+0x16>
      Error_Handler();
 8001826:	f7ff faf9 	bl	8000e1c <Error_Handler>
 800182a:	e7d7      	b.n	80017dc <HAL_SPI_MspInit+0x94>
      Error_Handler();
 800182c:	f7ff faf6 	bl	8000e1c <Error_Handler>
 8001830:	e7ed      	b.n	800180e <HAL_SPI_MspInit+0xc6>
 8001832:	bf00      	nop
 8001834:	40013000 	.word	0x40013000
 8001838:	40010800 	.word	0x40010800
 800183c:	20000428 	.word	0x20000428
 8001840:	4002001c 	.word	0x4002001c
 8001844:	200003e4 	.word	0x200003e4
 8001848:	40020030 	.word	0x40020030

0800184c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800184c:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800184e:	4b0e      	ldr	r3, [pc, #56]	@ (8001888 <HAL_MspInit+0x3c>)
 8001850:	699a      	ldr	r2, [r3, #24]
 8001852:	f042 0201 	orr.w	r2, r2, #1
 8001856:	619a      	str	r2, [r3, #24]
 8001858:	699a      	ldr	r2, [r3, #24]
 800185a:	f002 0201 	and.w	r2, r2, #1
 800185e:	9200      	str	r2, [sp, #0]
 8001860:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001862:	69da      	ldr	r2, [r3, #28]
 8001864:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001868:	61da      	str	r2, [r3, #28]
 800186a:	69db      	ldr	r3, [r3, #28]
 800186c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001870:	9301      	str	r3, [sp, #4]
 8001872:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001874:	4a05      	ldr	r2, [pc, #20]	@ (800188c <HAL_MspInit+0x40>)
 8001876:	6853      	ldr	r3, [r2, #4]
 8001878:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800187c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001880:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001882:	b002      	add	sp, #8
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	40021000 	.word	0x40021000
 800188c:	40010000 	.word	0x40010000

08001890 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001890:	e7fe      	b.n	8001890 <NMI_Handler>

08001892 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001892:	e7fe      	b.n	8001892 <HardFault_Handler>

08001894 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001894:	e7fe      	b.n	8001894 <MemManage_Handler>

08001896 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001896:	e7fe      	b.n	8001896 <BusFault_Handler>

08001898 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001898:	e7fe      	b.n	8001898 <UsageFault_Handler>

0800189a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800189a:	4770      	bx	lr

0800189c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800189c:	4770      	bx	lr

0800189e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800189e:	4770      	bx	lr

080018a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018a0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018a2:	f000 fb1f 	bl	8001ee4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018a6:	bd08      	pop	{r3, pc}

080018a8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80018a8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80018aa:	4802      	ldr	r0, [pc, #8]	@ (80018b4 <DMA1_Channel1_IRQHandler+0xc>)
 80018ac:	f000 ff96 	bl	80027dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80018b0:	bd08      	pop	{r3, pc}
 80018b2:	bf00      	nop
 80018b4:	20000114 	.word	0x20000114

080018b8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80018b8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80018ba:	4802      	ldr	r0, [pc, #8]	@ (80018c4 <DMA1_Channel2_IRQHandler+0xc>)
 80018bc:	f000 ff8e 	bl	80027dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80018c0:	bd08      	pop	{r3, pc}
 80018c2:	bf00      	nop
 80018c4:	20000428 	.word	0x20000428

080018c8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80018c8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80018ca:	4802      	ldr	r0, [pc, #8]	@ (80018d4 <DMA1_Channel3_IRQHandler+0xc>)
 80018cc:	f000 ff86 	bl	80027dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80018d0:	bd08      	pop	{r3, pc}
 80018d2:	bf00      	nop
 80018d4:	200003e4 	.word	0x200003e4

080018d8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80018d8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80018da:	4802      	ldr	r0, [pc, #8]	@ (80018e4 <DMA1_Channel4_IRQHandler+0xc>)
 80018dc:	f000 ff7e 	bl	80027dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80018e0:	bd08      	pop	{r3, pc}
 80018e2:	bf00      	nop
 80018e4:	2000062c 	.word	0x2000062c

080018e8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80018e8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80018ea:	4802      	ldr	r0, [pc, #8]	@ (80018f4 <DMA1_Channel5_IRQHandler+0xc>)
 80018ec:	f000 ff76 	bl	80027dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80018f0:	bd08      	pop	{r3, pc}
 80018f2:	bf00      	nop
 80018f4:	200005e8 	.word	0x200005e8

080018f8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80018f8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80018fa:	4802      	ldr	r0, [pc, #8]	@ (8001904 <TIM3_IRQHandler+0xc>)
 80018fc:	f002 f8e6 	bl	8003acc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  // sos++;
  // task18khz();

  /* USER CODE END TIM3_IRQn 1 */
}
 8001900:	bd08      	pop	{r3, pc}
 8001902:	bf00      	nop
 8001904:	20000510 	.word	0x20000510

08001908 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001908:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800190a:	4802      	ldr	r0, [pc, #8]	@ (8001914 <SPI1_IRQHandler+0xc>)
 800190c:	f001 ff4c 	bl	80037a8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001910:	bd08      	pop	{r3, pc}
 8001912:	bf00      	nop
 8001914:	2000046c 	.word	0x2000046c

08001918 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001918:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800191a:	4802      	ldr	r0, [pc, #8]	@ (8001924 <USART1_IRQHandler+0xc>)
 800191c:	f002 fe2a 	bl	8004574 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001920:	bd08      	pop	{r3, pc}
 8001922:	bf00      	nop
 8001924:	20000670 	.word	0x20000670

08001928 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001928:	b510      	push	{r4, lr}
 800192a:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800192c:	4a0c      	ldr	r2, [pc, #48]	@ (8001960 <_sbrk+0x38>)
 800192e:	490d      	ldr	r1, [pc, #52]	@ (8001964 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001930:	480d      	ldr	r0, [pc, #52]	@ (8001968 <_sbrk+0x40>)
 8001932:	6800      	ldr	r0, [r0, #0]
 8001934:	b140      	cbz	r0, 8001948 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001936:	480c      	ldr	r0, [pc, #48]	@ (8001968 <_sbrk+0x40>)
 8001938:	6800      	ldr	r0, [r0, #0]
 800193a:	4403      	add	r3, r0
 800193c:	1a52      	subs	r2, r2, r1
 800193e:	4293      	cmp	r3, r2
 8001940:	d806      	bhi.n	8001950 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001942:	4a09      	ldr	r2, [pc, #36]	@ (8001968 <_sbrk+0x40>)
 8001944:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8001946:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001948:	4807      	ldr	r0, [pc, #28]	@ (8001968 <_sbrk+0x40>)
 800194a:	4c08      	ldr	r4, [pc, #32]	@ (800196c <_sbrk+0x44>)
 800194c:	6004      	str	r4, [r0, #0]
 800194e:	e7f2      	b.n	8001936 <_sbrk+0xe>
    errno = ENOMEM;
 8001950:	f003 f896 	bl	8004a80 <__errno>
 8001954:	230c      	movs	r3, #12
 8001956:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001958:	f04f 30ff 	mov.w	r0, #4294967295
 800195c:	e7f3      	b.n	8001946 <_sbrk+0x1e>
 800195e:	bf00      	nop
 8001960:	20005000 	.word	0x20005000
 8001964:	00000400 	.word	0x00000400
 8001968:	200004c4 	.word	0x200004c4
 800196c:	20000808 	.word	0x20000808

08001970 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001970:	4770      	bx	lr
	...

08001974 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001974:	b500      	push	{lr}
 8001976:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001978:	2224      	movs	r2, #36	@ 0x24
 800197a:	2100      	movs	r1, #0
 800197c:	a803      	add	r0, sp, #12
 800197e:	f003 f867 	bl	8004a50 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001982:	2300      	movs	r3, #0
 8001984:	9301      	str	r3, [sp, #4]
 8001986:	9302      	str	r3, [sp, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001988:	4813      	ldr	r0, [pc, #76]	@ (80019d8 <MX_TIM1_Init+0x64>)
 800198a:	4a14      	ldr	r2, [pc, #80]	@ (80019dc <MX_TIM1_Init+0x68>)
 800198c:	6002      	str	r2, [r0, #0]
  htim1.Init.Prescaler = 0;
 800198e:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001990:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 65535;
 8001992:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001996:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001998:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 800199a:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800199c:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800199e:	2303      	movs	r3, #3
 80019a0:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019a2:	2201      	movs	r2, #1
 80019a4:	9205      	str	r2, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 10;
 80019a6:	230a      	movs	r3, #10
 80019a8:	9307      	str	r3, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019aa:	9209      	str	r2, [sp, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 10;
 80019ac:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80019ae:	a903      	add	r1, sp, #12
 80019b0:	f002 f9d6 	bl	8003d60 <HAL_TIM_Encoder_Init>
 80019b4:	b950      	cbnz	r0, 80019cc <MX_TIM1_Init+0x58>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019b6:	2300      	movs	r3, #0
 80019b8:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019ba:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019bc:	a901      	add	r1, sp, #4
 80019be:	4806      	ldr	r0, [pc, #24]	@ (80019d8 <MX_TIM1_Init+0x64>)
 80019c0:	f002 fc3c 	bl	800423c <HAL_TIMEx_MasterConfigSynchronization>
 80019c4:	b928      	cbnz	r0, 80019d2 <MX_TIM1_Init+0x5e>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80019c6:	b00d      	add	sp, #52	@ 0x34
 80019c8:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80019cc:	f7ff fa26 	bl	8000e1c <Error_Handler>
 80019d0:	e7f1      	b.n	80019b6 <MX_TIM1_Init+0x42>
    Error_Handler();
 80019d2:	f7ff fa23 	bl	8000e1c <Error_Handler>
}
 80019d6:	e7f6      	b.n	80019c6 <MX_TIM1_Init+0x52>
 80019d8:	200005a0 	.word	0x200005a0
 80019dc:	40012c00 	.word	0x40012c00

080019e0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80019e0:	b500      	push	{lr}
 80019e2:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019e4:	2224      	movs	r2, #36	@ 0x24
 80019e6:	2100      	movs	r1, #0
 80019e8:	a803      	add	r0, sp, #12
 80019ea:	f003 f831 	bl	8004a50 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019ee:	2300      	movs	r3, #0
 80019f0:	9301      	str	r3, [sp, #4]
 80019f2:	9302      	str	r3, [sp, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019f4:	4812      	ldr	r0, [pc, #72]	@ (8001a40 <MX_TIM2_Init+0x60>)
 80019f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019fa:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 80019fc:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019fe:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 65535;
 8001a00:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a04:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a06:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a08:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a12:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001a14:	a903      	add	r1, sp, #12
 8001a16:	f002 f9a3 	bl	8003d60 <HAL_TIM_Encoder_Init>
 8001a1a:	b950      	cbnz	r0, 8001a32 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a20:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a22:	a901      	add	r1, sp, #4
 8001a24:	4806      	ldr	r0, [pc, #24]	@ (8001a40 <MX_TIM2_Init+0x60>)
 8001a26:	f002 fc09 	bl	800423c <HAL_TIMEx_MasterConfigSynchronization>
 8001a2a:	b928      	cbnz	r0, 8001a38 <MX_TIM2_Init+0x58>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a2c:	b00d      	add	sp, #52	@ 0x34
 8001a2e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001a32:	f7ff f9f3 	bl	8000e1c <Error_Handler>
 8001a36:	e7f1      	b.n	8001a1c <MX_TIM2_Init+0x3c>
    Error_Handler();
 8001a38:	f7ff f9f0 	bl	8000e1c <Error_Handler>
}
 8001a3c:	e7f6      	b.n	8001a2c <MX_TIM2_Init+0x4c>
 8001a3e:	bf00      	nop
 8001a40:	20000558 	.word	0x20000558

08001a44 <MX_TIM4_Init>:
  HAL_TIM_MspPostInit(&htim3);

}
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001a44:	b500      	push	{lr}
 8001a46:	b087      	sub	sp, #28

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a48:	2300      	movs	r3, #0
 8001a4a:	9304      	str	r3, [sp, #16]
 8001a4c:	9305      	str	r3, [sp, #20]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001a4e:	9300      	str	r3, [sp, #0]
 8001a50:	9301      	str	r3, [sp, #4]
 8001a52:	9302      	str	r3, [sp, #8]
 8001a54:	9303      	str	r3, [sp, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a56:	481b      	ldr	r0, [pc, #108]	@ (8001ac4 <MX_TIM4_Init+0x80>)
 8001a58:	4a1b      	ldr	r2, [pc, #108]	@ (8001ac8 <MX_TIM4_Init+0x84>)
 8001a5a:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 0;
 8001a5c:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a5e:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 65535;
 8001a60:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a64:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a66:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a68:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001a6a:	f002 f94d 	bl	8003d08 <HAL_TIM_IC_Init>
 8001a6e:	b9e0      	cbnz	r0, 8001aaa <MX_TIM4_Init+0x66>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a70:	2300      	movs	r3, #0
 8001a72:	9304      	str	r3, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a74:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a76:	a904      	add	r1, sp, #16
 8001a78:	4812      	ldr	r0, [pc, #72]	@ (8001ac4 <MX_TIM4_Init+0x80>)
 8001a7a:	f002 fbdf 	bl	800423c <HAL_TIMEx_MasterConfigSynchronization>
 8001a7e:	b9b8      	cbnz	r0, 8001ab0 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001a80:	2300      	movs	r3, #0
 8001a82:	9300      	str	r3, [sp, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001a84:	2201      	movs	r2, #1
 8001a86:	9201      	str	r2, [sp, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001a88:	9302      	str	r3, [sp, #8]
  sConfigIC.ICFilter = 0;
 8001a8a:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001a8c:	2208      	movs	r2, #8
 8001a8e:	4669      	mov	r1, sp
 8001a90:	480c      	ldr	r0, [pc, #48]	@ (8001ac4 <MX_TIM4_Init+0x80>)
 8001a92:	f002 fa89 	bl	8003fa8 <HAL_TIM_IC_ConfigChannel>
 8001a96:	b970      	cbnz	r0, 8001ab6 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001a98:	220c      	movs	r2, #12
 8001a9a:	4669      	mov	r1, sp
 8001a9c:	4809      	ldr	r0, [pc, #36]	@ (8001ac4 <MX_TIM4_Init+0x80>)
 8001a9e:	f002 fa83 	bl	8003fa8 <HAL_TIM_IC_ConfigChannel>
 8001aa2:	b958      	cbnz	r0, 8001abc <MX_TIM4_Init+0x78>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001aa4:	b007      	add	sp, #28
 8001aa6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001aaa:	f7ff f9b7 	bl	8000e1c <Error_Handler>
 8001aae:	e7df      	b.n	8001a70 <MX_TIM4_Init+0x2c>
    Error_Handler();
 8001ab0:	f7ff f9b4 	bl	8000e1c <Error_Handler>
 8001ab4:	e7e4      	b.n	8001a80 <MX_TIM4_Init+0x3c>
    Error_Handler();
 8001ab6:	f7ff f9b1 	bl	8000e1c <Error_Handler>
 8001aba:	e7ed      	b.n	8001a98 <MX_TIM4_Init+0x54>
    Error_Handler();
 8001abc:	f7ff f9ae 	bl	8000e1c <Error_Handler>
}
 8001ac0:	e7f0      	b.n	8001aa4 <MX_TIM4_Init+0x60>
 8001ac2:	bf00      	nop
 8001ac4:	200004c8 	.word	0x200004c8
 8001ac8:	40000800 	.word	0x40000800

08001acc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001acc:	b500      	push	{lr}
 8001ace:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	9306      	str	r3, [sp, #24]
 8001ad4:	9307      	str	r3, [sp, #28]
 8001ad6:	9308      	str	r3, [sp, #32]
 8001ad8:	9309      	str	r3, [sp, #36]	@ 0x24
  if(tim_encoderHandle->Instance==TIM1)
 8001ada:	6803      	ldr	r3, [r0, #0]
 8001adc:	4a2d      	ldr	r2, [pc, #180]	@ (8001b94 <HAL_TIM_Encoder_MspInit+0xc8>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d005      	beq.n	8001aee <HAL_TIM_Encoder_MspInit+0x22>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM2)
 8001ae2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ae6:	d01d      	beq.n	8001b24 <HAL_TIM_Encoder_MspInit+0x58>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001ae8:	b00b      	add	sp, #44	@ 0x2c
 8001aea:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001aee:	4b2a      	ldr	r3, [pc, #168]	@ (8001b98 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001af0:	699a      	ldr	r2, [r3, #24]
 8001af2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001af6:	619a      	str	r2, [r3, #24]
 8001af8:	699a      	ldr	r2, [r3, #24]
 8001afa:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001afe:	9201      	str	r2, [sp, #4]
 8001b00:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b02:	699a      	ldr	r2, [r3, #24]
 8001b04:	f042 0204 	orr.w	r2, r2, #4
 8001b08:	619a      	str	r2, [r3, #24]
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	f003 0304 	and.w	r3, r3, #4
 8001b10:	9302      	str	r3, [sp, #8]
 8001b12:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = ENC1_CH1_Pin|ENC1_CH2_Pin;
 8001b14:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b18:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b1a:	a906      	add	r1, sp, #24
 8001b1c:	481f      	ldr	r0, [pc, #124]	@ (8001b9c <HAL_TIM_Encoder_MspInit+0xd0>)
 8001b1e:	f000 feff 	bl	8002920 <HAL_GPIO_Init>
 8001b22:	e7e1      	b.n	8001ae8 <HAL_TIM_Encoder_MspInit+0x1c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b24:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8001b28:	69da      	ldr	r2, [r3, #28]
 8001b2a:	f042 0201 	orr.w	r2, r2, #1
 8001b2e:	61da      	str	r2, [r3, #28]
 8001b30:	69da      	ldr	r2, [r3, #28]
 8001b32:	f002 0201 	and.w	r2, r2, #1
 8001b36:	9203      	str	r2, [sp, #12]
 8001b38:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3a:	699a      	ldr	r2, [r3, #24]
 8001b3c:	f042 0204 	orr.w	r2, r2, #4
 8001b40:	619a      	str	r2, [r3, #24]
 8001b42:	699a      	ldr	r2, [r3, #24]
 8001b44:	f002 0204 	and.w	r2, r2, #4
 8001b48:	9204      	str	r2, [sp, #16]
 8001b4a:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b4c:	699a      	ldr	r2, [r3, #24]
 8001b4e:	f042 0208 	orr.w	r2, r2, #8
 8001b52:	619a      	str	r2, [r3, #24]
 8001b54:	699b      	ldr	r3, [r3, #24]
 8001b56:	f003 0308 	and.w	r3, r3, #8
 8001b5a:	9305      	str	r3, [sp, #20]
 8001b5c:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = ENC2_CH1_Pin;
 8001b5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001b62:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(ENC2_CH1_GPIO_Port, &GPIO_InitStruct);
 8001b64:	a906      	add	r1, sp, #24
 8001b66:	480d      	ldr	r0, [pc, #52]	@ (8001b9c <HAL_TIM_Encoder_MspInit+0xd0>)
 8001b68:	f000 feda 	bl	8002920 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC2_CH2_Pin;
 8001b6c:	2308      	movs	r3, #8
 8001b6e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b70:	2300      	movs	r3, #0
 8001b72:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b74:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(ENC2_CH2_GPIO_Port, &GPIO_InitStruct);
 8001b76:	a906      	add	r1, sp, #24
 8001b78:	4809      	ldr	r0, [pc, #36]	@ (8001ba0 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001b7a:	f000 fed1 	bl	8002920 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8001b7e:	4a09      	ldr	r2, [pc, #36]	@ (8001ba4 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001b80:	6853      	ldr	r3, [r2, #4]
 8001b82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001b86:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001b8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b8e:	6053      	str	r3, [r2, #4]
}
 8001b90:	e7aa      	b.n	8001ae8 <HAL_TIM_Encoder_MspInit+0x1c>
 8001b92:	bf00      	nop
 8001b94:	40012c00 	.word	0x40012c00
 8001b98:	40021000 	.word	0x40021000
 8001b9c:	40010800 	.word	0x40010800
 8001ba0:	40010c00 	.word	0x40010c00
 8001ba4:	40010000 	.word	0x40010000

08001ba8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM3)
 8001ba8:	6802      	ldr	r2, [r0, #0]
 8001baa:	4b0e      	ldr	r3, [pc, #56]	@ (8001be4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d000      	beq.n	8001bb2 <HAL_TIM_PWM_MspInit+0xa>
 8001bb0:	4770      	bx	lr
{
 8001bb2:	b500      	push	{lr}
 8001bb4:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bb6:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
 8001bba:	69da      	ldr	r2, [r3, #28]
 8001bbc:	f042 0202 	orr.w	r2, r2, #2
 8001bc0:	61da      	str	r2, [r3, #28]
 8001bc2:	69db      	ldr	r3, [r3, #28]
 8001bc4:	f003 0302 	and.w	r3, r3, #2
 8001bc8:	9301      	str	r3, [sp, #4]
 8001bca:	9b01      	ldr	r3, [sp, #4]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001bcc:	2200      	movs	r2, #0
 8001bce:	4611      	mov	r1, r2
 8001bd0:	201d      	movs	r0, #29
 8001bd2:	f000 fcdd 	bl	8002590 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001bd6:	201d      	movs	r0, #29
 8001bd8:	f000 fcea 	bl	80025b0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001bdc:	b003      	add	sp, #12
 8001bde:	f85d fb04 	ldr.w	pc, [sp], #4
 8001be2:	bf00      	nop
 8001be4:	40000400 	.word	0x40000400

08001be8 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001be8:	b500      	push	{lr}
 8001bea:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bec:	2300      	movs	r3, #0
 8001bee:	9302      	str	r3, [sp, #8]
 8001bf0:	9303      	str	r3, [sp, #12]
 8001bf2:	9304      	str	r3, [sp, #16]
 8001bf4:	9305      	str	r3, [sp, #20]
  if(tim_icHandle->Instance==TIM4)
 8001bf6:	6802      	ldr	r2, [r0, #0]
 8001bf8:	4b10      	ldr	r3, [pc, #64]	@ (8001c3c <HAL_TIM_IC_MspInit+0x54>)
 8001bfa:	429a      	cmp	r2, r3
 8001bfc:	d002      	beq.n	8001c04 <HAL_TIM_IC_MspInit+0x1c>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001bfe:	b007      	add	sp, #28
 8001c00:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c04:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8001c08:	69da      	ldr	r2, [r3, #28]
 8001c0a:	f042 0204 	orr.w	r2, r2, #4
 8001c0e:	61da      	str	r2, [r3, #28]
 8001c10:	69da      	ldr	r2, [r3, #28]
 8001c12:	f002 0204 	and.w	r2, r2, #4
 8001c16:	9200      	str	r2, [sp, #0]
 8001c18:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c1a:	699a      	ldr	r2, [r3, #24]
 8001c1c:	f042 0208 	orr.w	r2, r2, #8
 8001c20:	619a      	str	r2, [r3, #24]
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	f003 0308 	and.w	r3, r3, #8
 8001c28:	9301      	str	r3, [sp, #4]
 8001c2a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ENC1_CH1_F_Pin|ENC2_CH1_F_Pin;
 8001c2c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c30:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c32:	a902      	add	r1, sp, #8
 8001c34:	4802      	ldr	r0, [pc, #8]	@ (8001c40 <HAL_TIM_IC_MspInit+0x58>)
 8001c36:	f000 fe73 	bl	8002920 <HAL_GPIO_Init>
}
 8001c3a:	e7e0      	b.n	8001bfe <HAL_TIM_IC_MspInit+0x16>
 8001c3c:	40000800 	.word	0x40000800
 8001c40:	40010c00 	.word	0x40010c00

08001c44 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c44:	b500      	push	{lr}
 8001c46:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c48:	2300      	movs	r3, #0
 8001c4a:	9302      	str	r3, [sp, #8]
 8001c4c:	9303      	str	r3, [sp, #12]
 8001c4e:	9304      	str	r3, [sp, #16]
 8001c50:	9305      	str	r3, [sp, #20]
  if(timHandle->Instance==TIM3)
 8001c52:	6802      	ldr	r2, [r0, #0]
 8001c54:	4b10      	ldr	r3, [pc, #64]	@ (8001c98 <HAL_TIM_MspPostInit+0x54>)
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d002      	beq.n	8001c60 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001c5a:	b007      	add	sp, #28
 8001c5c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c60:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
 8001c64:	699a      	ldr	r2, [r3, #24]
 8001c66:	f042 0210 	orr.w	r2, r2, #16
 8001c6a:	619a      	str	r2, [r3, #24]
 8001c6c:	699b      	ldr	r3, [r3, #24]
 8001c6e:	f003 0310 	and.w	r3, r3, #16
 8001c72:	9301      	str	r3, [sp, #4]
 8001c74:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 8001c76:	23c0      	movs	r3, #192	@ 0xc0
 8001c78:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c80:	a902      	add	r1, sp, #8
 8001c82:	4806      	ldr	r0, [pc, #24]	@ (8001c9c <HAL_TIM_MspPostInit+0x58>)
 8001c84:	f000 fe4c 	bl	8002920 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_ENABLE();
 8001c88:	4a05      	ldr	r2, [pc, #20]	@ (8001ca0 <HAL_TIM_MspPostInit+0x5c>)
 8001c8a:	6853      	ldr	r3, [r2, #4]
 8001c8c:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001c90:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8001c94:	6053      	str	r3, [r2, #4]
}
 8001c96:	e7e0      	b.n	8001c5a <HAL_TIM_MspPostInit+0x16>
 8001c98:	40000400 	.word	0x40000400
 8001c9c:	40011000 	.word	0x40011000
 8001ca0:	40010000 	.word	0x40010000

08001ca4 <MX_TIM3_Init>:
{
 8001ca4:	b500      	push	{lr}
 8001ca6:	b08b      	sub	sp, #44	@ 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ca8:	2300      	movs	r3, #0
 8001caa:	9308      	str	r3, [sp, #32]
 8001cac:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cae:	9301      	str	r3, [sp, #4]
 8001cb0:	9302      	str	r3, [sp, #8]
 8001cb2:	9303      	str	r3, [sp, #12]
 8001cb4:	9304      	str	r3, [sp, #16]
 8001cb6:	9305      	str	r3, [sp, #20]
 8001cb8:	9306      	str	r3, [sp, #24]
 8001cba:	9307      	str	r3, [sp, #28]
  htim3.Instance = TIM3;
 8001cbc:	481d      	ldr	r0, [pc, #116]	@ (8001d34 <MX_TIM3_Init+0x90>)
 8001cbe:	4a1e      	ldr	r2, [pc, #120]	@ (8001d38 <MX_TIM3_Init+0x94>)
 8001cc0:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 4-1;
 8001cc2:	2203      	movs	r2, #3
 8001cc4:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cc6:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 1000-1;
 8001cc8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ccc:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cce:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cd0:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001cd2:	f001 ffed 	bl	8003cb0 <HAL_TIM_PWM_Init>
 8001cd6:	bb00      	cbnz	r0, 8001d1a <MX_TIM3_Init+0x76>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001cd8:	2320      	movs	r3, #32
 8001cda:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ce0:	a908      	add	r1, sp, #32
 8001ce2:	4814      	ldr	r0, [pc, #80]	@ (8001d34 <MX_TIM3_Init+0x90>)
 8001ce4:	f002 faaa 	bl	800423c <HAL_TIMEx_MasterConfigSynchronization>
 8001ce8:	b9d0      	cbnz	r0, 8001d20 <MX_TIM3_Init+0x7c>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cea:	2360      	movs	r3, #96	@ 0x60
 8001cec:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8001cee:	2200      	movs	r2, #0
 8001cf0:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cf2:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cf4:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cf6:	a901      	add	r1, sp, #4
 8001cf8:	480e      	ldr	r0, [pc, #56]	@ (8001d34 <MX_TIM3_Init+0x90>)
 8001cfa:	f002 f8bb 	bl	8003e74 <HAL_TIM_PWM_ConfigChannel>
 8001cfe:	b990      	cbnz	r0, 8001d26 <MX_TIM3_Init+0x82>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d00:	2204      	movs	r2, #4
 8001d02:	eb0d 0102 	add.w	r1, sp, r2
 8001d06:	480b      	ldr	r0, [pc, #44]	@ (8001d34 <MX_TIM3_Init+0x90>)
 8001d08:	f002 f8b4 	bl	8003e74 <HAL_TIM_PWM_ConfigChannel>
 8001d0c:	b970      	cbnz	r0, 8001d2c <MX_TIM3_Init+0x88>
  HAL_TIM_MspPostInit(&htim3);
 8001d0e:	4809      	ldr	r0, [pc, #36]	@ (8001d34 <MX_TIM3_Init+0x90>)
 8001d10:	f7ff ff98 	bl	8001c44 <HAL_TIM_MspPostInit>
}
 8001d14:	b00b      	add	sp, #44	@ 0x2c
 8001d16:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001d1a:	f7ff f87f 	bl	8000e1c <Error_Handler>
 8001d1e:	e7db      	b.n	8001cd8 <MX_TIM3_Init+0x34>
    Error_Handler();
 8001d20:	f7ff f87c 	bl	8000e1c <Error_Handler>
 8001d24:	e7e1      	b.n	8001cea <MX_TIM3_Init+0x46>
    Error_Handler();
 8001d26:	f7ff f879 	bl	8000e1c <Error_Handler>
 8001d2a:	e7e9      	b.n	8001d00 <MX_TIM3_Init+0x5c>
    Error_Handler();
 8001d2c:	f7ff f876 	bl	8000e1c <Error_Handler>
 8001d30:	e7ed      	b.n	8001d0e <MX_TIM3_Init+0x6a>
 8001d32:	bf00      	nop
 8001d34:	20000510 	.word	0x20000510
 8001d38:	40000400 	.word	0x40000400

08001d3c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d3c:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d3e:	480a      	ldr	r0, [pc, #40]	@ (8001d68 <MX_USART1_UART_Init+0x2c>)
 8001d40:	4b0a      	ldr	r3, [pc, #40]	@ (8001d6c <MX_USART1_UART_Init+0x30>)
 8001d42:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8001d44:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001d48:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d4e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d50:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d52:	220c      	movs	r2, #12
 8001d54:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d56:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d58:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d5a:	f002 fb4f 	bl	80043fc <HAL_UART_Init>
 8001d5e:	b900      	cbnz	r0, 8001d62 <MX_USART1_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d60:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001d62:	f7ff f85b 	bl	8000e1c <Error_Handler>
}
 8001d66:	e7fb      	b.n	8001d60 <MX_USART1_UART_Init+0x24>
 8001d68:	20000670 	.word	0x20000670
 8001d6c:	40013800 	.word	0x40013800

08001d70 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d72:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d74:	2300      	movs	r3, #0
 8001d76:	9302      	str	r3, [sp, #8]
 8001d78:	9303      	str	r3, [sp, #12]
 8001d7a:	9304      	str	r3, [sp, #16]
 8001d7c:	9305      	str	r3, [sp, #20]
  if(uartHandle->Instance==USART1)
 8001d7e:	6802      	ldr	r2, [r0, #0]
 8001d80:	4b35      	ldr	r3, [pc, #212]	@ (8001e58 <HAL_UART_MspInit+0xe8>)
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d001      	beq.n	8001d8a <HAL_UART_MspInit+0x1a>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001d86:	b007      	add	sp, #28
 8001d88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d8a:	4604      	mov	r4, r0
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d8c:	f503 4358 	add.w	r3, r3, #55296	@ 0xd800
 8001d90:	699a      	ldr	r2, [r3, #24]
 8001d92:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001d96:	619a      	str	r2, [r3, #24]
 8001d98:	699a      	ldr	r2, [r3, #24]
 8001d9a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001d9e:	9200      	str	r2, [sp, #0]
 8001da0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da2:	699a      	ldr	r2, [r3, #24]
 8001da4:	f042 0208 	orr.w	r2, r2, #8
 8001da8:	619a      	str	r2, [r3, #24]
 8001daa:	699b      	ldr	r3, [r3, #24]
 8001dac:	f003 0308 	and.w	r3, r3, #8
 8001db0:	9301      	str	r3, [sp, #4]
 8001db2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001db4:	2340      	movs	r3, #64	@ 0x40
 8001db6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db8:	2302      	movs	r3, #2
 8001dba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc0:	4f26      	ldr	r7, [pc, #152]	@ (8001e5c <HAL_UART_MspInit+0xec>)
 8001dc2:	a902      	add	r1, sp, #8
 8001dc4:	4638      	mov	r0, r7
 8001dc6:	f000 fdab 	bl	8002920 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001dca:	2680      	movs	r6, #128	@ 0x80
 8001dcc:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dce:	2500      	movs	r5, #0
 8001dd0:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd2:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dd4:	a902      	add	r1, sp, #8
 8001dd6:	4638      	mov	r0, r7
 8001dd8:	f000 fda2 	bl	8002920 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001ddc:	4a20      	ldr	r2, [pc, #128]	@ (8001e60 <HAL_UART_MspInit+0xf0>)
 8001dde:	6853      	ldr	r3, [r2, #4]
 8001de0:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001de4:	f043 0304 	orr.w	r3, r3, #4
 8001de8:	6053      	str	r3, [r2, #4]
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001dea:	481e      	ldr	r0, [pc, #120]	@ (8001e64 <HAL_UART_MspInit+0xf4>)
 8001dec:	4b1e      	ldr	r3, [pc, #120]	@ (8001e68 <HAL_UART_MspInit+0xf8>)
 8001dee:	6003      	str	r3, [r0, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001df0:	2310      	movs	r3, #16
 8001df2:	6043      	str	r3, [r0, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001df4:	6085      	str	r5, [r0, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001df6:	60c6      	str	r6, [r0, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001df8:	6105      	str	r5, [r0, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001dfa:	6145      	str	r5, [r0, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001dfc:	6185      	str	r5, [r0, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001dfe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e02:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001e04:	f000 fc0c 	bl	8002620 <HAL_DMA_Init>
 8001e08:	b9f8      	cbnz	r0, 8001e4a <HAL_UART_MspInit+0xda>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001e0a:	4b16      	ldr	r3, [pc, #88]	@ (8001e64 <HAL_UART_MspInit+0xf4>)
 8001e0c:	63a3      	str	r3, [r4, #56]	@ 0x38
 8001e0e:	625c      	str	r4, [r3, #36]	@ 0x24
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001e10:	4816      	ldr	r0, [pc, #88]	@ (8001e6c <HAL_UART_MspInit+0xfc>)
 8001e12:	4b17      	ldr	r3, [pc, #92]	@ (8001e70 <HAL_UART_MspInit+0x100>)
 8001e14:	6003      	str	r3, [r0, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e16:	2300      	movs	r3, #0
 8001e18:	6043      	str	r3, [r0, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e1a:	6083      	str	r3, [r0, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e1c:	2280      	movs	r2, #128	@ 0x80
 8001e1e:	60c2      	str	r2, [r0, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e20:	6103      	str	r3, [r0, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e22:	6143      	str	r3, [r0, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001e24:	6183      	str	r3, [r0, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001e26:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e2a:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001e2c:	f000 fbf8 	bl	8002620 <HAL_DMA_Init>
 8001e30:	b970      	cbnz	r0, 8001e50 <HAL_UART_MspInit+0xe0>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8001e32:	4b0e      	ldr	r3, [pc, #56]	@ (8001e6c <HAL_UART_MspInit+0xfc>)
 8001e34:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8001e36:	625c      	str	r4, [r3, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001e38:	2200      	movs	r2, #0
 8001e3a:	4611      	mov	r1, r2
 8001e3c:	2025      	movs	r0, #37	@ 0x25
 8001e3e:	f000 fba7 	bl	8002590 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e42:	2025      	movs	r0, #37	@ 0x25
 8001e44:	f000 fbb4 	bl	80025b0 <HAL_NVIC_EnableIRQ>
}
 8001e48:	e79d      	b.n	8001d86 <HAL_UART_MspInit+0x16>
      Error_Handler();
 8001e4a:	f7fe ffe7 	bl	8000e1c <Error_Handler>
 8001e4e:	e7dc      	b.n	8001e0a <HAL_UART_MspInit+0x9a>
      Error_Handler();
 8001e50:	f7fe ffe4 	bl	8000e1c <Error_Handler>
 8001e54:	e7ed      	b.n	8001e32 <HAL_UART_MspInit+0xc2>
 8001e56:	bf00      	nop
 8001e58:	40013800 	.word	0x40013800
 8001e5c:	40010c00 	.word	0x40010c00
 8001e60:	40010000 	.word	0x40010000
 8001e64:	2000062c 	.word	0x2000062c
 8001e68:	40020044 	.word	0x40020044
 8001e6c:	200005e8 	.word	0x200005e8
 8001e70:	40020058 	.word	0x40020058

08001e74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e74:	b510      	push	{r4, lr}
 8001e76:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e78:	4b0e      	ldr	r3, [pc, #56]	@ (8001eb4 <HAL_InitTick+0x40>)
 8001e7a:	781a      	ldrb	r2, [r3, #0]
 8001e7c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e80:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e84:	4a0c      	ldr	r2, [pc, #48]	@ (8001eb8 <HAL_InitTick+0x44>)
 8001e86:	6810      	ldr	r0, [r2, #0]
 8001e88:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e8c:	f000 fb9e 	bl	80025cc <HAL_SYSTICK_Config>
 8001e90:	b968      	cbnz	r0, 8001eae <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e92:	2c0f      	cmp	r4, #15
 8001e94:	d901      	bls.n	8001e9a <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8001e96:	2001      	movs	r0, #1
 8001e98:	e00a      	b.n	8001eb0 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	4621      	mov	r1, r4
 8001e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea2:	f000 fb75 	bl	8002590 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ea6:	4b05      	ldr	r3, [pc, #20]	@ (8001ebc <HAL_InitTick+0x48>)
 8001ea8:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001eaa:	2000      	movs	r0, #0
 8001eac:	e000      	b.n	8001eb0 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8001eae:	2001      	movs	r0, #1
}
 8001eb0:	bd10      	pop	{r4, pc}
 8001eb2:	bf00      	nop
 8001eb4:	200000a0 	.word	0x200000a0
 8001eb8:	2000009c 	.word	0x2000009c
 8001ebc:	200000a4 	.word	0x200000a4

08001ec0 <HAL_Init>:
{
 8001ec0:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ec2:	4a07      	ldr	r2, [pc, #28]	@ (8001ee0 <HAL_Init+0x20>)
 8001ec4:	6813      	ldr	r3, [r2, #0]
 8001ec6:	f043 0310 	orr.w	r3, r3, #16
 8001eca:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ecc:	2003      	movs	r0, #3
 8001ece:	f000 fb4d 	bl	800256c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ed2:	200f      	movs	r0, #15
 8001ed4:	f7ff ffce 	bl	8001e74 <HAL_InitTick>
  HAL_MspInit();
 8001ed8:	f7ff fcb8 	bl	800184c <HAL_MspInit>
}
 8001edc:	2000      	movs	r0, #0
 8001ede:	bd08      	pop	{r3, pc}
 8001ee0:	40022000 	.word	0x40022000

08001ee4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001ee4:	4a03      	ldr	r2, [pc, #12]	@ (8001ef4 <HAL_IncTick+0x10>)
 8001ee6:	6811      	ldr	r1, [r2, #0]
 8001ee8:	4b03      	ldr	r3, [pc, #12]	@ (8001ef8 <HAL_IncTick+0x14>)
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	440b      	add	r3, r1
 8001eee:	6013      	str	r3, [r2, #0]
}
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	200006b8 	.word	0x200006b8
 8001ef8:	200000a0 	.word	0x200000a0

08001efc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001efc:	4b01      	ldr	r3, [pc, #4]	@ (8001f04 <HAL_GetTick+0x8>)
 8001efe:	6818      	ldr	r0, [r3, #0]
}
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	200006b8 	.word	0x200006b8

08001f08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f08:	b538      	push	{r3, r4, r5, lr}
 8001f0a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001f0c:	f7ff fff6 	bl	8001efc <HAL_GetTick>
 8001f10:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f12:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001f16:	d002      	beq.n	8001f1e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f18:	4b04      	ldr	r3, [pc, #16]	@ (8001f2c <HAL_Delay+0x24>)
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f1e:	f7ff ffed 	bl	8001efc <HAL_GetTick>
 8001f22:	1b40      	subs	r0, r0, r5
 8001f24:	42a0      	cmp	r0, r4
 8001f26:	d3fa      	bcc.n	8001f1e <HAL_Delay+0x16>
  {
  }
}
 8001f28:	bd38      	pop	{r3, r4, r5, pc}
 8001f2a:	bf00      	nop
 8001f2c:	200000a0 	.word	0x200000a0

08001f30 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001f30:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f32:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001f34:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f36:	f012 0f50 	tst.w	r2, #80	@ 0x50
 8001f3a:	d11e      	bne.n	8001f7a <ADC_DMAConvCplt+0x4a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f3c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f42:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	6892      	ldr	r2, [r2, #8]
 8001f48:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 8001f4c:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 8001f50:	d003      	beq.n	8001f5a <ADC_DMAConvCplt+0x2a>
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7fe fc7a 	bl	800084c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001f58:	bd08      	pop	{r3, pc}
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001f5a:	7b1a      	ldrb	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001f5c:	2a00      	cmp	r2, #0
 8001f5e:	d1f8      	bne.n	8001f52 <ADC_DMAConvCplt+0x22>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001f60:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f62:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f66:	629a      	str	r2, [r3, #40]	@ 0x28
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f68:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f6a:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 8001f6e:	d1f0      	bne.n	8001f52 <ADC_DMAConvCplt+0x22>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f70:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f72:	f042 0201 	orr.w	r2, r2, #1
 8001f76:	629a      	str	r2, [r3, #40]	@ 0x28
 8001f78:	e7eb      	b.n	8001f52 <ADC_DMAConvCplt+0x22>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f7a:	6a1b      	ldr	r3, [r3, #32]
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7e:	4798      	blx	r3
}
 8001f80:	e7ea      	b.n	8001f58 <ADC_DMAConvCplt+0x28>

08001f82 <HAL_ADC_ConvHalfCpltCallback>:
}
 8001f82:	4770      	bx	lr

08001f84 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001f84:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001f86:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8001f88:	f7ff fffb 	bl	8001f82 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f8c:	bd08      	pop	{r3, pc}

08001f8e <HAL_ADC_ErrorCallback>:
}
 8001f8e:	4770      	bx	lr

08001f90 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001f90:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f92:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001f94:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001f96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f9a:	6283      	str	r3, [r0, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001f9c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001f9e:	f043 0304 	orr.w	r3, r3, #4
 8001fa2:	62c3      	str	r3, [r0, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001fa4:	f7ff fff3 	bl	8001f8e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001fa8:	bd08      	pop	{r3, pc}
	...

08001fac <HAL_ADC_ConfigChannel>:
{ 
 8001fac:	b430      	push	{r4, r5}
 8001fae:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001fb4:	f890 2024 	ldrb.w	r2, [r0, #36]	@ 0x24
 8001fb8:	2a01      	cmp	r2, #1
 8001fba:	f000 808f 	beq.w	80020dc <HAL_ADC_ConfigChannel+0x130>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
  if (sConfig->Rank < 7U)
 8001fc6:	684a      	ldr	r2, [r1, #4]
 8001fc8:	2a06      	cmp	r2, #6
 8001fca:	d82d      	bhi.n	8002028 <HAL_ADC_ConfigChannel+0x7c>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001fcc:	6804      	ldr	r4, [r0, #0]
 8001fce:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001fd0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001fd4:	3a05      	subs	r2, #5
 8001fd6:	f04f 0c1f 	mov.w	ip, #31
 8001fda:	fa0c fc02 	lsl.w	ip, ip, r2
 8001fde:	ea20 000c 	bic.w	r0, r0, ip
 8001fe2:	680d      	ldr	r5, [r1, #0]
 8001fe4:	fa05 f202 	lsl.w	r2, r5, r2
 8001fe8:	4302      	orrs	r2, r0
 8001fea:	6362      	str	r2, [r4, #52]	@ 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001fec:	680a      	ldr	r2, [r1, #0]
 8001fee:	2a09      	cmp	r2, #9
 8001ff0:	d938      	bls.n	8002064 <HAL_ADC_ConfigChannel+0xb8>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001ff2:	681c      	ldr	r4, [r3, #0]
 8001ff4:	68e0      	ldr	r0, [r4, #12]
 8001ff6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001ffa:	3a1e      	subs	r2, #30
 8001ffc:	f04f 0c07 	mov.w	ip, #7
 8002000:	fa0c fc02 	lsl.w	ip, ip, r2
 8002004:	ea20 000c 	bic.w	r0, r0, ip
 8002008:	688d      	ldr	r5, [r1, #8]
 800200a:	fa05 f202 	lsl.w	r2, r5, r2
 800200e:	4302      	orrs	r2, r0
 8002010:	60e2      	str	r2, [r4, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002012:	680a      	ldr	r2, [r1, #0]
 8002014:	3a10      	subs	r2, #16
 8002016:	2a01      	cmp	r2, #1
 8002018:	d934      	bls.n	8002084 <HAL_ADC_ConfigChannel+0xd8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800201a:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 800201c:	2200      	movs	r2, #0
 800201e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 8002022:	b002      	add	sp, #8
 8002024:	bc30      	pop	{r4, r5}
 8002026:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 8002028:	2a0c      	cmp	r2, #12
 800202a:	d80d      	bhi.n	8002048 <HAL_ADC_ConfigChannel+0x9c>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800202c:	6805      	ldr	r5, [r0, #0]
 800202e:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8002030:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002034:	3a23      	subs	r2, #35	@ 0x23
 8002036:	241f      	movs	r4, #31
 8002038:	4094      	lsls	r4, r2
 800203a:	ea20 0004 	bic.w	r0, r0, r4
 800203e:	680c      	ldr	r4, [r1, #0]
 8002040:	4094      	lsls	r4, r2
 8002042:	4320      	orrs	r0, r4
 8002044:	6328      	str	r0, [r5, #48]	@ 0x30
 8002046:	e7d1      	b.n	8001fec <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002048:	6805      	ldr	r5, [r0, #0]
 800204a:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 800204c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002050:	3a41      	subs	r2, #65	@ 0x41
 8002052:	241f      	movs	r4, #31
 8002054:	4094      	lsls	r4, r2
 8002056:	ea20 0004 	bic.w	r0, r0, r4
 800205a:	680c      	ldr	r4, [r1, #0]
 800205c:	4094      	lsls	r4, r2
 800205e:	4320      	orrs	r0, r4
 8002060:	62e8      	str	r0, [r5, #44]	@ 0x2c
 8002062:	e7c3      	b.n	8001fec <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002064:	681c      	ldr	r4, [r3, #0]
 8002066:	6920      	ldr	r0, [r4, #16]
 8002068:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800206c:	f04f 0c07 	mov.w	ip, #7
 8002070:	fa0c fc02 	lsl.w	ip, ip, r2
 8002074:	ea20 000c 	bic.w	r0, r0, ip
 8002078:	688d      	ldr	r5, [r1, #8]
 800207a:	fa05 f202 	lsl.w	r2, r5, r2
 800207e:	4302      	orrs	r2, r0
 8002080:	6122      	str	r2, [r4, #16]
 8002082:	e7c6      	b.n	8002012 <HAL_ADC_ConfigChannel+0x66>
    if (hadc->Instance == ADC1)
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	4816      	ldr	r0, [pc, #88]	@ (80020e0 <HAL_ADC_ConfigChannel+0x134>)
 8002088:	4282      	cmp	r2, r0
 800208a:	d005      	beq.n	8002098 <HAL_ADC_ConfigChannel+0xec>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800208c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800208e:	f042 0220 	orr.w	r2, r2, #32
 8002092:	629a      	str	r2, [r3, #40]	@ 0x28
      tmp_hal_status = HAL_ERROR;
 8002094:	2001      	movs	r0, #1
 8002096:	e7c1      	b.n	800201c <HAL_ADC_ConfigChannel+0x70>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002098:	6890      	ldr	r0, [r2, #8]
 800209a:	f410 0f00 	tst.w	r0, #8388608	@ 0x800000
 800209e:	d11b      	bne.n	80020d8 <HAL_ADC_ConfigChannel+0x12c>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80020a0:	6890      	ldr	r0, [r2, #8]
 80020a2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80020a6:	6090      	str	r0, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020a8:	680a      	ldr	r2, [r1, #0]
 80020aa:	2a10      	cmp	r2, #16
 80020ac:	d001      	beq.n	80020b2 <HAL_ADC_ConfigChannel+0x106>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020ae:	2000      	movs	r0, #0
 80020b0:	e7b4      	b.n	800201c <HAL_ADC_ConfigChannel+0x70>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020b2:	4a0c      	ldr	r2, [pc, #48]	@ (80020e4 <HAL_ADC_ConfigChannel+0x138>)
 80020b4:	6812      	ldr	r2, [r2, #0]
 80020b6:	490c      	ldr	r1, [pc, #48]	@ (80020e8 <HAL_ADC_ConfigChannel+0x13c>)
 80020b8:	fba1 1202 	umull	r1, r2, r1, r2
 80020bc:	0c92      	lsrs	r2, r2, #18
 80020be:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80020c2:	0052      	lsls	r2, r2, #1
 80020c4:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80020c6:	e002      	b.n	80020ce <HAL_ADC_ConfigChannel+0x122>
            wait_loop_index--;
 80020c8:	9a01      	ldr	r2, [sp, #4]
 80020ca:	3a01      	subs	r2, #1
 80020cc:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80020ce:	9a01      	ldr	r2, [sp, #4]
 80020d0:	2a00      	cmp	r2, #0
 80020d2:	d1f9      	bne.n	80020c8 <HAL_ADC_ConfigChannel+0x11c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020d4:	2000      	movs	r0, #0
 80020d6:	e7a1      	b.n	800201c <HAL_ADC_ConfigChannel+0x70>
 80020d8:	2000      	movs	r0, #0
 80020da:	e79f      	b.n	800201c <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 80020dc:	2002      	movs	r0, #2
 80020de:	e7a0      	b.n	8002022 <HAL_ADC_ConfigChannel+0x76>
 80020e0:	40012400 	.word	0x40012400
 80020e4:	2000009c 	.word	0x2000009c
 80020e8:	431bde83 	.word	0x431bde83

080020ec <ADC_Enable>:
{
 80020ec:	b530      	push	{r4, r5, lr}
 80020ee:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 80020f0:	2300      	movs	r3, #0
 80020f2:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80020f4:	6803      	ldr	r3, [r0, #0]
 80020f6:	689a      	ldr	r2, [r3, #8]
 80020f8:	f012 0f01 	tst.w	r2, #1
 80020fc:	d133      	bne.n	8002166 <ADC_Enable+0x7a>
 80020fe:	4604      	mov	r4, r0
    __HAL_ADC_ENABLE(hadc);
 8002100:	689a      	ldr	r2, [r3, #8]
 8002102:	f042 0201 	orr.w	r2, r2, #1
 8002106:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002108:	4b18      	ldr	r3, [pc, #96]	@ (800216c <ADC_Enable+0x80>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a18      	ldr	r2, [pc, #96]	@ (8002170 <ADC_Enable+0x84>)
 800210e:	fba2 2303 	umull	r2, r3, r2, r3
 8002112:	0c9b      	lsrs	r3, r3, #18
 8002114:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8002116:	e002      	b.n	800211e <ADC_Enable+0x32>
      wait_loop_index--;
 8002118:	9b01      	ldr	r3, [sp, #4]
 800211a:	3b01      	subs	r3, #1
 800211c:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 800211e:	9b01      	ldr	r3, [sp, #4]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d1f9      	bne.n	8002118 <ADC_Enable+0x2c>
    tickstart = HAL_GetTick();
 8002124:	f7ff feea 	bl	8001efc <HAL_GetTick>
 8002128:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 800212a:	6823      	ldr	r3, [r4, #0]
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	f013 0f01 	tst.w	r3, #1
 8002132:	d116      	bne.n	8002162 <ADC_Enable+0x76>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002134:	f7ff fee2 	bl	8001efc <HAL_GetTick>
 8002138:	1b43      	subs	r3, r0, r5
 800213a:	2b02      	cmp	r3, #2
 800213c:	d9f5      	bls.n	800212a <ADC_Enable+0x3e>
        if(ADC_IS_ENABLE(hadc) == RESET)
 800213e:	6823      	ldr	r3, [r4, #0]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	f013 0f01 	tst.w	r3, #1
 8002146:	d1f0      	bne.n	800212a <ADC_Enable+0x3e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002148:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800214a:	f043 0310 	orr.w	r3, r3, #16
 800214e:	62a3      	str	r3, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002150:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002152:	f043 0301 	orr.w	r3, r3, #1
 8002156:	62e3      	str	r3, [r4, #44]	@ 0x2c
          __HAL_UNLOCK(hadc);
 8002158:	2300      	movs	r3, #0
 800215a:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          return HAL_ERROR;
 800215e:	2001      	movs	r0, #1
 8002160:	e002      	b.n	8002168 <ADC_Enable+0x7c>
  return HAL_OK;
 8002162:	2000      	movs	r0, #0
 8002164:	e000      	b.n	8002168 <ADC_Enable+0x7c>
 8002166:	2000      	movs	r0, #0
}
 8002168:	b003      	add	sp, #12
 800216a:	bd30      	pop	{r4, r5, pc}
 800216c:	2000009c 	.word	0x2000009c
 8002170:	431bde83 	.word	0x431bde83

08002174 <HAL_ADC_Start_DMA>:
{
 8002174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002176:	4604      	mov	r4, r0
 8002178:	460d      	mov	r5, r1
 800217a:	4616      	mov	r6, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800217c:	6801      	ldr	r1, [r0, #0]
 800217e:	4844      	ldr	r0, [pc, #272]	@ (8002290 <HAL_ADC_Start_DMA+0x11c>)
 8002180:	4281      	cmp	r1, r0
 8002182:	d059      	beq.n	8002238 <HAL_ADC_Start_DMA+0xc4>
 8002184:	4b43      	ldr	r3, [pc, #268]	@ (8002294 <HAL_ADC_Start_DMA+0x120>)
 8002186:	4299      	cmp	r1, r3
 8002188:	d056      	beq.n	8002238 <HAL_ADC_Start_DMA+0xc4>
    __HAL_LOCK(hadc);
 800218a:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 800218e:	2b01      	cmp	r3, #1
 8002190:	d07c      	beq.n	800228c <HAL_ADC_Start_DMA+0x118>
 8002192:	2301      	movs	r3, #1
 8002194:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8002198:	4620      	mov	r0, r4
 800219a:	f7ff ffa7 	bl	80020ec <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800219e:	4607      	mov	r7, r0
 80021a0:	2800      	cmp	r0, #0
 80021a2:	d16e      	bne.n	8002282 <HAL_ADC_Start_DMA+0x10e>
      ADC_STATE_CLR_SET(hadc->State,
 80021a4:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80021a6:	f421 6170 	bic.w	r1, r1, #3840	@ 0xf00
 80021aa:	f021 0101 	bic.w	r1, r1, #1
 80021ae:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 80021b2:	62a1      	str	r1, [r4, #40]	@ 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80021b4:	6822      	ldr	r2, [r4, #0]
 80021b6:	4b37      	ldr	r3, [pc, #220]	@ (8002294 <HAL_ADC_Start_DMA+0x120>)
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d044      	beq.n	8002246 <HAL_ADC_Start_DMA+0xd2>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021bc:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80021be:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80021c2:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80021c4:	6853      	ldr	r3, [r2, #4]
 80021c6:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80021ca:	d005      	beq.n	80021d8 <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80021cc:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80021ce:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80021d2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80021d6:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021d8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80021da:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80021de:	d048      	beq.n	8002272 <HAL_ADC_Start_DMA+0xfe>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80021e0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80021e2:	f023 0306 	bic.w	r3, r3, #6
 80021e6:	62e3      	str	r3, [r4, #44]	@ 0x2c
      __HAL_UNLOCK(hadc);
 80021e8:	2300      	movs	r3, #0
 80021ea:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80021ee:	6a23      	ldr	r3, [r4, #32]
 80021f0:	4a29      	ldr	r2, [pc, #164]	@ (8002298 <HAL_ADC_Start_DMA+0x124>)
 80021f2:	629a      	str	r2, [r3, #40]	@ 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80021f4:	6a23      	ldr	r3, [r4, #32]
 80021f6:	4a29      	ldr	r2, [pc, #164]	@ (800229c <HAL_ADC_Start_DMA+0x128>)
 80021f8:	62da      	str	r2, [r3, #44]	@ 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80021fa:	6a23      	ldr	r3, [r4, #32]
 80021fc:	4a28      	ldr	r2, [pc, #160]	@ (80022a0 <HAL_ADC_Start_DMA+0x12c>)
 80021fe:	631a      	str	r2, [r3, #48]	@ 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002200:	6823      	ldr	r3, [r4, #0]
 8002202:	f06f 0202 	mvn.w	r2, #2
 8002206:	601a      	str	r2, [r3, #0]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002208:	6822      	ldr	r2, [r4, #0]
 800220a:	6893      	ldr	r3, [r2, #8]
 800220c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002210:	6093      	str	r3, [r2, #8]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002212:	6821      	ldr	r1, [r4, #0]
 8002214:	4633      	mov	r3, r6
 8002216:	462a      	mov	r2, r5
 8002218:	314c      	adds	r1, #76	@ 0x4c
 800221a:	6a20      	ldr	r0, [r4, #32]
 800221c:	f000 fa34 	bl	8002688 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002220:	6823      	ldr	r3, [r4, #0]
 8002222:	689a      	ldr	r2, [r3, #8]
 8002224:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 8002228:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 800222c:	d024      	beq.n	8002278 <HAL_ADC_Start_DMA+0x104>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800222e:	689a      	ldr	r2, [r3, #8]
 8002230:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002234:	609a      	str	r2, [r3, #8]
 8002236:	e027      	b.n	8002288 <HAL_ADC_Start_DMA+0x114>
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002238:	4b15      	ldr	r3, [pc, #84]	@ (8002290 <HAL_ADC_Start_DMA+0x11c>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f413 2f70 	tst.w	r3, #983040	@ 0xf0000
 8002240:	d0a3      	beq.n	800218a <HAL_ADC_Start_DMA+0x16>
    tmp_hal_status = HAL_ERROR;
 8002242:	2701      	movs	r7, #1
 8002244:	e020      	b.n	8002288 <HAL_ADC_Start_DMA+0x114>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002246:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f413 2f70 	tst.w	r3, #983040	@ 0xf0000
 8002250:	d0b4      	beq.n	80021bc <HAL_ADC_Start_DMA+0x48>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002252:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002254:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002258:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800225a:	4b0d      	ldr	r3, [pc, #52]	@ (8002290 <HAL_ADC_Start_DMA+0x11c>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002262:	d0b9      	beq.n	80021d8 <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002264:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002266:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800226a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800226e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002270:	e7b2      	b.n	80021d8 <HAL_ADC_Start_DMA+0x64>
        ADC_CLEAR_ERRORCODE(hadc);
 8002272:	2300      	movs	r3, #0
 8002274:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002276:	e7b7      	b.n	80021e8 <HAL_ADC_Start_DMA+0x74>
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002278:	689a      	ldr	r2, [r3, #8]
 800227a:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800227e:	609a      	str	r2, [r3, #8]
 8002280:	e002      	b.n	8002288 <HAL_ADC_Start_DMA+0x114>
      __HAL_UNLOCK(hadc);
 8002282:	2300      	movs	r3, #0
 8002284:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 8002288:	4638      	mov	r0, r7
 800228a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 800228c:	2702      	movs	r7, #2
 800228e:	e7fb      	b.n	8002288 <HAL_ADC_Start_DMA+0x114>
 8002290:	40012400 	.word	0x40012400
 8002294:	40012800 	.word	0x40012800
 8002298:	08001f31 	.word	0x08001f31
 800229c:	08001f85 	.word	0x08001f85
 80022a0:	08001f91 	.word	0x08001f91

080022a4 <ADC_ConversionStop_Disable>:
{
 80022a4:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80022a6:	6803      	ldr	r3, [r0, #0]
 80022a8:	689a      	ldr	r2, [r3, #8]
 80022aa:	f012 0f01 	tst.w	r2, #1
 80022ae:	d101      	bne.n	80022b4 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 80022b0:	2000      	movs	r0, #0
}
 80022b2:	bd38      	pop	{r3, r4, r5, pc}
 80022b4:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 80022b6:	689a      	ldr	r2, [r3, #8]
 80022b8:	f022 0201 	bic.w	r2, r2, #1
 80022bc:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80022be:	f7ff fe1d 	bl	8001efc <HAL_GetTick>
 80022c2:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80022c4:	6823      	ldr	r3, [r4, #0]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f013 0f01 	tst.w	r3, #1
 80022cc:	d013      	beq.n	80022f6 <ADC_ConversionStop_Disable+0x52>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80022ce:	f7ff fe15 	bl	8001efc <HAL_GetTick>
 80022d2:	1b43      	subs	r3, r0, r5
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d9f5      	bls.n	80022c4 <ADC_ConversionStop_Disable+0x20>
        if(ADC_IS_ENABLE(hadc) != RESET)
 80022d8:	6823      	ldr	r3, [r4, #0]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	f013 0f01 	tst.w	r3, #1
 80022e0:	d0f0      	beq.n	80022c4 <ADC_ConversionStop_Disable+0x20>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022e2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80022e4:	f043 0310 	orr.w	r3, r3, #16
 80022e8:	62a3      	str	r3, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022ea:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80022ec:	f043 0301 	orr.w	r3, r3, #1
 80022f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 80022f2:	2001      	movs	r0, #1
 80022f4:	e7dd      	b.n	80022b2 <ADC_ConversionStop_Disable+0xe>
  return HAL_OK;
 80022f6:	2000      	movs	r0, #0
 80022f8:	e7db      	b.n	80022b2 <ADC_ConversionStop_Disable+0xe>
	...

080022fc <HAL_ADC_Init>:
  if(hadc == NULL)
 80022fc:	2800      	cmp	r0, #0
 80022fe:	d07b      	beq.n	80023f8 <HAL_ADC_Init+0xfc>
{
 8002300:	b570      	push	{r4, r5, r6, lr}
 8002302:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002304:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002306:	2b00      	cmp	r3, #0
 8002308:	d04d      	beq.n	80023a6 <HAL_ADC_Init+0xaa>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800230a:	4620      	mov	r0, r4
 800230c:	f7ff ffca 	bl	80022a4 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002310:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002312:	f013 0310 	ands.w	r3, r3, #16
 8002316:	d169      	bne.n	80023ec <HAL_ADC_Init+0xf0>
 8002318:	2800      	cmp	r0, #0
 800231a:	d167      	bne.n	80023ec <HAL_ADC_Init+0xf0>
    ADC_STATE_CLR_SET(hadc->State,
 800231c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800231e:	f422 5288 	bic.w	r2, r2, #4352	@ 0x1100
 8002322:	f022 0202 	bic.w	r2, r2, #2
 8002326:	f042 0202 	orr.w	r2, r2, #2
 800232a:	62a2      	str	r2, [r4, #40]	@ 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800232c:	6862      	ldr	r2, [r4, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800232e:	69e1      	ldr	r1, [r4, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002330:	430a      	orrs	r2, r1
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002332:	7b21      	ldrb	r1, [r4, #12]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002334:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002338:	68a5      	ldr	r5, [r4, #8]
 800233a:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800233e:	d002      	beq.n	8002346 <HAL_ADC_Init+0x4a>
 8002340:	2d01      	cmp	r5, #1
 8002342:	d036      	beq.n	80023b2 <HAL_ADC_Init+0xb6>
 8002344:	461d      	mov	r5, r3
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002346:	7d26      	ldrb	r6, [r4, #20]
 8002348:	2e01      	cmp	r6, #1
 800234a:	d035      	beq.n	80023b8 <HAL_ADC_Init+0xbc>
      MODIFY_REG(hadc->Instance->CR1,
 800234c:	6826      	ldr	r6, [r4, #0]
 800234e:	6871      	ldr	r1, [r6, #4]
 8002350:	f421 4169 	bic.w	r1, r1, #59648	@ 0xe900
 8002354:	4329      	orrs	r1, r5
 8002356:	6071      	str	r1, [r6, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8002358:	6825      	ldr	r5, [r4, #0]
 800235a:	68ae      	ldr	r6, [r5, #8]
 800235c:	4927      	ldr	r1, [pc, #156]	@ (80023fc <HAL_ADC_Init+0x100>)
 800235e:	4031      	ands	r1, r6
 8002360:	4311      	orrs	r1, r2
 8002362:	60a9      	str	r1, [r5, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002364:	68a1      	ldr	r1, [r4, #8]
 8002366:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800236a:	d001      	beq.n	8002370 <HAL_ADC_Init+0x74>
 800236c:	2901      	cmp	r1, #1
 800236e:	d102      	bne.n	8002376 <HAL_ADC_Init+0x7a>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002370:	6923      	ldr	r3, [r4, #16]
 8002372:	3b01      	subs	r3, #1
 8002374:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8002376:	6825      	ldr	r5, [r4, #0]
 8002378:	6ae9      	ldr	r1, [r5, #44]	@ 0x2c
 800237a:	f421 0170 	bic.w	r1, r1, #15728640	@ 0xf00000
 800237e:	430b      	orrs	r3, r1
 8002380:	62eb      	str	r3, [r5, #44]	@ 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002382:	6823      	ldr	r3, [r4, #0]
 8002384:	6899      	ldr	r1, [r3, #8]
 8002386:	4b1e      	ldr	r3, [pc, #120]	@ (8002400 <HAL_ADC_Init+0x104>)
 8002388:	400b      	ands	r3, r1
 800238a:	429a      	cmp	r2, r3
 800238c:	d025      	beq.n	80023da <HAL_ADC_Init+0xde>
      ADC_STATE_CLR_SET(hadc->State,
 800238e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002390:	f023 0312 	bic.w	r3, r3, #18
 8002394:	f043 0310 	orr.w	r3, r3, #16
 8002398:	62a3      	str	r3, [r4, #40]	@ 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800239a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800239c:	f043 0301 	orr.w	r3, r3, #1
 80023a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
      tmp_hal_status = HAL_ERROR;
 80023a2:	2001      	movs	r0, #1
 80023a4:	e027      	b.n	80023f6 <HAL_ADC_Init+0xfa>
    ADC_CLEAR_ERRORCODE(hadc);
 80023a6:	62c3      	str	r3, [r0, #44]	@ 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80023a8:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    HAL_ADC_MspInit(hadc);
 80023ac:	f7fe f98c 	bl	80006c8 <HAL_ADC_MspInit>
 80023b0:	e7ab      	b.n	800230a <HAL_ADC_Init+0xe>
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80023b2:	f44f 7580 	mov.w	r5, #256	@ 0x100
 80023b6:	e7c6      	b.n	8002346 <HAL_ADC_Init+0x4a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80023b8:	b931      	cbnz	r1, 80023c8 <HAL_ADC_Init+0xcc>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80023ba:	69a1      	ldr	r1, [r4, #24]
 80023bc:	3901      	subs	r1, #1
 80023be:	ea45 3141 	orr.w	r1, r5, r1, lsl #13
 80023c2:	f441 6500 	orr.w	r5, r1, #2048	@ 0x800
 80023c6:	e7c1      	b.n	800234c <HAL_ADC_Init+0x50>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023c8:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80023ca:	f041 0120 	orr.w	r1, r1, #32
 80023ce:	62a1      	str	r1, [r4, #40]	@ 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023d0:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80023d2:	f041 0101 	orr.w	r1, r1, #1
 80023d6:	62e1      	str	r1, [r4, #44]	@ 0x2c
 80023d8:	e7b8      	b.n	800234c <HAL_ADC_Init+0x50>
      ADC_CLEAR_ERRORCODE(hadc);
 80023da:	2300      	movs	r3, #0
 80023dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80023de:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80023e0:	f023 0303 	bic.w	r3, r3, #3
 80023e4:	f043 0301 	orr.w	r3, r3, #1
 80023e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80023ea:	e004      	b.n	80023f6 <HAL_ADC_Init+0xfa>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023ec:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80023ee:	f043 0310 	orr.w	r3, r3, #16
 80023f2:	62a3      	str	r3, [r4, #40]	@ 0x28
    tmp_hal_status = HAL_ERROR;
 80023f4:	2001      	movs	r0, #1
}
 80023f6:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80023f8:	2001      	movs	r0, #1
}
 80023fa:	4770      	bx	lr
 80023fc:	ffe1f7fd 	.word	0xffe1f7fd
 8002400:	ff1f0efe 	.word	0xff1f0efe

08002404 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002404:	b570      	push	{r4, r5, r6, lr}
 8002406:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002408:	2300      	movs	r3, #0
 800240a:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800240c:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8002410:	2b01      	cmp	r3, #1
 8002412:	d072      	beq.n	80024fa <HAL_ADCEx_Calibration_Start+0xf6>
 8002414:	4604      	mov	r4, r0
 8002416:	2301      	movs	r3, #1
 8002418:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800241c:	f7ff ff42 	bl	80022a4 <ADC_ConversionStop_Disable>
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8002420:	4620      	mov	r0, r4
 8002422:	f7ff fe63 	bl	80020ec <ADC_Enable>

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8002426:	4605      	mov	r5, r0
 8002428:	b128      	cbz	r0, 8002436 <HAL_ADCEx_Calibration_Start+0x32>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800242a:	2300      	movs	r3, #0
 800242c:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8002430:	4628      	mov	r0, r5
 8002432:	b002      	add	sp, #8
 8002434:	bd70      	pop	{r4, r5, r6, pc}
     ADC_STATE_CLR_SET(hadc->State,
 8002436:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002438:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800243c:	f023 0302 	bic.w	r3, r3, #2
 8002440:	f043 0302 	orr.w	r3, r3, #2
 8002444:	62a3      	str	r3, [r4, #40]	@ 0x28
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002446:	4b2e      	ldr	r3, [pc, #184]	@ (8002500 <HAL_ADCEx_Calibration_Start+0xfc>)
 8002448:	681e      	ldr	r6, [r3, #0]
 800244a:	2002      	movs	r0, #2
 800244c:	f000 ff34 	bl	80032b8 <HAL_RCCEx_GetPeriphCLKFreq>
 8002450:	fbb6 f6f0 	udiv	r6, r6, r0
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002454:	0076      	lsls	r6, r6, #1
    wait_loop_index = ((SystemCoreClock
 8002456:	9601      	str	r6, [sp, #4]
    while(wait_loop_index != 0U)
 8002458:	e002      	b.n	8002460 <HAL_ADCEx_Calibration_Start+0x5c>
      wait_loop_index--;
 800245a:	9b01      	ldr	r3, [sp, #4]
 800245c:	3b01      	subs	r3, #1
 800245e:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8002460:	9b01      	ldr	r3, [sp, #4]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d1f9      	bne.n	800245a <HAL_ADCEx_Calibration_Start+0x56>
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002466:	6822      	ldr	r2, [r4, #0]
 8002468:	6893      	ldr	r3, [r2, #8]
 800246a:	f043 0308 	orr.w	r3, r3, #8
 800246e:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 8002470:	f7ff fd44 	bl	8001efc <HAL_GetTick>
 8002474:	4606      	mov	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002476:	6823      	ldr	r3, [r4, #0]
 8002478:	689a      	ldr	r2, [r3, #8]
 800247a:	f012 0f08 	tst.w	r2, #8
 800247e:	d014      	beq.n	80024aa <HAL_ADCEx_Calibration_Start+0xa6>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002480:	f7ff fd3c 	bl	8001efc <HAL_GetTick>
 8002484:	1b80      	subs	r0, r0, r6
 8002486:	280a      	cmp	r0, #10
 8002488:	d9f5      	bls.n	8002476 <HAL_ADCEx_Calibration_Start+0x72>
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800248a:	6823      	ldr	r3, [r4, #0]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f013 0f08 	tst.w	r3, #8
 8002492:	d0f0      	beq.n	8002476 <HAL_ADCEx_Calibration_Start+0x72>
          ADC_STATE_CLR_SET(hadc->State,
 8002494:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002496:	f023 0312 	bic.w	r3, r3, #18
 800249a:	f043 0310 	orr.w	r3, r3, #16
 800249e:	62a3      	str	r3, [r4, #40]	@ 0x28
          __HAL_UNLOCK(hadc);
 80024a0:	2300      	movs	r3, #0
 80024a2:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          return HAL_ERROR;
 80024a6:	2501      	movs	r5, #1
 80024a8:	e7c2      	b.n	8002430 <HAL_ADCEx_Calibration_Start+0x2c>
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80024aa:	689a      	ldr	r2, [r3, #8]
 80024ac:	f042 0204 	orr.w	r2, r2, #4
 80024b0:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 80024b2:	f7ff fd23 	bl	8001efc <HAL_GetTick>
 80024b6:	4606      	mov	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80024b8:	6823      	ldr	r3, [r4, #0]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	f013 0f04 	tst.w	r3, #4
 80024c0:	d014      	beq.n	80024ec <HAL_ADCEx_Calibration_Start+0xe8>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80024c2:	f7ff fd1b 	bl	8001efc <HAL_GetTick>
 80024c6:	1b80      	subs	r0, r0, r6
 80024c8:	280a      	cmp	r0, #10
 80024ca:	d9f5      	bls.n	80024b8 <HAL_ADCEx_Calibration_Start+0xb4>
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80024cc:	6823      	ldr	r3, [r4, #0]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	f013 0f04 	tst.w	r3, #4
 80024d4:	d0f0      	beq.n	80024b8 <HAL_ADCEx_Calibration_Start+0xb4>
          ADC_STATE_CLR_SET(hadc->State,
 80024d6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80024d8:	f023 0312 	bic.w	r3, r3, #18
 80024dc:	f043 0310 	orr.w	r3, r3, #16
 80024e0:	62a3      	str	r3, [r4, #40]	@ 0x28
          __HAL_UNLOCK(hadc);
 80024e2:	2300      	movs	r3, #0
 80024e4:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          return HAL_ERROR;
 80024e8:	2501      	movs	r5, #1
 80024ea:	e7a1      	b.n	8002430 <HAL_ADCEx_Calibration_Start+0x2c>
    ADC_STATE_CLR_SET(hadc->State,
 80024ec:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80024ee:	f023 0303 	bic.w	r3, r3, #3
 80024f2:	f043 0301 	orr.w	r3, r3, #1
 80024f6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80024f8:	e797      	b.n	800242a <HAL_ADCEx_Calibration_Start+0x26>
  __HAL_LOCK(hadc);
 80024fa:	2502      	movs	r5, #2
 80024fc:	e798      	b.n	8002430 <HAL_ADCEx_Calibration_Start+0x2c>
 80024fe:	bf00      	nop
 8002500:	2000009c 	.word	0x2000009c

08002504 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8002504:	2800      	cmp	r0, #0
 8002506:	db08      	blt.n	800251a <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002508:	0109      	lsls	r1, r1, #4
 800250a:	b2c9      	uxtb	r1, r1
 800250c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8002510:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8002514:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8002518:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800251a:	f000 000f 	and.w	r0, r0, #15
 800251e:	0109      	lsls	r1, r1, #4
 8002520:	b2c9      	uxtb	r1, r1
 8002522:	4b01      	ldr	r3, [pc, #4]	@ (8002528 <__NVIC_SetPriority+0x24>)
 8002524:	5419      	strb	r1, [r3, r0]
  }
}
 8002526:	4770      	bx	lr
 8002528:	e000ed14 	.word	0xe000ed14

0800252c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800252c:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800252e:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002532:	f1c0 0c07 	rsb	ip, r0, #7
 8002536:	f1bc 0f04 	cmp.w	ip, #4
 800253a:	bf28      	it	cs
 800253c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002540:	1d03      	adds	r3, r0, #4
 8002542:	2b06      	cmp	r3, #6
 8002544:	d90f      	bls.n	8002566 <NVIC_EncodePriority+0x3a>
 8002546:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002548:	f04f 3eff 	mov.w	lr, #4294967295
 800254c:	fa0e f00c 	lsl.w	r0, lr, ip
 8002550:	ea21 0100 	bic.w	r1, r1, r0
 8002554:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002556:	fa0e fe03 	lsl.w	lr, lr, r3
 800255a:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 800255e:	ea41 0002 	orr.w	r0, r1, r2
 8002562:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002566:	2300      	movs	r3, #0
 8002568:	e7ee      	b.n	8002548 <NVIC_EncodePriority+0x1c>
	...

0800256c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800256c:	4a07      	ldr	r2, [pc, #28]	@ (800258c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800256e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002570:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002574:	041b      	lsls	r3, r3, #16
 8002576:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002578:	0200      	lsls	r0, r0, #8
 800257a:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800257e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8002580:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002584:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8002588:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800258a:	4770      	bx	lr
 800258c:	e000ed00 	.word	0xe000ed00

08002590 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002590:	b510      	push	{r4, lr}
 8002592:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002594:	4b05      	ldr	r3, [pc, #20]	@ (80025ac <HAL_NVIC_SetPriority+0x1c>)
 8002596:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002598:	f3c0 2002 	ubfx	r0, r0, #8, #3
 800259c:	f7ff ffc6 	bl	800252c <NVIC_EncodePriority>
 80025a0:	4601      	mov	r1, r0
 80025a2:	4620      	mov	r0, r4
 80025a4:	f7ff ffae 	bl	8002504 <__NVIC_SetPriority>
}
 80025a8:	bd10      	pop	{r4, pc}
 80025aa:	bf00      	nop
 80025ac:	e000ed00 	.word	0xe000ed00

080025b0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80025b0:	2800      	cmp	r0, #0
 80025b2:	db07      	blt.n	80025c4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025b4:	f000 021f 	and.w	r2, r0, #31
 80025b8:	0940      	lsrs	r0, r0, #5
 80025ba:	2301      	movs	r3, #1
 80025bc:	4093      	lsls	r3, r2
 80025be:	4a02      	ldr	r2, [pc, #8]	@ (80025c8 <HAL_NVIC_EnableIRQ+0x18>)
 80025c0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	e000e100 	.word	0xe000e100

080025cc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025cc:	3801      	subs	r0, #1
 80025ce:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80025d2:	d20b      	bcs.n	80025ec <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025d4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80025d8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025da:	4a05      	ldr	r2, [pc, #20]	@ (80025f0 <HAL_SYSTICK_Config+0x24>)
 80025dc:	21f0      	movs	r1, #240	@ 0xf0
 80025de:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025e2:	2000      	movs	r0, #0
 80025e4:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025e6:	2207      	movs	r2, #7
 80025e8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025ea:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80025ec:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80025ee:	4770      	bx	lr
 80025f0:	e000ed00 	.word	0xe000ed00

080025f4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025f4:	b430      	push	{r4, r5}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80025f6:	2401      	movs	r4, #1
 80025f8:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 80025fa:	40ac      	lsls	r4, r5
 80025fc:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 80025fe:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002600:	6804      	ldr	r4, [r0, #0]
 8002602:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002604:	6843      	ldr	r3, [r0, #4]
 8002606:	2b10      	cmp	r3, #16
 8002608:	d005      	beq.n	8002616 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800260a:	6803      	ldr	r3, [r0, #0]
 800260c:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800260e:	6803      	ldr	r3, [r0, #0]
 8002610:	60da      	str	r2, [r3, #12]
  }
}
 8002612:	bc30      	pop	{r4, r5}
 8002614:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8002616:	6803      	ldr	r3, [r0, #0]
 8002618:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 800261a:	6803      	ldr	r3, [r0, #0]
 800261c:	60d9      	str	r1, [r3, #12]
 800261e:	e7f8      	b.n	8002612 <DMA_SetConfig+0x1e>

08002620 <HAL_DMA_Init>:
  if(hdma == NULL)
 8002620:	b350      	cbz	r0, 8002678 <HAL_DMA_Init+0x58>
{
 8002622:	b410      	push	{r4}
 8002624:	4602      	mov	r2, r0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002626:	6801      	ldr	r1, [r0, #0]
 8002628:	4b14      	ldr	r3, [pc, #80]	@ (800267c <HAL_DMA_Init+0x5c>)
 800262a:	440b      	add	r3, r1
 800262c:	4814      	ldr	r0, [pc, #80]	@ (8002680 <HAL_DMA_Init+0x60>)
 800262e:	fba0 0303 	umull	r0, r3, r0, r3
 8002632:	091b      	lsrs	r3, r3, #4
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	6413      	str	r3, [r2, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002638:	4b12      	ldr	r3, [pc, #72]	@ (8002684 <HAL_DMA_Init+0x64>)
 800263a:	63d3      	str	r3, [r2, #60]	@ 0x3c
  hdma->State = HAL_DMA_STATE_BUSY;
 800263c:	2302      	movs	r3, #2
 800263e:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
  tmp = hdma->Instance->CCR;
 8002642:	6808      	ldr	r0, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002644:	f36f 100d 	bfc	r0, #4, #10
  tmp |=  hdma->Init.Direction        |
 8002648:	6853      	ldr	r3, [r2, #4]
 800264a:	6894      	ldr	r4, [r2, #8]
 800264c:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800264e:	68d4      	ldr	r4, [r2, #12]
 8002650:	4323      	orrs	r3, r4
 8002652:	6914      	ldr	r4, [r2, #16]
 8002654:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002656:	6954      	ldr	r4, [r2, #20]
 8002658:	4323      	orrs	r3, r4
 800265a:	6994      	ldr	r4, [r2, #24]
 800265c:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 800265e:	69d4      	ldr	r4, [r2, #28]
 8002660:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8002662:	4303      	orrs	r3, r0
  hdma->Instance->CCR = tmp;
 8002664:	600b      	str	r3, [r1, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002666:	2000      	movs	r0, #0
 8002668:	6390      	str	r0, [r2, #56]	@ 0x38
  hdma->State = HAL_DMA_STATE_READY;
 800266a:	2301      	movs	r3, #1
 800266c:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
  hdma->Lock = HAL_UNLOCKED;
 8002670:	f882 0020 	strb.w	r0, [r2, #32]
}
 8002674:	bc10      	pop	{r4}
 8002676:	4770      	bx	lr
    return HAL_ERROR;
 8002678:	2001      	movs	r0, #1
}
 800267a:	4770      	bx	lr
 800267c:	bffdfff8 	.word	0xbffdfff8
 8002680:	cccccccd 	.word	0xcccccccd
 8002684:	40020000 	.word	0x40020000

08002688 <HAL_DMA_Start_IT>:
{
 8002688:	b538      	push	{r3, r4, r5, lr}
 800268a:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 800268c:	f890 0020 	ldrb.w	r0, [r0, #32]
 8002690:	2801      	cmp	r0, #1
 8002692:	d032      	beq.n	80026fa <HAL_DMA_Start_IT+0x72>
 8002694:	2001      	movs	r0, #1
 8002696:	f884 0020 	strb.w	r0, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 800269a:	f894 0021 	ldrb.w	r0, [r4, #33]	@ 0x21
 800269e:	b2c0      	uxtb	r0, r0
 80026a0:	2801      	cmp	r0, #1
 80026a2:	d004      	beq.n	80026ae <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma); 
 80026a4:	2300      	movs	r3, #0
 80026a6:	f884 3020 	strb.w	r3, [r4, #32]
    status = HAL_BUSY;
 80026aa:	2002      	movs	r0, #2
}
 80026ac:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80026ae:	2002      	movs	r0, #2
 80026b0:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026b4:	2000      	movs	r0, #0
 80026b6:	63a0      	str	r0, [r4, #56]	@ 0x38
    __HAL_DMA_DISABLE(hdma);
 80026b8:	6825      	ldr	r5, [r4, #0]
 80026ba:	6828      	ldr	r0, [r5, #0]
 80026bc:	f020 0001 	bic.w	r0, r0, #1
 80026c0:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026c2:	4620      	mov	r0, r4
 80026c4:	f7ff ff96 	bl	80025f4 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback)
 80026c8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80026ca:	b15b      	cbz	r3, 80026e4 <HAL_DMA_Start_IT+0x5c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026cc:	6822      	ldr	r2, [r4, #0]
 80026ce:	6813      	ldr	r3, [r2, #0]
 80026d0:	f043 030e 	orr.w	r3, r3, #14
 80026d4:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 80026d6:	6822      	ldr	r2, [r4, #0]
 80026d8:	6813      	ldr	r3, [r2, #0]
 80026da:	f043 0301 	orr.w	r3, r3, #1
 80026de:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026e0:	2000      	movs	r0, #0
 80026e2:	e7e3      	b.n	80026ac <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80026e4:	6822      	ldr	r2, [r4, #0]
 80026e6:	6813      	ldr	r3, [r2, #0]
 80026e8:	f023 0304 	bic.w	r3, r3, #4
 80026ec:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80026ee:	6822      	ldr	r2, [r4, #0]
 80026f0:	6813      	ldr	r3, [r2, #0]
 80026f2:	f043 030a 	orr.w	r3, r3, #10
 80026f6:	6013      	str	r3, [r2, #0]
 80026f8:	e7ed      	b.n	80026d6 <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 80026fa:	2002      	movs	r0, #2
 80026fc:	e7d6      	b.n	80026ac <HAL_DMA_Start_IT+0x24>

080026fe <HAL_DMA_Abort>:
{
 80026fe:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002700:	f890 2021 	ldrb.w	r2, [r0, #33]	@ 0x21
 8002704:	b2d2      	uxtb	r2, r2
 8002706:	2a02      	cmp	r2, #2
 8002708:	d006      	beq.n	8002718 <HAL_DMA_Abort+0x1a>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800270a:	2204      	movs	r2, #4
 800270c:	6382      	str	r2, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 800270e:	2200      	movs	r2, #0
 8002710:	f880 2020 	strb.w	r2, [r0, #32]
    return HAL_ERROR;
 8002714:	2001      	movs	r0, #1
 8002716:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002718:	6801      	ldr	r1, [r0, #0]
 800271a:	680a      	ldr	r2, [r1, #0]
 800271c:	f022 020e 	bic.w	r2, r2, #14
 8002720:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8002722:	6801      	ldr	r1, [r0, #0]
 8002724:	680a      	ldr	r2, [r1, #0]
 8002726:	f022 0201 	bic.w	r2, r2, #1
 800272a:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800272c:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800272e:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 8002730:	2101      	movs	r1, #1
 8002732:	fa01 f202 	lsl.w	r2, r1, r2
 8002736:	6042      	str	r2, [r0, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8002738:	f883 1021 	strb.w	r1, [r3, #33]	@ 0x21
  __HAL_UNLOCK(hdma);      
 800273c:	2000      	movs	r0, #0
 800273e:	f883 0020 	strb.w	r0, [r3, #32]
}
 8002742:	4770      	bx	lr

08002744 <HAL_DMA_Abort_IT>:
{  
 8002744:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002746:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800274a:	b2db      	uxtb	r3, r3
 800274c:	2b02      	cmp	r3, #2
 800274e:	d003      	beq.n	8002758 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002750:	2304      	movs	r3, #4
 8002752:	6383      	str	r3, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 8002754:	2001      	movs	r0, #1
}
 8002756:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002758:	6802      	ldr	r2, [r0, #0]
 800275a:	6813      	ldr	r3, [r2, #0]
 800275c:	f023 030e 	bic.w	r3, r3, #14
 8002760:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8002762:	6802      	ldr	r2, [r0, #0]
 8002764:	6813      	ldr	r3, [r2, #0]
 8002766:	f023 0301 	bic.w	r3, r3, #1
 800276a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800276c:	6803      	ldr	r3, [r0, #0]
 800276e:	4a19      	ldr	r2, [pc, #100]	@ (80027d4 <HAL_DMA_Abort_IT+0x90>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d014      	beq.n	800279e <HAL_DMA_Abort_IT+0x5a>
 8002774:	3214      	adds	r2, #20
 8002776:	4293      	cmp	r3, r2
 8002778:	d01f      	beq.n	80027ba <HAL_DMA_Abort_IT+0x76>
 800277a:	3214      	adds	r2, #20
 800277c:	4293      	cmp	r3, r2
 800277e:	d01e      	beq.n	80027be <HAL_DMA_Abort_IT+0x7a>
 8002780:	3214      	adds	r2, #20
 8002782:	4293      	cmp	r3, r2
 8002784:	d01e      	beq.n	80027c4 <HAL_DMA_Abort_IT+0x80>
 8002786:	3214      	adds	r2, #20
 8002788:	4293      	cmp	r3, r2
 800278a:	d01e      	beq.n	80027ca <HAL_DMA_Abort_IT+0x86>
 800278c:	3214      	adds	r2, #20
 800278e:	4293      	cmp	r3, r2
 8002790:	d002      	beq.n	8002798 <HAL_DMA_Abort_IT+0x54>
 8002792:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002796:	e003      	b.n	80027a0 <HAL_DMA_Abort_IT+0x5c>
 8002798:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800279c:	e000      	b.n	80027a0 <HAL_DMA_Abort_IT+0x5c>
 800279e:	2201      	movs	r2, #1
 80027a0:	4b0d      	ldr	r3, [pc, #52]	@ (80027d8 <HAL_DMA_Abort_IT+0x94>)
 80027a2:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80027a4:	2301      	movs	r3, #1
 80027a6:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 80027aa:	2300      	movs	r3, #0
 80027ac:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80027b0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80027b2:	b16b      	cbz	r3, 80027d0 <HAL_DMA_Abort_IT+0x8c>
      hdma->XferAbortCallback(hdma);
 80027b4:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80027b6:	2000      	movs	r0, #0
 80027b8:	e7cd      	b.n	8002756 <HAL_DMA_Abort_IT+0x12>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80027ba:	2210      	movs	r2, #16
 80027bc:	e7f0      	b.n	80027a0 <HAL_DMA_Abort_IT+0x5c>
 80027be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80027c2:	e7ed      	b.n	80027a0 <HAL_DMA_Abort_IT+0x5c>
 80027c4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80027c8:	e7ea      	b.n	80027a0 <HAL_DMA_Abort_IT+0x5c>
 80027ca:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80027ce:	e7e7      	b.n	80027a0 <HAL_DMA_Abort_IT+0x5c>
  HAL_StatusTypeDef status = HAL_OK;
 80027d0:	2000      	movs	r0, #0
 80027d2:	e7c0      	b.n	8002756 <HAL_DMA_Abort_IT+0x12>
 80027d4:	40020008 	.word	0x40020008
 80027d8:	40020000 	.word	0x40020000

080027dc <HAL_DMA_IRQHandler>:
{
 80027dc:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80027de:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80027e0:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80027e2:	6804      	ldr	r4, [r0, #0]
 80027e4:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80027e6:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 80027e8:	2304      	movs	r3, #4
 80027ea:	408b      	lsls	r3, r1
 80027ec:	4213      	tst	r3, r2
 80027ee:	d035      	beq.n	800285c <HAL_DMA_IRQHandler+0x80>
 80027f0:	f015 0f04 	tst.w	r5, #4
 80027f4:	d032      	beq.n	800285c <HAL_DMA_IRQHandler+0x80>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027f6:	6823      	ldr	r3, [r4, #0]
 80027f8:	f013 0f20 	tst.w	r3, #32
 80027fc:	d103      	bne.n	8002806 <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80027fe:	6823      	ldr	r3, [r4, #0]
 8002800:	f023 0304 	bic.w	r3, r3, #4
 8002804:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002806:	6803      	ldr	r3, [r0, #0]
 8002808:	4a43      	ldr	r2, [pc, #268]	@ (8002918 <HAL_DMA_IRQHandler+0x13c>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d014      	beq.n	8002838 <HAL_DMA_IRQHandler+0x5c>
 800280e:	3214      	adds	r2, #20
 8002810:	4293      	cmp	r3, r2
 8002812:	d018      	beq.n	8002846 <HAL_DMA_IRQHandler+0x6a>
 8002814:	3214      	adds	r2, #20
 8002816:	4293      	cmp	r3, r2
 8002818:	d017      	beq.n	800284a <HAL_DMA_IRQHandler+0x6e>
 800281a:	3214      	adds	r2, #20
 800281c:	4293      	cmp	r3, r2
 800281e:	d017      	beq.n	8002850 <HAL_DMA_IRQHandler+0x74>
 8002820:	3214      	adds	r2, #20
 8002822:	4293      	cmp	r3, r2
 8002824:	d017      	beq.n	8002856 <HAL_DMA_IRQHandler+0x7a>
 8002826:	3214      	adds	r2, #20
 8002828:	4293      	cmp	r3, r2
 800282a:	d002      	beq.n	8002832 <HAL_DMA_IRQHandler+0x56>
 800282c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002830:	e003      	b.n	800283a <HAL_DMA_IRQHandler+0x5e>
 8002832:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002836:	e000      	b.n	800283a <HAL_DMA_IRQHandler+0x5e>
 8002838:	2204      	movs	r2, #4
 800283a:	4b38      	ldr	r3, [pc, #224]	@ (800291c <HAL_DMA_IRQHandler+0x140>)
 800283c:	605a      	str	r2, [r3, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 800283e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8002840:	b103      	cbz	r3, 8002844 <HAL_DMA_IRQHandler+0x68>
      hdma->XferHalfCpltCallback(hdma);
 8002842:	4798      	blx	r3
}
 8002844:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002846:	2240      	movs	r2, #64	@ 0x40
 8002848:	e7f7      	b.n	800283a <HAL_DMA_IRQHandler+0x5e>
 800284a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800284e:	e7f4      	b.n	800283a <HAL_DMA_IRQHandler+0x5e>
 8002850:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002854:	e7f1      	b.n	800283a <HAL_DMA_IRQHandler+0x5e>
 8002856:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800285a:	e7ee      	b.n	800283a <HAL_DMA_IRQHandler+0x5e>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800285c:	2302      	movs	r3, #2
 800285e:	408b      	lsls	r3, r1
 8002860:	4213      	tst	r3, r2
 8002862:	d03c      	beq.n	80028de <HAL_DMA_IRQHandler+0x102>
 8002864:	f015 0f02 	tst.w	r5, #2
 8002868:	d039      	beq.n	80028de <HAL_DMA_IRQHandler+0x102>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800286a:	6823      	ldr	r3, [r4, #0]
 800286c:	f013 0f20 	tst.w	r3, #32
 8002870:	d106      	bne.n	8002880 <HAL_DMA_IRQHandler+0xa4>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002872:	6823      	ldr	r3, [r4, #0]
 8002874:	f023 030a 	bic.w	r3, r3, #10
 8002878:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800287a:	2301      	movs	r3, #1
 800287c:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002880:	6803      	ldr	r3, [r0, #0]
 8002882:	4a25      	ldr	r2, [pc, #148]	@ (8002918 <HAL_DMA_IRQHandler+0x13c>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d014      	beq.n	80028b2 <HAL_DMA_IRQHandler+0xd6>
 8002888:	3214      	adds	r2, #20
 800288a:	4293      	cmp	r3, r2
 800288c:	d01c      	beq.n	80028c8 <HAL_DMA_IRQHandler+0xec>
 800288e:	3214      	adds	r2, #20
 8002890:	4293      	cmp	r3, r2
 8002892:	d01b      	beq.n	80028cc <HAL_DMA_IRQHandler+0xf0>
 8002894:	3214      	adds	r2, #20
 8002896:	4293      	cmp	r3, r2
 8002898:	d01b      	beq.n	80028d2 <HAL_DMA_IRQHandler+0xf6>
 800289a:	3214      	adds	r2, #20
 800289c:	4293      	cmp	r3, r2
 800289e:	d01b      	beq.n	80028d8 <HAL_DMA_IRQHandler+0xfc>
 80028a0:	3214      	adds	r2, #20
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d002      	beq.n	80028ac <HAL_DMA_IRQHandler+0xd0>
 80028a6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80028aa:	e003      	b.n	80028b4 <HAL_DMA_IRQHandler+0xd8>
 80028ac:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80028b0:	e000      	b.n	80028b4 <HAL_DMA_IRQHandler+0xd8>
 80028b2:	2202      	movs	r2, #2
 80028b4:	4b19      	ldr	r3, [pc, #100]	@ (800291c <HAL_DMA_IRQHandler+0x140>)
 80028b6:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 80028b8:	2300      	movs	r3, #0
 80028ba:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80028be:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d0bf      	beq.n	8002844 <HAL_DMA_IRQHandler+0x68>
      hdma->XferCpltCallback(hdma);
 80028c4:	4798      	blx	r3
 80028c6:	e7bd      	b.n	8002844 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80028c8:	2220      	movs	r2, #32
 80028ca:	e7f3      	b.n	80028b4 <HAL_DMA_IRQHandler+0xd8>
 80028cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028d0:	e7f0      	b.n	80028b4 <HAL_DMA_IRQHandler+0xd8>
 80028d2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80028d6:	e7ed      	b.n	80028b4 <HAL_DMA_IRQHandler+0xd8>
 80028d8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80028dc:	e7ea      	b.n	80028b4 <HAL_DMA_IRQHandler+0xd8>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80028de:	2308      	movs	r3, #8
 80028e0:	408b      	lsls	r3, r1
 80028e2:	4213      	tst	r3, r2
 80028e4:	d0ae      	beq.n	8002844 <HAL_DMA_IRQHandler+0x68>
 80028e6:	f015 0f08 	tst.w	r5, #8
 80028ea:	d0ab      	beq.n	8002844 <HAL_DMA_IRQHandler+0x68>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028ec:	6823      	ldr	r3, [r4, #0]
 80028ee:	f023 030e 	bic.w	r3, r3, #14
 80028f2:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80028f4:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80028f6:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 80028f8:	2301      	movs	r3, #1
 80028fa:	fa03 f202 	lsl.w	r2, r3, r2
 80028fe:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002900:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8002902:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8002906:	2300      	movs	r3, #0
 8002908:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 800290c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800290e:	2b00      	cmp	r3, #0
 8002910:	d098      	beq.n	8002844 <HAL_DMA_IRQHandler+0x68>
      hdma->XferErrorCallback(hdma);
 8002912:	4798      	blx	r3
  return;
 8002914:	e796      	b.n	8002844 <HAL_DMA_IRQHandler+0x68>
 8002916:	bf00      	nop
 8002918:	40020008 	.word	0x40020008
 800291c:	40020000 	.word	0x40020000

08002920 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002920:	b570      	push	{r4, r5, r6, lr}
 8002922:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002924:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8002926:	46a4      	mov	ip, r4
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002928:	e0a1      	b.n	8002a6e <HAL_GPIO_Init+0x14e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800292a:	4d7e      	ldr	r5, [pc, #504]	@ (8002b24 <HAL_GPIO_Init+0x204>)
 800292c:	42ab      	cmp	r3, r5
 800292e:	d014      	beq.n	800295a <HAL_GPIO_Init+0x3a>
 8002930:	d80c      	bhi.n	800294c <HAL_GPIO_Init+0x2c>
 8002932:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8002936:	42ab      	cmp	r3, r5
 8002938:	d00f      	beq.n	800295a <HAL_GPIO_Init+0x3a>
 800293a:	f505 2570 	add.w	r5, r5, #983040	@ 0xf0000
 800293e:	42ab      	cmp	r3, r5
 8002940:	d00b      	beq.n	800295a <HAL_GPIO_Init+0x3a>
 8002942:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8002946:	42ab      	cmp	r3, r5
 8002948:	d110      	bne.n	800296c <HAL_GPIO_Init+0x4c>
 800294a:	e006      	b.n	800295a <HAL_GPIO_Init+0x3a>
 800294c:	4d76      	ldr	r5, [pc, #472]	@ (8002b28 <HAL_GPIO_Init+0x208>)
 800294e:	42ab      	cmp	r3, r5
 8002950:	d003      	beq.n	800295a <HAL_GPIO_Init+0x3a>
 8002952:	f505 3580 	add.w	r5, r5, #65536	@ 0x10000
 8002956:	42ab      	cmp	r3, r5
 8002958:	d108      	bne.n	800296c <HAL_GPIO_Init+0x4c>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800295a:	688b      	ldr	r3, [r1, #8]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d050      	beq.n	8002a02 <HAL_GPIO_Init+0xe2>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002960:	2b01      	cmp	r3, #1
 8002962:	d049      	beq.n	80029f8 <HAL_GPIO_Init+0xd8>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 8002964:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002966:	2408      	movs	r4, #8
 8002968:	e000      	b.n	800296c <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800296a:	68cc      	ldr	r4, [r1, #12]
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800296c:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 8002970:	d849      	bhi.n	8002a06 <HAL_GPIO_Init+0xe6>
 8002972:	4606      	mov	r6, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002974:	ea4f 028c 	mov.w	r2, ip, lsl #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002978:	6833      	ldr	r3, [r6, #0]
 800297a:	250f      	movs	r5, #15
 800297c:	4095      	lsls	r5, r2
 800297e:	ea23 0305 	bic.w	r3, r3, r5
 8002982:	fa04 f202 	lsl.w	r2, r4, r2
 8002986:	4313      	orrs	r3, r2
 8002988:	6033      	str	r3, [r6, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800298a:	684b      	ldr	r3, [r1, #4]
 800298c:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8002990:	d06b      	beq.n	8002a6a <HAL_GPIO_Init+0x14a>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002992:	4b66      	ldr	r3, [pc, #408]	@ (8002b2c <HAL_GPIO_Init+0x20c>)
 8002994:	699a      	ldr	r2, [r3, #24]
 8002996:	f042 0201 	orr.w	r2, r2, #1
 800299a:	619a      	str	r2, [r3, #24]
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	9301      	str	r3, [sp, #4]
 80029a4:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 80029a6:	ea4f 029c 	mov.w	r2, ip, lsr #2
 80029aa:	1c95      	adds	r5, r2, #2
 80029ac:	4b60      	ldr	r3, [pc, #384]	@ (8002b30 <HAL_GPIO_Init+0x210>)
 80029ae:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80029b2:	f00c 0503 	and.w	r5, ip, #3
 80029b6:	00ad      	lsls	r5, r5, #2
 80029b8:	230f      	movs	r3, #15
 80029ba:	40ab      	lsls	r3, r5
 80029bc:	ea26 0603 	bic.w	r6, r6, r3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80029c0:	4b5c      	ldr	r3, [pc, #368]	@ (8002b34 <HAL_GPIO_Init+0x214>)
 80029c2:	4298      	cmp	r0, r3
 80029c4:	d026      	beq.n	8002a14 <HAL_GPIO_Init+0xf4>
 80029c6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80029ca:	4298      	cmp	r0, r3
 80029cc:	f000 808c 	beq.w	8002ae8 <HAL_GPIO_Init+0x1c8>
 80029d0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80029d4:	4298      	cmp	r0, r3
 80029d6:	f000 8089 	beq.w	8002aec <HAL_GPIO_Init+0x1cc>
 80029da:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80029de:	4298      	cmp	r0, r3
 80029e0:	d016      	beq.n	8002a10 <HAL_GPIO_Init+0xf0>
 80029e2:	2304      	movs	r3, #4
 80029e4:	e017      	b.n	8002a16 <HAL_GPIO_Init+0xf6>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80029e6:	68cc      	ldr	r4, [r1, #12]
 80029e8:	3404      	adds	r4, #4
          break;
 80029ea:	e7bf      	b.n	800296c <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80029ec:	68cc      	ldr	r4, [r1, #12]
 80029ee:	3408      	adds	r4, #8
          break;
 80029f0:	e7bc      	b.n	800296c <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80029f2:	68cc      	ldr	r4, [r1, #12]
 80029f4:	340c      	adds	r4, #12
          break;
 80029f6:	e7b9      	b.n	800296c <HAL_GPIO_Init+0x4c>
            GPIOx->BSRR = ioposition;
 80029f8:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029fa:	2408      	movs	r4, #8
 80029fc:	e7b6      	b.n	800296c <HAL_GPIO_Init+0x4c>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80029fe:	2400      	movs	r4, #0
 8002a00:	e7b4      	b.n	800296c <HAL_GPIO_Init+0x4c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a02:	2404      	movs	r4, #4
 8002a04:	e7b2      	b.n	800296c <HAL_GPIO_Init+0x4c>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002a06:	1d06      	adds	r6, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002a08:	f1ac 0208 	sub.w	r2, ip, #8
 8002a0c:	0092      	lsls	r2, r2, #2
 8002a0e:	e7b3      	b.n	8002978 <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a10:	2303      	movs	r3, #3
 8002a12:	e000      	b.n	8002a16 <HAL_GPIO_Init+0xf6>
 8002a14:	2300      	movs	r3, #0
 8002a16:	40ab      	lsls	r3, r5
 8002a18:	4333      	orrs	r3, r6
        AFIO->EXTICR[position >> 2u] = temp;
 8002a1a:	3202      	adds	r2, #2
 8002a1c:	4d44      	ldr	r5, [pc, #272]	@ (8002b30 <HAL_GPIO_Init+0x210>)
 8002a1e:	f845 3022 	str.w	r3, [r5, r2, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a22:	684b      	ldr	r3, [r1, #4]
 8002a24:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8002a28:	d062      	beq.n	8002af0 <HAL_GPIO_Init+0x1d0>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002a2a:	4a43      	ldr	r2, [pc, #268]	@ (8002b38 <HAL_GPIO_Init+0x218>)
 8002a2c:	6893      	ldr	r3, [r2, #8]
 8002a2e:	ea43 030e 	orr.w	r3, r3, lr
 8002a32:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a34:	684b      	ldr	r3, [r1, #4]
 8002a36:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8002a3a:	d05f      	beq.n	8002afc <HAL_GPIO_Init+0x1dc>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002a3c:	4a3e      	ldr	r2, [pc, #248]	@ (8002b38 <HAL_GPIO_Init+0x218>)
 8002a3e:	68d3      	ldr	r3, [r2, #12]
 8002a40:	ea43 030e 	orr.w	r3, r3, lr
 8002a44:	60d3      	str	r3, [r2, #12]
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a46:	684b      	ldr	r3, [r1, #4]
 8002a48:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002a4c:	d05c      	beq.n	8002b08 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002a4e:	4a3a      	ldr	r2, [pc, #232]	@ (8002b38 <HAL_GPIO_Init+0x218>)
 8002a50:	6853      	ldr	r3, [r2, #4]
 8002a52:	ea43 030e 	orr.w	r3, r3, lr
 8002a56:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a58:	684b      	ldr	r3, [r1, #4]
 8002a5a:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8002a5e:	d059      	beq.n	8002b14 <HAL_GPIO_Init+0x1f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a60:	4a35      	ldr	r2, [pc, #212]	@ (8002b38 <HAL_GPIO_Init+0x218>)
 8002a62:	6813      	ldr	r3, [r2, #0]
 8002a64:	ea43 030e 	orr.w	r3, r3, lr
 8002a68:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }
      }
    }

	position++;
 8002a6a:	f10c 0c01 	add.w	ip, ip, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a6e:	680b      	ldr	r3, [r1, #0]
 8002a70:	fa33 f20c 	lsrs.w	r2, r3, ip
 8002a74:	d054      	beq.n	8002b20 <HAL_GPIO_Init+0x200>
    ioposition = (0x01uL << position);
 8002a76:	2201      	movs	r2, #1
 8002a78:	fa02 f20c 	lsl.w	r2, r2, ip
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a7c:	ea03 0e02 	and.w	lr, r3, r2
    if (iocurrent == ioposition)
 8002a80:	ea32 0303 	bics.w	r3, r2, r3
 8002a84:	d1f1      	bne.n	8002a6a <HAL_GPIO_Init+0x14a>
      switch (GPIO_Init->Mode)
 8002a86:	684b      	ldr	r3, [r1, #4]
 8002a88:	2b12      	cmp	r3, #18
 8002a8a:	f63f af4e 	bhi.w	800292a <HAL_GPIO_Init+0xa>
 8002a8e:	2b12      	cmp	r3, #18
 8002a90:	f63f af6c 	bhi.w	800296c <HAL_GPIO_Init+0x4c>
 8002a94:	a501      	add	r5, pc, #4	@ (adr r5, 8002a9c <HAL_GPIO_Init+0x17c>)
 8002a96:	f855 f023 	ldr.w	pc, [r5, r3, lsl #2]
 8002a9a:	bf00      	nop
 8002a9c:	0800295b 	.word	0x0800295b
 8002aa0:	0800296b 	.word	0x0800296b
 8002aa4:	080029ed 	.word	0x080029ed
 8002aa8:	080029ff 	.word	0x080029ff
 8002aac:	0800296d 	.word	0x0800296d
 8002ab0:	0800296d 	.word	0x0800296d
 8002ab4:	0800296d 	.word	0x0800296d
 8002ab8:	0800296d 	.word	0x0800296d
 8002abc:	0800296d 	.word	0x0800296d
 8002ac0:	0800296d 	.word	0x0800296d
 8002ac4:	0800296d 	.word	0x0800296d
 8002ac8:	0800296d 	.word	0x0800296d
 8002acc:	0800296d 	.word	0x0800296d
 8002ad0:	0800296d 	.word	0x0800296d
 8002ad4:	0800296d 	.word	0x0800296d
 8002ad8:	0800296d 	.word	0x0800296d
 8002adc:	0800296d 	.word	0x0800296d
 8002ae0:	080029e7 	.word	0x080029e7
 8002ae4:	080029f3 	.word	0x080029f3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e794      	b.n	8002a16 <HAL_GPIO_Init+0xf6>
 8002aec:	2302      	movs	r3, #2
 8002aee:	e792      	b.n	8002a16 <HAL_GPIO_Init+0xf6>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002af0:	4a11      	ldr	r2, [pc, #68]	@ (8002b38 <HAL_GPIO_Init+0x218>)
 8002af2:	6893      	ldr	r3, [r2, #8]
 8002af4:	ea23 030e 	bic.w	r3, r3, lr
 8002af8:	6093      	str	r3, [r2, #8]
 8002afa:	e79b      	b.n	8002a34 <HAL_GPIO_Init+0x114>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002afc:	4a0e      	ldr	r2, [pc, #56]	@ (8002b38 <HAL_GPIO_Init+0x218>)
 8002afe:	68d3      	ldr	r3, [r2, #12]
 8002b00:	ea23 030e 	bic.w	r3, r3, lr
 8002b04:	60d3      	str	r3, [r2, #12]
 8002b06:	e79e      	b.n	8002a46 <HAL_GPIO_Init+0x126>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b08:	4a0b      	ldr	r2, [pc, #44]	@ (8002b38 <HAL_GPIO_Init+0x218>)
 8002b0a:	6853      	ldr	r3, [r2, #4]
 8002b0c:	ea23 030e 	bic.w	r3, r3, lr
 8002b10:	6053      	str	r3, [r2, #4]
 8002b12:	e7a1      	b.n	8002a58 <HAL_GPIO_Init+0x138>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b14:	4a08      	ldr	r2, [pc, #32]	@ (8002b38 <HAL_GPIO_Init+0x218>)
 8002b16:	6813      	ldr	r3, [r2, #0]
 8002b18:	ea23 030e 	bic.w	r3, r3, lr
 8002b1c:	6013      	str	r3, [r2, #0]
 8002b1e:	e7a4      	b.n	8002a6a <HAL_GPIO_Init+0x14a>
  }
}
 8002b20:	b002      	add	sp, #8
 8002b22:	bd70      	pop	{r4, r5, r6, pc}
 8002b24:	10220000 	.word	0x10220000
 8002b28:	10310000 	.word	0x10310000
 8002b2c:	40021000 	.word	0x40021000
 8002b30:	40010000 	.word	0x40010000
 8002b34:	40010800 	.word	0x40010800
 8002b38:	40010400 	.word	0x40010400

08002b3c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002b3c:	6883      	ldr	r3, [r0, #8]
 8002b3e:	4219      	tst	r1, r3
 8002b40:	d001      	beq.n	8002b46 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8002b42:	2001      	movs	r0, #1
 8002b44:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002b46:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8002b48:	4770      	bx	lr

08002b4a <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b4a:	b10a      	cbz	r2, 8002b50 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b4c:	6101      	str	r1, [r0, #16]
 8002b4e:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002b50:	0409      	lsls	r1, r1, #16
 8002b52:	6101      	str	r1, [r0, #16]
  }
}
 8002b54:	4770      	bx	lr
	...

08002b58 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002b58:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b5a:	4b08      	ldr	r3, [pc, #32]	@ (8002b7c <RCC_Delay+0x24>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a08      	ldr	r2, [pc, #32]	@ (8002b80 <RCC_Delay+0x28>)
 8002b60:	fba2 2303 	umull	r2, r3, r2, r3
 8002b64:	0a5b      	lsrs	r3, r3, #9
 8002b66:	fb00 f303 	mul.w	r3, r0, r3
 8002b6a:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8002b6c:	bf00      	nop
  }
  while (Delay --);
 8002b6e:	9b01      	ldr	r3, [sp, #4]
 8002b70:	1e5a      	subs	r2, r3, #1
 8002b72:	9201      	str	r2, [sp, #4]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d1f9      	bne.n	8002b6c <RCC_Delay+0x14>
}
 8002b78:	b002      	add	sp, #8
 8002b7a:	4770      	bx	lr
 8002b7c:	2000009c 	.word	0x2000009c
 8002b80:	10624dd3 	.word	0x10624dd3

08002b84 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8002b84:	2800      	cmp	r0, #0
 8002b86:	f000 81f1 	beq.w	8002f6c <HAL_RCC_OscConfig+0x3e8>
{
 8002b8a:	b570      	push	{r4, r5, r6, lr}
 8002b8c:	b082      	sub	sp, #8
 8002b8e:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b90:	6803      	ldr	r3, [r0, #0]
 8002b92:	f013 0f01 	tst.w	r3, #1
 8002b96:	d02c      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b98:	4b99      	ldr	r3, [pc, #612]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f003 030c 	and.w	r3, r3, #12
 8002ba0:	2b04      	cmp	r3, #4
 8002ba2:	d01d      	beq.n	8002be0 <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ba4:	4b96      	ldr	r3, [pc, #600]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f003 030c 	and.w	r3, r3, #12
 8002bac:	2b08      	cmp	r3, #8
 8002bae:	d012      	beq.n	8002bd6 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bb0:	6863      	ldr	r3, [r4, #4]
 8002bb2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bb6:	d041      	beq.n	8002c3c <HAL_RCC_OscConfig+0xb8>
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d155      	bne.n	8002c68 <HAL_RCC_OscConfig+0xe4>
 8002bbc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002bc0:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002bca:	601a      	str	r2, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002bd2:	601a      	str	r2, [r3, #0]
 8002bd4:	e037      	b.n	8002c46 <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002bd6:	4b8a      	ldr	r3, [pc, #552]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8002bde:	d0e7      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002be0:	4b87      	ldr	r3, [pc, #540]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002be8:	d003      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x6e>
 8002bea:	6863      	ldr	r3, [r4, #4]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	f000 81bf 	beq.w	8002f70 <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bf2:	6823      	ldr	r3, [r4, #0]
 8002bf4:	f013 0f02 	tst.w	r3, #2
 8002bf8:	d075      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bfa:	4b81      	ldr	r3, [pc, #516]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f013 0f0c 	tst.w	r3, #12
 8002c02:	d05f      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c04:	4b7e      	ldr	r3, [pc, #504]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f003 030c 	and.w	r3, r3, #12
 8002c0c:	2b08      	cmp	r3, #8
 8002c0e:	d054      	beq.n	8002cba <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c10:	6923      	ldr	r3, [r4, #16]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f000 808a 	beq.w	8002d2c <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 8002c18:	4b7a      	ldr	r3, [pc, #488]	@ (8002e04 <HAL_RCC_OscConfig+0x280>)
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002c1e:	f7ff f96d 	bl	8001efc <HAL_GetTick>
 8002c22:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c24:	4b76      	ldr	r3, [pc, #472]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f013 0f02 	tst.w	r3, #2
 8002c2c:	d175      	bne.n	8002d1a <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c2e:	f7ff f965 	bl	8001efc <HAL_GetTick>
 8002c32:	1b40      	subs	r0, r0, r5
 8002c34:	2802      	cmp	r0, #2
 8002c36:	d9f5      	bls.n	8002c24 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 8002c38:	2003      	movs	r0, #3
 8002c3a:	e19e      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c3c:	4a70      	ldr	r2, [pc, #448]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002c3e:	6813      	ldr	r3, [r2, #0]
 8002c40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c44:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c46:	6863      	ldr	r3, [r4, #4]
 8002c48:	b343      	cbz	r3, 8002c9c <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 8002c4a:	f7ff f957 	bl	8001efc <HAL_GetTick>
 8002c4e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c50:	4b6b      	ldr	r3, [pc, #428]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002c58:	d1cb      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c5a:	f7ff f94f 	bl	8001efc <HAL_GetTick>
 8002c5e:	1b40      	subs	r0, r0, r5
 8002c60:	2864      	cmp	r0, #100	@ 0x64
 8002c62:	d9f5      	bls.n	8002c50 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8002c64:	2003      	movs	r0, #3
 8002c66:	e188      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c6c:	d009      	beq.n	8002c82 <HAL_RCC_OscConfig+0xfe>
 8002c6e:	4b64      	ldr	r3, [pc, #400]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002c76:	601a      	str	r2, [r3, #0]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002c7e:	601a      	str	r2, [r3, #0]
 8002c80:	e7e1      	b.n	8002c46 <HAL_RCC_OscConfig+0xc2>
 8002c82:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002c86:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002c90:	601a      	str	r2, [r3, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002c98:	601a      	str	r2, [r3, #0]
 8002c9a:	e7d4      	b.n	8002c46 <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8002c9c:	f7ff f92e 	bl	8001efc <HAL_GetTick>
 8002ca0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ca2:	4b57      	ldr	r3, [pc, #348]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002caa:	d0a2      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cac:	f7ff f926 	bl	8001efc <HAL_GetTick>
 8002cb0:	1b40      	subs	r0, r0, r5
 8002cb2:	2864      	cmp	r0, #100	@ 0x64
 8002cb4:	d9f5      	bls.n	8002ca2 <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8002cb6:	2003      	movs	r0, #3
 8002cb8:	e15f      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002cba:	4b51      	ldr	r3, [pc, #324]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8002cc2:	d1a5      	bne.n	8002c10 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cc4:	4b4e      	ldr	r3, [pc, #312]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f013 0f02 	tst.w	r3, #2
 8002ccc:	d003      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x152>
 8002cce:	6923      	ldr	r3, [r4, #16]
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	f040 814f 	bne.w	8002f74 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cd6:	4a4a      	ldr	r2, [pc, #296]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002cd8:	6813      	ldr	r3, [r2, #0]
 8002cda:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002cde:	6961      	ldr	r1, [r4, #20]
 8002ce0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002ce4:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ce6:	6823      	ldr	r3, [r4, #0]
 8002ce8:	f013 0f08 	tst.w	r3, #8
 8002cec:	d033      	beq.n	8002d56 <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cee:	69a3      	ldr	r3, [r4, #24]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d05c      	beq.n	8002dae <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 8002cf4:	4b43      	ldr	r3, [pc, #268]	@ (8002e04 <HAL_RCC_OscConfig+0x280>)
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8002cfc:	f7ff f8fe 	bl	8001efc <HAL_GetTick>
 8002d00:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d02:	4b3f      	ldr	r3, [pc, #252]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d06:	f013 0f02 	tst.w	r3, #2
 8002d0a:	d121      	bne.n	8002d50 <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d0c:	f7ff f8f6 	bl	8001efc <HAL_GetTick>
 8002d10:	1b40      	subs	r0, r0, r5
 8002d12:	2802      	cmp	r0, #2
 8002d14:	d9f5      	bls.n	8002d02 <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 8002d16:	2003      	movs	r0, #3
 8002d18:	e12f      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d1a:	4a39      	ldr	r2, [pc, #228]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002d1c:	6813      	ldr	r3, [r2, #0]
 8002d1e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002d22:	6961      	ldr	r1, [r4, #20]
 8002d24:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002d28:	6013      	str	r3, [r2, #0]
 8002d2a:	e7dc      	b.n	8002ce6 <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8002d2c:	4b35      	ldr	r3, [pc, #212]	@ (8002e04 <HAL_RCC_OscConfig+0x280>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002d32:	f7ff f8e3 	bl	8001efc <HAL_GetTick>
 8002d36:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d38:	4b31      	ldr	r3, [pc, #196]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f013 0f02 	tst.w	r3, #2
 8002d40:	d0d1      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d42:	f7ff f8db 	bl	8001efc <HAL_GetTick>
 8002d46:	1b40      	subs	r0, r0, r5
 8002d48:	2802      	cmp	r0, #2
 8002d4a:	d9f5      	bls.n	8002d38 <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 8002d4c:	2003      	movs	r0, #3
 8002d4e:	e114      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 8002d50:	2001      	movs	r0, #1
 8002d52:	f7ff ff01 	bl	8002b58 <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d56:	6823      	ldr	r3, [r4, #0]
 8002d58:	f013 0f04 	tst.w	r3, #4
 8002d5c:	f000 8096 	beq.w	8002e8c <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d60:	4b27      	ldr	r3, [pc, #156]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002d62:	69db      	ldr	r3, [r3, #28]
 8002d64:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8002d68:	d134      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x250>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d6a:	4b25      	ldr	r3, [pc, #148]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002d6c:	69da      	ldr	r2, [r3, #28]
 8002d6e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002d72:	61da      	str	r2, [r3, #28]
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d7a:	9301      	str	r3, [sp, #4]
 8002d7c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002d7e:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d80:	4b21      	ldr	r3, [pc, #132]	@ (8002e08 <HAL_RCC_OscConfig+0x284>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002d88:	d026      	beq.n	8002dd8 <HAL_RCC_OscConfig+0x254>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d8a:	68e3      	ldr	r3, [r4, #12]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d03d      	beq.n	8002e0c <HAL_RCC_OscConfig+0x288>
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d153      	bne.n	8002e3c <HAL_RCC_OscConfig+0x2b8>
 8002d94:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002d98:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8002d9c:	6a1a      	ldr	r2, [r3, #32]
 8002d9e:	f022 0201 	bic.w	r2, r2, #1
 8002da2:	621a      	str	r2, [r3, #32]
 8002da4:	6a1a      	ldr	r2, [r3, #32]
 8002da6:	f022 0204 	bic.w	r2, r2, #4
 8002daa:	621a      	str	r2, [r3, #32]
 8002dac:	e033      	b.n	8002e16 <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_DISABLE();
 8002dae:	4b15      	ldr	r3, [pc, #84]	@ (8002e04 <HAL_RCC_OscConfig+0x280>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8002db6:	f7ff f8a1 	bl	8001efc <HAL_GetTick>
 8002dba:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dbc:	4b10      	ldr	r3, [pc, #64]	@ (8002e00 <HAL_RCC_OscConfig+0x27c>)
 8002dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc0:	f013 0f02 	tst.w	r3, #2
 8002dc4:	d0c7      	beq.n	8002d56 <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dc6:	f7ff f899 	bl	8001efc <HAL_GetTick>
 8002dca:	1b40      	subs	r0, r0, r5
 8002dcc:	2802      	cmp	r0, #2
 8002dce:	d9f5      	bls.n	8002dbc <HAL_RCC_OscConfig+0x238>
          return HAL_TIMEOUT;
 8002dd0:	2003      	movs	r0, #3
 8002dd2:	e0d2      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 8002dd4:	2500      	movs	r5, #0
 8002dd6:	e7d3      	b.n	8002d80 <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dd8:	4a0b      	ldr	r2, [pc, #44]	@ (8002e08 <HAL_RCC_OscConfig+0x284>)
 8002dda:	6813      	ldr	r3, [r2, #0]
 8002ddc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002de0:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002de2:	f7ff f88b 	bl	8001efc <HAL_GetTick>
 8002de6:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002de8:	4b07      	ldr	r3, [pc, #28]	@ (8002e08 <HAL_RCC_OscConfig+0x284>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002df0:	d1cb      	bne.n	8002d8a <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002df2:	f7ff f883 	bl	8001efc <HAL_GetTick>
 8002df6:	1b80      	subs	r0, r0, r6
 8002df8:	2864      	cmp	r0, #100	@ 0x64
 8002dfa:	d9f5      	bls.n	8002de8 <HAL_RCC_OscConfig+0x264>
          return HAL_TIMEOUT;
 8002dfc:	2003      	movs	r0, #3
 8002dfe:	e0bc      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
 8002e00:	40021000 	.word	0x40021000
 8002e04:	42420000 	.word	0x42420000
 8002e08:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e0c:	4a5f      	ldr	r2, [pc, #380]	@ (8002f8c <HAL_RCC_OscConfig+0x408>)
 8002e0e:	6a13      	ldr	r3, [r2, #32]
 8002e10:	f043 0301 	orr.w	r3, r3, #1
 8002e14:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e16:	68e3      	ldr	r3, [r4, #12]
 8002e18:	b333      	cbz	r3, 8002e68 <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 8002e1a:	f7ff f86f 	bl	8001efc <HAL_GetTick>
 8002e1e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e20:	4b5a      	ldr	r3, [pc, #360]	@ (8002f8c <HAL_RCC_OscConfig+0x408>)
 8002e22:	6a1b      	ldr	r3, [r3, #32]
 8002e24:	f013 0f02 	tst.w	r3, #2
 8002e28:	d12f      	bne.n	8002e8a <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e2a:	f7ff f867 	bl	8001efc <HAL_GetTick>
 8002e2e:	1b80      	subs	r0, r0, r6
 8002e30:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002e34:	4298      	cmp	r0, r3
 8002e36:	d9f3      	bls.n	8002e20 <HAL_RCC_OscConfig+0x29c>
          return HAL_TIMEOUT;
 8002e38:	2003      	movs	r0, #3
 8002e3a:	e09e      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e3c:	2b05      	cmp	r3, #5
 8002e3e:	d009      	beq.n	8002e54 <HAL_RCC_OscConfig+0x2d0>
 8002e40:	4b52      	ldr	r3, [pc, #328]	@ (8002f8c <HAL_RCC_OscConfig+0x408>)
 8002e42:	6a1a      	ldr	r2, [r3, #32]
 8002e44:	f022 0201 	bic.w	r2, r2, #1
 8002e48:	621a      	str	r2, [r3, #32]
 8002e4a:	6a1a      	ldr	r2, [r3, #32]
 8002e4c:	f022 0204 	bic.w	r2, r2, #4
 8002e50:	621a      	str	r2, [r3, #32]
 8002e52:	e7e0      	b.n	8002e16 <HAL_RCC_OscConfig+0x292>
 8002e54:	4b4d      	ldr	r3, [pc, #308]	@ (8002f8c <HAL_RCC_OscConfig+0x408>)
 8002e56:	6a1a      	ldr	r2, [r3, #32]
 8002e58:	f042 0204 	orr.w	r2, r2, #4
 8002e5c:	621a      	str	r2, [r3, #32]
 8002e5e:	6a1a      	ldr	r2, [r3, #32]
 8002e60:	f042 0201 	orr.w	r2, r2, #1
 8002e64:	621a      	str	r2, [r3, #32]
 8002e66:	e7d6      	b.n	8002e16 <HAL_RCC_OscConfig+0x292>
      tickstart = HAL_GetTick();
 8002e68:	f7ff f848 	bl	8001efc <HAL_GetTick>
 8002e6c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e6e:	4b47      	ldr	r3, [pc, #284]	@ (8002f8c <HAL_RCC_OscConfig+0x408>)
 8002e70:	6a1b      	ldr	r3, [r3, #32]
 8002e72:	f013 0f02 	tst.w	r3, #2
 8002e76:	d008      	beq.n	8002e8a <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e78:	f7ff f840 	bl	8001efc <HAL_GetTick>
 8002e7c:	1b80      	subs	r0, r0, r6
 8002e7e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002e82:	4298      	cmp	r0, r3
 8002e84:	d9f3      	bls.n	8002e6e <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8002e86:	2003      	movs	r0, #3
 8002e88:	e077      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 8002e8a:	b9e5      	cbnz	r5, 8002ec6 <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e8c:	69e3      	ldr	r3, [r4, #28]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d072      	beq.n	8002f78 <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e92:	4a3e      	ldr	r2, [pc, #248]	@ (8002f8c <HAL_RCC_OscConfig+0x408>)
 8002e94:	6852      	ldr	r2, [r2, #4]
 8002e96:	f002 020c 	and.w	r2, r2, #12
 8002e9a:	2a08      	cmp	r2, #8
 8002e9c:	d056      	beq.n	8002f4c <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d017      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 8002ea2:	4b3b      	ldr	r3, [pc, #236]	@ (8002f90 <HAL_RCC_OscConfig+0x40c>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002ea8:	f7ff f828 	bl	8001efc <HAL_GetTick>
 8002eac:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002eae:	4b37      	ldr	r3, [pc, #220]	@ (8002f8c <HAL_RCC_OscConfig+0x408>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002eb6:	d047      	beq.n	8002f48 <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eb8:	f7ff f820 	bl	8001efc <HAL_GetTick>
 8002ebc:	1b00      	subs	r0, r0, r4
 8002ebe:	2802      	cmp	r0, #2
 8002ec0:	d9f5      	bls.n	8002eae <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 8002ec2:	2003      	movs	r0, #3
 8002ec4:	e059      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ec6:	4a31      	ldr	r2, [pc, #196]	@ (8002f8c <HAL_RCC_OscConfig+0x408>)
 8002ec8:	69d3      	ldr	r3, [r2, #28]
 8002eca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ece:	61d3      	str	r3, [r2, #28]
 8002ed0:	e7dc      	b.n	8002e8c <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 8002ed2:	4b2f      	ldr	r3, [pc, #188]	@ (8002f90 <HAL_RCC_OscConfig+0x40c>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002ed8:	f7ff f810 	bl	8001efc <HAL_GetTick>
 8002edc:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ede:	4b2b      	ldr	r3, [pc, #172]	@ (8002f8c <HAL_RCC_OscConfig+0x408>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002ee6:	d006      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ee8:	f7ff f808 	bl	8001efc <HAL_GetTick>
 8002eec:	1b40      	subs	r0, r0, r5
 8002eee:	2802      	cmp	r0, #2
 8002ef0:	d9f5      	bls.n	8002ede <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 8002ef2:	2003      	movs	r0, #3
 8002ef4:	e041      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ef6:	6a23      	ldr	r3, [r4, #32]
 8002ef8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002efc:	d01a      	beq.n	8002f34 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002efe:	4923      	ldr	r1, [pc, #140]	@ (8002f8c <HAL_RCC_OscConfig+0x408>)
 8002f00:	684b      	ldr	r3, [r1, #4]
 8002f02:	f423 1374 	bic.w	r3, r3, #3997696	@ 0x3d0000
 8002f06:	6a22      	ldr	r2, [r4, #32]
 8002f08:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8002f0a:	4302      	orrs	r2, r0
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8002f10:	4b1f      	ldr	r3, [pc, #124]	@ (8002f90 <HAL_RCC_OscConfig+0x40c>)
 8002f12:	2201      	movs	r2, #1
 8002f14:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002f16:	f7fe fff1 	bl	8001efc <HAL_GetTick>
 8002f1a:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f1c:	4b1b      	ldr	r3, [pc, #108]	@ (8002f8c <HAL_RCC_OscConfig+0x408>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002f24:	d10e      	bne.n	8002f44 <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f26:	f7fe ffe9 	bl	8001efc <HAL_GetTick>
 8002f2a:	1b00      	subs	r0, r0, r4
 8002f2c:	2802      	cmp	r0, #2
 8002f2e:	d9f5      	bls.n	8002f1c <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 8002f30:	2003      	movs	r0, #3
 8002f32:	e022      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f34:	4a15      	ldr	r2, [pc, #84]	@ (8002f8c <HAL_RCC_OscConfig+0x408>)
 8002f36:	6853      	ldr	r3, [r2, #4]
 8002f38:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002f3c:	68a1      	ldr	r1, [r4, #8]
 8002f3e:	430b      	orrs	r3, r1
 8002f40:	6053      	str	r3, [r2, #4]
 8002f42:	e7dc      	b.n	8002efe <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 8002f44:	2000      	movs	r0, #0
 8002f46:	e018      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
 8002f48:	2000      	movs	r0, #0
 8002f4a:	e016      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d016      	beq.n	8002f7e <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 8002f50:	4b0e      	ldr	r3, [pc, #56]	@ (8002f8c <HAL_RCC_OscConfig+0x408>)
 8002f52:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f54:	f403 3180 	and.w	r1, r3, #65536	@ 0x10000
 8002f58:	6a22      	ldr	r2, [r4, #32]
 8002f5a:	4291      	cmp	r1, r2
 8002f5c:	d111      	bne.n	8002f82 <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002f5e:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8002f62:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d10e      	bne.n	8002f86 <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 8002f68:	2000      	movs	r0, #0
 8002f6a:	e006      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 8002f6c:	2001      	movs	r0, #1
}
 8002f6e:	4770      	bx	lr
        return HAL_ERROR;
 8002f70:	2001      	movs	r0, #1
 8002f72:	e002      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 8002f74:	2001      	movs	r0, #1
 8002f76:	e000      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 8002f78:	2000      	movs	r0, #0
}
 8002f7a:	b002      	add	sp, #8
 8002f7c:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002f7e:	2001      	movs	r0, #1
 8002f80:	e7fb      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 8002f82:	2001      	movs	r0, #1
 8002f84:	e7f9      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
 8002f86:	2001      	movs	r0, #1
 8002f88:	e7f7      	b.n	8002f7a <HAL_RCC_OscConfig+0x3f6>
 8002f8a:	bf00      	nop
 8002f8c:	40021000 	.word	0x40021000
 8002f90:	42420000 	.word	0x42420000

08002f94 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8002f94:	4b0f      	ldr	r3, [pc, #60]	@ (8002fd4 <HAL_RCC_GetSysClockFreq+0x40>)
 8002f96:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002f98:	f003 020c 	and.w	r2, r3, #12
 8002f9c:	2a08      	cmp	r2, #8
 8002f9e:	d001      	beq.n	8002fa4 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8002fa0:	480d      	ldr	r0, [pc, #52]	@ (8002fd8 <HAL_RCC_GetSysClockFreq+0x44>)
}
 8002fa2:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002fa4:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8002fa8:	490c      	ldr	r1, [pc, #48]	@ (8002fdc <HAL_RCC_GetSysClockFreq+0x48>)
 8002faa:	5c88      	ldrb	r0, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002fac:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8002fb0:	d00b      	beq.n	8002fca <HAL_RCC_GetSysClockFreq+0x36>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002fb2:	4b08      	ldr	r3, [pc, #32]	@ (8002fd4 <HAL_RCC_GetSysClockFreq+0x40>)
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8002fba:	4a09      	ldr	r2, [pc, #36]	@ (8002fe0 <HAL_RCC_GetSysClockFreq+0x4c>)
 8002fbc:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002fbe:	4a06      	ldr	r2, [pc, #24]	@ (8002fd8 <HAL_RCC_GetSysClockFreq+0x44>)
 8002fc0:	fb02 f000 	mul.w	r0, r2, r0
 8002fc4:	fbb0 f0f3 	udiv	r0, r0, r3
 8002fc8:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002fca:	4b06      	ldr	r3, [pc, #24]	@ (8002fe4 <HAL_RCC_GetSysClockFreq+0x50>)
 8002fcc:	fb03 f000 	mul.w	r0, r3, r0
 8002fd0:	4770      	bx	lr
 8002fd2:	bf00      	nop
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	007a1200 	.word	0x007a1200
 8002fdc:	08004b0c 	.word	0x08004b0c
 8002fe0:	08004b08 	.word	0x08004b08
 8002fe4:	003d0900 	.word	0x003d0900

08002fe8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002fe8:	2800      	cmp	r0, #0
 8002fea:	f000 80a0 	beq.w	800312e <HAL_RCC_ClockConfig+0x146>
{
 8002fee:	b570      	push	{r4, r5, r6, lr}
 8002ff0:	460d      	mov	r5, r1
 8002ff2:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ff4:	4b52      	ldr	r3, [pc, #328]	@ (8003140 <HAL_RCC_ClockConfig+0x158>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0307 	and.w	r3, r3, #7
 8002ffc:	428b      	cmp	r3, r1
 8002ffe:	d20b      	bcs.n	8003018 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003000:	4a4f      	ldr	r2, [pc, #316]	@ (8003140 <HAL_RCC_ClockConfig+0x158>)
 8003002:	6813      	ldr	r3, [r2, #0]
 8003004:	f023 0307 	bic.w	r3, r3, #7
 8003008:	430b      	orrs	r3, r1
 800300a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800300c:	6813      	ldr	r3, [r2, #0]
 800300e:	f003 0307 	and.w	r3, r3, #7
 8003012:	428b      	cmp	r3, r1
 8003014:	f040 808d 	bne.w	8003132 <HAL_RCC_ClockConfig+0x14a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003018:	6823      	ldr	r3, [r4, #0]
 800301a:	f013 0f02 	tst.w	r3, #2
 800301e:	d017      	beq.n	8003050 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003020:	f013 0f04 	tst.w	r3, #4
 8003024:	d004      	beq.n	8003030 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003026:	4a47      	ldr	r2, [pc, #284]	@ (8003144 <HAL_RCC_ClockConfig+0x15c>)
 8003028:	6853      	ldr	r3, [r2, #4]
 800302a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800302e:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003030:	6823      	ldr	r3, [r4, #0]
 8003032:	f013 0f08 	tst.w	r3, #8
 8003036:	d004      	beq.n	8003042 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003038:	4a42      	ldr	r2, [pc, #264]	@ (8003144 <HAL_RCC_ClockConfig+0x15c>)
 800303a:	6853      	ldr	r3, [r2, #4]
 800303c:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003040:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003042:	4a40      	ldr	r2, [pc, #256]	@ (8003144 <HAL_RCC_ClockConfig+0x15c>)
 8003044:	6853      	ldr	r3, [r2, #4]
 8003046:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800304a:	68a1      	ldr	r1, [r4, #8]
 800304c:	430b      	orrs	r3, r1
 800304e:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003050:	6823      	ldr	r3, [r4, #0]
 8003052:	f013 0f01 	tst.w	r3, #1
 8003056:	d031      	beq.n	80030bc <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003058:	6863      	ldr	r3, [r4, #4]
 800305a:	2b01      	cmp	r3, #1
 800305c:	d020      	beq.n	80030a0 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800305e:	2b02      	cmp	r3, #2
 8003060:	d025      	beq.n	80030ae <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003062:	4a38      	ldr	r2, [pc, #224]	@ (8003144 <HAL_RCC_ClockConfig+0x15c>)
 8003064:	6812      	ldr	r2, [r2, #0]
 8003066:	f012 0f02 	tst.w	r2, #2
 800306a:	d064      	beq.n	8003136 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800306c:	4935      	ldr	r1, [pc, #212]	@ (8003144 <HAL_RCC_ClockConfig+0x15c>)
 800306e:	684a      	ldr	r2, [r1, #4]
 8003070:	f022 0203 	bic.w	r2, r2, #3
 8003074:	4313      	orrs	r3, r2
 8003076:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8003078:	f7fe ff40 	bl	8001efc <HAL_GetTick>
 800307c:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800307e:	4b31      	ldr	r3, [pc, #196]	@ (8003144 <HAL_RCC_ClockConfig+0x15c>)
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	f003 030c 	and.w	r3, r3, #12
 8003086:	6862      	ldr	r2, [r4, #4]
 8003088:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800308c:	d016      	beq.n	80030bc <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800308e:	f7fe ff35 	bl	8001efc <HAL_GetTick>
 8003092:	1b80      	subs	r0, r0, r6
 8003094:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003098:	4298      	cmp	r0, r3
 800309a:	d9f0      	bls.n	800307e <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 800309c:	2003      	movs	r0, #3
 800309e:	e045      	b.n	800312c <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030a0:	4a28      	ldr	r2, [pc, #160]	@ (8003144 <HAL_RCC_ClockConfig+0x15c>)
 80030a2:	6812      	ldr	r2, [r2, #0]
 80030a4:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80030a8:	d1e0      	bne.n	800306c <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 80030aa:	2001      	movs	r0, #1
 80030ac:	e03e      	b.n	800312c <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030ae:	4a25      	ldr	r2, [pc, #148]	@ (8003144 <HAL_RCC_ClockConfig+0x15c>)
 80030b0:	6812      	ldr	r2, [r2, #0]
 80030b2:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80030b6:	d1d9      	bne.n	800306c <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 80030b8:	2001      	movs	r0, #1
 80030ba:	e037      	b.n	800312c <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030bc:	4b20      	ldr	r3, [pc, #128]	@ (8003140 <HAL_RCC_ClockConfig+0x158>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0307 	and.w	r3, r3, #7
 80030c4:	42ab      	cmp	r3, r5
 80030c6:	d90a      	bls.n	80030de <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c8:	4a1d      	ldr	r2, [pc, #116]	@ (8003140 <HAL_RCC_ClockConfig+0x158>)
 80030ca:	6813      	ldr	r3, [r2, #0]
 80030cc:	f023 0307 	bic.w	r3, r3, #7
 80030d0:	432b      	orrs	r3, r5
 80030d2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030d4:	6813      	ldr	r3, [r2, #0]
 80030d6:	f003 0307 	and.w	r3, r3, #7
 80030da:	42ab      	cmp	r3, r5
 80030dc:	d12d      	bne.n	800313a <HAL_RCC_ClockConfig+0x152>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030de:	6823      	ldr	r3, [r4, #0]
 80030e0:	f013 0f04 	tst.w	r3, #4
 80030e4:	d006      	beq.n	80030f4 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030e6:	4a17      	ldr	r2, [pc, #92]	@ (8003144 <HAL_RCC_ClockConfig+0x15c>)
 80030e8:	6853      	ldr	r3, [r2, #4]
 80030ea:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80030ee:	68e1      	ldr	r1, [r4, #12]
 80030f0:	430b      	orrs	r3, r1
 80030f2:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030f4:	6823      	ldr	r3, [r4, #0]
 80030f6:	f013 0f08 	tst.w	r3, #8
 80030fa:	d007      	beq.n	800310c <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80030fc:	4a11      	ldr	r2, [pc, #68]	@ (8003144 <HAL_RCC_ClockConfig+0x15c>)
 80030fe:	6853      	ldr	r3, [r2, #4]
 8003100:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8003104:	6921      	ldr	r1, [r4, #16]
 8003106:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800310a:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800310c:	f7ff ff42 	bl	8002f94 <HAL_RCC_GetSysClockFreq>
 8003110:	4b0c      	ldr	r3, [pc, #48]	@ (8003144 <HAL_RCC_ClockConfig+0x15c>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003118:	4a0b      	ldr	r2, [pc, #44]	@ (8003148 <HAL_RCC_ClockConfig+0x160>)
 800311a:	5cd3      	ldrb	r3, [r2, r3]
 800311c:	40d8      	lsrs	r0, r3
 800311e:	4b0b      	ldr	r3, [pc, #44]	@ (800314c <HAL_RCC_ClockConfig+0x164>)
 8003120:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8003122:	4b0b      	ldr	r3, [pc, #44]	@ (8003150 <HAL_RCC_ClockConfig+0x168>)
 8003124:	6818      	ldr	r0, [r3, #0]
 8003126:	f7fe fea5 	bl	8001e74 <HAL_InitTick>
  return HAL_OK;
 800312a:	2000      	movs	r0, #0
}
 800312c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800312e:	2001      	movs	r0, #1
}
 8003130:	4770      	bx	lr
    return HAL_ERROR;
 8003132:	2001      	movs	r0, #1
 8003134:	e7fa      	b.n	800312c <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 8003136:	2001      	movs	r0, #1
 8003138:	e7f8      	b.n	800312c <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 800313a:	2001      	movs	r0, #1
 800313c:	e7f6      	b.n	800312c <HAL_RCC_ClockConfig+0x144>
 800313e:	bf00      	nop
 8003140:	40022000 	.word	0x40022000
 8003144:	40021000 	.word	0x40021000
 8003148:	08004af8 	.word	0x08004af8
 800314c:	2000009c 	.word	0x2000009c
 8003150:	200000a4 	.word	0x200000a4

08003154 <HAL_RCC_GetHCLKFreq>:
}
 8003154:	4b01      	ldr	r3, [pc, #4]	@ (800315c <HAL_RCC_GetHCLKFreq+0x8>)
 8003156:	6818      	ldr	r0, [r3, #0]
 8003158:	4770      	bx	lr
 800315a:	bf00      	nop
 800315c:	2000009c 	.word	0x2000009c

08003160 <HAL_RCC_GetPCLK1Freq>:
{
 8003160:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003162:	f7ff fff7 	bl	8003154 <HAL_RCC_GetHCLKFreq>
 8003166:	4b04      	ldr	r3, [pc, #16]	@ (8003178 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800316e:	4a03      	ldr	r2, [pc, #12]	@ (800317c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003170:	5cd3      	ldrb	r3, [r2, r3]
}
 8003172:	40d8      	lsrs	r0, r3
 8003174:	bd08      	pop	{r3, pc}
 8003176:	bf00      	nop
 8003178:	40021000 	.word	0x40021000
 800317c:	08004af0 	.word	0x08004af0

08003180 <HAL_RCC_GetPCLK2Freq>:
{
 8003180:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003182:	f7ff ffe7 	bl	8003154 <HAL_RCC_GetHCLKFreq>
 8003186:	4b04      	ldr	r3, [pc, #16]	@ (8003198 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800318e:	4a03      	ldr	r2, [pc, #12]	@ (800319c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003190:	5cd3      	ldrb	r3, [r2, r3]
}
 8003192:	40d8      	lsrs	r0, r3
 8003194:	bd08      	pop	{r3, pc}
 8003196:	bf00      	nop
 8003198:	40021000 	.word	0x40021000
 800319c:	08004af0 	.word	0x08004af0

080031a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031a0:	b570      	push	{r4, r5, r6, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80031a6:	6803      	ldr	r3, [r0, #0]
 80031a8:	f013 0f01 	tst.w	r3, #1
 80031ac:	d036      	beq.n	800321c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031ae:	4b3f      	ldr	r3, [pc, #252]	@ (80032ac <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80031b0:	69db      	ldr	r3, [r3, #28]
 80031b2:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80031b6:	d149      	bne.n	800324c <HAL_RCCEx_PeriphCLKConfig+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031b8:	4b3c      	ldr	r3, [pc, #240]	@ (80032ac <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80031ba:	69da      	ldr	r2, [r3, #28]
 80031bc:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80031c0:	61da      	str	r2, [r3, #28]
 80031c2:	69db      	ldr	r3, [r3, #28]
 80031c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031c8:	9301      	str	r3, [sp, #4]
 80031ca:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80031cc:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031ce:	4b38      	ldr	r3, [pc, #224]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80031d6:	d03b      	beq.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0xb0>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80031d8:	4b34      	ldr	r3, [pc, #208]	@ (80032ac <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80031da:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80031dc:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80031e0:	d013      	beq.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80031e2:	6862      	ldr	r2, [r4, #4]
 80031e4:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d00e      	beq.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x6a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80031ec:	4a2f      	ldr	r2, [pc, #188]	@ (80032ac <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80031ee:	6a13      	ldr	r3, [r2, #32]
 80031f0:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80031f4:	492f      	ldr	r1, [pc, #188]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 80031f6:	2601      	movs	r6, #1
 80031f8:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 80031fc:	2600      	movs	r6, #0
 80031fe:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003202:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003204:	f013 0f01 	tst.w	r3, #1
 8003208:	d136      	bne.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0xd8>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800320a:	4a28      	ldr	r2, [pc, #160]	@ (80032ac <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800320c:	6a13      	ldr	r3, [r2, #32]
 800320e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003212:	6861      	ldr	r1, [r4, #4]
 8003214:	430b      	orrs	r3, r1
 8003216:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003218:	2d00      	cmp	r5, #0
 800321a:	d13e      	bne.n	800329a <HAL_RCCEx_PeriphCLKConfig+0xfa>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800321c:	6823      	ldr	r3, [r4, #0]
 800321e:	f013 0f02 	tst.w	r3, #2
 8003222:	d006      	beq.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003224:	4a21      	ldr	r2, [pc, #132]	@ (80032ac <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8003226:	6853      	ldr	r3, [r2, #4]
 8003228:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800322c:	68a1      	ldr	r1, [r4, #8]
 800322e:	430b      	orrs	r3, r1
 8003230:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003232:	6823      	ldr	r3, [r4, #0]
 8003234:	f013 0f10 	tst.w	r3, #16
 8003238:	d034      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800323a:	4a1c      	ldr	r2, [pc, #112]	@ (80032ac <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800323c:	6853      	ldr	r3, [r2, #4]
 800323e:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003242:	68e1      	ldr	r1, [r4, #12]
 8003244:	430b      	orrs	r3, r1
 8003246:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003248:	2000      	movs	r0, #0
 800324a:	e02c      	b.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    FlagStatus pwrclkchanged = RESET;
 800324c:	2500      	movs	r5, #0
 800324e:	e7be      	b.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003250:	4a17      	ldr	r2, [pc, #92]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8003252:	6813      	ldr	r3, [r2, #0]
 8003254:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003258:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800325a:	f7fe fe4f 	bl	8001efc <HAL_GetTick>
 800325e:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003260:	4b13      	ldr	r3, [pc, #76]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003268:	d1b6      	bne.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x38>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800326a:	f7fe fe47 	bl	8001efc <HAL_GetTick>
 800326e:	1b80      	subs	r0, r0, r6
 8003270:	2864      	cmp	r0, #100	@ 0x64
 8003272:	d9f5      	bls.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0xc0>
          return HAL_TIMEOUT;
 8003274:	2003      	movs	r0, #3
 8003276:	e016      	b.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
        tickstart = HAL_GetTick();
 8003278:	f7fe fe40 	bl	8001efc <HAL_GetTick>
 800327c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800327e:	4b0b      	ldr	r3, [pc, #44]	@ (80032ac <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8003280:	6a1b      	ldr	r3, [r3, #32]
 8003282:	f013 0f02 	tst.w	r3, #2
 8003286:	d1c0      	bne.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003288:	f7fe fe38 	bl	8001efc <HAL_GetTick>
 800328c:	1b80      	subs	r0, r0, r6
 800328e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003292:	4298      	cmp	r0, r3
 8003294:	d9f3      	bls.n	800327e <HAL_RCCEx_PeriphCLKConfig+0xde>
            return HAL_TIMEOUT;
 8003296:	2003      	movs	r0, #3
 8003298:	e005      	b.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      __HAL_RCC_PWR_CLK_DISABLE();
 800329a:	69d3      	ldr	r3, [r2, #28]
 800329c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032a0:	61d3      	str	r3, [r2, #28]
 80032a2:	e7bb      	b.n	800321c <HAL_RCCEx_PeriphCLKConfig+0x7c>
  return HAL_OK;
 80032a4:	2000      	movs	r0, #0
}
 80032a6:	b002      	add	sp, #8
 80032a8:	bd70      	pop	{r4, r5, r6, pc}
 80032aa:	bf00      	nop
 80032ac:	40021000 	.word	0x40021000
 80032b0:	40007000 	.word	0x40007000
 80032b4:	42420000 	.word	0x42420000

080032b8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80032b8:	b508      	push	{r3, lr}
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80032ba:	2802      	cmp	r0, #2
 80032bc:	d04e      	beq.n	800335c <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
 80032be:	2810      	cmp	r0, #16
 80032c0:	d003      	beq.n	80032ca <HAL_RCCEx_GetPeriphCLKFreq+0x12>
 80032c2:	2801      	cmp	r0, #1
 80032c4:	d028      	beq.n	8003318 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
 80032c6:	2000      	movs	r0, #0
 80032c8:	e052      	b.n	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80032ca:	4b2b      	ldr	r3, [pc, #172]	@ (8003378 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 80032cc:	685a      	ldr	r2, [r3, #4]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80032ce:	6818      	ldr	r0, [r3, #0]
 80032d0:	f010 7080 	ands.w	r0, r0, #16777216	@ 0x1000000
 80032d4:	d04c      	beq.n	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80032d6:	f3c2 4383 	ubfx	r3, r2, #18, #4
 80032da:	4928      	ldr	r1, [pc, #160]	@ (800337c <HAL_RCCEx_GetPeriphCLKFreq+0xc4>)
 80032dc:	5cc8      	ldrb	r0, [r1, r3]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80032de:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 80032e2:	d015      	beq.n	8003310 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80032e4:	4b24      	ldr	r3, [pc, #144]	@ (8003378 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f3c3 4340 	ubfx	r3, r3, #17, #1
 80032ec:	4a24      	ldr	r2, [pc, #144]	@ (8003380 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>)
 80032ee:	5cd2      	ldrb	r2, [r2, r3]
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80032f0:	4b24      	ldr	r3, [pc, #144]	@ (8003384 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>)
 80032f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80032f6:	fb03 f000 	mul.w	r0, r3, r0
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80032fa:	4b1f      	ldr	r3, [pc, #124]	@ (8003378 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8003302:	d135      	bne.n	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          frequency = pllclk;
        }
        else
        {
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
 8003304:	0040      	lsls	r0, r0, #1
 8003306:	4b20      	ldr	r3, [pc, #128]	@ (8003388 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>)
 8003308:	fba3 3000 	umull	r3, r0, r3, r0
 800330c:	0840      	lsrs	r0, r0, #1
 800330e:	e02f      	b.n	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003310:	4b1e      	ldr	r3, [pc, #120]	@ (800338c <HAL_RCCEx_GetPeriphCLKFreq+0xd4>)
 8003312:	fb03 f000 	mul.w	r0, r3, r0
 8003316:	e7f0      	b.n	80032fa <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8003318:	4b17      	ldr	r3, [pc, #92]	@ (8003378 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 800331a:	6a1b      	ldr	r3, [r3, #32]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800331c:	f240 3202 	movw	r2, #770	@ 0x302
 8003320:	401a      	ands	r2, r3
 8003322:	f5b2 7f81 	cmp.w	r2, #258	@ 0x102
 8003326:	d024      	beq.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      {
        frequency = LSE_VALUE;
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003328:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800332c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003330:	d004      	beq.n	800333c <HAL_RCCEx_GetPeriphCLKFreq+0x84>
      {
        frequency = LSI_VALUE;
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003332:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003336:	d009      	beq.n	800334c <HAL_RCCEx_GetPeriphCLKFreq+0x94>
  uint32_t temp_reg = 0U, frequency = 0U;
 8003338:	2000      	movs	r0, #0
 800333a:	e019      	b.n	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800333c:	4a0e      	ldr	r2, [pc, #56]	@ (8003378 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 800333e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003340:	f012 0f02 	tst.w	r2, #2
 8003344:	d0f5      	beq.n	8003332 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
        frequency = LSI_VALUE;
 8003346:	f649 4040 	movw	r0, #40000	@ 0x9c40
 800334a:	e011      	b.n	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800334c:	4b0a      	ldr	r3, [pc, #40]	@ (8003378 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 800334e:	6818      	ldr	r0, [r3, #0]
 8003350:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8003354:	d00c      	beq.n	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
      {
        frequency = HSE_VALUE / 128U;
 8003356:	f24f 4024 	movw	r0, #62500	@ 0xf424
    default:
    {
      break;
    }
  }
  return (frequency);
 800335a:	e009      	b.n	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800335c:	f7ff ff10 	bl	8003180 <HAL_RCC_GetPCLK2Freq>
 8003360:	4b05      	ldr	r3, [pc, #20]	@ (8003378 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f3c3 3381 	ubfx	r3, r3, #14, #2
 8003368:	3301      	adds	r3, #1
 800336a:	005b      	lsls	r3, r3, #1
 800336c:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8003370:	bd08      	pop	{r3, pc}
        frequency = LSE_VALUE;
 8003372:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003376:	e7fb      	b.n	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 8003378:	40021000 	.word	0x40021000
 800337c:	08004b20 	.word	0x08004b20
 8003380:	08004b1c 	.word	0x08004b1c
 8003384:	007a1200 	.word	0x007a1200
 8003388:	aaaaaaab 	.word	0xaaaaaaab
 800338c:	003d0900 	.word	0x003d0900

08003390 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003394:	b082      	sub	sp, #8
 8003396:	4605      	mov	r5, r0
 8003398:	4688      	mov	r8, r1
 800339a:	4617      	mov	r7, r2
 800339c:	461e      	mov	r6, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800339e:	f7fe fdad 	bl	8001efc <HAL_GetTick>
 80033a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80033a4:	1a1b      	subs	r3, r3, r0
 80033a6:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 80033aa:	f7fe fda7 	bl	8001efc <HAL_GetTick>
 80033ae:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80033b0:	4b28      	ldr	r3, [pc, #160]	@ (8003454 <SPI_WaitFlagStateUntilTimeout+0xc4>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 80033b8:	fb09 f303 	mul.w	r3, r9, r3
 80033bc:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80033be:	682b      	ldr	r3, [r5, #0]
 80033c0:	689c      	ldr	r4, [r3, #8]
 80033c2:	ea38 0404 	bics.w	r4, r8, r4
 80033c6:	bf0c      	ite	eq
 80033c8:	2301      	moveq	r3, #1
 80033ca:	2300      	movne	r3, #0
 80033cc:	42bb      	cmp	r3, r7
 80033ce:	d03d      	beq.n	800344c <SPI_WaitFlagStateUntilTimeout+0xbc>
  {
    if (Timeout != HAL_MAX_DELAY)
 80033d0:	f1b6 3fff 	cmp.w	r6, #4294967295
 80033d4:	d0f3      	beq.n	80033be <SPI_WaitFlagStateUntilTimeout+0x2e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80033d6:	f7fe fd91 	bl	8001efc <HAL_GetTick>
 80033da:	eba0 000a 	sub.w	r0, r0, sl
 80033de:	4548      	cmp	r0, r9
 80033e0:	d207      	bcs.n	80033f2 <SPI_WaitFlagStateUntilTimeout+0x62>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80033e2:	9a01      	ldr	r2, [sp, #4]
 80033e4:	b102      	cbz	r2, 80033e8 <SPI_WaitFlagStateUntilTimeout+0x58>
 80033e6:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 80033e8:	9b01      	ldr	r3, [sp, #4]
 80033ea:	3b01      	subs	r3, #1
 80033ec:	9301      	str	r3, [sp, #4]
 80033ee:	4691      	mov	r9, r2
 80033f0:	e7e5      	b.n	80033be <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80033f2:	682a      	ldr	r2, [r5, #0]
 80033f4:	6853      	ldr	r3, [r2, #4]
 80033f6:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80033fa:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033fc:	686b      	ldr	r3, [r5, #4]
 80033fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003402:	d00b      	beq.n	800341c <SPI_WaitFlagStateUntilTimeout+0x8c>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003404:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8003406:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800340a:	d014      	beq.n	8003436 <SPI_WaitFlagStateUntilTimeout+0xa6>
        hspi->State = HAL_SPI_STATE_READY;
 800340c:	2301      	movs	r3, #1
 800340e:	f885 3051 	strb.w	r3, [r5, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003412:	2300      	movs	r3, #0
 8003414:	f885 3050 	strb.w	r3, [r5, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003418:	2003      	movs	r0, #3
 800341a:	e018      	b.n	800344e <SPI_WaitFlagStateUntilTimeout+0xbe>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800341c:	68ab      	ldr	r3, [r5, #8]
 800341e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003422:	d002      	beq.n	800342a <SPI_WaitFlagStateUntilTimeout+0x9a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003424:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003428:	d1ec      	bne.n	8003404 <SPI_WaitFlagStateUntilTimeout+0x74>
          __HAL_SPI_DISABLE(hspi);
 800342a:	682a      	ldr	r2, [r5, #0]
 800342c:	6813      	ldr	r3, [r2, #0]
 800342e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003432:	6013      	str	r3, [r2, #0]
 8003434:	e7e6      	b.n	8003404 <SPI_WaitFlagStateUntilTimeout+0x74>
          SPI_RESET_CRC(hspi);
 8003436:	682a      	ldr	r2, [r5, #0]
 8003438:	6813      	ldr	r3, [r2, #0]
 800343a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800343e:	6013      	str	r3, [r2, #0]
 8003440:	682a      	ldr	r2, [r5, #0]
 8003442:	6813      	ldr	r3, [r2, #0]
 8003444:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003448:	6013      	str	r3, [r2, #0]
 800344a:	e7df      	b.n	800340c <SPI_WaitFlagStateUntilTimeout+0x7c>
    }
  }

  return HAL_OK;
 800344c:	2000      	movs	r0, #0
}
 800344e:	b002      	add	sp, #8
 8003450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003454:	2000009c 	.word	0x2000009c

08003458 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003458:	b570      	push	{r4, r5, r6, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	4606      	mov	r6, r0
 800345e:	460c      	mov	r4, r1
 8003460:	4615      	mov	r5, r2
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003462:	9200      	str	r2, [sp, #0]
 8003464:	460b      	mov	r3, r1
 8003466:	2201      	movs	r2, #1
 8003468:	2102      	movs	r1, #2
 800346a:	f7ff ff91 	bl	8003390 <SPI_WaitFlagStateUntilTimeout>
 800346e:	b948      	cbnz	r0, 8003484 <SPI_EndRxTxTransaction+0x2c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003470:	9500      	str	r5, [sp, #0]
 8003472:	4623      	mov	r3, r4
 8003474:	2200      	movs	r2, #0
 8003476:	2180      	movs	r1, #128	@ 0x80
 8003478:	4630      	mov	r0, r6
 800347a:	f7ff ff89 	bl	8003390 <SPI_WaitFlagStateUntilTimeout>
 800347e:	b938      	cbnz	r0, 8003490 <SPI_EndRxTxTransaction+0x38>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }
  return HAL_OK;
}
 8003480:	b002      	add	sp, #8
 8003482:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003484:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8003486:	f043 0320 	orr.w	r3, r3, #32
 800348a:	6573      	str	r3, [r6, #84]	@ 0x54
    return HAL_TIMEOUT;
 800348c:	2003      	movs	r0, #3
 800348e:	e7f7      	b.n	8003480 <SPI_EndRxTxTransaction+0x28>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003490:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8003492:	f043 0320 	orr.w	r3, r3, #32
 8003496:	6573      	str	r3, [r6, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003498:	2003      	movs	r0, #3
 800349a:	e7f1      	b.n	8003480 <SPI_EndRxTxTransaction+0x28>

0800349c <HAL_SPI_Init>:
  if (hspi == NULL)
 800349c:	2800      	cmp	r0, #0
 800349e:	d056      	beq.n	800354e <HAL_SPI_Init+0xb2>
{
 80034a0:	b510      	push	{r4, lr}
 80034a2:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80034a4:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80034a6:	b933      	cbnz	r3, 80034b6 <HAL_SPI_Init+0x1a>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80034a8:	6843      	ldr	r3, [r0, #4]
 80034aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80034ae:	d005      	beq.n	80034bc <HAL_SPI_Init+0x20>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80034b0:	2300      	movs	r3, #0
 80034b2:	61c3      	str	r3, [r0, #28]
 80034b4:	e002      	b.n	80034bc <HAL_SPI_Init+0x20>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80034b6:	2300      	movs	r3, #0
 80034b8:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80034ba:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034bc:	2300      	movs	r3, #0
 80034be:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80034c0:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d03c      	beq.n	8003542 <HAL_SPI_Init+0xa6>
  hspi->State = HAL_SPI_STATE_BUSY;
 80034c8:	2302      	movs	r3, #2
 80034ca:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_SPI_DISABLE(hspi);
 80034ce:	6822      	ldr	r2, [r4, #0]
 80034d0:	6813      	ldr	r3, [r2, #0]
 80034d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80034d6:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80034d8:	6863      	ldr	r3, [r4, #4]
 80034da:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 80034de:	68a2      	ldr	r2, [r4, #8]
 80034e0:	f402 4204 	and.w	r2, r2, #33792	@ 0x8400
 80034e4:	4313      	orrs	r3, r2
 80034e6:	68e2      	ldr	r2, [r4, #12]
 80034e8:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80034ec:	4313      	orrs	r3, r2
 80034ee:	6922      	ldr	r2, [r4, #16]
 80034f0:	f002 0202 	and.w	r2, r2, #2
 80034f4:	4313      	orrs	r3, r2
 80034f6:	6962      	ldr	r2, [r4, #20]
 80034f8:	f002 0201 	and.w	r2, r2, #1
 80034fc:	4313      	orrs	r3, r2
 80034fe:	69a2      	ldr	r2, [r4, #24]
 8003500:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8003504:	4313      	orrs	r3, r2
 8003506:	69e2      	ldr	r2, [r4, #28]
 8003508:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800350c:	4313      	orrs	r3, r2
 800350e:	6a22      	ldr	r2, [r4, #32]
 8003510:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8003514:	4313      	orrs	r3, r2
 8003516:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003518:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800351c:	6821      	ldr	r1, [r4, #0]
 800351e:	4313      	orrs	r3, r2
 8003520:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003522:	8b63      	ldrh	r3, [r4, #26]
 8003524:	6822      	ldr	r2, [r4, #0]
 8003526:	f003 0304 	and.w	r3, r3, #4
 800352a:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800352c:	6822      	ldr	r2, [r4, #0]
 800352e:	69d3      	ldr	r3, [r2, #28]
 8003530:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003534:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003536:	2000      	movs	r0, #0
 8003538:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800353a:	2301      	movs	r3, #1
 800353c:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
}
 8003540:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8003542:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    HAL_SPI_MspInit(hspi);
 8003546:	4620      	mov	r0, r4
 8003548:	f7fe f8fe 	bl	8001748 <HAL_SPI_MspInit>
 800354c:	e7bc      	b.n	80034c8 <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 800354e:	2001      	movs	r0, #1
}
 8003550:	4770      	bx	lr

08003552 <HAL_SPI_TransmitReceive>:
{
 8003552:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003556:	b083      	sub	sp, #12
 8003558:	4604      	mov	r4, r0
 800355a:	4688      	mov	r8, r1
 800355c:	4691      	mov	r9, r2
 800355e:	461f      	mov	r7, r3
 8003560:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
  tickstart = HAL_GetTick();
 8003562:	f7fe fccb 	bl	8001efc <HAL_GetTick>
 8003566:	4606      	mov	r6, r0
  tmp_state           = hspi->State;
 8003568:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 800356c:	b2db      	uxtb	r3, r3
  tmp_mode            = hspi->Init.Mode;
 800356e:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003570:	2b01      	cmp	r3, #1
 8003572:	d00a      	beq.n	800358a <HAL_SPI_TransmitReceive+0x38>
 8003574:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8003578:	f040 8105 	bne.w	8003786 <HAL_SPI_TransmitReceive+0x234>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800357c:	68a2      	ldr	r2, [r4, #8]
 800357e:	2a00      	cmp	r2, #0
 8003580:	f040 8105 	bne.w	800378e <HAL_SPI_TransmitReceive+0x23c>
 8003584:	2b04      	cmp	r3, #4
 8003586:	f040 8104 	bne.w	8003792 <HAL_SPI_TransmitReceive+0x240>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800358a:	f1b8 0f00 	cmp.w	r8, #0
 800358e:	f000 8102 	beq.w	8003796 <HAL_SPI_TransmitReceive+0x244>
 8003592:	f1b9 0f00 	cmp.w	r9, #0
 8003596:	f000 8100 	beq.w	800379a <HAL_SPI_TransmitReceive+0x248>
 800359a:	2f00      	cmp	r7, #0
 800359c:	f000 80ff 	beq.w	800379e <HAL_SPI_TransmitReceive+0x24c>
  __HAL_LOCK(hspi);
 80035a0:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	f000 80fc 	beq.w	80037a2 <HAL_SPI_TransmitReceive+0x250>
 80035aa:	2301      	movs	r3, #1
 80035ac:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80035b0:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	2b04      	cmp	r3, #4
 80035b8:	d002      	beq.n	80035c0 <HAL_SPI_TransmitReceive+0x6e>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80035ba:	2305      	movs	r3, #5
 80035bc:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80035c0:	2300      	movs	r3, #0
 80035c2:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80035c4:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80035c8:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80035ca:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80035cc:	f8c4 8030 	str.w	r8, [r4, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80035d0:	86e7      	strh	r7, [r4, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80035d2:	86a7      	strh	r7, [r4, #52]	@ 0x34
  hspi->RxISR       = NULL;
 80035d4:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80035d6:	6463      	str	r3, [r4, #68]	@ 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80035d8:	6823      	ldr	r3, [r4, #0]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80035e0:	d103      	bne.n	80035ea <HAL_SPI_TransmitReceive+0x98>
    __HAL_SPI_ENABLE(hspi);
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80035e8:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80035ea:	68e3      	ldr	r3, [r4, #12]
 80035ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035f0:	d011      	beq.n	8003616 <HAL_SPI_TransmitReceive+0xc4>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035f2:	6863      	ldr	r3, [r4, #4]
 80035f4:	b10b      	cbz	r3, 80035fa <HAL_SPI_TransmitReceive+0xa8>
 80035f6:	2f01      	cmp	r7, #1
 80035f8:	d10b      	bne.n	8003612 <HAL_SPI_TransmitReceive+0xc0>
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80035fa:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80035fc:	6823      	ldr	r3, [r4, #0]
 80035fe:	7812      	ldrb	r2, [r2, #0]
 8003600:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003602:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003604:	3301      	adds	r3, #1
 8003606:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8003608:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800360a:	b29b      	uxth	r3, r3
 800360c:	3b01      	subs	r3, #1
 800360e:	b29b      	uxth	r3, r3
 8003610:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 8003612:	2701      	movs	r7, #1
 8003614:	e071      	b.n	80036fa <HAL_SPI_TransmitReceive+0x1a8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003616:	6863      	ldr	r3, [r4, #4]
 8003618:	b10b      	cbz	r3, 800361e <HAL_SPI_TransmitReceive+0xcc>
 800361a:	2f01      	cmp	r7, #1
 800361c:	d10b      	bne.n	8003636 <HAL_SPI_TransmitReceive+0xe4>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800361e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003620:	6823      	ldr	r3, [r4, #0]
 8003622:	8812      	ldrh	r2, [r2, #0]
 8003624:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003626:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003628:	3302      	adds	r3, #2
 800362a:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 800362c:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800362e:	b29b      	uxth	r3, r3
 8003630:	3b01      	subs	r3, #1
 8003632:	b29b      	uxth	r3, r3
 8003634:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 8003636:	2701      	movs	r7, #1
 8003638:	e01b      	b.n	8003672 <HAL_SPI_TransmitReceive+0x120>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800363a:	6823      	ldr	r3, [r4, #0]
 800363c:	689a      	ldr	r2, [r3, #8]
 800363e:	f012 0f01 	tst.w	r2, #1
 8003642:	d00e      	beq.n	8003662 <HAL_SPI_TransmitReceive+0x110>
 8003644:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8003646:	b292      	uxth	r2, r2
 8003648:	b15a      	cbz	r2, 8003662 <HAL_SPI_TransmitReceive+0x110>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800364a:	68da      	ldr	r2, [r3, #12]
 800364c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800364e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003650:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003652:	3302      	adds	r3, #2
 8003654:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8003656:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8003658:	b29b      	uxth	r3, r3
 800365a:	3b01      	subs	r3, #1
 800365c:	b29b      	uxth	r3, r3
 800365e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8003660:	2701      	movs	r7, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003662:	f7fe fc4b 	bl	8001efc <HAL_GetTick>
 8003666:	1b80      	subs	r0, r0, r6
 8003668:	42a8      	cmp	r0, r5
 800366a:	d302      	bcc.n	8003672 <HAL_SPI_TransmitReceive+0x120>
 800366c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003670:	d11e      	bne.n	80036b0 <HAL_SPI_TransmitReceive+0x15e>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003672:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003674:	b29b      	uxth	r3, r3
 8003676:	b91b      	cbnz	r3, 8003680 <HAL_SPI_TransmitReceive+0x12e>
 8003678:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800367a:	b29b      	uxth	r3, r3
 800367c:	2b00      	cmp	r3, #0
 800367e:	d062      	beq.n	8003746 <HAL_SPI_TransmitReceive+0x1f4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003680:	6823      	ldr	r3, [r4, #0]
 8003682:	689a      	ldr	r2, [r3, #8]
 8003684:	f012 0f02 	tst.w	r2, #2
 8003688:	d0d7      	beq.n	800363a <HAL_SPI_TransmitReceive+0xe8>
 800368a:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 800368c:	b292      	uxth	r2, r2
 800368e:	2a00      	cmp	r2, #0
 8003690:	d0d3      	beq.n	800363a <HAL_SPI_TransmitReceive+0xe8>
 8003692:	2f00      	cmp	r7, #0
 8003694:	d0d1      	beq.n	800363a <HAL_SPI_TransmitReceive+0xe8>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003696:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003698:	8812      	ldrh	r2, [r2, #0]
 800369a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800369c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800369e:	3302      	adds	r3, #2
 80036a0:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 80036a2:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	3b01      	subs	r3, #1
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 0U;
 80036ac:	2700      	movs	r7, #0
 80036ae:	e7c4      	b.n	800363a <HAL_SPI_TransmitReceive+0xe8>
        hspi->State = HAL_SPI_STATE_READY;
 80036b0:	2301      	movs	r3, #1
 80036b2:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80036b6:	2300      	movs	r3, #0
 80036b8:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
        return HAL_TIMEOUT;
 80036bc:	2003      	movs	r0, #3
 80036be:	e063      	b.n	8003788 <HAL_SPI_TransmitReceive+0x236>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80036c0:	6823      	ldr	r3, [r4, #0]
 80036c2:	689a      	ldr	r2, [r3, #8]
 80036c4:	f012 0f01 	tst.w	r2, #1
 80036c8:	d00e      	beq.n	80036e8 <HAL_SPI_TransmitReceive+0x196>
 80036ca:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 80036cc:	b292      	uxth	r2, r2
 80036ce:	b15a      	cbz	r2, 80036e8 <HAL_SPI_TransmitReceive+0x196>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80036d0:	68da      	ldr	r2, [r3, #12]
 80036d2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80036d4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80036d6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80036d8:	3301      	adds	r3, #1
 80036da:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 80036dc:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80036de:	b29b      	uxth	r3, r3
 80036e0:	3b01      	subs	r3, #1
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 80036e6:	2701      	movs	r7, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80036e8:	f7fe fc08 	bl	8001efc <HAL_GetTick>
 80036ec:	1b83      	subs	r3, r0, r6
 80036ee:	42ab      	cmp	r3, r5
 80036f0:	d302      	bcc.n	80036f8 <HAL_SPI_TransmitReceive+0x1a6>
 80036f2:	f1b5 3fff 	cmp.w	r5, #4294967295
 80036f6:	d11e      	bne.n	8003736 <HAL_SPI_TransmitReceive+0x1e4>
 80036f8:	b1ed      	cbz	r5, 8003736 <HAL_SPI_TransmitReceive+0x1e4>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036fa:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80036fc:	b29b      	uxth	r3, r3
 80036fe:	b913      	cbnz	r3, 8003706 <HAL_SPI_TransmitReceive+0x1b4>
 8003700:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8003702:	b29b      	uxth	r3, r3
 8003704:	b1fb      	cbz	r3, 8003746 <HAL_SPI_TransmitReceive+0x1f4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003706:	6823      	ldr	r3, [r4, #0]
 8003708:	689a      	ldr	r2, [r3, #8]
 800370a:	f012 0f02 	tst.w	r2, #2
 800370e:	d0d7      	beq.n	80036c0 <HAL_SPI_TransmitReceive+0x16e>
 8003710:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 8003712:	b292      	uxth	r2, r2
 8003714:	2a00      	cmp	r2, #0
 8003716:	d0d3      	beq.n	80036c0 <HAL_SPI_TransmitReceive+0x16e>
 8003718:	2f00      	cmp	r7, #0
 800371a:	d0d1      	beq.n	80036c0 <HAL_SPI_TransmitReceive+0x16e>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800371c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800371e:	7812      	ldrb	r2, [r2, #0]
 8003720:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8003722:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003724:	3301      	adds	r3, #1
 8003726:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8003728:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800372a:	b29b      	uxth	r3, r3
 800372c:	3b01      	subs	r3, #1
 800372e:	b29b      	uxth	r3, r3
 8003730:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 0U;
 8003732:	2700      	movs	r7, #0
 8003734:	e7c4      	b.n	80036c0 <HAL_SPI_TransmitReceive+0x16e>
        hspi->State = HAL_SPI_STATE_READY;
 8003736:	2301      	movs	r3, #1
 8003738:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800373c:	2300      	movs	r3, #0
 800373e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003742:	2003      	movs	r0, #3
 8003744:	e020      	b.n	8003788 <HAL_SPI_TransmitReceive+0x236>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003746:	4632      	mov	r2, r6
 8003748:	4629      	mov	r1, r5
 800374a:	4620      	mov	r0, r4
 800374c:	f7ff fe84 	bl	8003458 <SPI_EndRxTxTransaction>
 8003750:	b990      	cbnz	r0, 8003778 <HAL_SPI_TransmitReceive+0x226>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003752:	68a3      	ldr	r3, [r4, #8]
 8003754:	b933      	cbnz	r3, 8003764 <HAL_SPI_TransmitReceive+0x212>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003756:	9301      	str	r3, [sp, #4]
 8003758:	6823      	ldr	r3, [r4, #0]
 800375a:	68da      	ldr	r2, [r3, #12]
 800375c:	9201      	str	r2, [sp, #4]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	9301      	str	r3, [sp, #4]
 8003762:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8003764:	2301      	movs	r3, #1
 8003766:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 800376a:	2300      	movs	r3, #0
 800376c:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003770:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003772:	b14b      	cbz	r3, 8003788 <HAL_SPI_TransmitReceive+0x236>
    return HAL_ERROR;
 8003774:	2001      	movs	r0, #1
 8003776:	e007      	b.n	8003788 <HAL_SPI_TransmitReceive+0x236>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003778:	2320      	movs	r3, #32
 800377a:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800377c:	2300      	movs	r3, #0
 800377e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 8003782:	2001      	movs	r0, #1
 8003784:	e000      	b.n	8003788 <HAL_SPI_TransmitReceive+0x236>
    return HAL_BUSY;
 8003786:	2002      	movs	r0, #2
}
 8003788:	b003      	add	sp, #12
 800378a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 800378e:	2002      	movs	r0, #2
 8003790:	e7fa      	b.n	8003788 <HAL_SPI_TransmitReceive+0x236>
 8003792:	2002      	movs	r0, #2
 8003794:	e7f8      	b.n	8003788 <HAL_SPI_TransmitReceive+0x236>
    return HAL_ERROR;
 8003796:	2001      	movs	r0, #1
 8003798:	e7f6      	b.n	8003788 <HAL_SPI_TransmitReceive+0x236>
 800379a:	2001      	movs	r0, #1
 800379c:	e7f4      	b.n	8003788 <HAL_SPI_TransmitReceive+0x236>
 800379e:	2001      	movs	r0, #1
 80037a0:	e7f2      	b.n	8003788 <HAL_SPI_TransmitReceive+0x236>
  __HAL_LOCK(hspi);
 80037a2:	2002      	movs	r0, #2
 80037a4:	e7f0      	b.n	8003788 <HAL_SPI_TransmitReceive+0x236>

080037a6 <HAL_SPI_ErrorCallback>:
}
 80037a6:	4770      	bx	lr

080037a8 <HAL_SPI_IRQHandler>:
{
 80037a8:	b530      	push	{r4, r5, lr}
 80037aa:	b085      	sub	sp, #20
 80037ac:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 80037ae:	6802      	ldr	r2, [r0, #0]
 80037b0:	6851      	ldr	r1, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 80037b2:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80037b4:	f3c3 1080 	ubfx	r0, r3, #6, #1
 80037b8:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80037bc:	d105      	bne.n	80037ca <HAL_SPI_IRQHandler+0x22>
 80037be:	f013 0f01 	tst.w	r3, #1
 80037c2:	d002      	beq.n	80037ca <HAL_SPI_IRQHandler+0x22>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80037c4:	f011 0f40 	tst.w	r1, #64	@ 0x40
 80037c8:	d15a      	bne.n	8003880 <HAL_SPI_IRQHandler+0xd8>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80037ca:	f013 0f02 	tst.w	r3, #2
 80037ce:	d002      	beq.n	80037d6 <HAL_SPI_IRQHandler+0x2e>
 80037d0:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80037d4:	d158      	bne.n	8003888 <HAL_SPI_IRQHandler+0xe0>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 80037d6:	f3c3 1540 	ubfx	r5, r3, #5, #1
 80037da:	f013 0f20 	tst.w	r3, #32
 80037de:	d101      	bne.n	80037e4 <HAL_SPI_IRQHandler+0x3c>
 80037e0:	2800      	cmp	r0, #0
 80037e2:	d054      	beq.n	800388e <HAL_SPI_IRQHandler+0xe6>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80037e4:	f011 0f20 	tst.w	r1, #32
 80037e8:	d051      	beq.n	800388e <HAL_SPI_IRQHandler+0xe6>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80037ea:	b178      	cbz	r0, 800380c <HAL_SPI_IRQHandler+0x64>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80037ec:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b03      	cmp	r3, #3
 80037f4:	d04d      	beq.n	8003892 <HAL_SPI_IRQHandler+0xea>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80037f6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80037f8:	f043 0304 	orr.w	r3, r3, #4
 80037fc:	6563      	str	r3, [r4, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80037fe:	2300      	movs	r3, #0
 8003800:	9301      	str	r3, [sp, #4]
 8003802:	68d3      	ldr	r3, [r2, #12]
 8003804:	9301      	str	r3, [sp, #4]
 8003806:	6893      	ldr	r3, [r2, #8]
 8003808:	9301      	str	r3, [sp, #4]
 800380a:	9b01      	ldr	r3, [sp, #4]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800380c:	b165      	cbz	r5, 8003828 <HAL_SPI_IRQHandler+0x80>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800380e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003810:	f043 0301 	orr.w	r3, r3, #1
 8003814:	6563      	str	r3, [r4, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003816:	2300      	movs	r3, #0
 8003818:	9303      	str	r3, [sp, #12]
 800381a:	6893      	ldr	r3, [r2, #8]
 800381c:	9303      	str	r3, [sp, #12]
 800381e:	6813      	ldr	r3, [r2, #0]
 8003820:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003824:	6013      	str	r3, [r2, #0]
 8003826:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003828:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800382a:	2b00      	cmp	r3, #0
 800382c:	d02f      	beq.n	800388e <HAL_SPI_IRQHandler+0xe6>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800382e:	6822      	ldr	r2, [r4, #0]
 8003830:	6853      	ldr	r3, [r2, #4]
 8003832:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8003836:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8003838:	2301      	movs	r3, #1
 800383a:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800383e:	f011 0f03 	tst.w	r1, #3
 8003842:	d02e      	beq.n	80038a2 <HAL_SPI_IRQHandler+0xfa>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003844:	6822      	ldr	r2, [r4, #0]
 8003846:	6853      	ldr	r3, [r2, #4]
 8003848:	f023 0303 	bic.w	r3, r3, #3
 800384c:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 800384e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003850:	b14b      	cbz	r3, 8003866 <HAL_SPI_IRQHandler+0xbe>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003852:	4a16      	ldr	r2, [pc, #88]	@ (80038ac <HAL_SPI_IRQHandler+0x104>)
 8003854:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003856:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8003858:	f7fe ff74 	bl	8002744 <HAL_DMA_Abort_IT>
 800385c:	b118      	cbz	r0, 8003866 <HAL_SPI_IRQHandler+0xbe>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800385e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003860:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003864:	6563      	str	r3, [r4, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8003866:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8003868:	b18b      	cbz	r3, 800388e <HAL_SPI_IRQHandler+0xe6>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800386a:	4a10      	ldr	r2, [pc, #64]	@ (80038ac <HAL_SPI_IRQHandler+0x104>)
 800386c:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800386e:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8003870:	f7fe ff68 	bl	8002744 <HAL_DMA_Abort_IT>
 8003874:	b158      	cbz	r0, 800388e <HAL_SPI_IRQHandler+0xe6>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003876:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003878:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800387c:	6563      	str	r3, [r4, #84]	@ 0x54
 800387e:	e006      	b.n	800388e <HAL_SPI_IRQHandler+0xe6>
    hspi->RxISR(hspi);
 8003880:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003882:	4620      	mov	r0, r4
 8003884:	4798      	blx	r3
    return;
 8003886:	e002      	b.n	800388e <HAL_SPI_IRQHandler+0xe6>
    hspi->TxISR(hspi);
 8003888:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800388a:	4620      	mov	r0, r4
 800388c:	4798      	blx	r3
}
 800388e:	b005      	add	sp, #20
 8003890:	bd30      	pop	{r4, r5, pc}
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003892:	2300      	movs	r3, #0
 8003894:	9302      	str	r3, [sp, #8]
 8003896:	68d3      	ldr	r3, [r2, #12]
 8003898:	9302      	str	r3, [sp, #8]
 800389a:	6893      	ldr	r3, [r2, #8]
 800389c:	9302      	str	r3, [sp, #8]
 800389e:	9b02      	ldr	r3, [sp, #8]
        return;
 80038a0:	e7f5      	b.n	800388e <HAL_SPI_IRQHandler+0xe6>
        HAL_SPI_ErrorCallback(hspi);
 80038a2:	4620      	mov	r0, r4
 80038a4:	f7ff ff7f 	bl	80037a6 <HAL_SPI_ErrorCallback>
    return;
 80038a8:	e7f1      	b.n	800388e <HAL_SPI_IRQHandler+0xe6>
 80038aa:	bf00      	nop
 80038ac:	080038b1 	.word	0x080038b1

080038b0 <SPI_DMAAbortOnError>:
{
 80038b0:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80038b2:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  hspi->RxXferCount = 0U;
 80038b4:	2300      	movs	r3, #0
 80038b6:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80038b8:	86c3      	strh	r3, [r0, #54]	@ 0x36
  HAL_SPI_ErrorCallback(hspi);
 80038ba:	f7ff ff74 	bl	80037a6 <HAL_SPI_ErrorCallback>
}
 80038be:	bd08      	pop	{r3, pc}

080038c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80038c0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038c2:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038c4:	6a03      	ldr	r3, [r0, #32]
 80038c6:	f023 0301 	bic.w	r3, r3, #1
 80038ca:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038cc:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038ce:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80038d0:	f023 0373 	bic.w	r3, r3, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038d4:	680c      	ldr	r4, [r1, #0]
 80038d6:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80038d8:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80038dc:	688b      	ldr	r3, [r1, #8]
 80038de:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80038e0:	4a0b      	ldr	r2, [pc, #44]	@ (8003910 <TIM_OC1_SetConfig+0x50>)
 80038e2:	4290      	cmp	r0, r2
 80038e4:	d006      	beq.n	80038f4 <TIM_OC1_SetConfig+0x34>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038e6:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80038e8:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80038ea:	684a      	ldr	r2, [r1, #4]
 80038ec:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038ee:	6203      	str	r3, [r0, #32]
}
 80038f0:	bc30      	pop	{r4, r5}
 80038f2:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 80038f4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80038f8:	68ca      	ldr	r2, [r1, #12]
 80038fa:	431a      	orrs	r2, r3
    tmpccer &= ~TIM_CCER_CC1NE;
 80038fc:	f022 0304 	bic.w	r3, r2, #4
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003900:	f425 7540 	bic.w	r5, r5, #768	@ 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 8003904:	694a      	ldr	r2, [r1, #20]
 8003906:	432a      	orrs	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8003908:	698d      	ldr	r5, [r1, #24]
 800390a:	4315      	orrs	r5, r2
 800390c:	e7eb      	b.n	80038e6 <TIM_OC1_SetConfig+0x26>
 800390e:	bf00      	nop
 8003910:	40012c00 	.word	0x40012c00

08003914 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003914:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003916:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003918:	6a02      	ldr	r2, [r0, #32]
 800391a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800391e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003920:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003922:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003924:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003928:	680d      	ldr	r5, [r1, #0]
 800392a:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800392c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003930:	688a      	ldr	r2, [r1, #8]
 8003932:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003936:	4a0d      	ldr	r2, [pc, #52]	@ (800396c <TIM_OC3_SetConfig+0x58>)
 8003938:	4290      	cmp	r0, r2
 800393a:	d006      	beq.n	800394a <TIM_OC3_SetConfig+0x36>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800393c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800393e:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003940:	684a      	ldr	r2, [r1, #4]
 8003942:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003944:	6203      	str	r3, [r0, #32]
}
 8003946:	bc30      	pop	{r4, r5}
 8003948:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 800394a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800394e:	68ca      	ldr	r2, [r1, #12]
 8003950:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8003954:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003958:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800395c:	694a      	ldr	r2, [r1, #20]
 800395e:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003962:	698a      	ldr	r2, [r1, #24]
 8003964:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
 8003968:	e7e8      	b.n	800393c <TIM_OC3_SetConfig+0x28>
 800396a:	bf00      	nop
 800396c:	40012c00 	.word	0x40012c00

08003970 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003970:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003972:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003974:	6a02      	ldr	r2, [r0, #32]
 8003976:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800397a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800397c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800397e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003980:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003984:	680d      	ldr	r5, [r1, #0]
 8003986:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800398a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800398e:	688d      	ldr	r5, [r1, #8]
 8003990:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003994:	4d07      	ldr	r5, [pc, #28]	@ (80039b4 <TIM_OC4_SetConfig+0x44>)
 8003996:	42a8      	cmp	r0, r5
 8003998:	d006      	beq.n	80039a8 <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800399a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800399c:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800399e:	684a      	ldr	r2, [r1, #4]
 80039a0:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039a2:	6203      	str	r3, [r0, #32]
}
 80039a4:	bc30      	pop	{r4, r5}
 80039a6:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 80039a8:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80039ac:	694d      	ldr	r5, [r1, #20]
 80039ae:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 80039b2:	e7f2      	b.n	800399a <TIM_OC4_SetConfig+0x2a>
 80039b4:	40012c00 	.word	0x40012c00

080039b8 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80039b8:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80039ba:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039bc:	6a04      	ldr	r4, [r0, #32]
 80039be:	f024 0410 	bic.w	r4, r4, #16
 80039c2:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039c4:	6984      	ldr	r4, [r0, #24]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80039c6:	f424 7c40 	bic.w	ip, r4, #768	@ 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80039ca:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039ce:	f42c 4c70 	bic.w	ip, ip, #61440	@ 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80039d2:	031b      	lsls	r3, r3, #12
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039da:	f025 05a0 	bic.w	r5, r5, #160	@ 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80039de:	0109      	lsls	r1, r1, #4
 80039e0:	f001 01a0 	and.w	r1, r1, #160	@ 0xa0
 80039e4:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039e6:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80039e8:	6201      	str	r1, [r0, #32]
}
 80039ea:	bc30      	pop	{r4, r5}
 80039ec:	4770      	bx	lr

080039ee <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80039ee:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80039f0:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80039f2:	6a04      	ldr	r4, [r0, #32]
 80039f4:	f424 7480 	bic.w	r4, r4, #256	@ 0x100
 80039f8:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 80039fa:	69c4      	ldr	r4, [r0, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80039fc:	f024 0c03 	bic.w	ip, r4, #3
  tmpccmr2 |= TIM_ICSelection;
 8003a00:	ea4c 0c02 	orr.w	ip, ip, r2

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003a04:	f02c 0cf0 	bic.w	ip, ip, #240	@ 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003a08:	011b      	lsls	r3, r3, #4
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8003a10:	f425 7500 	bic.w	r5, r5, #512	@ 0x200
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8003a14:	0209      	lsls	r1, r1, #8
 8003a16:	f401 7100 	and.w	r1, r1, #512	@ 0x200
 8003a1a:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a1c:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer;
 8003a1e:	6201      	str	r1, [r0, #32]
}
 8003a20:	bc30      	pop	{r4, r5}
 8003a22:	4770      	bx	lr

08003a24 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a24:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003a26:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a28:	6a04      	ldr	r4, [r0, #32]
 8003a2a:	f424 5480 	bic.w	r4, r4, #4096	@ 0x1000
 8003a2e:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003a30:	69c4      	ldr	r4, [r0, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003a32:	f424 7c40 	bic.w	ip, r4, #768	@ 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003a36:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003a3a:	f42c 4c70 	bic.w	ip, ip, #61440	@ 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003a3e:	031b      	lsls	r3, r3, #12
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8003a46:	f425 5500 	bic.w	r5, r5, #8192	@ 0x2000
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8003a4a:	0309      	lsls	r1, r1, #12
 8003a4c:	f401 5100 	and.w	r1, r1, #8192	@ 0x2000
 8003a50:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a52:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 8003a54:	6201      	str	r1, [r0, #32]
}
 8003a56:	bc30      	pop	{r4, r5}
 8003a58:	4770      	bx	lr
	...

08003a5c <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003a5c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d127      	bne.n	8003ab6 <HAL_TIM_Base_Start_IT+0x5a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003a66:	2302      	movs	r3, #2
 8003a68:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a6c:	6802      	ldr	r2, [r0, #0]
 8003a6e:	68d3      	ldr	r3, [r2, #12]
 8003a70:	f043 0301 	orr.w	r3, r3, #1
 8003a74:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a76:	6803      	ldr	r3, [r0, #0]
 8003a78:	4a11      	ldr	r2, [pc, #68]	@ (8003ac0 <HAL_TIM_Base_Start_IT+0x64>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d010      	beq.n	8003aa0 <HAL_TIM_Base_Start_IT+0x44>
 8003a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a82:	d00d      	beq.n	8003aa0 <HAL_TIM_Base_Start_IT+0x44>
 8003a84:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d009      	beq.n	8003aa0 <HAL_TIM_Base_Start_IT+0x44>
 8003a8c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d005      	beq.n	8003aa0 <HAL_TIM_Base_Start_IT+0x44>
    __HAL_TIM_ENABLE(htim);
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	f042 0201 	orr.w	r2, r2, #1
 8003a9a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003a9c:	2000      	movs	r0, #0
 8003a9e:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003aa0:	689a      	ldr	r2, [r3, #8]
 8003aa2:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003aa6:	2a06      	cmp	r2, #6
 8003aa8:	d007      	beq.n	8003aba <HAL_TIM_Base_Start_IT+0x5e>
      __HAL_TIM_ENABLE(htim);
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	f042 0201 	orr.w	r2, r2, #1
 8003ab0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003ab2:	2000      	movs	r0, #0
 8003ab4:	4770      	bx	lr
    return HAL_ERROR;
 8003ab6:	2001      	movs	r0, #1
 8003ab8:	4770      	bx	lr
  return HAL_OK;
 8003aba:	2000      	movs	r0, #0
}
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	40012c00 	.word	0x40012c00

08003ac4 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8003ac4:	4770      	bx	lr

08003ac6 <HAL_TIM_IC_CaptureCallback>:
}
 8003ac6:	4770      	bx	lr

08003ac8 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8003ac8:	4770      	bx	lr

08003aca <HAL_TIM_TriggerCallback>:
}
 8003aca:	4770      	bx	lr

08003acc <HAL_TIM_IRQHandler>:
{
 8003acc:	b570      	push	{r4, r5, r6, lr}
 8003ace:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8003ad0:	6803      	ldr	r3, [r0, #0]
 8003ad2:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003ad4:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003ad6:	f015 0f02 	tst.w	r5, #2
 8003ada:	d010      	beq.n	8003afe <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003adc:	f016 0f02 	tst.w	r6, #2
 8003ae0:	d00d      	beq.n	8003afe <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003ae2:	f06f 0202 	mvn.w	r2, #2
 8003ae6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003aec:	6803      	ldr	r3, [r0, #0]
 8003aee:	699b      	ldr	r3, [r3, #24]
 8003af0:	f013 0f03 	tst.w	r3, #3
 8003af4:	d05e      	beq.n	8003bb4 <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 8003af6:	f7ff ffe6 	bl	8003ac6 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003afa:	2300      	movs	r3, #0
 8003afc:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003afe:	f015 0f04 	tst.w	r5, #4
 8003b02:	d012      	beq.n	8003b2a <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003b04:	f016 0f04 	tst.w	r6, #4
 8003b08:	d00f      	beq.n	8003b2a <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003b0a:	6823      	ldr	r3, [r4, #0]
 8003b0c:	f06f 0204 	mvn.w	r2, #4
 8003b10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b12:	2302      	movs	r3, #2
 8003b14:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b16:	6823      	ldr	r3, [r4, #0]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8003b1e:	d04f      	beq.n	8003bc0 <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 8003b20:	4620      	mov	r0, r4
 8003b22:	f7ff ffd0 	bl	8003ac6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b26:	2300      	movs	r3, #0
 8003b28:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003b2a:	f015 0f08 	tst.w	r5, #8
 8003b2e:	d012      	beq.n	8003b56 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003b30:	f016 0f08 	tst.w	r6, #8
 8003b34:	d00f      	beq.n	8003b56 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003b36:	6823      	ldr	r3, [r4, #0]
 8003b38:	f06f 0208 	mvn.w	r2, #8
 8003b3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b3e:	2304      	movs	r3, #4
 8003b40:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b42:	6823      	ldr	r3, [r4, #0]
 8003b44:	69db      	ldr	r3, [r3, #28]
 8003b46:	f013 0f03 	tst.w	r3, #3
 8003b4a:	d040      	beq.n	8003bce <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 8003b4c:	4620      	mov	r0, r4
 8003b4e:	f7ff ffba 	bl	8003ac6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b52:	2300      	movs	r3, #0
 8003b54:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003b56:	f015 0f10 	tst.w	r5, #16
 8003b5a:	d012      	beq.n	8003b82 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003b5c:	f016 0f10 	tst.w	r6, #16
 8003b60:	d00f      	beq.n	8003b82 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003b62:	6823      	ldr	r3, [r4, #0]
 8003b64:	f06f 0210 	mvn.w	r2, #16
 8003b68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b6a:	2308      	movs	r3, #8
 8003b6c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b6e:	6823      	ldr	r3, [r4, #0]
 8003b70:	69db      	ldr	r3, [r3, #28]
 8003b72:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8003b76:	d031      	beq.n	8003bdc <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 8003b78:	4620      	mov	r0, r4
 8003b7a:	f7ff ffa4 	bl	8003ac6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003b82:	f015 0f01 	tst.w	r5, #1
 8003b86:	d002      	beq.n	8003b8e <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003b88:	f016 0f01 	tst.w	r6, #1
 8003b8c:	d12d      	bne.n	8003bea <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003b8e:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8003b92:	d002      	beq.n	8003b9a <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003b94:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8003b98:	d12f      	bne.n	8003bfa <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003b9a:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8003b9e:	d002      	beq.n	8003ba6 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003ba0:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8003ba4:	d131      	bne.n	8003c0a <HAL_TIM_IRQHandler+0x13e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003ba6:	f015 0f20 	tst.w	r5, #32
 8003baa:	d002      	beq.n	8003bb2 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003bac:	f016 0f20 	tst.w	r6, #32
 8003bb0:	d133      	bne.n	8003c1a <HAL_TIM_IRQHandler+0x14e>
}
 8003bb2:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bb4:	f7ff ff86 	bl	8003ac4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bb8:	4620      	mov	r0, r4
 8003bba:	f7ff ff85 	bl	8003ac8 <HAL_TIM_PWM_PulseFinishedCallback>
 8003bbe:	e79c      	b.n	8003afa <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bc0:	4620      	mov	r0, r4
 8003bc2:	f7ff ff7f 	bl	8003ac4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bc6:	4620      	mov	r0, r4
 8003bc8:	f7ff ff7e 	bl	8003ac8 <HAL_TIM_PWM_PulseFinishedCallback>
 8003bcc:	e7ab      	b.n	8003b26 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bce:	4620      	mov	r0, r4
 8003bd0:	f7ff ff78 	bl	8003ac4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bd4:	4620      	mov	r0, r4
 8003bd6:	f7ff ff77 	bl	8003ac8 <HAL_TIM_PWM_PulseFinishedCallback>
 8003bda:	e7ba      	b.n	8003b52 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bdc:	4620      	mov	r0, r4
 8003bde:	f7ff ff71 	bl	8003ac4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003be2:	4620      	mov	r0, r4
 8003be4:	f7ff ff70 	bl	8003ac8 <HAL_TIM_PWM_PulseFinishedCallback>
 8003be8:	e7c9      	b.n	8003b7e <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003bea:	6823      	ldr	r3, [r4, #0]
 8003bec:	f06f 0201 	mvn.w	r2, #1
 8003bf0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003bf2:	4620      	mov	r0, r4
 8003bf4:	f7fd f86e 	bl	8000cd4 <HAL_TIM_PeriodElapsedCallback>
 8003bf8:	e7c9      	b.n	8003b8e <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003bfa:	6823      	ldr	r3, [r4, #0]
 8003bfc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003c00:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003c02:	4620      	mov	r0, r4
 8003c04:	f000 fb51 	bl	80042aa <HAL_TIMEx_BreakCallback>
 8003c08:	e7c7      	b.n	8003b9a <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003c0a:	6823      	ldr	r3, [r4, #0]
 8003c0c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003c10:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003c12:	4620      	mov	r0, r4
 8003c14:	f7ff ff59 	bl	8003aca <HAL_TIM_TriggerCallback>
 8003c18:	e7c5      	b.n	8003ba6 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003c1a:	6823      	ldr	r3, [r4, #0]
 8003c1c:	f06f 0220 	mvn.w	r2, #32
 8003c20:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003c22:	4620      	mov	r0, r4
 8003c24:	f000 fb40 	bl	80042a8 <HAL_TIMEx_CommutCallback>
}
 8003c28:	e7c3      	b.n	8003bb2 <HAL_TIM_IRQHandler+0xe6>
	...

08003c2c <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8003c2c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c2e:	4a1f      	ldr	r2, [pc, #124]	@ (8003cac <TIM_Base_SetConfig+0x80>)
 8003c30:	4290      	cmp	r0, r2
 8003c32:	d00a      	beq.n	8003c4a <TIM_Base_SetConfig+0x1e>
 8003c34:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8003c38:	d007      	beq.n	8003c4a <TIM_Base_SetConfig+0x1e>
 8003c3a:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8003c3e:	4290      	cmp	r0, r2
 8003c40:	d003      	beq.n	8003c4a <TIM_Base_SetConfig+0x1e>
 8003c42:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003c46:	4290      	cmp	r0, r2
 8003c48:	d103      	bne.n	8003c52 <TIM_Base_SetConfig+0x26>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003c4e:	684a      	ldr	r2, [r1, #4]
 8003c50:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c52:	4a16      	ldr	r2, [pc, #88]	@ (8003cac <TIM_Base_SetConfig+0x80>)
 8003c54:	4290      	cmp	r0, r2
 8003c56:	d00a      	beq.n	8003c6e <TIM_Base_SetConfig+0x42>
 8003c58:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8003c5c:	d007      	beq.n	8003c6e <TIM_Base_SetConfig+0x42>
 8003c5e:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8003c62:	4290      	cmp	r0, r2
 8003c64:	d003      	beq.n	8003c6e <TIM_Base_SetConfig+0x42>
 8003c66:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003c6a:	4290      	cmp	r0, r2
 8003c6c:	d103      	bne.n	8003c76 <TIM_Base_SetConfig+0x4a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c72:	68ca      	ldr	r2, [r1, #12]
 8003c74:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c7a:	694a      	ldr	r2, [r1, #20]
 8003c7c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003c7e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c80:	688b      	ldr	r3, [r1, #8]
 8003c82:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003c84:	680b      	ldr	r3, [r1, #0]
 8003c86:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c88:	4b08      	ldr	r3, [pc, #32]	@ (8003cac <TIM_Base_SetConfig+0x80>)
 8003c8a:	4298      	cmp	r0, r3
 8003c8c:	d00a      	beq.n	8003ca4 <TIM_Base_SetConfig+0x78>
  TIMx->EGR = TIM_EGR_UG;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003c92:	6903      	ldr	r3, [r0, #16]
 8003c94:	f013 0f01 	tst.w	r3, #1
 8003c98:	d003      	beq.n	8003ca2 <TIM_Base_SetConfig+0x76>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003c9a:	6903      	ldr	r3, [r0, #16]
 8003c9c:	f023 0301 	bic.w	r3, r3, #1
 8003ca0:	6103      	str	r3, [r0, #16]
}
 8003ca2:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8003ca4:	690b      	ldr	r3, [r1, #16]
 8003ca6:	6303      	str	r3, [r0, #48]	@ 0x30
 8003ca8:	e7f1      	b.n	8003c8e <TIM_Base_SetConfig+0x62>
 8003caa:	bf00      	nop
 8003cac:	40012c00 	.word	0x40012c00

08003cb0 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003cb0:	b340      	cbz	r0, 8003d04 <HAL_TIM_PWM_Init+0x54>
{
 8003cb2:	b510      	push	{r4, lr}
 8003cb4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003cb6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003cba:	b1f3      	cbz	r3, 8003cfa <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003cbc:	2302      	movs	r3, #2
 8003cbe:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cc2:	4621      	mov	r1, r4
 8003cc4:	f851 0b04 	ldr.w	r0, [r1], #4
 8003cc8:	f7ff ffb0 	bl	8003c2c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cd2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8003cd6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003cda:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8003cde:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ce2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003ce6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003cea:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003cee:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003cf2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8003cf6:	2000      	movs	r0, #0
}
 8003cf8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003cfa:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003cfe:	f7fd ff53 	bl	8001ba8 <HAL_TIM_PWM_MspInit>
 8003d02:	e7db      	b.n	8003cbc <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8003d04:	2001      	movs	r0, #1
}
 8003d06:	4770      	bx	lr

08003d08 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 8003d08:	b340      	cbz	r0, 8003d5c <HAL_TIM_IC_Init+0x54>
{
 8003d0a:	b510      	push	{r4, lr}
 8003d0c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003d0e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003d12:	b1f3      	cbz	r3, 8003d52 <HAL_TIM_IC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003d14:	2302      	movs	r3, #2
 8003d16:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d1a:	4621      	mov	r1, r4
 8003d1c:	f851 0b04 	ldr.w	r0, [r1], #4
 8003d20:	f7ff ff84 	bl	8003c2c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d24:	2301      	movs	r3, #1
 8003d26:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d2a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8003d2e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003d32:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8003d36:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d3a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003d3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d42:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003d46:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003d4a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8003d4e:	2000      	movs	r0, #0
}
 8003d50:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003d52:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_IC_MspInit(htim);
 8003d56:	f7fd ff47 	bl	8001be8 <HAL_TIM_IC_MspInit>
 8003d5a:	e7db      	b.n	8003d14 <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 8003d5c:	2001      	movs	r0, #1
}
 8003d5e:	4770      	bx	lr

08003d60 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 8003d60:	2800      	cmp	r0, #0
 8003d62:	d056      	beq.n	8003e12 <HAL_TIM_Encoder_Init+0xb2>
{
 8003d64:	b570      	push	{r4, r5, r6, lr}
 8003d66:	460d      	mov	r5, r1
 8003d68:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003d6a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d04a      	beq.n	8003e08 <HAL_TIM_Encoder_Init+0xa8>
  htim->State = HAL_TIM_STATE_BUSY;
 8003d72:	2302      	movs	r3, #2
 8003d74:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003d78:	6822      	ldr	r2, [r4, #0]
 8003d7a:	6893      	ldr	r3, [r2, #8]
 8003d7c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003d80:	f023 0307 	bic.w	r3, r3, #7
 8003d84:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d86:	4621      	mov	r1, r4
 8003d88:	f851 0b04 	ldr.w	r0, [r1], #4
 8003d8c:	f7ff ff4e 	bl	8003c2c <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8003d90:	6821      	ldr	r1, [r4, #0]
 8003d92:	688b      	ldr	r3, [r1, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8003d94:	698a      	ldr	r2, [r1, #24]
  tmpccer = htim->Instance->CCER;
 8003d96:	6a0e      	ldr	r6, [r1, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8003d98:	6828      	ldr	r0, [r5, #0]
 8003d9a:	4318      	orrs	r0, r3
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003d9c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003da0:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003da4:	68ab      	ldr	r3, [r5, #8]
 8003da6:	f8d5 c018 	ldr.w	ip, [r5, #24]
 8003daa:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8003dae:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003db0:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8003db4:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003db8:	68ea      	ldr	r2, [r5, #12]
 8003dba:	f8d5 c01c 	ldr.w	ip, [r5, #28]
 8003dbe:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
 8003dc2:	431a      	orrs	r2, r3
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003dc4:	6a2b      	ldr	r3, [r5, #32]
 8003dc6:	031b      	lsls	r3, r3, #12
 8003dc8:	f8d5 c010 	ldr.w	ip, [r5, #16]
 8003dcc:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8003dd0:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003dd2:	f026 0622 	bic.w	r6, r6, #34	@ 0x22
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003dd6:	686a      	ldr	r2, [r5, #4]
 8003dd8:	696d      	ldr	r5, [r5, #20]
 8003dda:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8003dde:	4332      	orrs	r2, r6
  htim->Instance->SMCR = tmpsmcr;
 8003de0:	6088      	str	r0, [r1, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8003de2:	6821      	ldr	r1, [r4, #0]
 8003de4:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 8003de6:	6823      	ldr	r3, [r4, #0]
 8003de8:	621a      	str	r2, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003dea:	2301      	movs	r3, #1
 8003dec:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003df0:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003df4:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003df8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003dfc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_READY;
 8003e00:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8003e04:	2000      	movs	r0, #0
}
 8003e06:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8003e08:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8003e0c:	f7fd fe5e 	bl	8001acc <HAL_TIM_Encoder_MspInit>
 8003e10:	e7af      	b.n	8003d72 <HAL_TIM_Encoder_Init+0x12>
    return HAL_ERROR;
 8003e12:	2001      	movs	r0, #1
}
 8003e14:	4770      	bx	lr
	...

08003e18 <TIM_OC2_SetConfig>:
{
 8003e18:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 8003e1a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e1c:	6a02      	ldr	r2, [r0, #32]
 8003e1e:	f022 0210 	bic.w	r2, r2, #16
 8003e22:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003e24:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003e26:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003e28:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e2c:	680d      	ldr	r5, [r1, #0]
 8003e2e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8003e32:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003e36:	688d      	ldr	r5, [r1, #8]
 8003e38:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003e3c:	4d0c      	ldr	r5, [pc, #48]	@ (8003e70 <TIM_OC2_SetConfig+0x58>)
 8003e3e:	42a8      	cmp	r0, r5
 8003e40:	d006      	beq.n	8003e50 <TIM_OC2_SetConfig+0x38>
  TIMx->CR2 = tmpcr2;
 8003e42:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003e44:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003e46:	684a      	ldr	r2, [r1, #4]
 8003e48:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8003e4a:	6203      	str	r3, [r0, #32]
}
 8003e4c:	bc30      	pop	{r4, r5}
 8003e4e:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8003e50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003e54:	68cd      	ldr	r5, [r1, #12]
 8003e56:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003e5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003e5e:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003e62:	694d      	ldr	r5, [r1, #20]
 8003e64:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003e68:	698d      	ldr	r5, [r1, #24]
 8003e6a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8003e6e:	e7e8      	b.n	8003e42 <TIM_OC2_SetConfig+0x2a>
 8003e70:	40012c00 	.word	0x40012c00

08003e74 <HAL_TIM_PWM_ConfigChannel>:
{
 8003e74:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003e76:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d066      	beq.n	8003f4c <HAL_TIM_PWM_ConfigChannel+0xd8>
 8003e7e:	4604      	mov	r4, r0
 8003e80:	460d      	mov	r5, r1
 8003e82:	2301      	movs	r3, #1
 8003e84:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8003e88:	2a0c      	cmp	r2, #12
 8003e8a:	d85a      	bhi.n	8003f42 <HAL_TIM_PWM_ConfigChannel+0xce>
 8003e8c:	e8df f002 	tbb	[pc, r2]
 8003e90:	59595907 	.word	0x59595907
 8003e94:	5959591b 	.word	0x5959591b
 8003e98:	59595930 	.word	0x59595930
 8003e9c:	44          	.byte	0x44
 8003e9d:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e9e:	6800      	ldr	r0, [r0, #0]
 8003ea0:	f7ff fd0e 	bl	80038c0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ea4:	6822      	ldr	r2, [r4, #0]
 8003ea6:	6993      	ldr	r3, [r2, #24]
 8003ea8:	f043 0308 	orr.w	r3, r3, #8
 8003eac:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003eae:	6822      	ldr	r2, [r4, #0]
 8003eb0:	6993      	ldr	r3, [r2, #24]
 8003eb2:	f023 0304 	bic.w	r3, r3, #4
 8003eb6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003eb8:	6822      	ldr	r2, [r4, #0]
 8003eba:	6993      	ldr	r3, [r2, #24]
 8003ebc:	6929      	ldr	r1, [r5, #16]
 8003ebe:	430b      	orrs	r3, r1
 8003ec0:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003ec2:	2000      	movs	r0, #0
      break;
 8003ec4:	e03e      	b.n	8003f44 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ec6:	6800      	ldr	r0, [r0, #0]
 8003ec8:	f7ff ffa6 	bl	8003e18 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003ecc:	6822      	ldr	r2, [r4, #0]
 8003ece:	6993      	ldr	r3, [r2, #24]
 8003ed0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003ed4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ed6:	6822      	ldr	r2, [r4, #0]
 8003ed8:	6993      	ldr	r3, [r2, #24]
 8003eda:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003ede:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ee0:	6822      	ldr	r2, [r4, #0]
 8003ee2:	6993      	ldr	r3, [r2, #24]
 8003ee4:	6929      	ldr	r1, [r5, #16]
 8003ee6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003eea:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003eec:	2000      	movs	r0, #0
      break;
 8003eee:	e029      	b.n	8003f44 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ef0:	6800      	ldr	r0, [r0, #0]
 8003ef2:	f7ff fd0f 	bl	8003914 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003ef6:	6822      	ldr	r2, [r4, #0]
 8003ef8:	69d3      	ldr	r3, [r2, #28]
 8003efa:	f043 0308 	orr.w	r3, r3, #8
 8003efe:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003f00:	6822      	ldr	r2, [r4, #0]
 8003f02:	69d3      	ldr	r3, [r2, #28]
 8003f04:	f023 0304 	bic.w	r3, r3, #4
 8003f08:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003f0a:	6822      	ldr	r2, [r4, #0]
 8003f0c:	69d3      	ldr	r3, [r2, #28]
 8003f0e:	6929      	ldr	r1, [r5, #16]
 8003f10:	430b      	orrs	r3, r1
 8003f12:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003f14:	2000      	movs	r0, #0
      break;
 8003f16:	e015      	b.n	8003f44 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003f18:	6800      	ldr	r0, [r0, #0]
 8003f1a:	f7ff fd29 	bl	8003970 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003f1e:	6822      	ldr	r2, [r4, #0]
 8003f20:	69d3      	ldr	r3, [r2, #28]
 8003f22:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003f26:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f28:	6822      	ldr	r2, [r4, #0]
 8003f2a:	69d3      	ldr	r3, [r2, #28]
 8003f2c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003f30:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003f32:	6822      	ldr	r2, [r4, #0]
 8003f34:	69d3      	ldr	r3, [r2, #28]
 8003f36:	6929      	ldr	r1, [r5, #16]
 8003f38:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003f3c:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003f3e:	2000      	movs	r0, #0
      break;
 8003f40:	e000      	b.n	8003f44 <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 8003f42:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8003f44:	2300      	movs	r3, #0
 8003f46:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8003f4a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8003f4c:	2002      	movs	r0, #2
 8003f4e:	e7fc      	b.n	8003f4a <HAL_TIM_PWM_ConfigChannel+0xd6>

08003f50 <TIM_TI1_SetConfig>:
{
 8003f50:	b470      	push	{r4, r5, r6}
  tmpccer = TIMx->CCER;
 8003f52:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f54:	6a04      	ldr	r4, [r0, #32]
 8003f56:	f024 0401 	bic.w	r4, r4, #1
 8003f5a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f5c:	6984      	ldr	r4, [r0, #24]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003f5e:	4e11      	ldr	r6, [pc, #68]	@ (8003fa4 <TIM_TI1_SetConfig+0x54>)
 8003f60:	42b0      	cmp	r0, r6
 8003f62:	d00d      	beq.n	8003f80 <TIM_TI1_SetConfig+0x30>
 8003f64:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8003f68:	d00a      	beq.n	8003f80 <TIM_TI1_SetConfig+0x30>
 8003f6a:	f5a6 3694 	sub.w	r6, r6, #75776	@ 0x12800
 8003f6e:	42b0      	cmp	r0, r6
 8003f70:	d006      	beq.n	8003f80 <TIM_TI1_SetConfig+0x30>
 8003f72:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8003f76:	42b0      	cmp	r0, r6
 8003f78:	d002      	beq.n	8003f80 <TIM_TI1_SetConfig+0x30>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003f7a:	f044 0201 	orr.w	r2, r4, #1
 8003f7e:	e002      	b.n	8003f86 <TIM_TI1_SetConfig+0x36>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003f80:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8003f84:	4322      	orrs	r2, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f86:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003f8a:	011b      	lsls	r3, r3, #4
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f90:	f025 020a 	bic.w	r2, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003f94:	f001 010a 	and.w	r1, r1, #10
 8003f98:	4311      	orrs	r1, r2
  TIMx->CCMR1 = tmpccmr1;
 8003f9a:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003f9c:	6201      	str	r1, [r0, #32]
}
 8003f9e:	bc70      	pop	{r4, r5, r6}
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	40012c00 	.word	0x40012c00

08003fa8 <HAL_TIM_IC_ConfigChannel>:
{
 8003fa8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003faa:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d05e      	beq.n	8004070 <HAL_TIM_IC_ConfigChannel+0xc8>
 8003fb2:	4604      	mov	r4, r0
 8003fb4:	460d      	mov	r5, r1
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  if (Channel == TIM_CHANNEL_1)
 8003fbc:	2a0c      	cmp	r2, #12
 8003fbe:	d852      	bhi.n	8004066 <HAL_TIM_IC_ConfigChannel+0xbe>
 8003fc0:	e8df f002 	tbb	[pc, r2]
 8003fc4:	51515107 	.word	0x51515107
 8003fc8:	51515119 	.word	0x51515119
 8003fcc:	5151512c 	.word	0x5151512c
 8003fd0:	3e          	.byte	0x3e
 8003fd1:	00          	.byte	0x00
    TIM_TI1_SetConfig(htim->Instance,
 8003fd2:	68cb      	ldr	r3, [r1, #12]
 8003fd4:	684a      	ldr	r2, [r1, #4]
 8003fd6:	6809      	ldr	r1, [r1, #0]
 8003fd8:	6800      	ldr	r0, [r0, #0]
 8003fda:	f7ff ffb9 	bl	8003f50 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003fde:	6822      	ldr	r2, [r4, #0]
 8003fe0:	6993      	ldr	r3, [r2, #24]
 8003fe2:	f023 030c 	bic.w	r3, r3, #12
 8003fe6:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003fe8:	6822      	ldr	r2, [r4, #0]
 8003fea:	6993      	ldr	r3, [r2, #24]
 8003fec:	68a9      	ldr	r1, [r5, #8]
 8003fee:	430b      	orrs	r3, r1
 8003ff0:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003ff2:	2000      	movs	r0, #0
 8003ff4:	e038      	b.n	8004068 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI2_SetConfig(htim->Instance,
 8003ff6:	68cb      	ldr	r3, [r1, #12]
 8003ff8:	684a      	ldr	r2, [r1, #4]
 8003ffa:	6809      	ldr	r1, [r1, #0]
 8003ffc:	6800      	ldr	r0, [r0, #0]
 8003ffe:	f7ff fcdb 	bl	80039b8 <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004002:	6822      	ldr	r2, [r4, #0]
 8004004:	6993      	ldr	r3, [r2, #24]
 8004006:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800400a:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800400c:	6822      	ldr	r2, [r4, #0]
 800400e:	6993      	ldr	r3, [r2, #24]
 8004010:	68a9      	ldr	r1, [r5, #8]
 8004012:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004016:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004018:	2000      	movs	r0, #0
 800401a:	e025      	b.n	8004068 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI3_SetConfig(htim->Instance,
 800401c:	68cb      	ldr	r3, [r1, #12]
 800401e:	684a      	ldr	r2, [r1, #4]
 8004020:	6809      	ldr	r1, [r1, #0]
 8004022:	6800      	ldr	r0, [r0, #0]
 8004024:	f7ff fce3 	bl	80039ee <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004028:	6822      	ldr	r2, [r4, #0]
 800402a:	69d3      	ldr	r3, [r2, #28]
 800402c:	f023 030c 	bic.w	r3, r3, #12
 8004030:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004032:	6822      	ldr	r2, [r4, #0]
 8004034:	69d3      	ldr	r3, [r2, #28]
 8004036:	68a9      	ldr	r1, [r5, #8]
 8004038:	430b      	orrs	r3, r1
 800403a:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800403c:	2000      	movs	r0, #0
 800403e:	e013      	b.n	8004068 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI4_SetConfig(htim->Instance,
 8004040:	68cb      	ldr	r3, [r1, #12]
 8004042:	684a      	ldr	r2, [r1, #4]
 8004044:	6809      	ldr	r1, [r1, #0]
 8004046:	6800      	ldr	r0, [r0, #0]
 8004048:	f7ff fcec 	bl	8003a24 <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800404c:	6822      	ldr	r2, [r4, #0]
 800404e:	69d3      	ldr	r3, [r2, #28]
 8004050:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004054:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004056:	6822      	ldr	r2, [r4, #0]
 8004058:	69d3      	ldr	r3, [r2, #28]
 800405a:	68a9      	ldr	r1, [r5, #8]
 800405c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004060:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8004062:	2000      	movs	r0, #0
 8004064:	e000      	b.n	8004068 <HAL_TIM_IC_ConfigChannel+0xc0>
  __HAL_LOCK(htim);
 8004066:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8004068:	2300      	movs	r3, #0
 800406a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800406e:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8004070:	2002      	movs	r0, #2
 8004072:	e7fc      	b.n	800406e <HAL_TIM_IC_ConfigChannel+0xc6>

08004074 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004074:	f001 011f 	and.w	r1, r1, #31
 8004078:	f04f 0c01 	mov.w	ip, #1
 800407c:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004080:	6a03      	ldr	r3, [r0, #32]
 8004082:	ea23 030c 	bic.w	r3, r3, ip
 8004086:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004088:	6a03      	ldr	r3, [r0, #32]
 800408a:	408a      	lsls	r2, r1
 800408c:	4313      	orrs	r3, r2
 800408e:	6203      	str	r3, [r0, #32]
}
 8004090:	4770      	bx	lr
	...

08004094 <HAL_TIM_PWM_Start>:
{
 8004094:	b510      	push	{r4, lr}
 8004096:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004098:	4608      	mov	r0, r1
 800409a:	bb51      	cbnz	r1, 80040f2 <HAL_TIM_PWM_Start+0x5e>
 800409c:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	3b01      	subs	r3, #1
 80040a4:	bf18      	it	ne
 80040a6:	2301      	movne	r3, #1
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d15b      	bne.n	8004164 <HAL_TIM_PWM_Start+0xd0>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80040ac:	2800      	cmp	r0, #0
 80040ae:	d139      	bne.n	8004124 <HAL_TIM_PWM_Start+0x90>
 80040b0:	2302      	movs	r3, #2
 80040b2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80040b6:	2201      	movs	r2, #1
 80040b8:	4601      	mov	r1, r0
 80040ba:	6820      	ldr	r0, [r4, #0]
 80040bc:	f7ff ffda 	bl	8004074 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80040c0:	6823      	ldr	r3, [r4, #0]
 80040c2:	4a2a      	ldr	r2, [pc, #168]	@ (800416c <HAL_TIM_PWM_Start+0xd8>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d03d      	beq.n	8004144 <HAL_TIM_PWM_Start+0xb0>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040c8:	6823      	ldr	r3, [r4, #0]
 80040ca:	4a28      	ldr	r2, [pc, #160]	@ (800416c <HAL_TIM_PWM_Start+0xd8>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d03e      	beq.n	800414e <HAL_TIM_PWM_Start+0xba>
 80040d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040d4:	d03b      	beq.n	800414e <HAL_TIM_PWM_Start+0xba>
 80040d6:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80040da:	4293      	cmp	r3, r2
 80040dc:	d037      	beq.n	800414e <HAL_TIM_PWM_Start+0xba>
 80040de:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d033      	beq.n	800414e <HAL_TIM_PWM_Start+0xba>
    __HAL_TIM_ENABLE(htim);
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	f042 0201 	orr.w	r2, r2, #1
 80040ec:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80040ee:	2000      	movs	r0, #0
 80040f0:	e039      	b.n	8004166 <HAL_TIM_PWM_Start+0xd2>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80040f2:	2904      	cmp	r1, #4
 80040f4:	d008      	beq.n	8004108 <HAL_TIM_PWM_Start+0x74>
 80040f6:	2908      	cmp	r1, #8
 80040f8:	d00d      	beq.n	8004116 <HAL_TIM_PWM_Start+0x82>
 80040fa:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	3b01      	subs	r3, #1
 8004102:	bf18      	it	ne
 8004104:	2301      	movne	r3, #1
 8004106:	e7cf      	b.n	80040a8 <HAL_TIM_PWM_Start+0x14>
 8004108:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 800410c:	b2db      	uxtb	r3, r3
 800410e:	3b01      	subs	r3, #1
 8004110:	bf18      	it	ne
 8004112:	2301      	movne	r3, #1
 8004114:	e7c8      	b.n	80040a8 <HAL_TIM_PWM_Start+0x14>
 8004116:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800411a:	b2db      	uxtb	r3, r3
 800411c:	3b01      	subs	r3, #1
 800411e:	bf18      	it	ne
 8004120:	2301      	movne	r3, #1
 8004122:	e7c1      	b.n	80040a8 <HAL_TIM_PWM_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004124:	2804      	cmp	r0, #4
 8004126:	d005      	beq.n	8004134 <HAL_TIM_PWM_Start+0xa0>
 8004128:	2808      	cmp	r0, #8
 800412a:	d007      	beq.n	800413c <HAL_TIM_PWM_Start+0xa8>
 800412c:	2302      	movs	r3, #2
 800412e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8004132:	e7c0      	b.n	80040b6 <HAL_TIM_PWM_Start+0x22>
 8004134:	2302      	movs	r3, #2
 8004136:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800413a:	e7bc      	b.n	80040b6 <HAL_TIM_PWM_Start+0x22>
 800413c:	2302      	movs	r3, #2
 800413e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8004142:	e7b8      	b.n	80040b6 <HAL_TIM_PWM_Start+0x22>
    __HAL_TIM_MOE_ENABLE(htim);
 8004144:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004146:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800414a:	645a      	str	r2, [r3, #68]	@ 0x44
 800414c:	e7bc      	b.n	80040c8 <HAL_TIM_PWM_Start+0x34>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800414e:	689a      	ldr	r2, [r3, #8]
 8004150:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004154:	2a06      	cmp	r2, #6
 8004156:	d007      	beq.n	8004168 <HAL_TIM_PWM_Start+0xd4>
      __HAL_TIM_ENABLE(htim);
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	f042 0201 	orr.w	r2, r2, #1
 800415e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004160:	2000      	movs	r0, #0
 8004162:	e000      	b.n	8004166 <HAL_TIM_PWM_Start+0xd2>
    return HAL_ERROR;
 8004164:	2001      	movs	r0, #1
}
 8004166:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8004168:	2000      	movs	r0, #0
 800416a:	e7fc      	b.n	8004166 <HAL_TIM_PWM_Start+0xd2>
 800416c:	40012c00 	.word	0x40012c00

08004170 <HAL_TIM_Encoder_Start>:
{
 8004170:	b538      	push	{r3, r4, r5, lr}
 8004172:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004174:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 8004178:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800417a:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800417e:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 8004182:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004184:	f894 c043 	ldrb.w	ip, [r4, #67]	@ 0x43
  if (Channel == TIM_CHANNEL_1)
 8004188:	460d      	mov	r5, r1
 800418a:	b9b1      	cbnz	r1, 80041ba <HAL_TIM_Encoder_Start+0x4a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800418c:	2801      	cmp	r0, #1
 800418e:	d149      	bne.n	8004224 <HAL_TIM_Encoder_Start+0xb4>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004190:	2a01      	cmp	r2, #1
 8004192:	d148      	bne.n	8004226 <HAL_TIM_Encoder_Start+0xb6>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004194:	2302      	movs	r3, #2
 8004196:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800419a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  switch (Channel)
 800419e:	b37d      	cbz	r5, 8004200 <HAL_TIM_Encoder_Start+0x90>
 80041a0:	2d04      	cmp	r5, #4
 80041a2:	d039      	beq.n	8004218 <HAL_TIM_Encoder_Start+0xa8>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80041a4:	2201      	movs	r2, #1
 80041a6:	2100      	movs	r1, #0
 80041a8:	6820      	ldr	r0, [r4, #0]
 80041aa:	f7ff ff63 	bl	8004074 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80041ae:	2201      	movs	r2, #1
 80041b0:	2104      	movs	r1, #4
 80041b2:	6820      	ldr	r0, [r4, #0]
 80041b4:	f7ff ff5e 	bl	8004074 <TIM_CCxChannelCmd>
      break;
 80041b8:	e027      	b.n	800420a <HAL_TIM_Encoder_Start+0x9a>
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	fa5f fc8c 	uxtb.w	ip, ip
  else if (Channel == TIM_CHANNEL_2)
 80041c0:	2904      	cmp	r1, #4
 80041c2:	d012      	beq.n	80041ea <HAL_TIM_Encoder_Start+0x7a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80041c4:	2801      	cmp	r0, #1
 80041c6:	d133      	bne.n	8004230 <HAL_TIM_Encoder_Start+0xc0>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d12c      	bne.n	8004226 <HAL_TIM_Encoder_Start+0xb6>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80041cc:	2a01      	cmp	r2, #1
 80041ce:	d131      	bne.n	8004234 <HAL_TIM_Encoder_Start+0xc4>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80041d0:	f1bc 0f01 	cmp.w	ip, #1
 80041d4:	d130      	bne.n	8004238 <HAL_TIM_Encoder_Start+0xc8>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80041d6:	2302      	movs	r3, #2
 80041d8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041dc:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80041e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041e8:	e7d9      	b.n	800419e <HAL_TIM_Encoder_Start+0x2e>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d11c      	bne.n	8004228 <HAL_TIM_Encoder_Start+0xb8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80041ee:	f1bc 0f01 	cmp.w	ip, #1
 80041f2:	d11b      	bne.n	800422c <HAL_TIM_Encoder_Start+0xbc>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041f4:	2302      	movs	r3, #2
 80041f6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041fe:	e7ce      	b.n	800419e <HAL_TIM_Encoder_Start+0x2e>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004200:	2201      	movs	r2, #1
 8004202:	2100      	movs	r1, #0
 8004204:	6820      	ldr	r0, [r4, #0]
 8004206:	f7ff ff35 	bl	8004074 <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 800420a:	6822      	ldr	r2, [r4, #0]
 800420c:	6813      	ldr	r3, [r2, #0]
 800420e:	f043 0301 	orr.w	r3, r3, #1
 8004212:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8004214:	2000      	movs	r0, #0
 8004216:	e006      	b.n	8004226 <HAL_TIM_Encoder_Start+0xb6>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004218:	2201      	movs	r2, #1
 800421a:	2104      	movs	r1, #4
 800421c:	6820      	ldr	r0, [r4, #0]
 800421e:	f7ff ff29 	bl	8004074 <TIM_CCxChannelCmd>
      break;
 8004222:	e7f2      	b.n	800420a <HAL_TIM_Encoder_Start+0x9a>
      return HAL_ERROR;
 8004224:	2001      	movs	r0, #1
}
 8004226:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8004228:	2001      	movs	r0, #1
 800422a:	e7fc      	b.n	8004226 <HAL_TIM_Encoder_Start+0xb6>
 800422c:	4618      	mov	r0, r3
 800422e:	e7fa      	b.n	8004226 <HAL_TIM_Encoder_Start+0xb6>
      return HAL_ERROR;
 8004230:	2001      	movs	r0, #1
 8004232:	e7f8      	b.n	8004226 <HAL_TIM_Encoder_Start+0xb6>
 8004234:	4618      	mov	r0, r3
 8004236:	e7f6      	b.n	8004226 <HAL_TIM_Encoder_Start+0xb6>
 8004238:	4610      	mov	r0, r2
 800423a:	e7f4      	b.n	8004226 <HAL_TIM_Encoder_Start+0xb6>

0800423c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800423c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8004240:	2a01      	cmp	r2, #1
 8004242:	d02c      	beq.n	800429e <HAL_TIMEx_MasterConfigSynchronization+0x62>
{
 8004244:	b410      	push	{r4}
 8004246:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8004248:	2201      	movs	r2, #1
 800424a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800424e:	2202      	movs	r2, #2
 8004250:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004254:	6802      	ldr	r2, [r0, #0]
 8004256:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004258:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800425a:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800425e:	6808      	ldr	r0, [r1, #0]
 8004260:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004264:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	480e      	ldr	r0, [pc, #56]	@ (80042a4 <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 800426a:	4282      	cmp	r2, r0
 800426c:	d00a      	beq.n	8004284 <HAL_TIMEx_MasterConfigSynchronization+0x48>
 800426e:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8004272:	d007      	beq.n	8004284 <HAL_TIMEx_MasterConfigSynchronization+0x48>
 8004274:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8004278:	4282      	cmp	r2, r0
 800427a:	d003      	beq.n	8004284 <HAL_TIMEx_MasterConfigSynchronization+0x48>
 800427c:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8004280:	4282      	cmp	r2, r0
 8004282:	d104      	bne.n	800428e <HAL_TIMEx_MasterConfigSynchronization+0x52>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004284:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004288:	6849      	ldr	r1, [r1, #4]
 800428a:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800428c:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800428e:	2201      	movs	r2, #1
 8004290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004294:	2000      	movs	r0, #0
 8004296:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 800429a:	bc10      	pop	{r4}
 800429c:	4770      	bx	lr
  __HAL_LOCK(htim);
 800429e:	2002      	movs	r0, #2
}
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop
 80042a4:	40012c00 	.word	0x40012c00

080042a8 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80042a8:	4770      	bx	lr

080042aa <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80042aa:	4770      	bx	lr

080042ac <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042ac:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ae:	f102 030c 	add.w	r3, r2, #12
 80042b2:	e853 3f00 	ldrex	r3, [r3]
 80042b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ba:	320c      	adds	r2, #12
 80042bc:	e842 3100 	strex	r1, r3, [r2]
 80042c0:	2900      	cmp	r1, #0
 80042c2:	d1f3      	bne.n	80042ac <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042c4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c6:	f102 0314 	add.w	r3, r2, #20
 80042ca:	e853 3f00 	ldrex	r3, [r3]
 80042ce:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d2:	3214      	adds	r2, #20
 80042d4:	e842 3100 	strex	r1, r3, [r2]
 80042d8:	2900      	cmp	r1, #0
 80042da:	d1f3      	bne.n	80042c4 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042dc:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d005      	beq.n	80042ee <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80042e2:	2320      	movs	r3, #32
 80042e4:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042e8:	2300      	movs	r3, #0
 80042ea:	6303      	str	r3, [r0, #48]	@ 0x30
}
 80042ec:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042ee:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f0:	f102 030c 	add.w	r3, r2, #12
 80042f4:	e853 3f00 	ldrex	r3, [r3]
 80042f8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042fc:	320c      	adds	r2, #12
 80042fe:	e842 3100 	strex	r1, r3, [r2]
 8004302:	2900      	cmp	r1, #0
 8004304:	d1f3      	bne.n	80042ee <UART_EndRxTransfer+0x42>
 8004306:	e7ec      	b.n	80042e2 <UART_EndRxTransfer+0x36>

08004308 <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004308:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800430c:	b2db      	uxtb	r3, r3
 800430e:	2b21      	cmp	r3, #33	@ 0x21
 8004310:	d001      	beq.n	8004316 <UART_Transmit_IT+0xe>
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8004312:	2002      	movs	r0, #2
  }
}
 8004314:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004316:	6883      	ldr	r3, [r0, #8]
 8004318:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800431c:	d017      	beq.n	800434e <UART_Transmit_IT+0x46>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800431e:	6a03      	ldr	r3, [r0, #32]
 8004320:	1c5a      	adds	r2, r3, #1
 8004322:	6202      	str	r2, [r0, #32]
 8004324:	781a      	ldrb	r2, [r3, #0]
 8004326:	6803      	ldr	r3, [r0, #0]
 8004328:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 800432a:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 800432c:	b29b      	uxth	r3, r3
 800432e:	3b01      	subs	r3, #1
 8004330:	b29b      	uxth	r3, r3
 8004332:	84c3      	strh	r3, [r0, #38]	@ 0x26
 8004334:	b94b      	cbnz	r3, 800434a <UART_Transmit_IT+0x42>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004336:	6802      	ldr	r2, [r0, #0]
 8004338:	68d3      	ldr	r3, [r2, #12]
 800433a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800433e:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004340:	6802      	ldr	r2, [r0, #0]
 8004342:	68d3      	ldr	r3, [r2, #12]
 8004344:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004348:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 800434a:	2000      	movs	r0, #0
 800434c:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800434e:	6903      	ldr	r3, [r0, #16]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d1e4      	bne.n	800431e <UART_Transmit_IT+0x16>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004354:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004356:	881b      	ldrh	r3, [r3, #0]
 8004358:	6802      	ldr	r2, [r0, #0]
 800435a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800435e:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 8004360:	6a03      	ldr	r3, [r0, #32]
 8004362:	3302      	adds	r3, #2
 8004364:	6203      	str	r3, [r0, #32]
 8004366:	e7e0      	b.n	800432a <UART_Transmit_IT+0x22>

08004368 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004368:	b510      	push	{r4, lr}
 800436a:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800436c:	6802      	ldr	r2, [r0, #0]
 800436e:	6913      	ldr	r3, [r2, #16]
 8004370:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004374:	68c1      	ldr	r1, [r0, #12]
 8004376:	430b      	orrs	r3, r1
 8004378:	6113      	str	r3, [r2, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800437a:	6883      	ldr	r3, [r0, #8]
 800437c:	6902      	ldr	r2, [r0, #16]
 800437e:	4313      	orrs	r3, r2
 8004380:	6942      	ldr	r2, [r0, #20]
 8004382:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8004384:	6801      	ldr	r1, [r0, #0]
 8004386:	68cb      	ldr	r3, [r1, #12]
 8004388:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800438c:	f023 030c 	bic.w	r3, r3, #12
 8004390:	4313      	orrs	r3, r2
 8004392:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004394:	6802      	ldr	r2, [r0, #0]
 8004396:	6953      	ldr	r3, [r2, #20]
 8004398:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800439c:	6981      	ldr	r1, [r0, #24]
 800439e:	430b      	orrs	r3, r1
 80043a0:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 80043a2:	6802      	ldr	r2, [r0, #0]
 80043a4:	4b13      	ldr	r3, [pc, #76]	@ (80043f4 <UART_SetConfig+0x8c>)
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d020      	beq.n	80043ec <UART_SetConfig+0x84>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80043aa:	f7fe fed9 	bl	8003160 <HAL_RCC_GetPCLK1Freq>
 80043ae:	4602      	mov	r2, r0
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80043b0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80043b4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80043b8:	6863      	ldr	r3, [r4, #4]
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80043c0:	480d      	ldr	r0, [pc, #52]	@ (80043f8 <UART_SetConfig+0x90>)
 80043c2:	fba0 3102 	umull	r3, r1, r0, r2
 80043c6:	0949      	lsrs	r1, r1, #5
 80043c8:	2364      	movs	r3, #100	@ 0x64
 80043ca:	fb03 2311 	mls	r3, r3, r1, r2
 80043ce:	011b      	lsls	r3, r3, #4
 80043d0:	3332      	adds	r3, #50	@ 0x32
 80043d2:	fba0 0303 	umull	r0, r3, r0, r3
 80043d6:	095b      	lsrs	r3, r3, #5
 80043d8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80043dc:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80043e0:	f003 030f 	and.w	r3, r3, #15
 80043e4:	6821      	ldr	r1, [r4, #0]
 80043e6:	4413      	add	r3, r2
 80043e8:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 80043ea:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 80043ec:	f7fe fec8 	bl	8003180 <HAL_RCC_GetPCLK2Freq>
 80043f0:	4602      	mov	r2, r0
 80043f2:	e7dd      	b.n	80043b0 <UART_SetConfig+0x48>
 80043f4:	40013800 	.word	0x40013800
 80043f8:	51eb851f 	.word	0x51eb851f

080043fc <HAL_UART_Init>:
  if (huart == NULL)
 80043fc:	b360      	cbz	r0, 8004458 <HAL_UART_Init+0x5c>
{
 80043fe:	b510      	push	{r4, lr}
 8004400:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8004402:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8004406:	b313      	cbz	r3, 800444e <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8004408:	2324      	movs	r3, #36	@ 0x24
 800440a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800440e:	6822      	ldr	r2, [r4, #0]
 8004410:	68d3      	ldr	r3, [r2, #12]
 8004412:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004416:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8004418:	4620      	mov	r0, r4
 800441a:	f7ff ffa5 	bl	8004368 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800441e:	6822      	ldr	r2, [r4, #0]
 8004420:	6913      	ldr	r3, [r2, #16]
 8004422:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8004426:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004428:	6822      	ldr	r2, [r4, #0]
 800442a:	6953      	ldr	r3, [r2, #20]
 800442c:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8004430:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8004432:	6822      	ldr	r2, [r4, #0]
 8004434:	68d3      	ldr	r3, [r2, #12]
 8004436:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800443a:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800443c:	2000      	movs	r0, #0
 800443e:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004440:	2320      	movs	r3, #32
 8004442:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004446:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800444a:	6360      	str	r0, [r4, #52]	@ 0x34
}
 800444c:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800444e:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8004452:	f7fd fc8d 	bl	8001d70 <HAL_UART_MspInit>
 8004456:	e7d7      	b.n	8004408 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8004458:	2001      	movs	r0, #1
}
 800445a:	4770      	bx	lr

0800445c <HAL_UART_TxCpltCallback>:
}
 800445c:	4770      	bx	lr

0800445e <UART_EndTransmit_IT>:
{
 800445e:	b508      	push	{r3, lr}
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004460:	6801      	ldr	r1, [r0, #0]
 8004462:	68ca      	ldr	r2, [r1, #12]
 8004464:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004468:	60ca      	str	r2, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 800446a:	2220      	movs	r2, #32
 800446c:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 8004470:	f7ff fff4 	bl	800445c <HAL_UART_TxCpltCallback>
}
 8004474:	2000      	movs	r0, #0
 8004476:	bd08      	pop	{r3, pc}

08004478 <HAL_UART_RxCpltCallback>:
}
 8004478:	4770      	bx	lr

0800447a <HAL_UART_ErrorCallback>:
}
 800447a:	4770      	bx	lr

0800447c <UART_DMAAbortOnError>:
{
 800447c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800447e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxXferCount = 0x00U;
 8004480:	2300      	movs	r3, #0
 8004482:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004484:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 8004486:	f7ff fff8 	bl	800447a <HAL_UART_ErrorCallback>
}
 800448a:	bd08      	pop	{r3, pc}

0800448c <HAL_UARTEx_RxEventCallback>:
}
 800448c:	4770      	bx	lr

0800448e <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800448e:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8004492:	b2db      	uxtb	r3, r3
 8004494:	2b22      	cmp	r3, #34	@ 0x22
 8004496:	d169      	bne.n	800456c <UART_Receive_IT+0xde>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004498:	6883      	ldr	r3, [r0, #8]
 800449a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800449e:	d04f      	beq.n	8004540 <UART_Receive_IT+0xb2>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80044a0:	6a82      	ldr	r2, [r0, #40]	@ 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80044a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044a6:	d004      	beq.n	80044b2 <UART_Receive_IT+0x24>
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d156      	bne.n	800455a <UART_Receive_IT+0xcc>
 80044ac:	6903      	ldr	r3, [r0, #16]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d153      	bne.n	800455a <UART_Receive_IT+0xcc>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80044b2:	6803      	ldr	r3, [r0, #0]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 80044b8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80044ba:	3301      	adds	r3, #1
 80044bc:	6283      	str	r3, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 80044be:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	3b01      	subs	r3, #1
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d151      	bne.n	8004570 <UART_Receive_IT+0xe2>
{
 80044cc:	b500      	push	{lr}
 80044ce:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80044d0:	6802      	ldr	r2, [r0, #0]
 80044d2:	68d3      	ldr	r3, [r2, #12]
 80044d4:	f023 0320 	bic.w	r3, r3, #32
 80044d8:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80044da:	6802      	ldr	r2, [r0, #0]
 80044dc:	68d3      	ldr	r3, [r2, #12]
 80044de:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044e2:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80044e4:	6802      	ldr	r2, [r0, #0]
 80044e6:	6953      	ldr	r3, [r2, #20]
 80044e8:	f023 0301 	bic.w	r3, r3, #1
 80044ec:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80044ee:	2320      	movs	r3, #32
 80044f0:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044f4:	2300      	movs	r3, #0
 80044f6:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044f8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d133      	bne.n	8004566 <UART_Receive_IT+0xd8>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044fe:	2300      	movs	r3, #0
 8004500:	6303      	str	r3, [r0, #48]	@ 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004502:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004504:	f102 030c 	add.w	r3, r2, #12
 8004508:	e853 3f00 	ldrex	r3, [r3]
 800450c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004510:	320c      	adds	r2, #12
 8004512:	e842 3100 	strex	r1, r3, [r2]
 8004516:	2900      	cmp	r1, #0
 8004518:	d1f3      	bne.n	8004502 <UART_Receive_IT+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800451a:	6803      	ldr	r3, [r0, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	f012 0f10 	tst.w	r2, #16
 8004522:	d006      	beq.n	8004532 <UART_Receive_IT+0xa4>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004524:	2200      	movs	r2, #0
 8004526:	9201      	str	r2, [sp, #4]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	9201      	str	r2, [sp, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	9301      	str	r3, [sp, #4]
 8004530:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004532:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 8004534:	f7ff ffaa 	bl	800448c <HAL_UARTEx_RxEventCallback>
      return HAL_OK;
 8004538:	2000      	movs	r0, #0
}
 800453a:	b003      	add	sp, #12
 800453c:	f85d fb04 	ldr.w	pc, [sp], #4
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004540:	6902      	ldr	r2, [r0, #16]
 8004542:	2a00      	cmp	r2, #0
 8004544:	d1ac      	bne.n	80044a0 <UART_Receive_IT+0x12>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004546:	6a82      	ldr	r2, [r0, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004548:	6803      	ldr	r3, [r0, #0]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004550:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8004552:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004554:	3302      	adds	r3, #2
 8004556:	6283      	str	r3, [r0, #40]	@ 0x28
 8004558:	e7b1      	b.n	80044be <UART_Receive_IT+0x30>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800455a:	6803      	ldr	r3, [r0, #0]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004562:	7013      	strb	r3, [r2, #0]
 8004564:	e7a8      	b.n	80044b8 <UART_Receive_IT+0x2a>
        HAL_UART_RxCpltCallback(huart);
 8004566:	f7ff ff87 	bl	8004478 <HAL_UART_RxCpltCallback>
 800456a:	e7e5      	b.n	8004538 <UART_Receive_IT+0xaa>
    return HAL_BUSY;
 800456c:	2002      	movs	r0, #2
 800456e:	4770      	bx	lr
    return HAL_OK;
 8004570:	2000      	movs	r0, #0
}
 8004572:	4770      	bx	lr

08004574 <HAL_UART_IRQHandler>:
{
 8004574:	b510      	push	{r4, lr}
 8004576:	b082      	sub	sp, #8
 8004578:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800457a:	6802      	ldr	r2, [r0, #0]
 800457c:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800457e:	68d0      	ldr	r0, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004580:	6951      	ldr	r1, [r2, #20]
  if (errorflags == RESET)
 8004582:	f013 0f0f 	tst.w	r3, #15
 8004586:	d109      	bne.n	800459c <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004588:	f013 0f20 	tst.w	r3, #32
 800458c:	d00c      	beq.n	80045a8 <HAL_UART_IRQHandler+0x34>
 800458e:	f010 0f20 	tst.w	r0, #32
 8004592:	d009      	beq.n	80045a8 <HAL_UART_IRQHandler+0x34>
      UART_Receive_IT(huart);
 8004594:	4620      	mov	r0, r4
 8004596:	f7ff ff7a 	bl	800448e <UART_Receive_IT>
      return;
 800459a:	e016      	b.n	80045ca <HAL_UART_IRQHandler+0x56>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800459c:	f011 0101 	ands.w	r1, r1, #1
 80045a0:	d115      	bne.n	80045ce <HAL_UART_IRQHandler+0x5a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80045a2:	f410 7f90 	tst.w	r0, #288	@ 0x120
 80045a6:	d112      	bne.n	80045ce <HAL_UART_IRQHandler+0x5a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045a8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80045aa:	2901      	cmp	r1, #1
 80045ac:	d079      	beq.n	80046a2 <HAL_UART_IRQHandler+0x12e>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80045ae:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80045b2:	d003      	beq.n	80045bc <HAL_UART_IRQHandler+0x48>
 80045b4:	f010 0f80 	tst.w	r0, #128	@ 0x80
 80045b8:	f040 8113 	bne.w	80047e2 <HAL_UART_IRQHandler+0x26e>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80045bc:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80045c0:	d003      	beq.n	80045ca <HAL_UART_IRQHandler+0x56>
 80045c2:	f010 0f40 	tst.w	r0, #64	@ 0x40
 80045c6:	f040 8110 	bne.w	80047ea <HAL_UART_IRQHandler+0x276>
}
 80045ca:	b002      	add	sp, #8
 80045cc:	bd10      	pop	{r4, pc}
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80045ce:	f013 0f01 	tst.w	r3, #1
 80045d2:	d006      	beq.n	80045e2 <HAL_UART_IRQHandler+0x6e>
 80045d4:	f410 7f80 	tst.w	r0, #256	@ 0x100
 80045d8:	d003      	beq.n	80045e2 <HAL_UART_IRQHandler+0x6e>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80045da:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80045dc:	f042 0201 	orr.w	r2, r2, #1
 80045e0:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045e2:	f013 0f04 	tst.w	r3, #4
 80045e6:	d004      	beq.n	80045f2 <HAL_UART_IRQHandler+0x7e>
 80045e8:	b119      	cbz	r1, 80045f2 <HAL_UART_IRQHandler+0x7e>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80045ea:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80045ec:	f042 0202 	orr.w	r2, r2, #2
 80045f0:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045f2:	f013 0f02 	tst.w	r3, #2
 80045f6:	d004      	beq.n	8004602 <HAL_UART_IRQHandler+0x8e>
 80045f8:	b119      	cbz	r1, 8004602 <HAL_UART_IRQHandler+0x8e>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80045fa:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80045fc:	f042 0204 	orr.w	r2, r2, #4
 8004600:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004602:	f013 0f08 	tst.w	r3, #8
 8004606:	d007      	beq.n	8004618 <HAL_UART_IRQHandler+0xa4>
 8004608:	f010 0f20 	tst.w	r0, #32
 800460c:	d100      	bne.n	8004610 <HAL_UART_IRQHandler+0x9c>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800460e:	b119      	cbz	r1, 8004618 <HAL_UART_IRQHandler+0xa4>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004610:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004612:	f042 0208 	orr.w	r2, r2, #8
 8004616:	6462      	str	r2, [r4, #68]	@ 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004618:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800461a:	2a00      	cmp	r2, #0
 800461c:	d0d5      	beq.n	80045ca <HAL_UART_IRQHandler+0x56>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800461e:	f013 0f20 	tst.w	r3, #32
 8004622:	d002      	beq.n	800462a <HAL_UART_IRQHandler+0xb6>
 8004624:	f010 0f20 	tst.w	r0, #32
 8004628:	d129      	bne.n	800467e <HAL_UART_IRQHandler+0x10a>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800462a:	6823      	ldr	r3, [r4, #0]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004632:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004634:	f012 0f08 	tst.w	r2, #8
 8004638:	d100      	bne.n	800463c <HAL_UART_IRQHandler+0xc8>
 800463a:	b363      	cbz	r3, 8004696 <HAL_UART_IRQHandler+0x122>
        UART_EndRxTransfer(huart);
 800463c:	4620      	mov	r0, r4
 800463e:	f7ff fe35 	bl	80042ac <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004642:	6823      	ldr	r3, [r4, #0]
 8004644:	695b      	ldr	r3, [r3, #20]
 8004646:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800464a:	d020      	beq.n	800468e <HAL_UART_IRQHandler+0x11a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800464c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800464e:	f102 0314 	add.w	r3, r2, #20
 8004652:	e853 3f00 	ldrex	r3, [r3]
 8004656:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800465a:	3214      	adds	r2, #20
 800465c:	e842 3100 	strex	r1, r3, [r2]
 8004660:	2900      	cmp	r1, #0
 8004662:	d1f3      	bne.n	800464c <HAL_UART_IRQHandler+0xd8>
          if (huart->hdmarx != NULL)
 8004664:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004666:	b173      	cbz	r3, 8004686 <HAL_UART_IRQHandler+0x112>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004668:	4a62      	ldr	r2, [pc, #392]	@ (80047f4 <HAL_UART_IRQHandler+0x280>)
 800466a:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800466c:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800466e:	f7fe f869 	bl	8002744 <HAL_DMA_Abort_IT>
 8004672:	2800      	cmp	r0, #0
 8004674:	d0a9      	beq.n	80045ca <HAL_UART_IRQHandler+0x56>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004676:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8004678:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800467a:	4798      	blx	r3
 800467c:	e7a5      	b.n	80045ca <HAL_UART_IRQHandler+0x56>
        UART_Receive_IT(huart);
 800467e:	4620      	mov	r0, r4
 8004680:	f7ff ff05 	bl	800448e <UART_Receive_IT>
 8004684:	e7d1      	b.n	800462a <HAL_UART_IRQHandler+0xb6>
            HAL_UART_ErrorCallback(huart);
 8004686:	4620      	mov	r0, r4
 8004688:	f7ff fef7 	bl	800447a <HAL_UART_ErrorCallback>
 800468c:	e79d      	b.n	80045ca <HAL_UART_IRQHandler+0x56>
          HAL_UART_ErrorCallback(huart);
 800468e:	4620      	mov	r0, r4
 8004690:	f7ff fef3 	bl	800447a <HAL_UART_ErrorCallback>
 8004694:	e799      	b.n	80045ca <HAL_UART_IRQHandler+0x56>
        HAL_UART_ErrorCallback(huart);
 8004696:	4620      	mov	r0, r4
 8004698:	f7ff feef 	bl	800447a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800469c:	2300      	movs	r3, #0
 800469e:	6463      	str	r3, [r4, #68]	@ 0x44
    return;
 80046a0:	e793      	b.n	80045ca <HAL_UART_IRQHandler+0x56>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80046a2:	f013 0f10 	tst.w	r3, #16
 80046a6:	d082      	beq.n	80045ae <HAL_UART_IRQHandler+0x3a>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80046a8:	f010 0f10 	tst.w	r0, #16
 80046ac:	f43f af7f 	beq.w	80045ae <HAL_UART_IRQHandler+0x3a>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80046b0:	2300      	movs	r3, #0
 80046b2:	9301      	str	r3, [sp, #4]
 80046b4:	6813      	ldr	r3, [r2, #0]
 80046b6:	9301      	str	r3, [sp, #4]
 80046b8:	6853      	ldr	r3, [r2, #4]
 80046ba:	9301      	str	r3, [sp, #4]
 80046bc:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046be:	6953      	ldr	r3, [r2, #20]
 80046c0:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80046c4:	d051      	beq.n	800476a <HAL_UART_IRQHandler+0x1f6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80046c6:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80046c8:	6813      	ldr	r3, [r2, #0]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	f43f af7b 	beq.w	80045ca <HAL_UART_IRQHandler+0x56>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80046d4:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 80046d6:	4299      	cmp	r1, r3
 80046d8:	f67f af77 	bls.w	80045ca <HAL_UART_IRQHandler+0x56>
        huart->RxXferCount = nb_remaining_rx_data;
 80046dc:	85e3      	strh	r3, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80046de:	6993      	ldr	r3, [r2, #24]
 80046e0:	2b20      	cmp	r3, #32
 80046e2:	d037      	beq.n	8004754 <HAL_UART_IRQHandler+0x1e0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80046e4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046e6:	f102 030c 	add.w	r3, r2, #12
 80046ea:	e853 3f00 	ldrex	r3, [r3]
 80046ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046f2:	320c      	adds	r2, #12
 80046f4:	e842 3100 	strex	r1, r3, [r2]
 80046f8:	2900      	cmp	r1, #0
 80046fa:	d1f3      	bne.n	80046e4 <HAL_UART_IRQHandler+0x170>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046fc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046fe:	f102 0314 	add.w	r3, r2, #20
 8004702:	e853 3f00 	ldrex	r3, [r3]
 8004706:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800470a:	3214      	adds	r2, #20
 800470c:	e842 3100 	strex	r1, r3, [r2]
 8004710:	2900      	cmp	r1, #0
 8004712:	d1f3      	bne.n	80046fc <HAL_UART_IRQHandler+0x188>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004714:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004716:	f102 0314 	add.w	r3, r2, #20
 800471a:	e853 3f00 	ldrex	r3, [r3]
 800471e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004722:	3214      	adds	r2, #20
 8004724:	e842 3100 	strex	r1, r3, [r2]
 8004728:	2900      	cmp	r1, #0
 800472a:	d1f3      	bne.n	8004714 <HAL_UART_IRQHandler+0x1a0>
          huart->RxState = HAL_UART_STATE_READY;
 800472c:	2320      	movs	r3, #32
 800472e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004732:	2300      	movs	r3, #0
 8004734:	6323      	str	r3, [r4, #48]	@ 0x30
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004736:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004738:	f102 030c 	add.w	r3, r2, #12
 800473c:	e853 3f00 	ldrex	r3, [r3]
 8004740:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004744:	320c      	adds	r2, #12
 8004746:	e842 3100 	strex	r1, r3, [r2]
 800474a:	2900      	cmp	r1, #0
 800474c:	d1f3      	bne.n	8004736 <HAL_UART_IRQHandler+0x1c2>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800474e:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8004750:	f7fd ffd5 	bl	80026fe <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004754:	2302      	movs	r3, #2
 8004756:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004758:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 800475a:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800475c:	b29b      	uxth	r3, r3
 800475e:	1ac9      	subs	r1, r1, r3
 8004760:	b289      	uxth	r1, r1
 8004762:	4620      	mov	r0, r4
 8004764:	f7ff fe92 	bl	800448c <HAL_UARTEx_RxEventCallback>
      return;
 8004768:	e72f      	b.n	80045ca <HAL_UART_IRQHandler+0x56>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800476a:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 800476c:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800476e:	b29b      	uxth	r3, r3
 8004770:	1ac9      	subs	r1, r1, r3
 8004772:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8004774:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8004776:	b29b      	uxth	r3, r3
 8004778:	2b00      	cmp	r3, #0
 800477a:	f43f af26 	beq.w	80045ca <HAL_UART_IRQHandler+0x56>
          && (nb_rx_data > 0U))
 800477e:	2900      	cmp	r1, #0
 8004780:	f43f af23 	beq.w	80045ca <HAL_UART_IRQHandler+0x56>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004784:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004786:	f102 030c 	add.w	r3, r2, #12
 800478a:	e853 3f00 	ldrex	r3, [r3]
 800478e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004792:	320c      	adds	r2, #12
 8004794:	e842 3000 	strex	r0, r3, [r2]
 8004798:	2800      	cmp	r0, #0
 800479a:	d1f3      	bne.n	8004784 <HAL_UART_IRQHandler+0x210>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800479c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800479e:	f102 0314 	add.w	r3, r2, #20
 80047a2:	e853 3f00 	ldrex	r3, [r3]
 80047a6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047aa:	3214      	adds	r2, #20
 80047ac:	e842 3000 	strex	r0, r3, [r2]
 80047b0:	2800      	cmp	r0, #0
 80047b2:	d1f3      	bne.n	800479c <HAL_UART_IRQHandler+0x228>
        huart->RxState = HAL_UART_STATE_READY;
 80047b4:	2320      	movs	r3, #32
 80047b6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047ba:	2300      	movs	r3, #0
 80047bc:	6323      	str	r3, [r4, #48]	@ 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047be:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047c0:	f102 030c 	add.w	r3, r2, #12
 80047c4:	e853 3f00 	ldrex	r3, [r3]
 80047c8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047cc:	320c      	adds	r2, #12
 80047ce:	e842 3000 	strex	r0, r3, [r2]
 80047d2:	2800      	cmp	r0, #0
 80047d4:	d1f3      	bne.n	80047be <HAL_UART_IRQHandler+0x24a>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80047d6:	2302      	movs	r3, #2
 80047d8:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80047da:	4620      	mov	r0, r4
 80047dc:	f7ff fe56 	bl	800448c <HAL_UARTEx_RxEventCallback>
      return;
 80047e0:	e6f3      	b.n	80045ca <HAL_UART_IRQHandler+0x56>
    UART_Transmit_IT(huart);
 80047e2:	4620      	mov	r0, r4
 80047e4:	f7ff fd90 	bl	8004308 <UART_Transmit_IT>
    return;
 80047e8:	e6ef      	b.n	80045ca <HAL_UART_IRQHandler+0x56>
    UART_EndTransmit_IT(huart);
 80047ea:	4620      	mov	r0, r4
 80047ec:	f7ff fe37 	bl	800445e <UART_EndTransmit_IT>
    return;
 80047f0:	e6eb      	b.n	80045ca <HAL_UART_IRQHandler+0x56>
 80047f2:	bf00      	nop
 80047f4:	0800447d 	.word	0x0800447d

080047f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80047f8:	f7fd f8ba 	bl	8001970 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80047fc:	480b      	ldr	r0, [pc, #44]	@ (800482c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80047fe:	490c      	ldr	r1, [pc, #48]	@ (8004830 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8004800:	4a0c      	ldr	r2, [pc, #48]	@ (8004834 <LoopFillZerobss+0x16>)
  movs r3, #0
 8004802:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004804:	e002      	b.n	800480c <LoopCopyDataInit>

08004806 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004806:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004808:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800480a:	3304      	adds	r3, #4

0800480c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800480c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800480e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004810:	d3f9      	bcc.n	8004806 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004812:	4a09      	ldr	r2, [pc, #36]	@ (8004838 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8004814:	4c09      	ldr	r4, [pc, #36]	@ (800483c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004816:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004818:	e001      	b.n	800481e <LoopFillZerobss>

0800481a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800481a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800481c:	3204      	adds	r2, #4

0800481e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800481e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004820:	d3fb      	bcc.n	800481a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004822:	f000 f933 	bl	8004a8c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004826:	f7fc fb3d 	bl	8000ea4 <main>
  bx lr
 800482a:	4770      	bx	lr
  ldr r0, =_sdata
 800482c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004830:	200000f8 	.word	0x200000f8
  ldr r2, =_sidata
 8004834:	08004b38 	.word	0x08004b38
  ldr r2, =_sbss
 8004838:	200000f8 	.word	0x200000f8
  ldr r4, =_ebss
 800483c:	20000804 	.word	0x20000804

08004840 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004840:	e7fe      	b.n	8004840 <ADC1_2_IRQHandler>
	...

08004844 <_IQ18div>:
 8004844:	f091 0f00 	teq	r1, #0
 8004848:	bf04      	itt	eq
 800484a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800484e:	4770      	bxeq	lr
 8004850:	b510      	push	{r4, lr}
 8004852:	f04f 0e01 	mov.w	lr, #1
 8004856:	ea90 0f01 	teq	r0, r1
 800485a:	bf48      	it	mi
 800485c:	f04f 0e00 	movmi.w	lr, #0
 8004860:	2800      	cmp	r0, #0
 8004862:	bf48      	it	mi
 8004864:	4240      	negmi	r0, r0
 8004866:	2900      	cmp	r1, #0
 8004868:	bf48      	it	mi
 800486a:	4249      	negmi	r1, r1
 800486c:	fab0 f480 	clz	r4, r0
 8004870:	2c12      	cmp	r4, #18
 8004872:	bfa8      	it	ge
 8004874:	2412      	movge	r4, #18
 8004876:	fa00 f204 	lsl.w	r2, r0, r4
 800487a:	f1c4 0c12 	rsb	ip, r4, #18
 800487e:	fbb2 f0f1 	udiv	r0, r2, r1
 8004882:	fab0 f380 	clz	r3, r0
 8004886:	459c      	cmp	ip, r3
 8004888:	bfa4      	itt	ge
 800488a:	f1ce 4000 	rsbge	r0, lr, #2147483648	@ 0x80000000
 800488e:	bd10      	popge	{r4, pc}
 8004890:	fb01 2210 	mls	r2, r1, r0, r2
 8004894:	fab2 f482 	clz	r4, r2
 8004898:	4564      	cmp	r4, ip
 800489a:	da0e      	bge.n	80048ba <divfinished18>

0800489c <divmore18>:
 800489c:	ebac 0c04 	sub.w	ip, ip, r4
 80048a0:	fa02 f204 	lsl.w	r2, r2, r4
 80048a4:	fa00 f004 	lsl.w	r0, r0, r4
 80048a8:	fbb2 f3f1 	udiv	r3, r2, r1
 80048ac:	fb01 2213 	mls	r2, r1, r3, r2
 80048b0:	4418      	add	r0, r3
 80048b2:	fab2 f482 	clz	r4, r2
 80048b6:	4564      	cmp	r4, ip
 80048b8:	ddf0      	ble.n	800489c <divmore18>

080048ba <divfinished18>:
 80048ba:	fa02 f20c 	lsl.w	r2, r2, ip
 80048be:	fa00 f00c 	lsl.w	r0, r0, ip
 80048c2:	fbb2 f3f1 	udiv	r3, r2, r1
 80048c6:	4418      	add	r0, r3
 80048c8:	f09e 0f00 	teq	lr, #0
 80048cc:	bf08      	it	eq
 80048ce:	4240      	negeq	r0, r0
 80048d0:	bd10      	pop	{r4, pc}
 80048d2:	bf00      	nop

080048d4 <_IQ18mpy>:
 80048d4:	fb80 0101 	smull	r0, r1, r0, r1
 80048d8:	ea4f 4090 	mov.w	r0, r0, lsr #18
 80048dc:	eb00 3081 	add.w	r0, r0, r1, lsl #14
 80048e0:	4770      	bx	lr
 80048e2:	bf00      	nop

080048e4 <malloc>:
 80048e4:	4b02      	ldr	r3, [pc, #8]	@ (80048f0 <malloc+0xc>)
 80048e6:	4601      	mov	r1, r0
 80048e8:	6818      	ldr	r0, [r3, #0]
 80048ea:	f000 b825 	b.w	8004938 <_malloc_r>
 80048ee:	bf00      	nop
 80048f0:	200000a8 	.word	0x200000a8

080048f4 <sbrk_aligned>:
 80048f4:	b570      	push	{r4, r5, r6, lr}
 80048f6:	4e0f      	ldr	r6, [pc, #60]	@ (8004934 <sbrk_aligned+0x40>)
 80048f8:	460c      	mov	r4, r1
 80048fa:	6831      	ldr	r1, [r6, #0]
 80048fc:	4605      	mov	r5, r0
 80048fe:	b911      	cbnz	r1, 8004906 <sbrk_aligned+0x12>
 8004900:	f000 f8ae 	bl	8004a60 <_sbrk_r>
 8004904:	6030      	str	r0, [r6, #0]
 8004906:	4621      	mov	r1, r4
 8004908:	4628      	mov	r0, r5
 800490a:	f000 f8a9 	bl	8004a60 <_sbrk_r>
 800490e:	1c43      	adds	r3, r0, #1
 8004910:	d103      	bne.n	800491a <sbrk_aligned+0x26>
 8004912:	f04f 34ff 	mov.w	r4, #4294967295
 8004916:	4620      	mov	r0, r4
 8004918:	bd70      	pop	{r4, r5, r6, pc}
 800491a:	1cc4      	adds	r4, r0, #3
 800491c:	f024 0403 	bic.w	r4, r4, #3
 8004920:	42a0      	cmp	r0, r4
 8004922:	d0f8      	beq.n	8004916 <sbrk_aligned+0x22>
 8004924:	1a21      	subs	r1, r4, r0
 8004926:	4628      	mov	r0, r5
 8004928:	f000 f89a 	bl	8004a60 <_sbrk_r>
 800492c:	3001      	adds	r0, #1
 800492e:	d1f2      	bne.n	8004916 <sbrk_aligned+0x22>
 8004930:	e7ef      	b.n	8004912 <sbrk_aligned+0x1e>
 8004932:	bf00      	nop
 8004934:	200006bc 	.word	0x200006bc

08004938 <_malloc_r>:
 8004938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800493c:	1ccd      	adds	r5, r1, #3
 800493e:	f025 0503 	bic.w	r5, r5, #3
 8004942:	3508      	adds	r5, #8
 8004944:	2d0c      	cmp	r5, #12
 8004946:	bf38      	it	cc
 8004948:	250c      	movcc	r5, #12
 800494a:	2d00      	cmp	r5, #0
 800494c:	4606      	mov	r6, r0
 800494e:	db01      	blt.n	8004954 <_malloc_r+0x1c>
 8004950:	42a9      	cmp	r1, r5
 8004952:	d904      	bls.n	800495e <_malloc_r+0x26>
 8004954:	230c      	movs	r3, #12
 8004956:	6033      	str	r3, [r6, #0]
 8004958:	2000      	movs	r0, #0
 800495a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800495e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004a34 <_malloc_r+0xfc>
 8004962:	f000 f869 	bl	8004a38 <__malloc_lock>
 8004966:	f8d8 3000 	ldr.w	r3, [r8]
 800496a:	461c      	mov	r4, r3
 800496c:	bb44      	cbnz	r4, 80049c0 <_malloc_r+0x88>
 800496e:	4629      	mov	r1, r5
 8004970:	4630      	mov	r0, r6
 8004972:	f7ff ffbf 	bl	80048f4 <sbrk_aligned>
 8004976:	1c43      	adds	r3, r0, #1
 8004978:	4604      	mov	r4, r0
 800497a:	d158      	bne.n	8004a2e <_malloc_r+0xf6>
 800497c:	f8d8 4000 	ldr.w	r4, [r8]
 8004980:	4627      	mov	r7, r4
 8004982:	2f00      	cmp	r7, #0
 8004984:	d143      	bne.n	8004a0e <_malloc_r+0xd6>
 8004986:	2c00      	cmp	r4, #0
 8004988:	d04b      	beq.n	8004a22 <_malloc_r+0xea>
 800498a:	6823      	ldr	r3, [r4, #0]
 800498c:	4639      	mov	r1, r7
 800498e:	4630      	mov	r0, r6
 8004990:	eb04 0903 	add.w	r9, r4, r3
 8004994:	f000 f864 	bl	8004a60 <_sbrk_r>
 8004998:	4581      	cmp	r9, r0
 800499a:	d142      	bne.n	8004a22 <_malloc_r+0xea>
 800499c:	6821      	ldr	r1, [r4, #0]
 800499e:	4630      	mov	r0, r6
 80049a0:	1a6d      	subs	r5, r5, r1
 80049a2:	4629      	mov	r1, r5
 80049a4:	f7ff ffa6 	bl	80048f4 <sbrk_aligned>
 80049a8:	3001      	adds	r0, #1
 80049aa:	d03a      	beq.n	8004a22 <_malloc_r+0xea>
 80049ac:	6823      	ldr	r3, [r4, #0]
 80049ae:	442b      	add	r3, r5
 80049b0:	6023      	str	r3, [r4, #0]
 80049b2:	f8d8 3000 	ldr.w	r3, [r8]
 80049b6:	685a      	ldr	r2, [r3, #4]
 80049b8:	bb62      	cbnz	r2, 8004a14 <_malloc_r+0xdc>
 80049ba:	f8c8 7000 	str.w	r7, [r8]
 80049be:	e00f      	b.n	80049e0 <_malloc_r+0xa8>
 80049c0:	6822      	ldr	r2, [r4, #0]
 80049c2:	1b52      	subs	r2, r2, r5
 80049c4:	d420      	bmi.n	8004a08 <_malloc_r+0xd0>
 80049c6:	2a0b      	cmp	r2, #11
 80049c8:	d917      	bls.n	80049fa <_malloc_r+0xc2>
 80049ca:	1961      	adds	r1, r4, r5
 80049cc:	42a3      	cmp	r3, r4
 80049ce:	6025      	str	r5, [r4, #0]
 80049d0:	bf18      	it	ne
 80049d2:	6059      	strne	r1, [r3, #4]
 80049d4:	6863      	ldr	r3, [r4, #4]
 80049d6:	bf08      	it	eq
 80049d8:	f8c8 1000 	streq.w	r1, [r8]
 80049dc:	5162      	str	r2, [r4, r5]
 80049de:	604b      	str	r3, [r1, #4]
 80049e0:	4630      	mov	r0, r6
 80049e2:	f000 f82f 	bl	8004a44 <__malloc_unlock>
 80049e6:	f104 000b 	add.w	r0, r4, #11
 80049ea:	1d23      	adds	r3, r4, #4
 80049ec:	f020 0007 	bic.w	r0, r0, #7
 80049f0:	1ac2      	subs	r2, r0, r3
 80049f2:	bf1c      	itt	ne
 80049f4:	1a1b      	subne	r3, r3, r0
 80049f6:	50a3      	strne	r3, [r4, r2]
 80049f8:	e7af      	b.n	800495a <_malloc_r+0x22>
 80049fa:	6862      	ldr	r2, [r4, #4]
 80049fc:	42a3      	cmp	r3, r4
 80049fe:	bf0c      	ite	eq
 8004a00:	f8c8 2000 	streq.w	r2, [r8]
 8004a04:	605a      	strne	r2, [r3, #4]
 8004a06:	e7eb      	b.n	80049e0 <_malloc_r+0xa8>
 8004a08:	4623      	mov	r3, r4
 8004a0a:	6864      	ldr	r4, [r4, #4]
 8004a0c:	e7ae      	b.n	800496c <_malloc_r+0x34>
 8004a0e:	463c      	mov	r4, r7
 8004a10:	687f      	ldr	r7, [r7, #4]
 8004a12:	e7b6      	b.n	8004982 <_malloc_r+0x4a>
 8004a14:	461a      	mov	r2, r3
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	42a3      	cmp	r3, r4
 8004a1a:	d1fb      	bne.n	8004a14 <_malloc_r+0xdc>
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	6053      	str	r3, [r2, #4]
 8004a20:	e7de      	b.n	80049e0 <_malloc_r+0xa8>
 8004a22:	230c      	movs	r3, #12
 8004a24:	4630      	mov	r0, r6
 8004a26:	6033      	str	r3, [r6, #0]
 8004a28:	f000 f80c 	bl	8004a44 <__malloc_unlock>
 8004a2c:	e794      	b.n	8004958 <_malloc_r+0x20>
 8004a2e:	6005      	str	r5, [r0, #0]
 8004a30:	e7d6      	b.n	80049e0 <_malloc_r+0xa8>
 8004a32:	bf00      	nop
 8004a34:	200006c0 	.word	0x200006c0

08004a38 <__malloc_lock>:
 8004a38:	4801      	ldr	r0, [pc, #4]	@ (8004a40 <__malloc_lock+0x8>)
 8004a3a:	f000 b84b 	b.w	8004ad4 <__retarget_lock_acquire_recursive>
 8004a3e:	bf00      	nop
 8004a40:	20000800 	.word	0x20000800

08004a44 <__malloc_unlock>:
 8004a44:	4801      	ldr	r0, [pc, #4]	@ (8004a4c <__malloc_unlock+0x8>)
 8004a46:	f000 b846 	b.w	8004ad6 <__retarget_lock_release_recursive>
 8004a4a:	bf00      	nop
 8004a4c:	20000800 	.word	0x20000800

08004a50 <memset>:
 8004a50:	4603      	mov	r3, r0
 8004a52:	4402      	add	r2, r0
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d100      	bne.n	8004a5a <memset+0xa>
 8004a58:	4770      	bx	lr
 8004a5a:	f803 1b01 	strb.w	r1, [r3], #1
 8004a5e:	e7f9      	b.n	8004a54 <memset+0x4>

08004a60 <_sbrk_r>:
 8004a60:	b538      	push	{r3, r4, r5, lr}
 8004a62:	2300      	movs	r3, #0
 8004a64:	4d05      	ldr	r5, [pc, #20]	@ (8004a7c <_sbrk_r+0x1c>)
 8004a66:	4604      	mov	r4, r0
 8004a68:	4608      	mov	r0, r1
 8004a6a:	602b      	str	r3, [r5, #0]
 8004a6c:	f7fc ff5c 	bl	8001928 <_sbrk>
 8004a70:	1c43      	adds	r3, r0, #1
 8004a72:	d102      	bne.n	8004a7a <_sbrk_r+0x1a>
 8004a74:	682b      	ldr	r3, [r5, #0]
 8004a76:	b103      	cbz	r3, 8004a7a <_sbrk_r+0x1a>
 8004a78:	6023      	str	r3, [r4, #0]
 8004a7a:	bd38      	pop	{r3, r4, r5, pc}
 8004a7c:	200007fc 	.word	0x200007fc

08004a80 <__errno>:
 8004a80:	4b01      	ldr	r3, [pc, #4]	@ (8004a88 <__errno+0x8>)
 8004a82:	6818      	ldr	r0, [r3, #0]
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop
 8004a88:	200000a8 	.word	0x200000a8

08004a8c <__libc_init_array>:
 8004a8c:	b570      	push	{r4, r5, r6, lr}
 8004a8e:	2600      	movs	r6, #0
 8004a90:	4d0c      	ldr	r5, [pc, #48]	@ (8004ac4 <__libc_init_array+0x38>)
 8004a92:	4c0d      	ldr	r4, [pc, #52]	@ (8004ac8 <__libc_init_array+0x3c>)
 8004a94:	1b64      	subs	r4, r4, r5
 8004a96:	10a4      	asrs	r4, r4, #2
 8004a98:	42a6      	cmp	r6, r4
 8004a9a:	d109      	bne.n	8004ab0 <__libc_init_array+0x24>
 8004a9c:	f000 f81c 	bl	8004ad8 <_init>
 8004aa0:	2600      	movs	r6, #0
 8004aa2:	4d0a      	ldr	r5, [pc, #40]	@ (8004acc <__libc_init_array+0x40>)
 8004aa4:	4c0a      	ldr	r4, [pc, #40]	@ (8004ad0 <__libc_init_array+0x44>)
 8004aa6:	1b64      	subs	r4, r4, r5
 8004aa8:	10a4      	asrs	r4, r4, #2
 8004aaa:	42a6      	cmp	r6, r4
 8004aac:	d105      	bne.n	8004aba <__libc_init_array+0x2e>
 8004aae:	bd70      	pop	{r4, r5, r6, pc}
 8004ab0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ab4:	4798      	blx	r3
 8004ab6:	3601      	adds	r6, #1
 8004ab8:	e7ee      	b.n	8004a98 <__libc_init_array+0xc>
 8004aba:	f855 3b04 	ldr.w	r3, [r5], #4
 8004abe:	4798      	blx	r3
 8004ac0:	3601      	adds	r6, #1
 8004ac2:	e7f2      	b.n	8004aaa <__libc_init_array+0x1e>
 8004ac4:	08004b30 	.word	0x08004b30
 8004ac8:	08004b30 	.word	0x08004b30
 8004acc:	08004b30 	.word	0x08004b30
 8004ad0:	08004b34 	.word	0x08004b34

08004ad4 <__retarget_lock_acquire_recursive>:
 8004ad4:	4770      	bx	lr

08004ad6 <__retarget_lock_release_recursive>:
 8004ad6:	4770      	bx	lr

08004ad8 <_init>:
 8004ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ada:	bf00      	nop
 8004adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ade:	bc08      	pop	{r3}
 8004ae0:	469e      	mov	lr, r3
 8004ae2:	4770      	bx	lr

08004ae4 <_fini>:
 8004ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ae6:	bf00      	nop
 8004ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aea:	bc08      	pop	{r3}
 8004aec:	469e      	mov	lr, r3
 8004aee:	4770      	bx	lr
