# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/kapil/OneDrive - IIT Kanpur/MS IITK/VLSI/IITK/prep 2023/Projects/Processor/processor designing/processor designing.srcs/sources_1/new/top.v" \
"../../../../processor designing.srcs/sources_1/new/top.v" \
"../../../../processor designing.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
