{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727424866848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727424866850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 27 02:14:26 2024 " "Processing started: Fri Sep 27 02:14:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727424866850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1727424866850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_AES -c CPU_AES --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_AES -c CPU_AES --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1727424866850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1727424867992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1727424867992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727424893798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727424893798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727424893804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727424893804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file packingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PackingUnit " "Found entity 1: PackingUnit" {  } { { "PackingUnit.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/PackingUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727424893810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727424893810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallelalus.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallelalus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallelALUs " "Found entity 1: parallelALUs" {  } { { "parallelALUs.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/parallelALUs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727424893815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727424893815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packingunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file packingunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PackingUnit_tb " "Found entity 1: PackingUnit_tb" {  } { { "PackingUnit_tb.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/PackingUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727424893821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727424893821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallelalus_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallelalus_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallelALUs_tb " "Found entity 1: parallelALUs_tb" {  } { { "parallelALUs_tb.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/parallelALUs_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727424893825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727424893825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "columnmaker.sv 1 1 " "Found 1 design units, including 1 entities, in source file columnmaker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Columnmaker " "Found entity 1: Columnmaker" {  } { { "Columnmaker.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/Columnmaker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727424893830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727424893830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "columnmaker_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file columnmaker_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Columnmaker_tb " "Found entity 1: Columnmaker_tb" {  } { { "Columnmaker_tb.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/Columnmaker_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727424893835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727424893835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parallelALUs " "Elaborating entity \"parallelALUs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1727424893984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Columnmaker Columnmaker:Columnmaker_test0 " "Elaborating entity \"Columnmaker\" for hierarchy \"Columnmaker:Columnmaker_test0\"" {  } { { "parallelALUs.sv" "Columnmaker_test0" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/parallelALUs.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727424893992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_p0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_p0\"" {  } { { "parallelALUs.sv" "ALU_p0" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/parallelALUs.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727424893998 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mix_columns_matrix ALU.sv(20) " "Verilog HDL or VHDL warning at ALU.sv(20): object \"mix_columns_matrix\" assigned a value but never read" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727424894105 "|parallelALUs|ALU:ALU_p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.sv(250) " "Verilog HDL assignment warning at ALU.sv(250): truncated value with size 32 to match size of target (8)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727424894105 "|parallelALUs|ALU:ALU_p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempA ALU.sv(160) " "Verilog HDL Always Construct warning at ALU.sv(160): inferring latch(es) for variable \"tempA\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727424894105 "|parallelALUs|ALU:ALU_p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempB ALU.sv(160) " "Verilog HDL Always Construct warning at ALU.sv(160): inferring latch(es) for variable \"tempB\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727424894105 "|parallelALUs|ALU:ALU_p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempC ALU.sv(160) " "Verilog HDL Always Construct warning at ALU.sv(160): inferring latch(es) for variable \"tempC\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727424894105 "|parallelALUs|ALU:ALU_p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempD ALU.sv(160) " "Verilog HDL Always Construct warning at ALU.sv(160): inferring latch(es) for variable \"tempD\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727424894106 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempD\[0\] ALU.sv(160) " "Inferred latch for \"tempD\[0\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894106 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempD\[1\] ALU.sv(160) " "Inferred latch for \"tempD\[1\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894106 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempD\[2\] ALU.sv(160) " "Inferred latch for \"tempD\[2\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894106 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempD\[3\] ALU.sv(160) " "Inferred latch for \"tempD\[3\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894106 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempD\[4\] ALU.sv(160) " "Inferred latch for \"tempD\[4\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894106 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempD\[5\] ALU.sv(160) " "Inferred latch for \"tempD\[5\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894106 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempD\[6\] ALU.sv(160) " "Inferred latch for \"tempD\[6\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894107 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempD\[7\] ALU.sv(160) " "Inferred latch for \"tempD\[7\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894107 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempC\[0\] ALU.sv(160) " "Inferred latch for \"tempC\[0\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894107 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempC\[1\] ALU.sv(160) " "Inferred latch for \"tempC\[1\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894107 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempC\[2\] ALU.sv(160) " "Inferred latch for \"tempC\[2\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894107 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempC\[3\] ALU.sv(160) " "Inferred latch for \"tempC\[3\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894107 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempC\[4\] ALU.sv(160) " "Inferred latch for \"tempC\[4\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894107 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempC\[5\] ALU.sv(160) " "Inferred latch for \"tempC\[5\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894107 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempC\[6\] ALU.sv(160) " "Inferred latch for \"tempC\[6\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894108 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempC\[7\] ALU.sv(160) " "Inferred latch for \"tempC\[7\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894108 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB\[0\] ALU.sv(160) " "Inferred latch for \"tempB\[0\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894108 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB\[1\] ALU.sv(160) " "Inferred latch for \"tempB\[1\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894108 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB\[2\] ALU.sv(160) " "Inferred latch for \"tempB\[2\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894108 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB\[3\] ALU.sv(160) " "Inferred latch for \"tempB\[3\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894108 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB\[4\] ALU.sv(160) " "Inferred latch for \"tempB\[4\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894109 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB\[5\] ALU.sv(160) " "Inferred latch for \"tempB\[5\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894109 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB\[6\] ALU.sv(160) " "Inferred latch for \"tempB\[6\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894109 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempB\[7\] ALU.sv(160) " "Inferred latch for \"tempB\[7\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894109 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[0\] ALU.sv(160) " "Inferred latch for \"tempA\[0\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894109 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[1\] ALU.sv(160) " "Inferred latch for \"tempA\[1\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894109 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[2\] ALU.sv(160) " "Inferred latch for \"tempA\[2\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894109 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[3\] ALU.sv(160) " "Inferred latch for \"tempA\[3\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894109 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[4\] ALU.sv(160) " "Inferred latch for \"tempA\[4\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894109 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[5\] ALU.sv(160) " "Inferred latch for \"tempA\[5\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894109 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[6\] ALU.sv(160) " "Inferred latch for \"tempA\[6\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894110 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[7\] ALU.sv(160) " "Inferred latch for \"tempA\[7\]\" at ALU.sv(160)" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan_Gomez/Documents/cpuAES/ALU.sv" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727424894110 "|parallelALUs|ALU:ALU_p0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mix_columns_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mix_columns_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727424894110 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "xtime2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"xtime2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727424894110 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "xtime3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"xtime3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727424894110 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "xtime14 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"xtime14\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727424894110 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "xtime13 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"xtime13\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727424894110 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "xtime11 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"xtime11\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727424894110 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "xtime9 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"xtime9\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727424894110 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sbox " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sbox\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727424894110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727424896050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 27 02:14:56 2024 " "Processing ended: Fri Sep 27 02:14:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727424896050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727424896050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727424896050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727424896050 ""}
