#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x100d32810 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x100d32990 .scope module, "testbench" "testbench" 3 81;
 .timescale 0 0;
L_0xb84405500 .functor BUFZ 1, L_0xb854394a0, C4<0>, C4<0>, C4<0>;
L_0xb84405570 .functor BUFZ 32, L_0xb8543ada0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xb84467480_0 .net "DataAdr", 31 0, v0xb8445e4e0_0;  1 drivers
v0xb84467520_0 .net "MemWrite", 0 0, L_0xb85439720;  1 drivers
v0xb844675c0_0 .net "WriteData", 31 0, L_0xb85439fe0;  1 drivers
v0xb84467660_0 .var "clk", 0 0;
v0xb84467700_0 .net "opcode", 6 0, L_0xb8543b160;  1 drivers
v0xb844677a0_0 .var "reset", 0 0;
v0xb84467840_0 .net "wb_rd", 4 0, L_0xb8543b0c0;  1 drivers
v0xb844678e0_0 .net "wb_val", 31 0, L_0xb84405570;  1 drivers
v0xb84467980_0 .net "wb_we", 0 0, L_0xb84405500;  1 drivers
E_0xb85433a80 .event negedge, v0xb8445c280_0;
S_0x100d33c50 .scope module, "dut" "top" 3 90, 3 135 0, S_0x100d32990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0xb84466f80_0 .net "DataAdr", 31 0, v0xb8445e4e0_0;  alias, 1 drivers
v0xb84467020_0 .net "Instr", 31 0, L_0xb84405420;  1 drivers
v0xb844670c0_0 .net "MemWrite", 0 0, L_0xb85439720;  alias, 1 drivers
v0xb84467160_0 .net "PC", 31 0, v0xb84464000_0;  1 drivers
v0xb84467200_0 .net "ReadData", 31 0, L_0xb84405490;  1 drivers
v0xb844672a0_0 .net "WriteData", 31 0, L_0xb85439fe0;  alias, 1 drivers
v0xb84467340_0 .net "clk", 0 0, v0xb84467660_0;  1 drivers
v0xb844673e0_0 .net "reset", 0 0, v0xb844677a0_0;  1 drivers
S_0x100d24870 .scope module, "dmem" "dmem" 3 145, 3 405 0, S_0x100d33c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 32 "rd";
L_0xb84405490 .functor BUFZ 32, L_0xb8543af80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x100d33dd0 .array "RAM", 63 0, 31 0;
v0x100d30100_0 .net *"_ivl_0", 31 0, L_0xb8543af80;  1 drivers
v0xb8445c000_0 .net *"_ivl_2", 31 0, L_0xb85411ae0;  1 drivers
v0xb8445c0a0_0 .net *"_ivl_4", 29 0, L_0xb8543b020;  1 drivers
L_0xb848443b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xb8445c140_0 .net *"_ivl_6", 1 0, L_0xb848443b8;  1 drivers
v0xb8445c1e0_0 .net "a", 31 0, v0xb8445e4e0_0;  alias, 1 drivers
v0xb8445c280_0 .net "clk", 0 0, v0xb84467660_0;  alias, 1 drivers
v0xb8445c320_0 .net "rd", 31 0, L_0xb84405490;  alias, 1 drivers
v0xb8445c3c0_0 .net "reset", 0 0, v0xb844677a0_0;  alias, 1 drivers
v0xb8445c460_0 .net "wd", 31 0, L_0xb85439fe0;  alias, 1 drivers
v0xb8445c500_0 .net "we", 0 0, L_0xb85439720;  alias, 1 drivers
E_0xb85433ac0 .event posedge, v0xb8445c280_0;
L_0xb8543af80 .array/port v0x100d33dd0, L_0xb85411ae0;
L_0xb8543b020 .part v0xb8445e4e0_0, 2, 30;
L_0xb85411ae0 .concat [ 30 2 0 0], L_0xb8543b020, L_0xb848443b8;
S_0x100d249f0 .scope module, "imem" "imem" 3 144, 3 394 0, S_0x100d33c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0xb84405420 .functor BUFZ 32, L_0xb8543ae40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xb8445c5a0 .array "RAM", 63 0, 31 0;
v0xb8445c640_0 .net *"_ivl_0", 31 0, L_0xb8543ae40;  1 drivers
v0xb8445c6e0_0 .net *"_ivl_2", 31 0, L_0xb85411a40;  1 drivers
v0xb8445c780_0 .net *"_ivl_4", 29 0, L_0xb8543aee0;  1 drivers
L_0xb84844370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xb8445c820_0 .net *"_ivl_6", 1 0, L_0xb84844370;  1 drivers
v0xb8445c8c0_0 .net "a", 31 0, v0xb84464000_0;  alias, 1 drivers
v0xb8445c960_0 .net "rd", 31 0, L_0xb84405420;  alias, 1 drivers
L_0xb8543ae40 .array/port v0xb8445c5a0, L_0xb85411a40;
L_0xb8543aee0 .part v0xb84464000_0, 2, 30;
L_0xb85411a40 .concat [ 30 2 0 0], L_0xb8543aee0, L_0xb84844370;
S_0x100d205f0 .scope module, "rvsingle" "riscvsingle" 3 142, 3 148 0, S_0x100d33c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0xb84466580_0 .net "ALUControl", 4 0, v0xb8445ca00_0;  1 drivers
v0xb84466620_0 .net "ALUResult", 31 0, v0xb8445e4e0_0;  alias, 1 drivers
v0xb844666c0_0 .net "ALUSrc", 0 0, L_0xb85439680;  1 drivers
v0xb84466760_0 .net "ImmSrc", 1 0, L_0xb854395e0;  1 drivers
v0xb84466800_0 .net "Instr", 31 0, L_0xb84405420;  alias, 1 drivers
v0xb844668a0_0 .net "Jump", 0 0, L_0xb854399a0;  1 drivers
v0xb84466940_0 .net "MemWrite", 0 0, L_0xb85439720;  alias, 1 drivers
v0xb844669e0_0 .net "PC", 31 0, v0xb84464000_0;  alias, 1 drivers
v0xb84466a80_0 .net "PCSrc", 0 0, L_0xb844052d0;  1 drivers
v0xb84466b20_0 .net "ReadData", 31 0, L_0xb84405490;  alias, 1 drivers
v0xb84466bc0_0 .net "RegWrite", 0 0, L_0xb854394a0;  1 drivers
v0xb84466c60_0 .net "ResultSrc", 1 0, L_0xb854397c0;  1 drivers
v0xb84466d00_0 .net "WriteData", 31 0, L_0xb85439fe0;  alias, 1 drivers
v0xb84466da0_0 .net "Zero", 0 0, L_0xb84467b60;  1 drivers
v0xb84466e40_0 .net "clk", 0 0, v0xb84467660_0;  alias, 1 drivers
v0xb84466ee0_0 .net "reset", 0 0, v0xb844677a0_0;  alias, 1 drivers
L_0xb85439b80 .part L_0xb84405420, 0, 7;
L_0xb85439c20 .part L_0xb84405420, 12, 3;
L_0xb85439cc0 .part L_0xb84405420, 25, 7;
S_0x100d20770 .scope module, "c" "controller" 3 159, 3 170 0, S_0x100d205f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "Instr_funct7";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 5 "ALUControl";
L_0xb84405260 .functor AND 1, L_0xb85439860, L_0xb84467b60, C4<1>, C4<1>;
L_0xb844052d0 .functor OR 1, L_0xb84405260, L_0xb854399a0, C4<0>, C4<0>;
v0xb8445d5e0_0 .net "ALUControl", 4 0, v0xb8445ca00_0;  alias, 1 drivers
v0xb8445d680_0 .net "ALUOp", 1 0, L_0xb85439900;  1 drivers
v0xb8445d720_0 .net "ALUSrc", 0 0, L_0xb85439680;  alias, 1 drivers
v0xb8445d7c0_0 .net "Branch", 0 0, L_0xb85439860;  1 drivers
v0xb8445d860_0 .net "ImmSrc", 1 0, L_0xb854395e0;  alias, 1 drivers
v0xb8445d900_0 .net "Instr_funct7", 6 0, L_0xb85439cc0;  1 drivers
v0xb8445d9a0_0 .net "Jump", 0 0, L_0xb854399a0;  alias, 1 drivers
v0xb8445da40_0 .net "MemWrite", 0 0, L_0xb85439720;  alias, 1 drivers
v0xb8445dae0_0 .net "PCSrc", 0 0, L_0xb844052d0;  alias, 1 drivers
v0xb8445db80_0 .net "RegWrite", 0 0, L_0xb854394a0;  alias, 1 drivers
v0xb8445dc20_0 .net "ResultSrc", 1 0, L_0xb854397c0;  alias, 1 drivers
v0xb8445dcc0_0 .net "Zero", 0 0, L_0xb84467b60;  alias, 1 drivers
v0xb8445dd60_0 .net *"_ivl_0", 0 0, L_0xb84405260;  1 drivers
v0xb8445de00_0 .net "funct3", 2 0, L_0xb85439c20;  1 drivers
v0xb8445dea0_0 .net "op", 6 0, L_0xb85439b80;  1 drivers
S_0x100d25280 .scope module, "ad" "aludec" 3 186, 3 218 0, S_0x100d20770;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 5 "ALUControl";
P_0x100d35a20 .param/l "ALU_ABS" 1 3 243, C4<10001>;
P_0x100d35a60 .param/l "ALU_ADD" 1 3 225, C4<00000>;
P_0x100d35aa0 .param/l "ALU_AND" 1 3 227, C4<00010>;
P_0x100d35ae0 .param/l "ALU_ANDN" 1 3 234, C4<01000>;
P_0x100d35b20 .param/l "ALU_MAX" 1 3 238, C4<01100>;
P_0x100d35b60 .param/l "ALU_MAXU" 1 3 240, C4<01110>;
P_0x100d35ba0 .param/l "ALU_MIN" 1 3 237, C4<01011>;
P_0x100d35be0 .param/l "ALU_MINU" 1 3 239, C4<01101>;
P_0x100d35c20 .param/l "ALU_OR" 1 3 228, C4<00011>;
P_0x100d35c60 .param/l "ALU_ORN" 1 3 235, C4<01001>;
P_0x100d35ca0 .param/l "ALU_ROL" 1 3 241, C4<01111>;
P_0x100d35ce0 .param/l "ALU_ROR" 1 3 242, C4<10000>;
P_0x100d35d20 .param/l "ALU_SLL" 1 3 231, C4<00110>;
P_0x100d35d60 .param/l "ALU_SLT" 1 3 230, C4<00101>;
P_0x100d35da0 .param/l "ALU_SRL" 1 3 232, C4<00111>;
P_0x100d35de0 .param/l "ALU_SUB" 1 3 226, C4<00001>;
P_0x100d35e20 .param/l "ALU_XNOR" 1 3 236, C4<01010>;
P_0x100d35e60 .param/l "ALU_XOR" 1 3 229, C4<00100>;
L_0xb844051f0 .functor AND 1, L_0xb85439a40, L_0xb85439ae0, C4<1>, C4<1>;
v0xb8445ca00_0 .var "ALUControl", 4 0;
v0xb8445caa0_0 .net "ALUOp", 1 0, L_0xb85439900;  alias, 1 drivers
v0xb8445cb40_0 .net "RtypeSub", 0 0, L_0xb844051f0;  1 drivers
v0xb8445cbe0_0 .net *"_ivl_1", 0 0, L_0xb85439a40;  1 drivers
v0xb8445cc80_0 .net *"_ivl_3", 0 0, L_0xb85439ae0;  1 drivers
v0xb8445cd20_0 .net "funct3", 2 0, L_0xb85439c20;  alias, 1 drivers
v0xb8445cdc0_0 .net "funct7", 6 0, L_0xb85439cc0;  alias, 1 drivers
v0xb8445ce60_0 .net "op", 6 0, L_0xb85439b80;  alias, 1 drivers
E_0xb85433b00/0 .event anyedge, v0xb8445ce60_0, v0xb8445cdc0_0, v0xb8445cd20_0, v0xb8445caa0_0;
E_0xb85433b00/1 .event anyedge, v0xb8445cb40_0;
E_0xb85433b00 .event/or E_0xb85433b00/0, E_0xb85433b00/1;
L_0xb85439a40 .part L_0xb85439cc0, 5, 1;
L_0xb85439ae0 .part L_0xb85439b80, 5, 1;
S_0x100d35f20 .scope module, "md" "maindec" 3 184, 3 191 0, S_0x100d20770;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v0xb8445cf00_0 .net "ALUOp", 1 0, L_0xb85439900;  alias, 1 drivers
v0xb8445cfa0_0 .net "ALUSrc", 0 0, L_0xb85439680;  alias, 1 drivers
v0xb8445d040_0 .net "Branch", 0 0, L_0xb85439860;  alias, 1 drivers
v0xb8445d0e0_0 .net "ImmSrc", 1 0, L_0xb854395e0;  alias, 1 drivers
v0xb8445d180_0 .net "Jump", 0 0, L_0xb854399a0;  alias, 1 drivers
v0xb8445d220_0 .net "MemWrite", 0 0, L_0xb85439720;  alias, 1 drivers
v0xb8445d2c0_0 .net "RegWrite", 0 0, L_0xb854394a0;  alias, 1 drivers
v0xb8445d360_0 .net "ResultSrc", 1 0, L_0xb854397c0;  alias, 1 drivers
v0xb8445d400_0 .net *"_ivl_10", 10 0, v0xb8445d4a0_0;  1 drivers
v0xb8445d4a0_0 .var "controls", 10 0;
v0xb8445d540_0 .net "op", 6 0, L_0xb85439b80;  alias, 1 drivers
E_0xb85433b40 .event anyedge, v0xb8445ce60_0;
L_0xb854394a0 .part v0xb8445d4a0_0, 10, 1;
L_0xb854395e0 .part v0xb8445d4a0_0, 8, 2;
L_0xb85439680 .part v0xb8445d4a0_0, 7, 1;
L_0xb85439720 .part v0xb8445d4a0_0, 6, 1;
L_0xb854397c0 .part v0xb8445d4a0_0, 4, 2;
L_0xb85439860 .part v0xb8445d4a0_0, 3, 1;
L_0xb85439900 .part v0xb8445d4a0_0, 1, 2;
L_0xb854399a0 .part v0xb8445d4a0_0, 0, 1;
S_0x100d25400 .scope module, "dp" "datapath" 3 163, 3 286 0, S_0x100d205f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 5 "ALUControl";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 32 "ALUResult";
    .port_info 12 /OUTPUT 32 "WriteData";
    .port_info 13 /INPUT 32 "ReadData";
v0xb84465860_0 .net "ALUControl", 4 0, v0xb8445ca00_0;  alias, 1 drivers
v0xb84465900_0 .net "ALUResult", 31 0, v0xb8445e4e0_0;  alias, 1 drivers
v0xb844659a0_0 .net "ALUSrc", 0 0, L_0xb85439680;  alias, 1 drivers
v0xb84465a40_0 .net "ImmExt", 31 0, v0xb8445f660_0;  1 drivers
v0xb84465ae0_0 .net "ImmSrc", 1 0, L_0xb854395e0;  alias, 1 drivers
v0xb84465b80_0 .net "Instr", 31 0, L_0xb84405420;  alias, 1 drivers
v0xb84465c20_0 .net "PC", 31 0, v0xb84464000_0;  alias, 1 drivers
v0xb84465cc0_0 .net "PCNext", 31 0, L_0xb85439d60;  1 drivers
v0xb84465d60_0 .net "PCPlus4", 31 0, L_0xb85411040;  1 drivers
v0xb84465e00_0 .net "PCSrc", 0 0, L_0xb844052d0;  alias, 1 drivers
v0xb84465ea0_0 .net "PCTarget", 31 0, L_0xb854110e0;  1 drivers
v0xb84465f40_0 .net "ReadData", 31 0, L_0xb84405490;  alias, 1 drivers
v0xb84465fe0_0 .net "RegWrite", 0 0, L_0xb854394a0;  alias, 1 drivers
v0xb84466080_0 .net "Result", 31 0, L_0xb8543ada0;  1 drivers
v0xb84466120_0 .net "ResultSrc", 1 0, L_0xb854397c0;  alias, 1 drivers
v0xb844661c0_0 .net "SrcA", 31 0, L_0xb85439ea0;  1 drivers
v0xb84466260_0 .net "SrcB", 31 0, L_0xb8543ab20;  1 drivers
v0xb84466300_0 .net "WriteData", 31 0, L_0xb85439fe0;  alias, 1 drivers
v0xb844663a0_0 .net "Zero", 0 0, L_0xb84467b60;  alias, 1 drivers
v0xb84466440_0 .net "clk", 0 0, v0xb84467660_0;  alias, 1 drivers
v0xb844664e0_0 .net "reset", 0 0, v0xb844677a0_0;  alias, 1 drivers
L_0xb8543a080 .part L_0xb84405420, 15, 5;
L_0xb8543a120 .part L_0xb84405420, 20, 5;
L_0xb8543a1c0 .part L_0xb84405420, 7, 5;
L_0xb8543a8a0 .part L_0xb84405420, 7, 25;
L_0xb8543b0c0 .part L_0xb84405420, 7, 5;
L_0xb8543b160 .part L_0xb84405420, 0, 7;
S_0x100d28d20 .scope module, "alu" "alu" 3 316, 3 418 0, S_0x100d25400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0x100d36a20 .param/l "ALU_ABS" 1 3 447, C4<10001>;
P_0x100d36a60 .param/l "ALU_ADD" 1 3 429, C4<00000>;
P_0x100d36aa0 .param/l "ALU_AND" 1 3 431, C4<00010>;
P_0x100d36ae0 .param/l "ALU_ANDN" 1 3 438, C4<01000>;
P_0x100d36b20 .param/l "ALU_MAX" 1 3 442, C4<01100>;
P_0x100d36b60 .param/l "ALU_MAXU" 1 3 444, C4<01110>;
P_0x100d36ba0 .param/l "ALU_MIN" 1 3 441, C4<01011>;
P_0x100d36be0 .param/l "ALU_MINU" 1 3 443, C4<01101>;
P_0x100d36c20 .param/l "ALU_OR" 1 3 432, C4<00011>;
P_0x100d36c60 .param/l "ALU_ORN" 1 3 439, C4<01001>;
P_0x100d36ca0 .param/l "ALU_ROL" 1 3 445, C4<01111>;
P_0x100d36ce0 .param/l "ALU_ROR" 1 3 446, C4<10000>;
P_0x100d36d20 .param/l "ALU_SLL" 1 3 435, C4<00110>;
P_0x100d36d60 .param/l "ALU_SLT" 1 3 434, C4<00101>;
P_0x100d36da0 .param/l "ALU_SRL" 1 3 436, C4<00111>;
P_0x100d36de0 .param/l "ALU_SUB" 1 3 430, C4<00001>;
P_0x100d36e20 .param/l "ALU_XNOR" 1 3 440, C4<01010>;
P_0x100d36e60 .param/l "ALU_XOR" 1 3 433, C4<00100>;
L_0xb84405340 .functor BUFZ 32, L_0xb85439ea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xb844053b0 .functor BUFZ 32, L_0xb8543ab20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xb84844328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb8445e1c0_0 .net/2u *"_ivl_8", 31 0, L_0xb84844328;  1 drivers
v0xb8445e260_0 .net "a", 31 0, L_0xb85439ea0;  alias, 1 drivers
v0xb8445e300_0 .net "add_res", 31 0, L_0xb85411900;  1 drivers
v0xb8445e3a0_0 .net "alucontrol", 4 0, v0xb8445ca00_0;  alias, 1 drivers
v0xb8445e440_0 .net "b", 31 0, L_0xb8543ab20;  alias, 1 drivers
v0xb8445e4e0_0 .var "result", 31 0;
v0xb8445e580_0 .net/s "s1", 31 0, L_0xb84405340;  1 drivers
v0xb8445e620_0 .net/s "s2", 31 0, L_0xb844053b0;  1 drivers
v0xb8445e6c0_0 .net "sub_res", 31 0, L_0xb854119a0;  1 drivers
v0xb8445e760_0 .net "zero", 0 0, L_0xb84467b60;  alias, 1 drivers
E_0xb85433b80/0 .event anyedge, v0xb8445ca00_0, v0xb8445e300_0, v0xb8445e6c0_0, v0xb8445e260_0;
E_0xb85433b80/1 .event anyedge, v0xb8445e440_0, v0xb8445e440_0;
E_0xb85433b80 .event/or E_0xb85433b80/0, E_0xb85433b80/1;
L_0xb85411900 .arith/sum 32, L_0xb85439ea0, L_0xb8543ab20;
L_0xb854119a0 .arith/sub 32, L_0xb85439ea0, L_0xb8543ab20;
L_0xb84467b60 .cmp/eq 32, v0xb8445e4e0_0, L_0xb84844328;
S_0x100d265b0 .scope begin, "$unm_blk_13" "$unm_blk_13" 3 473, 3 473 0, S_0x100d28d20;
 .timescale 0 0;
v0xb8445df40_0 .var "nsh", 4 0;
v0xb8445dfe0_0 .var "sh", 4 0;
S_0xb84460000 .scope begin, "$unm_blk_14" "$unm_blk_14" 3 479, 3 479 0, S_0x100d28d20;
 .timescale 0 0;
v0xb8445e080_0 .var "nsh", 4 0;
v0xb8445e120_0 .var "sh", 4 0;
S_0xb84460180 .scope module, "ext" "extend" 3 312, 3 346 0, S_0x100d25400;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0xb8445e800_0 .net *"_ivl_1", 0 0, L_0xb8543a260;  1 drivers
v0xb8445e8a0_0 .net *"_ivl_10", 19 0, L_0xb85411540;  1 drivers
v0xb8445e940_0 .net *"_ivl_13", 6 0, L_0xb8543a440;  1 drivers
v0xb8445e9e0_0 .net *"_ivl_15", 4 0, L_0xb8543a4e0;  1 drivers
v0xb8445ea80_0 .net *"_ivl_19", 0 0, L_0xb8543a580;  1 drivers
v0xb8445eb20_0 .net *"_ivl_2", 19 0, L_0xb85411400;  1 drivers
v0xb8445ebc0_0 .net *"_ivl_20", 19 0, L_0xb85411680;  1 drivers
v0xb8445ec60_0 .net *"_ivl_23", 0 0, L_0xb8543a620;  1 drivers
v0xb8445ed00_0 .net *"_ivl_25", 5 0, L_0xb8543a6c0;  1 drivers
v0xb8445eda0_0 .net *"_ivl_27", 3 0, L_0xb8543a760;  1 drivers
L_0xb84844298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xb8445ee40_0 .net/2u *"_ivl_28", 0 0, L_0xb84844298;  1 drivers
v0xb8445eee0_0 .net *"_ivl_33", 0 0, L_0xb8543a800;  1 drivers
v0xb8445ef80_0 .net *"_ivl_34", 11 0, L_0xb854117c0;  1 drivers
v0xb8445f020_0 .net *"_ivl_37", 7 0, L_0xb8543a940;  1 drivers
v0xb8445f0c0_0 .net *"_ivl_39", 0 0, L_0xb8543a9e0;  1 drivers
v0xb8445f160_0 .net *"_ivl_41", 9 0, L_0xb8543aa80;  1 drivers
L_0xb848442e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xb8445f200_0 .net/2u *"_ivl_42", 0 0, L_0xb848442e0;  1 drivers
v0xb8445f2a0_0 .net *"_ivl_5", 11 0, L_0xb8543a300;  1 drivers
v0xb8445f340_0 .net *"_ivl_9", 0 0, L_0xb8543a3a0;  1 drivers
v0xb8445f3e0_0 .net "imm_b", 31 0, L_0xb85411720;  1 drivers
v0xb8445f480_0 .net "imm_i", 31 0, L_0xb854114a0;  1 drivers
v0xb8445f520_0 .net "imm_j", 31 0, L_0xb85411860;  1 drivers
v0xb8445f5c0_0 .net "imm_s", 31 0, L_0xb854115e0;  1 drivers
v0xb8445f660_0 .var "immext", 31 0;
v0xb8445f700_0 .net "immsrc", 1 0, L_0xb854395e0;  alias, 1 drivers
v0xb8445f7a0_0 .net "instr", 31 7, L_0xb8543a8a0;  1 drivers
E_0xb85433bc0/0 .event anyedge, v0xb8445d0e0_0, v0xb8445f480_0, v0xb8445f5c0_0, v0xb8445f3e0_0;
E_0xb85433bc0/1 .event anyedge, v0xb8445f520_0;
E_0xb85433bc0 .event/or E_0xb85433bc0/0, E_0xb85433bc0/1;
L_0xb8543a260 .part L_0xb8543a8a0, 24, 1;
LS_0xb85411400_0_0 .concat [ 1 1 1 1], L_0xb8543a260, L_0xb8543a260, L_0xb8543a260, L_0xb8543a260;
LS_0xb85411400_0_4 .concat [ 1 1 1 1], L_0xb8543a260, L_0xb8543a260, L_0xb8543a260, L_0xb8543a260;
LS_0xb85411400_0_8 .concat [ 1 1 1 1], L_0xb8543a260, L_0xb8543a260, L_0xb8543a260, L_0xb8543a260;
LS_0xb85411400_0_12 .concat [ 1 1 1 1], L_0xb8543a260, L_0xb8543a260, L_0xb8543a260, L_0xb8543a260;
LS_0xb85411400_0_16 .concat [ 1 1 1 1], L_0xb8543a260, L_0xb8543a260, L_0xb8543a260, L_0xb8543a260;
LS_0xb85411400_1_0 .concat [ 4 4 4 4], LS_0xb85411400_0_0, LS_0xb85411400_0_4, LS_0xb85411400_0_8, LS_0xb85411400_0_12;
LS_0xb85411400_1_4 .concat [ 4 0 0 0], LS_0xb85411400_0_16;
L_0xb85411400 .concat [ 16 4 0 0], LS_0xb85411400_1_0, LS_0xb85411400_1_4;
L_0xb8543a300 .part L_0xb8543a8a0, 13, 12;
L_0xb854114a0 .concat [ 12 20 0 0], L_0xb8543a300, L_0xb85411400;
L_0xb8543a3a0 .part L_0xb8543a8a0, 24, 1;
LS_0xb85411540_0_0 .concat [ 1 1 1 1], L_0xb8543a3a0, L_0xb8543a3a0, L_0xb8543a3a0, L_0xb8543a3a0;
LS_0xb85411540_0_4 .concat [ 1 1 1 1], L_0xb8543a3a0, L_0xb8543a3a0, L_0xb8543a3a0, L_0xb8543a3a0;
LS_0xb85411540_0_8 .concat [ 1 1 1 1], L_0xb8543a3a0, L_0xb8543a3a0, L_0xb8543a3a0, L_0xb8543a3a0;
LS_0xb85411540_0_12 .concat [ 1 1 1 1], L_0xb8543a3a0, L_0xb8543a3a0, L_0xb8543a3a0, L_0xb8543a3a0;
LS_0xb85411540_0_16 .concat [ 1 1 1 1], L_0xb8543a3a0, L_0xb8543a3a0, L_0xb8543a3a0, L_0xb8543a3a0;
LS_0xb85411540_1_0 .concat [ 4 4 4 4], LS_0xb85411540_0_0, LS_0xb85411540_0_4, LS_0xb85411540_0_8, LS_0xb85411540_0_12;
LS_0xb85411540_1_4 .concat [ 4 0 0 0], LS_0xb85411540_0_16;
L_0xb85411540 .concat [ 16 4 0 0], LS_0xb85411540_1_0, LS_0xb85411540_1_4;
L_0xb8543a440 .part L_0xb8543a8a0, 18, 7;
L_0xb8543a4e0 .part L_0xb8543a8a0, 0, 5;
L_0xb854115e0 .concat [ 5 7 20 0], L_0xb8543a4e0, L_0xb8543a440, L_0xb85411540;
L_0xb8543a580 .part L_0xb8543a8a0, 24, 1;
LS_0xb85411680_0_0 .concat [ 1 1 1 1], L_0xb8543a580, L_0xb8543a580, L_0xb8543a580, L_0xb8543a580;
LS_0xb85411680_0_4 .concat [ 1 1 1 1], L_0xb8543a580, L_0xb8543a580, L_0xb8543a580, L_0xb8543a580;
LS_0xb85411680_0_8 .concat [ 1 1 1 1], L_0xb8543a580, L_0xb8543a580, L_0xb8543a580, L_0xb8543a580;
LS_0xb85411680_0_12 .concat [ 1 1 1 1], L_0xb8543a580, L_0xb8543a580, L_0xb8543a580, L_0xb8543a580;
LS_0xb85411680_0_16 .concat [ 1 1 1 1], L_0xb8543a580, L_0xb8543a580, L_0xb8543a580, L_0xb8543a580;
LS_0xb85411680_1_0 .concat [ 4 4 4 4], LS_0xb85411680_0_0, LS_0xb85411680_0_4, LS_0xb85411680_0_8, LS_0xb85411680_0_12;
LS_0xb85411680_1_4 .concat [ 4 0 0 0], LS_0xb85411680_0_16;
L_0xb85411680 .concat [ 16 4 0 0], LS_0xb85411680_1_0, LS_0xb85411680_1_4;
L_0xb8543a620 .part L_0xb8543a8a0, 0, 1;
L_0xb8543a6c0 .part L_0xb8543a8a0, 18, 6;
L_0xb8543a760 .part L_0xb8543a8a0, 1, 4;
LS_0xb85411720_0_0 .concat [ 1 4 6 1], L_0xb84844298, L_0xb8543a760, L_0xb8543a6c0, L_0xb8543a620;
LS_0xb85411720_0_4 .concat [ 20 0 0 0], L_0xb85411680;
L_0xb85411720 .concat [ 12 20 0 0], LS_0xb85411720_0_0, LS_0xb85411720_0_4;
L_0xb8543a800 .part L_0xb8543a8a0, 24, 1;
LS_0xb854117c0_0_0 .concat [ 1 1 1 1], L_0xb8543a800, L_0xb8543a800, L_0xb8543a800, L_0xb8543a800;
LS_0xb854117c0_0_4 .concat [ 1 1 1 1], L_0xb8543a800, L_0xb8543a800, L_0xb8543a800, L_0xb8543a800;
LS_0xb854117c0_0_8 .concat [ 1 1 1 1], L_0xb8543a800, L_0xb8543a800, L_0xb8543a800, L_0xb8543a800;
L_0xb854117c0 .concat [ 4 4 4 0], LS_0xb854117c0_0_0, LS_0xb854117c0_0_4, LS_0xb854117c0_0_8;
L_0xb8543a940 .part L_0xb8543a8a0, 5, 8;
L_0xb8543a9e0 .part L_0xb8543a8a0, 13, 1;
L_0xb8543aa80 .part L_0xb8543a8a0, 14, 10;
LS_0xb85411860_0_0 .concat [ 1 10 1 8], L_0xb848442e0, L_0xb8543aa80, L_0xb8543a9e0, L_0xb8543a940;
LS_0xb85411860_0_4 .concat [ 12 0 0 0], L_0xb854117c0;
L_0xb85411860 .concat [ 20 12 0 0], LS_0xb85411860_0_0, LS_0xb85411860_0_4;
S_0xb84460300 .scope module, "pcadd4" "adder" 3 305, 3 340 0, S_0x100d25400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0xb8445f840_0 .net "a", 31 0, v0xb84464000_0;  alias, 1 drivers
L_0xb84844010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xb8445f8e0_0 .net "b", 31 0, L_0xb84844010;  1 drivers
v0xb8445f980_0 .net "y", 31 0, L_0xb85411040;  alias, 1 drivers
L_0xb85411040 .arith/sum 32, v0xb84464000_0, L_0xb84844010;
S_0xb84460480 .scope module, "pcaddbranch" "adder" 3 306, 3 340 0, S_0x100d25400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0xb8445fa20_0 .net "a", 31 0, v0xb84464000_0;  alias, 1 drivers
v0xb8445fac0_0 .net "b", 31 0, v0xb8445f660_0;  alias, 1 drivers
v0xb8445fb60_0 .net "y", 31 0, L_0xb854110e0;  alias, 1 drivers
L_0xb854110e0 .arith/sum 32, v0xb84464000_0, v0xb8445f660_0;
S_0xb84460600 .scope module, "pcmux" "mux2" 3 307, 3 378 0, S_0x100d25400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0xb8441e300 .param/l "WIDTH" 0 3 378, +C4<00000000000000000000000000100000>;
v0xb8445fc00_0 .net "d0", 31 0, L_0xb85411040;  alias, 1 drivers
v0xb8445fca0_0 .net "d1", 31 0, L_0xb854110e0;  alias, 1 drivers
v0xb8445fd40_0 .net "s", 0 0, L_0xb844052d0;  alias, 1 drivers
v0xb8445fde0_0 .net "y", 31 0, L_0xb85439d60;  alias, 1 drivers
L_0xb85439d60 .functor MUXZ 32, L_0xb85411040, L_0xb854110e0, L_0xb844052d0, C4<>;
S_0xb84460780 .scope module, "pcreg" "flopr" 3 304, 3 368 0, S_0x100d25400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0xb8441e340 .param/l "WIDTH" 0 3 368, +C4<00000000000000000000000000100000>;
v0xb8445fe80_0 .net "clk", 0 0, v0xb84467660_0;  alias, 1 drivers
v0xb8445ff20_0 .net "d", 31 0, L_0xb85439d60;  alias, 1 drivers
v0xb84464000_0 .var "q", 31 0;
v0xb844640a0_0 .net "reset", 0 0, v0xb844677a0_0;  alias, 1 drivers
E_0xb85433c00 .event posedge, v0xb8445c3c0_0, v0xb8445c280_0;
S_0xb84460900 .scope module, "resultmux" "mux3" 3 317, 3 386 0, S_0x100d25400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0xb8441e380 .param/l "WIDTH" 0 3 386, +C4<00000000000000000000000000100000>;
v0xb84464140_0 .net *"_ivl_1", 0 0, L_0xb8543abc0;  1 drivers
v0xb844641e0_0 .net *"_ivl_3", 0 0, L_0xb8543ac60;  1 drivers
v0xb84464280_0 .net *"_ivl_4", 31 0, L_0xb8543ad00;  1 drivers
v0xb84464320_0 .net "d0", 31 0, v0xb8445e4e0_0;  alias, 1 drivers
v0xb844643c0_0 .net "d1", 31 0, L_0xb84405490;  alias, 1 drivers
v0xb84464460_0 .net "d2", 31 0, L_0xb85411040;  alias, 1 drivers
v0xb84464500_0 .net "s", 1 0, L_0xb854397c0;  alias, 1 drivers
v0xb844645a0_0 .net "y", 31 0, L_0xb8543ada0;  alias, 1 drivers
L_0xb8543abc0 .part L_0xb854397c0, 1, 1;
L_0xb8543ac60 .part L_0xb854397c0, 0, 1;
L_0xb8543ad00 .functor MUXZ 32, v0xb8445e4e0_0, L_0xb84405490, L_0xb8543ac60, C4<>;
L_0xb8543ada0 .functor MUXZ 32, L_0xb8543ad00, L_0xb85411040, L_0xb8543abc0, C4<>;
S_0xb84460a80 .scope module, "rf" "regfile" 3 310, 3 320 0, S_0x100d25400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0xb84464640_0 .net *"_ivl_0", 31 0, L_0xb85411180;  1 drivers
v0xb844646e0_0 .net *"_ivl_10", 6 0, L_0xb85411220;  1 drivers
L_0xb848440e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xb84464780_0 .net *"_ivl_13", 1 0, L_0xb848440e8;  1 drivers
L_0xb84844130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb84464820_0 .net/2u *"_ivl_14", 31 0, L_0xb84844130;  1 drivers
v0xb844648c0_0 .net *"_ivl_18", 31 0, L_0xb854112c0;  1 drivers
L_0xb84844178 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb84464960_0 .net *"_ivl_21", 26 0, L_0xb84844178;  1 drivers
L_0xb848441c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb84464a00_0 .net/2u *"_ivl_22", 31 0, L_0xb848441c0;  1 drivers
v0xb84464aa0_0 .net *"_ivl_24", 0 0, L_0xb84467ac0;  1 drivers
v0xb84464b40_0 .net *"_ivl_26", 31 0, L_0xb85439f40;  1 drivers
v0xb84464be0_0 .net *"_ivl_28", 6 0, L_0xb85411360;  1 drivers
L_0xb84844058 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb84464c80_0 .net *"_ivl_3", 26 0, L_0xb84844058;  1 drivers
L_0xb84844208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xb84464d20_0 .net *"_ivl_31", 1 0, L_0xb84844208;  1 drivers
L_0xb84844250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb84464dc0_0 .net/2u *"_ivl_32", 31 0, L_0xb84844250;  1 drivers
L_0xb848440a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb84464e60_0 .net/2u *"_ivl_4", 31 0, L_0xb848440a0;  1 drivers
v0xb84464f00_0 .net *"_ivl_6", 0 0, L_0xb84467a20;  1 drivers
v0xb84464fa0_0 .net *"_ivl_8", 31 0, L_0xb85439e00;  1 drivers
v0xb84465040_0 .net "a1", 4 0, L_0xb8543a080;  1 drivers
v0xb844650e0_0 .net "a2", 4 0, L_0xb8543a120;  1 drivers
v0xb84465180_0 .net "a3", 4 0, L_0xb8543a1c0;  1 drivers
v0xb84465220_0 .net "clk", 0 0, v0xb84467660_0;  alias, 1 drivers
v0xb844652c0_0 .net "rd1", 31 0, L_0xb85439ea0;  alias, 1 drivers
v0xb84465360_0 .net "rd2", 31 0, L_0xb85439fe0;  alias, 1 drivers
v0xb84465400 .array "rf", 0 31, 31 0;
v0xb844654a0_0 .net "wd3", 31 0, L_0xb8543ada0;  alias, 1 drivers
v0xb84465540_0 .net "we3", 0 0, L_0xb854394a0;  alias, 1 drivers
L_0xb85411180 .concat [ 5 27 0 0], L_0xb8543a080, L_0xb84844058;
L_0xb84467a20 .cmp/ne 32, L_0xb85411180, L_0xb848440a0;
L_0xb85439e00 .array/port v0xb84465400, L_0xb85411220;
L_0xb85411220 .concat [ 5 2 0 0], L_0xb8543a080, L_0xb848440e8;
L_0xb85439ea0 .functor MUXZ 32, L_0xb84844130, L_0xb85439e00, L_0xb84467a20, C4<>;
L_0xb854112c0 .concat [ 5 27 0 0], L_0xb8543a120, L_0xb84844178;
L_0xb84467ac0 .cmp/ne 32, L_0xb854112c0, L_0xb848441c0;
L_0xb85439f40 .array/port v0xb84465400, L_0xb85411360;
L_0xb85411360 .concat [ 5 2 0 0], L_0xb8543a120, L_0xb84844208;
L_0xb85439fe0 .functor MUXZ 32, L_0xb84844250, L_0xb85439f40, L_0xb84467ac0, C4<>;
S_0xb84460c00 .scope module, "srcbmux" "mux2" 3 315, 3 378 0, S_0x100d25400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0xb8441e3c0 .param/l "WIDTH" 0 3 378, +C4<00000000000000000000000000100000>;
v0xb844655e0_0 .net "d0", 31 0, L_0xb85439fe0;  alias, 1 drivers
v0xb84465680_0 .net "d1", 31 0, v0xb8445f660_0;  alias, 1 drivers
v0xb84465720_0 .net "s", 0 0, L_0xb85439680;  alias, 1 drivers
v0xb844657c0_0 .net "y", 31 0, L_0xb8543ab20;  alias, 1 drivers
L_0xb8543ab20 .functor MUXZ 32, L_0xb85439fe0, v0xb8445f660_0, L_0xb85439680, C4<>;
    .scope S_0x100d35f20;
T_0 ;
Ewait_0 .event/or E_0xb85433b40, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xb8445d540_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v0xb8445d4a0_0, 0, 11;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0xb8445d4a0_0, 0, 11;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v0xb8445d4a0_0, 0, 11;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v0xb8445d4a0_0, 0, 11;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0xb8445d4a0_0, 0, 11;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0xb8445d4a0_0, 0, 11;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v0xb8445d4a0_0, 0, 11;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v0xb8445d4a0_0, 0, 11;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x100d25280;
T_1 ;
Ewait_1 .event/or E_0xb85433b00, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %load/vec4 v0xb8445ce60_0;
    %cmpi/e 11, 0, 7;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0xb8445cdc0_0;
    %load/vec4 v0xb8445cd20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 10;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 10;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 10;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 10;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 10;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %jmp T_1.13;
T_1.2 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %jmp T_1.13;
T_1.3 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %jmp T_1.13;
T_1.4 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xb8445caa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %load/vec4 v0xb8445cd20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %jmp T_1.23;
T_1.18 ;
    %load/vec4 v0xb8445cb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %jmp T_1.25;
T_1.24 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
T_1.25 ;
    %jmp T_1.23;
T_1.19 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %jmp T_1.23;
T_1.20 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %jmp T_1.23;
T_1.21 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %jmp T_1.23;
T_1.23 ;
    %pop/vec4 1;
    %jmp T_1.17;
T_1.14 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %jmp T_1.17;
T_1.15 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xb8445ca00_0, 0, 5;
    %jmp T_1.17;
T_1.17 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xb84460780;
T_2 ;
    %wait E_0xb85433c00;
    %load/vec4 v0xb844640a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb84464000_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xb8445ff20_0;
    %assign/vec4 v0xb84464000_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xb84460a80;
T_3 ;
    %wait E_0xb85433ac0;
    %load/vec4 v0xb84465540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0xb84465180_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0xb844654a0_0;
    %load/vec4 v0xb84465180_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb84465400, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xb84460180;
T_4 ;
Ewait_2 .event/or E_0xb85433bc0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0xb8445f700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0xb8445f660_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0xb8445f480_0;
    %store/vec4 v0xb8445f660_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0xb8445f5c0_0;
    %store/vec4 v0xb8445f660_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0xb8445f3e0_0;
    %store/vec4 v0xb8445f660_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0xb8445f520_0;
    %store/vec4 v0xb8445f660_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x100d28d20;
T_5 ;
Ewait_3 .event/or E_0xb85433b80, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0xb8445e3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %jmp T_5.19;
T_5.0 ;
    %load/vec4 v0xb8445e300_0;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %jmp T_5.19;
T_5.1 ;
    %load/vec4 v0xb8445e6c0_0;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %jmp T_5.19;
T_5.2 ;
    %load/vec4 v0xb8445e260_0;
    %load/vec4 v0xb8445e440_0;
    %and;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %jmp T_5.19;
T_5.3 ;
    %load/vec4 v0xb8445e260_0;
    %load/vec4 v0xb8445e440_0;
    %or;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %jmp T_5.19;
T_5.4 ;
    %load/vec4 v0xb8445e260_0;
    %load/vec4 v0xb8445e440_0;
    %xor;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %jmp T_5.19;
T_5.5 ;
    %load/vec4 v0xb8445e260_0;
    %load/vec4 v0xb8445e440_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %jmp T_5.19;
T_5.6 ;
    %load/vec4 v0xb8445e260_0;
    %load/vec4 v0xb8445e440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %jmp T_5.19;
T_5.7 ;
    %load/vec4 v0xb8445e260_0;
    %load/vec4 v0xb8445e440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %jmp T_5.19;
T_5.8 ;
    %load/vec4 v0xb8445e260_0;
    %load/vec4 v0xb8445e440_0;
    %inv;
    %and;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %jmp T_5.19;
T_5.9 ;
    %load/vec4 v0xb8445e260_0;
    %load/vec4 v0xb8445e440_0;
    %inv;
    %or;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %jmp T_5.19;
T_5.10 ;
    %load/vec4 v0xb8445e260_0;
    %load/vec4 v0xb8445e440_0;
    %xor;
    %inv;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %jmp T_5.19;
T_5.11 ;
    %load/vec4 v0xb8445e260_0;
    %load/vec4 v0xb8445e440_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.22, 8;
    %load/vec4 v0xb8445e260_0;
    %jmp/1 T_5.23, 8;
T_5.22 ; End of true expr.
    %load/vec4 v0xb8445e440_0;
    %jmp/0 T_5.23, 8;
 ; End of false expr.
    %blend;
T_5.23;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %jmp T_5.19;
T_5.12 ;
    %load/vec4 v0xb8445e440_0;
    %load/vec4 v0xb8445e260_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.24, 8;
    %load/vec4 v0xb8445e260_0;
    %jmp/1 T_5.25, 8;
T_5.24 ; End of true expr.
    %load/vec4 v0xb8445e440_0;
    %jmp/0 T_5.25, 8;
 ; End of false expr.
    %blend;
T_5.25;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %jmp T_5.19;
T_5.13 ;
    %load/vec4 v0xb8445e260_0;
    %load/vec4 v0xb8445e440_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.26, 8;
    %load/vec4 v0xb8445e260_0;
    %jmp/1 T_5.27, 8;
T_5.26 ; End of true expr.
    %load/vec4 v0xb8445e440_0;
    %jmp/0 T_5.27, 8;
 ; End of false expr.
    %blend;
T_5.27;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %jmp T_5.19;
T_5.14 ;
    %load/vec4 v0xb8445e440_0;
    %load/vec4 v0xb8445e260_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.28, 8;
    %load/vec4 v0xb8445e260_0;
    %jmp/1 T_5.29, 8;
T_5.28 ; End of true expr.
    %load/vec4 v0xb8445e440_0;
    %jmp/0 T_5.29, 8;
 ; End of false expr.
    %blend;
T_5.29;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %jmp T_5.19;
T_5.15 ;
    %fork t_1, S_0x100d265b0;
    %jmp t_0;
    .scope S_0x100d265b0;
t_1 ;
    %load/vec4 v0xb8445e440_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0xb8445dfe0_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %load/vec4 v0xb8445dfe0_0;
    %sub;
    %addi 1, 0, 5;
    %store/vec4 v0xb8445df40_0, 0, 5;
    %load/vec4 v0xb8445dfe0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_5.30, 8;
    %load/vec4 v0xb8445e260_0;
    %jmp/1 T_5.31, 8;
T_5.30 ; End of true expr.
    %load/vec4 v0xb8445e260_0;
    %ix/getv 4, v0xb8445dfe0_0;
    %shiftl 4;
    %load/vec4 v0xb8445e260_0;
    %ix/getv 4, v0xb8445df40_0;
    %shiftr 4;
    %or;
    %jmp/0 T_5.31, 8;
 ; End of false expr.
    %blend;
T_5.31;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %end;
    .scope S_0x100d28d20;
t_0 %join;
    %jmp T_5.19;
T_5.16 ;
    %fork t_3, S_0xb84460000;
    %jmp t_2;
    .scope S_0xb84460000;
t_3 ;
    %load/vec4 v0xb8445e440_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0xb8445e120_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %load/vec4 v0xb8445e120_0;
    %sub;
    %addi 1, 0, 5;
    %store/vec4 v0xb8445e080_0, 0, 5;
    %load/vec4 v0xb8445e120_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_5.32, 8;
    %load/vec4 v0xb8445e260_0;
    %jmp/1 T_5.33, 8;
T_5.32 ; End of true expr.
    %load/vec4 v0xb8445e260_0;
    %ix/getv 4, v0xb8445e120_0;
    %shiftr 4;
    %load/vec4 v0xb8445e260_0;
    %ix/getv 4, v0xb8445e080_0;
    %shiftl 4;
    %or;
    %jmp/0 T_5.33, 8;
 ; End of false expr.
    %blend;
T_5.33;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %end;
    .scope S_0x100d28d20;
t_2 %join;
    %jmp T_5.19;
T_5.17 ;
    %load/vec4 v0xb8445e260_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_5.34, 8;
    %load/vec4 v0xb8445e260_0;
    %jmp/1 T_5.35, 8;
T_5.34 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xb8445e260_0;
    %sub;
    %jmp/0 T_5.35, 8;
 ; End of false expr.
    %blend;
T_5.35;
    %store/vec4 v0xb8445e4e0_0, 0, 32;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x100d249f0;
T_6 ;
    %vpi_call/w 3 400 "$readmemh", "tests/rvx10.hex", v0xb8445c5a0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x100d24870;
T_7 ;
    %wait E_0xb85433ac0;
    %load/vec4 v0xb8445c500_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0xb8445c3c0_0;
    %nor/r;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xb8445c460_0;
    %load/vec4 v0xb8445c1e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x100d33dd0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x100d32990;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb844677a0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb844677a0_0, 0;
    %end;
    .thread T_8;
    .scope S_0x100d32990;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb84467660_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb84467660_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x100d32990;
T_10 ;
    %wait E_0xb85433a80;
    %load/vec4 v0xb84467520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xb84467480_0;
    %cmpi/e 100, 0, 32;
    %flag_get/vec4 6;
    %jmp/0 T_10.4, 6;
    %load/vec4 v0xb844675c0_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call/w 3 109 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 110 "$display", "CHECKSUM (x28) = %0d (0x%08h)", &A<v0xb84465400, 28>, &A<v0xb84465400, 28> {0 0 0};
    %vpi_call/w 3 111 "$stop" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0xb84467480_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_10.5, 6;
    %vpi_call/w 3 113 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 114 "$stop" {0 0 0};
T_10.5 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x100d32990;
T_11 ;
    %wait E_0xb85433a80;
    %load/vec4 v0xb84467980_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.3, 10;
    %load/vec4 v0xb84467840_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0xb84467700_0;
    %pushi/vec4 11, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call/w 3 129 "$display", "VALUE AFTER OPERATION IS %0d (0x%08h) [RVX10] -> x%0d  t=%0t", v0xb844678e0_0, v0xb844678e0_0, v0xb84467840_0, $time {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "src/riscvsingle.sv";
