

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Sat Oct 18 21:53:49 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1731744184|  1940935096|  17.317 sec|  19.409 sec|  1731744185|  1940935097|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                      |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1     |  12517568|  12517568|    195587|          -|          -|    64|        no|
        | + VITIS_LOOP_19_2    |    195585|    195585|       767|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_20_3  |       765|       765|         3|          -|          -|   255|        no|
        |- VITIS_LOOP_30_4     |   6258784|   6258784|    195587|          -|          -|    32|        no|
        | + VITIS_LOOP_31_5    |    195585|    195585|       767|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_32_6  |       765|       765|         3|          -|          -|   255|        no|
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 14 10 
10 --> 11 9 
11 --> 12 10 
12 --> 13 
13 --> 11 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 15 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln17 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %out_tile, i32 %in_tile_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_8, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_1, i32 %conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w, i32 %feat1" [src/srcnn.cpp:17]   --->   Operation 16 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln18 = store i7 0, i7 %c" [src/srcnn.cpp:18]   --->   Operation 17 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_23" [src/srcnn.cpp:3]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_ftmap"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_weights"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_weights"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_weights"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_22, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_ftmap"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln17 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %out_tile, i32 %in_tile_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_8, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_1, i32 %conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w, i32 %feat1" [src/srcnn.cpp:17]   --->   Operation 35 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_19_2" [src/srcnn.cpp:18]   --->   Operation 36 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%c_2 = load i7 %c" [src/srcnn.cpp:18]   --->   Operation 37 'load' 'c_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i7 %c_2" [src/srcnn.cpp:21]   --->   Operation 38 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %c_2, i8 0" [src/srcnn.cpp:21]   --->   Operation 39 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i15 %tmp_4" [src/srcnn.cpp:21]   --->   Operation 40 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.84ns)   --->   "%sub_ln21 = sub i16 %zext_ln21_1, i16 %zext_ln21" [src/srcnn.cpp:21]   --->   Operation 41 'sub' 'sub_ln21' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i16 %sub_ln21" [src/srcnn.cpp:18]   --->   Operation 42 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.77ns)   --->   "%icmp_ln18 = icmp_eq  i7 %c_2, i7 64" [src/srcnn.cpp:18]   --->   Operation 43 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.77ns)   --->   "%add_ln18 = add i7 %c_2, i7 1" [src/srcnn.cpp:18]   --->   Operation 44 'add' 'add_ln18' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %VITIS_LOOP_19_2.split, void %for.end25" [src/srcnn.cpp:18]   --->   Operation 45 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:18]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/srcnn.cpp:18]   --->   Operation 47 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.42ns)   --->   "%br_ln19 = br void %VITIS_LOOP_20_3" [src/srcnn.cpp:19]   --->   Operation 48 'br' 'br_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.42>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%c_1 = alloca i32 1"   --->   Operation 49 'alloca' 'c_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln29 = call void @conv2, i32 %conv2_weights, i32 %conv2_biases, i32 %feat1, i32 %feat2" [src/srcnn.cpp:29]   --->   Operation 50 'call' 'call_ln29' <Predicate = (icmp_ln18)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln30 = store i6 0, i6 %c_1" [src/srcnn.cpp:30]   --->   Operation 51 'store' 'store_ln30' <Predicate = (icmp_ln18)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%y = phi i8 %add_ln19, void %for.inc20, i8 0, void %VITIS_LOOP_19_2.split" [src/srcnn.cpp:19]   --->   Operation 52 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i8 %y" [src/srcnn.cpp:21]   --->   Operation 53 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.85ns)   --->   "%add_ln21 = add i17 %sext_ln18, i17 %zext_ln21_2" [src/srcnn.cpp:21]   --->   Operation 54 'add' 'add_ln21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i17 %add_ln21" [src/srcnn.cpp:21]   --->   Operation 55 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i17 %add_ln21" [src/srcnn.cpp:21]   --->   Operation 56 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln21, i8 0" [src/srcnn.cpp:21]   --->   Operation 57 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.91ns)   --->   "%sub_ln21_1 = sub i22 %p_shl1, i22 %sext_ln21" [src/srcnn.cpp:21]   --->   Operation 58 'sub' 'sub_ln21_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.76ns)   --->   "%icmp_ln19 = icmp_eq  i8 %y, i8 255" [src/srcnn.cpp:19]   --->   Operation 59 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.76ns)   --->   "%add_ln19 = add i8 %y, i8 1" [src/srcnn.cpp:19]   --->   Operation 60 'add' 'add_ln19' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %VITIS_LOOP_20_3.split, void %for.inc23" [src/srcnn.cpp:19]   --->   Operation 61 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/srcnn.cpp:19]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/srcnn.cpp:19]   --->   Operation 63 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.42ns)   --->   "%br_ln20 = br void %for.body8" [src/srcnn.cpp:20]   --->   Operation 64 'br' 'br_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_4 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln18 = store i7 %add_ln18, i7 %c" [src/srcnn.cpp:18]   --->   Operation 65 'store' 'store_ln18' <Predicate = (icmp_ln19)> <Delay = 0.42>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_19_2" [src/srcnn.cpp:18]   --->   Operation 66 'br' 'br_ln18' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%x = phi i8 0, void %VITIS_LOOP_20_3.split, i8 %add_ln20, void %for.inc" [src/srcnn.cpp:20]   --->   Operation 67 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i8 %x" [src/srcnn.cpp:21]   --->   Operation 68 'zext' 'zext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.91ns)   --->   "%add_ln21_1 = add i22 %sub_ln21_1, i22 %zext_ln21_3" [src/srcnn.cpp:21]   --->   Operation 69 'add' 'add_ln21_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i22 %add_ln21_1" [src/srcnn.cpp:21]   --->   Operation 70 'zext' 'zext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln21_4" [src/srcnn.cpp:21]   --->   Operation 71 'getelementptr' 'feat1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.76ns)   --->   "%icmp_ln20 = icmp_eq  i8 %x, i8 255" [src/srcnn.cpp:20]   --->   Operation 72 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.76ns)   --->   "%add_ln20 = add i8 %x, i8 1" [src/srcnn.cpp:20]   --->   Operation 73 'add' 'add_ln20' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.body8.split, void %for.inc20" [src/srcnn.cpp:20]   --->   Operation 74 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (1.23ns)   --->   "%feat1_load = load i22 %feat1_addr" [src/srcnn.cpp:21]   --->   Operation 75 'load' 'feat1_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln19 = br void %VITIS_LOOP_20_3" [src/srcnn.cpp:19]   --->   Operation 76 'br' 'br_ln19' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.01>
ST_6 : Operation 77 [1/2] (1.23ns)   --->   "%feat1_load = load i22 %feat1_addr" [src/srcnn.cpp:21]   --->   Operation 77 'load' 'feat1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %feat1_load" [src/srcnn.cpp:21]   --->   Operation 78 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21, i32 23, i32 30" [src/srcnn.cpp:21]   --->   Operation 79 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = trunc i32 %bitcast_ln21" [src/srcnn.cpp:21]   --->   Operation 80 'trunc' 'trunc_ln21_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.76ns)   --->   "%icmp_ln21 = icmp_ne  i8 %tmp, i8 255" [src/srcnn.cpp:21]   --->   Operation 81 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.92ns)   --->   "%icmp_ln21_1 = icmp_eq  i23 %trunc_ln21_1, i23 0" [src/srcnn.cpp:21]   --->   Operation 82 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.42ns)   --->   Input mux for Operation 83 '%tmp_1 = fcmp_olt  i32 %feat1_load, i32 0'
ST_6 : Operation 83 [2/2] (2.35ns)   --->   "%tmp_1 = fcmp_olt  i32 %feat1_load, i32 0" [src/srcnn.cpp:21]   --->   Operation 83 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.30>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/srcnn.cpp:20]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/srcnn.cpp:20]   --->   Operation 85 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%or_ln21 = or i1 %icmp_ln21_1, i1 %icmp_ln21" [src/srcnn.cpp:21]   --->   Operation 86 'or' 'or_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/2] (2.78ns)   --->   "%tmp_1 = fcmp_olt  i32 %feat1_load, i32 0" [src/srcnn.cpp:21]   --->   Operation 87 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln21 = and i1 %or_ln21, i1 %tmp_1" [src/srcnn.cpp:21]   --->   Operation 88 'and' 'and_ln21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21, void %for.inc, void %if.then" [src/srcnn.cpp:21]   --->   Operation 89 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln22 = store i32 0, i22 %feat1_addr" [src/srcnn.cpp:22]   --->   Operation 90 'store' 'store_ln22' <Predicate = (and_ln21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [src/srcnn.cpp:23]   --->   Operation 91 'br' 'br_ln23' <Predicate = (and_ln21)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.body8" [src/srcnn.cpp:20]   --->   Operation 92 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln29 = call void @conv2, i32 %conv2_weights, i32 %conv2_biases, i32 %feat1, i32 %feat2" [src/srcnn.cpp:29]   --->   Operation 93 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_5" [src/srcnn.cpp:30]   --->   Operation 94 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.83>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%c_3 = load i6 %c_1" [src/srcnn.cpp:30]   --->   Operation 95 'load' 'c_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i6 %c_3" [src/srcnn.cpp:33]   --->   Operation 96 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %c_3, i8 0" [src/srcnn.cpp:33]   --->   Operation 97 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i14 %tmp_5" [src/srcnn.cpp:33]   --->   Operation 98 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.83ns)   --->   "%sub_ln33 = sub i15 %zext_ln33_1, i15 %zext_ln33" [src/srcnn.cpp:33]   --->   Operation 99 'sub' 'sub_ln33' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i15 %sub_ln33" [src/srcnn.cpp:30]   --->   Operation 100 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.78ns)   --->   "%icmp_ln30 = icmp_eq  i6 %c_3, i6 32" [src/srcnn.cpp:30]   --->   Operation 101 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.78ns)   --->   "%add_ln30 = add i6 %c_3, i6 1" [src/srcnn.cpp:30]   --->   Operation 102 'add' 'add_ln30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %VITIS_LOOP_31_5.split, void %for.end64" [src/srcnn.cpp:30]   --->   Operation 103 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/srcnn.cpp:30]   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/srcnn.cpp:30]   --->   Operation 105 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.42ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_6" [src/srcnn.cpp:31]   --->   Operation 106 'br' 'br_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.42>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases"   --->   Operation 107 'read' 'conv3_biases_read' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %conv3_biases_read"   --->   Operation 108 'bitcast' 'empty' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 109 [2/2] (0.00ns)   --->   "%call_ln41 = call void @conv3, i32 %conv3_weights, i32 %empty, i32 %output_ftmap, i32 %feat2" [src/srcnn.cpp:41]   --->   Operation 109 'call' 'call_ln41' <Predicate = (icmp_ln30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 1.74>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%y_1 = phi i8 %add_ln31, void %for.inc59, i8 0, void %VITIS_LOOP_31_5.split" [src/srcnn.cpp:31]   --->   Operation 110 'phi' 'y_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i8 %y_1" [src/srcnn.cpp:33]   --->   Operation 111 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.84ns)   --->   "%add_ln33 = add i16 %sext_ln30, i16 %zext_ln33_2" [src/srcnn.cpp:33]   --->   Operation 112 'add' 'add_ln33' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i16 %add_ln33" [src/srcnn.cpp:33]   --->   Operation 113 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i16 %add_ln33" [src/srcnn.cpp:33]   --->   Operation 114 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33, i8 0" [src/srcnn.cpp:33]   --->   Operation 115 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.90ns)   --->   "%sub_ln33_1 = sub i21 %p_shl3, i21 %sext_ln33" [src/srcnn.cpp:33]   --->   Operation 116 'sub' 'sub_ln33_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.76ns)   --->   "%icmp_ln31 = icmp_eq  i8 %y_1, i8 255" [src/srcnn.cpp:31]   --->   Operation 117 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.76ns)   --->   "%add_ln31 = add i8 %y_1, i8 1" [src/srcnn.cpp:31]   --->   Operation 118 'add' 'add_ln31' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_32_6.split, void %for.inc62" [src/srcnn.cpp:31]   --->   Operation 119 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/srcnn.cpp:31]   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/srcnn.cpp:31]   --->   Operation 121 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.42ns)   --->   "%br_ln32 = br void %for.body40" [src/srcnn.cpp:32]   --->   Operation 122 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_10 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln30 = store i6 %add_ln30, i6 %c_1" [src/srcnn.cpp:30]   --->   Operation 123 'store' 'store_ln30' <Predicate = (icmp_ln31)> <Delay = 0.42>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_5" [src/srcnn.cpp:30]   --->   Operation 124 'br' 'br_ln30' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.14>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%x_1 = phi i8 0, void %VITIS_LOOP_32_6.split, i8 %add_ln32, void %for.inc56" [src/srcnn.cpp:32]   --->   Operation 125 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i8 %x_1" [src/srcnn.cpp:33]   --->   Operation 126 'zext' 'zext_ln33_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.90ns)   --->   "%add_ln33_1 = add i21 %sub_ln33_1, i21 %zext_ln33_3" [src/srcnn.cpp:33]   --->   Operation 127 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i21 %add_ln33_1" [src/srcnn.cpp:33]   --->   Operation 128 'zext' 'zext_ln33_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%feat2_addr = getelementptr i32 %feat2, i64 0, i64 %zext_ln33_4" [src/srcnn.cpp:33]   --->   Operation 129 'getelementptr' 'feat2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %x_1, i8 255" [src/srcnn.cpp:32]   --->   Operation 130 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %x_1, i8 1" [src/srcnn.cpp:32]   --->   Operation 131 'add' 'add_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.body40.split, void %for.inc59" [src/srcnn.cpp:32]   --->   Operation 132 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [2/2] (1.23ns)   --->   "%feat2_load = load i21 %feat2_addr" [src/srcnn.cpp:33]   --->   Operation 133 'load' 'feat2_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_6" [src/srcnn.cpp:31]   --->   Operation 134 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 4.01>
ST_12 : Operation 135 [1/2] (1.23ns)   --->   "%feat2_load = load i21 %feat2_addr" [src/srcnn.cpp:33]   --->   Operation 135 'load' 'feat2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %feat2_load" [src/srcnn.cpp:33]   --->   Operation 136 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln33, i32 23, i32 30" [src/srcnn.cpp:33]   --->   Operation 137 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i32 %bitcast_ln33" [src/srcnn.cpp:33]   --->   Operation 138 'trunc' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.76ns)   --->   "%icmp_ln33 = icmp_ne  i8 %tmp_2, i8 255" [src/srcnn.cpp:33]   --->   Operation 139 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.92ns)   --->   "%icmp_ln33_1 = icmp_eq  i23 %trunc_ln33_1, i23 0" [src/srcnn.cpp:33]   --->   Operation 140 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (0.42ns)   --->   Input mux for Operation 141 '%tmp_3 = fcmp_olt  i32 %feat2_load, i32 0'
ST_12 : Operation 141 [2/2] (2.35ns)   --->   "%tmp_3 = fcmp_olt  i32 %feat2_load, i32 0" [src/srcnn.cpp:33]   --->   Operation 141 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 4.30>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/srcnn.cpp:32]   --->   Operation 142 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/srcnn.cpp:32]   --->   Operation 143 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln33)   --->   "%or_ln33 = or i1 %icmp_ln33_1, i1 %icmp_ln33" [src/srcnn.cpp:33]   --->   Operation 144 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_olt  i32 %feat2_load, i32 0" [src/srcnn.cpp:33]   --->   Operation 145 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln33 = and i1 %or_ln33, i1 %tmp_3" [src/srcnn.cpp:33]   --->   Operation 146 'and' 'and_ln33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %and_ln33, void %for.inc56, void %if.then48" [src/srcnn.cpp:33]   --->   Operation 147 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (1.23ns)   --->   "%store_ln34 = store i32 0, i21 %feat2_addr" [src/srcnn.cpp:34]   --->   Operation 148 'store' 'store_ln34' <Predicate = (and_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc56" [src/srcnn.cpp:35]   --->   Operation 149 'br' 'br_ln35' <Predicate = (and_ln33)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body40" [src/srcnn.cpp:32]   --->   Operation 150 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.00>
ST_14 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln41 = call void @conv3, i32 %conv3_weights, i32 %empty, i32 %output_ftmap, i32 %feat2" [src/srcnn.cpp:41]   --->   Operation 151 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [src/srcnn.cpp:42]   --->   Operation 152 'ret' 'ret_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('c') [22]  (0.000 ns)
	'store' operation ('store_ln18', src/srcnn.cpp:18) of constant 0 on local variable 'c' [41]  (0.427 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 1.200ns
The critical path consists of the following:
	'load' operation ('c', src/srcnn.cpp:18) on local variable 'c' [44]  (0.000 ns)
	'sub' operation ('sub_ln21', src/srcnn.cpp:21) [48]  (0.842 ns)
	blocking operation 0.358 ns on control path)

 <State 4>: 1.767ns
The critical path consists of the following:
	'phi' operation ('y', src/srcnn.cpp:19) with incoming values : ('add_ln19', src/srcnn.cpp:19) [58]  (0.000 ns)
	'add' operation ('add_ln21', src/srcnn.cpp:21) [60]  (0.853 ns)
	'sub' operation ('sub_ln21_1', src/srcnn.cpp:21) [64]  (0.914 ns)

 <State 5>: 2.151ns
The critical path consists of the following:
	'phi' operation ('x', src/srcnn.cpp:20) with incoming values : ('add_ln20', src/srcnn.cpp:20) [73]  (0.000 ns)
	'add' operation ('add_ln21_1', src/srcnn.cpp:21) [75]  (0.914 ns)
	'getelementptr' operation ('feat1_addr', src/srcnn.cpp:21) [77]  (0.000 ns)
	'load' operation ('feat1_load', src/srcnn.cpp:21) on array 'feat1' [84]  (1.237 ns)

 <State 6>: 4.019ns
The critical path consists of the following:
	'load' operation ('feat1_load', src/srcnn.cpp:21) on array 'feat1' [84]  (1.237 ns)
	multiplexor before operation 'fcmp' with delay (0.427 ns)
'fcmp' operation ('tmp_1', src/srcnn.cpp:21) [91]  (2.355 ns)

 <State 7>: 4.306ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', src/srcnn.cpp:21) [91]  (2.782 ns)
	'and' operation ('and_ln21', src/srcnn.cpp:21) [92]  (0.287 ns)
	blocking operation 1.237 ns on control path)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.831ns
The critical path consists of the following:
	'load' operation ('c', src/srcnn.cpp:30) on local variable 'c' [110]  (0.000 ns)
	'sub' operation ('sub_ln33', src/srcnn.cpp:33) [114]  (0.831 ns)

 <State 10>: 1.746ns
The critical path consists of the following:
	'phi' operation ('y', src/srcnn.cpp:31) with incoming values : ('add_ln31', src/srcnn.cpp:31) [124]  (0.000 ns)
	'add' operation ('add_ln33', src/srcnn.cpp:33) [126]  (0.842 ns)
	'sub' operation ('sub_ln33_1', src/srcnn.cpp:33) [130]  (0.904 ns)

 <State 11>: 2.141ns
The critical path consists of the following:
	'phi' operation ('x', src/srcnn.cpp:32) with incoming values : ('add_ln32', src/srcnn.cpp:32) [139]  (0.000 ns)
	'add' operation ('add_ln33_1', src/srcnn.cpp:33) [141]  (0.904 ns)
	'getelementptr' operation ('feat2_addr', src/srcnn.cpp:33) [143]  (0.000 ns)
	'load' operation ('feat2_load', src/srcnn.cpp:33) on array 'feat2' [150]  (1.237 ns)

 <State 12>: 4.019ns
The critical path consists of the following:
	'load' operation ('feat2_load', src/srcnn.cpp:33) on array 'feat2' [150]  (1.237 ns)
	multiplexor before operation 'fcmp' with delay (0.427 ns)
'fcmp' operation ('tmp_3', src/srcnn.cpp:33) [157]  (2.355 ns)

 <State 13>: 4.306ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', src/srcnn.cpp:33) [157]  (2.782 ns)
	'and' operation ('and_ln33', src/srcnn.cpp:33) [158]  (0.287 ns)
	blocking operation 1.237 ns on control path)

 <State 14>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
