# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SensorIf.srcs/sources_1/new/sensor_read_if.vhd" \
"../../../../SensorIf.srcs/sim_1/new/senosr_read_if_tb.vhd" \

# Do not sort compile order
nosort
