
---------- Begin Simulation Statistics ----------
final_tick                                12418063000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81170                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724096                       # Number of bytes of host memory used
host_op_rate                                   126781                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   369.59                       # Real time elapsed on the host
host_tick_rate                               33599285                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      46857538                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012418                       # Number of seconds simulated
sim_ticks                                 12418063000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  26523027                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 25679309                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      46857538                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.827871                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.827871                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2452328                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1697709                       # number of floating regfile writes
system.cpu.idleCycles                          133787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               226039                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3739689                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.143115                       # Inst execution rate
system.cpu.iew.exec_refs                     13776331                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4304163                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1977342                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              10459435                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                941                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2444                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4401327                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            57956135                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               9472168                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            478529                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              53226681                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10494                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2417676                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 200607                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2432373                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            683                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       110795                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         115244                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  70182153                       # num instructions consuming a value
system.cpu.iew.wb_count                      52847640                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.563092                       # average fanout of values written-back
system.cpu.iew.wb_producers                  39519006                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.127854                       # insts written-back per cycle
system.cpu.iew.wb_sent                       53010962                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 88552843                       # number of integer regfile reads
system.cpu.int_regfile_writes                42702138                       # number of integer regfile writes
system.cpu.ipc                               1.207918                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.207918                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            674038      1.26%      1.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              37559079     69.94%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   77      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43589      0.08%     71.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              478012      0.89%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1392      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9156      0.02%     72.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                51491      0.10%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20486      0.04%     72.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              948981      1.77%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6341      0.01%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           19818      0.04%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           9871      0.02%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9497457     17.68%     91.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3796063      7.07%     98.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           60285      0.11%     99.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         529069      0.99%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               53705211                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2373113                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4629456                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2224995                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2462558                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      829363                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015443                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  342638     41.31%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    197      0.02%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1056      0.13%     41.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                114858     13.85%     55.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   39      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 360634     43.48%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8375      1.01%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               654      0.08%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              910      0.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               51487423                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          128348004                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     50622645                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          66592752                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   57954734                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  53705211                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1401                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        11098515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             35336                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            198                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     19712305                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      24702340                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.174094                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.227970                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8651853     35.02%     35.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3179229     12.87%     47.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3294055     13.33%     61.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3202871     12.97%     74.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1843866      7.46%     81.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1767367      7.15%     88.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1745376      7.07%     95.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              497080      2.01%     97.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              520643      2.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        24702340                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.162383                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            848475                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           305988                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             10459435                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4401327                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                21859075                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         24836127                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        39076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         86784                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        68345                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          885                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       137712                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            885                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 5858645                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4266859                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            199910                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2993059                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2989739                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.889077                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  691501                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22339                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              12130                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10209                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1618                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        11092300                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            199170                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     23220020                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.017980                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.438612                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8444592     36.37%     36.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4453343     19.18%     55.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         3715982     16.00%     71.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2238710      9.64%     81.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          466168      2.01%     83.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1253418      5.40%     88.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          397652      1.71%     90.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          262813      1.13%     91.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1987342      8.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     23220020                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               46857538                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12733905                       # Number of memory references committed
system.cpu.commit.loads                       8633488                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    3306485                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2153628                       # Number of committed floating point instructions.
system.cpu.commit.integer                    45163321                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                544065                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       564578      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     32027619     68.35%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.09%     69.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       472511      1.01%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.02%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26513      0.06%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.03%     70.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       946206      2.02%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        12064      0.03%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         6032      0.01%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      8599865     18.35%     91.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3590667      7.66%     98.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        33623      0.07%     98.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       509750      1.09%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     46857538                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1987342                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     10426909                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10426909                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10426909                       # number of overall hits
system.cpu.dcache.overall_hits::total        10426909                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       118704                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         118704                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       118704                       # number of overall misses
system.cpu.dcache.overall_misses::total        118704                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5951940494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5951940494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5951940494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5951940494                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     10545613                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10545613                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10545613                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10545613                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011256                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011256                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50141.027211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50141.027211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50141.027211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50141.027211                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27868                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          227                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               776                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              30                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.912371                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.566667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50201                       # number of writebacks
system.cpu.dcache.writebacks::total             50201                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        51915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        51915                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51915                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        66789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        66789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        66789                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        66789                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3614605494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3614605494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3614605494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3614605494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006333                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006333                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006333                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54119.772627                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54119.772627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54119.772627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54119.772627                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66277                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6364179                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6364179                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        81009                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         81009                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3236620000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3236620000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6445188                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6445188                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012569                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012569                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39953.832290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39953.832290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        51904                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51904                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    937395500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    937395500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004516                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004516                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32207.369868                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32207.369868                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4062730                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4062730                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        37695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        37695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2715320494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2715320494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72033.969863                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72033.969863                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37684                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37684                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2677209994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2677209994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009190                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009190                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71043.678856                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71043.678856                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  12418063000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.569889                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10493698                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66789                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.117160                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.569889                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997207                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997207                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          227                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21158015                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21158015                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12418063000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3301927                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              12799990                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   6145482                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2254334                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 200607                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2830379                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1705                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               61032046                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8754                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     9470591                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4304176                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3484                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16731                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12418063000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  12418063000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12418063000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3567940                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       38727776                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     5858645                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3693370                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      20924653                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  404498                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  968                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6454                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3401328                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 35272                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           24702340                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.552020                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.381951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 14439040     58.45%     58.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   420872      1.70%     60.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   931955      3.77%     63.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   661203      2.68%     66.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   577696      2.34%     68.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   728394      2.95%     71.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1193317      4.83%     76.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   339095      1.37%     78.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  5410768     21.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             24702340                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.235892                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.559332                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3397786                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3397786                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3397786                       # number of overall hits
system.cpu.icache.overall_hits::total         3397786                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3541                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3541                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3541                       # number of overall misses
system.cpu.icache.overall_misses::total          3541                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    210207500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    210207500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    210207500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    210207500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3401327                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3401327                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3401327                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3401327                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001041                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001041                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001041                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001041                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59363.880260                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59363.880260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59363.880260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59363.880260                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          452                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.769231                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2068                       # number of writebacks
system.cpu.icache.writebacks::total              2068                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          963                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          963                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          963                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          963                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2578                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2578                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2578                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2578                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    160733000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    160733000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    160733000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    160733000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000758                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000758                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000758                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000758                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62347.944143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62347.944143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62347.944143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62347.944143                       # average overall mshr miss latency
system.cpu.icache.replacements                   2068                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3397786                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3397786                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3541                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3541                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    210207500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    210207500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3401327                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3401327                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59363.880260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59363.880260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          963                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          963                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2578                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2578                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    160733000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    160733000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000758                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000758                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62347.944143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62347.944143                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  12418063000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.395884                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3400364                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2578                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1318.993018                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.395884                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989054                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989054                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6805232                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6805232                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12418063000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3402389                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1391                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12418063000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  12418063000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12418063000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3023309                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1825939                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                32159                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 683                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 300904                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    7                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    640                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  12418063000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 200607                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  4249988                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4694106                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13058                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   7397928                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8146653                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               59900557                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 11823                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2250431                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2798298                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3188133                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              39                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            78519328                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   163230151                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                100460223                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2596005                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63631519                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 14887719                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     761                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 720                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11321208                       # count of insts added to the skid buffer
system.cpu.rob.reads                         79169984                       # The number of ROB reads
system.cpu.rob.writes                       117384799                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   46857538                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  468                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                21188                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21656                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 468                       # number of overall hits
system.l2.overall_hits::.cpu.data               21188                       # number of overall hits
system.l2.overall_hits::total                   21656                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2107                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45601                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47708                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2107                       # number of overall misses
system.l2.overall_misses::.cpu.data             45601                       # number of overall misses
system.l2.overall_misses::total                 47708                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151777000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3286674000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3438451000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151777000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3286674000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3438451000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2575                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            66789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                69364                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2575                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           66789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               69364                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.818252                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.682762                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.687792                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.818252                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.682762                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.687792                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72034.646417                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72074.603627                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72072.838937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72034.646417                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72074.603627                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72072.838937                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28931                       # number of writebacks
system.l2.writebacks::total                     28931                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47708                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47708                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130248750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2820326000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2950574750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    130248750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2820326000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2950574750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.818252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.682762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.687792                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.818252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.682762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.687792                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61817.157095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61847.898072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61846.540413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61817.157095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61847.898072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61846.540413                       # average overall mshr miss latency
system.l2.replacements                          39960                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50201                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50201                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50201                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50201                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2062                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2062                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2062                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2062                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1216                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1216                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           36469                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36469                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2607116500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2607116500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37685                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37685                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.967733                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967733                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71488.565631                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71488.565631                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        36469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          36469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2233924500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2233924500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.967733                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967733                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61255.436124                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61255.436124                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            468                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                468                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151777000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151777000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.818252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.818252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72034.646417                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72034.646417                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130248750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130248750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.818252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.818252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61817.157095                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61817.157095                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    679557500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    679557500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        29104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         29104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.313771                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.313771                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74414.969339                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74414.969339                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    586401500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    586401500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.313771                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.313771                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64213.918090                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64213.918090                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  12418063000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7958.493296                       # Cycle average of tags in use
system.l2.tags.total_refs                      137686                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48152                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.859404                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      62.729991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       174.573059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7721.190245                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.021310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.942528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971496                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8086                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1149648                       # Number of tag accesses
system.l2.tags.data_accesses                  1149648                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12418063000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001503106000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1797                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1797                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              125405                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27148                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47708                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28931                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47708                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28931                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.13                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47708                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28931                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.545353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.092395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    168.180492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1786     99.39%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.50%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1797                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.089594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.084117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.438015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1721     95.77%     95.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.28%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               57      3.17%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1797                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3053312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1851584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    245.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    149.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   12406542000                       # Total gap between requests
system.mem_ctrls.avgGap                     161882.88                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2918144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1850432                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 10859020.444653889164                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 234991882.389387130737                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 149011323.263539582491                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2107                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45601                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28931                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     60715500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1315542000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 293131075500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28816.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28848.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10132075.47                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2918464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3053312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1851584                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1851584                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2107                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45601                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47708                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28931                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28931                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     10859020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    235017651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        245876672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     10859020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     10859020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    149104091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       149104091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    149104091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     10859020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    235017651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       394980763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47703                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28913                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2971                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2003                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1932                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               481826250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             238515000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1376257500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10100.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28850.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40053                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              26244                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.96                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.77                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10319                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   475.184029                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   267.248017                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   415.397333                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3326     32.23%     32.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1506     14.59%     46.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          584      5.66%     52.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          516      5.00%     57.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          482      4.67%     62.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          264      2.56%     64.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          268      2.60%     67.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          246      2.38%     69.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3127     30.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10319                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3052992                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1850432                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              245.850903                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              149.011323                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.08                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12418063000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        40655160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        21608730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      178785600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      77537880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 979736160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2277132330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2850951360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    6426407220                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   517.504801                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7371079750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    414440000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4632543250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        33022500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17551875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161813820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      73387980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 979736160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1699545630                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3337340160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    6302398125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   507.518614                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8647365000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    414440000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3356258000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12418063000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11239                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28931                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10145                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36469                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36469                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11239                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       134492                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       134492                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 134492                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4904896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4904896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4904896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47708                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47708    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47708                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12418063000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            50627000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           59635000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             31682                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79132                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2068                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27105                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37685                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37685                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2578                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        29104                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7221                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       199855                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                207076                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       297152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7487360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7784512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39963                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1851776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           109327                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008324                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.090854                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 108417     99.17%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    910      0.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             109327                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  12418063000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          121125000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3868497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         100183500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
