{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588712166758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588712166759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  5 22:56:06 2020 " "Processing started: Tue May  5 22:56:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588712166759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712166759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modulik -c modulik " "Command: quartus_map --read_settings_files=on --write_settings_files=off modulik -c modulik" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712166759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588712167096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588712167097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functionF.v 1 1 " "Found 1 design units, including 1 entities, in source file functionF.v" { { "Info" "ISGN_ENTITY_NAME" "1 functionF " "Found entity 1: functionF" {  } { { "functionF.v" "" { Text "/home/santa/Documents/pw/2020L/sycy/testin/acceltry/functionF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712176305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712176305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singleTEA.v 1 1 " "Found 1 design units, including 1 entities, in source file singleTEA.v" { { "Info" "ISGN_ENTITY_NAME" "1 singleTEA " "Found entity 1: singleTEA" {  } { { "singleTEA.v" "" { Text "/home/santa/Documents/pw/2020L/sycy/testin/acceltry/singleTEA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712176305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712176305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "key KEY modulik.v(5) " "Verilog HDL Declaration information at modulik.v(5): object \"key\" differs only in case from object \"KEY\" in the same scope" {  } { { "modulik.v" "" { Text "/home/santa/Documents/pw/2020L/sycy/testin/acceltry/modulik.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588712176307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulik.v 1 1 " "Found 1 design units, including 1 entities, in source file modulik.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulik " "Found entity 1: modulik" {  } { { "modulik.v" "" { Text "/home/santa/Documents/pw/2020L/sycy/testin/acceltry/modulik.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588712176307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712176307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "modulik " "Elaborating entity \"modulik\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588712176363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singleTEA singleTEA:tea1 " "Elaborating entity \"singleTEA\" for hierarchy \"singleTEA:tea1\"" {  } { { "modulik.v" "tea1" { Text "/home/santa/Documents/pw/2020L/sycy/testin/acceltry/modulik.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588712176466 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "black singleTEA.v(14) " "Verilog HDL or VHDL warning at singleTEA.v(14): object \"black\" assigned a value but never read" {  } { { "singleTEA.v" "" { Text "/home/santa/Documents/pw/2020L/sycy/testin/acceltry/singleTEA.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588712176467 "|modulik|singleTEA:tea1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "functionF singleTEA:tea1\|functionF:f1 " "Elaborating entity \"functionF\" for hierarchy \"singleTEA:tea1\|functionF:f1\"" {  } { { "singleTEA.v" "f1" { Text "/home/santa/Documents/pw/2020L/sycy/testin/acceltry/singleTEA.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588712176478 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588712207509 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588712389079 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588712389079 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "modulik.v" "" { Text "/home/santa/Documents/pw/2020L/sycy/testin/acceltry/modulik.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588712390635 "|modulik|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ena " "No output dependent on input pin \"ena\"" {  } { { "modulik.v" "" { Text "/home/santa/Documents/pw/2020L/sycy/testin/acceltry/modulik.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588712390635 "|modulik|ena"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "modulik.v" "" { Text "/home/santa/Documents/pw/2020L/sycy/testin/acceltry/modulik.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588712390635 "|modulik|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588712390635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24968 " "Implemented 24968 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "196 " "Implemented 196 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588712390636 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588712390636 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24708 " "Implemented 24708 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588712390636 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588712390636 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/santa/Documents/pw/2020L/sycy/testin/acceltry/output_files/modulik.map.smsg " "Generated suppressed messages file /home/santa/Documents/pw/2020L/sycy/testin/acceltry/output_files/modulik.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712390641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1023 " "Peak virtual memory: 1023 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588712390685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  5 22:59:50 2020 " "Processing ended: Tue May  5 22:59:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588712390685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:44 " "Elapsed time: 00:03:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588712390685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:58 " "Total CPU time (on all processors): 00:03:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588712390685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588712390685 ""}
