<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>1 | Genetic Logic Lab</title><link>/publication-type/1/</link><atom:link href="/publication-type/1/index.xml" rel="self" type="application/rss+xml"/><description>1</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Wed, 01 Sep 2021 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>1</title><link>/publication-type/1/</link></image><item><title>Comparison of Extrinsic and Intrinsic Noise Model Predictions for Genetic Circuit Failures</title><link>/publication/comparison-extrinsic-intrinsic-fontanarrosa-2021/</link><pubDate>Wed, 01 Sep 2021 00:00:00 +0000</pubDate><guid>/publication/comparison-extrinsic-intrinsic-fontanarrosa-2021/</guid><description/></item><item><title>iBioSim Server: A Tool for Improving the Workflow for Genetic Design and Modeling</title><link>/publication/i-bio-sim-server-tool-stoughton-2021/</link><pubDate>Wed, 01 Sep 2021 00:00:00 +0000</pubDate><guid>/publication/i-bio-sim-server-tool-stoughton-2021/</guid><description/></item><item><title>Genetic Circuit Hazard Analysis Using STAMINA</title><link>/publication/bucherl-genetic-2020/</link><pubDate>Mon, 03 Aug 2020 00:00:00 +0000</pubDate><guid>/publication/bucherl-genetic-2020/</guid><description/></item><item><title>Analyzing genetic circuits for hazards and glitches</title><link>/publication/fontanarrosa-analyzing-2019/</link><pubDate>Mon, 08 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/fontanarrosa-analyzing-2019/</guid><description/></item><item><title>Stochastic Analysis of an Genetic Sensor</title><link>/publication/mante-stochastic-2019/</link><pubDate>Mon, 08 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/mante-stochastic-2019/</guid><description/></item><item><title>STAMINA: STochastic Approximate Model-Checker for INfinite-State Analysis</title><link>/publication/neupane-stamina-2019/</link><pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/neupane-stamina-2019/</guid><description/></item><item><title>An improved model generation method using Celloâ€™s optimized parameters</title><link>/publication/fontanarrosa-improved-2018/</link><pubDate>Mon, 08 Oct 2018 00:00:00 +0000</pubDate><guid>/publication/fontanarrosa-improved-2018/</guid><description/></item><item><title>A brief history of COMBINE</title><link>/publication/myers-brief-2017/</link><pubDate>Fri, 01 Dec 2017 00:00:00 +0000</pubDate><guid>/publication/myers-brief-2017/</guid><description/></item><item><title>Model Discovery for Analog/Mixed-Signal Circuits</title><link>/publication/dubikhin-model-2017/</link><pubDate>Sat, 01 Jul 2017 00:00:00 +0000</pubDate><guid>/publication/dubikhin-model-2017/</guid><description/></item><item><title>Invited: Advances in formal methods for the design of analog/mixed-signal systems</title><link>/publication/dubikhin-invited-2017/</link><pubDate>Thu, 01 Jun 2017 00:00:00 +0000</pubDate><guid>/publication/dubikhin-invited-2017/</guid><description/></item><item><title>Reachability Analysis Using Extremal Rates</title><link>/publication/fisher-reachability-2015/</link><pubDate>Wed, 01 Apr 2015 00:00:00 +0000</pubDate><guid>/publication/fisher-reachability-2015/</guid><description/></item><item><title>Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-on-Chip</title><link>/publication/zhang-formal-2014/</link><pubDate>Mon, 01 Sep 2014 00:00:00 +0000</pubDate><guid>/publication/zhang-formal-2014/</guid><description/></item><item><title>LEMA: A tool for the formal verification of digitally-intensive analog/mixed-signal circuits</title><link>/publication/fisher-lema-2014/</link><pubDate>Fri, 01 Aug 2014 00:00:00 +0000</pubDate><guid>/publication/fisher-lema-2014/</guid><description/></item><item><title>QDI logic for signaling data validity in bundled-data design: a kogge-stone case study</title><link>/publication/butzke-qdi-2014/</link><pubDate>Thu, 01 May 2014 00:00:00 +0000</pubDate><guid>/publication/butzke-qdi-2014/</guid><description/></item><item><title>Hierarchical stochastic simulation of genetic circuits</title><link>/publication/watanabe-hierarchical-2014-1/</link><pubDate>Sun, 13 Apr 2014 00:00:00 +0000</pubDate><guid>/publication/watanabe-hierarchical-2014-1/</guid><description/></item><item><title>A new assertion property language for analog/mixed-signal circuits</title><link>/publication/kulkarni-new-2013/</link><pubDate>Sun, 01 Sep 2013 00:00:00 +0000</pubDate><guid>/publication/kulkarni-new-2013/</guid><description/></item><item><title>Verification of digitally-intensive analog circuits via kernel ridge regression and hybrid reachability analysis</title><link>/publication/lin-verification-2013/</link><pubDate>Wed, 29 May 2013 00:00:00 +0000</pubDate><guid>/publication/lin-verification-2013/</guid><description/></item><item><title>Modeling and design automation of biological circuits and systems</title><link>/publication/miskov-zivanov-modeling-2012/</link><pubDate>Mon, 05 Nov 2012 00:00:00 +0000</pubDate><guid>/publication/miskov-zivanov-modeling-2012/</guid><description/></item><item><title>Using decision diagrams to compactly represent the state space for explicit model checking</title><link>/publication/zheng-using-2012/</link><pubDate>Thu, 01 Nov 2012 00:00:00 +0000</pubDate><guid>/publication/zheng-using-2012/</guid><description/></item><item><title>An Improvement in Partial Order Reduction Using Behavioral Analysis</title><link>/publication/zhang-improvement-2012/</link><pubDate>Wed, 01 Aug 2012 00:00:00 +0000</pubDate><guid>/publication/zhang-improvement-2012/</guid><description/></item><item><title>A Compositional Minimization Approach for Large Asynchronous Design Verification</title><link>/publication/zheng-compositional-2012/</link><pubDate>Sun, 01 Jul 2012 00:00:00 +0000</pubDate><guid>/publication/zheng-compositional-2012/</guid><description/></item><item><title>Utilizing stochastic model checking to analyze genetic circuits</title><link>/publication/madsen-utilizing-2012/</link><pubDate>Tue, 01 May 2012 00:00:00 +0000</pubDate><guid>/publication/madsen-utilizing-2012/</guid><description/></item><item><title>A Fault-Tolerant Routing Algorithm for a Network-on-Chip Using a Link Fault Model</title><link>/publication/wu-fault-tolerant-2011/</link><pubDate>Tue, 01 Nov 2011 00:00:00 +0000</pubDate><guid>/publication/wu-fault-tolerant-2011/</guid><description/></item><item><title>Erlang-delayed stochastic chemical kinetic formalism for efficient analysis of biological systems with non-elementary reaction effects</title><link>/publication/kuwahara-erlang-delayed-2011/</link><pubDate>Mon, 01 Aug 2011 00:00:00 +0000</pubDate><guid>/publication/kuwahara-erlang-delayed-2011/</guid><description/></item><item><title>State space reductions for scalable verification of asynchronous designs</title><link>/publication/yao-state-2010/</link><pubDate>Tue, 01 Jun 2010 00:00:00 +0000</pubDate><guid>/publication/yao-state-2010/</guid><description/></item><item><title>iSSA: An incremental stochastic simulation algorithm for genetic circuits</title><link>/publication/winstead-issa-2010/</link><pubDate>Sat, 01 May 2010 00:00:00 +0000</pubDate><guid>/publication/winstead-issa-2010/</guid><description/></item><item><title>Automatic abstraction for verification of cyber-physical systems</title><link>/publication/thacker-automatic-2010/</link><pubDate>Tue, 13 Apr 2010 00:00:00 +0000</pubDate><guid>/publication/thacker-automatic-2010/</guid><description/></item><item><title>Genetic design automation</title><link>/publication/myers-genetic-2009/</link><pubDate>Sun, 01 Nov 2009 00:00:00 +0000</pubDate><guid>/publication/myers-genetic-2009/</guid><description/></item><item><title>A new verification method for embedded systems</title><link>/publication/thacker-new-2009/</link><pubDate>Thu, 01 Oct 2009 00:00:00 +0000</pubDate><guid>/publication/thacker-new-2009/</guid><description/></item><item><title>Abstract Modeling and Simulation Aided Verification of Analog/Mixed-Signal Circuits</title><link>/publication/little-abstract-2008/</link><pubDate>Tue, 01 Jul 2008 00:00:00 +0000</pubDate><guid>/publication/little-abstract-2008/</guid><description/></item><item><title>A behavioral synthesis method for asynchronous circuits with bundled-data implementation (Tool paper)</title><link>/publication/naohiro-hamada-behavioral-2008/</link><pubDate>Sun, 01 Jun 2008 00:00:00 +0000</pubDate><guid>/publication/naohiro-hamada-behavioral-2008/</guid><description/></item><item><title>Synthesis of Genetic Circuits from Graphical Specifications</title><link>/publication/nguyen-synthesis-2008/</link><pubDate>Sun, 01 Jun 2008 00:00:00 +0000</pubDate><guid>/publication/nguyen-synthesis-2008/</guid><description/></item><item><title>Application of Automated Model Generation Techniques to Analog/Mixed-Signal Circuits</title><link>/publication/little-application-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/little-application-2007/</guid><description/></item><item><title>Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces</title><link>/publication/little-analogmixed-signal-2007/</link><pubDate>Mon, 01 Oct 2007 00:00:00 +0000</pubDate><guid>/publication/little-analogmixed-signal-2007/</guid><description/></item><item><title>Bounded Model Checking of Analog and Mixed-Signal Circuits Using an SMT Solver</title><link>/publication/walter-bounded-2007/</link><pubDate>Mon, 01 Oct 2007 00:00:00 +0000</pubDate><guid>/publication/walter-bounded-2007/</guid><description/></item><item><title>Hazard Checking of Timed Asynchronous Circuits Revisited</title><link>/publication/beal-hazard-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>/publication/beal-hazard-2007/</guid><description/></item><item><title>Production-Passage-Time Approximation: A New Approximation Method to Accelerate the Simulation Process of Enzymatic Reactions</title><link>/publication/kuwahara-production-passage-time-2007/</link><pubDate>Sun, 01 Apr 2007 00:00:00 +0000</pubDate><guid>/publication/kuwahara-production-passage-time-2007/</guid><description/></item><item><title>The Design of a Genetic Muller C-Element</title><link>/publication/nguyen-design-2007/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>/publication/nguyen-design-2007/</guid><description/></item><item><title>Symbolic Model Checking of Analog/Mixed-Signal Circuits</title><link>/publication/walter-symbolic-2007/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/walter-symbolic-2007/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/little-verification-2006/</link><pubDate>Wed, 01 Nov 2006 00:00:00 +0000</pubDate><guid>/publication/little-verification-2006/</guid><description/></item><item><title>ILP-based Scheduling for Asynchronous Circuits in Bundled-Data Implementation</title><link>/publication/saito-ilp-based-2006/</link><pubDate>Fri, 01 Sep 2006 00:00:00 +0000</pubDate><guid>/publication/saito-ilp-based-2006/</guid><description/></item><item><title>Abstracted stochastic analysis of type 1 pili expression in E. coli</title><link>/publication/kuwahara-abstracted-2006/</link><pubDate>Thu, 01 Jun 2006 00:00:00 +0000</pubDate><guid>/publication/kuwahara-abstracted-2006/</guid><description/></item><item><title>The case for analog circuit verification</title><link>/publication/myers-case-2006-1/</link><pubDate>Thu, 01 Jun 2006 00:00:00 +0000</pubDate><guid>/publication/myers-case-2006-1/</guid><description/></item><item><title>Learning genetic regulatory network connectivity from time series data</title><link>/publication/barker-learning-2006/</link><pubDate>Wed, 01 Mar 2006 00:00:00 +0000</pubDate><guid>/publication/barker-learning-2006/</guid><description/></item><item><title>A Scheduling Method for Asynchronous Bundled-Data Implementations Based on The Completion of Data Operations</title><link>/publication/saito-scheduling-2005-1/</link><pubDate>Fri, 01 Jul 2005 00:00:00 +0000</pubDate><guid>/publication/saito-scheduling-2005-1/</guid><description/></item><item><title>A scheduling method for asynchronous bundled-data implementations</title><link>/publication/saito-scheduling-2005/</link><pubDate>Wed, 01 Jun 2005 00:00:00 +0000</pubDate><guid>/publication/saito-scheduling-2005/</guid><description/></item><item><title>Asynchronous abstraction methodology for genetic regulatory networks</title><link>/publication/kuwahara-asynchronous-2005/</link><pubDate>Fri, 01 Apr 2005 00:00:00 +0000</pubDate><guid>/publication/kuwahara-asynchronous-2005/</guid><description/></item><item><title>High level synthesis of timed asynchronous circuits</title><link>/publication/yoneda-high-2005/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>/publication/yoneda-high-2005/</guid><description/></item><item><title>Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits</title><link>/publication/pradubsuwun-partial-2004/</link><pubDate>Mon, 01 Nov 2004 00:00:00 +0000</pubDate><guid>/publication/pradubsuwun-partial-2004/</guid><description/></item><item><title>Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets</title><link>/publication/little-verification-2004/</link><pubDate>Mon, 01 Nov 2004 00:00:00 +0000</pubDate><guid>/publication/little-verification-2004/</guid><description/></item><item><title>Synthesis of speed independent circuits based on decomposition</title><link>/publication/yoneda-synthesis-2004/</link><pubDate>Thu, 01 Apr 2004 00:00:00 +0000</pubDate><guid>/publication/yoneda-synthesis-2004/</guid><description/></item><item><title>Efficient verification of hazard-freedom in gate-level timed asynchronous circuits</title><link>/publication/nelson-efficient-2003/</link><pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2003/</guid><description/></item><item><title>Verification of timed circuits with failure directed abstractions</title><link>/publication/zheng-verification-2003/</link><pubDate>Wed, 01 Oct 2003 00:00:00 +0000</pubDate><guid>/publication/zheng-verification-2003/</guid><description/></item><item><title>Verifying synchronization strategies</title><link>/publication/myers-verifying-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/myers-verifying-2003/</guid><description/></item><item><title>Level oriented formal model for asynchronous circuit verification and its efficient analysis method</title><link>/publication/kitai-level-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/kitai-level-2002/</guid><description/></item><item><title>Automatic Derivation of Timing Constraints by Failure Analysis</title><link>/publication/yoneda-automatic-2002/</link><pubDate>Mon, 01 Jul 2002 00:00:00 +0000</pubDate><guid>/publication/yoneda-automatic-2002/</guid><description/></item><item><title>Analog decoding of product codes</title><link>/publication/winstead-analog-2002/</link><pubDate>Sat, 01 Jun 2002 00:00:00 +0000</pubDate><guid>/publication/winstead-analog-2002/</guid><description/></item><item><title>Cell library for automatic synthesis of analog error control decoders</title><link>/publication/jie-dai-cell-2002/</link><pubDate>Wed, 01 May 2002 00:00:00 +0000</pubDate><guid>/publication/jie-dai-cell-2002/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits using Partial Orders on LPNs</title><link>/publication/mercer-modular-2002/</link><pubDate>Mon, 01 Apr 2002 00:00:00 +0000</pubDate><guid>/publication/mercer-modular-2002/</guid><description/></item><item><title>Synchronous interlocked pipelines</title><link>/publication/jacobson-synchronous-2002/</link><pubDate>Mon, 01 Apr 2002 00:00:00 +0000</pubDate><guid>/publication/jacobson-synchronous-2002/</guid><description/></item><item><title>Framework of Timed Trace Theoretic Verification Revisited</title><link>/publication/zhou-framework-2001/</link><pubDate>Thu, 01 Nov 2001 00:00:00 +0000</pubDate><guid>/publication/zhou-framework-2001/</guid><description/></item><item><title>Improved POSET timing analysis in timed Petri nets</title><link>/publication/mercer-improved-2001/</link><pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate><guid>/publication/mercer-improved-2001/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits using Partial Orders on LPNs</title><link>/publication/mercer-modular-2001/</link><pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate><guid>/publication/mercer-modular-2001/</guid><description/></item><item><title>Automatic Abstraction for Verification of Timed Circuits and Systems?</title><link>/publication/zheng-automatic-2001/</link><pubDate>Sun, 01 Jul 2001 00:00:00 +0000</pubDate><guid>/publication/zheng-automatic-2001/</guid><description/></item><item><title>Analog MAP decoder for (8, 4) Hamming code in subthreshold CMOS</title><link>/publication/winstead-analog-2001/</link><pubDate>Fri, 01 Jun 2001 00:00:00 +0000</pubDate><guid>/publication/winstead-analog-2001/</guid><description/></item><item><title>A standard-cell self-timed multiplier for energy and area critical synchronous systems</title><link>/publication/killpack-standard-cell-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/killpack-standard-cell-2001/</guid><description/></item><item><title>Analog MAP decoder for (8, 4) Hamming code in subthreshold CMOS</title><link>/publication/winstead-analog-2001-1/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/winstead-analog-2001-1/</guid><description/></item><item><title>Efficient exact two-level hazard-free logic minimization</title><link>/publication/myers-efficient-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/myers-efficient-2001/</guid><description/></item><item><title>Timed circuits: a new paradigm for high-speed design</title><link>/publication/myers-timed-2001/</link><pubDate>Tue, 30 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/myers-timed-2001/</guid><description/></item><item><title>Automatic Abstraction for Synthesis and Verification of Deterministic Timed Systems</title><link>/publication/zheng-automatic-2000/</link><pubDate>Fri, 01 Dec 2000 00:00:00 +0000</pubDate><guid>/publication/zheng-automatic-2000/</guid><description/></item><item><title>Achieving fast and exact hazard-free logic minimization of extended burst-mode gC finite state machines</title><link>/publication/jacobson-achieving-2000/</link><pubDate>Wed, 01 Nov 2000 00:00:00 +0000</pubDate><guid>/publication/jacobson-achieving-2000/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>/publication/sjogren-interfacing-2000-1/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/sjogren-interfacing-2000-1/</guid><description/></item><item><title>Stochastic cycle period analysis in timed circuits</title><link>/publication/mercer-stochastic-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>/publication/mercer-stochastic-2000/</guid><description/></item><item><title>Direct synthesis of timed asynchronous circuits</title><link>/publication/sung-tae-jung-direct-1999-1/</link><pubDate>Mon, 01 Nov 1999 00:00:00 +0000</pubDate><guid>/publication/sung-tae-jung-direct-1999-1/</guid><description/></item><item><title>Architectural synthesis of timed asynchronous systems</title><link>/publication/bachman-architectural-1999/</link><pubDate>Fri, 01 Oct 1999 00:00:00 +0000</pubDate><guid>/publication/bachman-architectural-1999/</guid><description/></item><item><title>Direct synthesis of timed asynchronous circuits</title><link>/publication/sung-tae-jung-direct-1999/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>/publication/sung-tae-jung-direct-1999/</guid><description/></item><item><title>Stochastic cycle period analysis in timed circuits</title><link>/publication/mercer-stochastic-1999/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>/publication/mercer-stochastic-1999/</guid><description/></item><item><title>RAPPID: an asynchronous instruction length decoder</title><link>/publication/rotem-rappid-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/rotem-rappid-1999/</guid><description/></item><item><title>Verification of delayed-reset domino circuits using ATACS</title><link>/publication/belluomini-verification-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/belluomini-verification-1999/</guid><description/></item><item><title>Timed circuit synthesis using implicit methods</title><link>/publication/thacker-timed-1999/</link><pubDate>Fri, 01 Jan 1999 00:00:00 +0000</pubDate><guid>/publication/thacker-timed-1999/</guid><description/></item><item><title>Verification of timed systems using POSETs</title><link>/publication/belluomini-verification-1998/</link><pubDate>Mon, 01 Jun 1998 00:00:00 +0000</pubDate><guid>/publication/belluomini-verification-1998/</guid><description/></item><item><title>Average-case optimized technology mapping of one-hot domino circuits</title><link>/publication/wei-chun-chou-average-case-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/wei-chun-chou-average-case-1998/</guid><description/></item><item><title>Timed Event/Level Structures</title><link>/publication/belluomini-timed-1997/</link><pubDate>Mon, 01 Dec 1997 00:00:00 +0000</pubDate><guid>/publication/belluomini-timed-1997/</guid><description/></item><item><title>Synthesis of timed circuits using BDDs</title><link>/publication/thacker-synthesis-1997/</link><pubDate>Thu, 01 May 1997 00:00:00 +0000</pubDate><guid>/publication/thacker-synthesis-1997/</guid><description/></item><item><title>An asynchronous implementation of the maxlist algorithm</title><link>/publication/myers-asynchronous-1997/</link><pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate><guid>/publication/myers-asynchronous-1997/</guid><description/></item><item><title>Efficient timing analysis algorithms for timed state space exploration</title><link>/publication/belluomini-efficient-1997/</link><pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate><guid>/publication/belluomini-efficient-1997/</guid><description/></item><item><title>Technology mapping of timed circuits</title><link>/publication/myers-technology-1995/</link><pubDate>Mon, 01 May 1995 00:00:00 +0000</pubDate><guid>/publication/myers-technology-1995/</guid><description/></item><item><title>Automatic synthesis of gate-level timed circuits with choice</title><link>/publication/myers-automatic-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>/publication/myers-automatic-1995/</guid><description/></item><item><title>Automatic verification of timed circuits</title><link>/publication/rokicki-automatic-1994/</link><pubDate>Wed, 01 Jun 1994 00:00:00 +0000</pubDate><guid>/publication/rokicki-automatic-1994/</guid><description/></item><item><title>Synthesis of timed asynchronous circuits</title><link>/publication/myers-synthesis-1992/</link><pubDate>Thu, 01 Oct 1992 00:00:00 +0000</pubDate><guid>/publication/myers-synthesis-1992/</guid><description/></item></channel></rss>