# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../PLL.srcs/sources_1/ip/clock" \
"../../../../PLL.srcs/sources_1/ip/clock/clock_clk_wiz.v" \
"../../../../PLL.srcs/sources_1/ip/clock/clock.v" \
"../../../../PLL.srcs/sources_1/new/pll_test.v" \
"../../../../PLL.srcs/sim_1/new/tb_pll.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
