// Seed: 3583017800
module module_0 (
    output tri1  id_0,
    output uwire id_1
);
  localparam id_3 = -1;
  string id_4;
  assign module_1.id_0 = 0;
  assign id_4 = "" ? id_4 : "";
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input tri id_2,
    input tri id_3,
    input supply1 id_4
);
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign id_0 = 1;
  localparam id_6 = 1'd0;
  reg id_7;
  ;
  assign id_7 = -1'h0;
  wire id_8;
  always @(posedge id_1, "") begin : LABEL_0
    if (id_6) id_7 <= id_6;
  end
  id_9 :
  assert property (@(posedge id_6) 1)
  else if (-1) begin : LABEL_1
    id_9 <= id_4;
  end
  assign id_8 = id_3;
  parameter id_10 = 1;
endmodule
