
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035264                       # Number of seconds simulated
sim_ticks                                 35263635441                       # Number of ticks simulated
final_tick                               564828015378                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 263650                       # Simulator instruction rate (inst/s)
host_op_rate                                   339270                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2146223                       # Simulator tick rate (ticks/s)
host_mem_usage                               16944596                       # Number of bytes of host memory used
host_seconds                                 16430.56                       # Real time elapsed on the host
sim_insts                                  4331915070                       # Number of instructions simulated
sim_ops                                    5574399163                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       767872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1048576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       341376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       515456                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2680320                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2031872                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2031872                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5999                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8192                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2667                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4027                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 20940                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15874                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15874                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36298                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21775180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     29735335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        61707                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9680681                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        47187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14617211                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                76008045                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36298                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54447                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        61707                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        47187                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             199639                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          57619470                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               57619470                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          57619470                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36298                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21775180                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     29735335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        61707                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9680681                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        47187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14617211                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              133627516                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84565074                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31031382                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25469037                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2010612                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12671948                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12082522                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3160217                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86733                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31942078                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169945074                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31031382                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15242739                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36550552                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10771275                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6436828                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15631325                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807617                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83659777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.497931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47109225     56.31%     56.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3651172      4.36%     60.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196986      3.82%     64.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3425729      4.09%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3037367      3.63%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1559565      1.86%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1019106      1.22%     75.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2692934      3.22%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17967693     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83659777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366953                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.009637                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33624346                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6002633                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34750002                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       558947                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8723840                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5071671                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6635                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201677691                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51281                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8723840                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35282708                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2558070                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       705022                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33620972                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2769157                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194872795                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         5375                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1759679                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       744723                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           13                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270584961                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908507337                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908507337                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102325697                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33197                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17175                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7276487                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19275309                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10016216                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243170                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2939752                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183836781                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33184                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147614663                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       277891                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61054823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186643007                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1140                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83659777                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.764464                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.912164                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29552297     35.32%     35.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17893773     21.39%     56.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11808952     14.12%     70.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7595370      9.08%     79.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7593525      9.08%     88.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4428205      5.29%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3372530      4.03%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       754429      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       660696      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83659777                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1085122     69.96%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        206906     13.34%     83.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258967     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121456581     82.28%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2008177      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15679072     10.62%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8454811      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147614663                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.745575                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1551034                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010507                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380718024                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244925842                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143469325                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149165697                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       260995                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7063180                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          385                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1070                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2274543                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          584                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8723840                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1850471                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       163156                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183869965                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       296599                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19275309                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10016216                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17162                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        118241                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8017                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1070                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1218346                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1139340                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2357686                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145034405                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14757526                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2580254                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22964393                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20569497                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8206867                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.715063                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143614542                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143469325                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93602546                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261590466                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.696555                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357821                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61451829                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2033728                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74935937                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.633688                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175725                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29644210     39.56%     39.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20450776     27.29%     66.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8368083     11.17%     78.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293048      5.73%     83.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3679528      4.91%     88.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1796599      2.40%     91.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1983648      2.65%     93.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007521      1.34%     95.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3712524      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74935937                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3712524                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255097162                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376479505                       # The number of ROB writes
system.switch_cpus0.timesIdled                  38308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 905297                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.845651                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.845651                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.182521                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.182521                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       654701509                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196775901                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189042517                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84565074                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31069495                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27168991                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1965006                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15609977                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14952743                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2233027                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62106                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36642313                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172925517                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31069495                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17185770                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35604375                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9643526                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3844056                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18063029                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       778207                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83758100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.376341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.174104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48153725     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1762874      2.10%     59.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3234016      3.86%     63.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3027474      3.61%     67.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4993514      5.96%     73.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5188444      6.19%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1226612      1.46%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          922963      1.10%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15248478     18.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83758100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367403                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.044881                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37782406                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3717753                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34457910                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       138354                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7661676                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3374399                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5666                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193454939                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1397                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7661676                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39361196                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1134124                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       446158                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32997260                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2157685                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188377162                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        750505                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       846739                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250022896                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    857439463                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    857439463                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162997246                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87025568                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22186                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10849                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5830695                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29017856                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6299027                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103673                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2031533                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178318590                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21683                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150581179                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199927                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53368256                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146540321                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83758100                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.797810                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841997                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28739716     34.31%     34.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15679700     18.72%     53.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13644360     16.29%     69.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8400148     10.03%     79.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8804045     10.51%     89.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5189414      6.20%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2274679      2.72%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       607313      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418725      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83758100                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         592585     66.36%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189739     21.25%     87.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110698     12.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118083406     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1185624      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10838      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25947173     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5354138      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150581179                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.780654                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             893022                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005931                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386013402                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231708997                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145688789                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151474201                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       367367                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8244832                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          924                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          469                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1539695                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7661676                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         559948                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56710                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178340277                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208904                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29017856                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6299027                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10847                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33866                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          213                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          469                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1048767                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1154075                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2202842                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147779932                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24942936                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2801242                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30165727                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22342799                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5222791                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.747529                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145851559                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145688789                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89537967                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218422503                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.722801                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409930                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109542203                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124410437                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53930521                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21672                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1970206                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76096424                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.634905                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.325019                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34728451     45.64%     45.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16232867     21.33%     66.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9089613     11.94%     78.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3073584      4.04%     82.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2943204      3.87%     86.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1225415      1.61%     88.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3296671      4.33%     92.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       955277      1.26%     94.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4551342      5.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76096424                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109542203                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124410437                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25532350                       # Number of memory references committed
system.switch_cpus1.commit.loads             20773018                       # Number of loads committed
system.switch_cpus1.commit.membars              10836                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19485161                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108594944                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1679327                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4551342                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249886040                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364350415                       # The number of ROB writes
system.switch_cpus1.timesIdled                  26881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 806974                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109542203                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124410437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109542203                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.771986                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.771986                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.295360                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.295360                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       683687091                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190900487                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199475422                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21672                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84565074                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31938066                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26059521                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2132091                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13556795                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12584490                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3303550                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93776                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33099960                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173519334                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31938066                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15888040                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37611470                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11120458                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4562406                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16116398                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       824321                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84244594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.546960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.341321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46633124     55.35%     55.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3087718      3.67%     59.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4610412      5.47%     64.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3205984      3.81%     68.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2237605      2.66%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2188797      2.60%     73.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1332863      1.58%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2835186      3.37%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18112905     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84244594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377674                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.051903                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34036075                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4796253                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35917317                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       524478                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8970465                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5377702                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          321                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207830446                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1655                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8970465                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35942361                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         514148                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1527227                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34496433                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2793955                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     201656440                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1165867                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       950286                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    282884786                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    938704885                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    938704885                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174189883                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       108694876                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36381                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17368                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8292654                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18486961                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9464220                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113121                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2860638                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         187935763                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34671                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150170260                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       298528                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62616598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    191569983                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84244594                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.782551                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.917903                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29880652     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16914435     20.08%     55.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12262151     14.56%     70.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8116062      9.63%     79.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8186449      9.72%     89.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3927622      4.66%     94.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3499582      4.15%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       659189      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       798452      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84244594                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         818342     71.08%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162182     14.09%     85.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       170747     14.83%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125608913     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1895707      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17304      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14758867      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7889469      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150170260                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.775795                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1151271                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007666                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386034912                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250587418                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146014859                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151321531                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       470820                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7168262                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6371                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          387                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2266560                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8970465                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         272423                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50129                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    187970436                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       650940                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18486961                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9464220                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17367                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42196                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          387                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1300851                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1158639                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2459490                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147408747                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13792086                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2761512                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21488266                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20947649                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7696180                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.743140                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146077685                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146014859                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94607113                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        268801754                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.726657                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351959                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101278740                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124840449                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63130205                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34608                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2149176                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75274129                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.658477                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.177522                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28548661     37.93%     37.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21671919     28.79%     66.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8192664     10.88%     77.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4584678      6.09%     83.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3879709      5.15%     88.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1735935      2.31%     91.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1659223      2.20%     93.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1135401      1.51%     94.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3865939      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75274129                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101278740                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124840449                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18516356                       # Number of memory references committed
system.switch_cpus2.commit.loads             11318696                       # Number of loads committed
system.switch_cpus2.commit.membars              17304                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18112995                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112388583                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2582072                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3865939                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           259378844                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          384917510                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18460                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 320480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101278740                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124840449                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101278740                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.834974                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.834974                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.197643                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.197643                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       662049255                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203128189                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191024882                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34608                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                84565074                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31100900                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25314641                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2078785                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13241952                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12256981                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3200651                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91748                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34375002                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             169848710                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31100900                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15457632                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35692527                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10661716                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5065579                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16803513                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       835932                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     83680838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.499950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        47988311     57.35%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1929987      2.31%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2512665      3.00%     62.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3781024      4.52%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3670046      4.39%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2791539      3.34%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1657498      1.98%     76.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2481505      2.97%     79.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16868263     20.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     83680838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367775                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.008497                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35510936                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4947845                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34406161                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       268438                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8547457                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5263671                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203209075                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1367                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8547457                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37396216                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1018145                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1187330                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32746142                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2785542                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197283515                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          712                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1204125                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       875196                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           67                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    274918025                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    918766596                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    918766596                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    170924783                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       103993239                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41926                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23716                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7877569                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18283406                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9687777                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       187424                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2900753                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183345178                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39846                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147713448                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       275943                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59607536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181186641                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6478                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     83680838                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.765200                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.899618                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28885281     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18456614     22.06%     56.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11840554     14.15%     70.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8158989      9.75%     80.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7635229      9.12%     89.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4061700      4.85%     94.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2996303      3.58%     98.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       897819      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       748349      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     83680838                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         726152     68.97%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             6      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149931     14.24%     83.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       176732     16.79%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    122899535     83.20%     83.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2086414      1.41%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16685      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14581407      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8129407      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147713448                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.746743                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1052821                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007127                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    380436498                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    242993356                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143563531                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148766269                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       501108                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7004339                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2063                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          839                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2458366                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8547457                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         594441                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        98604                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183385029                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1261667                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18283406                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9687777                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23162                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         74475                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          839                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1272597                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1171068                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2443665                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    144883702                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13727687                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2829746                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21672273                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20294397                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7944586                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.713281                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143601776                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143563531                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92230492                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        258990844                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.697669                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356115                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100101530                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123029192                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60356075                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33368                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2113118                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75133381                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.637477                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.156789                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28755805     38.27%     38.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21679252     28.85%     67.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8002073     10.65%     77.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4576860      6.09%     83.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3810380      5.07%     88.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1837771      2.45%     91.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1892772      2.52%     93.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       799537      1.06%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3778931      5.03%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75133381                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100101530                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123029192                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18508478                       # Number of memory references committed
system.switch_cpus3.commit.loads             11279067                       # Number of loads committed
system.switch_cpus3.commit.membars              16684                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17645306                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        110894121                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2510336                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3778931                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           254739717                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375322416                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32529                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 884236                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100101530                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123029192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100101530                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.844793                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.844793                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.183722                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.183722                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       651989168                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198275307                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187690410                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33368                       # number of misc regfile writes
system.l2.replacements                          20940                       # number of replacements
system.l2.tagsinuse                      131071.988422                       # Cycle average of tags in use
system.l2.total_refs                          2019488                       # Total number of references to valid blocks.
system.l2.sampled_refs                         152012                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.285056                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         33487.836047                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.997529                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3157.464158                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.993885                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4150.636941                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     16.007811                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1343.949120                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.997054                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2035.035877                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          28907.318459                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            106.158100                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          20258.131057                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          15021.122051                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst              0.976396                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          22548.363938                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.255492                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.024090                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.031667                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.010254                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.015526                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.220545                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000810                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.154557                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.114602                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000007                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.172030                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        89830                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        45853                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        30762                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        48191                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  214636                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            73204                       # number of Writeback hits
system.l2.Writeback_hits::total                 73204                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        89830                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        45853                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        30762                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        48191                       # number of demand (read+write) hits
system.l2.demand_hits::total                   214636                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        89830                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        45853                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        30762                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        48191                       # number of overall hits
system.l2.overall_hits::total                  214636                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5999                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8192                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2667                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4025                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 20938                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5999                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8192                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2667                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         4027                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20940                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5999                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8192                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2667                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         4027                       # number of overall misses
system.l2.overall_misses::total                 20940                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       456019                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    321967780                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       615627                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    442394093                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       779675                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    149033558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       518119                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    213953911                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1129718782                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        58399                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         58399                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       456019                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    321967780                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       615627                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    442394093                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       779675                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    149033558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       518119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    214012310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1129777181                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       456019                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    321967780                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       615627                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    442394093                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       779675                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    149033558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       518119                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    214012310                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1129777181                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95829                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54045                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33429                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52216                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              235574                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        73204                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             73204                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95829                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54045                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33429                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52218                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               235576                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95829                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54045                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33429                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52218                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              235576                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.062601                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.151577                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.079781                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.077084                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.088881                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.062601                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.151577                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.079781                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.077119                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.088889                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.062601                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.151577                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.079781                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.077119                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.088889                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45601.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53670.241707                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41041.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54003.185181                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45863.235294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55880.599175                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 39855.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53156.251180                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53955.429458                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 29199.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 29199.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45601.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53670.241707                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41041.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54003.185181                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45863.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55880.599175                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 39855.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53144.353116                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53953.064995                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45601.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53670.241707                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41041.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54003.185181                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45863.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55880.599175                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 39855.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53144.353116                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53953.064995                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15874                       # number of writebacks
system.l2.writebacks::total                     15874                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5999                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8192                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2667                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4025                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            20938                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         4027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20940                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         4027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20940                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       398085                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    287219261                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       527792                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    394884457                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       683892                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    133646204                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       443367                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    190511276                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1008314334                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        46447                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        46447                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       398085                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    287219261                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       527792                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    394884457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       683892                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    133646204                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       443367                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    190557723                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1008360781                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       398085                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    287219261                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       527792                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    394884457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       683892                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    133646204                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       443367                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    190557723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1008360781                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062601                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.151577                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.079781                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.077084                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.088881                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.062601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.151577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.079781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.077119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.088889                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.062601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.151577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.079781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.077119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.088889                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39808.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47877.856476                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35186.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48203.669067                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40228.941176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50111.062617                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 34105.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 47331.994037                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48157.146528                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 23223.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 23223.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39808.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 47877.856476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35186.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48203.669067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40228.941176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 50111.062617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 34105.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 47320.020611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48154.765091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39808.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 47877.856476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35186.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48203.669067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40228.941176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 50111.062617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 34105.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 47320.020611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48154.765091                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997527                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015638975                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846616.318182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15631314                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15631314                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15631314                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15631314                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15631314                       # number of overall hits
system.cpu0.icache.overall_hits::total       15631314                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       540664                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       540664                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       540664                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       540664                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       540664                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       540664                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15631325                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15631325                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15631325                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15631325                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15631325                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15631325                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49151.272727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49151.272727                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49151.272727                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49151.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49151.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49151.272727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       467359                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       467359                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       467359                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       467359                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       467359                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       467359                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46735.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46735.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46735.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46735.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46735.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46735.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95829                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191858888                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96085                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1996.762117                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.481451                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.518549                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915943                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084057                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11595053                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11595053                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709475                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19304528                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19304528                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19304528                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19304528                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357699                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357699                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           50                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357749                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357749                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357749                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357749                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9391445126                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9391445126                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1712740                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1712740                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9393157866                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9393157866                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9393157866                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9393157866                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11952752                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11952752                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19662277                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19662277                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19662277                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19662277                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029926                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029926                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018195                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018195                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018195                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018195                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26255.161815                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26255.161815                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34254.800000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34254.800000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26256.279867                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26256.279867                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26256.279867                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26256.279867                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18714                       # number of writebacks
system.cpu0.dcache.writebacks::total            18714                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261870                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261870                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261920                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261920                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261920                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261920                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95829                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95829                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95829                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95829                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95829                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95829                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1320779694                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1320779694                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1320779694                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1320779694                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1320779694                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1320779694                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008017                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008017                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004874                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004874                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004874                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004874                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13782.672197                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13782.672197                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13782.672197                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13782.672197                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13782.672197                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13782.672197                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993882                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929529003                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714998.160517                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993882                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18063013                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18063013                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18063013                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18063013                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18063013                       # number of overall hits
system.cpu1.icache.overall_hits::total       18063013                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       755363                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       755363                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       755363                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       755363                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       755363                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       755363                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18063029                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18063029                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18063029                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18063029                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18063029                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18063029                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47210.187500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47210.187500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47210.187500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47210.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47210.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47210.187500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       671651                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       671651                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       671651                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       671651                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       671651                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       671651                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44776.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44776.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 44776.733333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44776.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 44776.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44776.733333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54045                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232402645                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54301                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4279.896227                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.131662                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.868338                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828639                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171361                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22674120                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22674120                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4737640                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4737640                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10845                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10845                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10836                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10836                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27411760                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27411760                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27411760                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27411760                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       149001                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       149001                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       149001                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        149001                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       149001                       # number of overall misses
system.cpu1.dcache.overall_misses::total       149001                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4993555938                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4993555938                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4993555938                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4993555938                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4993555938                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4993555938                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22823121                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22823121                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4737640                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4737640                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10836                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10836                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27560761                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27560761                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27560761                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27560761                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006529                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006529                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005406                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005406                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005406                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005406                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33513.573318                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33513.573318                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33513.573318                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33513.573318                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33513.573318                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33513.573318                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19690                       # number of writebacks
system.cpu1.dcache.writebacks::total            19690                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        94956                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        94956                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        94956                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        94956                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        94956                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        94956                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54045                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54045                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54045                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54045                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54045                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54045                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    835488622                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    835488622                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    835488622                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    835488622                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    835488622                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    835488622                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15459.128911                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15459.128911                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15459.128911                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15459.128911                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15459.128911                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15459.128911                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.007808                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022466944                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2208351.930886                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.007808                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025654                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740397                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16116379                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16116379                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16116379                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16116379                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16116379                       # number of overall hits
system.cpu2.icache.overall_hits::total       16116379                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       980412                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       980412                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       980412                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       980412                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       980412                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       980412                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16116398                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16116398                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16116398                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16116398                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16116398                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16116398                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51600.631579                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51600.631579                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51600.631579                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51600.631579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51600.631579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51600.631579                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       825589                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       825589                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       825589                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       825589                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       825589                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       825589                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48564.058824                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48564.058824                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48564.058824                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48564.058824                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48564.058824                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48564.058824                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33429                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164835310                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33685                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4893.433576                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.001796                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.998204                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902351                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097649                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10496916                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10496916                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7163052                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7163052                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17336                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17336                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17304                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17304                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17659968                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17659968                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17659968                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17659968                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68826                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68826                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68826                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68826                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68826                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68826                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1701130283                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1701130283                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1701130283                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1701130283                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1701130283                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1701130283                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10565742                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10565742                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7163052                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7163052                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17304                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17304                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17728794                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17728794                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17728794                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17728794                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006514                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006514                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003882                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003882                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003882                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003882                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 24716.390361                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 24716.390361                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 24716.390361                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 24716.390361                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 24716.390361                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 24716.390361                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8960                       # number of writebacks
system.cpu2.dcache.writebacks::total             8960                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35397                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35397                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35397                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35397                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35397                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35397                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33429                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33429                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33429                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33429                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33429                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33429                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    441243293                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    441243293                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    441243293                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    441243293                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    441243293                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    441243293                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13199.416465                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13199.416465                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13199.416465                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13199.416465                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13199.416465                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13199.416465                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997051                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020026918                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056505.883065                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997051                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16803497                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16803497                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16803497                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16803497                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16803497                       # number of overall hits
system.cpu3.icache.overall_hits::total       16803497                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       695452                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       695452                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       695452                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       695452                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       695452                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       695452                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16803513                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16803513                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16803513                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16803513                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16803513                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16803513                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 43465.750000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43465.750000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 43465.750000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43465.750000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 43465.750000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43465.750000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       543605                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       543605                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       543605                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       543605                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       543605                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       543605                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 41815.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 41815.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 41815.769231                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 41815.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 41815.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 41815.769231                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52218                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174138439                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52474                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3318.566128                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.213796                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.786204                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910991                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089009                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10442903                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10442903                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7192032                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7192032                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17659                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17659                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16684                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16684                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17634935                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17634935                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17634935                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17634935                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134420                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134420                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3004                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3004                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137424                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137424                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137424                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137424                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3672039523                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3672039523                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    172849987                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    172849987                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3844889510                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3844889510                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3844889510                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3844889510                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10577323                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10577323                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7195036                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7195036                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16684                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16684                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17772359                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17772359                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17772359                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17772359                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012708                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012708                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000418                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000418                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007732                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007732                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007732                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007732                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 27317.657514                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27317.657514                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 57539.942410                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 57539.942410                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 27978.297168                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27978.297168                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 27978.297168                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27978.297168                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       241383                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 48276.600000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25840                       # number of writebacks
system.cpu3.dcache.writebacks::total            25840                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        82204                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        82204                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3002                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3002                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85206                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85206                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85206                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85206                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52216                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52216                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52218                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52218                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52218                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52218                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    681686233                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    681686233                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        60399                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        60399                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    681746632                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    681746632                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    681746632                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    681746632                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 13055.121668                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13055.121668                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 30199.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 30199.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 13055.778314                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13055.778314                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 13055.778314                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13055.778314                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
