# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../lc3bsv.srcs/sources_1/new/verification/interface.sv" \
"../../../../lc3bsv.srcs/sources_1/new/memory.sv" \
"../../../../lc3bsv.srcs/sources_1/new/verification/test1.sv" \
"../../../../lc3bsv.srcs/sources_1/new/verification/tb_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
