============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 11 2025  05:39:36 pm
  Module:                 mcrb
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 11 2025  05:39:36 pm
  Module:                 mcrb
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 11 2025  05:39:36 pm
  Module:                 mcrb
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (3912 ps) Setup Check with Pin skew_addr_cntr_reg[4]/clk->d
          Group: I2C
     Startpoint: (F) mc_rb_ef1_svld_i
          Clock: (R) sclk
       Endpoint: (R) skew_addr_cntr_reg[4]/d
          Clock: (R) sclk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     194                  
     Required Time:=    4806                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     395                  
             Slack:=    3912                  

Exceptions/Constraints:
  input_delay             500             mcrb.sdc_line_3 

#--------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  mc_rb_ef1_svld_i              (u)     -       F     (arrival)            1  1.6     0     0     500    (-,-) 
  g2/z                          (u)     in_0->z R     unmapped_not         1  1.9     0    47     547    (-,-) 
  g3/z                          (u)     in_0->z R     unmapped_and2        5  9.5     0   168     715    (-,-) 
  mux_skew_addr_cntr_20_14/g1/z (u)     sel0->z R     unmapped_bmux3       1  1.9     0   180     895    (-,-) 
  skew_addr_cntr_reg[4]/d       -       -       R     unmapped_d_flop      1    -     -     0     895    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 11 2025  05:39:36 pm
  Module:                 mcrb
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (3889 ps) Late External Delay Assertion at pin skew_addr_cntr_o[0]
          Group: C2O
     Startpoint: (R) skew_addr_cntr_reg[0]/clk
          Clock: (R) sclk
       Endpoint: (R) skew_addr_cntr_o[0]
          Clock: (R) sclk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    4500                  
      Launch Clock:-       0                  
         Data Path:-     611                  
             Slack:=    3889                  

Exceptions/Constraints:
  output_delay             500             mcrb.sdc_line_5_5_1 

#---------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  skew_addr_cntr_reg[0]/clk -       -      R     (arrival)            6    -     0     0       0    (-,-) 
  skew_addr_cntr_reg[0]/q   (u)     clk->q R     unmapped_d_flop      5  7.9     0   611     611    (-,-) 
  skew_addr_cntr_o[0]       -       -      R     (port)               -    -     -     0     611    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 11 2025  05:39:36 pm
  Module:                 mcrb
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (2991 ps) Setup Check with Pin skew_addr_cntr_reg[4]/clk->d
          Group: C2C
     Startpoint: (R) skew_addr_cntr_reg[3]/clk
          Clock: (R) sclk
       Endpoint: (R) skew_addr_cntr_reg[4]/d
          Clock: (R) sclk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     194                  
     Required Time:=    4806                  
      Launch Clock:-       0                  
         Data Path:-    1815                  
             Slack:=    2991                  

#---------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  skew_addr_cntr_reg[3]/clk     -       -        R     (arrival)            6    -     0     0       0    (-,-) 
  skew_addr_cntr_reg[3]/q       (u)     clk->q   F     unmapped_d_flop      4  5.1     0   594     594    (-,-) 
  lte_13_77/g4/z                (u)     in_0->z  R     unmapped_not         2  3.8     0    64     658    (-,-) 
  lte_13_77/g16/z               (u)     in_1->z  F     unmapped_nor2        2  3.2     0   119     777    (-,-) 
  lte_13_77/g26/z               (u)     in_1->z  R     unmapped_nor2        1  1.9     0   102     879    (-,-) 
  lte_13_77/g30/z               (u)     in_0->z  F     unmapped_nand2       1  1.6     0   102     981    (-,-) 
  lte_13_77/g31/z               (u)     in_1->z  R     unmapped_nand2       1  1.9     0   102    1083    (-,-) 
  lte_13_77/g33/z               (u)     in_0->z  F     unmapped_nand2       1  1.6     0   102    1185    (-,-) 
  lte_13_77/g34/z               (u)     in_1->z  R     unmapped_nand2       1  1.9     0   102    1287    (-,-) 
  g1/z                          (u)     in_1->z  R     unmapped_and2        5  9.5     0   168    1455    (-,-) 
  mux_skew_addr_cntr_22_14/g1/z (u)     sel0->z  R     unmapped_bmux3       1  1.9     0   180    1635    (-,-) 
  mux_skew_addr_cntr_20_14/g1/z (u)     data0->z R     unmapped_bmux3       1  1.9     0   180    1815    (-,-) 
  skew_addr_cntr_reg[4]/d       -       -        R     unmapped_d_flop      1    -     -     0    1815    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 11 2025  05:39:36 pm
  Module:                 mcrb
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found

