---
layout: default
title: 0.18Î¼m FeRAM Process Flowï¼ˆå¼·èª˜é›»ä½“ãƒ¡ãƒ¢ãƒªãƒ—ãƒ­ã‚»ã‚¹ï¼‰è§£èª¬ç‰ˆ
---

---

# ğŸ“˜ 0.18Î¼m FeRAM Process Flowï¼ˆå¼·èª˜é›»ä½“ãƒ¡ãƒ¢ãƒªãƒ—ãƒ­ã‚»ã‚¹ï¼‰è§£èª¬ç‰ˆ

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)

> âš ï¸ **æ³¨æ„ / Notice**  
> æœ¬ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ã¯ã€ä¸‰æºçœŸä¸€ã«ã‚ˆã‚‹**æ§‹æƒ³ãƒ»æ•™è‚²ç›®çš„**ã®ãƒ—ãƒ­ã‚»ã‚¹è¨­è¨ˆã«åŸºã¥ã„ã¦ã„ã¾ã™ã€‚å®Ÿåœ¨ã™ã‚‹è£½å“ãƒ»è£½é€ ãƒ•ãƒ­ãƒ¼ãƒ»ä¼æ¥­æ©Ÿå¯†ã¨ã¯ä¸€åˆ‡é–¢ä¿‚ã‚ã‚Šã¾ã›ã‚“ã€‚  
> *This process flow is a conceptual and educational design proposed by **Shinichi Samizo**. It is not related to any actual product, manufacturing process, or proprietary information.*

---

## ğŸ§­ æ¦‚è¦ / Overview

æœ¬æ•™æã§ã¯ã€**0.18Î¼m CMOSãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹**ã‚’åŸºç›¤ã¨ã—ãŸä»®æƒ³æ§‹æˆã«ã‚ˆã‚Šã€**FeRAMï¼ˆå¼·èª˜é›»ä½“ãƒ¡ãƒ¢ãƒªï¼‰**ã®ä»£è¡¨çš„ãªè£½é€ ãƒ•ãƒ­ãƒ¼ã‚’è§£èª¬ã—ã¾ã™ã€‚  
ã‚­ãƒ£ãƒ‘ã‚·ã‚¿æ§‹é€ ã«ã¯ **Pt/PZT/Ti** ã‚’æ¡ç”¨ã—ã€**Coã‚µãƒªã‚µã‚¤ãƒ‰ï¼ˆCoSiâ‚‚ï¼‰**ã€**å¤šå±¤Alé…ç·šï¼ˆMetal-1ã€œ3ï¼‰ï¼‹Wãƒ—ãƒ©ã‚°æ¥ç¶šæ§‹é€ **ãªã©ã€å®Ÿç”¨ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ã¨æ•´åˆæ€§ã®ã‚ã‚‹æ§‹æˆã§ã™ã€‚  

ã¾ãŸã€æœ¬æ§‹æˆã§ã¯ã€**ãƒ¡ãƒ¢ãƒªã‚»ãƒ«éƒ¨ï¼ˆ3.3Vï¼‰ã¨ãƒ­ã‚¸ãƒƒã‚¯éƒ¨ï¼ˆ1.8Vï¼‰ã®äºŒé›»æºæ§‹æˆ**ã‚’æƒ³å®šã—ã¦ã„ã¾ã™ã€‚  
ã“ã‚Œã¯ã€**FeRAMã‚»ãƒ«ã®åˆ†æ¥µåè»¢ã«ååˆ†ãªé«˜é›»åœ§ãŒå¿…è¦ã§ã‚ã‚‹ä¸€æ–¹ã€ãƒ­ã‚¸ãƒƒã‚¯å›è·¯ã¯ä½é›»åœ§ã§å‹•ä½œã•ã›ã¦æ¶ˆè²»é›»åŠ›ã¨ä¿¡é ¼æ€§ã‚’ç¢ºä¿ã™ã‚‹ãŸã‚**ã§ã™ã€‚  

---

This document presents an educational process flow for FeRAM, constructed on a **0.18Î¼m CMOS logic platform**.  
The capacitor stack is composed of **Pt/PZT/Ti**, and the flow includes **Co salicide (CoSiâ‚‚)**, **triple-layer Al interconnects with W-plug via structure**, and other practical fabrication steps.  

The design assumes a **dual-voltage configuration** with **3.3V for memory cells** and **1.8V for logic circuits**.  
This is because **FeRAM cells require a sufficiently high voltage for polarization switching, while logic circuits operate at lower voltage for reduced power consumption and improved reliability**.  

---

## ğŸ“‹ ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼è¦ç´„ / *Process Flow Summary*  

| å·¥ç¨‹ã‚«ãƒ†ã‚´ãƒª / *Process Category* | ä¸»ãªå‡¦ç† / *Main Process* | ç›®çš„ / *Purpose* |
|-----------------------------------|---------------------------|------------------|
| **ç´ å­åˆ†é›¢ / Isolation** | STIå½¢æˆã€CMPå¹³å¦åŒ–ã€çŠ ç‰²é…¸åŒ–è†œ <br>*STI formation, CMP planarization, sacrificial oxidation* | ç´ å­é–“ãƒªãƒ¼ã‚¯é˜²æ­¢ãƒ»æ³¨å…¥å‰è¡¨é¢æ”¹è³ª <br>*Isolation and surface preparation before implantation* |
| **ã‚¦ã‚§ãƒ«ãƒ»ãƒãƒ£ãƒãƒ« / Well & Channel** | N/Pã‚¦ã‚§ãƒ«å½¢æˆã€ãƒãƒ£ãƒãƒ«æ³¨å…¥ <br>*N/P well formation, channel doping* | ãƒ‡ãƒã‚¤ã‚¹åŸºç›¤å½¢æˆã€Vthèª¿æ•´ <br>*Well structure and threshold control* |
| **ã‚²ãƒ¼ãƒˆãƒ»ã‚½ãƒ¼ã‚¹ãƒ‰ãƒ¬ã‚¤ãƒ³ / Gate & S/D** | G1/G2é…¸åŒ–ã€Poly-Siã‚²ãƒ¼ãƒˆå½¢æˆã€LDDã€æ·±æ‹¡æ•£ã€CoSiâ‚‚ã‚µãƒªã‚µã‚¤ãƒ‰ <br>*G1/G2 oxidation, poly-Si gate, LDD, S/D, CoSiâ‚‚ salicide* | CMOSãƒ‡ãƒã‚¤ã‚¹å®Œæˆ <br>*Complete CMOS transistor formation* |
| **ã‚³ãƒ³ã‚¿ã‚¯ãƒˆå±¤ / Contact & 2nd ILD** | ILDå †ç©ã€ã‚³ãƒ³ã‚¿ã‚¯ãƒˆé–‹å£ã€TiNãƒãƒªã‚¢ã€Wãƒ—ãƒ©ã‚°å½¢æˆ <br>*ILD deposition, contact via, TiN barrier, W plug* | ãƒ‡ãƒã‚¤ã‚¹ã€œé…ç·šã®æ¥ç¶š <br>*Connect device to interconnect layers* |
| **ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ / FeRAM Capacitor** | Pt/PZT/Tiã‚­ãƒ£ãƒ‘ã‚·ã‚¿ç©å±¤ã€AlOxä¿è­·ï¼ˆäºŒé‡è†œï¼‰ <br>*Pt/PZT/Ti capacitor stack, dual AlOx protection* | FeRAMã‚»ãƒ«å½¢æˆ <br>*FeRAM cell formation* |
| **BEOLé…ç·š / BEOL Interconnects** | Alé…ç·šï¼ˆM1ã€œM3ï¼‰ã€Wãƒ—ãƒ©ã‚°ã€CMPå¹³å¦åŒ– <br>*Al interconnects (M1â€“M3), W plugs, CMP* | å¤šå±¤é…ç·šæ¥ç¶š <br>*Multilayer interconnect wiring* |
| **Padãƒ»Passivation** | åšè†œAlãƒ‘ãƒƒãƒ‰ã€SiN/SiOâ‚‚ãƒ‘ãƒƒã‚·ãƒ™ãƒ¼ã‚·ãƒ§ãƒ³ <br>*Thick Al pads, SiN/SiOâ‚‚ passivation* | å¤–éƒ¨I/Oä¿è­·ã€é•·æœŸä¿¡é ¼æ€§ <br>*External I/O protection, long-term reliability* <br>â€» é€šå¸¸ã®æ°´ç´ ã‚·ãƒ³ã‚¿ãƒ¼å·¥ç¨‹ã¯ **PZTé‚„å…ƒåŠ£åŒ–é˜²æ­¢ã®ãŸã‚å‰Šé™¤** <br>*Hydrogen sintering omitted to avoid PZT degradation* |

ğŸ‘‰ **ãƒ•ãƒ«ãƒ•ãƒ­ãƒ¼è¡¨ã¯ã“ã¡ã‚‰ â†’ [feram_full_process_table.md](./feram_full_process_table.md)**

---

## ğŸ§  FeRAMç‰¹æœ‰å·¥ç¨‹ã®è©³ç´°è§£èª¬ / *Detailed Explanation of Key FeRAM Steps*

---

### ğŸ”½ ã‚­ãƒ£ãƒ‘ã‚·ã‚¿å½¢æˆï¼ˆPt/PZT/Tiï¼‰ / *Capacitor Formation (Pt/PZT/Ti)*  

| å·¥ç¨‹ / Step | å†…å®¹ / Description |
|-------------|--------------------|
| **TI1-SPï¼ˆä¸‹éƒ¨ï¼‰** | Tiã‚¹ãƒ‘ãƒƒã‚¿ã«ã‚ˆã‚‹Ptå¯†ç€å±¤ï¼ˆç´„300Ã…ï¼‰ã€‚<br>*Ti sputtering adhesion layer for Pt (~300Ã…).* |
| **Pt-SP** | Ptä¸‹éƒ¨é›»æ¥µï¼ˆ1000â€“1500Ã…ï¼‰ã€é«˜è€ä¹…æ€§ãƒ»å°é›»æ€§ã€‚<br>*Pt bottom electrode (1000â€“1500Ã…), durable and conductive.* |
| **PZT-COT / PZT-ANL** | PZTã‚¹ãƒ”ãƒ³ã‚³ãƒ¼ãƒˆï¼‹ã‚¢ãƒ‹ãƒ¼ãƒ«ã€ãƒšãƒ­ãƒ–ã‚¹ã‚«ã‚¤ãƒˆçµæ™¶åŒ–ã€‚<br>*PZT spin coating + annealing for perovskite crystallization.* |
| **TI2-SPï¼ˆä¸Šéƒ¨ï¼‰** | ä¸Šéƒ¨é›»æ¥µã€Alé…ç·šã¨ã®ãƒãƒƒãƒ•ã‚¡æ©Ÿèƒ½ã€‚<br>*Top electrode, also buffer to Al wiring.* |
| **çµæ™¶é…å‘ç¢ºèª** | ä¸Šéƒ¨é›»æ¥µå½¢æˆå¾Œã€XRDã§PZTã®(100)/(111)é¢é…å‘ã‚’ç¢ºèªã€‚<br>*After top electrode, XRD verifies PZT (100)/(111) orientation.* |
| **CAP-PH / CAP-ET** | Pt/PZT/Tiãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°ã€‚Ptã¯CMPä¸å¯ã€IBEç­‰ã®ç‰©ç†ã‚¨ãƒƒãƒå¿…è¦ã€‚<br>*Pt/PZT/Ti patterning; CMP not applicable, requires IBE/physical etching.* |

---

### ğŸ”½ ä¿è­·è†œå½¢æˆï¼ˆAlOxï¼‰ / *Protective Layer Formation (AlOx)*  

| å·¥ç¨‹ / Step | å†…å®¹ / Description |
|-------------|--------------------|
| **ALOX-SP / ALOX-DP** | ã‚¹ãƒ‘ãƒƒã‚¿ï¼‹ALDã«ã‚ˆã‚‹AlOxä¿è­·è†œï¼ˆäºŒé‡è†œï¼‰ã€ãƒ”ãƒ³ãƒ›ãƒ¼ãƒ«åˆ¶å¾¡ãŒéµã€‚<br>*AlOx protection by sputter + ALD (dual layer); pinhole suppression is key.* |
| **ALOX-PH / ALOX-ET** | é–‹å£å½¢æˆã€å¾Œç¶šé…ç·šå±¤ã¨ã®æ¥ç¶šç”¨ã€‚<br>*Via opening for subsequent interconnect.* |

---

### ğŸ”½ æ¥ç¶šæ§‹é€ ï¼ˆMetal-0ã€œVia-0ï¼‰ / *Interconnect Structure (Metal-0 to Via-0)*  

| å·¥ç¨‹ / Step | å†…å®¹ / Description |
|-------------|--------------------|
| **HLX-DP** | PE-TEOSã«ã‚ˆã‚‹ILD-0å †ç©ã€‚<br>*ILD-0 deposition using PE-TEOS.* |
| **HLX-PH / HLX-ET** | Via-0é–‹å£å½¢æˆã€‚<br>*Lithography + etching for Via-0.* |
| **TINX-SP** | Ti/TiNãƒãƒªã‚¢å±¤å½¢æˆï¼ˆç´„300Ã…ï¼‰ã€‚Wæ‹¡æ•£é˜²æ­¢ã€‚<br>*Ti/TiN barrier (~300Ã…), prevents W diffusion.* |
| **HWX-DP / HWX-CMP** | Wãƒ—ãƒ©ã‚°å……å¡«ã¨CMPå¹³å¦åŒ–ã€‚ã‚­ãƒ£ãƒ‘ã‚·ã‚¿â†’M1æ¥ç¶šã‚’ç¢ºç«‹ã€‚<br>*W plug fill + CMP; connects capacitor to Metal-1.* |

---

### âš ï¸ æ°´ç´ é‚„å…ƒã«ã‚ˆã‚‹PZTç‰¹æ€§åŠ£åŒ–å¯¾ç­– / *Mitigation of PZT Degradation by Hâ‚‚*  

| é …ç›® / Item | å†…å®¹ / Description |
|-------------|--------------------|
| **æ‡¸å¿µäº‹é …** | æ°´ç´ é‚„å…ƒã«ã‚ˆã‚ŠPZTã®ãƒ’ã‚¹ãƒ†ãƒªã‚·ã‚¹ç‰¹æ€§ãŒåŠ£åŒ–ï¼ˆã‚¤ãƒ³ãƒ—ãƒªãƒ³ãƒˆï¼‰ã€‚<br>*Hydrogen reduction degrades PZT hysteresis (imprint).* |
| **å¯¾ç­–** | AlOxäºŒé‡ä¿è­·è†œã§éš”é›¢ã€‚æœ€çµ‚ã®æ°´ç´ ã‚·ãƒ³ã‚¿ãƒ¼å·¥ç¨‹ã‚’å‰Šé™¤ã€‚<br>*Dual AlOx layers isolate PZT; final hydrogen sintering excluded.* |
| **æ”¹å–„** | HfZrOâ‚‚æ¡ç”¨ã§æ°´ç´ è€æ€§å‘ä¸Šã€‚420â„ƒ Hâ‚‚ã‚·ãƒ³ã‚¿ãƒ¼å¯¾å¿œå¯èƒ½ã€‚<br>*HfZrOâ‚‚ provides hydrogen resistance, enables 420â„ƒ Hâ‚‚ sintering.* |

ğŸ‘‰ è©³ç´°ã¯ [æŠ€è¡“ãƒãƒ¼ãƒˆ HfOâ‚‚ç³»ã®æ°´ç´ å¯¾å¿œæ€§](../../d_chapter1_memory_technologies/doc_FeRAM/hfo2_h2_compat.md) ã‚’å‚ç…§ã€‚  
ğŸ‘‰ For details, see [Tech Note: HfOâ‚‚ Hydrogen Compatibility](../../d_chapter1_memory_technologies/doc_FeRAM/hfo2_h2_compat.md).  

---

### ğŸ“˜ ç‰¹æ€§è©•ä¾¡ / *Property Evaluation*  

| è©•ä¾¡æ‰‹æ³• / Method | å†…å®¹ / Description |
|-------------------|--------------------|
| **ãƒ’ã‚¹ãƒ†ãƒªã‚·ã‚¹æ¸¬å®š (PUNDæ³•)** | Pm, Pr, Vcã‚’æ¸¬å®šã€‚FeRAMä¿æŒç‰¹æ€§ã‚’è©•ä¾¡ã€‚<br>*Measures Pm, Pr, Vc using PUND method; evaluates retention.* |
| **ãƒã‚¿ãƒ•ãƒ©ã‚¤ã‚«ãƒ¼ãƒ–** | PZTã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿ã®å¤‰ä½ç‰¹æ€§ã€‚<br>*Voltageâ€“displacement curve of PZT actuators.* |
| **DBLIæ³•** | äºŒé‡ãƒ“ãƒ¼ãƒ ãƒ¬ãƒ¼ã‚¶ãƒ¼å¹²æ¸‰æ³•ã«ã‚ˆã‚‹å¤‰ä½è©•ä¾¡ã€‚<br>*Displacement measured by Double Beam Laser Interferometry (DBLI).* |

ğŸ‘‰ è©³ç´°ã¯ [FeRAMãƒ”ã‚¨ã‚¾è©•ä¾¡æ³•](./feram_piezo_evaluation_principles.md) ã‚’å‚ç…§ã€‚  
ğŸ‘‰ See [FeRAM Piezo Evaluation Principles](./feram_piezo_evaluation_principles.md) for details.  

---

### ğŸ“ è£œè¶³ / *Notes*  

- **PZTè†œã®Zr/Tiæ¯”ã¨ç„¼æˆæ¡ä»¶**ã¯ã€ã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°ç‰¹æ€§ãƒ»ä¿æŒç‰¹æ€§ã«å¤§ããå½±éŸ¿ã€‚  
  *Zr/Ti ratio and annealing conditions of the PZT film greatly affect switching and retention properties.*  

- **AlOxè†œã®å“è³ªï¼ˆå¯†åº¦ãƒ»è†œåšå‡ä¸€æ€§ï¼‰**ã¯é•·æœŸä¿¡é ¼æ€§ã«ç›´çµã€‚  
  *Quality of AlOx film (density and thickness uniformity) directly impacts long-term reliability.*
  
---

### ğŸ“„ 0.18Î¼m CMOS Device Parameter  
ğŸ‘‰ [0.18um_etests_summary_unified.md](../../chapter3_process_evolution/docs/0.18um_etests_summary_unified.md)

æœ¬è³‡æ–™ã§ã¯ã€0.18Î¼m CMOSãƒ—ãƒ­ã‚»ã‚¹ã«ãŠã‘ã‚‹ **E-testè©•ä¾¡ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿** ã‚’ç”¨ã„ã¦ã€  
**1.8V / 3.3V / 5.0V** å„å‹•ä½œé›»åœ§ãƒ‡ãƒã‚¤ã‚¹ã®ç‰¹æ€§æ¯”è¼ƒã‚’è¡Œã£ã¦ã„ã¾ã™ã€‚  

*This document compares **device characteristics** for **1.8V / 3.3V / 5.0V CMOS devices**,  
based on key **E-test parameters** such as threshold voltage, saturation current,  
transconductance, leakage current, breakdown voltage, and subthreshold slope.*  

---

## ğŸ”— é–¢é€£æ•™æãƒªãƒ³ã‚¯ / *Related Links*  

| ãƒªãƒ³ã‚¯ / Link | å†…å®¹ / Description |  
|---------------|--------------------|  
| ğŸ“˜ [0.18Âµm FeRAM Process Flow â€” å®Œå…¨ç‰ˆ](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter1_memory_technologies/doc_FeRAM/feram_full_process_table) | å¤§å…ƒã¨ãªã‚‹FeRAMãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ï¼ˆæ•™è‚²ãƒ¢ãƒ‡ãƒ«, å®Œå…¨ç‰ˆï¼‰<br>*Root FeRAM process flow (educational, full version)* |
| ğŸ”¬ [0.18Î¼m CMOSãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹](../../chapter3_process_evolution/docs/0.18um_Logic_ProcessFlow.md) | 0.18Î¼m CMOSãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ï¼ˆæ•™è‚²ãƒ¢ãƒ‡ãƒ«ï¼‰<br>*0.18Âµm CMOS logic process flow (educational model)* |  
| ğŸ”¬ [0.18Î¼m CMOS 1.8V/3.3V/5Væ··è¼‰ãƒ•ãƒ­ãƒ³ãƒˆã‚¨ãƒ³ãƒ‰ãƒ—ãƒ­ã‚»ã‚¹](../../chapter3_process_evolution/docs/0.18um_1.8V_3.3V_5V.md) | 1.8V/3.3V/5Væ··è¼‰ãƒ•ãƒ­ãƒ³ãƒˆã‚¨ãƒ³ãƒ‰ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ï¼ˆæ•™è‚²ãƒ¢ãƒ‡ãƒ«ï¼‰<br>*1.8V/3.3V/5V mixed frontend process flow (educational model)* |  
| ğŸ“˜ [0.18um RFCMOSãƒ‡ãƒã‚¤ã‚¹æ¤œè¨](https://samizo-aitl.github.io/Edusemi-Plus/applied-devices/rf-devices/rfcmos_review) | CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹æ¤œè¨<br>*Review: CMOS-integrated RF Devices* |
| ğŸ“ [MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®ç‰¹æ€§ã¨ä¿¡é ¼æ€§](../../chapter4_mos_characteristics/README.md) | MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç‰¹æ€§ã¨ä¿¡é ¼æ€§<br>*MOS transistor characteristics and reliability* |  
| ğŸ’¾ [ãƒ¡ãƒ¢ãƒªæŠ€è¡“ï¼šSRAM / DRAM / FeRAM / MRAM / 3DNAND](../../d_chapter1_memory_technologies/README.md) | ãƒ¡ãƒ¢ãƒªæŠ€è¡“æ•™æï¼ˆSRAM, DRAM, FeRAM, MRAM, 3DNANDï¼‰<br>*Memory technologies: SRAM, DRAM, FeRAM, MRAM, 3DNAND* |  

---

## ğŸ‘¤ **åŸ·ç­†è€… / Author**

| **é …ç›® / Item** | **å†…å®¹ / Details** |
|-----------------|--------------------|
| **è‘—è€… / Author** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **Email** | [![Email](https://img.shields.io/badge/Email-shin3t72%40gmail.com-red?style=for-the-badge&logo=gmail)](mailto:shin3t72@gmail.com) |
| **X** | [![X](https://img.shields.io/badge/X-@shin3t72-black?style=for-the-badge&logo=x)](https://x.com/shin3t72) |
| **GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |

---

## ğŸ“„ **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License**
[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)  

> æ•™æãƒ»ã‚³ãƒ¼ãƒ‰ãƒ»å›³è¡¨ã®æ€§è³ªã«å¿œã˜ãŸãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ã‚’æ¡ç”¨ã€‚  
> *Hybrid licensing based on the nature of the materials, code, and diagrams.*

| ğŸ“Œ é …ç›® / Item | ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License | èª¬æ˜ / Description |
|------|------|------|
| **ã‚³ãƒ¼ãƒ‰ï¼ˆCodeï¼‰** | [MIT License](https://opensource.org/licenses/MIT) | è‡ªç”±ã«ä½¿ç”¨ãƒ»æ”¹å¤‰ãƒ»å†é…å¸ƒãŒå¯èƒ½<br>*Free to use, modify, and redistribute* |
| **æ•™æãƒ†ã‚­ã‚¹ãƒˆï¼ˆText materialsï¼‰** | [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/) | è‘—è€…è¡¨ç¤ºå¿…é ˆ<br>*Attribution required* |
| **å›³è¡¨ãƒ»ã‚¤ãƒ©ã‚¹ãƒˆï¼ˆFigures & diagramsï¼‰** | [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) | éå•†ç”¨åˆ©ç”¨ã®ã¿è¨±å¯<br>*Non-commercial use only* |
| **å¤–éƒ¨å¼•ç”¨ï¼ˆExternal referencesï¼‰** | å…ƒãƒ©ã‚¤ã‚»ãƒ³ã‚¹ã«å¾“ã†<br>*Follow the original license* | å¼•ç”¨å…ƒã‚’æ˜è¨˜<br>*Cite the original source* |

