{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545550579837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545550579837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 23 15:36:19 2018 " "Processing started: Sun Dec 23 15:36:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545550579837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1545550579837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab11 -c lab11 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab11 -c lab11 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1545550579837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1545550580376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1545550580376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab11.v 1 1 " "Found 1 design units, including 1 entities, in source file lab11.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab11 " "Found entity 1: lab11" {  } { { "lab11.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/lab11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550591054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1545550591054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file screen_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 screen_ram " "Found entity 1: screen_ram" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550591057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1545550591057 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit vga_font_rom.v(5) " "Verilog HDL Declaration warning at vga_font_rom.v(5): \"bit\" is SystemVerilog-2005 keyword" {  } { { "vga_font_rom.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/vga_font_rom.v" 5 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1545550591060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_font_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_font_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_font_rom " "Found entity 1: vga_font_rom" {  } { { "vga_font_rom.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/vga_font_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550591061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1545550591061 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit screen.v(38) " "Verilog HDL Declaration warning at screen.v(38): \"bit\" is SystemVerilog-2005 keyword" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 38 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1545550591063 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "screen.v(90) " "Verilog HDL Module Instantiation warning at screen.v(90): ignored dangling comma in List of Port Connections" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 90 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1545550591063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen.v 1 1 " "Found 1 design units, including 1 entities, in source file screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 screen " "Found entity 1: screen" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550591064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1545550591064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550591066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1545550591066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga_ctrl.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550591068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1545550591068 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "assic screen.v(76) " "Verilog HDL Implicit Net warning at screen.v(76): created implicit net for \"assic\"" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1545550591069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab11 " "Elaborating entity \"lab11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1545550591252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen screen:myscreen " "Elaborating entity \"screen\" for hierarchy \"screen:myscreen\"" {  } { { "lab11.v" "myscreen" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/lab11.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550591253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 screen.v(19) " "Verilog HDL assignment warning at screen.v(19): truncated value with size 32 to match size of target (10)" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550591255 "|lab11|screen:myscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 screen.v(25) " "Verilog HDL assignment warning at screen.v(25): truncated value with size 32 to match size of target (8)" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550591255 "|lab11|screen:myscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 screen.v(26) " "Verilog HDL assignment warning at screen.v(26): truncated value with size 32 to match size of target (8)" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550591255 "|lab11|screen:myscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 screen.v(27) " "Verilog HDL assignment warning at screen.v(27): truncated value with size 32 to match size of target (4)" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550591255 "|lab11|screen:myscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 screen.v(28) " "Verilog HDL assignment warning at screen.v(28): truncated value with size 32 to match size of target (4)" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550591255 "|lab11|screen:myscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 screen.v(51) " "Verilog HDL assignment warning at screen.v(51): truncated value with size 32 to match size of target (12)" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550591255 "|lab11|screen:myscreen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen screen:myscreen\|clkgen:my_vgaclk " "Elaborating entity \"clkgen\" for hierarchy \"screen:myscreen\|clkgen:my_vgaclk\"" {  } { { "screen.v" "my_vgaclk" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550591255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl screen:myscreen\|vga_ctrl:VGA_CTRL " "Elaborating entity \"vga_ctrl\" for hierarchy \"screen:myscreen\|vga_ctrl:VGA_CTRL\"" {  } { { "screen.v" "VGA_CTRL" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550591257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(50) " "Verilog HDL assignment warning at vga_ctrl.v(50): truncated value with size 32 to match size of target (10)" {  } { { "vga_ctrl.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/vga_ctrl.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550591258 "|lab11|screen:myscreen|vga_ctrl:VGA_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_ram screen:myscreen\|screen_ram:my_sr " "Elaborating entity \"screen_ram\" for hierarchy \"screen:myscreen\|screen_ram:my_sr\"" {  } { { "screen.v" "my_sr" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550591259 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 screen_ram.v(32) " "Verilog HDL assignment warning at screen_ram.v(32): truncated value with size 32 to match size of target (6)" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550591282 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 screen_ram.v(33) " "Verilog HDL assignment warning at screen_ram.v(33): truncated value with size 32 to match size of target (4)" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550591283 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 screen_ram.v(34) " "Verilog HDL assignment warning at screen_ram.v(34): truncated value with size 32 to match size of target (4)" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550591283 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ram screen_ram.v(40) " "Verilog HDL warning at screen_ram.v(40): initial value for variable ram should be constant" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 40 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1545550591283 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[2099..1960\] 0 screen_ram.v(29) " "Net \"ram\[2099..1960\]\" at screen_ram.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545550591283 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[1931..1411\] 0 screen_ram.v(29) " "Net \"ram\[1931..1411\]\" at screen_ram.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545550591283 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[1401..1338\] 0 screen_ram.v(29) " "Net \"ram\[1401..1338\]\" at screen_ram.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545550591283 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[1331..1266\] 0 screen_ram.v(29) " "Net \"ram\[1331..1266\]\" at screen_ram.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545550591283 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[1261..1064\] 0 screen_ram.v(29) " "Net \"ram\[1261..1064\]\" at screen_ram.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545550591283 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[1051..0\] 0 screen_ram.v(29) " "Net \"ram\[1051..0\]\" at screen_ram.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545550591283 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_font_rom screen:myscreen\|vga_font_rom:my_vfr " "Elaborating entity \"vga_font_rom\" for hierarchy \"screen:myscreen\|vga_font_rom:my_vfr\"" {  } { { "screen.v" "my_vfr" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550591284 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 vga_font_rom.v(8) " "Net \"rom.data_a\" at vga_font_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "vga_font_rom.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/vga_font_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545550591285 "|lab11|screen:myscreen|vga_font_rom:my_vfr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 vga_font_rom.v(8) " "Net \"rom.waddr_a\" at vga_font_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "vga_font_rom.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/vga_font_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545550591285 "|lab11|screen:myscreen|vga_font_rom:my_vfr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 vga_font_rom.v(8) " "Net \"rom.we_a\" at vga_font_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "vga_font_rom.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/vga_font_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545550591285 "|lab11|screen:myscreen|vga_font_rom:my_vfr"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1545550591487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545550591517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 23 15:36:31 2018 " "Processing ended: Sun Dec 23 15:36:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545550591517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545550591517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545550591517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1545550591517 ""}
