[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of DP83867CRRGZR production of TEXAS INSTRUMENTS from the text:DP83867\n10/100/1000 Mbps\nEthernet Physical LayerEthernet MAC Magnetics RJ-45\nStatus\nLEDs25 MHz\nCrystal or OscillatorMII (PAP)\nGMII (PAP)\nRGMII (PAP, RGZ)10BASE-Te\n100BASE-TX\n1000BASE-T\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nDP83867IR/CR Robust, HighImmunity 10/100/1000 Ethernet Physical Layer Transceiver\n11Features\n1•Ultra lowRGMII latency TX<90ns, RX<290ns\n•Time Sensitive Network (TSN) compliant\n•Low power consumption 457mW\n•Exceeds 8000 VIEC61000-4-2 ESD protection\n•Meets EN55011 class Bemission standards\n•16programmable RGMII delay modes onRX/TX\n•Integrated MDI termination resistors\n•Programmable MII/GMII/RGMII termination\nimpedance\n•WoL (Wake-on-LAN) packet detection\n•25-MHz or125-MHz synchronized clock output\n•IEEE 1588 time stamp support\n•RJ45 mirror mode\n•Fully compatible toIEEE 802.3 10BASE-Te,\n100BASE-TX, and1000BASE-T Specification\n•Cable diagnostics\n•MII,GMII andRGMII MAC interface options\n•Configurable I/Ovoltage (3.3 V,2.5V,1.8V)\n•Fast linkdrop mode\n•JTAG support\n2Applications\n•Motor drives\n•Industrial factory automation\n•Field Bus Support\n•Industrial embedded computing\n•Wired andwireless communications infrastructure\n•Test andmeasurement\n•Consumer electronics3Description\nThe DP83867 device isarobust, low power, fully\nfeatured Physical Layer transceiver with integrated\nPMD sublayers tosupport 10BASE-Te, 100BASE-TX\nand 1000BASE-T Ethernet protocols. Optimized for\nESD protection, the DP83867 exceeds 8-kV IEC\n61000-4-2 (direct contact).\nThe DP83867 isdesigned foreasy implementation of\n10/100/1000 Mbps Ethernet LANs. Itinterfaces\ndirectly totwisted pair media via an external\ntransformer. This device interfaces directly tothe\nMAC layer through theIEEE 802.3 Standard Media\nIndependent Interface (MII), theIEEE 802.3 Gigabit\nMedia Independent Interface (GMII) orReduced GMII\n(RGMII). The QFP package supports MII/GMII/RGMII\nwhereas theQFN package supports RGMII.\nThe DP83867 provides precision clock\nsynchronization, including asynchronous Ethernet\nclock output. Ithas low latency and provides IEEE\n1588 Start ofFrame Detection.\nThe DP83867 consumes only 490mW (PAP) and\n457mW (RGZ) under fulloperating power. Wake on\nLAN can be used tolower system power\nconsumption.\nDevice Information(1)\nPART NUMBER TEMPERATURE PACKAGE BODY SIZE (NOM)\nDP83867IRPAP –40°Cto+85°C QFP (64) 10mmx10mm\nDP83867IRRGZ –40°Cto+85°C QFN (48) 7mmx7mm\nDP83867CRRGZ 0°Cto+70°C QFN (48) 7mmx7mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSystem Diagram\n2DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison ............................................... 8\n6PinConfiguration andFunctions ......................... 8\n6.1 Unused Pins........................................................... 13\n7Specifications ....................................................... 14\n7.1 Absolute Maximum Ratings .................................... 14\n7.2 ESD Ratings ............................................................ 14\n7.3 Recommended Operating Conditions ..................... 14\n7.4 Thermal Information ................................................ 15\n7.5 Electrical Characteristics ......................................... 15\n7.6 Power-Up Timing .................................................... 17\n7.7 Reset Timing ........................................................... 18\n7.8 MIISerial Management Timing ............................... 18\n7.9 RGMII Timing .......................................................... 18\n7.10 GMII Transmit Timing ........................................... 19\n7.11 GMII Receive Timing ............................................ 19\n7.12 100-Mbps MIITransmit Timing ............................. 19\n7.13 100-Mbps MIIReceive Timing .............................. 19\n7.14 10-Mbps MIITransmit Timing ............................... 20\n7.15 10-Mbps MIIReceive Timing ................................ 20\n7.16 DP83867IR/CR Start ofFrame Detection Timing .20\n7.17 Typical Characteristics .......................................... 258Detailed Description ............................................ 26\n8.1 Overview ................................................................. 26\n8.2 Functional Block Diagram ....................................... 27\n8.3 Feature Description ................................................. 29\n8.4 Device Functional Modes ........................................ 32\n8.5 Programming .......................................................... 47\n8.6 Register Maps ......................................................... 56\n9Application andImplementation ...................... 116\n9.1 Application Information .......................................... 116\n9.2 Typical Application ............................................... 116\n10Power Supply Recommendations ................... 123\n11Layout ................................................................. 125\n11.1 Layout Guidelines ............................................... 125\n11.2 Layout Example .................................................. 128\n12Device andDocumentation Support ............... 129\n12.1 Documentation Support ...................................... 129\n12.2 Related Links ...................................................... 129\n12.3 Receiving Notification ofDocumentation\nUpdates .................................................................. 129\n12.4 Community Resources ........................................ 129\n12.5 Trademarks ......................................................... 129\n12.6 Electrostatic Discharge Caution .......................... 129\n12.7 Glossary .............................................................. 129\n13Mechanical, Packaging, andOrderable\nInformation ......................................................... 129\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision E(March 2017) toRevision F Page\n•Added "Time Sensitive Network (TSN) Compliant "toFeatures ............................................................................................. 1\n•Changed "Fast Link up/Link Drop Modes "to"Fast Link Drop Mode "inFeatures ............................................................... 1\n•Added "Field Bus Support "toApplications ........................................................................................................................... 1\n•Deleted "NOTE: Internal Pull-Up/Pull-Down resistors ontheIOpins aredisabled when thedevice enters functional\nmode after power up."from PinFunctions ........................................................................................................................... 10\n•Changed \'TX_EN /TX_CTRL \'pintype inPinFunctions ..................................................................................................... 11\n•Added XIpinvoltage ratings toAbsolute Maximum Ratings ............................................................................................... 14\n•Added XIInput Voltage section toElectrical Characteristics ................................................................................................ 15\n•Changed links toRGMII timing diagrams inRGMII Timing(4).............................................................................................. 18\n•Changed TholdR parameter description inRGMII Timing(4)................................................................................................... 18\n•Added table note explaining how Duty Cycle %must beinterpreted inRGMII Timing(4).................................................... 18\n•Added table note explaining how Duty Cycle %must beinterpreted inRGMII Timing(4).................................................... 18\n•Changed Figure 10............................................................................................................................................................... 23\n•Changed statement about PHY address inSerial Management Interface .......................................................................... 37\n•Added Figure 23................................................................................................................................................................... 41\n•Deleted "The BIST allows fullcontrol ofthepacket lengths andoftheIPG. "from BIST Configuration .............................. 43\n•Deleted mention ofALCD from Cable Diagnostics ............................................................................................................. 43\n•Deleted subsection describing ALCD from Cable Diagnostics ............................................................................................ 43\n•Changed allmentions of"Fast Link Down "to"Fast Link Drop "inFast Link Drop (FLD) .................................................... 44\n3DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedRevision History (continued)\n•Added statement ondisabling andre-enabling FLD inFast Link Drop (FLD) ..................................................................... 44\n•Added statement oneffects ofpinstrapping toFLD configuration inFast Link Drop (FLD) ................................................ 44\n•Added sentence about thepolarity ofMDI signals inMirror Mode ..................................................................................... 45\n•Changed notes after Table 5tobetable notes referenced within thetable. ...................................................................... 50\n•Added definition forregister BitName type \'Strap \'inRegister Maps ................................................................................. 56\n•Deleted Advanced Link Cable Diagnostics Control Register (ALCD_CTRL) ...................................................................... 56\n•Added PAP package default for\'1000BASE-T FULL DUPLEX \'in1000BASE-T Configuration Register (CFG1) ............. 66\n•Changed \'MDI_CROSSOVER \'default inPHY Control Register (PHYCR) ......................................................................... 69\n•Added PAP package default for\'SPEED_OPT_EN \'inConfiguration Register 2(CFG2) .................................................. 76\n•Added Robust Auto MDIX Timer Configuration Register (AMDIX_TMR_CFG) ................................................................... 85\n•Changed descriptions of\'FORCE_DROP \'and\'FLD_EN \'inFast Link Drop Configuration Register (FLD_CFG) ............... 86\n•Added Fast Link Drop Threshold Configuration Register (FLD_THR_CFG) ........................................................................ 87\n•Added \'INT_TST_MODE_1 \'toConfiguration Register 4(CFG4) ........................................................................................ 87\n•Changed \'PORT_MIRROR_EN \'default inConfiguration Register 4(CFG4) ..................................................................... 87\n•Added PAP package default for\'RGMII_EN \'inRGMII Control Register (RGMIICTL) ....................................................... 87\n•Added Viterbi Module Configuration (VTM_CFG) ................................................................................................................ 90\n•Changed description of\'STRAP_FLD \'from "Fast Link Detect "to"Fast Link Drop "inStrap Configuration Status\nRegister 2(STRAP_STS2) ................................................................................................................................................... 92\n•Added BIST Control andStatus Register 3(BICSR3) ......................................................................................................... 93\n•Added BIST Control andStatus Register 4(BICSR4) ......................................................................................................... 93\n•Added RGZ package default for\'RGMII_TX_DELAY_CTRL \'inRGMII Delay Control Register (RGMIIDCTL) ................. 94\n•Added RGZ package default for\'RGMII_RX_DELAY_CTRL \'inRGMII Delay Control Register (RGMIIDCTL) ................. 94\n•Added PLL Clock-out Control Register (PLLCTL) ................................................................................................................ 94\n•Added DSP Feedforward Equalizer Configuration (DSP_FFE_CFG) .................................................................................. 95\n•Added Programmable Gain Register (PROG_GAIN) ......................................................................................................... 114\n•Changed capacitor value inFigure 31andadded footnotes .............................................................................................. 117\n•Added requirements for2.5-V clock source capacitors inClock In(XI)Recommendation ................................................ 119\n•Added Figure 33................................................................................................................................................................. 119\n•Added "RMS Jitter "toTable 131....................................................................................................................................... 119\n•Added Clock Out(CLK_OUT) Phase Noise ....................................................................................................................... 121\n•Changed capacitor placement inFigure 36andfootnote about decoupling capacitor placement ..................................... 123\n•Changed capacitor placement inFigure 37andfootnote about decoupling capacitor placement ..................................... 124\nChanges from Revision C(November 2015) toRevision D Page\n•Added \'(Straps Required) \'toRX_DV/RX_CTRL pininPinFunctions table ........................................................................ 11\n•Changed \'1nF\'to\'1µF\'forVDD1P1 andVDD1P0 pininPinFunctions table ...................................................................... 13\n•Added storage temperature toAbsolute Maximum Ratings ................................................................................................. 14\n•Added Operating Junction Temperature toRecommended Operating Conditions .............................................................. 15\n•Changed parameter symbol from VIHtoVIHinElectrical Characteristics ............................................................................ 15\n•Added MDC toggling clarification toReset Timing(2)............................................................................................................ 18\n•Changed target strap voltage thresholds inTable 4............................................................................................................ 47\n•Changed \'SPEED_SEL1 \'to\'ANEG_SEL1 \'inTable 5......................................................................................................... 48\n•Added \'(Straps Required) \'toRX_DV/RX_CTRL inTable 5................................................................................................. 48\n•Changed \'SPEED_SEL0 \'to\'ANEG_SEL \'inTable 5.......................................................................................................... 50\n•Changed \'SPEED_SEL0 \'to\'ANEG_SEL0 \'inTable 5........................................................................................................ 50\n4DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated•Changed table name from \'PAP Speed Select Strap Details \'toTable 6............................................................................. 51\n•Changed \'SPEED_SEL0 \'and\'SPEED_SEL \'to\'ANEG_SEL0 \'and\'ANEG_SEL1 \'inTable 6............................................ 51\n•Changed table name from \'RGZ Speed Select Strap Details \'toTable 7............................................................................ 51\n•Changed \'SPEED_SEL \'to\'ANEG_SEL \'inTable 7............................................................................................................. 51\n•Changed Default state offrom \'Strap \'to\'0\'forbit13inTable 10........................................................................................ 56\n•Changed Default state offrom \'Strap \'to\'1\'forbit6inTable 10.......................................................................................... 57\n•Changed bit9name from 100BASE-T FULL DUPLEX to1000BASE-T FULL DUPLEX inTable 19................................. 66\n•Changed bit9descriptions from halfduplex tofullduplex inTable 19................................................................................ 66\n•Changed \'Interrupt Status andEvent Control Register (ISR) \'to\'MIIInterrupt Control Register (MICR) \'inMII\nInterrupt Control Register (MICR) ........................................................................................................................................ 72\n•Changed Register definition tomove astatement from Interrupt Status Register (ISR) toMIIInterrupt Control\nRegister (MICR) ................................................................................................................................................................... 72\n•Changed default ofbit9from \'1\'to\'0\'inConfiguration Register 2(CFG2), Address 0x0014 ............................................. 76\n•Changed default ofbits5:0from \'0\'to\'00111 \'inTable 28................................................................................................. 76\n•Added Fast Link Drop Configuration Register (FLD_CFG) register ..................................................................................... 86\n•Changed Name ofBits6:5from \'STRAP_SPEED_SEL \'to\'STRAP_ANEG_SEL \'inTable 47........................................... 91\n•Changed Name ofBit6from \'RESERVED \'to\'RESERVED (RGZ) \'inTable 47................................................................. 91\n•Changed Name ofBit5from \'STRAP_SPEED_SEL (PAP) \'to\'STRAP_SPEED_SEL (RGZ) \'inTable 47........................ 91\n•Changed name ofBit6:4from \'RESERVED \'to\'RESERVED (PAP) \'inTable 48.............................................................. 92\n•Added description for\'STRAP_RGMII_CLK_SKEW_TX (RGZ) \'inTable 48..................................................................... 92\n•Changed name ofBit2:0from \'RESERVED \'to\'RESERVED (PAP) \'inTable 48.............................................................. 92\n•Added description for\'STRAP_RGMII_CLK_SKEW_RX (RGZ) \'inTable 48..................................................................... 92\n•Changed default value ofbit4:0from \'10000 \'to\'TRIM \'inI/OConfiguration (IO_MUX_CFG) ........................................ 104\n•Changed description forIO_IMPEDANCE_CTRL bitsinI/OConfiguration (IO_MUX_CFG) ............................................ 104\n•Changed Power Supply Recommendations section .......................................................................................................... 123\n•Added "The 2.5-V VDDA2P5 cancome upwith orafter the1.8-V VDDA1P8 butnotbefore it"toPower Supply\nRecommendations ............................................................................................................................................................. 125\n•Added Figure 38................................................................................................................................................................ 125\n•Added Table 134 ............................................................................................................................................................... 125\n•Added note regarding 1.8-V supply sequence ifnoload exists on2.5-V supply inLayout .............................................. 125\nChanges from Revision B(August 2015) toRevision C Page\n•Changed thetitletoaddDP83867IRRGZ/CRRGZ inthedatasheet. ................................................................................... 1\n•Added part numbers .............................................................................................................................................................. 1\n•Changed latency bullet point inFeatures forbetter description oftheLow Latency Feature. ................................................ 1\n•Changed Power consumption number inFeatures section .................................................................................................... 1\n•Added Radiated Emissions performance toFeatures ............................................................................................................ 1\n•Added MDI Termination Resistor inFeatures ........................................................................................................................ 1\n•Added Programmable MAC Interface Impedance in............................................................................................................. 1\n•Added \'RJ45 Mirror Mode \'toFeatures ................................................................................................................................... 1\n•Added compatibility toFeatures ............................................................................................................................................. 1\n•Added MAC interface information inDescription .................................................................................................................... 1\n•Added Package information forthenew devices intheDevice Information table ................................................................. 1\n•Added Device Comparison Table ........................................................................................................................................... 8\n•Changed PinFunctions table toaddinformation about new RGZ devices. ......................................................................... 10\n•Added information about pull-up pull-down resistors inthetable note ofthetable ............................................................ 10\n•Changed bypass capacitor information forpower pins inPinFunctions table ..................................................................... 13\n5DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated•Added Unused Pins section ................................................................................................................................................ 13\n•Added Absolute Maximum Ratings table.............................................................................................................................. 14\n•Added ESD information about new RGZ devices inESD Ratings ...................................................................................... 14\n•Added VDD1P0 information inRecommended Operating Conditions ................................................................................. 14\n•Added temperature information about RGZ devices inRecommended Operating Conditions ........................................... 14\n•Added thermal information forRGZ Devices inThermal Information .................................................................................. 15\n•Added PMD output voltage data fornew RGZ devices inElectrical Characteristics .......................................................... 16\n•Added RGMII TXandRXLatency values inRGMII Timing(4).............................................................................................. 18\n•Added FBD fornew RGZ devices inFunctional Block Diagram .......................................................................................... 28\n•Added "Magic Packet should bebyte aligned "inMagic Packet Structure section. ............................................................. 29\n•Changed "Auto-MDIX isindependent ofAuto-Negotiation "to"For10/100, Auto-MDIX isindependent ofAuto-\nNegotiation "inAuto-MDIX Resolution .................................................................................................................................. 41\n•Added Loopback Availability table ........................................................................................................................................ 42\n•Changed description forAnalog Loopback ........................................................................................................................... 42\n•Added description forExternal Loopback ............................................................................................................................. 42\n•Changed "improperly-terminated cables with ±1maccuracy "to"improperly-terminated cables, andcrossed pairs\nwires with ±1maccuracy "inTDR ......................................................................................................................................... 43\n•Added "0.5ms in1000M mode "inFast Link Drop section ................................................................................................... 44\n•Deleted mention ofFLD_CFG andFLD_THR_CFG from Fast Link Drop (FLD) ................................................................ 44\n•Changed Mirror Mode Configuration table. .......................................................................................................................... 45\n•Added Added internal resistor tothediagram inFigure 25.................................................................................................. 47\n•Added Target voltage range inTable 4................................................................................................................................ 47\n•Added strapping information forRGZ devices inTable 5................................................................................................... 48\n•Changed incorrect pinnumber forLED_1 andLED_0 inTable 5table ............................................................................... 50\n•Added RGMII TXandRXSkew Strap information toTable 5............................................................................................. 50\n•Added Table 7..................................................................................................................................................................... 51\n•Added Table 8..................................................................................................................................................................... 51\n•Added Table 9..................................................................................................................................................................... 51\n•Added information regarding address configuration ofRGZ devices toPHY Address Configuration ................................. 53\n•Added Power Saving Modes section .................................................................................................................................... 54\n•Changed Bit13description inRegister 0x14 ...................................................................................................................... 76\n•Deleted "inRobust Auto MDI-X modes "inbit15description ofConfiguration Register 3(CFG3) ..................................... 82\n•Added "ms"totimer values inbit13:12 inConfiguration Register 3(CFG3) ....................................................................... 82\n•Deleted Registers FLD_CFG andFLD_THR_CFG from Datasheet. ................................................................................... 84\n•Changed description forbit11in100BASE-TX Configuration (100CR) ............................................................................. 89\n•Added information inbit10:7 description for100BASE-TX Configuration (100CR) ............................................................ 89\n•Added comment about RGZ devices inGPIO Mux Control Register 1(GPIO_MUX_CTRL1) .......................................... 105\n•Added comment about RGZ devices inGPIO Mux Control Register 2(GPIO_MUX_CTRL2) .......................................... 107\n•Added GPIO_MUX_CTRL register forRGZ devices. ......................................................................................................... 108\n•Added TDR registers .......................................................................................................................................................... 109\n•Added footnote about voltage level forRGZ devices inFigure 36..................................................................................... 123\n•Added Comment forVDDA1P8 pins inFigure 36............................................................................................................. 123\n•Added footnote about Voltage level forRGZ devices inFigure 37.................................................................................... 124\n•Added power down supply sequence sentence inPower Supply Recommendations ...................................................... 125\n•Changed Layout section ..................................................................................................................................................... 125\n6DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedChanges from Revision A(June 2015) toRevision B Page\n•Added "Power consumption aslowas490mW"totheFeatures list.................................................................................... 1\n•Changed Description textFrom: "The DP83867 consumes only 565mW"To:"The DP83867 consumes only 490mW"...1\n•Changed PinRBIAS Description From: "A10kΩ+/-1% resistor "To:"A11kΩ±1%resistor "........................................... 13\n•Changed Power consumption, 2supplies TYP value From 565mW To530mW intheElectrical Characteristics ............ 17\n•Changed Power consumption, optional 3rdsupply TYP value From 545mW To490mW intheElectrical\nCharacteristics ...................................................................................................................................................................... 17\n•Changed Register address: From: "BICSR1 register (0x0039) "To:"BICSR2 register (0x0072) ",andchanged From:\n"read from theBISCR register (0x0016h) "To:"read from theSTS2 register (0x0017h) "intheBIST Configuration .......... 43\n•Changed section BIST Control andStatus Register 1(BICSR1) andTable 49From: Address 0x0039 To:Address\n0x0071 .................................................................................................................................................................................. 92\n•Changed section BIST Control andStatus Register 2(BICSR2) andTable 50From: Address 0x003A To:Address\n0x0072 .................................................................................................................................................................................. 92\n7DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedChanges from Original (February 2015) toRevision A Page\n•Changed thedocument titleFrom: "Robust, Low Power "To:"Robust, High Immunity "....................................................... 1\n•Changed theFeatures listed under "Highlights ".................................................................................................................... 1\n•Changed theApplications list................................................................................................................................................ 1\n•Changed theDescription textandlayout .............................................................................................................................. 1\n•Added TFfalltime =0.75 ns(Max) inRGMII Timing(4)........................................................................................................ 18\n•Added T4,MDI toGMII Latency =264ns(NOM) toGMII Receive Timing(6)..................................................................... 19\n•Changed thetitleofFigure 24From: Typical MDC/MDIO Read Operation To:Fast Link Drop Mechanism....................... 44\n•Moved textFrom theendofTable 10ToPHY Identifier Register #1(PHYIDR1) .............................................................. 59\n•Changed format ofloopback control bitsinTable 30"BIST Control Register (BISCR) ".................................................... 77\n•Changed BITNAME (11:8) From: "LED_ACT_SEL To:LED_2_SEL inTable 32.............................................................. 79\n•Changed BITNAME (7:4) From: "LED_SPD_SEL To:LED_1_SEL inTable 32............................................................... 80\n•Changed BITNAME (3:0 From: "LED_LNK_SEL To:LED_0_SEL inTable 32................................................................. 80\n•Changed thetitleofTable 48from: Address 0x006FE to:Address 0x006F ....................................................................... 92\n•Changed default ofbits12:8 to01100 inTable 103......................................................................................................... 104\n•Deleted text"ofthe64-HTQFP package "from thesecond paragraph insection Cable Line Driver ................................. 117\n•Deleted text"forMIIMode "from thesecond paragraph insection Clock In(XI)Recommendation ................................. 119\n3839404142434445464748\n37DP83867\n13\n14\n15\n16\n17 18 19 20 21 22 23 2436\n35\n34\n33\n32313029282726251\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n1264 63 62 61 60 59 58 57 49 50515253545556\nRX_D3\nRX_D2\nRX_D1\nRX_D0\nRX_CLK\nVDD1P1\nGTX_CLK\nTX_D1\nTX_D2\nTX_D3\nTX_D4TD_P_A\nTD_M_A\nVDDA2P5\nTD_P_B\nTD_M_B\nTD_P_C\nTD_M_CVDD1P1\nVDDA2P5\nTD_P_D\nTD_M_D\nRBIAS\nVDDIOLED_0LED_1LED_2INT/PWDNRESET_NVDD1P1 CS/GPIOCOL/GPIO RX_DV/RX_CTRLRX_ER/GPIOVDDA1P8\nX_O\nX_I\nMDC\nMDIO\nVDDIOCLK_OUT\nJTAG_CLK\nJTAG_TDOJTAG_TMS\nJTAG_TDI\nVDD1P1RESERVED\nRESERVEDRESERVEDRESERVED\nTX_CLK\nTX_D7TX_D6RX_D4/GPIO\nVDDIO\nTX_ER\nTX_D5TX_EN/TX_CTRLRXD_7/GPIO RX_D5/GPIORX_D6/GPIOVDDA1P8\nJTAG_TRSTNTX_D0\n8DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated5Device Comparison\nTable 1.Device Features Comparison\nDEVICE MAC TEMPERATURE RANGE TEMPERATURE GRADE\nDP83867CRRGZ RGMII 0°C 70°C Commercial\nDP83867IRRGZ RGMII –40°C 85°C Industrial\nDP83867IRPAP MII/GMII/RGMII –40°C 85°C Industrial\n6PinConfiguration andFunctions\nPAP Package\n64-Pin HTQFP\nTopView\nDP83867\nTOP VIEW\n(not to scale)\n48-pin QFN Package\nDAP = GND\nRBIAS\nVDD1P0LED_0 LED_1 LED_2 INT/PWDN RESET_N VDDIO GPIO_1 GPIO_0 TX_CTRLRX_CTRLRX_D3\nRX_D2\nRX_D1\nRX_D0\nRX_CLK\nVDD1P0\nVDDIO\nGTX_CLK\nTX_D0\nTX_D1\nTX_D2\nTX_D3VDDA1P8\nX_O\nX_I\nMDC\nMDIO\nVDDIOCLK_OUT\nJTAG_CLK\nJTAG_TDO JTAG_TMS\nJTAG_TDI\nVDD1P0TD_P_A\nTD_M_A\nVDDA1P8\nVDDA2P5\nTD_P_B\nTD_M_B\nTD_P_C\nTD_M_CVDD1P0\nVDDA2P5\nTD_P_D\nTD_M_D1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13 14 15 16 17 18 19 20 21 22 23 2436\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n2548 47 46 45 44 43 42 41 40 39 38 37\n9DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedRGZ Package\n48-Pin QFN\nTopView\n10DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated(1) The functionalities ofthepins aredefined below.\n(a)Type I:Input\n(b)Type O:Output\n(c)Type I/O:Input /Output\n(d)Type PDorPU:Internal Pull-down orPull-up\n(e)Type S:Strap Configuration Pin\n(f)Type: AAnalog pinsPinFunctions\nPIN\nTYPE(1)DESCRIPTION\nNAME HTQFP VQFN\nMAC INTERFACES RGMII, GMII, MII RGMII\nTX_CLK 30 OMIITRANSMIT CLOCK: TX_CLK isacontinuous clock signal driven by\nthePHY during 10Mbps or100Mbps MIImode. TX_CLK clocks the\ndata orerror outoftheMAC layer andintothePHY.\nThe TX_CLK clock frequency is2.5MHz in10BASE-Te and25MHz in\n100BASE-TX mode.\nTX_D7 31 I,PDGMII TRANSMIT DATA Bit7:This signal carries data from theMAC to\nthePHY inGMII mode. Itissynchronous tothetransmit clock GTX_CLK.\nTX_D6 32 I,PDGMII TRANSMIT DATA Bit6:This signal carries data from theMAC to\nthePHY inGMII mode. Itissynchronous tothetransmit clock GTX_CLK.\nTX_D5 33 I,PDGMII TRANSMIT DATA Bit5:This signal carries data from theMAC to\nthePHY inGMII mode. Itissynchronous tothetransmit clock GTX_CLK.\nTX_D4 34 I,PDGMII TRANSMIT DATA Bit4:This signal carries data from theMAC to\nthePHY inGMII mode. Itissynchronous tothetransmit clock GTX_CLK.\nTX_D3 35 25 I,PDTRANSMIT DATA Bit3:This signal carries data from theMAC tothe\nPHY inGMII, RGMII, andMIImodes. InGMII andRGMII modes, itis\nsynchronous tothetransmit clock GTX_CLK. InMIImode, itis\nsynchronous tothetransmit clock TX_CLK.\nTX_D2 36 26 I,PDTRANSMIT DATA Bit2:This signal carries data from theMAC tothe\nPHY inGMII, RGMII, andMIImodes. InGMII andRGMII modes, itis\nsynchronous tothetransmit clock GTX_CLK. InMIImode, itis\nsynchronous tothetransmit clock TX_CLK.\nTX_D1 37 27 I,PDTRANSMIT DATA Bit1:This signal carries data from theMAC tothe\nPHY inGMII, RGMII, andMIImodes. InGMII andRGMII modes, itis\nsynchronous tothetransmit clock GTX_CLK. InMIImode, itis\nsynchronous tothetransmit clock TX_CLK.\nTX_D0 38 28 I,PDTRANSMIT DATA Bit0:This signal carries data from theMAC tothe\nPHY inGMII, RGMII, andMIImodes. InGMII andRGMII modes, itis\nsynchronous tothetransmit clock GTX_CLK. InMIImode, itis\nsynchronous tothetransmit clock TX_CLK.\nTX_ER 39 I,PDGMII TRANSMIT ERROR: This signal isused inGMII mode toforce the\nPHY totransmit invalid symbols. The TX_ER signal issynchronous to\ntheGMII transmit clock GTX_CLK.\nInMII4Bnibble mode, assertion ofTransmit Error bythecontroller\ncauses thePHY toissue invalid symbols followed byHalt (H)symbols\nuntil deassertion occurs.\nInGMII mode, assertion causes thePHY toemit oneormore code-\ngroups thatareinvalid data ordelimiter inthetransmitted frame.\nGTX_CLK 40 29 I,PDGMII andRGMII TRANSMIT CLOCK: This continuous clock signal is\nsourced from theMAC layer tothePHY. Nominal frequency is125MHz.\nRX_CLK 43 32 ORECEIVE CLOCK: Provides therecovered receive clocks fordifferent\nmodes ofoperation:\n2.5MHz in10-Mbps mode.\n25MHz in100-Mbps mode.\n125MHz in1000-Mbps GMII andRGMII mode.\nRX_D0 44 33 S,O,PDRECIEVE DATA Bit0:This signal carries data from thePHY totheMAC\ninGMII, RGMII, andMIImodes. Itissynchronous tothereceive clock\nRX_CLK.\n11DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nTYPE(1)DESCRIPTION\nNAME HTQFP VQFN\nRX_D1 45 34 O,PDRECIEVE DATA Bit1:This signal carries data from thePHY totheMAC\ninGMII, RGMII, andMIImodes. Itissynchronous tothereceive clock\nRX_CLK.\nRX_D2 46 35 S,O,PDRECIEVE DATA Bit2:This signal carries data from thePHY totheMAC\ninGMII, RGMII, andMIImodes. Itissynchronous tothereceive clock\nRX_CLK.\nRX_D3 47 36 O,PDRECIEVE DATA Bit3:This signal carries data from thePHY totheMAC\ninGMII, RGMII, andMIImodes. Itissynchronous tothereceive clock\nRX_CLK.\nRX_D4 48 S,O,PDRECIEVE DATA Bit4:This signal carries data from thePHY totheMAC\ninGMII mode. Itissynchronous tothereceive clock RX_CLK.\nRX_D5 49 S,O,PDRECIEVE DATA Bit5:This signal carries data from thePHY totheMAC\ninGMII mode. Itissynchronous tothereceive clock RX_CLK.\nRX_D6 50 S,O,PDRECIEVE DATA Bit6:This signal carries data from thePHY totheMAC\ninGMII mode. Itissynchronous tothereceive clock RX_CLK.\nRX_D7 51 S,O,PDRECIEVE DATA Bit7:This signal carries data from thePHY totheMAC\ninGMII mode. Itissynchronous tothereceive clock RX_CLK.\nTX_EN /TX_CTRL 52 37 I,PDTRANSMIT ENABLE orTRANSMIT CONTROL: InMIIorGMII mode,it is\nanactive high input sourced from MAC layer toindicate transmission\ndata isavailable ontheTXD.\nInRGMII mode, itcombines thetransmit enable andthetransmit error\nsignals ofGMII mode using both clock edges.\nRX_DV /RX_CTRL\n53 38 S,O,PDRECEIVE DATA VALID orRECEIVE CONTROL: InMIIandGMII\nmodes, itisasserted high toindicate thatvalid data ispresent onthe\ncorresponding RXD[3:0] inMIImode andRXD[7:0] inGMII mode.\n(Straps Required)InRGMII mode, thereceive data available andreceive error are\ncombined (RXDV_ER) using both rising andfalling edges ofthereceive\nclock (RX_CLK).\nRX_ER /GPIO 54 O,PDRECEIVE ERROR: In10Mbps, 100Mbps and1000 Mbps mode this\nactive high output indicates thatthePHY hasdetected aReceive Error.\nThe RX_ER signal issynchronous with thereceive clock (RX_CLK).\nInRGMII, theRX_ER pinisnotused.\nCOL /GPIO 55 O,PDCOLLISION DETECT: Asserted high toindicate detection ofacollision\ncondition (assertion ofCRS duetosimultaneous transmit andreceive\nactivity) inHalf-Duplex modes. This signal isnotsynchronous toeither\nMIIclock (GTX_CLK, TX_CLK orRX_CLK).\nThis signal isnotdefined andstays lowforFull-Duplex modes.\nInRGMII mode, COL isnotused.\nCRS 56 S,O,PDCARRIER SENSE: CRS isasserted high toindicate thepresence ofa\ncarrier duetoreceive ortransmit activity inHalf-Duplex mode.\nFor10BASE-Te and100BASE-TX Full-Duplex operation CRS is\nasserted when areceived packet isdetected. This signal isnotdefined\nfor1000BASE-T Full-Duplex mode.\nInRGMII mode, CRS isnotused.\n12DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nTYPE(1)DESCRIPTION\nNAME HTQFP VQFN\nGENERAL PURPOSE I/O\nGPIO_0 39 S,O,PDGeneral Purpose I/O:This signal provides amulti-function configurable\nI/O.Please refer totheGPIO_MUX_CTRL register fordetails.\nGPIO_1 40 S,O,PDGeneral Purpose I/O:This signal provides amulti-function configurable\nI/O.Please refer totheGPIO_MUX_CTRL register fordetails.\nMANAGEMENT INTERFACE\nMDC 20 16 I,PDMANAGEMENT DATA CLOCK: Synchronous clock totheMDIO serial\nmanagement input/output data. This clock may beasynchronous tothe\nMAC transmit andreceive clocks. The maximum clock rate is25MHz and\nnominimum.\nMDIO 21 17 I/OMANAGEMENT DATA I/O:Bi-directional management instruction/data\nsignal thatmay besourced bythemanagement station orthePHY. This\npinrequires pullup resistor. The IEEE specified resistor value is1.5kΩ,\nbuta2.2kΩisacceptable.\nINT/PWDN 60 44 I/O,PUINTERRUPT /POWER DOWN:\nThe default function ofthispinisPOWER DOWN.\nPOWER DOWN: Asserting thissignal lowenables thePower Down\nmode ofoperation. Inthismode, thedevice willpower down and\nconsume minimum power. Register access willbeavailable through the\nManagement Interface toconfigure andpower upthedevice.\nINTERRUPT: This pinmay beprogrammed asaninterrupt output\ninstead ofaPower down input. Inthismode, Interrupts willbeasserted\nlowusing thispin.When operating thispinasaninterrupt, itisanopen-\ndrain architecture. Register access isrequired forthepintobeused as\naninterrupt mechanism. When operating thispinasaninterrupt, an\nexternal 2.2kΩconnected totheVDDIO supply isrecommended.\nRESET\nRESET_N 59 43 I,PURESET: The active lowRESET initializes orre-initializes theDP83867.\nAllinternal registers willre-initialize totheir default state upon assertion\nofRESET. The RESET input must beheld lowforaminimum of1µs.\nCLOCK INTERFACE\nXI 19 15 ICRYSTAL/OSCILLATOR INPUT: 25MHz oscillator orcrystal input (50\nppm)\nXO 18 14 OCRYSTAL OUTPUT: Second terminal for25MHz crystal. Must beleft\nfloating ifaclock oscillator isused.\nCLK_OUT 22 18 O CLOCK OUTPUT: Output clock\nJTAG INTERFACE\nJTAG_CLK 25 20 I,PUJTAG TEST CLOCK: IEEE 1149.1 Test Clock input, primary clock\nsource foralltestlogic input andoutput controlled bythetesting entity.\nJTAG_TDO 26 21 OJTAG TEST DATA OUTPUT: IEEE 1149.1 Test Data Output pin,the\nmost recent testresults arescanned outofthedevice viaTDO.\nJTAG_TMS 27 22 I,PUJTAG TEST MODE SELECT: IEEE 1149.1 Test Mode Select pin,the\nTMS pinsequences theTap Controller (16-state FSM) toselect the\ndesired testinstruction.\nJTAG_TDI 28 23 I,PUJTAG TEST DATA INPUT: IEEE 1149.1 Test Data Input pin,testdata is\nscanned intothedevice viaTDI.\nJTAG_TRSTN 24 I,PUJTAG TEST RESET: IEEE 1149.1 Test Reset pin,active lowreset\nprovides forasynchronous reset oftheTap Controller. This reset hasno\neffect onthedevice registers.\n13DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nTYPE(1)DESCRIPTION\nNAME HTQFP VQFN\nLED INTERFACE\nLED_2 61 45 S,I/O,PDLED_2: Bydefault, thispinindicates receive ortransmit activity.\nAdditional functionality isconfigurable viaLEDCR1[11:8] register bits.\nNOTE: This pinisaStrap Configuration pinforRGZ devices only.\nLED_1 62 46 S,I/O,PDLED_1: Bydefault, thispinindicates that1000BASE-T linkis\nestablished. Additional functionality isconfigurable viaLEDCR1[7:4]\nregister bits.\nLED_0 63 47 S,I/O,PDLED_0: Bydefault, thispinindicates thatlinkisestablished. Additional\nfunctionality isconfigurable viaLEDCR1[3:0] register bits.\nMEDIA DEPENDENT INTERFACE\nTD_P_A 2 1 A Differential Transmit andReceive Signals\nTD_M_A 3 2 A Differential Transmit andReceive Signals\nTD_P_B 5 4 A Differential Transmit andReceive Signals\nTD_M_B 6 5 A Differential Transmit andReceive Signals\nTD_P_C 10 7 A Differential Transmit andReceive Signals\nTD_M_C 11 8 A Differential Transmit andReceive Signals\nTD_P_D 13 10 A Differential Transmit andReceive Signals\nTD_M_D 14 11 A Differential Transmit andReceive Signals\nOTHER PINS\nReserved 1,7,9,16 A Reserved\nRBIAS 15 12 ABias Resistor Connection. A11kΩ+/-1% resistor should beconnected\nfrom RBIAS toGND.\nPOWER AND GROUND PINS\nVDDIO 23,41,5719,30,\n41PI/OPower: 1.8V (±5%), 2.5V (±5%) or3.3V (±5%). Each pinrequires a\n1µF&0.1µFcapacitor toGND\nVDDA1P8 17,64 13,48 P1.8V Analog Supply (+/-5%).\nNoexternal supply isrequired forthispin.When unused, noconnections\nshould bemade tothispin.\nForadditional power savings, anexternal 1.8V supply canbeconnected\ntothese pins. When using anexternal supply, each pinrequires a1µF&\n0.1µFcapacitor toGND.\nVDDA2P5 4,12 3,9 P2.5V Analog Supply (+/-5%). Each pinrequires a1µF&0.1µFcapacitor\ntoGND\nVDD1P1 8,29,42,58 P1.1V Analog Supply (+/-5%). Each pinrequires a1µF&0.1µFcapacitor\ntoGND\nVDD1P06,24,31,\n42P1.0V Analog Supply (+15.5%,-5%). Each pinrequires a1µF&0.1µF\ncapacitor toGND\nGND DieAttach PadDie\nAttach\nPadP Ground\n6.1 Unused Pins\nDP83867 hasinternal pullups orpulldowns onmost pins. The data sheet details which pins have internal pullups\norpulldowns andwhich pins require external pullresistors.\nEven though adevice may have internal pullup orpulldown resistors, agood practice istoterminate unused\ninputs rather than allowing them tofloat. Floating inputs could result inunstable conditions. This recommendation\ndoes notapply toVDD1P8 pins. When unused, these pins should beleftfloating. Itisconsidered asafer practice\ntopullanunused input pinhigh orlowwith apullup orpulldown resistor. Itisalso possible togroup together\nadjacent unused input pins, andasagroup pullthem upordown using asingle resistor.\n14DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltageVDDA2P5 –0.3 3\nVVDDA1P8 –0.3 2.1\n(VDD1P1/VDD1P0) –0.3 1.3\nVDDIO3.3-V option –0.3 3.8\n2.5-V option –0.3 3\n1.8-V option –0.3 2.1\nPinsMDI –0.3 6.5\nVMAC interface, MDIO, MDC, GPIO –0.3 VDDIO +0.3\nINT/PWDN, RESET –0.3 VDDIO +0.3\nJTAG –0.3 VDDIO +0.3\nXI(Oscillator Clock Input) –0.3 2.1 V\nStorage temperature, Tstg –60 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 500-V HBM ispossible with thenecessary precautions. Pins listed as±8Vand/or ±2Vmay actually have higher\nperformance.\n(2) MDI Pins tested asperIEC61000-4-2 standards.\n(3) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 250-V CDM ispossible with thenecessary precautions. Pins listed as±500Vmay actually have higher performance.7.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman-body model (HBM), per\nANSI/ESDA/JEDEC JS-001(1)Allpins except Media\nDependent Interface pins±2500\nVMedia Dependent Interface\npins (IRPAP/IRRGZ)(2) ±8000\nMedia Dependent Interface\npins (CRRGZ)±6000\nCharged-device model (CDM), perJEDEC specification JESD22-C101(3) ±1500 (RGZ)\n±750(PAP)\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN TYP MAX UNIT\nSupply voltageVDDA2P5 2.375 2.5 2.625\nVVDDA1P8 1.71 1.8 1.89\nVDD1P1 (PAP) 1.045 1.1 1.155\nVDD1P0 (RGZ) 0.95 1 1.155\nVDDIO3.3-V option 3.15 3.3 3.45\n2.5-V option 2.375 2.5 2.625\n1.8-V option 1.71 1.8 1.89\nOperating free airtemperatureCommercial (DP83867CRRGZ) 0 25 70 °C\nOperating free airtemperature\nIndustrial (DP83867IRPAP)–40 25 85 °C\n15DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedRecommended Operating Conditions (continued)\nover operating free-air temperature range (unless otherwise noted)\nMIN TYP MAX UNIT\nOperating junction temperatureCommercial (DP83867CRRGZ) 0 90 °C\nIndustrial (DP83867IRRGZ)\n–40 105 °C\nIndustrial (DP83867IRPAP)\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)DP83867IR DP83867IR,\nDP83867CR\nUNITPAP (HTQFP) RGZ (QFN)\n64PINS 48PINS\nRθJA Junction-to-ambient thermal resistance 30.9 30.8 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 13.6 18.7 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 0.9 1.4 °C/W\nRθJB Junction-to-board thermal resistance 15.6 7.5 °C/W\nψJT Junction-to-top characterization parameter 0.4 0.3 °C/W\nψJB Junction-to-board characterization parameter 15.5 7.5 °C/W\n7.5 Electrical Characteristics\nThe electrical ratings specified inthissection apply toallspecifications inthisdocument, unless otherwise noted. These\nspecifications areinterpreted asconditions thatdonotdegrade thedevice parametric orfunctional specifications forthelifeof\ntheproduct containing it.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n3.3-V VDDIO\nVOH High level output voltage IOH=–4mA 2 V\nVOL Low level output voltage IOL=4mA 0.6 V\nVIH High level input voltage 1.7 V\nVIL Low level input voltage 0.7 V\n2.5-V VVDDIO\nVOH High level output voltage IOH=–4mA VDDIO ×0.8 V\nVOL Low level output voltage IOL=4mA 0.6 V\nVIH High level input voltage 1.7 V\nVIL Low level input voltage 0.7 V\n1.8-V VDDIO\nVOH High level output voltage IOH=–1mA VDDIO –0.2 V\nVOL Low level output voltage IOL=1mA 0.2 V\nVIH High level input voltage 0.7×VDDIO V\nVIL Low level input voltage 0.2×VDDIO V\nXIINPUT VOLTAGE\nVOSC Input voltage for25MHz\nOscillator1.5 1.9 Vpp\nVIH High level input voltage 1.4 V\nVIL Low level input voltage 0.45 V\nDCCHARACTERISTICS\nIIH Input high current VIN=VDD, TA=–40°Cto\n+85°C–10 10 µA\nIIL Input lowcurrent VIN=GND, TA=–40°Cto\n+85°C–10 10 µA\n16DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\nThe electrical ratings specified inthissection apply toallspecifications inthisdocument, unless otherwise noted. These\nspecifications areinterpreted asconditions thatdonotdegrade thedevice parametric orfunctional specifications forthelifeof\ntheproduct containing it.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(1) Ensured byproduction test, characterization, ordesign.IOZ TRI-STATE output current VOUT =VDD, VOUT =GND,\nTA=–40°Cto+85°C–10 10 µA\nCIN Input capacitance See(1)5 pF\nPMD OUTPUTS\nVOD-10 MDIIRPAP/IRRGZ 1.54 1.75 1.96 VPeak\nDifferential CRRGZ 1.75\nVOD-100 MDIIRPAP/IRRGZ 0.95 1 1.05 VPeak\nDifferential CRRGZ 1\nVOD-1000 MDIIRPAP/IRRGZ 0.67 0.745 0.82 VPeak\nDifferential CRRGZ 0.745\n17DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\nThe electrical ratings specified inthissection apply toallspecifications inthisdocument, unless otherwise noted. These\nspecifications areinterpreted asconditions thatdonotdegrade thedevice parametric orfunctional specifications forthelifeof\ntheproduct containing it.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(2) Power consumption represents total operational power for1000BASE-T.\n(3) See Power Supply Recommendations fordetails on2-supply and3-supply configuration.POWER CONSUMPTION\nPAP\nP1000 Power consumption, 2\nsupplies(2)(3) 530 mW\nP1000 Power consumption, optional\n3rdsupply(2)(3) 490 mW\nIDD25 Supply Current, 2supplies 141 mA\nIDD11 125 mA\nIDDIO (1.8 V) 22 mA\nIDD25 Supply Current, optional 3rd\nsupply90 mA\nIDD11 125 mA\nIDD18 51 mA\nIDDIO (1.8 V) 19 mA\nRGZ\nP1000 Power consumption, 2\nsupplies(2)(3) 495 mW\nP1000 Power consumption, optional\n3rdsupply(2)(3) 457 mW\nIDD25 Supply Current, 2supplies 137 mA\nIDD10 108 mA\nIDDIO (1.8 V) 24 mA\nIDD25 Supply Current, optional 3rd\nsupply86 mA\nIDD10 108 mA\nIDD18 50 mA\nIDDIO (1.8 V) 24 mA\n(1) Ensured byproduction test, characterization, ordesign.7.6 Power-Up Timing(1)\nSee Figure 1.\nPARAMETER TEST CONDITIONS MIN NOM MAX UNIT\nT1Post power-up stabilization time prior toMDC\npreamble forregister accessesMDIO ispulled high for32-bit serial\nmanagement initialization.200 ms\nT2Hardware configuration latch-in time from\npower upHardware Configuration Pins are\ndescribed inStrap Configuration .200 ms\nT3Hardware configuration pins transition to\noutput drivers64 ns\n18DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated(1) Ensured byproduction test, characterization, ordesign.7.7 Reset Timing(1)\nSee Figure 2.\nPARAMETER TEST CONDITIONS MIN NOM MAX UNIT\nT1Post RESET stabilization time prior toMDC\npreamble forregister accessesMDIO ispulled high for32-bit serial\nmanagement initialization.\nMDC may toggle during thisperiod when\nMDIO remains high.195 µs\nT2 Hardware configuration latch-in time from the\ndeassertion ofRESET (either softorhard)Hardware Configuration Pins are\ndescribed inStrap Configuration .120 ns\nT3 Hardware configuration pins transition to\noutput drivers64 ns\nT4RESET pulse widthX1Clock must bestable foraminimum of\n1μsduring RESET pulse lowtime1 µs\n(1) Ensured byproduction test, characterization, ordesign.7.8 MIISerial Management Timing(1)\nSee Figure 3.\nPARAMETER TEST CONDITIONS MIN NOM MAX UNIT\nT1 MDC toMDIO (output) delay time 0 10 ns\nT2 MDIO (input) toMDC setup time 10 ns\nT3 MDIO (input) toMDC hold time 10 ns\nT4 MDC frequency 2.5 25 MHz\n(1) Ensured byproduction test, characterization, ordesign.\n(2) When operating without RGMII internal delay, thePCB design requires clocks toberouted such thatanadditional trace delay ofgreater\nthan 1.5nsisadded totheassociated clock signal.\n(3) Device may operate with orwithout internal delay.\n(4) For10-Mbps and100-Mbps, Tcyc willscale to400ns±40nsand40ns±4ns.\n(5) Duty cycle may bestretched orshrunk during speed changes orwhile transitioning toareceived packet ’sclock domain aslong as\nminimum duty cycle isnotviolated andstretching occurs fornomore thatthree Tcyc ofthelowest speed transitioned between.\n(6) Duty cycle values aredefined inpercentages ofthenominal clock speed. Forexample, theminimum Gigabit RGMII clock pulse duration\nis45%of8ns.\n(7) Operating in1000Base-T .7.9 RGMII Timing(1)\nSee Figure 4andFigure 5.\nPARAMETER TEST CONDITIONS MIN NOM MAX UNIT\nTskewTData toClock output Skew\n(atTransmitter)See(2)–500 0 500 ps\nTskewRData toClock input Skew\n(atReceiver)See(2)1 1.8 2.6 ns\nTsetupTData toClock output Setup\n(atTransmitter –internal delay)See(3)1.2 2 ns\nTholdTClock toData output Hold\n(atTransmitter –internal delay)See(3)1.2 2 ns\nTsetupRData toClock input Setup\n(atReciever –internal delay)See(3)1 2 ns\nTholdRClock toData input Hold\n(atReceiver –internal delay)See(3)1 2 ns\nTcyc Clock Cycle Duration See(4)7.2 8 8.8 ns\nDuty_G Duty Cycle forGigabit See(5)(6)45 50 55%\nDuty_T Duty Cycle for10/100T See(5)(6)40 50 60%\nTR Rise Time (20% to80%) 0.75 ns\nTF FallTime (20% to80%) 0.75 ns\nTTXLAT RGMII toMDI Latency See(7)88 ns\nTRXLAT MDI toRGMII Latency See(7)288 ns\n19DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated(1) Ensured byproduction test, characterization, ordesign.\n(2) Operating in1000Base-T .7.10 GMII Transmit Timing(1)\nSee Figure 6.\nPARAMETER TEST CONDITIONS MIN NOM MAX UNIT\nT1 GTX_CLK Duty Cycle 40% 60%\nT2 GTX_CLK Rise /FallTime 1 ns\nT3 Setup from valid TXD, TX_EN\nandTX_ER torising edge of\nGTX_CLK2\nns\nT4 Hold from rising edge of\nGTX_CLK toinvalid TXD,\nTX_EN, andTX_ER0.5\nns\nT5 GTX_CLK Stability –100 100 ppm\nT6 GMII toMDI Latency See(2)72 ns\n(1) Ensured byproduction test, characterization, ordesign.\n(2) Operating in1000Base-T.7.11 GMII Receive Timing(1)\nSee Figure 7.\nPARAMETER TEST CONDITIONS MIN NOM MAX UNIT\nT1 Rising edge ofRX_CLK toRXD,\nRX_DV, andRX_ER delay0.5 5.5 ns\nT2 RX_CLK Duty Cycle 40% 60%\nT3 RX_CLK Rise /FallTime 1 ns\nT4 MDI toGMII Latency See(2)264 ns\n(1) Ensured byproduction test, characterization, ordesign.7.12 100-Mbps MIITransmit Timing(1)\nSee Figure 8.\nPARAMETER TEST CONDITIONS MIN NOM MAX UNIT\nT1 TX_CLK High/Low Time 16 20 24 ns\nT2 TXD[3:0], TX_EN Data Setup to\nTX_CLK10 ns\nT3 TXD[3:0], TX_EN Data Hold from\nTX_CLK0 ns\n(1) Ensured byproduction test, characterization, ordesign.\n(2) RX_CLK may beheld loworhigh foralonger period oftime during transition between reference andrecovered clocks. Minimum high\nandlowtimes willnotbeviolated.7.13 100-Mbps MIIReceive Timing(1)\nSee Figure 9.\nPARAMETER TEST CONDITIONS MIN NOM MAX UNIT\nT1 RX_CLK High/Low Time See(2)16 20 24 ns\nT2 RX_CLK toRXD[3:0], RX_DV,\nRX_ER Delay10 30ns\n20DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated(1) Ensured byproduction test, characterization, ordesign.\n(2) Anattached MAC should drive thetransmit signals using thepositive edge ofTX_CLK. Asshown below, theMIIsignals aresampled on\nthefalling edge ofTX_CLK.7.14 10-Mbps MIITransmit Timing(1)\nSee Figure 10.\nPARAMETER TEST CONDITIONS MIN NOM MAX UNIT\nT1 TX_CLK High/Low Time See(2)190 200 210 ns\nT2 TXD[3:0], TX_EN Data Setup to\nTX_CLK falling edge25 ns\nT3 TXD[3:0], TX_EN Data Hold from\nTX_CLK rising edge0 ns\n(1) Ensured byproduction test, characterization, ordesign.\n(2) RX_CLK may beheld lowforalonger period oftime during transition between reference andrecovered clocks. Minimum high andlow\ntimes willnotbeviolated.7.15 10-Mbps MIIReceive Timing(1)\nSee Figure 11.\nPARAMETER TEST CONDITIONS MIN NOM MAX UNIT\nT1 RX_CLK High/Low Time See(2)160 200 240 ns\nT2 RXD[3:0], RX_DV transition\ndelay from RX_CLK rising edge100 300 ns\nT3 RX_CLK rising edge delay from\nRXD[3:0], RX_DV valid data100\n(1) Alarger variation may beseen onSFD pulses than thevariation specified here. Toachieve thedeterminism specification listed, seethe\nSFD Latency Variation andDeterminism section foramethod tocompensate forvariation intheSFD pulses.\n(2) Variation ofSFD pulses occurs from link-up tolink-up. Packet topacket variation isfixed using theestimation method inSFD Latency\nVariation andDeterminism .7.16 DP83867IR/CR Start ofFrame Detection Timing\nSee Figure 12.\nPARAMETER TEST CONDITIONS MIN NOM MAX UNIT\nT1 Transmit SFD variation(1)(2)1000-Mb Master 0 0 ns\n1000-Mb Slave 0 0 ns\n100-Mb 0 16 ns\nT2 Receive SFD variation(1)(2)1000-Mb Master –8 8 ns\n1000-Mb Slave –8 8 ns\n100-Mb 0 0 ns\nMDC\nMDIO \n(output)\nMDC\nMDIO \n(input)T4 T1\nValid DataT2 T3\nT4\nT232 \nCLOCKS\nT3\nOutput InputVDD\nXI clock\nHardware\nRESET_N\nMDC\nLatch-In of Hardware\nConfiguration Pins\nDual Function Pins\nBecome Enabled As OutputsT1\nT1\nT232 \nCLOCKS\nT3\nOUTPUT INPUTVDD\nXI clock\nHardware\nRESET_N\nMDC\nLatch-In of Hardware\nConfiguration Pins\nDual Function Pins\nBecome Enabled As Outputs\n21DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedFigure 1.Power-Up Timing\nFigure 2.Reset Timing\nFigure 3.MIISerial Management Timing\nGTX_CLK\nTXD [7:0]\nTX_EN\nTX_ER\nMDItT5t\nStart of FrameT2tT1t\nT2 T4\nT3\ntT6t\nRXC\n(Source of Data)\nRXD [8:5][3:0]\nRXD [7:4][3:0]\nRX_CTL\nTsetupRRXC\n(at Receiver)RXD [3:0]RXD [8:5]\nRXD [7:4]\nRXD [4]\nRXDVRXD [9]\nRXERRRXC with Internal \nDelay Added\nTsetupT\nTholdT\nTholdR\nGTX\n(at Transmitter)\nTXD [8:5][3:0]\nTXD [7:4][3:0]\nTX_CTLTskewT\nTskewR\nGTX\n(at Receiver)TXD [3:0]TXD [8:5]\nTXD [7:4]\nTXD [4]\nTXENTXD [9]\nTXERR\n22DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedFigure 4.RGMII Transmit Multiplexing andTiming Diagram\nFigure 5.RGMII Receive Multiplexing andTiming Diagram\nFigure 6.GMII Transmit Timing\nValid DataT1 T1\nT2TX_CLK\nTXD[3:0]\nTX_ENT3\nValid DataT1 T1\nT2RX_CLK\nRXD[3:0]\nRX_DV\nRX_ER\nTX_CLK\nTXD[3:0]Valid DataT2 T3\nTX_ENT1 T1\nRX_CLK\nRXD [7:0]\nRX_DV\nRX_ER\nMDItT4ttT2t\nValid DatatT1t\nStart of FrameT3 T3\n23DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedFigure 7.GMII Receive Timing\nFigure 8.100-Mbps MIITransmit Timing\nFigure 9.100-Mbps MIIReceive Timing\nFigure 10.10-Mbps MIITransmit Timing\nPacket \nTransmitted \non Wire\nPacket \nReceived \nfrom WireTX SFD\nRX SFDT2T1\nT1\nT3 T2\nValid DataRX_CLK\nRXD[3:0]\nRX_DVT1\n24DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedFigure 11.10-Mbps MIIReceive Timing\nFigure 12.DP83867IR/CR Start ofFrame Delimiter Timing\nC1\n(200 mV/DIV)\nTime (4 ns/DIV)\nC1\n(500 mV/DIV)\nTime (32 ns/DIV)\n25DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated7.17 Typical Characteristics\n1000Base-T Signaling\n(Test Mode TM2 Output)\nFigure 13.1000Base-T Signaling100Base-TX Signaling\n(Scrambled Idles)\nFigure 14.100Base-TX Signaling\n26DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe DP83867 isafully featured Physical Layer transceiver with integrated PMD sublayers tosupport 10BASE-\nTe,100BASE-TX and1000BASE-T Ethernet protocols.\nThe DP83867 isdesigned foreasy implementation of10/100/1000 Mbps Ethernet LANs. Itinterfaces directly to\ntwisted pairmedia viaanexternal transformer. This device interfaces directly totheMAC layer through theIEEE\n802.3u Standard Media Independent Interface (MII), theIEEE 802.3z Gigabit Media Independent Interface\n(GMII), orReduced GMII (RGMII).\nThe DP83867 provides precision clock synchronization, including asynchronous Ethernet clock output. Ithaslow\njitter, lowlatency andprovides IEEE 1588 Start ofFrame Detection fortime sensitive protocols.\nThe DP83867 offers innovative diagnostic features including dynamic linkquality monitoring forfault prediction\nduring normal operation. Itcansupport upto130-m cable length.\n1000BASE-T\nPCS\n10000BASE-T \nPMAEcho cancellation\nCrosstalk cancellation\nADC\nDecode / Descramble\nEqualization\nTiming\nSkew compensation\nBLWGMII\nDAC / ADC \nSUBSYSTEM\nDRIVERS / \nRECEIVERS100BASE-TX \nPCS\n100BASE-TX \nPMAMII100BASE-TX \nBlock\n100BASE-TX \nPMD\nMLT-3 \n100 Mbps10BASE-Te PLS\n10BASE-Te \nPMAMUX / DMUX\nPAM-5 \n17 Level PR Shaped\n125 Msymbols/s\n4-pair CAT-5 CableCOMBINED MII / GMII / RGMII  INTERFACE\n1000BASE-T \nBlock\nDAC / ADC \nTIMING BLOCKGMII MIIMGMT INTERFACE\n10BASE-Te \nBlock\nMIIMDIO MDC Interrupt\nMGNT \n& PHY CNTRL\nRX_ER RX_DVRX_CLK COLTX_EN TXD[7:0]\nRXD[7:0]CRSTX_CLKGTX_CLK\nTX_ER\nWake on \nLAN\nAuto-\nNegotiation\nManchester \n10 Mbps\nTIMING\nMAGNETICS\n27DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.2 Functional Block Diagram\nDP83867IRPAP\n1000BASE-T\nPCS\n10000BASE-T \nPMAEcho cancellation\nCrosstalk cancellation\nADC\nDecode / Descramble\nEqualization\nTiming\nSkew compensation\nBLW\nDAC / ADC \nSUBSYSTEM\nDRIVERS / \nRECEIVERS100BASE-TX \nPCS\n100BASE-TX \nPMA100BASE-TX \nBlock\n100BASE-TX \nPMD\nMLT-3 \n100 Mbps10BASE-Te PLS\n10BASE-Te \nPMAMUX / DMUX\nPAM-5 \n17 Level PR Shaped\n125 Msymbols/s\n4-pair CAT-5 Cable RGMII INTERFACE\n1000BASE-T \nBlock\nDAC / ADC \nTIMING BLOCKMGMT INTERFACE\n10BASE-Te \nBlockMDIO MDC Interrupt\nMGNT \n& PHY CNTRL\nTXD[3:0]\nWake on \nLAN\nAuto-\nNegotiation\nManchester \n10 Mbps\nTIMING\nMAGNETICS\nRX_CTRLRX_CLKTX_CTRL\nRXD[3:0]GTX_CLK\n28DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedFunctional Block Diagram (continued)\nDP83867IRRGZ, DP83867CRRGZ\n29DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 WoL (Wake-on-LAN) Packet Detection\nWake-on-LAN provides amechanism forbringing theDP83867 outofalow-power state using aspecial Ethernet\npacket called aMagic Packet. The DP83867 can beconfigured togenerate aninterrupt towake uptheMAC\nwhen aqualifying packet isreceived. Anoption isalso available togenerate asignal onaGPIO when a\nqualifying signal isreceived.\nNOTE\nPlease ensure that BMCR (register address 0x0000) bit[10] isdisabled, when using the\nWoL feature. This bitenables theMIIISOLATE function used todisable theMAC interface\nofthePHY, also disabling theWoL interrupt onthisPHY. IftheWoL feature isneeded\nwhile MIIISOLATE isenabled please useTI\'sDP83869HM PHY instead.\nThe Wake-on-LAN feature includes thefollowing functionality:\n•Identification ofmagic packets inallsupported speeds (1000BASE-T, 100BASE-TX, 10BASE-Te)\n•Wakeup interrupt generation upon receiving avalid magic packet\n•CRC checking ofmagic packets toprevent interrupt generation forinvalid packets\nInaddition tothebasic magic packet support, theDP83867 also supports:\n•Magic packets thatinclude secure-on password\n•Pattern match –oneconfigurable 64byte pattern ofthatcanwake uptheMAC similar tomagic packet\n•Independent configuration forWake onBroadcast andUnicast packet types.\n8.3.1.1 Magic Packet Structure\nWhen configured forMagic Packet mode, theDP83867 scans allincoming frames addressed tothenode fora\nspecific data sequence. This sequence identifies theframe asaMagic Packet frame.\nNOTE\nThe Magic Packet should bebyte aligned.\nAMagic Packet frame must also meet thebasic requirements fortheLAN technology chosen, such asSOURCE\nADDRESS, DESTINATION ADDRESS (which may bethereceiving station ’sIEEE address oraBROADCAST\naddress), andCRC.\nThe specific Magic Packet sequence consists of16duplications oftheIEEE address ofthisnode, with nobreaks\norinterruptions, followed bysecure-on password ifsecurity isenabled. This sequence canbelocated anywhere\nwithin thepacket, butmust bepreceded byasynchronization stream. The synchronization stream isdefined as6\nbytes ofFFh.\nDEST * 16DEST (6 bytes)\nSRC (6 bytes)\nMISC (X bytes, X >= 0)\n))«\x03))\x03 (6 bytes)\nMISC (Y bytes, Y >= 0)\nCRC (4 bytes)MAGIC pattern\nSecureOn Password (6 bytes) Only if Secure-On is enabled\n30DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedFeature Description (continued)\nFigure 15.Magic Packet Structure\n8.3.1.2 Magic Packet Example\nThe following isanexample Magic Packet foraDestination Address of11h 22h 33h 44h 55h 66h and a\nSecureOn Password 2Ah 2Bh 2Ch 2Dh 2Eh 2Fh:\nDESTINATION SOURCE MISC FFFFFFFFFFFF1122334455661122334455661122334455661122\n33445566112233445566112233445566112233445566112233445566112233445566\n11223344556611223344556611223344556611223344556611223344556611223344\n55661122334455662A2B2C2D2E2FMISC CRC\n8.3.1.3 Wake-on-LAN Configuration andStatus\nWake-on-LAN functionality isconfigured through theRXFCFG register (address 0x0134). Wake-on-LAN status is\nreported intheRXFSTS register (address 0x0135).\n8.3.2 Start ofFrame Detect forIEEE 1588 Time Stamp\nThe DP83867 supports anIEEE 1588 indication pulse attheSFD (start frame delimiter) forthereceive and\ntransmit paths. The pulse can bedelivered tovarious pins. The pulse indicates theactual time thesymbol is\npresented onthelines (fortransmit), orthefirstsymbol received (forreceive). The exact timing ofthepulse can\nbeadjusted through register. Each increment ofphase value isan8-ns step.\nTX SFD\nRX SFDBaseline Latency\nSFD Variation\n31DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedFeature Description (continued)\nFigure 16.IEEE 1588 Message Timestamp Point\nThe SFD pulse output can beconfigured using theGPIO Mux Control registers, GPIO_MUX_CTRL1 (register\naddress 0x0171) and GPIO_MUX_CTRL2 (register address 0x0172). The RGZ devices support only register\nGPIO_MUX_CTRL2 (address 0x172).\nFormore information about configuring theDP83867\'s SFD feature, seetheHow toConfigure DP83867 Start of\nFrame application report (SNLA242).\n8.3.2.1 SFD Latency Variation andDeterminism\nTime stamping packet transmission and reception using theRX_CTRL and TX_CTRL signals ofRGMII isnot\naccurate enough forlatency sensitive protocols. SFD pulses offers system designers amethod toimprove the\naccuracy ofpacket time stamping. The SFD pulse, while varying less than RGMII signals inherently, stillexhibits\nlatency variation due tothedefined architecture of1000BASE-T. This section provides amethod todetermine\nwhen anSFD latency variation has occurred and how tocompensate forthevariation insystem software to\nimprove timestamp accuracy.\nInthefollowing section theterms baseline latency and SFD variation areused. Baseline latency isthetime\nmeasured between theTX_SFD pulse totheRX_SFD pulse ofaconnected linkpartner, assuming anEthernet\ncable with all4pairs perfectly matched inpropagation time. Inthescenario where all4pairs being perfectly\nmatched, a1000BASE-T PHY willnothave toalign the4received symbols onthewire and willnotintroduce\nextra latency duetoalignment.\nFigure 17.Baseline Latency andSFD Variation inLatency Measurement\nSFD variation isadditional time added tothebaseline latency before theRX_SFD pulse when thePHY must\nintroduce latency toalign the4symbols from theEthernet cable. Variation can occur when anew link is\nestablished either bycable connection, auto-negotiation restart, PHY reset, orother external system effects.\nDuring asingle, uninterrupted link, theSFD variation willremain constant.\n32DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedFeature Description (continued)\nThe DP83867 canlimit and report thevariation applied totheSFD pulse while inthe1000-Mb operating mode.\nBefore alinkisestablished in1000-Mb mode, theSync FIFO Control Register (register address 0x00E9) must\nbesettovalue 0xDF22. The below SFD variation compensation method canonly beapplied after theSync FIFO\nControl Register hasbeen initialized and anew linkhasbeen established. Itisacceptable tosettheSync FIFO\nControl register value and then perform asoftware restart bysetting theSW_RESTART bit[14] intheControl\nRegister (register address 0x001F) ifalinkisalready present.\n8.3.2.1.1 1000-Mb SFD Variation inMaster Mode\nWhen theDP83867 isoperating in1000-Mb master mode, variation oftheRX_SFD pulse can beestimated\nusing theSkew FIFO Status register (register address 0x0055) bit[7:4]. The value read from theSkew FIFO\nStatus register bit[7:4] must bemultiplied by8nstoestimate theRX_SFD variation added tothebaseline\nlatency.\nExample: While operating inmaster 1000-Mb mode, avalue of0x2isread from theSkew FIFO register bit[7:4].\n2×8ns=16nsissubtracted from theTX_SFD toRX_SFD measurement todetermine thebaseline latency.\n8.3.2.1.2 1000-Mb SFD Variation inSlave Mode\nWhen theDP83867 isoperating in1000-Mb slave mode, thevariation oftheRX_SFD pulse canbedetermined\nusing theSkew FIFO Status register (register address 0x0055) bit[3:0].The value read from theSkew FIFO\nStatus register bit[3:0] should bemultiplied by8ns toestimate theRX_SFD variation added tothebaseline\nlatency.\nExample: While operating inslave 1000-Mb mode, avalue of0x1isread from theSkew FIFO register bit[3:0].\n1×8ns=8nsissubtracted from theTX_SFD toRX_SFD measurement todetermine thebaseline latency.\n8.3.2.1.3 100-Mb SFD Variation\nThe latency variation in100-Mb mode ofoperation isdetermined byrandom process and does notrequire any\nregister readout orsystem level compensation ofSFD pulses.\n8.3.3 Clock Output\nThe DP83867 hasseveral internal clocks, including thelocal reference clock, theEthernet transmit clock, andthe\nEthernet receive clock. Anexternal crystal oroscillator provides thestimulus forthelocal reference clock. The\nlocal reference clock acts asthecentral source forallclocking inthedevice.\nThe local reference clock isembedded intothetransmit network packet traffic andisrecovered from thenetwork\npacket traffic atthereceiver node. The receive clock isrecovered from thereceived Ethernet packet data stream\nandislocked tothetransmit clock inthepartner.\nUsing theI/OConfiguration register (address 0x0170), theDP83867 canbeconfigured tooutput these internal\nclocks through theCLK_OUT pin.Bydefault, theoutput clock issynchronous totheXIoscillator /crystal input.\nThrough registers, theoutput clock canbeconfigured tobesynchronous tothereceive data atthe125-MHz data\nrate oratthedivide by5rate of25MHz. Itcanalso beconfigured tooutput thelinedriver transmit clock. When\noperating in1000Base-T mode, theoutput clock can beconfigured forany ofthefour transmit orreceive\nchannels.\nThe output clock canbedisabled using theCLK_O_DISABLE bitoftheI/OConfiguration register. Itcanalso be\ndisabled bydefault using theClock OutDisable strap. This strap isonly available forthePAP devices. Formore\ninformation, seeStrap Configuration .\n8.4 Device Functional Modes\n8.4.1 MAC Interfaces\nThe DP83867 supports connection toanEthernet MAC viathefollowing interfaces: RGMII, GMII, andMII.\nThe RGMII Disable strap (RX_D6) determines thedefault state oftheMAC interface. The RGMII Disable strap\ncorresponds totheRGMII Enable (bit7)intheRGMIICTL register (address 0x0032). When RGMII mode is\ndisabled, theDP83867 operates inGMII mode.\n33DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedDevice Functional Modes (continued)\nRGMII ENABLE (Register 0x0032, bit7) DEVICE FUNCTIONAL MODE\n0x1 RGMII\n0x0 GMII\nThe initial strap value fortheRGMII disable isalso available intheStrap Configuration Status Register 1\n(STRAP_STS1).\n8.4.1.1 Reduced GMII (RGMII)\nThe Reduced Gigabit Media Independent Interface (RGMII) isdesigned toreduce thenumber ofpins required to\ninterconnect theMAC andPHY (12pins forRGMII relative to24pins forGMII). Toaccomplish thisgoal, thedata\npaths and allassociated control signals arereduced and aremultiplexed. Both rising and trailing edges ofthe\nclock areused. ForGigabit operation theGTX_CLK and RX_CLK clocks are125 MHz, and for10-and 100-\nMbps operation, theclock frequencies are2.5MHz and25MHz, respectively.\nFormore information about RGMII timing, seetheRGMII Interface Timing Budgets application report (SNLA243).\n8.4.1.1.1 1000-Mbps Mode Operation\nAllRGMII signals arepositive logic. The 8-bit data ismultiplexed bytaking advantage ofboth clock edges. The\nlower 4bitsarelatched onthepositive clock edge and theupper 4bitsarelatched ontrailing clock edge. The\ncontrol signals aremultiplexed intoasingle clock cycle using thesame technique.\nToreduce power consumption ofRGMII interface, TXEN_ER and RXDV_ER areencoded inamanner that\nminimizes transitions during normal network operation. This isdone byfollowing encoding method. Note that the\nvalue ofGMII_TX_ER and GMII_TX_EN arevalid attherising edge oftheclock. InRGMII mode, GMII_TX_ER\nispresented onTX_CTRL atthefalling edge oftheGTX_CLK clock. RX_CTRL coding isimplemented thesame\nfashion.\nWhen receiving avalid frame with noerror, RX_CTRL =True isgenerated asalogic high ontherising edge of\nRX_CLK andRX_CTRL =False isgenerated asalogic high atthefalling edge ofRX_CLK. When noframe is\nbeing received, RX_CTRL =False isgenerated asalogic lowontherising edge ofRX_CLK andRX_CTRL =\nFalse isgenerated asalogic lowonthefalling edge ofRX_CLK.\nTX_CTRL istreated inasimilar manner. During normal frame transmission, thesignal stays atalogic high for\nboth edges ofGTX_CLK and during theperiod between frames where noerror isindicated, thesignal stays low\nforboth edges.\n8.4.1.1.2 1000-Mbps Mode Timing\nThe DP83867 provides configurable clock skew fortheGTX_CLK and RX_CLK tooptimize timing across the\ninterface. The transmit and receive paths can beoptimized independently. Both thetransmit and receive path\nsupport 16programmable RGMII delay modes viaregister configuration.\nThe timing paths can either beconfigured forAligned mode orShift mode. InAligned mode, noclock skew is\nintroduced. InShift mode, theclock skew can beintroduced in0.25 nsincrements (via register configuration).\nConfiguration oftheAligned mode orShift mode isaccomplished viatheRGMII Control Register (RGMIICTL),\naddress 0x0032. InShift mode, theclock skew can beadjusted using theRGMII Delay Control Register\n(RGMIIDCTL), address 0x0086.\n8.4.1.1.3 10-and100-Mbps Mode\nWhen theRGMII interface isoperating inthe100-Mbps mode, theEthernet Media Independent Interface (MII) is\nimplemented byreducing theclock rate to25MHz. For10-Mbps operation, theclock isfurther reduced to2.5\nMHz. IntheRGMII 10/100 mode, thetransmit clock RGMII TX_CLK isgenerated bytheMAC and thereceive\nclock RGMII RX_CLK isgenerated bythePHY. During thepacket receiving operation, theRGMII RX_CLK may\nbestretched oneither thepositive ornegative pulse toaccommodate thetransition from thefree-running clock to\nadata synchronous clock domain. When thespeed ofthePHY changes, asimilar stretching ofthepositive or\nnegative pulses isallowed. Noglitch isallowed ontheclock signals during clock speed transitions.\nThis interface operates at10-and 100-Mbps speeds thesame way itdoes at1000-Mbps mode with the\nexception thatthedata may beduplicated onthefalling edge oftheappropriate clock.\nPHY\nTX_CTRL\nGTX_CLK\nTX_D [3:0]\nRX_CTRL\nRX_CLK\nRX_D [3:0]MAC\n34DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedThe MAC holds theRGMII TX_CLK lowuntil ithasensured thatitisoperating atthesame speed asthePHY.\nFigure 18.RGMII Connections\n8.4.1.2 Gigabit MII(GMII)\nThe Gigabit Media Independent Interface (GMII) istheIEEE defined interface forusebetween anEthernet PHY\nand anEthernet MAC. GMII isavailable onthePAP devices only. The purpose ofGMII istomake various\nphysical media transparent totheMAC layer. The GMII Interface accepts either GMII orMIIdata, control and\nstatus signals androutes them either tothe1000BASE-T, 100BASE-TX, or10BASE-Te modules, respectively.\nThe GMII interface hasthefollowing characteristics:\n•Supports 10/100/1000 Mbps operation\n•Data anddelimiters aresynchronous toclock references\n•Provides independent 8-bit wide transmit andreceive data paths\n•Provides asimple management interface\n•Provides forFull-Duplex operation\nThe GMII interface isdefined inIEEE 802.3 Clause 35.Ineach direction ofdata transfer, there areData (an\neight-bit bundle), Delimiter, Error, and Clock signals. GMII signals aredefined such that animplementation may\nmultiplex most GMII signals with thesimilar PCS service interface defined inIEEE 802.3 Clause 22.Two media\nstatus signals areprovided. One indicates thepresence ofcarrier (CRS), and theother indicates theoccurrence\nofacollision (COL). The MIIsignal names have been retained and thefunctions ofmost signals arethesame,\nbutadditional valid combinations ofsignals have been defined for1000 Mbps operation.\n35DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedThe connection diagram forGMII isshown inFigure 19.\nFigure 19.GMII Connections\n8.4.1.3 Media Independent Interface (MII)\nMIIconnections areused for10/100 data. MIIiscompatible with GMII andwillbeused for10/100 data when the\ndevice isconfigured forGMII. MIIisavailable onPAP devices only.\nThe DP83867 incorporates theMedia Independent Interface (MII) asspecified inClause 22oftheIEEE 802.3\nstandard. This interface may beused toconnect PHY devices toaMAC in10/100 Mbps systems. This section\ndescribes thenibble wide MIIdata interface.\nThe nibble wide MIIdata interface consists ofareceive bus and atransmit bus each with control signals to\nfacilitate data transfer between thePHY andtheupper layer (MAC).\n8.4.1.3.1 Nibble-wide MIIData Interface\nClause 22oftheIEEE 802.3 specification defines theMedia Independent Interface. This interface includes a\ndedicated receive busandadedicated transmit bus. These twodata buses, along with various control andstatus\nsignals, allow forthesimultaneous exchange ofdata between theDP83867 andtheupper layer agent (MAC).\nThe receive interface consists ofanibble wide data busRXD[3:0], areceive error signal RX_ER, areceive data\nvalid flagRX_DV, andareceive clock RX_CLK forsynchronous transfer ofthedata. The receive clock operates\nateither 2.5MHz tosupport 10Mbps operation modes orat25MHz tosupport 100Mbps operational modes.\nThe transmit interface consists ofanibble wide data busTXD[3:0], atransmit enable control signal TX_EN, and\natransmit clock TX_CLK which runs ateither 2.5MHz or25MHz. Additionally, theMIIincludes thecarrier sense\nsignal CRS, aswell asacollision detect signal COL. The CRS signal asserts toindicate thereception ofdata\nfrom thenetwork orasafunction oftransmit data inHalf-Duplex mode. The COL signal asserts asanindication\nofacollision which can occur during Half-Duplex operation when both atransmit and receive operation occur\nsimultaneously.\n36DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.4.1.3.2 Collision Detect\nWhen inHalf-Duplex mode, a10BASE-Te or100BASE-TX collision isdetected when thereceive and transmit\nchannels areactive simultaneously. Collisions arereported bytheCOL signal ontheMII.\nThe COL signal remains setfortheduration ofthecollision. IfthePHY isreceiving when acollision isdetected, it\nisreported immediately (through theCOL pin).\nCollision isnotindicated during Full-Duplex operation.\n8.4.1.3.3 Carrier Sense\nIn10Mbps operation, Carrier Sense (CRS) isasserted duetoreceive activity once valid data isdetected viathe\nsquelch function. During 100 Mbps operation CRS isasserted when avalid link(SD) and twonon-contiguous\nzeros aredetected ontheline.\nFor10or100Mbps Half-Duplex operation, CRS isasserted during either packet transmission orreception.\nFor10or100Mbps Full-Duplex operation, CRS isasserted only duetoreceive activity.\nCRS isdeasserted following anendofpacket.\nThe connection diagram forMIIisshown inFigure 20.\nFigure 20.MIIConnections\n8.4.2 Serial Management Interface\nThe Serial Management Interface (SMI), provides access totheDP83867 internal register space forstatus\ninformation andconfiguration. The SMI iscompatible with IEEE 802.3-2002 clause 22.The implemented register\nsetconsists oftheregisters required bytheIEEE 802.3, plus several others toprovide additional visibility and\ncontrollability oftheDP83867 device.\nThe SMI includes theMDC management clock input and themanagement MDIO data pin. The MDC clock is\nsourced bytheexternal management entity, also called Station (STA), and canrunatamaximum clock rate of\n25MHz. MDC isnotexpected tobecontinuous, and canbeturned offbytheexternal management entity when\nthebusisidle.\n37DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedThe MDIO issourced bytheexternal management entity and bythePHY. The data ontheMDIO pinislatched\nontherising edge oftheMDC clock. The MDIO pinrequires apullup resistor (2.2 kΩ)which, during IDLE and\nturnaround, pulls MDIO high.\nUpto16PHYs canshare acommon SMI bus. Todistinguish between thePHYs, a4-bit address isused. During\npower-up reset, the DP83867 latches the PHY_ADD configuration pins todetermine itsaddress. The\nDP83867IRPAP 64-pin variant cansupport upto32PHYs anduses a5-bit address.\nThe management entity must notstart anSMI transaction inthefirstcycle after power-up reset. Tomaintain valid\noperation, theSMI bus must remain inactive atleast one MDC cycle after hard reset isdeasserted. Innormal\nMDIO transactions, theregister address istaken directly from themanagement-frame reg_addr field, thus\nallowing direct access to3216-bit registers (including those defined inIEEE 802.3 and vendor specific). The\ndata field isused forboth reading andwriting. The Start code isindicated bya<01>pattern. This pattern makes\nsure that theMDIO line transitions from thedefault idle line state. Turnaround isdefined asanidle bittime\ninserted between theRegister Address field andtheData field. Toavoid contention during aread transaction, no\ndevice may actively drive theMDIO signal during thefirstbitofturnaround. The addressed DP83867 drives the\nMDIO with azero forthesecond bitofturnaround and follows thiswith therequired data. Figure 21shows the\ntiming relationship between MDC and theMDIO asdriven and received bytheStation (STA) and theDP83867\n(PHY) foratypical register read access.\nForwrite transactions, thestation-management entity writes data totheaddressed DP83867, thus eliminating the\nrequirement forMDIO turnaround. The turnaround time isfilled bythemanagement entity byinserting <10>.\nFigure 21shows thetiming relationship foratypical MIIregister write access. The frame structure and general\nread andwrite transactions areshown inTable 2,Figure 21,andFigure 22.\nTable 2.Typical MDIO Frame Format\nTYPICAL MDIO FRAME FORMAT <idle><start ><opcode ><device addr ><regaddr ><turnaround ><data<<idle>\nRead Operation <idle><01><10><AAAA ><RRRR ><Z0><xxxx xxxx xxxx xxxx><idle>\nWrite Operation <idle><01<01><AAAA ><RRRR ><10><xxxx xxxx xxxx xxxx><idle>\nFigure 21.Typical MDC/MDIO Read Operation\nFigure 22.Typical MDC/MDIO Write Operation\n8.4.2.1 Extended Address Space Access\nThe DP83867 SMI function supports read orwrite access totheextended register setusing registers REGCR\n(0x000Dh) and ADDAR (0x000Eh) and theMDIO Manageable Device (MMD) indirect method defined inIEEE\n802.3ah Draft forclause 22foraccessing theclause 45extended register set.\n38DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedThe standard register set, MDIO registers 0to31,isaccessed using thenormal direct-MDIO access orthe\nindirect method, except forregister REGCR (0x000Dh) andADDAR (0x000Eh) which isaccessed only using the\nnormal MDIO transaction. The SMI function ignores indirect accesses tothese registers.\nREGCR (0x000Dh) istheMDIO Manageable MMD access control. Ingeneral, register REGCR(4:0) isthedevice\naddress DEVAD thatdirects anyaccesses ofADDAR (0x000Eh) register totheappropriate MMD.\nThe DP83867 supports one MMD device address. The vendor-specific device address DEVAD[4:0] =11111 is\nused forgeneral MMD register accesses.\nAllaccesses through registers REGCR and ADDAR must use thecorrect DEVAD. Transactions with other\nDEVAD areignored. REGCR[15:14] holds theaccess function: address (00), data with nopost increment (01),\ndata with post increment onread andwrites (10) anddata with post increment onwrites only (11).\n•ADDAR istheaddress and data MMD register. ADDAR isused inconjunction with REGCR toprovide the\naccess totheextended register set. Ifregister REGCR[15:1] is00,then ADDAR holds theaddress ofthe\nextended address space register. Otherwise, ADDAR holds thedata asindicated bythecontents ofits\naddress register. When REGCR[15:14] issetto00,accesses toregister ADDAR modify theextended register\nsetaddress register. This address register must always beinitialized toaccess anyoftheregisters within the\nextended register set.\n•When REGCR[15:14] issetto01,accesses toregister ADDAR access theregister within theextended\nregister setselected bythevalue intheaddress register.\n•When REGCR[15:14] issetto10,access toregister ADDAR access theregister within theextended register\nsetselected bythevalue intheaddress register. After thataccess iscomplete, forboth reads andwrites, the\nvalue intheaddress register isincremented.\n•When REGCR[15:14] issetto11,access toregister ADDAR access theregister within theextended register\nsetselected bythevalue intheaddress register. After that access iscomplete, forwrite accesses only, the\nvalue intheaddress register isincremented. Forread accesses, thevalue oftheaddress register remains\nunchanged.\nThe following sections describe how toperform operations ontheextended register setusing register REGCR\nand ADDAR. The descriptions use thedevice address forgeneral MMD register accesses (DEVAD[4:0] =\n11111).\n8.4.2.1.1 Write Address Operation\n1.Write thevalue 0x001F (address function field =00,DEVAD =31)toregister REGCR.\n2.Write thedesired register address toregister ADDAR.\nSubsequent writes toregister ADDAR (step 2)continue towrite theaddress register.\n8.4.2.1.2 Read Address Operation\nToread theaddress register:\n1.Write thevalue 0x001F (address function field =00,DEVAD =31)toregister REGCR.\n2.Read theregister address from register ADDAR.\n8.4.2.1.3 Write (NoPost Increment) Operation\nTowrite aregister intheextended register set:\n1.Write thevalue 0x001F (address function field =00,DEVAD =31)toregister REGCR.\n2.Write thedesired register address toregister ADDAR.\n3.Write thevalue 0x401F (data, nopost increment function field =01,DEVAD =31)toregister REGCR.\n4.Write thecontent ofthedesired extended register setregister toregister ADDAR.\nSubsequent writes toregister ADDAR (step 4)continue torewrite theregister selected bythevalue inthe\naddress register.\nNote: steps (1)and(2)canbeskipped iftheaddress register was previously configured.\n8.4.2.1.4 Read (NoPost Increment) Operation\nToread aregister intheextended register set:\n39DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated1.Write thevalue 0x001F (address function field =00,DEVAD =31)toregister REGCR.\n2.Write thedesired register address toregister ADDAR.\n3.Write thevalue 0x401F (data, nopost increment function field =01,DEVAD =31)toregister REGCR.\n4.Read thecontent ofthedesired extended register setregister toregister ADDAR.\nSubsequent reads from register ADDAR (step 4)continue reading theregister selected bythevalue inthe\naddress register.\nNote :steps (1)and(2)canbeskipped iftheaddress register was previously configured.\n8.4.2.1.5 Write (Post Increment) Operation\n1.Write thevalue 0x001F (address function field =00,DEVAD =31)toregister REGCR.\n2.Write theregister address from register ADDAR.\n3.Write thevalue 0x801F (data, post increment onreads and writes function field =10,DEVAD =31)orthe\nvalue 0xC01F (data, post increment onwrites function field =11.DEVAD =31)toregister REGCR.\n4.Write thecontent ofthedesired extended register setregister toregister ADDAR.\nSubsequent writes toregister ADDAR (step 4)write thenext higher addressed data register selected bythe\nvalue oftheaddress register; theaddress register isincremented after each access.\n8.4.2.1.6 Read (Post Increment) Operation\nToread aregister intheextended register setand automatically increment theaddress register tothenext\nhigher value following thewrite operation:\n1.Write thevalue 0x001F (address function field =00,DEVAD =31)toregister REGCR.\n2.Write thedesired register address toregister ADDAR.\n3.Write thevalue 0x801F (data, post increment onreads and writes function field =10,DEVAD =31)to\nregister REGCR.\n4.Read thecontent ofthedesired extended register setregister toregister ADDAR.\nSubsequent reads toregister ADDAR (step 4)read thenext higher addressed data register selected bythevalue\noftheaddress register; theaddress register isincremented after each access.\n8.4.2.1.7 Example ofRead Operation Using Indirect Register Access\nRead register 0x0170.\n1.Write register 0x0D tovalue 0x001F.\n2.Write register 0x0E tovalue 0x0170\n3.Write register 0x0D tovalue 0x401F.\n4.Read register 0x0E.\nThe expected default value is0x0C10.\n8.4.2.1.8 Example ofWrite Operation Using Indirect Register Access\nWrite register 0x0170 tovalue 0x0C50.\n1.Write register 0x0D tovalue 0x001F.\n2.Write register 0x0E tovalue 0x0170\n3.Write register 0x0D tovalue 0x401F.\n4.Write register 0x0E tovalue 0x0C50.\nThis write disables theoutput clock ontheCLK_OUT pin.\n8.4.3 Auto-Negotiation\nAll1000BASE-T PHYs arerequired tosupport Auto-Negotiation. The Auto-Negotiation function in1000BASE-T\nhasthree primary purposes:\n•Auto-Negotiation ofSpeed andDuplex Selection\n•Auto-Negotiation ofMaster orSlave Resolution\n40DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated•Auto-Negotiation ofPause orAsymetrical Pause Resolution\n8.4.3.1 Speed andDuplex Selection -Priority Resolution\nThe Auto-Negotiation function provides amechanism forexchanging configuration information between thetwo\nends ofalinksegment. This mechanism isimplemented byexchanging Fast Link Pulses (FLP). FLPs areburst\npulses that provide thesignalling used tocommunicate theabilities between twodevices ateach end ofalink\nsegment. Forfurther details regarding Auto-Negotiation, refer toClause 28oftheIEEE 802.3 specification. The\nDP83867 supports 1000BASE-T, 100BASE-TX, and 1000BASE-T modes ofoperation. The process ofAuto-\nNegotiation ensures that thehighest performance protocol isselected (that is,priority resolution) based onthe\nadvertised abilities oftheLink Partner andthelocal device.\n8.4.3.2 Master andSlave Resolution\nIf1000BASE-T mode isselected during thepriority resolution, thesecond goal ofAuto-Negotiation istoresolve\nMaster orSlave configuration. The Master mode priority isgiven tothedevice that supports multiport nodes,\nsuch asswitches andrepeaters. Single node devices such asDTE orNIC card takes lower Master mode priority.\n8.4.3.3 Pause andAsymmetrical Pause Resolution\nWhen Full-Duplex operation isselected during priority resolution, theAuto-Negotiation also determines theFlow\nControl capabilities ofthetwolinkpartners. Flow control was originally introduced toforce abusy station ’sLink\nPartner tostop transmitting data inFull-Duplex operation. Unlike Half-Duplex mode ofoperation where alink\npartner could beforced toback offbysimply generating collisions, the Full-Duplex operation needed a\nmechanism toslow down transmission from alinkpartner intheevent that thereceiving station ’sbuffers are\nbecoming full.Anew MAC control layer was added tohandle thegeneration and reception ofPause Frames.\nEach MAC Controller hastoadvertise whether itiscapable ofprocessing Pause Frames. Inaddition, theMAC\nController advertises ifPause frames canbehandled inboth directions, thatis,receive and transmit. IftheMAC\nController only generates Pause frames butdoes notrespond toPause frames generated byalinkpartner, itis\ncalled Asymmetrical Pause. The advertisement ofPause and Asymmetrical Pause capabilities isenabled by\nwriting 1tobits10and 11ofANAR (register address 0x0004). The linkpartner ’sPause capabilities isstored in\nANLPAR (register address 0x0005) bits10and 11.The MAC Controller hastoread from ANLPAR todetermine\nwhich Pause mode tooperate. The PHY layer isnotinvolved inPause resolution other than simply advertising\nandreporting ofPause capabilities.\n8.4.3.4 Next Page Support\nThe DP83867 supports theAuto-Negotiation Next Page protocol asrequired byIEEE 802.3 clause 28.2.4.1.7.\nThe ANNPTR 0x07 allows fortheconfiguration and transmission oftheNext Page. Refer toclause 28ofthe\nIEEE 802.3 standard fordetailed information regarding theAuto-Negotiation Next Page function.\n8.4.3.5 Parallel Detection\nThe DP83867 supports theParallel Detection function asdefined intheIEEE 802.3 specification. Parallel\nDetection requires the10/100-Mbps receivers tomonitor thereceive signal and report linkstatus totheAuto-\nNegotiation function. Auto-Negotiation uses thisinformation toconfigure thecorrect technology intheevent that\ntheLink Partner does notsupport Auto-Negotiation, yetistransmitting link signals that the10BASE-Te or\n100BASE-X PMA recognize asvalid linksignals.\nIftheDP83867 completes Auto-Negotiation asaresult ofParallel Detection, without Next Page operation, bits5\nand7ofANLPAR (register address 0x0005) aresettoreflect themode ofoperation present intheLink Partner.\nNote that bits4:0oftheANLPAR arealso setto00001 based onasuccessful parallel detection toindicate a\nvalid 802.3 selector field. Software may determine thatthenegotiation iscompleted through Parallel Detection by\nreading 0inbit0ofANER (register address 0x006) after Auto-Negotiation Complete, bit5ofBMSR (register\naddress 0x0001), isset.IfthePHY isconfigured forparallel detect mode and anycondition other than agood\nlinkoccurs, theparallel detect fault, bit4ofANER (register address 0x06), sets.\nMAC\nMII\nLoopbackMII\nPCS\nSignal\nProcessing\nAFE\nTransformer\nRJ-45\n12345678\nDigital\nLoopbackPCS\nLoopbackAnalog\nLoopback\nExternal\nLoopbackReverse\nLoopback\n41DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.4.3.6 Restart Auto-Negotiation\nIfalinkisestablished bysuccessful Auto-Negotiation and then lost, theAuto-Negotiation process resumes to\ndetermine theconfiguration forthelink. This function ensures that alinkcan bere-established ifthecable\nbecomes disconnected andreconnected. After Auto-Negotiation iscompleted, itmay berestarted atanytime by\nwriting 1tobit9oftheBMCR (register address 0x0000). Arestart Auto-Negotiation request from anyentity, such\nasamanagement agent, causes DP83867 tohalt data transmission orlink pulse activity until the\nbreak_link_timer expires. Consequently, the Link Partner goes into link failmode and the resume Auto-\nNegotiation. The DP83867 resumes Auto-Negotiation after thebreak_link_timer hasexpired bytransmitting FLP\n(Fast Link Pulse) bursts.\n8.4.3.7 Enabling Auto-Negotiation Through Software\nIfAuto-Negotiation isdisabled byMDIO access, and theuser desires torestart Auto-Negotiation, thiscould be\naccomplished bysoftware access. Bit12ofBMCR (register address 0x00) should becleared and then setfor\nAuto-Negotiation operation totake place.\nIfAuto-Negotiation isdisabled bystrap option, Auto-Negotiation cannotbereenabled.\n8.4.3.8 Auto-Negotiation Complete Time\nParallel detection andAuto-Negotiation typically take 2-3seconds tocomplete. Inaddition, Auto-Negotiation with\nnext page exchange takes approximately 2-3seconds tocomplete, depending onthenumber ofnext pages\nexchanged. Refer toClause 28oftheIEEE 802.3 standard forafulldescription oftheindividual timers related to\nAuto-Negotiation\n8.4.3.9 Auto-MDIX Resolution\nThe DP83867 can determine ifastraight orcrossover cable isused toconnect tothelink partner. Itcan\nautomatically re-assign channel Aand Btoestablish link with thelink partner, (and channel Cand Din\n1000BASE-T mode). Auto-MDIX resolution precedes theactual Auto-Negotiation process thatinvolves exchange\nofFLPs toadvertise capabilities. Automatic MDI/MDIX isdescribed inIEEE 802.3 Clause 40,section 40.8.2. Itis\nnotarequired implementation for10BASE-Te and100BASE-TX.\nFor10/100, Auto-MDIX isindependent ofAuto-Negotiation. Auto-MDIX works inboth Auto-Negotiation mode and\nmanual forced speed mode.\n8.4.4 Loopback Mode\nThere areseveral options forLoopback that test and verify various functional blocks within thePHY. Enabling\nloopback mode allows in-circuit testing ofthedigital and analog data paths. Generally, theDP83867 may be\nconfigured toone oftheNear-end loopback modes ortotheFar-end (reverse) loopback. MIILoopback is\nconfigured using theBMCR (register address 0x0000). Allother loopback modes areenabled using theBISCR\n(register address 0x16). Except where otherwise noted, loopback modes are supported forallspeeds\n(10/100/1000) andallMAC interfaces (RGMII andGMII).\nFigure 23.Loopbacks\n42DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedThe availability ofLoopback depends ontheoperational mode ofthePHY. The Link Status inthese loopback\nmodes isalso affected bytheoperational mode. Table 3lists outtheavailability ofLoopback Modes and their\ncorresponding Link Status indication.\nTable 3.Loopback Availability\nLOOPBACK\nMODEMAC INTERFACE1000M 100M 10M\nAVAILABILIT\nYLINK\nSTATUSAVAILABILI\nTYLINK\nSTATUSAVAILABILI\nTYLINK STATUS\nMII GMII/RGMII Yes No Yes No Yes No\nPCS GMII/RGMII Yes No Yes Yes No No\nDigital GMII/RGMII Yes Yes Yes Yes Yes Yes\nAnalog GMII/RGMII Yes Yes Yes Yes Yes Yes\nExternal GMII/RGMII No No Yes Yes Yes Yes\n8.4.4.1 Near-End Loopback\nNear-end loopback provides theability toloop thetransmitted data back tothereceiver through thedigital or\nanalog circuitry. The point atwhich thesignal islooped back isselected using loopback control bitswith several\noptions being provided.\nWhen configuring loopback modes, theLoopback Configuration Register (LOOPCR), address 0x00FE, should be\nsetto0xE720.\nTomaintain thedesired operating mode, Auto-Negotiation should bedisabled before selecting theNear-End\nLoopback mode. This constraint does notapply forexternal-loopback mode.\nAuto-MDIX should bedisabled before selecting theNear-End Loopback mode. MDI orMDIX configuration should\nbemanually configured.\n8.4.4.1.1 MIILoopback\nMIILoopback istheshallowest loop through thePHY. Itisauseful test mode tovalidate communications\nbetween theMAC and thePHY. While inMIILoopback mode thedata islooped back, and can also be\nconfigured through register totransmit onto themedia.\n8.4.4.1.2 PCS Loopback\nPCS Loopback occurs inthePCS layer ofthePHY. Nosignal processing isperformed when using PCS\nLoopback.\n8.4.4.1.3 Digital Loopback\nDigital Loopback includes theentire digital transmit –receive path. Data islooped back prior totheanalog\ncircuitry.\n8.4.4.1.4 Analog Loopback\nAnalog Loopback includes theentire analog transmit-receive path.\n8.4.4.2 External Loopback\nWhen operating in10BASE-Te or100Base-T mode, signals canbelooped back attheRJ-45 connector bywiring\nthetransmit pins tothereceive pins. Due tothenature ofthesignaling in1000Base-T mode, thistype ofexternal\nloopback isnotsupported. Analog loopback provides away toloop data back intheanalog circuitry when\noperating in1000Base-T mode. Forproper operation inAnalog Loopback mode, attach 100-Ωterminations tothe\nRJ45 connector.\n8.4.4.3 Far-End (Reverse) Loopback\nFar-end (Reverse) Loopback isaspecial test mode toallow testing thePHY from thelink-partner side. Inthis\nmode, data that isreceived from thelinkpartner passes through thePHY\'s receiver, islooped back attheMAC\ninterface andistransmitted back tothelinkpartner. While inReverse Loopback mode, alldata signals thatcome\nfrom theMAC areignored. Through register configuration, data canalso betransmitted onto theMAC Interface.\n43DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.4.5 BIST Configuration\nThe device incorporates aninternal PRBS Built-in Self Test (BIST) circuit toaccommodate in-circuit testing or\ndiagnostics. The BIST circuit canbeused totesttheintegrity ofthetransmit and receive data paths. The BIST\ncanbeperformed using both internal loopback (digital oranalog) orexternal loopback using acable fixture. The\nBIST simulates pseudo-random data transfer scenarios informat ofreal packets and Inter-Packet Gap (IPG) on\nthelines.\nThe BIST isimplemented with independent transmit and receive paths, with thetransmit block generating a\ncontinuous stream ofapseudo-random sequence. The device generates a15-bit pseudo-random sequence for\ntheBIST. The received data iscompared tothegenerated pseudo-random data bytheBIST Linear Feedback\nShift Register (LFSR) todetermine theBIST pass orfailstatus. The number oferror bytes that thePRBS\nchecker received isstored intheBICSR2 register (0x0072). The status ofwhether thePRBS checker islocked to\ntheincoming receive bitstream, whether thePRBS haslostsync, andwhether thepacket generator isbusy, can\nberead from theSTS2 register (0x0017h). While thelock and sync indications arerequired toidentify the\nbeginning ofproper data reception, foranylinkfailures ordata corruption, thebest indication isthecontents of\ntheerror counter intheBICSR2 register (0x0072). The number ofreceived bytes arestored inBICSR1 (0x0071).\nThe PRBS testcanbeputinacontinuous mode byusing bit14oftheBISCR register (0x0016h). Incontinuous\nmode, when oneofthePRBS counters reaches themaximum value, thecounter starts counting from zero again.\nPacket transmission can beconfigured forone oftwotypes, 64and 1518 bytes, through register bit13ofthe\nBISCR register (0x0016).\n8.4.6 Cable Diagnostics\nWith thevast deployment ofEthernet devices, theneed forreliable, comprehensive and user-friendly cable\ndiagnostic tool ismore important than ever. The wide variety ofcables, topologies, and connectors deployed\nresults intheneed tonon-intrusively identify and report cable faults. The TIcable-diagnostic unit provides\nextensive information about cable integrity. The DP83867 offers, Time Domain Reflectometry (TDR) capability in\nitsCable Diagnostic tools kit.\n8.4.6.1 TDR\nThe DP83867 uses Time Domain Reflectometry (TDR) todetermine thequality ofthecables, connectors, and\nterminations inaddition toestimating thecable length. Some ofthepossible problems that can bediagnosed\ninclude opens, shorts, cable impedance mismatch, bad connectors, termination mismatches, cross faults, cross\nshorts, andanyother discontinuities along thecable.\nThe DP83867 transmits atestpulse ofknown amplitude (1Vor2.5V)down each ofthetwopairs ofanattached\ncable. The transmitted signal continues down thecable and reflects from each cable imperfection, fault, bad\nconnector, and from theend ofthecable itself. After thepulse transmission, theDP83867 measures thereturn\ntime and amplitude ofallthese reflected pulses. This technique enables measuring thedistance and magnitude\n(impedance) ofnon-terminated cables (open orshort), discontinuities (bad connectors), improperly-terminated\ncables, andcrossed pairs wires with ±1-m accuracy.\nThe DP83867 also uses data averaging toreduce noise and improve accuracy. The DP83867 canrecord upto\nfivereflections within thetested pair. Ifmore than 5reflections arerecorded, theDP83867 saves thefirst 5of\nthem. Ifacross fault isdetected, theTDR saves thefirstlocation ofthecross fault and upto4reflections inthe\ntested channel. The DP83867 TDR canmeasure cables beyond 100minlength.\nForallTDR measurements, thetransformation between time ofarrival and physical distance isdone bythe\nexternal host using minor computations (such asmultiplication, addition, andlookup tables). The host must know\ntheexpected propagation delay ofthecable, which depends, among other things, onthecable category (for\nexample, CAT5, CAT5e, orCAT6).\nTDR measurement isallowed intheDP83867 inthefollowing scenarios:\n•While Link partner isdisconnected –cable isunplugged attheother side\n•Link partner isconnected butremains quiet (forexample, inpower-down mode)\n•TDR could beautomatically activated when thelinkfails orisdropped bysetting bit7ofregister 0x0009\n(CFG1). The results oftheTDR runafter thelinkfails aresaved intheTDR registers.\nSoftware could read these registers atany time toapply post processing ontheTDR results. This mode is\ndesigned forcases when thelinkdropped due tocable disconnections; after linkfailure, forinstance, thelineis\nquiet toallow aproper function oftheTDR.\nValid Data LOW Quality Data / Link Loss\nT1First Link Failure\nOccurrence\nLink DropSignal\nLink Loss\nIndication\n(Link LED)\n44DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.4.6.2 Energy Detect\nThe energy-detector module provides signal-strength indication invarious scenarios. Because itisbased onan\nIIRfilter, thisrobust energy detector hasexcellent reaction time and reliability. The filter output iscompared to\npredefined thresholds todecide thepresence orabsence ofanincoming signal. The energy detector also\nimplements hysteresis toavoid jittering insignal-detect indication. Additionally, ithas fully-programmable\nthresholds andlistening-time periods, enabling shortening ofthereaction time ifrequired.\n8.4.6.3 Fast Link Drop (FLD)\nThe DP83867 includes advanced link-drop capabilities that support various real-time applications. The linkdrop\nmechanism isconfigurable andincludes enhanced modes thatallow extremely fastreaction times tolinkdrops.\nFigure 24.Fast Link Drop Mechanism\nAsdescribed inFigure 24,thelinkloss mechanism isbased onatime window search period inwhich thesignal\nbehavior ismonitored. The T1window issetbydefault toreduce typical linkdrops toless than 1msin100=M\nand0.5msin1000-M mode.\nThe DP83867 supports enhanced modes thatshorten thewindow called Fast Link Drop mode. Inthismode, the\nT1window isshortened significantly, inmost cases less than 10μs.Inthisperiod oftime, there areseveral\ncriteria allowed togenerate linkloss event anddrop thelink:\n1.Loss ofdescrambler sync\n2.Receive errors\n3.MLT3 errors\n4.Mean Squared Error (MSE)\n5.Energy loss\nThe Fast Link Drop functionality allows theuseofeach ofthese options separately orinanycombination. Note\nthat because thismode enables extremely quick reaction time, itismore exposed totemporary bad linkquality\nscenarios.\nNOTE\nWhen Fast Link Drop functionality isenabled onboth theDUT and LP(link partner) and\nLink Drop isdetected, itisessential todisable FLD using bit14oftheFLD_CFG register\n(address 0x002D) forthelinktore-establish. Once thelinkisupFLD can beenabled\nagain using thesame bit(FLD_CFG bit[14]).\nAsmentioned above there arefivemodes thePHY\'s FLD source canbeconfigured toevaluate. These modes\ncanbeconfigured viaFLD_CFG register (address 0x002D) bits[4:0]. Inaddition toregister configuration, the64-\npinPAP package variant canalso enable Fast Link Drop inEnergy Loss mode viapinstrapping. The pinstrap\nsets register FLD_CFG (address 0x002D) bit[0] tohigh. When pinstrapping isused register FLD_THR_CFG\n(address 0x002E) issetto0x0222, thisregister must bere-configured to0x0221.\n45DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.4.6.4 Fast Link Detect\nSeveral advanced modes areavailable forfast linkestablishment. Unlike theAuto-Negotiation and Auto-MDIX\nmechanisms defined bytheIEEE 802.3 specification, these modes arespecific totheDP83867. Take care when\nimplementing these modes. Forbest operation, TIrecommends implementing these modes with aDP83867 on\nboth ends ofthelink.\nThese advanced linkandcrossover modes depend onthespeed selected forthelink. Some modes areintended\nforusein1000Base-T operation. Others areintended forusein100Base-TX operation.\nFast Link Detect functionality canbeconfigured using theConfiguration Register 3(CFG3), address 0x001E.\n8.4.6.5 Speed Optimization\nSpeed optimization, also known aslinkdownshift, enables fallback to100-M operation after multiple consecutive\nfailed attempts atGigabit linkestablishment. Such acase could occur ifcabling with only four wires (two twisted\npairs) were connected instead ofthestandard cabling with eight wires (four twisted pairs).\nThe number offailed linkattempts before falling back to100-M operation isconfigurable. Bydefault, four failed\nlinkattempts arerequired before falling back to100M.\nInenhanced mode, fallback to100 Mcanoccur after one failed linkattempt ifenergy isnotdetected ontheC\nand Dchannels. Speed optimization also supports fallback to10Miflinkestablishment fails inGigabit and in\n100-M mode.\nSpeed optimization canbeenabled viastrap orthrough register configuration.\n8.4.6.6 Mirror Mode\nInsome multiport applications, RJ-45 ports may bemirrored relative toone another. This mirroring canrequire\ncrossing board traces. The DP83867 can resolve thisissue byimplementing mirroring oftheports inside the\ndevice.\nIn10/100 operation, themapping oftheport mirroring is:\nMDIMODE MIRROR PORT CONFIGURATION\nMDI A→D\nB→C\nMDIX A→D\nB→C\nInGigabit operation, themapping oftheport mirroring is:\nMDIMODE MIRROR PORT CONFIGURATION\nMDI orMDIX A→D\nB→C\nC→B\nD→A\nMirror mode canbeenabled through strap orthrough register configuration using thePort Mirror Enable bitinthe\nCFG4 register (address 0x0031). InMirror mode, thepolarity ofthesignals isalso reversed.\n8.4.6.7 Interrupt\nThe DP83867 can beconfigured togenerate aninterrupt when changes ofinternal status occur. The interrupt\nallows aMAC toactupon thestatus inthePHY without polling thePHY registers. The interrupt source canbe\nselected through theinterrupt registers, MICR (register address 0x0012) andISR(register address 0x0013).\n46DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.4.6.8 IEEE 802.3 Test Modes\nIEEE 802.3 specification for1000BASE-T requires that thePHY layer beable togenerate certain well defined\ntestpatterns onTXoutputs. Clause 40section 40.6.1.1.2 Test Modes describes these tests indetail. There are\nfour test modes aswell asthenormal operation mode. These modes can beselected bywriting totheCFG1\nregister (address 0x0009).\nSee IEEE 802.3 section 40.6.1.1.2 Test modes formore information onthenature ofthetest modes. The\nDP83867 provides atestclock synchronous totheIEEE testpatterns. The testpatterns areoutput ontheMDI\npins ofthedevice andthetransmit clock isoutput ontheCLK_OUT pin.\nFor more information about configuring theDP83867 forIEEE 802.3 compliance testing, see theHow to\nConfigure DP838XX forEthernet Compliance Testing application report (SNLS239).\nRhi\nRlo9k\r\x03\n±25%VDDIO\nV STRAPDP83867\n47DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.5 Programming\n8.5.1 Strap Configuration\nThe DP83867 uses many ofthefunctional pins asstrap options toplace thedevice into specific modes of\noperation. The values ofthese pins aresampled atpower uporhard reset. During software resets, thestrap\noptions are internally reloaded from thevalues sampled atpower uporhard reset. The strap option pin\nassignments aredefined below. The functional pinname isindicated inparentheses.\nThe strap pins supported are4-level straps, which aredescribed ingreater detail below.\nNOTE\nBecause strap pins may have alternate functions after reset isdeasserted, they should not\nbeconnected directly toVDD orGND.\nConfiguration ofthedevice may bedone through the4-level strap pins orthrough themanagement register\ninterface. Apullup resistor and apulldown resistor ofsuggested values may beused tosetthevoltage ratio of\nthe4-level strap pininput andthesupply toselect oneofthepossible selected modes.\nThe MAC interface pins must support I/Ovoltages of3.3V,2.5V,and 1.8V.Asthestrap inputs are\nimplemented onthese pins, thestraps must also support operation at3.3-V, 2.5-V, and1.8-V supplies.\nFormore information about configuring 4-level straps, seetheConfiguring Ethernet Devices with 4-Level Straps\napplication report (SNLA258).\nFigure 25.Strap Circuit\nTable 4.4-Level Strap Resistor Ratios\nMODETARGET VOLTAGE\nIDEAL Rhi(kΩ) IDEAL Rlo(kΩ)\nVmin (V) Vtyp (V) Vmax (V)\n1 0 0 0.098 ×VDDIO OPEN OPEN\n2 0.140 ×VDDIO 0.165 ×VDDIO 0.191 ×VDDIO 10 2.49\n3 0.225 ×VDDIO 0.255 ×VDDIO 0.284 ×VDDIO 5.76 2.49\n4 0.694 ×VDDIO 0.783 ×VDDIO 0.888 ×VDDIO 2.49 OPEN\nAllstraps have a9kΩ±25% internal pulldown resistor. The voltage atstrap pins should bebetween theVmin\nand Vmax mentioned intheTarget Voltage column inTable 4.Strap resistors with 1% tolerance are\nrecommended.\n48DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated(1) Strap modes 1and2arenotapplicable forRX_DV/RX_CTRL. The RX_DV/RX_CTRL strap must beconfigured forstrap mode 3or\nstrap mode 4.IftheRX_CTRL pincannot bestrapped tomode 3ormode 4,bit[7] ofConfiguration Register 4(address 0x0031) must be\ncleared to0.Autoneg Disable should always besetto0when using gigabit Ethernet.\n(2) Strap modes 3and4arenotapplicable forCRS. The CRS strap must beconfigured forstrap mode 1orstrap mode 2.The following tables describes theDP83867 configuration straps:\nTable 5.4-Level Strap Pins\nPINNAME 64HTQFP PIN# 48QFN PIN# DEFAULT STRAP FUNCTION\nRX_D0 44 33 [00] MODE PHY_ADD1 PHY_ADD0\n1 0 0\n2 0 1\n3 1 0\n4 1 1\nRX_D2 46 35 [00] MODE PHY_ADD3 PHY_ADD2\n1 0 0\n2 0 1\n3 1 0\n4 1 1\nRX_D4 48 [00] MODE ANEG_SEL1 PHY_ADD4\n1 0 0\n2 0 1\n3 1 0\n4 1 1\nRX_D5 49 [00] MODE Force MDI/XHalf-Duplex\nEnable (FD/HD)\n1 0 0\n2 0 1\n3 1 0\n4 1 1\nRX_D6 50 [00] MODE RGMII Disable AMDIX Disable\n1 0 0\n2 0 1\n3 1 0\n4 1 1\nRX_D7 51 [00] MODESpeed\nOptimization\nEnableClock OutDisable\n1 0 0\n2 0 1\n3 1 0\n4 1 1\nRX_DV/RX_CTRL\n(1) 53 38 [0] MODE Autoneg Disable\n1 N/A\n(Straps Required) 2 N/A\n3 0\n4 1\nCRS(2)56 [0] MODEFast Link Drop\n(FLD)\n1 0\n2 1\n3 N/A\n49DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTable 5.4-Level Strap Pins (continued)\nPINNAME 64HTQFP PIN# 48QFN PIN# DEFAULT STRAP FUNCTION\n4 N/A\n50DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTable 5.4-Level Strap Pins (continued)\nPINNAME 64HTQFP PIN# 48QFN PIN# DEFAULT STRAP FUNCTION\n(3) RGMII TXandRXDLL Skew straps areonly available onRGZ devices.\n(4) Strap modes 2and4arenotapplicable forLED_0. The LED_0 strap must beconfigured forstrap mode 1orstrap mode 3.LED_2(3)45 [00] MODERGMII Clock\nSkew TX[1]RGMII Clock\nSkew TX[0]\n1 0 0\n2 0 1\n3 1 0\n4 1 1\nLED_1 (RGZ) 46 [00] MODE ANEG_SELRGMII Clock\nSkew TX[2]\n1 0 0\n2 0 1\n3 1 0\n4 1 1\nLED_1 (PAP) 62 [0] MODE ANEG_SEL0\n1 0\n2 0\n3 1\n4 1\nLED_0(4)63 47 [0] MODE Mirror Enable\n1 0\n2 N/A\n3 1\n4 N/A\nGPIO_0(3)39 [00] MODERGMII Clock\nSkew RX[0]\n1 0\n2 NotApplicable\n3 1\n4 NotApplicable\nGPIO_1 40 [00] MODERGMII Clock\nSkew RX[2]RGMII Clock\nSkew RX[1]\n1 0 0\n2 0 1\n3 1 0\n4 1 1\n51DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTable 6.PAP Auto-negotiation Select Strap Details\nMODE ANEG_SEL0 ANEG_SEL1 REMARKS\n10/100/1000 0 0 advertise ability of10/100/1000\n100/1000 1 0 advertise ability of100/1000 only\n1000 0 1 advertise ability of1000 only\n10/100 1 1 advertise ability of10/100 only\nTable 7.RGZ Auto-negotiation Select Strap Details\nMODE ANEG_SEL REMARKS\n10/100/1000 0 advertise ability of10/100/1000\n100/1000 1 advertise ability of100/1000 only\nTable 8.RGZ RGMII Transmit Clock Skew Details\nMODERGMII CLOCK SKEW\nTX[2]RGMII CLOCK SKEW\nTX[1]RGMII CLOCK SKEW\nTX[0]RGMII TXCLOCK SKEW\n1 0 0 0 2.0ns\n2 0 0 1 1.5ns\n3 0 1 0 1.0ns\n4 0 1 1 0.5ns\n5 1 0 0 0ns\n6 1 0 1 3.5ns\n7 1 1 0 3.0ns\n8 1 1 1 2.5ns\nTable 9.RGZ RGMII Receive Clock Skew Details\nMODERGMII CLOCK SKEW\nRX[2]RGMII CLOCK SKEW\nRX[1]RGMII CLOCK SKEW\nRX[0]RGMII RXCLOCK SKEW\n1 0 0 0 2.0ns\n2 0 0 1 1.5ns\n3 0 1 0 1.0ns\n4 0 1 1 0.5ns\n5 1 0 0 0ns\n6 1 0 1 3.5ns\n7 1 1 0 3.0ns\n8 1 1 1 2.5ns\n8.5.2 LED Configuration\nThe DP83867 supports four configurable Light Emitting Diode (LED) pins: LED_0, LED_1, LED_2, and\nRXD7/GPIO. Several functions can bemultiplexed onto theLEDs fordifferent modes ofoperation. The LED\noperation mode canbeselected using theLEDCR1 register (address 0x0018).\nBecause theLED output pins arealso used asstraps, theexternal components required forstrapping and LED\nusage must beconsidered toavoid contention. Specifically, when theLED outputs areused todrive LEDs\ndirectly, theactive state ofeach output driver isdependent onthelogic level sampled bythecorresponding AN\ninput upon power uporreset.\nIfagiven strap input isresistively pulled lowthen thecorresponding output isconfigured asanactive high driver.\nInthecontext ofthe4-level straps, this occurs formodes 1,2,and 3.Conversely, ifagiven strap input is\nresistively pulled high, then thecorresponding output isconfigured asanactive lowdriver. Inthecontext ofthe4-\nlevel straps, thisoccurs only formode 4.\n10 N\x9f\x03200 \x9f\x03\nGND\nLED\n_2\nMode 22.5V or 3.3V\n2.49 N\x9f\x03\nGND1.8V\nVDD\n2.49 N\x9f\x03\n470\x9f\x03 470\x9f\x03\nGND\nLED\n_0LED\n_1\nMode 4 Mode 1\n52DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedRefer toFigure 26foranexample ofstrap connections toexternal components. Inthisexample, thestrapping\nresults inMode 1forLED_0 andMode 4forLED_1.\nThe adaptive nature oftheLED outputs helps tosimplify potential implementation issues ofthese dual purpose\npins.\nFigure 26.Example Strap Connections\n8.5.3 LED Operation From 1.8-V I/OVDD Supply\nOperation ofLEDs from a1.8-V supply results indim LED lighting. Forbest results, therecommendation isto\noperate from ahigher supply (2.5 Vor3.3V).Refer toFigure 27forapossible implementation ofthis\nfunctionality.\nFigure 27.LED Operation From 1.8-V I/OVDD Supply\n      10 N\x9f\x03\n         2.49 N\x9f\x03VDDIO\nRX_D0\n        5.76 N\x9f\x03\n        2.49 N\x9fVDDIO\nRX_D2\n         2.49 N\x9f\x03RX_D4\n53DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.5.4 PHY Address Configuration\nThe DP83867IRPAP can beset torespond toany of32possible PHY addresses via strap pins.\nDP83867IRRGZ/CRRGZ support 16addresses. The information islatched intothedevice atadevice power up\norhardware reset. Each DP83867 orport sharing anMDIO bus inasystem must have aunique physical\naddress. The DP83867IRPAP supports PHY address strapping values 0(<00000 >)through 31(<11111 >).\nDP83867IRRGZ/CRRGZ support PHY addresses from 0(<0000 >)to16(<1111 >).\nForfurther detail relating tothelatch-in timing requirements ofthePHY Address pins, aswell astheother\nhardware configuration pins, refer toReset Operation .\nBased onthedefault strap configuration ofPHY_ADD[4:0], theDP83867 PHY address willinitialize to0x00\nwithout anyexternal strap configuration.\nRefer toFigure 28foranexample ofaPHY address connection toexternal components. Inthisexample, the\npins areconfigured asfollows: RX_D4 =Strap Mode 4,RX_D2 =Strap Mode 3,and RX_D0 =Strap Mode 2.\nTherefore, thePHY address strapping results inaddress 11001 (19h).\nFigure 28.IRPAP PHY Address Strapping Example\nRefer toFigure 29foranexample ofaPHY address connection toexternal components. Inthisexample, the\npins areconfigured asfollows: RX_D2 =Strap Mode 3andRX_D0 =Strap Mode 2.Therefore, thePHY address\nstrapping results inaddress 1001 (09h).\n      10 N\x9f\x03\n         2.49 N\x9f\x03VDDIO\nRX_D0\n        5.76 N\x9f\x03\n        2.49 N\x9fVDDIO\nRX_D2\n54DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedFigure 29.RGZ PHY Address Strapping Example\n8.5.5 Reset Operation\nThe DP83867 includes aninternal power-on-reset (POR) function and therefore does notneed tobeexplicitly\nreset fornormal operation after power up.Ifrequired during normal operation, thedevice can bereset bya\nhardware orsoftware reset.\n8.5.5.1 Hardware Reset\nAhardware reset isaccomplished byapplying alowpulse, with aduration ofatleast 1μs,totheRESET_N pin.\nThis resets thedevice such that allregisters arereinitialized todefault values and thehardware configuration\nvalues arere-latched intothedevice (similar tothepower uporreset operation).\n8.5.5.2 IEEE Software Reset\nAnIEEE registers software reset isaccomplished bysetting thereset bit(bit15)oftheBMCR register (address\n0x0000). This bitresets theIEEE-defined standard registers.\n8.5.5.3 Global Software Reset\nAglobal software reset isaccomplished bysetting bit15ofregister CTRL (address 0x001F) to1.This bitresets\nalltheinternal circuits inthePHY including IEEE-defined registers and alltheextended registers. The global\nsoftware reset resets thedevice such thatallregisters arereset todefault values andthehardware configuration\nvalues aremaintained.\n8.5.5.4 Global Software Restart\nAglobal software restart isaccomplished bysetting bit14ofregister CTRL (0x001F) to1.This action resets all\nthePHY circuits except theregisters intheRegister File.\n8.5.6 Power-Saving Modes\nDP83867 supports 4power saving modes. The details areprovided below.\n55DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.5.6.1 IEEE Power Down\nThe PHY ispowered down butaccess tothePHY through MDIO-MDC pins isretained. This mode can be\nactivated byasserting external PWDN pinorbysetting bit11ofBMCR (Register 0x00).\nThe PHY can betaken outofthismode byapower cycle, software reset, orbyclearing thebit11inBMCR\nregister. However, theexternal PWDN pinshould bedeasserted. IfthePWDN piniskept asserted then thePHY\nremains inpower down.\n8.5.6.2 Deep Power-Down Mode\nThis same asIEEE power down buttheXIpad isalso turned off.This mode canbeactivated byasserting the\nexternal PWDN pinorbysetting bit11ofBMCR (Register 0x00). Before activating thismode, itisrequired toset\nbit7forPHYCR (Register 0x10).\nThe PHY can betaken outofthismode byapower cycle, software reset orbyclearing thebit11inBMCR\nregister. However, theexternal PWDN pinshould bede-asserted. IfthePWDN piniskept asserted then thePHY\nremains inpower down.\n8.5.6.3 Active Sleep\nInthismode, allthedigital and analog blocks arepowered down. The PHY isautomatically powered upwhen a\nlinkpartner isdetected. This mode isuseful forsaving power when thelinkpartner isdown orinactive, butPHY\ncannot bepowered down. InActive Sleep mode, thePHY stillroutinely sends NLP tothelinkpartner. This mode\ncanbeactive bywriting binary 10tobits[9:8] forPHYCR (Register 0x10).\n8.5.6.4 Passive Sleep\nThis isjustlikeActive sleep except thePHY does notsend NLP. This mode canbeactivated bywriting binary 11\ntobits[9:8] PHYCR (Register 0x10).\n56DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6 Register Maps\nIntheregister definitions under the‘Default ’heading, thefollowing definitions hold true:\nRW Read Write access\nSC Register sets onevent occurrence andSelf-Clears when event ends\nRW/SC ReadWrite access/Self Clearing bit\nRO Read Only access\nCOR COR =Clear OnRead\nRO/COR Read Only, Clear OnRead\nRO/P Read Only, Permanently settoadefault value\nLL Latched Low andheld until read, based upon theoccurrence ofthecorresponding event\nLH Latched High andheld until read, based upon theoccurrence ofthecorresponding event\nStrap Default value loaded from bootstrap pinafter reset\n8.6.1 Basic Mode Control Register (BMCR)\nTable 10.Basic Mode Control Register (BMCR), Address 0x0000\nBIT BITNAME DEFAULT DESCRIPTION\n15 RESET 0,RW/SC Reset:\n1=Initiate software Reset /Reset inProcess.\n0=Normal operation.\nThis bit,which isself-clearing, returns avalue ofoneuntil thereset\nprocess iscomplete. The configuration isrestrapped.\n14 LOOPBACK 0,RW Loopback:\n1=Loopback enabled.\n0=Normal operation.\nThe loopback function enables MIItransmit data toberouted tothe\nMIIreceive data path.\nSetting thisbitmay cause thedescrambler tolose synchronization\nandproduce a500-µsdead time before anyvalid data willappear at\ntheMIIreceive outputs.\n13 SPEED SELECTION LSB 0,RW Speed Select (Bits 6,13):\nWhen auto-negotiation isdisabled writing tothisbitallows theport\nspeed tobeselected.\n11=Reserved\n10=1000 Mbps\n1=100Mbps\n0=10Mbps\n12 AUTO-NEGOTIATION ENABLE Strap, RW Auto-Negotiation Enable:\nStrap controls initial value atreset.\n1=Auto-Negotiation Enabled -bits8and13ofthisregister are\nignored when thisbitisset.\n0=Auto-Negotiation Disabled -bits8and13determine theport\nspeed andduplex mode.\n11 POWER DOWN 0,RW Power Down:\n1=Power down.\n0=Normal operation.\nSetting thisbitpowers down thePHY. Only theregister block is\nenabled during apower down condition. This bitisORd with the\ninput from thePWRDOWN_INT pin.When theactive low\nPWRDOWN_INT pinisasserted, thisbitwillbeset.\n57DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedRegister Maps (continued)\nTable 10.Basic Mode Control Register (BMCR), Address 0x0000 (continued)\nBIT BITNAME DEFAULT DESCRIPTION\n10 ISOLATE 0,RW Isolate:\n1=Isolates thePort from theMIIwith theexception oftheserial\nmanagement.\n0=Normal operation.\n9 RESTART AUTO-NEGOTIATION 0,RW/SC Restart Auto-Negotiation:\n1=Restart Auto-Negotiation. Reinitiates theAuto-Negotiation\nprocess. IfAuto-Negotiation isdisabled (bit12=0),thisbitis\nignored. This bitisself-clearing andwillreturn avalue of1until\nAuto-Negotiation isinitiated, whereupon itwillself-clear. Operation of\ntheAuto-Negotiation process isnotaffected bythemanagement\nentity clearing thisbit.\n0=Normal operation.\n8 DUPLEX MODE Strap, RW Duplex Mode:\nWhen auto-negotiation isdisabled writing tothisbitallows theport\nDuplex capability tobeselected.\n1=FullDuplex operation.\n0=Half Duplex operation.\n7 COLLISION TEST 0,RW Collision Test:\n1=Collision testenabled.\n0=Normal operation.\nWhen set,thisbitwillcause theCOL signal tobeasserted in\nresponse totheassertion ofTX_EN within 512-bit times. The COL\nsignal willbedeasserted within 4-bit times inresponse tothe\ndeassertion ofTX_EN.\n6 SPEED SELECTION MSB 1,RW Speed Select: See description forbit13.\n5:0 RESERVED 00000, RO RESERVED: Write ignored, read as0.\n58DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.2 Basic Mode Status Register (BMSR)\nTable 11.Basic Mode Status Register (BMSR), Address 0x0001\nBIT BITNAME DEFAULT DESCRIPTION\n15 100BASE-T4 0,RO/P 100BASE-T4 Capable:\n0=Device notable toperform 100BASE-T4 mode.\n14 100BASE-TX FULL DUPLEX 1,RO/P 100BASE-TX FullDuplex Capable:\n1=Device able toperform 100BASE-TX infullduplex mode.\n13 100BASE-TX HALF DUPLEX 1,RO/P 100BASE-TX Half Duplex Capable:\n1=Device able toperform 100BASE-TX inhalfduplex mode.\n12 10BASE-Te FULL DUPLEX 1,RO/P 10BASE-Te FullDuplex Capable:\n1=Device able toperform 10BASE-Te infullduplex mode.\n11 10BASE-Te HALF DUPLEX 1,RO/P 10BASE-Te Half Duplex Capable:\n1=Device able toperform 10BASE-Te inhalfduplex mode.\n10 100BASE-T2 FULL DUPLEX 0,RO/P 100BASE-T2 FullDuplex Capable:\n0=Device notable toperform 100BASE-T2 infullduplex mode.\n9 100BASE-T2 HALF DUPLEX 0,RO/P 100BASE-T2 Half Duplex Capable:\n0=Device notable toperform 100BASE-T2 inhalfduplex mode.\n8 EXTENDED STATUS 1,RO/P 1000BASE-T Extended Status Register:\n1=Device supports Extended Status Register 0x0F.\n7 RESERVED 0,RO RESERVED: Write as0,read as0.\n6 MFPREAMBLE SUPPRESSION 1,RO/P Preamble Suppression Capable:\n1=Device able toperform management transaction with preamble\nsuppressed, 32-bits ofpreamble needed only once after reset,\ninvalid opcode orinvalid turnaround.\n0=Normal management operation.\n5 AUTO-NEGOTIATION\nCOMPLETE0,RO Auto-Negotiation Complete:\n1=Auto-Negotiation process complete.\n0=Auto-Negotiation process notcomplete.\n4 REMOTE FAULT 0,RO/LH Remote Fault:\n1=Remote Fault condition detected (cleared onread orbyreset).\nFault criteria: Far-End Fault Indication ornotification from Link\nPartner ofRemote Fault.\n0=Noremote fault condition detected.\n3 AUTO-NEGOTIATION ABILITY 1,RO/P Auto Negotiation Ability:\n1=Device isable toperform Auto-Negotiation.\n0=Device isnotable toperform Auto-Negotiation.\n2 LINK STATUS 0,RO/LL Link Status:\n1=Valid linkestablished.\n0=Link notestablished.\nThe criteria forlinkvalidity isimplementation specific. The\noccurrence ofalinkfailure condition willcauses theLink Status bit\ntoclear. Once cleared, thisbitmay only besetbyestablishing a\ngood linkcondition andaread through themanagement interface.\n59DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTable 11.Basic Mode Status Register (BMSR), Address 0x0001 (continued)\nBIT BITNAME DEFAULT DESCRIPTION\n1 JABBER DETECT 0,RO/LH Jabber Detect: This bitonly hasmeaning in10-Mbps mode.\n1=Jabber condition detected.\n0=NoJabber.\nThis bitisimplemented with alatching function, such thatthe\noccurrence ofajabber condition causes ittosetuntil itiscleared by\naread tothisregister bythemanagement interface orbyareset.\n0 EXTENDED CAPABILITY 1,RO/P Extended Capability:\n1=Extended register capabilities.\n0=Basic register setcapabilities only.\n8.6.3 PHY Identifier Register #1(PHYIDR1)\nThe PHY Identifier Registers #1and#2together form aunique identifier fortheDP83867. The Identifier consists\nofaconcatenation oftheOrganizationally Unique Identifier (OUI), thevendor\'s model number and themodel\nrevision number. APHY may return avalue ofzero ineach ofthe32bitsofthePHY Identifier ifdesired. The\nPHY Identifier isintended tosupport network management. Texas Instruments\' IEEE assigned OUI is080028h.\nTable 12.PHY Identifier Register #1(PHYIDR1), Address 0x0002\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 OUI_MSB 0010 0000 0000\n0000, RO/POUI Most Significant Bits: Bits3to18oftheOUI (080028h,) are\nstored inbits15to0ofthisregister. The most significant twobitsof\ntheOUI areignored (the IEEE standard refers tothese asbits1and\n2).\n8.6.4 PHY Identifier Register #2(PHYIDR2)\nTable 13.PHY Identifier Register #2(PHYIDR2), Address 0x0003\nBIT BITNAME DEFAULT DESCRIPTION\n15:10 OUI_LSB 1010 00,RO/P OUI Least Significant Bits:\nBits19to24oftheOUI (080028h) aremapped from bits15to10of\nthisregister respectively.\n9:4 VNDR_MDL 100011, RO/P Vendor Model Number:\nThe sixbitsofvendor model number aremapped from bits9to4\n(most significant bittobit9).\n3:0 MDL_REV 0001, RO/P Model Revision Number:\nFour bitsofthevendor model revision number aremapped from bits\n3to0(most significant bittobit3).This field willbeincremented for\nallmajor device changes.\n60DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.5 Auto-Negotiation Advertisement Register (ANAR)\nThis register contains theadvertised abilities ofthisdevice asthey willbetransmitted toitslinkpartner during\nAuto-Negotiation. Any writes tothisregister prior tocompletion ofAuto-Negotiation (asindicated intheBasic\nMode Status Register (address 01h) Auto-Negotiation Complete bit,BMSR[5]) should befollowed bya\nrenegotiation. This willensure thatthenew values areproperly used intheAuto-Negotiation.\nTable 14.Auto-Negotiation Advertisement Register (ANAR), Address 0x0004\nBIT BITNAME DEFAULT DESCRIPTION\n15 NP 0,RW Next Page Indication:\n0=Next Page Transfer notdesired.\n1=Next Page Transfer desired.\n14 RESERVED 0,RO/P RESERVED byIEEE: Writes ignored, Read as0.\n13 RF 0,RW Remote Fault:\n1=Advertises thatthisdevice hasdetected aRemote Fault.\n0=NoRemote Fault detected.\n12 RESERVED 0,RW RESERVED forFuture IEEE use: Write as0,Read as0\n11 ASM_DIR 0,RW Asymmetric PAUSE Support forFullDuplex Links:\nThe ASM_DIR bitindicates thatasymmetric PAUSE issupported.\nEncoding andresolution ofPAUSE bitsisdefined inIEEE 802.3\nAnnex 28B, Tables 28B-2 and28B-3, respectively. Pause resolution\nstatus isreported inPHYCR[13:12].\n1=Advertise thattheDTE (MAC) hasimplemented both the\noptional MAC control sublayer andthepause function asspecified\ninclause 31andannex 31B of802.3u.\n0=NoMAC based fullduplex flow control.\n10 PAUSE 0,RW PAUSE Support forFullDuplex Links:\nThe PAUSE bitindicates thatthedevice iscapable ofproviding the\nsymmetric PAUSE functions asdefined inAnnex 31B.\nEncoding andresolution ofPAUSE bitsisdefined inIEEE 802.3\nAnnex 28B, Tables 28B-2 and28B-3, respectively. Pause resolution\nstatus isreported inPHYCR[13:12].\n1=Advertise thattheDTE (MAC) hasimplemented both the\noptional MAC control sublayer andthepause function asspecified\ninclause 31andannex 31B of802.3u.\n0=NoMAC based fullduplex flow control.\n9 T4 0,RO/P 100BASE-T4 Support:\n1=100BASE-T4 issupported bythelocal device.\n0=100BASE-T4 notsupported.\n8 TX_FD Strap, RW 100BASE-TX FullDuplex Support:\n1=100BASE-TX FullDuplex issupported bythelocal device.\n0=100BASE-TX FullDuplex notsupported.\n7 TX Strap, RW 100BASE-TX Support:\n1=100BASE-TX issupported bythelocal device.\n0=100BASE-TX notsupported.\n6 10_FD Strap, RW 10BASE-Te FullDuplex Support:\n1=10BASE-Te FullDuplex issupported bythelocal device.\n0=10BASE-Te FullDuplex notsupported.\n61DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTable 14.Auto-Negotiation Advertisement Register (ANAR), Address 0x0004 (continued)\nBIT BITNAME DEFAULT DESCRIPTION\n5 10BASETe_EN Strap, RW 10BASE-Te Support:\n1=10BASE-Te issupported bythelocal device.\n0=10BASE-Te notsupported.\n4:0 SELECTOR 00001, RW Protocol Selection Bits:\nThese bitscontain thebinary encoded protocol selector supported\nbythisport. <00001 >indicates thatthisdevice supports IEEE\n802.3u.\n62DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.6 Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page)\nThis register contains theadvertised abilities oftheLink Partner asreceived during Auto-Negotiation. The\ncontent changes after thesuccessful Auto-Negotiation ifNext pages aresupported.\nTable 15.Auto-Negotiation Link Partner Ability Register (ANLPAR), Address 0x0005\nBIT BITNAME DEFAULT DESCRIPTION\n15 NP 0,RO Next Page Indication:\n0=Link Partner does notdesire Next Page Transfer.\n1=Link Partner desires Next Page Transfer.\n14 ACK 0,RO Acknowledge:\n1=Link Partner acknowledges reception oftheability data word.\n0=Notacknowledged.\nThe Auto-Negotiation state machine willautomatically control thisbit\nbased ontheincoming FLP bursts.\n13 RF 0,RO Remote Fault:\n1=Remote Fault indicated byLink Partner.\n0=NoRemote Fault indicated byLink Partner.\n12 RESERVED 0,RO RESERVED forFuture IEEE use: Write as0,read as0.\n11 ASM_DIR 0,RO ASYMMETRIC PAUSE:\n1=Asymmetric pause issupported bytheLink Partner.\n0=Asymmetric pause isnotsupported bytheLink Partner.\n10 PAUSE 0,RO PAUSE:\n1=Pause function issupported bytheLink Partner.\n0=Pause function isnotsupported bytheLink Partner.\n9 T4 0,RO 100BASE-T4 Support:\n1=100BASE-T4 issupported bytheLink Partner.\n0=100BASE-T4 notsupported bytheLink Partner.\n8 TX_FD 0,RO 100BASE-TX FullDuplex Support:\n1=100BASE-TX FullDuplex issupported bytheLink Partner.\n0=100BASE-TX FullDuplex notsupported bytheLink Partner.\n7 TX 0,RO 100BASE-TX Support:\n1=100BASE-TX issupported bytheLink Partner.\n0=100BASE-TX notsupported bytheLink Partner.\n6 10_FD 0,RO 10BASE-Te FullDuplex Support:\n1=10BASE-Te FullDuplex issupported bytheLink Partner.\n0=10BASE-Te FullDuplex notsupported bytheLink Partner.\n5 10 0,RO 10BASE-Te Support:\n1=10BASE-Te issupported bytheLink Partner.\n0=10BASE-Te notsupported bytheLink Partner.\n4:0 SELECTOR 00000, RO Protocol Selection Bits:\nLink Partner\'s binary encoded protocol selector.\n63DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.7 Auto-Negotiate Expansion Register (ANER)\nThis register contains additional Local Device andLink Partner status information.\nTable 16.Auto-Negotiate Expansion Register (ANER), Address 0x0006\nBIT BITNAME DEFAULT DESCRIPTION\n15:7 RESERVED 0,RO RESERVED: Writes ignored, Read as0.\n6 RX_NEXT_PAGE_LOC_ABLE 1,RO Receive Next Page Location Able:\n1=Received Next Page storage location isspecified bybit6.5.\n0=Received Next Page storage location isnotspecified bybit6.5.\n5 RX_NEXT_PAGE_STOR_LOC 1,RO Receive Next Page Storage Location:\n1=Link Partner Next Pages arestored inregister 8.\n0=Link Partner Next Pages arestored inregister 5.\n4 PDF 0,RO Parallel Detection Fault:\n1=Afault hasbeen detected viatheParallel Detection function.\n0=Afault hasnotbeen detected.\n3 LP_NP_ABLE 0,RO Link Partner Next Page Able:\n1=Link Partner does support Next Page.\n0=Link Partner does notsupport Next Page.\n2 NP_ABLE 1,RO/P Next Page Able:\n1=Indicates local device isable tosend additional Next Pages.\n1 PAGE_RX 0,RO/COR Link Code Word Page Received:\n1=Link Code Word hasbeen received, cleared onaread.\n0=Link Code Word hasnotbeen received.\n0 LP_AN_ABLE 0,RO Link Partner Auto-Negotiation Able:\n1=Indicates thattheLink Partner supports Auto-Negotiation.\n0=Indicates thattheLink Partner does notsupport Auto-\nNegotiation.\n64DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.8 Auto-Negotiation Next Page Transmit Register (ANNPTR)\nThis register contains thenext page information sent bythisdevice toitsLink Partner during Auto-Negotiation.\nTable 17.Auto-Negotiation Next Page Transmit Register (ANNPTR), Address 0x0007\nBIT BITNAME DEFAULT DESCRIPTION\n15 NP 0,RW Next Page Indication:\n0=Noother Next Page Transfer desired.\n1=Another Next Page desired.\n14 ACK 0,RO Acknowledge:\n1=Acknowledge reception oflinkcode word\n0=Donotacknowledge oflinkcode word.\n13 MP 1,RW Message Page:\n1=Current page isaMessage Page.\n0=Current page isanUnformatted Page.\n12 ACK2 0,RW Acknowledge2:\n1=Willcomply with message.\n0=Cannot comply with message.\nAcknowledge2 isused bythenext page function toindicate that\nLocal Device hastheability tocomply with themessage received.\n11 TOG_TX 0,RO Toggle:\n1=Value oftoggle bitinpreviously transmitted Link Code Word\nwas 0.\n0=Value oftoggle bitinpreviously transmitted Link Code Word\nwas 1.\nToggle isused bytheArbitration function within Auto-Negotiation to\nensure synchronization with theLink Partner during Next Page\nexchange. This bitshall always take theopposite value ofthe\nToggle bitinthepreviously exchanged Link Code Word.\n10:0 CODE 0000000 0001,\nRWCode:\nThis field represents thecode field ofthenext page transmission. If\ntheMPbitisset(bit13ofthisregister), then thecode shall be\ninterpreted asa"Message Page ”,asdefined inAnnex 28C ofIEEE\n802.3u. Otherwise, thecode shall beinterpreted asan"Unformatted\nPage ”,andtheinterpretation isapplication specific.\nThe default value oftheCODE represents aNull Page asdefined in\nAnnex 28C ofIEEE 802.3u.\n65DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.9 Auto-Negotiation Next Page Receive Register (ANNPRR)\nThis register contains thenext page information sent bytheLink Partner during Auto-Negotiation.\nTable 18.Auto-Negotiation Next Page Transmit Register (ANNPTR), Address 0x0008\nBIT BITNAME DEFAULT DESCRIPTION\n15 NP 0,RW Next Page Indication:\n0=Noother Next Page Transfer desired bythelinkpartner.\n1=Another Next Page desired bythelinkpartner.\n14 ACK 0,RO Acknowledge:\n1=Acknowledge reception oflinkcode word bythelinkpartner.\n0=Link partner does notacknowledge reception oflinkcode word.\n13 MP 1,RW Message Page:\n1=Received page isaMessage Page.\n0=Received page isanUnformatted Page.\n12 ACK2 0,RW Acknowledge2:\n1=Link partner sets theACK2 bit.\n0=Link partner coes notsettheACK2 bit.\nAcknowledge2 isused bythenext page function toindicate thatlink\npartner hastheability tocomply with themessage received.\n11 TOG_TX 0,RO Toggle:\n1=Value oftoggle bitinpreviously transmitted Link Code Word\nwas 0.\n0=Value oftoggle bitinpreviously transmitted Link Code Word\nwas 1.\nToggle isused bytheArbitration function within Auto-Negotiation to\nensure synchronization with theLink Partner during Next Page\nexchange. This bitshall always take theopposite value ofthe\nToggle bitinthepreviously exchanged Link Code Word.\n10:0 CODE 0000000 0001,\nRWCode:\nThis field represents thecode field ofthenext page transmission. If\ntheMPbitisset(bit13ofthisregister), then thecode shall be\ninterpreted asa"Message Page ”,asdefined inAnnex 28C ofIEEE\n802.3u. Otherwise, thecode shall beinterpreted asan"Unformatted\nPage ”,andtheinterpretation isapplication specific.\nThe default value oftheCODE represents aNull Page asdefined in\nAnnex 28C ofIEEE 802.3u.\n66DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.10 1000BASE-T Configuration Register (CFG1)\nTable 19.Configuration Register 1(CFG1), Address 0x0009\nBIT BITNAME DEFAULT DESCRIPTION\n15:13 TEST MODE 000, RW Test Mode Select:\n111=Test Mode 7-Repetitive {Pulse, 63zeros}\n110=Test Mode 6-Repetitive 0001 sequence\n101=Test Mode 5-Scrambled MLT3 Idles\n100=Test Mode 4-Transmit Distortion Test\n011=Test Mode 3-Transmit Jitter Test (Slave Mode)\n010=Test Mode 2-Transmit Jitter Test (Master Mode)\n001=Test Mode 1-Transmit Waveform Test\n000=Normal Mode\n12 MASTER /SLAVE MANUAL\nCONFIGURATION0,RW Enable Manual Master /Slave Configuration:\n1=Enable Manual Master/Slave Configuration control.\n0=Disable Manual Master/Slave Configuration control.\nUsing themanual configuration feature may prevent thePHY from\nestablishing linkin1000Base-T mode ifaconflict with thelink\npartner ’ssetting exists.\n11 MASTER /SLAVE\nCONFIGURATION VALUE0,RW Manual Master /Slave Configuration Value:\n1=SetPHY asMASTER when register 09hbit12=1.\n0=SetPHY asSLAVE when register 09hbit12=1.\nUsing themanual configuration feature may prevent thePHY from\nestablishing linkin1000Base-T mode ifaconflict with thelink\npartner ’ssetting exists.\n10 PORT TYPE 0,RW Advertise Device Type: Multi orsingle port:\n1=Multi-port device.\n0=Single-port device.\n9 1000BASE-T FULL DUPLEX RGZ: 1,RW Advertise 1000BASE-T FullDuplex Capable:\n1=Advertise 1000Base-T FullDuplex ability.\n0=Donotadvertise 1000Base-T FullDuplex ability.PAP: Strap, RW\n8 1000BASE-T HALF DUPLEX 1,RW Advertise 1000BASE-T Half Duplex Capable:\n1=Advertise 1000Base-T Half Duplex ability.\n0=Donotadvertise 1000Base-T Half Duplex ability.\n7 TDR AUTO RUN 0,RW Automatic TDR onLink Down:\n1=Enable execution ofTDR procedure after linkdown event.\n0=Disable automatic execution ofTDR.\n6:0 RESERVED 0000000, RO RESERVED: Write ignored, read as0.\n67DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.11 Status Register 1(STS1)\nTable 20.Status Register 1(STS1) Address 0x000A\nBIT BITNAME DEFAULT DESCRIPTION\n15 MASTER /SLAVE\nCONFIGURATION FAULT0,RO, LH,COR Master /Slave Manual Configuration Fault Detected:\n1=Manual Master/Slave Configuration fault detected.\n0=NoManual Master/Slave Configuration fault detected.\n14 MASTER /SLAVE\nCONFIGURATION\nRESOLUTION0,RO Master /Slave Configuration Results:\n1=Configuration resolved toMASTER.\n0=Configuration resolved toSLAVE.\n13 LOCAL RECEIVER STATUS 0,RO Local Receiver Status:\n1=Local receiver isOK.\n0=Local receiver isnotOK.\n12 REMOTE RECEIVER STATUS 0,RO Remote Receiver Status:\n1=Remote receiver isOK.\n0=Remote receiver isnotOK.\n11 1000BASE-T FULL DUPLEX 0,RO Link Partner 1000BASE-T FullDuplex Capable:\n1=Link Partner capable of1000Base-T FullDuplex.\n0=Link partner notcapable of1000Base-T FullDuplex.\n10 1000BASE-T HALF DUPLEX 0,RO Link Partner 1000BASE-T Half Duplex Capable:\n1=Link Partner capable of1000Base-T Half Duplex.\n0=Link partner notcapable of1000Base-T Half Duplex.\n9:8 RESERVED 00,RO RESERVED byIEEE: Writes ignored, read as0.\n7:0 IDLE ERROR COUNTER 0000 0000, RO,\nCOR1000BASE-T IdleError Counter\n8.6.12 Extended Register Addressing\nREGCR (0x000D) and ADDAR (0x000E) allow read/write access totheextended register set(addresses above\n0x001F) using indirect addressing.\n•REGCR [15:14] =00:Awrite toADDAR modifies theextended register setaddress register. This address\nregister must beinitialized toaccess anyoftheregisters within theextended register set.\n••REGCR [15:14] =01:Aread orwrite toADDAR operates ontheregister within theextended register set\nselected (pointed to)bythevalue intheaddress register. The address register contents (pointer) remain\nunchanged.\n•REGCR [15:14] =10:Aread orwrite toADDAR operates ontheregister within theextended register set\nselected (pointed to)bythevalue intheaddress register. After that access iscomplete, forboth reads and\nwrites, thevalue intheaddress register isincremented.\n•REGCR [15:14] =11:Aread orwrite toADDAR operates ontheregister within theextended register set\nselected (pointed to)bythevalue intheaddress register. After that access iscomplete, forwrite accesses\nonly, thevalue intheaddress register isincremented. Forread accesses, thevalue oftheaddress register\nremains unchanged.\n68DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.12.1 Register Control Register (REGCR)\nThis register istheMDIO Manageable MMD access control. Ingeneral, register REGCR (4:0) isthedevice\naddress DEVAD that directs any accesses oftheADDAR (0x000E) register totheappropriate MMD. REGCR\nalso contains selection bitsforauto increment ofthedata register. This register contains thedevice address to\nbewritten toaccess theextended registers. Write 0x1F into bits 4:0ofthis register. REGCR also contains\nselection bits(15:14) fortheaddress auto-increment mode ofADDAR.\nTable 21.Register Control Register (REGCR), Address 0x000D\nBIT BITNAME DEFAULT DESCRIPTION\n15:14 Function 0,RW 00=Address\n01=Data, nopost increment\n10=Data, post increment onread andwrite\n11=Data, post increment onwrite only\n13:5 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n4:0 DEVAD 0,RW Device Address: Ingeneral, these bits[4:0] arethedevice address\nDEVAD thatdirects anyaccesses ofADDAR register (0x000E) to\ntheappropriate MMD. Specifically, theDP83867 uses thevendor\nspecific DEVAD [4:0] =11111 foraccesses. Allaccesses through\nregisters REGCR andADDAR should usethisDEVAD.\nTransactions with other DEVAD areignored.\n8.6.12.2 Address orData Register (ADDAR)\nThis register istheaddress/data MMD register. ADDAR isused inconjunction with REGCR register (0x000D) to\nprovide theaccess byindirect read/write mechanism totheextended register set.\nTable 22.Address orData Register (ADDAR) address 0x000E\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 Address /Data 0,RW IfREGCR register 15:14 =00,holds theMMD DEVAD\'s address\nregister, otherwise holds theMMD DEVAD\'s data register\n8.6.13 1000BASE-T Status Register (1KSCR)\nTable 23.1000BASE-T Status Register (1KSCR) address 0x000F\nBIT BITNAME DEFAULT DESCRIPTION\n15 1000BASE-X FULL DUPLEX 0,RO/P 1000BASE-X FullDuplex Support:\n1=1000BASE-X FullDuplex issupported bythelocal device.\n0=1000BASE-X FullDuplex isnotsupported bythelocal device.\n14 1000BASE-X HALF DUPLEX 0,RO/P 1000BASE-X Half Duplex Support:\n1=1000BASE-X Half Duplex issupported bythelocal device.\n0=1000BASE-X Half Duplex isnotsupported bythelocal device.\n13 1000BASE-T FULL DUPLEX 1,RO/P 1000BASE-T FullDuplex Support:\n1=1000BASE-T FullDuplex issupported bythelocal device.\n0=1000BASE-T FullDuplex isnotsupported bythelocal device.\n12 1000BASE-T HALF DUPLEX 1,RO/P 1000BASE-T Half Duplex Support:\n1=1000BASE-T Half Duplex issupported bythelocal device.\n0=1000BASE-T Half Duplex isnotsupported bythelocal device.\n11:0 RESERVED 00,RO RESERVED byIEEE: Writes ignored, read as0.\n69DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.14 PHY Control Register (PHYCR)\nTable 24.PHY Control Register (PHYCR), Address 0x0010\nBIT BITNAME DEFAULT DESCRIPTION\n15:14 TXFIFO Depth 1,RW TXFIFO Depth:\n11=8bytes/nibbles (1000Mbps/Other Speeds)\n10=6bytes/nibbles (1000Mbps/Other Speeds)\n01=4bytes/nibbles (1000Mbps/Other Speeds)\n00=3bytes/nibbles (1000Mbps/Other Speeds)\nNote: FIFO isenabled only inthefollowing modes:\n1000BaseT +GMII\n13:11 RESERVED 010, RO RESERVED\n10 FORCE_LINK_GOOD 0,RW Force Link Good:\n1=Force linkgood according totheselected speed.\n0=Normal operation\n9:8 POWER_SAVE_MODE 0,RW Power-Saving Modes:\n11=Passive Sleep mode: Power down alldigital andanalog\nblocks.\n10=Active Sleep mode: Power down alldigital andanalog blocks.\nAutomatic power-up isperformed when linkpartner isdetected. Link\npulses aretransmitted approximately once per1.4Sec inthismode\ntowake upanypotential linkpartner.\n01=IEEE mode: power down alldigital andanalog blocks.\nNote: IfDISABLE_CLK_125 (bit[4]of thisregister) issettozero, the\nPLL isalso powered down.\n00=Normal mode\n7 DEEP_POWER_DOWN_EN 0,RW Deep power-down mode enable\n1=When power down isinitiated through assertion oftheexternal\npower-down pinorthrough thePOWER_DOWN bitintheBMCR,\nthedevice enters adeep power-down mode.\n0=Normal operation.\n6:5 MDI_CROSSOVER RGZ: 10,RW MDI Crosssover Mode:\n1x=Enable automatic crossover\n01=Manual MDI-X configuration\n00=Manual MDI configurationPAP: Strap, RW\n4 DISABLE_CLK_125 0,RW Disable 125MHz Clock:\nThis bitmay beused inconjunction with POWER_SAVE_MODE\n(bits 9:8ofthisregister).\n1=Disable CLK125.\n0=Enable CLK125.\n3 RESERVED 1,RO RESERVED: Writes ignored, read as1.\n2 STANDBY_MODE 0,RW Standby Mode:\n1=Enable standby mode. Digital andanalog circuitry arepowered\nup,butnolinkcanbeestablished.\n0=Normal operation.\n1 LINE_DRIVER_INV_EN 0,RW Line Driver Inversion Enable:\n1=Invert Line Driver Transmission.\n0=Normal operation.\n0 DISABLE_JABBER 0,RW Disable Jabber\n1=Disable Jabber function.\n0=Enable Jabber function.\n70DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.15 PHY Status Register (PHYSTS)\nThis register provides asingle location within the register setforquick access tocommonly accessed\ninformation.\nTable 25.PHY Status Register (PHYSTS), Address 0x0011\nBIT BITNAME DEFAULT DESCRIPTION\n15:14 SPEED SELECTION 0,RO Speed Select Status:\nThese twobitsindicate thespeed ofoperation asdetermined by\nAuto-Negotiation orassetbymanual configuration.\n11=Reserved\n10=1000 Mbps\n01=100Mbps\n00=10Mbps\n13 DUPLEX MODE 0,RO Duplex Mode Status:\n1=FullDuplex\n0=Half Duplex.\n12 PAGE RECEIVED 0,RO, LH,COR Page Received:\nThis bitislatched high andwillbecleared upon aread.\n1=Page received.\n0=Nopage received.\n11 SPEED DUPLEX RESOLVED 0,RO Speed Duplex Resolution Status:\n1=Auto-Negotiation hascompleted orisdisabled.\n0=Auto-Negotiation isenabled andhasnotcompleted.\n10 LINK_STATUS 0,RO Link Status:\n1=Link isup.\n0=Link isdown.\n9 MDI_X_MODE_CD 0,RO MDI/MDIX Resolution Status forCandDLine Driver Pairs:\n1=Resolved asMDIX\n0=Resolved asMDI.\n8 MDI_X_MODE_AB 0,RO MDI/MDIX Resolution Status forAandBLine Driver Pairs:\n1=Resolved asMDIX\n0=Resolved asMDI.\n7 SPEED_OPT_STATUS 0,RO Speed Optimization Status:\n1=Auto-Negotiation iscurrently being performed with Speed\nOptimization masking 1000BaseT abilities (Valid only during Auto-\nNegotiation).\n0=Auto-Negotiation iscurrently being performed without Speed\nOptimization.\n6 SLEEP_MODE 0,RO Sleep Mode Status:\n1=Device currently insleep mode.\n0=Device currently inactive mode.\n5:2 WIRE_CROSS 0,RO Crossed Wire Indication:\nIndicates channel polarity in1000BASE-T linked status. Bits[5:2]\ncorrespond tochannels [D,C,B,A], respectively.\n1=Channel polarity isreversed.\n0=Channel polarity isnormal.\n71DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTable 25.PHY Status Register (PHYSTS), Address 0x0011 (continued)\nBIT BITNAME DEFAULT DESCRIPTION\n1 POLARITY STATUS 1,RO 10BASE-Te Polarity Status:\n1=Correct Polarity detected.\n0=Inverted Polarity detected.\n0 JABBER DETECT 0,RO Jabber Detect: This bitonly hasmeaning in10Mbps mode.\nThis bitisaduplicate oftheJabber Detect bitintheBMSR register,\nexcept thatitisnotcleared upon aread ofthePHYSTS register.\n1=Jabber condition detected.\n0=NoJabber.\n72DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.16 MIIInterrupt Control Register (MICR)\nThis register implements theInterrupt PHY Specific Control register. The individual interrupt events must be\nenabled bysetting bitsintheMIIInterrupt Control Register (MICR). Ifthecorresponding enable bitintheregister\nisset,aninterrupt isgenerated iftheevent occurs.\nTable 26.MIIInterrupt Control Register (MICR), Address 0x0012\nBIT BITNAME DEFAULT DESCRIPTION\n15 AUTONEG_ERR_INT_EN 0,RW Enable Auto-Negotiation Error Interrupt:\n1=Enable Auto-Negotiation Error interrupt.\n0=Disable Auto-Negotiation Error interrupt.\n14 SPEED_CHNG_INT_EN 0,RW Enable Speed Change Interrupt:\n1=Enable Speed Change interrupt.\n0=Disable Speed Change interrupt.\n13 DUPLEX_MODE_CHNG_INT_E\nN0,RW Enable Duplex Mode Change Interrupt:\n1=Enable Duplex Mode Change interrupt.\n0=Disable Duplex Mode Change interrupt.\n12 PAGE_RECEIVED_INT_EN 0,RW Enable Page Received Interrupt:\n1=Enable Page Received Interrupt.\n0=Disable Page Received Interrupt.\n11 AUTONEG_COMP_INT_EN 0,RW Enable Auto-Negotiation Complete Interrupt:\n1=Enable Auto-Negotiation Complete Interrupt.\n0=Disable Auto-Negotiation Complete Interrupt.\n10 LINK_STATUS_CHNG_INT_EN 0,RW Enable Link Status Change Interrupt:\n1=Enable Link Status Change interrupt.\n0=Disable Link Status Change interrupt.\n9 RESERVED 0,RO RESERVED\n8 FALSE_CARRIER_INT_EN 0,RW Enable False Carrier Interrupt:\n1=Enable False Carrier interrupt.\n0=Disable False Carrier interrupt.\n7 RESERVED 0,RO RESERVED\n6 MDI_CROSSOVER_CHNG_INT\n_EN0,RW Enable MDI Crossover Change Interrupt:\n1=Enable MDI Crossover Change interrupt.\n0=Disable MDI Crossover Change interrupt.\n5 SPEED_OPT_EVENT_INT_EN 0,RW Enable Speed Optimization Event Interrupt:\n1=Enable Speed Optimization Event Interrupt.\n0=Disable Speed Optimization Event Interrupt.\n4 SLEEP_MODE_CHNG_INT_EN 0,RW Enable Sleep Mode Change Interrupt:\n1=Enable Sleep Mode Change Interrupt.\n0=Disable Sleep Mode Change Interrupt.\n3 WOL_INT_EN 0,RW Enable Wake-on-LAN Interrupt:\n1=Enable Wake-on-LAN Interrupt.\n0=Disable Wake-on-LAN Interrupt.\n73DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTable 26.MIIInterrupt Control Register (MICR), Address 0x0012 (continued)\nBIT BITNAME DEFAULT DESCRIPTION\n2 XGMII_ERR_INT_EN 0,RW Enable xGMII Error Interrupt:\n1=Enable xGMII Error Interrupt.\n0=Disable xGMII Error Interrupt.\n1 POLARITY_CHNG_INT_EN 0,RW Enable Polarity Change Interrupt:\n1=Enable Polarity Change interrupt.\n0=Disable Polarity Change interrupt.\n0 JABBER_INT_EN 0,RW Enable Jabber Interrupt:\n1=Enable Jabber interrupt.\n0=Disable Jabber interrupt.\n74DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.17 Interrupt Status Register (ISR)\nThis register contains event status fortheinterrupt function. Ifanevent hasoccurred since thelastread ofthis\nregister, thecorresponding status bitwillbeset. The status indications inthisregister willbeseteven ifthe\ninterrupt isnotenabled.\nTable 27.Interrupt Status Register (ISR), Address 0x0013\nBIT BITNAME DEFAULT DESCRIPTION\n15 AUTONEG_ERR_INT 0,RO, LH,COR Auto-Negotiation Error Interrupt:\n1=Auto-Negotiation Error interrupt ispending andiscleared bythe\ncurrent read.\n0=NoAuto-Negotiation Error interrupt.\n14 SPEED_CHNG_INT 0,RO, LH,COR Speed Change Interrupt:\n1=Speed Change interrupt ispending andiscleared bythecurrent\nread.\n0=NoSpeed Change interrupt.\n13 DUPLEX_MODE_CHNG_INT 0,RO, LH,COR Duplex Mode Change Interrupt:\n1=Duplex Mode Change interrupt ispending andiscleared bythe\ncurrent read.\n0=NoDuplex Mode Change interrupt.\n12 PAGE_RECEIVED_INT 0,RO, LH,COR Page Received Interrupt:\n1=Page Received Interrupt ispending andiscleared bythe\ncurrent read.\n0=NoPage Received Interrupt ispending.\n11 AUTONEG_COMP_INT 0,RO, LH,COR Auto-Negotiation Complete Interrupt:\n1=Auto-Negotiation Complete Interrupt ispending andiscleared\nbythecurrent read.\n0=NoAuto-Negotiation Complete Interrupt ispending.\n10 LINK_STATUS_CHNG_INT 0,RO, LH,COR Link Status Change Interrupt:\n1=Link Status Change interrupt ispending andiscleared bythe\ncurrent read.\n0=NoLink Status Change interrupt ispending.\n9 RESERVED 0,RO RESERVED\n8 FALSE_CARRIER_INT 0,RO, LH,COR False Carrier Interrupt:\n1=False Carrier interrupt ispending andiscleared bythecurrent\nread.\n0=NoFalse Carrier interrupt ispending.\n7 RESERVED 0,RO RESERVED\n6 MDI_CROSSOVER_CHNG_INT 0,RO, LH,COR MDI Crossover Change Interrupt:\n1=MDI Crossover Change interrupt ispending andiscleared by\nthecurrent read.\n0=NoMDI Crossover Change interrupt ispending.\n75DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTable 27.Interrupt Status Register (ISR), Address 0x0013 (continued)\nBIT BITNAME DEFAULT DESCRIPTION\n5 SPEED_OPT_EVENT_INT 0,RO, LH,COR Speed Optimization Event Interrupt:\n1=Speed Optimization Event Interrupt ispending andiscleared by\nthecurrent read.\n0=NoSpeed Optimization Event Interrupt ispending.\n4 SLEEP_MODE_CHNG_INT 0,RO, LH,COR Sleep Mode Change Interrupt:\n1=Sleep Mode Change Interrupt ispending andiscleared bythe\ncurrent read.\n0=NoSleep Mode Change Interrupt ispending.\n3 WOL_INT 0,RO, LH,COR Wake-on-LAN Interrupt:\n1=Wake-on-LAN Interrupt ispending.\n0=NoWake-on-LAN Interrupt ispending.\n2 XGMII_ERR_INT 0,RO, LH,COR xGMII Error Interrupt:\n1=xGMII Error Interrupt ispending andiscleared bythecurrent\nread.\n0=NoxGMII Error Interrupt ispending.\n1 POLARITY_CHNG_INT 0,RO, LH,COR Polarity Change Interrupt:\n1=Polarity Change interrupt ispending andiscleared bythe\ncurrent read.\n0=NoPolarity Change interrupt ispending.\n0 JABBER_INT 0,RO, LH,COR Jabber Interrupt:\n1=Jabber interrupt ispending andiscleared bythecurrent read.\n0=NoJabber interrupt ispending.\n76DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.18 Configuration Register 2(CFG2)\nTable 28.Configuration Register 2(CFG2), Address 0x0014\nBIT BITNAME DEFAULT DESCRIPTION\n15:14 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n13 INTERRUPT_POLARITY 1,RW Configure Interrupt Polarity:\n1=Interrupt pinisactive low.\n0=Interrupt pinisactive high.\n12 RESERVED 0,RO RESERVED\n11:10 SPEED_OPT_ATTEMPT_CNT 10,RO Speed Optimization Attempt Count:\nSelects thenumber of1000BASE-T linkestablishment attempt\nfailures prior toperforming Speed Optimization.\n11=8\n10=4\n01=2\n00=1\n9 SPEED_OPT_EN RGZ: 0,RW Speed Optimization Enable:\n1=Enable Speed Optimization.\n0=Disable Speed Optimization.PAP: Strap, RW\n8 SPEED_OPT_ENHANCED_EN 1,RW Speed Optimization Enhanced Mode Enable:\nInenhanced mode, speed isoptimized ifenergy isnotdetected in\nchannels CandD.\n1=Enable Speed Optimization enhanced mode.\n0=Disable Speed Optimization enhanced mode.\n7 RESERVED 0,RO RESERVED\n6 SPEED_OPT_10M_EN 1,RW Enable Speed Optimization to10BASE-Te:\n1=Enable speed optimization to10BASE-Te iflinkestablishment\nfails in1000BASE-T and100BASE-TX .\n0=Disable speed optimization to10BASE-Te.\n5:0 RESERVED 00111, RO RESERVED\n8.6.19 Receiver Error Counter Register (RECR)\nTable 29.Receiver Error Counter Register (RECR), Address 0x0015\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 RXERCNT[15:0] 0,RO, WSC RX_ER Counter:\nReceive error counter. This register saturates atthemaximum value\nof0xFFFF. Itiscleared bydummy write tothisregister.\n77DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.20 BIST Control Register (BISCR)\nThis register isused forBuild-In Self Test (BIST) configuration. The BIST functionality provides Pseudo Random\nBitStream (PRBS) mechanism including packet generation generator and checker. Selection oftheexact\nloopback point inthesignal chain isalso done inthisregister.\nTable 30.BIST Control Register (BISCR), Address 0x0016\nBIT BITNAME DEFAULT DESCRIPTION\n15 PRBS_COUNT_MODE 0,RW PRBS Continuous Mode:\n1=Continuous mode enabled. When oneofthePRBS counters\nreaches themaximum value, apulse isgenerated andthecounter\nstarts counting from zero again. This bitmust besetforproper\nPRBS operation.\n0=PRBS continuous mode disabled. PRBS operation isnot\nsupported forthissetting.\n14 GEN_PRBS_PACKET 0,RW Generated PRBS Packets:\n1=When thepacket generator isenabled, itwillgenerate\ncontinuous packets with PRBS data. When thepacket generator is\ndisabled, thePRBS checker isstillenabled.\n0=When thepacket generator isenabled, itwillgenerate asingle\npacket with constant data. PRBS generation andchecking is\ndisabled.\n13 PACKET_GEN_64BIT_MODE 0,RW BIST Packet Size:\n1=Transmit 64byte packets inpacket generation mode.\n0=Transmit 1518 byte packets inpacket generation mode\n12 PACKET_GEN_EN 0,RW Packet BIST Enable:\n1=Enable packet/PRBS generator\n0=Disable packet/PRBS generator\n11:8 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n7 REV_LOOP_RX_DATA_CTRL 0,RW Reverse Loopback Receive Data Control:\nThis bitmay only besetinReverse Loopback mode.\n1=Send RXpackets toMAC inreverse loop\n0=Suppress RXpackets toMAC inreverse loop\n6 MII_LOOP_TX_DATA_CTRL 0,RW MIILoopback Transmit Data Control:\nThis bitmay only besetinMIILoopback mode.\n1=Transmit data toMDI inMIIloop\n0=Suppress data toMDI inMIIloop\n5:2 LOOPBACK_MODE 0,RW Loopback Mode Select:\nPCS Loopback must bedisabled (Bits [1:0] =00) prior toselecting\ntheloopback mode.\n1000: Reverse loop\n0100: External loop\n0010: Analog loop\n0001: Digital loop\n78DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTable 30.BIST Control Register (BISCR), Address 0x0016 (continued)\nBIT BITNAME DEFAULT DESCRIPTION\n1:0 PCS_LOOPBACK 0,RW PCS Loopback Select:\nWhen configured for100Base-TX:\n11:Loop after MLT3 encoder (fullTX/RX path)\n10:Loop after scrambler, before MLT3 encoder\n01:Loop before scrambler\nWhen configured for1000Base-T:\nx1:Loop before 1000Base-T signal processing.\n8.6.21 Status Register 2(STS2)\nTable 31.Status Register 2(STS2), Address 0x0017\nBIT BITNAME DEFAULT DESCRIPTION\n15:12 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n11 PRBS_LOCK 0,RO PRBS Lock Status:\n1=PRBS checker islocked tothereceived byte stream.\n0=PRBS checker isnotlocked.\n10 PRBS_LOCK_LOST 0,RO, LH,COR PRBS Lock Lost:\n1=PRBS checker haslostlock.\n0=PRBS checker hasnotlostlock.\n9 PKT_GEN_BUSY 0,RO Packet Generator Busy:\n1=Packet generation isinprocess.\n0=Packet generation isnotinprocess.\n8 SCR_MODE_MASTER_1G 0,RO Gigabit Master Scramble Mode:\n1=1GPCS (master) isinlegacy encoding mode.\n0=1GPCS (master) isinnormal encoding mode..\n7 SCR_MODE_MASTER_1G 0,RO Gigabit Slave Scramble Mode:\n1=1GPCS (slave) isinlegacy encoding mode.\n0=1GPCS (slave) isinnormal encoding mode..\n6 CORE_PWR_MODE 0,RO Core Power Mode:\n1=Core isinnormal power mode.\n0=Core ispower-down mode orinsleep mode.\n5:0 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n79DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.22 LED Configuration Register 1(LEDCR1)\nThis register maps theLED functions tothecorresponding pins.\nTable 32.LED Configuration Register 1(LEDCR1), Address 0x0018\nBIT BITNAME DEFAULT DESCRIPTION\n15:12 LED_GPIO_SEL RW, 0110 Source oftheGPIO LED_3:\n1111: Reserved\n1110: Receive Error\n1101: Receive Error orTransmit Error\n1100: RESERVED\n1011: Link established, blink fortransmit orreceive activity\n1010: Fullduplex\n1001: 100/1000BT linkestablished\n1000: 10/100BT linkestablished\n0111: 10BT linkestablished\n0110: 100BTX linkestablished\n0101: 1000BT linkestablished\n0100: Collision detected\n0011: Receive activity\n0010: Transmit activity\n0001: Receive orTransmit activity\n0000: Link established\n11:8 LED_2_SEL RW, 0001 Source ofLED_2:\n1111: Reserved\n1110: Receive Error\n1101: Receive Error orTransmit Error\n1100: RESERVED\n1011: Link established, blink fortransmit orreceive activity\n1010: Fullduplex\n1001: 100/1000BT linkestablished\n1000: 10/100BT linkestablished\n0111: 10BT linkestablished\n0110: 100BTX linkestablished\n0101: 1000BT linkestablished\n0100: Collision detected\n0011: Receive activity\n0010: Transmit activity\n0001: Receive orTransmit activity\n0000: Link established\n80DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTable 32.LED Configuration Register 1(LEDCR1), Address 0x0018 (continued)\nBIT BITNAME DEFAULT DESCRIPTION\n7:4 LED_1_SEL RW, 0101 Source ofLED_1:\n1111: Reserved\n1110: Receive Error\n1101: Receive Error orTransmit Error\n1100: RESERVED\n1011: Link established, blink fortransmit orreceive activity\n1010: Fullduplex\n1001: 100/1000BT linkestablished\n1000: 10/100BT linkestablished\n0111: 10BT linkestablished\n0110: 100BTX linkestablished\n0101: 1000BT linkestablished\n0100: Collision detected\n0011: Receive activity\n0010: Transmit activity\n0001: Receive orTransmit activity\n0000: Link established\n3:0 LED_0_SEL RW, 0000 Source ofLED_0:\n1111: Reserved\n1110: Receive Error\n1101: Receive Error orTransmit Error\n1100: RESERVED\n1011: Link established, blink fortransmit orreceive activity\n1010: Fullduplex\n1001: 100/1000BT linkestablished\n1000: 10/100BT linkestablished\n0111: 10BT linkestablished\n0110: 100BTX linkestablished\n0101: 1000BT linkestablished\n0100: Collision detected\n0011: Receive activity\n0010: Transmit activity\n0001: Receive orTransmit activity\n0000: Link established\n81DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.23 LED Configuration Register 2(LEDCR2)\nThis register provides theability todirectly control anyorallLED outputs.\nTable 33.LED Configuration Register 2(LEDCR2), Address 0x0019\nBIT BITNAME DEFAULT DESCRIPTION\n15 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n14 LED_GPIO_POLARITY 1,RW GPIO LED Polarity:\n1=Active high\n0=Active low\n13 LED_GPIO_DRV_VAL 0,RW GPIO LED Drive Value:\nValue toforce onGPIO LED\nThis bitisonly valid ifenabled through LED_GPIO_DRV_EN.\n12 LED_GPIO_DRV_EN 0,RW GPIO LED Drive Enable:\n1=Force thevalue oftheLED_GPIO_DRV_VAL bitonto theGPIO\nLED.\n0=Normal operation\n11 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n10 LED_2_POLARITY 1,RW LED_2 Polarity:\n1=Active high\n0=Active low\n9 LED_2_DRV_VAL 0,RW LED_2 Drive Value:\nValue toforce onLED_2\nThis bitisonly valid ifenabled through LED_2_DRV_EN.\n8 LED_2_DRV_EN 0,RW LED_2 Drive Enable:\n1=Force thevalue oftheLED_2_DRV_VAL bitonto LED_2.\n0=Normal operation\n7 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n6 LED_1_POLARITY 1,RW LED_1 Polarity:\n1=Active high\n0=Active low\n5 LED_1_DRV_VAL 0,RW LED_1 Drive Value:\nValue toforce onLED_1\nThis bitisonly valid ifenabled through LED_1_DRV_EN.\n4 LED_1_DRV_EN 0,RW LED_1 Drive Enable:\n1=Force thevalue oftheLED_1_DRV_VAL bitonto LED_1.\n0=Normal operation\n3 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n2 LED_0_POLARITY 1,RW LED_0 Polarity:\n1=Active high\n0=Active low\n1 LED_0_DRV_VAL 0,RW LED_0 Drive Value:\nValue toforce onLED_0\nThis bitisonly valid ifenabled through LED_0_DRV_EN.\n0 LED_0_DRV_EN 0,RW LED_0 Drive Enable:\n1=Force thevalue oftheLED_0_DRV_VAL bitonto LED_0.\n0=Normal operation\n8.6.24 LED Configuration Register (LEDCR3)\nThis register controls theLED blink rate andstretching.\nTable 34.LED Configuration Register 3(LEDCR3), Address 0x001A\nBIT BITNAME DEFAULT DESCRIPTION\n15:3 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n2 LEDS_BYPASS_STRETCHING 0,RW Bypass LED Stretching:\n1=Bypass LED Stretching\n0=Normal operation\n82DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTable 34.LED Configuration Register 3(LEDCR3), Address 0x001A (continued)\nBIT BITNAME DEFAULT DESCRIPTION\n1:0 LEDS_BLINK_RATE 10,RW LED Blink Rate:\n11:2Hz(500 ms)\n10:5Hz(200 ms)\n01:10Hz(100 ms)\n00=20Hz(50ms)\n8.6.25 Configuration Register 3(CFG3)\nTable 35.Configuration Register 3(CFG3), Address 0x001E\nBIT BITNAME DEFAULT DESCRIPTION\n15 Fast Link-Up inParallel Detect 0,RW Fast Link-Up inParallel Detect Mode:\n1=Enable Fast Link-Up time During Parallel Detection\n0=Normal Parallel Detection linkestablishment\nInFast Auto MDI-X thisbitisautomatically set.\n14 Fast ANEnable 0,RW Fast Auto-Negotiation Enable:\n1=Enable Fast Auto-Negotiation mode –The PHY auto-\nnegotiates using Timer setting according toFast ANSelbits\n0=Disable Fast Auto-Negotiation mode –The PHY auto-\nnegotiates using normal Timer setting\nAdjusting these bitsreduces thetime ittakes toAuto-negotiate\nbetween twoPHYs. Note: When using thisoption care must be\ntaken tomaintain proper operation ofthesystem. While shortening\nthese timer intervals may notcause problems innormal operation,\nthere arecertain situations where thismay lead toproblems.\n13:12 Fast ANSel 0,RW Fast Auto-Negotiation Select bits:\nFast AN\nSelectBreak\nLink\nTimer(ms)Link Fall\nInhibit\nTimer(ms)Auto-Neg\nWait\nTimer(ms)\n<00> 80 50 35\n<01> 120 75 50\n<10> 240 150 100\n<11> NA NA NA\nAdjusting these bitsreduces thetime ittakes toauto-negotiate\nbetween twoPHYs. InFast ANmode, both PHYs should be\nconfigured tothesame configuration. These 2bitsdefine the\nduration foreach state oftheAuto-Negotiation process according\ntothetable above. The new duration time must beenabled by\nsetting Fast ANEn-bit4ofthisregister. Note: Using thismode in\ncases where both linkpartners arenotconfigured tothesame\nFast Auto-Negotiation configuration might produce scenarios with\nunexpected behavior.\n83DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTable 35.Configuration Register 3(CFG3), Address 0x001E (continued)\nBIT BITNAME DEFAULT DESCRIPTION\n11 Extended FDAbility 0,RW Extended Full-Duplex Ability:\n1=Force Full-Duplex while working with linkpartner inforced\n100B-TX. When thePHY issettoAuto-Negotiation orForce 100B-\nTXandthelinkpartner isoperated inForce 100B-TX, thelinkis\nalways FullDuplex\n0=Disable Extended FullDuplex Ability. Decision towork inFull\nDuplex orHalf Duplex mode follows IEEE specification.\n10 RESERVED 0,RO RESERVED\n9 Robust Auto-MDIX 0,RW Robust Auto-MDIX:\n1=Enable Robust Auto MDI/MDIX resolution\n0=Normal Auto MDI/MDIX mode\nIflinkpartners areconfigured tooperational modes thatarenot\nsupported bynormal Auto MDI/MDIX mode (like Auto-Neg versus\nForce 100Base-TX orForce 100Base-TX versus Force 100Base-\nTX), thisRobust Auto MDI/MDIX mode allows MDI/MDIX\nresolution andprevents deadlock.\n8 Fast Auto-MDIX 0,RW Fast Auto MDI/MDIX:\n1=Enable Fast Auto MDI/MDIX mode\n0=Normal Auto MDI/MDIX mode\nIfboth linkpartners areconfigured towork inForce 100Base-TX\nmode (Auto-Negotiation isdisabled), thismode enables Automatic\nMDI/MDIX resolution inashort time.\n7 INT_OE 0,RW Interrupt Output Enable:\n1=INTN/PWDNN Pad isanInterrupt Output.\n0=INTN/PWDNN Pad inaPower-Down Input.\n6 FORCE_INTERRUPT 0,RW Force Interrupt:\n1=Assert interrupt pin.\n0=Normal interrupt mode.\n5:3 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n2 TDR_FAIL 0,RO TDR Failure:\n1=TDR failed.\n0=Normal TDR operation.\n1 TDR_DONE 1,RO TDR Done:\n1=TDR hascompleted.\n0=TDR hasnotcompleted.\n0 TDR_START 0,RW TDR Start:\n1=Start TDR.\n0=Normal operation\n84DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.26 Control Register (CTRL)\nTable 36.Control Register (CTRL), Address 0x001F\nBIT BITNAME DEFAULT DESCRIPTION\n15 SW_RESET 0,RW, SC Software Reset:\n1=Perform afullreset, including registers.\n0=Normal operation.\n14 SW_RESTART 0,RW, SC Software Restart:\n1=Perform afullreset, notincluding registers. .\n0=Normal operation.\n13:0 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n8.6.27 Testmode Channel Control (TMCH_CTRL)\nTable 37.Testmode Channel Control (TMCH_CTRL), Address 0x0025\nBIT BITNAME DEFAULT DESCRIPTION\n15:8 RESERVED 0x04 RESERVED\n7:5 TM_CH_SEL 0x0Test mode Channel Select.\nIfbit7issetthen Test mode isdriven onall4channels. Ifbit7is\ncleared then testmodes aredriven according tobits6:5asfollows:\n00:Channel A\n01:Channel B\n10:Channel C\n11:Channel D\n4:0 RESERVED 0x00 RESERVED\n85DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.28 Robust Auto MDIX Timer Configuration Register (AMDIX_TMR_CFG)\nInorder tousethisregister theRobust AMDIX feature must beenabled.\nTable 38.Robust Auto MDIX Timer Configuration Register (RAMDIX_TMR_CFG), Address 0x002C\nBIT BITNAME DEFAULT DESCRIPTION\n15:4 RESERVED 0x141, RW RESERVED\n3:0 RAMDIX_TMR 0xF, RW Robust Auto MDIX Timer\n0000: 32ms\n0001: 64ms\n0010: 96ms\n.\n.\n1111: 480ms\n86DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.29 Fast Link Drop Configuration Register (FLD_CFG)\nTable 39.Fast Link Drop Configuration Register (FLD_CFG), Address 0x002D\nBIT BITNAME DEFAULT DESCRIPTION\n15 FORCE_DROP 0,RW Force Drop Link\nForces thelinkpartner todrop thelinkwhen nosignal isreceived.\n1=Drops link\n0=Normal operation\n14 FLD_EN 0,RW 1000BASE-T Fast Link Drop:\nThis bitmust besetto0during thelinkupprocess. After thelinkis\nestablished setthisbitto1toenable FLD.\n1=Enable FLD\n0=Normal operation\n13 RESERVED 0,RO RESERVED\n12:8 FLD_STS 0,RO, LH Fast Link Drop Status:\nStatus Registers thatlatch high each time agiven Fast Link Down\nmode isactivated andcauses alinkdrop (assuming thiscriterion\nwas enabled):\nBit12:Descrambler Loss Sync\nBit11:RXErrors\nBit10:MLT3 Errors\nBit9:SNR level\nBit8:Signal/Energy Lost\n7:5 RESERVED 0,RO RESERVED\n4:0 FLD_SRC_CFG 0,RW Fast Link Drop Source Configuration:\nThe following FLD sources canbeconfigured independently:\nBit4:Descrambler Loss Sync\nBit3:RXErrors\nBit2:MLT3 Errors\nBit1:SNR level\nBit0:Signal/Energy Lost\n87DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.30 Fast Link Drop Threshold Configuration Register (FLD_THR_CFG)\nTable 40.Fast Link Drop Threshold Configuration Register (FLD_THR_CFG), Address 0x002E\nBIT BITNAME DEFAULT DESCRIPTION\n15:11 RESERVED 0,RO RESERVED\n10:8 RESERVED 0x2, RW RESERVED\n7 RESERVED 0,RO RESERVED\n6:4 RESERVED 0x2, RW RESERVED\n3 RESERVED 0,RO RESERVED\n2:0 ENERGY_LOST_FLD_THR 0x1, RW Energy Lost Threshold forFLD Energy Lost Mode\nENERGY_LOST_FLD_THR willbeasserted ifenergy detector\naccumulator falls below thisthreshold. When using strap toenable\nFLD feature, thisbitdefaults to0x2. Register write isneeded to\nchange itto0x1. Changing thefield toother value isnotadvised.\n8.6.31 Configuration Register 4(CFG4)\nTable 41.Configuration Register 4(CFG4), Address 0x0031\nBIT BITNAME DEFAULT DESCRIPTION\n15:9 RESERVED 0000 000, RO RESERVED\n8 RESERVED 0,RW RESERVED\n7 INT_TST_MODE_1 Strap, RW Internal Test Mode 1.\nThis bitiscontrolled through RX_DV/RX_CTRL strap. The strap\nshall beconfigured tomode 3ormode 4.Ifdesign does notallow to\nconfigure thestrap, thisbitshall becleared andsetto0through\nregister configuration.\n1:Internal Test Mode 1,thisbitmust becleared\n0:Normal Operation\n6:1 RESERVED 001000, RO RESERVED\n0 PORT_MIRROR_EN Strap, RW Port Mirror Enable:\n1=Enable port mirroring.\n0=Normal operation\n8.6.32 RGMII Control Register (RGMIICTL)\nThis register provides access totheRGMII controls.\nTable 42.RGMII Control Register (RGMIICTL), Address 0x0032\nBIT BITNAME DEFAULT DESCRIPTION\n15:8 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n7 RGMII_EN RGZ: 1,RW RGMII Enable:\n1=Enable RGMII interface.\n0=Disable RGMII interface.PAP: Strap, RW\n6:5 RGMII_RX_HALF_FULL_THR 10,RW RGMII Receive FIFO Half FullThreshold:\nThis field controls theRGMII receive FIFO halffullthreshold.\n4:3 RGMII_TX_HALF_FULL_THR 10,RW RGMII Transmit FIFO Half FullThreshold:\nThis field controls theRGMII transmit FIFO halffullthreshold.\n2 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n1 RGMII_TX_CLK_DELAY 0,RW RGMII Transmit Clock Delay:\n1=RGMII transmit clock isshifted relative totransmit data.\n0=RGMII transmit clock isaligned totransmit data.\n0 RGMII_RX_CLK_DELAY 0,RW RGMII Receive Clock Delay:\n1=RGMII receive clock isshifted relative toreceive data.\n0=RGMII receive clock isaligned toreceive data.\n88DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.33 RGMII Control Register 2(RGMIICTL2)\nTable 43.RGMII Control Register 2(RGMIICTL2), Address 0x0033\nBIT BITNAME DEFAULT DESCRIPTION\n15:5 RESERVED 0,RO RESERVED\n4 RGMII_AF_BYPASS_EN 0,RW RGMII Async FIFO Bypass Enable:\n1=Enable RGMII Async FIFO Bypass.\n0=Normal operation.\n3:0 RESERVED 0,RO RESERVED\n89DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.34 100BASE-TX Configuration (100CR)\nTable 44.100BASE-TX Configuration Register (100CR), Address 0x0043\nBIT BITNAME DEFAULT DESCRIPTION\n15:12 RESERVED 0,RO RESERVED\n11 DESCRAM_TIMEOUT_DIS 0,RW Disable 100Base-TX Descrambler Timeout:\n1=Disable packet reception when received packet violates the\ndescrambler timeout. This occurs when thepacket islonger than\n1.5ms.\n0=Stops packet reception when received packet violates the\ndescrambler timeout. This occurs when thepacket islonger than\n1.5ms.\n10:7 DESCRAM_TIMEOUT 1111, RW Descrambler Timeout:\nAdjust thedescrambler time outvalue. This value refers tothe\nrecovery time duetodescrambler unlock. Timer isinmsunits.\n6 FORCE_100_OK 0,RW Force 100-Mbps Good Link:\n1=Forces 100-Mbps good link.\n0=Normal operation.\n5 ENH_MLT3_DET_EN 1,RW Enhanced MLT-3 Detection Enable:\n1=Enable enhanced MLT-3 Detection.\n0=Normal operation.\n4 ENH_IPG_DET_EN 0,RW Enhanced Interpacket Gap Detection Enable:\n1=Enable enhanced interpacket gapdetection.\n0=Normal operation.\n3 BYPASS_4B5B_RX 0,RW Bypass 4B/5B Receive Decoder:\n1=Bypass 4B/5B decoder inreceive path.\n0=Normal operation.\n2 SCR_DIS 0,RW Disable Scrambler:\n1=Disable scrambler.\n0=Normal operation.\n1 ODD_NIBBLE_DETECT 0,RW Enable Odd Nibble Detection:\n1=Detect when anoddnumber ofnibbles isreceived.\n0=Normal operation.\n0 FAST_RX_DV 0,RW Fast RX_DV Enable:\n1=Enable fastRX_DV.\n0=Normal operation.\n90DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.35 Viterbi Module Configuration (VTM_CFG)\nTable 45.Viterbi Module Configuration (VTM_CFG), Address 0x0053\nBIT BITNAME DEFAULT DESCRIPTION\n15:4 RESERVED 0x205, RO RESERVED\n3:0 VTM_IDLE_CHECK_CNT_THR 0x5, RW Viterbi Detector IdleCount Threshold\nThreshold forconsecutive amount ofIdlesymbols forViterbi Idle\ndetector toassert IdleMode.\nDefault value 0x5isforIPG >=12.Setthisfield to0x4: forIPG <\n12.Please verify new register settings through system level tests if\nthisfield ischanged.\n8.6.36 Skew FIFO Status (SKEW_FIFO)\nTable 46.Skew FIFO Status (SKEW_FIFO), Address 0x0055\nBIT BITNAME DEFAULT DESCRIPTION\n15:8 RESERVED 0,RO RESERVED\n7:4 CH_B_SKEW 0,RO Skew ofRXchannel Btoalign symbols in#ofclock cycles.\n3:0 CH_A_SKEW 0,RO Skew ofRXchannel Atoalign symbols in#ofclock cycles.\n91DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.37 Strap Configuration Status Register 1(STRAP_STS1)\nTable 47.Strap Configuration Status Register 1(STRAP_STS1), Address 0x006E\nBIT BITNAME DEFAULT DESCRIPTION\n15 STRAP_MIRROR_EN Strap, RO Mirror Enable Strap:\n1=Port mirroring strapped toenable.\n0=Port mirroring strapped todisable.\n14 STRAP_LINK_DOWNSHIFT_EN Strap, RO Link Downshift Enable Strap:\n1=Link Downshift strapped toenable.\n0=Link Downshift strapped todisable.\n13 STRAP_CLK_OUT_DIS (PAP\nonly)Strap, RO Clock Output Disable Strap:\n1=Clock output strapped todisable.\n0=Clock output strapped toenable.\n12 STRAP_RGMII_DIS Strap, RO RGMII Disable Strap:\n1=RGMII strapped todisable.\n0=RGMII strapped toenable.\n11 RESERVED 0,RO RESERVED\n10 STRAP_AMDIX_DIS Strap, RO Auto-MDIX Disable Strap:\n1=Auto-MDIX strapped todisable.\n0=Auto-MDIX strapped toenable.\n9 STRAP_FORCE_MDI_X Strap, RO Force MDI/X Strap:\n1=Force MDIX strapped toenable.\n0=Force MDI strapped toenable.\n8 STRAP_HD_EN Strap, RO Half Duplex Enable Strap:\n1=Half Duplex strapped toenable.\n0=FullDuplex strapped toenable.\n7 STRAP_ANEG_DIS Strap, RO Auto-Negotiation Disable Strap:\n1=Auto-Negotiation strapped todisable.\n0=Auto-Negotiation strapped toenable.\n6:5 STRAP_ANEG_SEL (PAP) Strap, RO Speed Select Strap:\nSPEED_SEL[1:0] values from straps forPAP devices\nSee Speed Select Strap Details table.\n4:0 STRAP_PHY_ADD (PAP) Strap, RO PHY Address Strap forPAP:\nPHY address value from straps.\n6 RESERVED (RGZ) 0,RO RESERVED\n5 STRAP_SPEED_SEL (RGZ) Strap, RO SPEED_SEL value from strap forRGZ devices\nSee Speed Select Strap Details table.\n4 RESERVED 0,RO RESERVED\n3:0 STRAP_PHY_ADD (RGZ) Strap, RO PHY Address Strap forRGZ:\nPHY address value from straps.\n92DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.38 Strap Configuration Status Register 2(STRAP_STS2)\nTable 48.Strap Configuration Status Register 2(STRAP_STS2), Address 0x006F\nBIT BITNAME DEFAULT DESCRIPTION\n15:11 RESERVED 0,RO RESERVED\n10 STRAP_ FLD Strap, RO Fast Link Drop (FLD) Enable Strap:\n1=FLD strapped toenable.\n0=FLD strapped todisable.\n9 RESERVED 0,RO RESERVED\n8 RESERVED 0,RO RESERVED\n7 RESERVED 0,RO RESERVED\n6:4 RESERVED (PAP) 0,RO RESERVED\n6:4 STRAP_RGMII_CLK_SKEW_TX\n(RGZ)Strap, RO RGMII Transmit Clock Skew Strap:\nRGMII_TX_DELAY_CTRL[2:0] values from straps.\nSee RGMII Transmit Clock Skew Details table formore information.\n3 RESERVED 0,RO RESERVED\n2:0 RESERVED (PAP) 0,RO RESERVED\n2:0 STRAP_RGMII_CLK_SKEW_RX\n(RGZ)Strap, RO RGMII Receive Clock Skew Strap:\nRGMII_RX_DELAY_CTRL[2:0] values from straps.\nSee RGMII Transmit Clock Skew Details table formore information.\n8.6.39 BIST Control andStatus Register 1(BICSR1)\nTable 49.BIST Control andStatus Register 1(BICSR1), Address 0x0071\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PRBS_BYTE_CNT 0x0000, RO Holds thenumber oftotal bytes received bythePRBS checker.\nValue inthisregister islocked when write isdone toregister\nBICSR2 bit[0] orbit[1].\nThe count stops at0xFFFF when PRBS_COUNT_MODE inBISCR\nregister (0x0016) issetto0.\n8.6.40 BIST Control andStatus Register 2(BICSR2)\nTable 50.BIST Control andStatus Register 2(BICSR2), Address 0x0072\nBIT BITNAME DEFAULT DESCRIPTION\n15:11 Reserved 0x00, RO Ignored onRead\n10 PRBS_PKT_CNT_OVF 0,ROPRBS Checker Packet Count Overflow\nIfset,PRBS Packet counter hasreached overflow. Overflow is\ncleared when PRBS counters arecleared bysetting bit#1ofthis\nregister.\n9 PRBS_BYTE_CNT_OVF 0,ROPRBS Byte Count Overflow\nIfset,PRBS Byte counter hasreached overflow. Overflow iscleared\nwhen PRBS counters arecleared bysetting bit#1ofthisregister.\n8 Reserved 0,RO Ignore onRead\n7:0 PRBS_ERR_CNT 0x00, ROHolds number oferror bytes thatarereceived byPRBS checker.\nValue inthisregister islocked when write isdone tobit[0] orbit[1]\nWhen PRBS Count Mode settozero, count stops on0xFF (see\nregister 0x0016)\nNotes: Writing bit0generates alock signal forthePRBS counters.\nWriting bit1generates alock andclear signal forthePRBS\ncounters\n93DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.41 BIST Control andStatus Register 3(BICSR3)\nTable 51.BIST Control andStatus Register 3(BICSR3), Address 0x007B\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PKT_LEN_PRBS 0x05DC, RWLength ofthegenerated BIST packets. The value ofthisregister\ndefines thesize (inbytes) ofevery packet thatisgenerated bythe\nBIST. Default value is0x05DC, which isequal to1500 bytes.\nEach packet isappended with 13nibbles of0x5andthen 0xD5\n(SFD).\n8.6.42 BIST Control andStatus Register 4(BICSR4)\nTable 52.BIST Control andStatus Register 4(BICSR4), Address 0x007C\nBIT BITNAME DEFAULT DESCRIPTION\n15:8 RESERVED 0x00, RO RESERVED\n7:0 IPG_LEN 0x7D, RWInter Packet Gap (IPG) Length defines thesize ofthegap(inbytes)\nbetween any2successive packets generated bytheBIST. Default\nvalue is0x7D (equal to500bytes). Anincrement inthisfields value\ncorresponds toanaddition of4bytes totheIPG Length.\n94DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.43 RGMII Delay Control Register (RGMIIDCTL)\nThis register provides access totheRGMII delay controls.\nTable 53.RGMII Delay Control Register (RGMIIDCTL), Address 0x0086\nBIT BITNAME DEFAULT DESCRIPTION\n15:8 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n7:4 RGMII_TX_DELAY_CTRL RGZ: Strap, RW RGMII Transmit Clock Delay:\n1111: 4.00 ns\n1110: 3.75 ns\n1101: 3.50 ns\n1100: 3.25 ns\n1011: 3.00 ns\n1010: 2.75 ns\n1001: 2.50 ns\n1000: 2.25 ns\n0111: 2.00 ns\n0110: 1.75 ns\n0101: 1.50 ns\n0100: 1.25 ns\n0011: 1.00 ns\n0010: 0.75 ns\n0001: 0.50 ns\n0000: 0.25 nsPAP: 0111, RW\n3:0 RGMII_RX_DELAY_CTRL RGZ: Strap, RW RGMII Receive Clock Delay:\n1111: 4.00 ns\n1110: 3.75 ns\n1101: 3.50 ns\n1100: 3.25 ns\n1011: 3.00 ns\n1010: 2.75 ns\n1001: 2.50 ns\n1000: 2.25 ns\n0111: 2.00 ns\n0110: 1.75 ns\n0101: 1.50 ns\n0100: 1.25 ns\n0011: 1.00 ns\n0010: 0.75 ns\n0001: 0.50 ns\n0000: 0.25 nsPAP: 0111, RW\n8.6.44 PLL Clock-out Control Register (PLLCTL)\nTable 54.PLL Clock-out Control Register (PLLCTL), Address 0x00C6\nBIT BITNAME DEFAULT DESCRIPTION\n15:5 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n4 CLK_MUX 0,RW Internal Clock MUX Control:\n1=Configures analog CLK_OUT tobeTX_TCLK forcompliance\ntesting.\n0=Normal operation.\n3:0 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n8.6.45 Sync FIFO Control (SYNC_FIFO_CTRL)\nTable 55.Sync FIFO Control (SYNC_FIFO_CTRL), Address 0x00E9\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 RESERVED 0x9F22, RW RESERVED\n95DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.46 Loopback Configuration Register (LOOPCR)\nTable 56.Loopback Configuration Register (LOOPCR), Address 0x00FE\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 LOOP_CFG_VAL 1110 0111 0010\n0001, RWLoopback Configuration Value:\n1110 0111 0010 000: Configuration forloopback modes.\nAsoftware reset through bit14oftheControl Register (CTRL),\naddress 0x001F, isrequired after changes tothisregister value.\nOther values forthisregister arenotrecommended.\n8.6.47 DSP Feedforward Equalizer Configuration (DSP_FFE_CFG)\nCertain applications may need thisregister tobeconfigured to0x0E81 toimprove Short Cable performance.\nChanging thisregister to0x0E81, willnoteffect Long Cable performance.\nTable 57.DSP Feedforward Equalizer Configuration (DSP_FFE_CFG), Address 0x012C\nBIT BITNAME DEFAULT DESCRIPTION\n15:10 RESERVED 0000 11,RO RESERVED\n9:0 FFE_EQ 000010 1101,\nRWFFE Equalizer Configuration\nSetthisfield to101000 0001 when using cables oflength <=1m.\n96DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.48 Receive Configuration Register (RXFCFG)\nThis register provides receive configuration forWake-on-LAN (WoL).\nTable 58.Receive Configuration Register (RXFCFG), Address 0x0134\nBIT BITNAME DEFAULT DESCRIPTION\n15:12 RESERVED 0,RO RESERVED\n11 WOL_OUT_CLEAR 0,RW, SC Clear Wake-on-LAN Output:\nThis bitisonly applicable when configured forlevel mode.\n1=Clear Wake-on-LAN output\n10:9 WOL_OUT_STRETCH 00,RW Wake-on-LAN Output Stretch:\nIfWoL outisconfigured forpulse mode, thepulse length isdefined\nasthefollowing number of125-MHz clock cycles:\n11=64clock cycles\n10=32clock cycles\n01=16clock cycles\n00=8clock cycles\n8 WOL_OUT_MODE 0,RW Wake-on-LAN Output Mode:\n1=Level Mode. WoL iscleared byawrite toWOL_OUT_CLEAR\n(bit11).\n0=Pulse Mode. Pulse width isconfigured via\nWOL_OUT_STRETCH (bits 10:9).\n7 ENHANCED_MAC_SUPPORT 0,RW Enable Enhanced Receive Features:\n1=Enable forWake-on-LAN, CRC check, andReceive 1588\nindication.\n0=Normal operation.\n6 RESERVED 0,RO RESERVED\n5 SCRON_EN 0,RW Enable SecureOn Password:\n1=SecureOn Password enabled.\n0=SecureOn Password disabled.\n4 WAKE_ON_UCAST 0,RW Wake onUnicast Packet:\n1=Issue aninterrupt upon reception ofUnicast packet.\n0=Donotissue aninterrupt upon reception ofUnicast packet.\n3 RESERVED 0,RO RESERVED\n2 WAKE_ON_BCAST 1,RW Wake onBroadcast Packet:\n1=Issue aninterrupt upon reception ofBroadcast packet.\n0=Donotissue aninterrupt upon reception ofBroadcast packet.\n1 WAKE_ON_PATTERN 0,RW Wake onPattern Match:\n1=Issue aninterrupt upon pattern match.\n0=Donotissue aninterrupt upon pattern match.\n0 WAKE_ON_MAGIC 0,RW Wake onMagic Packet:\n1=Issue aninterrupt upon reception ofMagic packet.\n0=Donotissue aninterrupt upon reception ofMagic packet.\n97DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.49 Receive Status Register (RXFSTS)\nThis register provides status forreceive functionality.\nTable 59.Receive Status Register (RXFSTS), Address 0x0135\nBIT BITNAME DEFAULT DESCRIPTION\n15:8 RESERVED 0,RO RESERVED\n7 SFD_ERR 0,R0,LH,SC SFD Error:\n1=Packet with SFD error (without an0x5D SFD byte) received.\n0=NoSFD error seen.\n6 BAD_CRC 0,R0,LH,SC Bad CRC:\n1=Apacket with abadCRC was received.\n0=NobadCRC seen.\n5 SCRON_HACK 0,R0,LH,SC SecureOn Hack Attempt Flag:\n1=SecureOn Hack attempt seen.\n0=NoSecureOn Hack attempt seen.\n4 UCAST_RCVD 0,R0,LH,SC Unicast Packet Received:\n1=Avalid Unicast packet was received.\n0=Novalid Unicast packet was received.\n3 RESERVED 0,RO RESERVED\n2 BCAST_RCVD 0,R0,LH,SC Broadcast Packet Received:\n1=Avalid Broadcast packet was received.\n0=Novalid Broadcast packet was received.\n1 PATTERN_RCVD 0,R0,LH,SC Pattern Match Received:\n1=Avalid packet with theconfigured pattern was received.\n0=Novalid packet with theconfigured pattern was received.\n0 MAGIC_RCVD 0,R0,LH,SC Magic Packet Received:\n1=Avalid Magic packet was received.\n0=Novalid Magic packet was received.\n98DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.50 Pattern Match Data Register 1(RXFPMD1)\nTable 60.Pattern Match Data Register 1(RXFPMD1), Address 0x0136\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PMATCH_DATA_15_0 0,RW Bits15:0 ofPerfect Match Data -used forDA(destination address)\nmatch\n8.6.51 Pattern Match Data Register 2(RXFPMD2)\nTable 61.Pattern Match Data Register 2(RXFPMD2), address 0x0137\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PMATCH_DATA_31_16 0,RW Bits31:16 ofPerfect Match Data -used forDA(destination address)\nmatch\n8.6.52 Pattern Match Data Register 3(RXFPMD3)\nTable 62.Pattern Match Data Register 3(RXFPMD3), address 0x0138\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PMATCH_DATA_ 47_32 0,RW Bits47:32 ofPerfect Match Data -used forDA(destination address)\nmatch\n8.6.53 SecureOn Pass Register 2(RXFSOP1)\nTable 63.SecureOn Pass Register 1(RXFSOP1), Address 0x0139\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 SCRON_PASSWORD _15_0 0,RW Bits15:0 ofsecure-on password formagic packet)\n8.6.54 SecureOn Pass Register 2(RXFSOP2)\nTable 64.SecureOn Pass Register 2(RXFSOP2), Address 0x013A\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 SCRON_PASSWORD _31_16 0,RW Bits31:16 ofsecure-on password formagic packet\n8.6.55 SecureOn Pass Register 3(RXFSOP3)\nTable 65.SecureOn Pass Register 3(RXFSOP3), Address 0x013B\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 SCRON_PASSWORD _47_32 0,RW Bits47:32 ofsecure-on password formagic packet\n8.6.56 Receive Pattern Register 1(RXFPAT1)\nTable 66.Receive Pattern Register 1(RXFPAT1), Address 0x013C\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_0_1 0,RW Bytes 0(LSbyte) +1oftheconfigured pattern. Each byte canbe\nmasked separately through theRXF_PATTERN_BYTE_MASK\nregisters.\n8.6.57 Receive Pattern Register 2(RXFPAT2)\nTable 67.Receive Pattern Register 2(RXFPAT2), Address 0x013D\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_2_3 0,RW Bytes 2+3oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n99DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.58 Receive Pattern Register 3(RXFPAT3)\nTable 68.Receive Pattern Register 3(RXFPAT3), Address 0x013E\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_4_5 0,RW Bytes 4+5oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.59 Receive Pattern Register 4(RXFPAT4)\nTable 69.Receive Pattern Register 4(RXFPAT4), Address 0x013F\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_6_7 0,RW Bytes 6+7oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.60 Receive Pattern Register 5(RXFPAT5)\nTable 70.Receive Pattern Register 5(RXFPAT5), Address 0x0140\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_8_9 0,RW Bytes 8+9oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.61 Receive Pattern Register 6(RXFPAT6)\nTable 71.Receive Pattern Register 6(RXFPAT6), Address 0x0141\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_10_11 0,RW Bytes 10+11oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.62 Receive Pattern Register 7(RXFPAT7)\nTable 72.Receive Pattern Register 7(RXFPAT7), Address 0x0142\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_12_13 0,RW Bytes 12+13oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.63 Receive Pattern Register 8(RXFPAT8)\nTable 73.Receive Pattern Register 8(RXFPAT8), Address 0x0143\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_14_15 0,RW Bytes 014+15oftheconfigured pattern. Each byte canbe\nmasked separately through theRXF_PATTERN_BYTE_MASK\nregisters.\n8.6.64 Receive Pattern Register 9(RXFPAT9)\nTable 74.Receive Pattern Register 9(RXFPAT9), Address 0x0144\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_16_17 0,RW. Bytes 16+17oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n100DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.65 Receive Pattern Register 10(RXFPAT10)\nTable 75.Receive Pattern Register 10(RXFPAT10), Address 0x0145\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_18_19 0,RW Bytes 18+19oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.66 Receive Pattern Register 11(RXFPAT11)\nTable 76.Receive Pattern Register 11(RXFPAT11), Address 0x0146\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_20_21 0,RW Bytes 20+21oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.67 Receive Pattern Register 12(RXFPAT12)\nTable 77.Receive Pattern Register 12(RXFPAT12), Address 0x0147\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_22_23 0,RW Bytes 22+23oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.68 Receive Pattern Register 13(RXFPAT13)\nTable 78.Receive Pattern Register 13(RXFPAT13), Address 0x0148\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_24_25 0,RW Bytes 24+25oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.69 Receive Pattern Register 14(RXFPAT14)\nTable 79.Receive Pattern Register 14(RXFPAT14), Address 0x0149\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_26_27 0,RW Bytes 26+27oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.70 Receive Pattern Register 15(RXFPAT15)\nTable 80.Receive Pattern Register 15(RXFPAT15), address 0x014A\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_28_29 0,RW Bytes 28+29oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.71 Receive Pattern Register 16(RXFPAT16)\nTable 81.Receive Pattern Register 16(RXFPAT16), Address 0x014B\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_30_31 0,RW Bytes 30+31oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n101DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.72 Receive Pattern Register 17(RXFPAT17)\nTable 82.Receive Pattern Register 17(RXFPAT17), Address 0x014C\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_32_33 0,RW Bytes 32+33oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.73 Receive Pattern Register 18(RXFPAT18)\nTable 83.Receive Pattern Register 18(RXFPAT18), Address 0x014D\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_34_35 0,RW Bytes 34+35oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.74 Receive Pattern Register 19(RXFPAT19)\nTable 84.Receive Pattern Register 19(RXFPAT19), Address 0x014E\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_36_37 0,RW Bytes 36+37oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.75 Receive Pattern Register 20(RXFPAT20)\nTable 85.Receive Pattern Register 20(RXFPAT20), Address 0x014F\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_38_39 0,RW Bytes 38+39oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.76 Receive Pattern Register 21(RXFPAT21)\nTable 86.Receive Pattern Register 21(RXFPAT21), Address 0x0150\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_38_39 0,RW Bytes 38+39oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.77 Receive Pattern Register 22(RXFPAT22)\nTable 87.Receive Pattern Register 22(RXFPAT22), Address 0x0151\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_42_43 0,RW Bytes 42+43oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.78 Receive Pattern Register 23(RXFPAT23)\nTable 88.Receive Pattern Register 23(RXFPAT23), Address 0x0152\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_44_45 0,RW Bytes 44+45oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n102DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.79 Receive Pattern Register 24(RXFPAT24)\nTable 89.Receive Pattern Register 24(RXFPAT24), Address 0x0153\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_46_47 0,RW Bytes 46+47oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.80 Receive Pattern Register 25(RXFPAT25)\nTable 90.Receive Pattern Register 25(RXFPAT25), Address 0x0154\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_48_49 0,RW Bytes 48+49oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.81 Receive Pattern Register 26(RXFPAT26)\nTable 91.Receive Pattern Register 26(RXFPAT26), Address 0x0155\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_50_51 0,RW Bytes 50+51oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.82 Receive Pattern Register 27(RXFPAT27)\nTable 92.Receive Pattern Register 27(RXFPAT27), Address 0x0156\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_52_53 0,RW Bytes 52+53oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.83 Receive Pattern Register 28(RXFPAT28)\nTable 93.Receive Pattern Register 28(RXFPAT28), Address 0x0157\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_54_55 0,RW Bytes 54+55oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.84 Receive Pattern Register 29(RXFPAT29)\nTable 94.Receive Pattern Register 29(RXFPAT29), Address 0x0158\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_56_57 0,RW Bytes 56+57oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.85 Receive Pattern Register 30(RXFPAT30)\nTable 95.Receive Pattern Register 30(RXFPAT30), Address 0x0159\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_58_59 0,RW Bytes 58+59oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n103DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.86 Receive Pattern Register 31(RXFPAT31)\nTable 96.Receive Pattern Register 31(RXFPAT31), Address 0x015A\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_0_1 0,RW Bytes 60+61oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.87 Receive Pattern Register 32(RXFPAT32)\nTable 97.Receive Pattern Register 32(RXFPAT32), Address 0x015B\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_62_63 0,RW Bytes 62+63oftheconfigured pattern. Each byte canbemasked\nseparately through theRXF_PATTERN_BYTE_MASK registers.\n8.6.88 Receive Pattern Byte Mask Register 1(RXFPBM1)\nTable 98.Receive Pattern Byte Mask Register 1(RXFPBM1), Address 0x015C\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_\nMASK_0_150,RW Masks forbytes 0to15ofthepattern. A1indicates amask forthe\nassociated byte.\n8.6.89 Receive Pattern Byte Mask Register 2(RXFPBM2)\nTable 99.Receive Pattern Byte Mask Register 2(RXFPBM2), Address 0x015D\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_\nMASK_16_310,RW Masks forbytes 16to31ofthepattern. A1indicates amask forthe\nassociated byte.\n8.6.90 Receive Pattern Byte Mask Register 3(RXFPBM3)\nTable 100. Receive Pattern Byte Mask Register 3(RXFPBM3), Address 0x015E\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_\nMASK_32_470,RW Masks forbytes 32to47ofthepattern. A1indicates amask forthe\nassociated byte.\n8.6.91 Receive Pattern Byte Mask Register 4(RXFPBM4)\nTable 101. Receive Pattern Byte Mask Register 4(RXFPBM4), Address 0x015F\nBIT BITNAME DEFAULT DESCRIPTION\n15:0 PATTERN_BYTES_\nMASK_48_630,RW Masks forbytes 48to63ofthepattern. A1indicates amask forthe\nassociated byte.\n8.6.92 Receive Pattern Control (RXFPATC)\nTable 102. Receive Status Register (RXFSTS), Address 0x0161\nBIT BITNAME DEFAULT DESCRIPTION\n15:6 RESERVED 0,RO RESERVED: Writes ignored, read as0.\n5:0 PATTERN_START_POINT 0,RW Number ofbytes after SFD where comparison oftheRXpacket to\ntheconfigured pattern begins:\n111111 -Start compare inthe64th byte after SFD\n000000 -Start compare inthe1stbyte after SFD\n104DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.93 I/OConfiguration (IO_MUX_CFG)\nTable 103. I/OConfiguration (IO_MUX_CFG), Address 0x0170\nBIT BITNAME DEFAULT DESCRIPTION\n15:13 RESERVED 0,RO RESERVED\n12:8 CLK_O_SEL 01100, RW Clock Output Select:\n01101 -11111: RESERVED\n01100: Reference clock (synchronous toXIinput clock)\n01011: Channel Dtransmit clock\n01010: Channel Ctransmit clock\n01001: Channel Btransmit clock\n01000: Channel Atransmit clock\n00111: Channel Dreceive clock divided by5\n00110: Channel Creceive clock divided by5\n00101: Channel Breceive clock divided by5\n00100: Channel Areceive clock divided by5\n00011: Channel Dreceive clock\n00010: Channel Creceive clock\n00001: Channel Breceive clock\n00000: Channel Areceive clock\n7 RESERVED 0,RO RESERVED\n6 CLK_O_DISABLE PAP: Strap, RW\nRGZ: 0,RWClock Output Disable:\n1=Disable clock output onCLK_OUT pin.\n0=Enable clock output onCLK_OUT pin.\n5 RESERVED 0,RO RESERVED\n4:0 IO_IMPEDANCE_CTRL TRIM ,RW Impedance Control forMAC I/Os:\nOutput impedance approximate range from 35-70Ωin32steps.\nLowest being 11111 andhighest being 00000. Range andStep size\nwillvary with process.\nDefault issetto50Ωbytrim. Butthedefault register value canvary\nbyprocess. Non default values ofMAC I/Oimpedance canbeused\nbased ontrace impedance. Mismatch between device andtrace\nimpedance cancause voltage overshoot andundershoot.\n105DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.94 GPIO Mux Control Register 1(GPIO_MUX_CTRL1)\nThis register isonly available forPAP devices. Itisnotapplicable toRGZ devices.\nTable 104. GPIO Mux Control Register 1(GPIO_MUX_CTRL1), Address 0x0171\nBIT BITNAME DEFAULT DESCRIPTION\n15:12 RX_D7_GPIO_CTRL RW, 0000 RX_D7 GPIO Control:\n1010 -1111: RESERVED\n1001: Constant \'1\'\n1000: Constant \'0\'\n0111: PRBS Errors /Loss ofSync\n0110: LED_3\n0101: RESERVED\n0100: Energy Detect (1000Base-T and100Base-TX only)\n0011: WOL\n0010: 1588 RXSFD\n0001: 1588 TXSFD\n0000: RX_D7\n11:8 RX_D6_GPIO_CTRL RW, 0000 RX_D6 GPIO Control:\n1010 -1111: RESERVED\n1001: Constant \'1\'\n1000: Constant \'0\'\n0111: PRBS Errors /Loss ofSync\n0110: LED_3\n0101: RESERVED\n0100: Energy Detect (1000Base-T and100Base-TX only)\n0011: WOL\n0010: 1588 RXSFD\n0001: 1588 TXSFD\n0000: RX_D6\n7:4 RX_D5_GPIO_CTRL RW, 0000 RX_D5 GPIO Control:\n1010 -1111: RESERVED\n1001: Constant \'1\'\n1000: Constant \'0\'\n0111: PRBS Errors /Loss ofSync\n0110: LED_3\n0101: RESERVED\n0100: Energy Detect (1000Base-T and100Base-TX only)\n0011: WOL\n0010: 1588 RXSFD\n0001: 1588 TXSFD\n0000: RX_D5\n106DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTable 104. GPIO Mux Control Register 1(GPIO_MUX_CTRL1), Address 0x0171 (continued)\nBIT BITNAME DEFAULT DESCRIPTION\n3:0 RX_D4_GPIO_CTRL RW, 0000 RX_D4 GPIO Control:\n1010 -1111: RESERVED\n1001: Constant \'1\'\n1000: Constant \'0\'\n0111: PRBS Errors /Loss ofSync\n0110: LED_3\n0101: RESERVED\n0100: Energy Detect (1000Base-T and100Base-TX only)\n0011: WOL\n0010: 1588 RXSFD\n0001: 1588 TXSFD\n0000: RX_D4\n107DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.95 GPIO Mux Control Register 2(GPIO_MUX_CTRL2)\nThis description isonly for PAP devices. For RGZ devices, refer toGPIO Mux Control Register\n(GPIO_MUX_CTRL)\nTable 105. GPIO Mux Control Register 2(GPIO_MUX_CTRL2), Address 0x0172\nBIT BITNAME DEFAULT DESCRIPTION\n15:12 RESERVED 0,RO RESERVED\n11:8 CRS_GPIO_CTRL RW, 0000 CRS GPIO Control:\n1010 -1111: RESERVED\n1001: Constant \'1\'\n1000: Constant \'0\'\n0111: PRBS Errors /Loss ofSync\n0110: LED_3\n0101: RESERVED\n0100: Energy Detect (1000Base-T and100Base-TX only)\n0011: WOL\n0010: 1588 RXSFD\n0001: 1588 TXSFD\n0000: CRS\n7:4 COL_GPIO_CTRL RW, 0000 COL GPIO Control:\n1010 -1111: RESERVED\n1001: Constant \'1\'\n1000: Constant \'0\'\n0111: PRBS Errors /Loss ofSync\n0110: LED_3\n0101: RESERVED\n0100: Energy Detect (1000Base-T and100Base-TX only)\n0011: WOL\n0010: 1588 RXSFD\n0001: 1588 TXSFD\n0000: COL\n3:0 RX_ER_GPIO_CTRL RW, 0000 RX_ER GPIO Control:\n1010 -1111: RESERVED\n1001: Constant \'1\'\n1000: Constant \'0\'\n0111: PRBS Errors /Loss ofSync\n0110: LED_3\n0101: RESERVED\n0100: Energy Detect (1000Base-T and100Base-TX only)\n0011: WOL\n0010: 1588 RXSFD\n0001: 1588 TXSFD\n0000: RX_ER\n108DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.96 GPIO Mux Control Register (GPIO_MUX_CTRL)\nThis description isonly forRGZ devices. For PAP devices refer toGPIO Mux Control Register 2\n(GPIO_MUX_CTRL2)\nTable 106. GPIO Mux Control Register (GPIO_MUX_CTRL), Address 0x0172\nBIT BITNAME DEFAULT DESCRIPTION\n15:8 RESERVED 0,RO RESERVED\n7:4 GPIO_1_CTRL RW, 0000 GPIO_1 Control:\n1010 -1111: RESERVED\n1001: Constant 1\n1000: Constant 0\n0111: PRBS Errors /Loss ofSync\n0110: LED_3\n0101: RESERVED\n0100: Energy Detect (1000Base-T and100Base-TX only)\n0011: WOL\n0010: 1588 RXSFD\n0001: 1588 TXSFD\n0000: COL\n3:0 GPIO_0_CTRL RW, 0000 GPIO_0 Control:\n1010 -1111: RESERVED\n1001: Constant 1\n1000: Constant 0\n0111: PRBS Errors /Loss ofSync\n0110: LED_3\n0101: RESERVED\n0100: Energy Detect (1000Base-T and100Base-TX only)\n0011: WOL\n0010: 1588 RXSFD\n0001: 1588 TXSFD\n0000: RX_ER\n109DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.97 TDR General Configuration Register 1(TDR_GEN_CFG1)\nTable 107. TDR General Configuration Register 1(TDR_GEN_CFG1), Address 0x0180\nBIT BITNAME DEFAULT DESCRIPTION\n15:13 RESERVED 0,RO RESERVED\n12 TDR_CH_CD_BYPASS 0,RW TDR Bypass forChannel CandD:\n1=Bypass channel CandDinTDR tests.\n0=Normal operation.\n11 TDR_CROSS_MODE_DIS 0,RW Disable TDR Cross Mode:\n1=Disable cross mode option. Donotcheck cross channels. Only\nlisten tothechannel being used fortransmit.\n0=Normal operation.\n10 TDR_NLP_CHECK 1,RW TDR NLP Check:\n1=Check forNLPs during silence.\n0=Normal operation.\n9:7 TDR_AVG_NUM 110, RW Number OfTDR Cycles toAverage:\n111: RESERVED: Writes ignored, read as0.\n110: 64TDR cycles\n101: 32TDR cycles\n100: 16TDR cycles\n011: 8TDR cycles\n010: 4TDR cycles\n001: 2TDR cycles\n000: 1TDR cycle\n6:4 TDR_SEG_NUM 101, RW Setthenumber ofTDR segments tocheck.\n3:0 TDR_CYCLE_TIME 010, RW Setthetime foreach TDR cycle. Value ismeasured in\nmicroseconds.\n8.6.98 TDR Peak Locations Register 1(TDR_PEAKS_LOC_1)\nTable 108. TDR Peak Locations Register 1(TDR_PEAKS_LOC_1), Address 0x0190\nBIT BITNAME DEFAULT DESCRIPTION\n15:8 TDR_PEAKS_LOC_A_1 0,RO Location ofthesecond peak discovered bytheTDR mechanism on\nchannel A.The value ofthese bitsistranslated intodistance from\nthePHY.\n7:0 TDR_PEAKS_LOC_A_0 0,RO Location ofthefirstpeak discovered bytheTDR mechanism on\nchannel A.The value ofthese bitsistranslated intodistance from\nthePHY.\n8.6.99 TDR Peak Locations Register 2(TDR_PEAKS_LOC_2)\nTable 109. TDR Peak Locations Register 2(TDR_PEAKS_LOC_2), Address 0x0191\nBIT BITNAME DEFAULT DESCRIPTION\n15:8 TDR_PEAKS_LOC_A_3 0,RO Location ofthefourth peak discovered bytheTDR mechanism on\nchannel A.The value ofthese bitsistranslated intodistance from\nthePHY.\n7:0 TDR_PEAKS_LOC_A_2 0,RO Location ofthethird peak discovered bytheTDR mechanism on\nchannel A.The value ofthese bitsistranslated intodistance from\nthePHY.\n110DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.100 TDR Peak Locations Register 3(TDR_PEAKS_LOC_3)\nTable 110. TDR Peak Locations Register 3(TDR_PEAKS_LOC_3), Address 0x0192\nBIT BITNAME DEFAULT DESCRIPTION\n15:8 TDR_PEAKS_LOC_B_0 0,RO Location ofthefirstpeak discovered bytheTDR mechanism on\nchannel B.The value ofthese bitsistranslated intodistance from\nthePHY.\n7:0 TDR_PEAKS_LOC_A_4 0,RO Location ofthefifthpeak discovered bytheTDR mechanism on\nchannel A.The value ofthese bitsistranslated intodistance from\nthePHY.\n8.6.101 TDR Peak Locations Register 4(TDR_PEAKS_LOC_4)\nTable 111. TDR Peak Locations Register 4(TDR_PEAKS_LOC_4), Address 0x0193\nBIT BITNAME DEFAULT DESCRIPTION\n15:8 TDR_PEAKS_LOC_B_2 0,RO Location ofthethird peak discovered bytheTDR mechanism on\nchannel B.The value ofthese bitsistranslated intodistance from\nthePHY.\n7:0 TDR_PEAKS_LOC_B_1 0,RO Location ofthesecond peak discovered bytheTDR mechanism on\nchannel B.The value ofthese bitsistranslated intodistance from\nthePHY.\n8.6.102 TDR Peak Locations Register 5(TDR_PEAKS_LOC_5)\nTable 112. TDR Peak Locations Register 5(TDR_PEAKS_LOC_5), Address 0x0194\nBIT BITNAME DEFAULT DESCRIPTION\n15:8 TDR_PEAKS_LOC_B_4 0,RO Location ofthefifthpeak discovered bytheTDR mechanism on\nchannel B.The value ofthese bitsistranslated intodistance from\nthePHY.\n7:0 TDR_PEAKS_LOC_B_3 0,RO Location ofthefourth peak discovered bytheTDR mechanism on\nchannel B.The value ofthese bitsistranslated intodistance from\nthePHY.\n8.6.103 TDR Peak Locations Register 6(TDR_PEAKS_LOC_6)\nTable 113. TDR Peak Locations Register 6(TDR_PEAKS_LOC_6), Address 0x0195\nBIT BITNAME DEFAULT DESCRIPTION\n15:8 TDR_PEAKS_LOC_C_1 0,RO Location ofthesecond peak discovered bytheTDR mechanism on\nchannel C.The value ofthese bitsistranslated intodistance from\nthePHY.\n7:0 TDR_PEAKS_LOC_C_0 0,RO Location ofthefirstpeak discovered bytheTDR mechanism on\nchannel C.The value ofthese bitsistranslated intodistance from\nthePHY.\n8.6.104 TDR Peak Locations Register 7(TDR_PEAKS_LOC_7)\nTable 114. TDR Peak Locations Register 7(TDR_PEAKS_LOC_7), Address 0x0196\nBIT BITNAME DEFAULT DESCRIPTION\n15:8 TDR_PEAKS_LOC_C_3 0,RO Location ofthefourth peak discovered bytheTDR mechanism on\nchannel C.The value ofthese bitsistranslated intodistance from\nthePHY.\n7:0 TDR_PEAKS_LOC_C_2 0,RO Location ofthethird peak discovered bytheTDR mechanism on\nchannel C.The value ofthese bitsistranslated intodistance from\nthePHY.\n111DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.105 TDR Peak Locations Register 8(TDR_PEAKS_LOC_8)\nTable 115. TDR Peak Locations Register 8(TDR_PEAKS_LOC_8), Address 0x0197\nBIT BITNAME DEFAULT DESCRIPTION\n15:8 TDR_PEAKS_LOC_D_0 0,RO Location ofthefirstpeak discovered bytheTDR mechanism on\nchannel D.The value ofthese bitsistranslated intodistance from\nthePHY.\n7:0 TDR_PEAKS_LOC_C_4 0,RO Location ofthefifthpeak discovered bytheTDR mechanism on\nchannel C.The value ofthese bitsistranslated intodistance from\nthePHY.\n8.6.106 TDR Peak Locations Register 9(TDR_PEAKS_LOC_9)\nTable 116. TDR Peak Locations Register 9(TDR_PEAKS_LOC_9), Address 0x0198\nBIT BITNAME DEFAULT DESCRIPTION\n15:8 TDR_PEAKS_LOC_D_2 0,RO Location ofthethird peak discovered bytheTDR mechanism on\nchannel D.The value ofthese bitsistranslated intodistance from\nthePHY.\n7:0 TDR_PEAKS_LOC_D_1 0,RO Location ofthesecond peak discovered bytheTDR mechanism on\nchannel D.The value ofthese bitsistranslated intodistance from\nthePHY.\n8.6.107 TDR Peak Locations Register 10(TDR_PEAKS_LOC_10)\nTable 117. TDR Peak Locations Register 10(TDR_PEAKS_LOC_10), Address 0x0199\nBIT BITNAME DEFAULT DESCRIPTION\n15:8 TDR_PEAKS_LOC_D_4 0,RO Location ofthefifthpeak discovered bytheTDR mechanism on\nchannel D.The value ofthese bitsistranslated intodistance from\nthePHY.\n7:0 TDR_PEAKS_LOC_D_3 0,RO Location ofthefourth peak discovered bytheTDR mechanism on\nchannel D.The value ofthese bitsistranslated intodistance from\nthePHY.\n8.6.108 TDR Peak Amplitudes Register 1(TDR_PEAKS_AMP_1)\nTable 118. TDR Peak Amplitudes Register 1(TDR_PEAKS_AMP_1), Address 0x019A\nBIT BITNAME DEFAULT DESCRIPTION\n15 RESERVED 0,RO RESERVED\n14:8 TDR_PEAKS_AMP_A_1 0,RO Amplitude ofthesecond peak discovered bytheTDR mechanism\nonchannel A.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n7 RESERVED 0,RO RESERVED\n6:0 TDR_PEAKS_AMP_A_0 0,RO Amplitude ofthefirstpeak discovered bytheTDR mechanism on\nchannel A.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n8.6.109 TDR Peak Amplitudes Register 2(TDR_PEAKS_AMP_2)\nTable 119. TDR Peak Amplitudes Register 2(TDR_PEAKS_AMP_2), Address 0x019B\nBIT BITNAME DEFAULT DESCRIPTION\n15 RESERVED 0,RO RESERVED\n14:8 TDR_PEAKS_AMP_A_3 0,RO Amplitude ofthefourth peak discovered bytheTDR mechanism on\nchannel A.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n112DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTable 119. TDR Peak Amplitudes Register 2(TDR_PEAKS_AMP_2), Address 0x019B (continued)\nBIT BITNAME DEFAULT DESCRIPTION\n7 RESERVED 0,RO RESERVED\n6:0 TDR_PEAKS_AMP_A_2 0,RO Amplitude ofthethird peak discovered bytheTDR mechanism on\nchannel A.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n8.6.110 TDR Peak Amplitudes Register 3(TDR_PEAKS_AMP_3)\nTable 120. TDR Peak Amplitudes Register 3(TDR_PEAKS_AMP_3), Address 0x019C\nBIT BITNAME DEFAULT DESCRIPTION\n15 RESERVED 0,RO RESERVED\n14:8 TDR_PEAKS_AMP_B_0 0,RO Amplitude ofthefirstpeak discovered bytheTDR mechanism on\nchannel B.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n7 RESERVED 0,RO RESERVED\n6:0 TDR_PEAKS_AMP_A_4 0,RO Amplitude ofthefifthpeak discovered bytheTDR mechanism on\nchannel A.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n8.6.111 TDR Peak Amplitudes Register 4(TDR_PEAKS_AMP_4)\nTable 121. TDR Peak Amplitudes Register 4(TDR_PEAKS_AMP_4), Address 0x019D\nBIT BITNAME DEFAULT DESCRIPTION\n15 RESERVED 0,RO RESERVED\n14:8 TDR_PEAKS_AMP_B_2 0,RO Amplitude ofthethird peak discovered bytheTDR mechanism on\nchannel B.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n7 RESERVED 0,RO RESERVED\n6:0 TDR_PEAKS_AMP_B_1 0,RO Amplitude ofthesecond peak discovered bytheTDR mechanism\nonchannel B.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n8.6.112 TDR Peak Amplitudes Register 5(TDR_PEAKS_AMP_5)\nTable 122. TDR Peak Amplitudes Register 5(TDR_PEAKS_AMP_5), Address 0x019E\nBIT BITNAME DEFAULT DESCRIPTION\n15 RESERVED 0,RO RESERVED\n14:8 TDR_PEAKS_AMP_B_4 0,RO Amplitude ofthefifthpeak discovered bytheTDR mechanism on\nchannel B.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n7 RESERVED 0,RO RESERVED\n6:0 TDR_PEAKS_AMP_B_3 0,RO Amplitude ofthefourth peak discovered bytheTDR mechanism on\nchannel B.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n8.6.113 TDR Peak Amplitudes Register 6(TDR_PEAKS_AMP_6)\nTable 123. TDR Peak Amplitudes Register 6(TDR_PEAKS_AMP_6), Address 0x019F\nBIT BITNAME DEFAULT DESCRIPTION\n15 RESERVED 0,RO RESERVED\n113DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTable 123. TDR Peak Amplitudes Register 6(TDR_PEAKS_AMP_6), Address 0x019F (continued)\nBIT BITNAME DEFAULT DESCRIPTION\n14:8 TDR_PEAKS_AMP_C_1 0,RO Amplitude ofthesecond peak discovered bytheTDR mechanism\nonchannel C.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n7 RESERVED 0,RO RESERVED\n6:0 TDR_PEAKS_AMP_C_0 0,RO Amplitude ofthefirstpeak discovered bytheTDR mechanism on\nchannel C.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n8.6.114 TDR Peak Amplitudes Register 7(TDR_PEAKS_AMP_7)\nTable 124. TDR Peak Amplitudes Register 7(TDR_PEAKS_AMP_7), Address 0x01A0\nBIT BITNAME DEFAULT DESCRIPTION\n15 RESERVED 0,RO RESERVED\n14:8 TDR_PEAKS_AMP_C_3 0,RO Amplitude ofthefourth peak discovered bytheTDR mechanism on\nchannel C.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n7 RESERVED 0,RO RESERVED\n6:0 TDR_PEAKS_AMP_C_2 0,RO Amplitude ofthethird peak discovered bytheTDR mechanism on\nchannel C.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n8.6.115 TDR Peak Amplitudes Register 8(TDR_PEAKS_AMP_8)\nTable 125. TDR Peak Amplitudes Register 8(TDR_PEAKS_AMP_8), Address 0x01A1\nBIT BITNAME DEFAULT DESCRIPTION\n15 RESERVED 0,RO RESERVED\n14:8 TDR_PEAKS_AMP_D_0 0,RO Amplitude ofthefirstpeak discovered bytheTDR mechanism on\nchannel D.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n7 RESERVED 0,RO RESERVED\n6:0 TDR_PEAKS_AMP_C_4 0,RO Amplitude ofthefifthpeak discovered bytheTDR mechanism on\nchannel C.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n8.6.116 TDR Peak Amplitudes Register 9(TDR_PEAKS_AMP_9)\nTable 126. TDR Peak Amplitudes Register 9(TDR_PEAKS_AMP_9), Address 0x01A2\nBIT BITNAME DEFAULT DESCRIPTION\n15 RESERVED 0,RO RESERVED\n14:8 TDR_PEAKS_AMP_D_2 0,RO Amplitude ofthethird peak discovered bytheTDR mechanism on\nchannel D.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n7 RESERVED 0,RO RESERVED\n6:0 TDR_PEAKS_AMP_D_1 0,RO Amplitude ofthesecond peak discovered bytheTDR mechanism\nonchannel D.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n114DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated8.6.117 TDR Peak Amplitudes Register 10(TDR_PEAKS_AMP_10)\nTable 127. TDR Peak Amplitudes Register 10(TDR_PEAKS_AMP_10), Address 0x01A3\nBIT BITNAME DEFAULT DESCRIPTION\n15 RESERVED 0,RO RESERVED\n14:8 TDR_PEAKS_AMP_D_4 0,RO Amplitude ofthefifthpeak discovered bytheTDR mechanism on\nchannel D.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n7 RESERVED 0,RO RESERVED\n6:0 TDR_PEAKS_AMP_D_3 0,RO Amplitude ofthefourth peak discovered bytheTDR mechanism on\nchannel D.The value ofthese bitsistranslated intotype ofcable\nfault and-or interference.\n8.6.118 TDR General Status (TDR_GEN_STATUS)\nTable 128. TDR General Status (TDR_GEN_STATUS), Address 0x01A4\nBIT BITNAME DEFAULT DESCRIPTION\n15:12 RESERVED 0,RO RESERVED\n11 TDR_P_LOC_CROSS_MODE_D 0,RO Cross Detect onChannel D:\n1=Cross reflection detected onchannel D.Indicates ashort\nbetween channels.\n0=Nocross reflection detected.\n10 TDR_P_LOC_CROSS_MODE_C 0,RO Cross Detect onChannel C:\n1=Cross reflection detected onchannel C.Indicates ashort\nbetween channels.\n0=Nocross reflection detected.\n9 TDR_P_LOC_CROSS_MODE_B 0,RO Cross Detect onChannel B:\n1=Cross reflection detected onchannel B.Indicates ashort\nbetween channels.\n0=Nocross reflection detected.\n8 TDR_P_LOC_CROSS_MODE_A 0,RO Cross Detect onChannel A:\n1=Cross reflection detected onchannel A.Indicates ashort\nbetween channels.\n0=Nocross reflection detected.\n7 TDR_P_LOC_OVERFLOW_D 0,RO Peak Overflow onChannel D:\n1=More than 5reflections were detected onchannel D.\n0=Normal operation.\n6 TDR_P_LOC_OVERFLOW_C 0,RO Peak Overflow onChannel C:\n1=More than 5reflections were detected onchannel C.\n0=Normal operation.\n5 TDR_P_LOC_OVERFLOW_B 0,RO Peak Overflow onChannel B:\n1=More than 5reflections were detected onchannel B.\n0=Normal operation.\n4 TDR_P_LOC_OVERFLOW_A 0,RO Peak Overflow onChannel A:\n1=More than 5reflections were detected onchannel A.\n0=Normal operation.\n3:0 RESERVED 0,RO RESERVED\n8.6.119 Programmable Gain Register (PROG_GAIN)\nTable 129. Programmable Gain (PROG_GAIN), Address 0x01D5\nBIT BITNAME DEFAULT DESCRIPTION\n15:4 RESERVED 1111 0101\n0000, RWRESERVED\n3 UNF_FUNC_MODE 0,RW ForForce Mode Only\n1=Sets required swing level forcompliance testing.\n0=Normal operation.\n115DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTable 129. Programmable Gain (PROG_GAIN), Address 0x01D5 (continued)\nBIT BITNAME DEFAULT DESCRIPTION\n2 RESERVED 0,RW RESERVED\n1 SGMII_TX_POL_IN 0,RW SGMII TXBus Polarity Invert\n1=Invert Polarity\n0=Normal Polarity\n0 SGMII_RX_POL_IN 0,RW SGMII RXBus Polarity Invert\n1=Invert Polarity\n0=Normal Polarity\nDP83867\n10/100/1000 Mbps\nEthernet Physical LayerEthernet MAC Magnetics RJ-45\nStatus\nLEDs25 MHz\nCrystal or OscillatorMII (PAP)\nGMII (PAP)\nRGMII (PAP, RGZ)10BASE-Te\n100BASE-TX\n1000BASE-T\n116DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe DP83867 isasingle port 10/100/1000 Ethernet PHY. Itsupports connections toanEthernet MAC viaRGMII\norGMII. Connections totheEthernet media aremade viatheIEEE 802.3 defined Media Dependent Interface.\nDP83867IRRGZ/CRRGZ support only RGMII.\nWhen using thedevice forEthernet application, itisnecessary tomeet certain requirements fornormal operation\nofthedevice. The following typical application and design requirements can beused forselecting appropriate\ncomponent values forDP83867.\n9.2 Typical Application\nFigure 30.Typical DP83867 Application\n9.2.1 Design Requirements\nThe design requirements fortheDP83867 are:\n•VDDA2P5 =2.5V\n•VDD1P1 (PAP) =1.1V\n•VDD1P0 (RGZ) =1.0V\n•VDDIO =3.3V,2.5V,or1.8V\n•Clock Input =25MHz\nTD_P_A\n75\r0.1µF75\r 75\r 75\r0.1µF 0.1µF 0.1µFTD_M_A\nTD_P_B\nTD_M_B\nTD_P_C\nTD_M_C\nTD_P_D\nTD_M_DDP83867 Magnetics RJ-45 Connector\n1nF\n2kVPin 1\nPin 2\nPin 3\nPin 6\nPin 4\nPin 5\nPin 7\nPin 8\n117DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTypical Application (continued)\n9.2.1.1 Cable Line Driver\nThe linedriver implementation isdesigned tosupport simple connections tothetransformer and theconnector.\nThe DP83867 includes integrated terminations sonoexternal termination resistors arerequired.\nThe connection diagram forthecable linedriver isshown inFigure 31.\n(1) Each center tapontheside connected tothePHY, must beisolated from oneanother andconnected toground viaa\ndecoupling capacitor (0.1 µFrecommended).\n(2) Pulse Electronics part, HX5008FNL isrecommended foradiscrete magnetics solution.\nFigure 31.Magnetics Connections\nMagnetic isolation used with theDP83867 can either beadiscrete solution orintegrated with theRJ-45\nconnector. Refer toTable 130fortheelectrical requirements.\nTable 130. Magnetic Isolation Requirements\nPARAMETER TEST CONDITIONS TYP UNIT\nTurns Ratio ±2%Tolerance 1:1 -\nOpen Circuit Inductance - 320to350 µH\nInsertion Loss 1-100 MHz -1 dB\n118DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedTypical Application (continued)\nTable 130. Magnetic Isolation Requirements (continued)\nPARAMETER TEST CONDITIONS TYP UNIT\nReturn Loss1-30 MHz -16 dB\n30-60 MHz -12 dB\n60-100 MHz -10 dB\nDifferential toCommon Mode Rejection Ratio1-50 MHz -30 dB\n50-150 MHz -20 dB\nCrosstalk30MHz -35 dB\n60MHz -30 dB\nIsolation HPOT 1500 Vrms\nFrequency Offset (Hz)Phase Noise (dBc/Hz)\n10 100 1000 10000 100000 1000000-130-125-120-115-110-105-100-95-90-85\nD001\nXI XO\nCD1CD23.3V or 2.5V \nClock Source\n119DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated9.2.1.2 Clock In(XI)Recommendation\nIfanexternal clock source isused, XOshould beleftfloating. Fora1.8-V clock source, XIshould betiedtothe\nclock source. Fora3.3-V or2.5-V clock source, acapacitor divider isrecommended asshown inFigure 32.For\na3.3-V clock source, theCD1 and CD2 capacitors used arerecommended tobe27pF.Ifa2.5-V clock source\nisused check with thevendor forrecommended capacitor loads. The values ofCD1 and CD2 shall beadjusted\ntomeet XIInput pinspecification defined inElectrical Characteristics .\nFigure 32.Clock Divider\nThe CMOS 25-MHz oscillator specifications arelisted inTable 131.Additionally, themaximum oscillator phase\nnoise tolerated bythePHY isshown inFigure 33\nTable 131. 25-MHz Oscillator Specifications\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nFrequency 25 MHz\nFrequency Tolerance Operational Temperature ±50 ppm\nFrequency Stability 1year aging ±50 ppm\nRise /FallTime 20% -80% 5 ns\nSymmetry Duty Cycle 40% 60%\nJitter RMS Integration Band: 12kHz to5MHz 11 ps\nFigure 33.25-MHz Oscillator Phase Noise\n9.2.1.3 Crystal Recommendations\nA25-MHz, parallel, 18-pF load crystal resonator should beused ifacrystal source isdesired. Figure 34shows a\ntypical connection foracrystal resonator circuit. The load capacitor values vary with thecrystal vendors; check\nwith thevendor fortherecommended loads.\nXI XO\nR1\nCL2 CL1\n120DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedFigure 34.Crystal Oscillator Circuit\nAsastarting point forevaluating anoscillator circuit, iftherequirements forthecrystal arenotknown, CL1 and\nCL2 should besetat27pF,andR1should besetat0Ω.\nSpecification for25-MHz crystal arelisted inTable 132.\nTable 132. 25-MHz Crystal Specifications\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nFrequency 25 MHz\nFrequency\nToleranceOperational Temperature ±50 ppm\nFrequency Stability 1year aging ±50 ppm\n121DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated9.2.1.4 Clock Out(CLK_OUT) Phase Noise\nFigure 35provides aphase noise plotforthe25MHz clock output from thedevice.\n(1) This measurement was taken onaDP83867 configured asaslave. The PHY was linked toanother DP83867\nconfigured asthemaster. Both devices hadPRBS enabled (BISCR, register 0x0016, configured to0xD000).\n(2) The phase noise ontheCLK_OUT pinbefore linkup and after linkupwith nopackets being generated areexpected\ntobelower than pictured.\nFigure 35.25MHz Clock Output Phase Noise\n122DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated9.2.2 Detailed Design Procedure\n9.2.2.1 MAC Interface\nThe Media Independent Interface (RGMII /GMII) connects theDP83867 totheMedia Access Controller (MAC).\nThe MAC may infactbeadiscrete device, integrated intoamicroprocessor, CPU orFPGA.\n9.2.2.1.1 RGMII Layout Guidelines\n•RGMII signals aresingle-ended signals.\n•Traces must berouted with impedance of50Ωtoground.\n•Skew between TXD[3:0] lines should beless than 11ps,which correlates to60milforstandard FR4.\n•Skew between RXD[3:0] lines should beless than 11ps,which correlates to60milforstandard FR4.\n•Keep trace lengths asshort aspossible; less than 2inches isrecommended with less than 6inches as\nmaximum length.\n•Configurable clock skew forGTX_CLK andRX_CLK.\n–Clock skew forRXandTXpaths canbeoptimized independently.\n–Clock skew isadjustable in0.25-ns increments (through register).\n9.2.2.1.2 GMII Layout Guidelines\n•GMII signals aresingle-ended signals.\n•Traces should berouted with impedance of50Ωtoground.\n•Keep trace lengths asshort aspossible, less than 2inches recommended, less than 6inches maximum\nlength.\n9.2.2.2 Media Dependent Interface (MDI)\nThe Media Dependent Interface (MDI) connects theDP83867 tothetransformer andtheEthernet network.\n9.2.2.2.1 MDILayout Guidelines\n•MDI traces must be50Ωtoground and100Ω-differential controlled impedance.\n•Route MDI traces totransformer onthesame layer.\n•Use ametal shielded RJ-45 connector, andconnect theshield tochassis ground.\n•Use magnetics with integrated common-mode choking devices.\n•Void supplies andground beneath magnetics.\n•Donotoverlap thecircuit and chassis ground planes, keep them isolated. Instead, make chassis ground an\nisolated island and make avoid between thechassis and circuit ground. Connecting circuit and chassis\nplanes using asize 1206 resistor andcapacitor oneither side oftheconnector isagood practice.\n9.2.3 Application Curves\nTable 133lists theapplication curves forthisapplication.\nTable 133. Table ofGraphs\nTITLE FIGURE\n1000Base-T Signaling Figure 13\n100Base-TX Signaling Figure 14\nVDD1P1\n(VDD1P0)\nVDDIO\nGND \n(Die Attach Pad)VDDIO\n10 PF10 nFVDDIO\n10 PF 10 nF\nVDDA2P5\nVDDA2P5\n10 PF10 nFVDDA1P8VDDA1P8VDDIO\nSupply\n2.5V\nSupply1.1V\n(1.0V)\nSupply1 PF\n1 PF\n1 PF\n1 PF\n1 PF1 PF1 PF1 PF1 PF\nVDD1P1\n(VDD1P0)\nVDD1P1\n(VDD1P0)\nVDD1P1\n(VDD1P0)0.1 PF\n0.1 PF\n0.1 PF\n0.1 PF\n0.1 PF0.1 PF\n0.1 PF\n0.1 PF\n0.1 PF\n123DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated10Power Supply Recommendations\nThe DP83867 iscapable ofoperating with asfewastwoorthree supplies. The I/Opower supply can also be\noperated independently ofthemain device power supplies toprovide flexibility fortheMAC interface.\nFordetailed information about DP83867 power consumption forspecific supplies under awide setofconditions,\nseetheDP83867E/IS/CS/IR/CR RGZ Power Consumption Data application report (SNLA241).\nThe connection diagrams forthetwo-supply and three-supply configurations are shown inFigure 36and\nFigure 37.\nFortwosupply configuration, both VDDA1P8 pins must beleftunconnected.\nRGZ devices support 1.0V onVDD1P0 pins\nPlace 1-µFand0.1-µFdecoupling capacitors asclose aspossible tocomponent VDD pins, placing the0.1-µF\ncapacitor closest tothepin.\nVDDIO may be3.3Vor2.5Vor1.8V.\nNoComponents should beconnected toVDDA1P8 pins inTwo Supply Configuration.\nFigure 36.Two Supply Configuration\nVDD1P1\n(VDD1P0)\nVDDIO\nGND \n(Die Attach Pad)VDDIO\n10 PF10 nFVDDIO\n10 PF 10 nF\nVDDA2P5\nVDDA2P5\n10 PF10 nFVDDA1P8\n10 PF 10 nFVDDA1P8VDDIO\nSupply\n2.5V\nSupply1.8V\nSupply1.1V\n(1.0V)\nSupply1 PF\n1 PF\n1 PF\n1 PF\n1 PF 1 PF1 PF1 PF1 PF1 PF1 PF\nVDD1P1\n(VDD1P0)\nVDD1P1\n(VDD1P0)\nVDD1P1\n(VDD1P0)0.1 PF\n0.1 PF\n0.1 PF\n0.1 PF\n0.1 PF0.1 PF\n0.1 PF\n0.1 PF\n0.1 PF\n0.1 PF\n0.1 PF\n124DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedPlace 1-µFand0.1-µFdecoupling capacitors asclose aspossible tocomponent VDD pins, placing the0.1-µF\ncapacitor closest tothepin.\nRGZ devices support 1.0V onVDD1P0 pins\nNote: VDDIO may be3.3Vor2.5Vor1.8V.\nFigure 37.Three Supply Configuration\nThere isnorequirement forthesequence ofthesupplies when operating intwo-supply mode.\nVDDA1P8VDDA2P5\ntt1t\n125DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedWhen operating inthree-supply mode, the1.8-V VDDA1P8 supply must bestable within 25msofthe2.5-V\nVDDA2P5 supply ramping up.There isnosequencing requirement forother supplies when operating inthree-\nsupply mode.\nWhen powering down theDP83867, the1.8-V supply should bebrought down before the2.5-V supply.\nFigure 38.Three-Supply Mode Power Supply Sequence Diagram\nTable 134. Three-Supply Mode Power Supply Sequence\nPARAMETER TEST CONDITIONS MIN NOM MAX UNIT\nT1Beginning ofVDDA2P5 ramp up\ntoVDDA1P8 stable0 25 ms\nNOTE\nIfthe2.5-V power supply provides power toDP83867 devices only, the1.8-V supply may\nramp upanytime before 2.5-V.\n11Layout\n11.1 Layout Guidelines\n11.1.1 Signal Traces\nPCB traces arelossy and long traces can degrade thesignal quality. Traces must bekept short aspossible.\nUnless mentioned otherwise, allsignal traces should be50-Ω,single-ended impedance. Differential traces should\nbe50-Ω,single-ended and 100-Ωdifferential. Take care that theimpedance isconstant throughout. Impedance\ndiscontinuities cause reflections leading toEMI &signal integrity problems. Stubs must beavoided onallsignal\ntraces, especially thedifferential signal pairs. See Figure 39\nWithin thedifferential pairs, thetrace lengths must runparallel toeach other and matched inlength. Matched\nlengths minimize delay differences, avoiding anincrease incommon-mode noise andincreased EMI.\nLength matching isalso important onMAC interface. AllTransmit signal trace lengths must match toeach other\nandallReceive signal trace lengths must match toeach other.\nIdeally, there should benocrossover orviaonthesignal paths. Vias present impedance discontinuities and\nshould beminimized. Route anentire trace paironasingle layer ifpossible.\n126DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedLayout Guidelines (continued)\nFigure 39.Avoiding Stubs inaDifferential Signal Pair\nSignals ondifferent layers should notcross each other without atleast onereturn path plane between them.\nCoupling between traces isalso animportant factor. Unwanted coupling can cause cross talk problems.\nDifferential pairs ontheother hand, should have aconstant coupling distance between them.\nForconvenience andefficient layout process, start byrouting thecritical signals first.\n11.1.2 Return Path\nAgeneral best practice istohave asolid return path beneath allsignal traces. This return path can bea\ncontinuous ground orDCpower plane. Reducing thewidth ofthereturn path width can potentially affect the\nimpedance ofthesignal trace. This effect ismore prominent when thewidth ofthereturn path iscomparable to\nthewidth ofthesignal trace. Breaks inreturn path beneath thesignal traces should beavoided atallcost. A\nsignal crossing aplane split may cause unpredictable return path currents and would likely impact signal quality\naswell, potentially creating EMI problems. See Figure 40\nFigure 40.Differential Signal Pair-Plane Crossing\n11.1.3 Transformer Layout\nThere should benometal layer running beneath thetransformer. Transformers caninject noise inmetal beneath\nthem which canaffect theperformance ofthesystem.\n11.1.4 Metal Pour\nAllmetal pours which arenotsignals orpower should betiedtoground. There should benofloating metal onthe\nsystem. There should benometal between thedifferential traces.\n127DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments IncorporatedLayout Guidelines (continued)\n11.1.5 PCB Layer Stacking\nTomeet signal integrity and performance requirements, atminimum a4-layer PCB should beused. However a\n6-layer board isrecommended. See Figure 41fortherecommended layer stack upsfor4,6and 8-layer boards.\nThese arerecommendations notrequirements, other configurations canbeused aspersystem requirements.\nFigure 41.Recommended Layer Stack Up\nWithin aPCB, itmay bedesirable toruntraces using different methods, microstrip vs.stripline, depending onthe\nlocation ofthesignal onthePCB. Forexample, itmay bedesirable tochange layer stacking where anisolated\nchassis ground plane isused. Figure 42illustrates alternative PCB stacking options.\nFigure 42.Alternative Layer Stack Up\nPlane \nCoupling  \nComponentPHY \nComponent \nNote: Power/Ground \nPlanes Voided under \nTransformer  RJ45\nConnectorTransformer \n(if not \nIntegrated in \nRJ45)\nSystem Power/\nGround Planes Chassis \nGround  \nPlanePlane \nCoupling  \nComponent\n128DP83867IR ,DP83867CR\nSNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019 www.ti.com\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated11.2 Layout Example\nFigure 43.Layout Example\n129DP83867IR ,DP83867CR\nwww.ti.com SNLS484F –FEBRUARY 2015 –REVISED DECEMBER 2019\nProduct Folder Links: DP83867IR DP83867CRSubmit Documentation Feedback Copyright ©2015 –2019, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation, seethefollowing:\n•DP83867 Troubleshooting Guide (SNLA246)\n•How toConfigure DP838XX forEthernet Compliance Testing (SNLA239)\n•Configuring Ethernet Devices with 4-Level Straps (SNLA258)\n•RGMII Interface Timing Budgets (SNLA243)\n•DP83867E/IS/CS/IR/CR RGZ Power Consumption Data (SNLA241)\n•How toConfigure DP83867 Start ofFrame (SNLA242)\n12.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access toorder now.\nTable 135. Related Links\nPARTS PRODUCT FOLDER ORDER NOWTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nDP83867IR Click here Click here Click here Click here Click here\nDP83867CR Click here Click here Click here Click here Click here\n12.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.4 Community Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "AS IS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n12.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nDP83867CRRGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAU Level-3-260C-168 HR 0 to 70 DP83867CR\nDP83867CRRGZT ACTIVE VQFN RGZ 48250RoHS & Green NIPDAU Level-3-260C-168 HR 0 to 70 DP83867CR\nDP83867IRPAPR ACTIVE HTQFP PAP 641000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 DP83867IR\nDP83867IRPAPT ACTIVE HTQFP PAP 64250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 DP83867IR\nDP83867IRRGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 DP83867IR\nDP83867IRRGZT ACTIVE VQFN RGZ 48250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 DP83867IR\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nDP83867CRRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.512.016.0 Q1\nDP83867CRRGZT VQFN RGZ 48250 178.0 16.4 7.37.31.512.016.0 Q1\nDP83867IRPAPR HTQFP PAP641000 330.0 24.413.013.01.516.024.0 Q2\nDP83867IRPAPT HTQFP PAP64250 178.0 24.413.013.01.516.024.0 Q2\nDP83867IRRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.512.016.0 Q1\nDP83867IRRGZT VQFN RGZ 48250 178.0 16.4 7.37.31.512.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nDP83867CRRGZR VQFN RGZ 482500 356.0 356.0 35.0\nDP83867CRRGZT VQFN RGZ 48250 208.0 191.0 35.0\nDP83867IRPAPR HTQFP PAP 641000 367.0 367.0 45.0\nDP83867IRPAPT HTQFP PAP 64250 213.0 191.0 55.0\nDP83867IRRGZR VQFN RGZ 482500 356.0 356.0 35.0\nDP83867IRRGZT VQFN RGZ 48250 208.0 191.0 35.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC64X 0.27\n0.17\n60X 0.5PIN 1 ID\n0.09-0.20\nTYP\n0.150.050\n-70 MIN4X 7.5 TYP12.211.8\n4.443.64B10.2\n9.8\nA\n10.2\n9.8\n0.75\n0.450.25\nGAGE PLANE1.2 MAX\n(1)\n(0.15) TYP\nNOTE 4(0.15) TYP\nNOTE 4PLASTIC QUAD FLATPACKPowerPAD    - 1.2 mm max height PAP0064M\nPLASTIC QUAD FLATPACK\n4221602/A   07/20140.08\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice.3. Reference JEDEC registration MS-026, variation ACD.4. Strap features may not be present, TM\nPowerPAD is a trademark of Texas Instruments.1\n16\n17\n32334849 64\n0.08 CA B\nSEE DETAIL A\nSEATING PLANE\nDETAIL A\nSCALE: 12DETAIL  A\nTYPICALSCALE  1.500\nEXPOSEDTHERMAL PAD\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND(11.4)\n(11.4)60X (0.5)64X (1.5)\n64X (0.3)(8) NOTE 7\n(4.44)\n( ) TYP\nVIA0.2(0.5)\nTYP\n(1)\nTYP\n(0.5) TYP (1) TYPPowerPAD    - 1.2 mm max height PAP0064M\nPLASTIC QUAD FLATPACK\n4221602/A   07/2014TM\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).8. Size of metal pad may vary due to creepage requirement. LAND PATTERN EXAMPLE\nSCALE:6XSYMM\nSYMM64 49\n17 3233481\n16SOLDER MASKDEFINED PADSOLDER MASK\nOPENING\nSEE DETAILMETAL COVEREDBY SOLDER MASK\nMETAL\nSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(4.44)\n(11.4)\n60X (0.5)64X (1.5)\n64X (0.3)\n(11.4)\n3.75 X 3.75 0.1784.06 X 4.06 0.1524.44 X 4.44 (SHOWN) 0.1275 X 5 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESSPowerPAD    - 1.2 mm max height PAP0064M\nPLASTIC QUAD FLATPACK\n4221602/A   07/2014TM\nNOTES: (continued)\n   9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   10. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nEXPOSED PAD\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE:6XSEE TABLE FORDIFFERENT OPENINGS\nFOR OTHER STENCIL\nTHICKNESSES0.127 THICK STENCILBASED ON\nSYMM\nSYMM64 49\n17 3233481\n16\nBY SOLDER MASKMETAL COVERED\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RGZ 48\nPLASTIC QUADFLAT PACK- NO LEAD 7 x 7, 0.5 mm pitch\n4224671/A\nwww.ti.comPACKAGE OUTLINE\nC\n48X 0.30\n0.184.1 0.1\n48X 0.50.31 MAX\n(0.2) TYP0.050.00\n44X 0.5\n2X\n5.52X 5.5B7.156.85 A\n7.156.85VQFN - 1 mm max height RGZ0048B\nPLASTIC QUAD FLATPACK - NO LEAD\n4218795/B   02/2017PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n11225\n3613 24\n48 37\n(OPTIONAL)PIN 1 ID0.1 C B A\n0.05EXPOSEDTHERMAL PAD\n49 SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  2.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND48X (0.24)48X (0.6)\n(0.2) TYP\nVIA44X (0.5)\n(6.8)\n(6.8)(1.115)\nTYP(4.1)\n(R0.05)\nTYP(0.685)\nTYP(1.115) TYP\n(0.685)\nTYPVQFN - 1 mm max height RGZ0048B\nPLASTIC QUAD FLATPACK - NO LEAD\n4218795/B   02/2017SYMM1\n12\n13 24253637 48\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:12X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.49\nSOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n48X (0.6)\n48X (0.24)\n44X (0.5)\n(6.8)(6.8)(1.37)\nTYP\n(R0.05) TYP\n9X\n(1.17)(1.37)\nTYPVQFN - 1 mm max height RGZ0048B\nPLASTIC QUAD FLATPACK - NO LEAD\n4218795/B   02/2017\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  49\nSYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 49\n73% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:12XSYMM1\n12\n13 24253637 48\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: DP83867CRRGZR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VDDIO: 1.8V, 2.5V, or 3.3V
  - VDDA1P8: 1.8V
  - VDDA2P5: 2.5V
  - VDD1P1 (PAP): 1.1V
  - VDD1P0 (RGZ): 1.0V

- **Current Ratings:**
  - Power consumption: 457 mW (RGZ), 490 mW (optional 3rd supply)
  - Supply current (IDD25): 137 mA (2 supplies)

- **Power Consumption:**
  - 457 mW (RGZ) under full operating power
  - 490 mW (optional 3rd supply)

- **Operating Temperature Range:**
  - 0°C to 70°C (Commercial grade for DP83867CRRGZ)

- **Package Type:**
  - QFN (48 pins)

- **Special Features:**
  - Time Sensitive Network (TSN) compliant
  - Wake-on-LAN (WoL) packet detection
  - Integrated MDI termination resistors
  - Cable diagnostics using Time Domain Reflectometry (TDR)
  - Supports IEEE 1588 time stamp
  - Configurable I/O voltage levels (3.3V, 2.5V, 1.8V)

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E

#### Description:
The **DP83867CRRGZR** is a robust, low-power Ethernet Physical Layer (PHY) transceiver designed for 10/100/1000 Mbps Ethernet applications. It integrates the necessary PMD (Physical Medium Dependent) sublayers to support Ethernet protocols such as 10BASE-Te, 100BASE-TX, and 1000BASE-T. The device is optimized for high ESD protection (up to 8 kV) and is compliant with various electromagnetic interference (EMI) standards.

#### Typical Applications:
- **Industrial Automation:** Used in motor drives and factory automation systems.
- **Embedded Computing:** Suitable for industrial embedded computing applications.
- **Communication Infrastructure:** Supports wired and wireless communication systems.
- **Test and Measurement Equipment:** Ideal for applications requiring precise Ethernet connectivity.
- **Consumer Electronics:** Can be integrated into various consumer electronic devices requiring Ethernet connectivity.

The DP83867CRRGZR is particularly useful in environments where robust performance and low power consumption are critical, making it suitable for a wide range of networking applications.