/*    BEGIN INCLUDE FILE ... mode_reg.incl.pl1 ... last modified 6/72 */

dcl  mrp ptr;

dcl 1 mrg based(mrp) aligned,
    (2 ffv bit(15),					/* floating fault vector address */
    2 pad0 bit(1),
    2 top bit(1),					/* trap on op code match */
    2 tam bit(1),					/* trap on address match */
    2 opcss bit(10),				/* op code / software switches */
    2 tcuov bit(1),					/* trap on CU overflow */
    2 scuop bit(1),					/* strobe CU on opcode match */
    2 ehr bit(1),					/* enable history regs */
    2 ehrrs bit(1),					/* enable history regs reset */
    2 pad1 bit(3),
    2 emr bit(1)) unaligned;				/* enable mode register */
dcl 1 mrg_sw based(mrp) aligned,
    (2 pad0 bit(18),
    2 scuolin bit(1),				/* set CU overlap inhibit */
    2 ssolin bit(1),				/* set Store overlap inhibit */
    2 ssdpar bit(1),				/* set Store incorrect data parity */
    2 sszacpar bit(1),				/* set Store incorrect ZAC parity */
    2 pad1 bit(1),
    2 svm bit(2),					/* set voltage margins */
    2 pad2 bit(1),
    2 stm bit(1),					/* set timing marigns */
    2 pad3 bit(9))unaligned;

/*     END INCLUDE FILE ... mode_reg.incl.pl1 */
