/// Auto-generated register definitions for ADC
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::adc {

// ============================================================================
// ADC - Analog-to-Digital Converter
// Base Address: 0x400C0000
// ============================================================================

/// ADC Register Structure
struct ADC_Registers {

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR;

    /// Mode Register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MR;

    /// Channel Sequence Register 1
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SEQR1;

    /// Channel Sequence Register 2
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SEQR2;

    /// Channel Enable Register
    /// Offset: 0x0010
    /// Access: write-only
    volatile uint32_t CHER;

    /// Channel Disable Register
    /// Offset: 0x0014
    /// Access: write-only
    volatile uint32_t CHDR;

    /// Channel Status Register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CHSR;
    uint8_t RESERVED_001C[4]; ///< Reserved

    /// Last Converted Data Register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t LCDR;

    /// Interrupt Enable Register
    /// Offset: 0x0024
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register
    /// Offset: 0x0028
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Mask Register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IMR;

    /// Interrupt Status Register
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ISR;
    uint8_t RESERVED_0034[8]; ///< Reserved

    /// Overrun Status Register
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t OVER;

    /// Extended Mode Register
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EMR;

    /// Compare Window Register
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CWR;

    /// Channel Gain Register
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CGR;

    /// Channel Offset Register
    /// Offset: 0x004C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t COR;

    /// Channel Data Register
    /// Offset: 0x0050
    /// Access: read-only
    volatile uint32_t CDR[16];
    uint8_t RESERVED_0054[64]; ///< Reserved

    /// Analog Control Register
    /// Offset: 0x0094
    /// Reset value: 0x00000100
    /// Access: read-write
    volatile uint32_t ACR;
    uint8_t RESERVED_0098[76]; ///< Reserved

    /// Write Protect Mode Register
    /// Offset: 0x00E4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t WPMR;

    /// Write Protect Status Register
    /// Offset: 0x00E8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t WPSR;
    uint8_t RESERVED_00EC[20]; ///< Reserved

    /// Receive Pointer Register
    /// Offset: 0x0100
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t RPR;

    /// Receive Counter Register
    /// Offset: 0x0104
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t RCR;
    uint8_t RESERVED_0108[8]; ///< Reserved

    /// Receive Next Pointer Register
    /// Offset: 0x0110
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t RNPR;

    /// Receive Next Counter Register
    /// Offset: 0x0114
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t RNCR;
    uint8_t RESERVED_0118[8]; ///< Reserved

    /// Transfer Control Register
    /// Offset: 0x0120
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t PTCR;

    /// Transfer Status Register
    /// Offset: 0x0124
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t PTSR;
};

static_assert(sizeof(ADC_Registers) >= 296, "ADC_Registers size mismatch");

/// ADC peripheral instance
constexpr ADC_Registers* ADC = 
    reinterpret_cast<ADC_Registers*>(0x400C0000);

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::adc
