
*** Running vivado
    with args -log mac.vdi -applog -m64 -messageDb vivado.pb -mode batch -source mac.tcl -notrace


****** Vivado v2015.4.1 (64-bit)
  **** SW Build 1431336 on Fri Dec 11 14:52:39 MST 2015
  **** IP Build 1427053 on Mon Dec  7 12:56:29 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source mac.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4.1
INFO: [Device 21-403] Loading part xcku115-flva2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 26 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1614.711 ; gain = 605.395 ; free physical = 73 ; free virtual = 3994
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -508 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:01 . Memory (MB): peak = 1672.730 ; gain = 47.016 ; free physical = 70 ; free virtual = 3987
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
INFO: [Mig 66-107] No memory instances. Ignoring
Implement Debug Cores | Checksum: 7e5d5937

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e606453f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:41 . Memory (MB): peak = 1999.480 ; gain = 0.000 ; free physical = 52 ; free virtual = 3748

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: e606453f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:44 . Memory (MB): peak = 1999.480 ; gain = 0.000 ; free physical = 52 ; free virtual = 3748

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 42 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 97f39ef6

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:49 . Memory (MB): peak = 1999.480 ; gain = 0.000 ; free physical = 51 ; free virtual = 3748

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1999.480 ; gain = 0.000 ; free physical = 53 ; free virtual = 3748
Ending Logic Optimization Task | Checksum: 97f39ef6

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:52 . Memory (MB): peak = 1999.480 ; gain = 0.000 ; free physical = 51 ; free virtual = 3747

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 97f39ef6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:01 . Memory (MB): peak = 1999.480 ; gain = 0.000 ; free physical = 52 ; free virtual = 3748
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:03:17 . Memory (MB): peak = 1999.480 ; gain = 384.770 ; free physical = 53 ; free virtual = 3747
write_checkpoint: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:15 . Memory (MB): peak = 2039.496 ; gain = 40.016 ; free physical = 53 ; free virtual = 3742
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/run/vivado_run/project_1_unoptimized/project_1_unoptimized.runs/impl_1/mac_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 2039.496 ; gain = 0.000 ; free physical = 51 ; free virtual = 3729
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -508 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2039.496 ; gain = 0.000 ; free physical = 55 ; free virtual = 3726
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2039.496 ; gain = 0.000 ; free physical = 58 ; free virtual = 3725

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:02 . Memory (MB): peak = 2039.496 ; gain = 0.000 ; free physical = 51 ; free virtual = 3727

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 2039.496 ; gain = 0.000 ; free physical = 52 ; free virtual = 3711

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2039.496 ; gain = 0.000 ; free physical = 51 ; free virtual = 3710

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 17fa9ee1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:48 . Memory (MB): peak = 2039.496 ; gain = 0.000 ; free physical = 52 ; free virtual = 3709
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 115b048b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 2039.496 ; gain = 0.000 ; free physical = 51 ; free virtual = 3710

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design
Phase 1.2.1 Place Init Design | Checksum: 2014d0bfe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:58 . Memory (MB): peak = 2039.496 ; gain = 0.000 ; free physical = 51 ; free virtual = 3711
Phase 1.2 Build Placer Netlist Model | Checksum: 2014d0bfe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:58 . Memory (MB): peak = 2039.496 ; gain = 0.000 ; free physical = 51 ; free virtual = 3711

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 2014d0bfe

Time (s): cpu = 00:00:01 ; elapsed = 00:01:01 . Memory (MB): peak = 2039.496 ; gain = 0.000 ; free physical = 51 ; free virtual = 3710
Phase 1.3 Constrain Clocks/Macros | Checksum: 2014d0bfe

Time (s): cpu = 00:00:01 ; elapsed = 00:01:01 . Memory (MB): peak = 2039.496 ; gain = 0.000 ; free physical = 51 ; free virtual = 3711
Phase 1 Placer Initialization | Checksum: 2014d0bfe

Time (s): cpu = 00:00:01 ; elapsed = 00:01:01 . Memory (MB): peak = 2039.496 ; gain = 0.000 ; free physical = 51 ; free virtual = 3711

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 122064868

Time (s): cpu = 00:00:06 ; elapsed = 00:02:10 . Memory (MB): peak = 2087.727 ; gain = 48.230 ; free physical = 55 ; free virtual = 3631

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 122064868

Time (s): cpu = 00:00:06 ; elapsed = 00:02:14 . Memory (MB): peak = 2087.727 ; gain = 48.230 ; free physical = 51 ; free virtual = 3631

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24fa34581

Time (s): cpu = 00:00:06 ; elapsed = 00:02:40 . Memory (MB): peak = 2087.727 ; gain = 48.230 ; free physical = 51 ; free virtual = 3630

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2794bfbf6

Time (s): cpu = 00:00:06 ; elapsed = 00:02:40 . Memory (MB): peak = 2087.727 ; gain = 48.230 ; free physical = 52 ; free virtual = 3630

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Small Shape HALF_LEGAL_FULL_SLICE iteration

Phase 3.4.1.1.1 Commit Slice Clusters
Phase 3.4.1.1.1 Commit Slice Clusters | Checksum: 24812b6cf

Time (s): cpu = 00:00:06 ; elapsed = 00:03:04 . Memory (MB): peak = 2087.727 ; gain = 48.230 ; free physical = 52 ; free virtual = 3606
Phase 3.4.1.1 Small Shape HALF_LEGAL_FULL_SLICE iteration | Checksum: 24812b6cf

Time (s): cpu = 00:00:06 ; elapsed = 00:03:04 . Memory (MB): peak = 2087.727 ; gain = 48.230 ; free physical = 52 ; free virtual = 3606
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: 24812b6cf

Time (s): cpu = 00:00:06 ; elapsed = 00:03:04 . Memory (MB): peak = 2087.727 ; gain = 48.230 ; free physical = 52 ; free virtual = 3606

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 24812b6cf

Time (s): cpu = 00:00:13 ; elapsed = 00:03:40 . Memory (MB): peak = 2145.324 ; gain = 105.828 ; free physical = 52 ; free virtual = 3538
Phase 3.4 Small Shape Detail Placement | Checksum: 24812b6cf

Time (s): cpu = 00:00:13 ; elapsed = 00:03:44 . Memory (MB): peak = 2145.324 ; gain = 105.828 ; free physical = 53 ; free virtual = 3538

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 24812b6cf

Time (s): cpu = 00:00:13 ; elapsed = 00:03:51 . Memory (MB): peak = 2145.324 ; gain = 105.828 ; free physical = 52 ; free virtual = 3537
Phase 3 Detail Placement | Checksum: 24812b6cf

Time (s): cpu = 00:00:13 ; elapsed = 00:03:53 . Memory (MB): peak = 2145.324 ; gain = 105.828 ; free physical = 51 ; free virtual = 3538

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2c72e85d3

Time (s): cpu = 00:00:13 ; elapsed = 00:03:57 . Memory (MB): peak = 2145.324 ; gain = 105.828 ; free physical = 53 ; free virtual = 3537

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 2c72e85d3

Time (s): cpu = 00:00:13 ; elapsed = 00:04:01 . Memory (MB): peak = 2145.324 ; gain = 105.828 ; free physical = 52 ; free virtual = 3538

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 2c72e85d3

Time (s): cpu = 00:00:13 ; elapsed = 00:04:02 . Memory (MB): peak = 2145.324 ; gain = 105.828 ; free physical = 52 ; free virtual = 3539

Phase 4.4 Deposit Clock Routing
Phase 4.4 Deposit Clock Routing | Checksum: 2c72e85d3

Time (s): cpu = 00:00:13 ; elapsed = 00:04:25 . Memory (MB): peak = 2145.324 ; gain = 105.828 ; free physical = 51 ; free virtual = 3540

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 2c72e85d3

Time (s): cpu = 00:00:13 ; elapsed = 00:04:26 . Memory (MB): peak = 2145.324 ; gain = 105.828 ; free physical = 52 ; free virtual = 3539

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 2c72e85d3

Time (s): cpu = 00:00:13 ; elapsed = 00:04:28 . Memory (MB): peak = 2145.324 ; gain = 105.828 ; free physical = 52 ; free virtual = 3539
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2c72e85d3

Time (s): cpu = 00:00:13 ; elapsed = 00:04:28 . Memory (MB): peak = 2145.324 ; gain = 105.828 ; free physical = 52 ; free virtual = 3539
Ending Placer Task | Checksum: 1f99b9ff5

Time (s): cpu = 00:00:13 ; elapsed = 00:04:39 . Memory (MB): peak = 2145.324 ; gain = 105.828 ; free physical = 52 ; free virtual = 3538
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:04:59 . Memory (MB): peak = 2145.324 ; gain = 105.828 ; free physical = 51 ; free virtual = 3539
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:18 . Memory (MB): peak = 2185.340 ; gain = 0.000 ; free physical = 52 ; free virtual = 3515
write_checkpoint: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:37 . Memory (MB): peak = 2185.340 ; gain = 40.016 ; free physical = 56 ; free virtual = 3513
report_io: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:17 . Memory (MB): peak = 2185.340 ; gain = 0.000 ; free physical = 55 ; free virtual = 3511
report_io: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:19 . Memory (MB): peak = 2185.340 ; gain = 0.000 ; free physical = 56 ; free virtual = 3513
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:19 . Memory (MB): peak = 2185.340 ; gain = 0.000 ; free physical = 55 ; free virtual = 3477
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:20 . Memory (MB): peak = 2185.340 ; gain = 0.000 ; free physical = 60 ; free virtual = 3477
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2185.340 ; gain = 0.000 ; free physical = 52 ; free virtual = 3467
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -508 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: fbe5f61d ConstDB: 0 ShapeSum: fdb5a9d8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a197c5bc

Time (s): cpu = 00:04:16 ; elapsed = 00:05:12 . Memory (MB): peak = 2654.953 ; gain = 469.613 ; free physical = 56 ; free virtual = 2912

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: a197c5bc

Time (s): cpu = 00:04:16 ; elapsed = 00:05:46 . Memory (MB): peak = 2681.648 ; gain = 496.309 ; free physical = 51 ; free virtual = 2882

Phase 2.2 Global Clock Net Routing
Phase 2.2 Global Clock Net Routing | Checksum: a197c5bc

Time (s): cpu = 00:04:24 ; elapsed = 00:06:29 . Memory (MB): peak = 2809.578 ; gain = 624.238 ; free physical = 52 ; free virtual = 2789
Phase 2 Router Initialization | Checksum: a197c5bc

Time (s): cpu = 00:04:24 ; elapsed = 00:06:42 . Memory (MB): peak = 2809.578 ; gain = 624.238 ; free physical = 51 ; free virtual = 2800

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fd2a3c6a

Time (s): cpu = 00:04:31 ; elapsed = 00:07:03 . Memory (MB): peak = 2809.578 ; gain = 624.238 ; free physical = 51 ; free virtual = 2799

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: f5ced81e

Time (s): cpu = 00:04:32 ; elapsed = 00:07:08 . Memory (MB): peak = 2809.578 ; gain = 624.238 ; free physical = 51 ; free virtual = 2798
Phase 4 Rip-up And Reroute | Checksum: f5ced81e

Time (s): cpu = 00:04:32 ; elapsed = 00:07:08 . Memory (MB): peak = 2809.578 ; gain = 624.238 ; free physical = 51 ; free virtual = 2799

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: f5ced81e

Time (s): cpu = 00:04:32 ; elapsed = 00:07:08 . Memory (MB): peak = 2809.578 ; gain = 624.238 ; free physical = 51 ; free virtual = 2799

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: f5ced81e

Time (s): cpu = 00:04:32 ; elapsed = 00:07:08 . Memory (MB): peak = 2809.578 ; gain = 624.238 ; free physical = 51 ; free virtual = 2799

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00305928 %
  Global Horizontal Routing Utilization  = 0.00104251 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 31.2236%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 6.32911%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 11.5385%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 7.69231%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------

Phase 7 Route finalize | Checksum: 1385902f1

Time (s): cpu = 00:04:37 ; elapsed = 00:07:12 . Memory (MB): peak = 2809.578 ; gain = 624.238 ; free physical = 52 ; free virtual = 2799

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1385902f1

Time (s): cpu = 00:04:37 ; elapsed = 00:07:13 . Memory (MB): peak = 2812.336 ; gain = 626.996 ; free physical = 53 ; free virtual = 2797

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1385902f1

Time (s): cpu = 00:04:37 ; elapsed = 00:07:52 . Memory (MB): peak = 2812.336 ; gain = 626.996 ; free physical = 57 ; free virtual = 2792
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:37 ; elapsed = 00:07:56 . Memory (MB): peak = 2812.336 ; gain = 626.996 ; free physical = 53 ; free virtual = 2792

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:38 ; elapsed = 00:08:56 . Memory (MB): peak = 2812.336 ; gain = 626.996 ; free physical = 55 ; free virtual = 2788
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:17 . Memory (MB): peak = 2822.340 ; gain = 0.000 ; free physical = 52 ; free virtual = 2767
write_checkpoint: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:29 . Memory (MB): peak = 2822.340 ; gain = 10.004 ; free physical = 51 ; free virtual = 2766
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/run/vivado_run/project_1_unoptimized/project_1_unoptimized.runs/impl_1/mac_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:02 ; elapsed = 00:01:53 . Memory (MB): peak = 2822.340 ; gain = 0.000 ; free physical = 57 ; free virtual = 2754
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:10:33 . Memory (MB): peak = 3419.383 ; gain = 597.043 ; free physical = 52 ; free virtual = 2063
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 3472.449 ; gain = 53.066 ; free physical = 51 ; free virtual = 2094
report_clock_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 3472.449 ; gain = 0.000 ; free physical = 52 ; free virtual = 2050
INFO: [Common 17-206] Exiting Vivado at Wed Sep 20 14:07:22 2017...
