Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Aug 24 11:54:20 2021
| Host         : DESKTOP-G5MGV6T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CatchMeIfYouCan_timing_summary_routed.rpt -pb CatchMeIfYouCan_timing_summary_routed.pb -rpx CatchMeIfYouCan_timing_summary_routed.rpx -warn_on_violation
| Design       : CatchMeIfYouCan
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (78)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (121)
5. checking no_input_delay (18)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (4)

1. checking no_clock (78)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[4]_inv/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: clkDiv/sclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkDiv2/sclk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mode/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: s_seg/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (121)
--------------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (4)
----------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.628        0.000                      0                  136        0.104        0.000                      0                  136        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.628        0.000                      0                  136        0.104        0.000                      0                  136        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 2.800ns (49.325%)  route 2.877ns (50.675%))
  Logic Levels:           10  (CARRY4=9 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.555     5.076    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.669     6.201    clkDiv/count_reg[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.838 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.838    clkDiv/i__carry_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.955 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.955    clkDiv/i__carry_i_6_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.072 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.072    clkDiv/i__carry_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.189 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.189    clkDiv/i__carry__0_i_7_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.306 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.306    clkDiv/i__carry__0_i_6_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.423    clkDiv/i__carry__0_i_5_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.540 r  clkDiv/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.540    clkDiv/i__carry__1_i_4_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.759 r  clkDiv/i__carry__1_i_3/O[0]
                         net (fo=1, routed)           0.707     8.466    clkSpeedAccum/count_reg[29]_1[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.295     8.761 r  clkSpeedAccum/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.761    clkDiv/count_reg[29]_2[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.252 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          1.501    10.753    clkDiv/clear
    SLICE_X40Y53         FDRE                                         r  clkDiv/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.437    14.778    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  clkDiv/count_reg[12]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y53         FDRE (Setup_fdre_C_R)       -0.634    14.381    clkDiv/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 2.800ns (49.325%)  route 2.877ns (50.675%))
  Logic Levels:           10  (CARRY4=9 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.555     5.076    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.669     6.201    clkDiv/count_reg[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.838 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.838    clkDiv/i__carry_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.955 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.955    clkDiv/i__carry_i_6_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.072 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.072    clkDiv/i__carry_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.189 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.189    clkDiv/i__carry__0_i_7_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.306 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.306    clkDiv/i__carry__0_i_6_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.423    clkDiv/i__carry__0_i_5_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.540 r  clkDiv/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.540    clkDiv/i__carry__1_i_4_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.759 r  clkDiv/i__carry__1_i_3/O[0]
                         net (fo=1, routed)           0.707     8.466    clkSpeedAccum/count_reg[29]_1[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.295     8.761 r  clkSpeedAccum/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.761    clkDiv/count_reg[29]_2[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.252 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          1.501    10.753    clkDiv/clear
    SLICE_X40Y53         FDRE                                         r  clkDiv/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.437    14.778    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  clkDiv/count_reg[13]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y53         FDRE (Setup_fdre_C_R)       -0.634    14.381    clkDiv/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 2.800ns (49.325%)  route 2.877ns (50.675%))
  Logic Levels:           10  (CARRY4=9 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.555     5.076    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.669     6.201    clkDiv/count_reg[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.838 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.838    clkDiv/i__carry_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.955 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.955    clkDiv/i__carry_i_6_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.072 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.072    clkDiv/i__carry_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.189 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.189    clkDiv/i__carry__0_i_7_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.306 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.306    clkDiv/i__carry__0_i_6_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.423    clkDiv/i__carry__0_i_5_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.540 r  clkDiv/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.540    clkDiv/i__carry__1_i_4_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.759 r  clkDiv/i__carry__1_i_3/O[0]
                         net (fo=1, routed)           0.707     8.466    clkSpeedAccum/count_reg[29]_1[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.295     8.761 r  clkSpeedAccum/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.761    clkDiv/count_reg[29]_2[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.252 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          1.501    10.753    clkDiv/clear
    SLICE_X40Y53         FDRE                                         r  clkDiv/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.437    14.778    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  clkDiv/count_reg[14]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y53         FDRE (Setup_fdre_C_R)       -0.634    14.381    clkDiv/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 2.800ns (49.325%)  route 2.877ns (50.675%))
  Logic Levels:           10  (CARRY4=9 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.555     5.076    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.669     6.201    clkDiv/count_reg[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.838 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.838    clkDiv/i__carry_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.955 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.955    clkDiv/i__carry_i_6_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.072 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.072    clkDiv/i__carry_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.189 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.189    clkDiv/i__carry__0_i_7_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.306 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.306    clkDiv/i__carry__0_i_6_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.423    clkDiv/i__carry__0_i_5_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.540 r  clkDiv/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.540    clkDiv/i__carry__1_i_4_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.759 r  clkDiv/i__carry__1_i_3/O[0]
                         net (fo=1, routed)           0.707     8.466    clkSpeedAccum/count_reg[29]_1[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.295     8.761 r  clkSpeedAccum/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.761    clkDiv/count_reg[29]_2[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.252 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          1.501    10.753    clkDiv/clear
    SLICE_X40Y53         FDRE                                         r  clkDiv/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.437    14.778    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  clkDiv/count_reg[15]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y53         FDRE (Setup_fdre_C_R)       -0.634    14.381    clkDiv/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 2.800ns (51.879%)  route 2.597ns (48.121%))
  Logic Levels:           10  (CARRY4=9 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.555     5.076    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.669     6.201    clkDiv/count_reg[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.838 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.838    clkDiv/i__carry_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.955 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.955    clkDiv/i__carry_i_6_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.072 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.072    clkDiv/i__carry_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.189 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.189    clkDiv/i__carry__0_i_7_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.306 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.306    clkDiv/i__carry__0_i_6_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.423    clkDiv/i__carry__0_i_5_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.540 r  clkDiv/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.540    clkDiv/i__carry__1_i_4_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.759 r  clkDiv/i__carry__1_i_3/O[0]
                         net (fo=1, routed)           0.707     8.466    clkSpeedAccum/count_reg[29]_1[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.295     8.761 r  clkSpeedAccum/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.761    clkDiv/count_reg[29]_2[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.252 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          1.221    10.473    clkDiv/clear
    SLICE_X40Y54         FDRE                                         r  clkDiv/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.437    14.778    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  clkDiv/count_reg[16]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y54         FDRE (Setup_fdre_C_R)       -0.634    14.381    clkDiv/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 2.800ns (51.879%)  route 2.597ns (48.121%))
  Logic Levels:           10  (CARRY4=9 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.555     5.076    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.669     6.201    clkDiv/count_reg[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.838 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.838    clkDiv/i__carry_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.955 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.955    clkDiv/i__carry_i_6_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.072 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.072    clkDiv/i__carry_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.189 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.189    clkDiv/i__carry__0_i_7_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.306 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.306    clkDiv/i__carry__0_i_6_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.423    clkDiv/i__carry__0_i_5_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.540 r  clkDiv/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.540    clkDiv/i__carry__1_i_4_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.759 r  clkDiv/i__carry__1_i_3/O[0]
                         net (fo=1, routed)           0.707     8.466    clkSpeedAccum/count_reg[29]_1[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.295     8.761 r  clkSpeedAccum/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.761    clkDiv/count_reg[29]_2[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.252 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          1.221    10.473    clkDiv/clear
    SLICE_X40Y54         FDRE                                         r  clkDiv/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.437    14.778    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  clkDiv/count_reg[17]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y54         FDRE (Setup_fdre_C_R)       -0.634    14.381    clkDiv/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 2.800ns (51.879%)  route 2.597ns (48.121%))
  Logic Levels:           10  (CARRY4=9 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.555     5.076    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.669     6.201    clkDiv/count_reg[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.838 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.838    clkDiv/i__carry_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.955 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.955    clkDiv/i__carry_i_6_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.072 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.072    clkDiv/i__carry_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.189 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.189    clkDiv/i__carry__0_i_7_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.306 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.306    clkDiv/i__carry__0_i_6_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.423    clkDiv/i__carry__0_i_5_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.540 r  clkDiv/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.540    clkDiv/i__carry__1_i_4_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.759 r  clkDiv/i__carry__1_i_3/O[0]
                         net (fo=1, routed)           0.707     8.466    clkSpeedAccum/count_reg[29]_1[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.295     8.761 r  clkSpeedAccum/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.761    clkDiv/count_reg[29]_2[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.252 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          1.221    10.473    clkDiv/clear
    SLICE_X40Y54         FDRE                                         r  clkDiv/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.437    14.778    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  clkDiv/count_reg[18]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y54         FDRE (Setup_fdre_C_R)       -0.634    14.381    clkDiv/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 2.800ns (51.879%)  route 2.597ns (48.121%))
  Logic Levels:           10  (CARRY4=9 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.555     5.076    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.669     6.201    clkDiv/count_reg[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.838 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.838    clkDiv/i__carry_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.955 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.955    clkDiv/i__carry_i_6_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.072 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.072    clkDiv/i__carry_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.189 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.189    clkDiv/i__carry__0_i_7_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.306 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.306    clkDiv/i__carry__0_i_6_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.423    clkDiv/i__carry__0_i_5_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.540 r  clkDiv/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.540    clkDiv/i__carry__1_i_4_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.759 r  clkDiv/i__carry__1_i_3/O[0]
                         net (fo=1, routed)           0.707     8.466    clkSpeedAccum/count_reg[29]_1[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.295     8.761 r  clkSpeedAccum/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.761    clkDiv/count_reg[29]_2[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.252 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          1.221    10.473    clkDiv/clear
    SLICE_X40Y54         FDRE                                         r  clkDiv/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.437    14.778    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  clkDiv/count_reg[19]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y54         FDRE (Setup_fdre_C_R)       -0.634    14.381    clkDiv/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 3.129ns (53.421%)  route 2.728ns (46.579%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.555     5.076    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.669     6.201    clkDiv/count_reg[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.838 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.838    clkDiv/i__carry_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.955 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.955    clkDiv/i__carry_i_6_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.072 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.072    clkDiv/i__carry_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.189 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.189    clkDiv/i__carry__0_i_7_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.306 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.306    clkDiv/i__carry__0_i_6_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.423    clkDiv/i__carry__0_i_5_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.540 r  clkDiv/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.540    clkDiv/i__carry__1_i_4_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.759 r  clkDiv/i__carry__1_i_3/O[0]
                         net (fo=1, routed)           0.707     8.466    clkSpeedAccum/count_reg[29]_1[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.295     8.761 r  clkSpeedAccum/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.761    clkDiv/count_reg[29]_2[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.252 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          1.352    10.604    clkDiv/clear
    SLICE_X41Y49         LUT2 (Prop_lut2_I0_O)        0.329    10.933 r  clkDiv/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.933    clkDiv/sclk_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  clkDiv/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.789    clkDiv/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clkDiv/sclk_reg/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)        0.029    14.963    clkDiv/sclk_reg
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 2.800ns (53.393%)  route 2.444ns (46.607%))
  Logic Levels:           10  (CARRY4=9 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.555     5.076    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.669     6.201    clkDiv/count_reg[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.838 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.838    clkDiv/i__carry_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.955 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.955    clkDiv/i__carry_i_6_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.072 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.072    clkDiv/i__carry_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.189 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.189    clkDiv/i__carry__0_i_7_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.306 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.306    clkDiv/i__carry__0_i_6_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.423    clkDiv/i__carry__0_i_5_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.540 r  clkDiv/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.540    clkDiv/i__carry__1_i_4_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.759 r  clkDiv/i__carry__1_i_3/O[0]
                         net (fo=1, routed)           0.707     8.466    clkSpeedAccum/count_reg[29]_1[0]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.295     8.761 r  clkSpeedAccum/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.761    clkDiv/count_reg[29]_2[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.252 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          1.068    10.320    clkDiv/clear
    SLICE_X40Y52         FDRE                                         r  clkDiv/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.438    14.779    clkDiv/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  clkDiv/count_reg[10]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y52         FDRE (Setup_fdre_C_R)       -0.634    14.382    clkDiv/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  4.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 s_seg/CLK_DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_seg/CLK_DIV/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.448    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  s_seg/CLK_DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  s_seg/CLK_DIV/count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.711    s_seg/CLK_DIV/count_reg_n_0_[6]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  s_seg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    s_seg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.925 r  s_seg/CLK_DIV/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    s_seg/CLK_DIV/count_reg[8]_i_1_n_7
    SLICE_X44Y50         FDRE                                         r  s_seg/CLK_DIV/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.833     1.960    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  s_seg/CLK_DIV/count_reg[8]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    s_seg/CLK_DIV/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 s_seg/CLK_DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_seg/CLK_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.448    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  s_seg/CLK_DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  s_seg/CLK_DIV/count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.711    s_seg/CLK_DIV/count_reg_n_0_[6]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  s_seg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    s_seg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.936 r  s_seg/CLK_DIV/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.936    s_seg/CLK_DIV/count_reg[8]_i_1_n_5
    SLICE_X44Y50         FDRE                                         r  s_seg/CLK_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.833     1.960    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  s_seg/CLK_DIV/count_reg[10]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    s_seg/CLK_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 s_seg/CLK_DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_seg/CLK_DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.448    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  s_seg/CLK_DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  s_seg/CLK_DIV/count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.711    s_seg/CLK_DIV/count_reg_n_0_[6]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  s_seg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    s_seg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.961 r  s_seg/CLK_DIV/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.961    s_seg/CLK_DIV/count_reg[8]_i_1_n_4
    SLICE_X44Y50         FDRE                                         r  s_seg/CLK_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.833     1.960    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  s_seg/CLK_DIV/count_reg[11]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    s_seg/CLK_DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 s_seg/CLK_DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_seg/CLK_DIV/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.448    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  s_seg/CLK_DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  s_seg/CLK_DIV/count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.711    s_seg/CLK_DIV/count_reg_n_0_[6]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  s_seg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    s_seg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.961 r  s_seg/CLK_DIV/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.961    s_seg/CLK_DIV/count_reg[8]_i_1_n_6
    SLICE_X44Y50         FDRE                                         r  s_seg/CLK_DIV/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.833     1.960    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  s_seg/CLK_DIV/count_reg[9]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    s_seg/CLK_DIV/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 s_seg/CLK_DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_seg/CLK_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.448    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  s_seg/CLK_DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  s_seg/CLK_DIV/count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.711    s_seg/CLK_DIV/count_reg_n_0_[6]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  s_seg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    s_seg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  s_seg/CLK_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.910    s_seg/CLK_DIV/count_reg[8]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.964 r  s_seg/CLK_DIV/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.964    s_seg/CLK_DIV/count_reg[12]_i_1_n_7
    SLICE_X44Y51         FDRE                                         r  s_seg/CLK_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.833     1.960    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  s_seg/CLK_DIV/count_reg[12]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    s_seg/CLK_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 s_seg/CLK_DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_seg/CLK_DIV/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.448    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  s_seg/CLK_DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  s_seg/CLK_DIV/count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.711    s_seg/CLK_DIV/count_reg_n_0_[6]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  s_seg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    s_seg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  s_seg/CLK_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.910    s_seg/CLK_DIV/count_reg[8]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.000 r  s_seg/CLK_DIV/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.000    s_seg/CLK_DIV/count_reg[12]_i_1_n_6
    SLICE_X44Y51         FDRE                                         r  s_seg/CLK_DIV/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.833     1.960    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  s_seg/CLK_DIV/count_reg[13]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    s_seg/CLK_DIV/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkDiv2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.561     1.444    clkDiv2/clk_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  clkDiv2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clkDiv2/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.704    clkDiv2/count_reg[11]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clkDiv2/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    clkDiv2/count_reg[8]_i_1__0_n_4
    SLICE_X37Y53         FDRE                                         r  clkDiv2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.829     1.957    clkDiv2/clk_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  clkDiv2/count_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.105     1.549    clkDiv2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkDiv2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.561     1.444    clkDiv2/clk_IBUF_BUFG
    SLICE_X37Y54         FDRE                                         r  clkDiv2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clkDiv2/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.704    clkDiv2/count_reg[15]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clkDiv2/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    clkDiv2/count_reg[12]_i_1__0_n_4
    SLICE_X37Y54         FDRE                                         r  clkDiv2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.829     1.957    clkDiv2/clk_IBUF_BUFG
    SLICE_X37Y54         FDRE                                         r  clkDiv2/count_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.105     1.549    clkDiv2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkDiv2/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.561     1.444    clkDiv2/clk_IBUF_BUFG
    SLICE_X37Y55         FDRE                                         r  clkDiv2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clkDiv2/count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.704    clkDiv2/count_reg[19]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clkDiv2/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clkDiv2/count_reg[16]_i_1_n_4
    SLICE_X37Y55         FDRE                                         r  clkDiv2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.829     1.957    clkDiv2/clk_IBUF_BUFG
    SLICE_X37Y55         FDRE                                         r  clkDiv2/count_reg[19]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.105     1.549    clkDiv2/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkDiv2/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.561     1.444    clkDiv2/clk_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  clkDiv2/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clkDiv2/count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.704    clkDiv2/count_reg[23]
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clkDiv2/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clkDiv2/count_reg[20]_i_1_n_4
    SLICE_X37Y56         FDRE                                         r  clkDiv2/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.829     1.957    clkDiv2/clk_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  clkDiv2/count_reg[23]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.105     1.549    clkDiv2/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y50   clkDiv/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y52   clkDiv/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y52   clkDiv/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y53   clkDiv/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y53   clkDiv/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y53   clkDiv/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y53   clkDiv/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y54   clkDiv/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y54   clkDiv/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   clkDiv/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y52   clkDiv/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y52   clkDiv/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y53   clkDiv/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y53   clkDiv/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y53   clkDiv/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y53   clkDiv/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y54   clkDiv/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y54   clkDiv/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y55   clkDiv/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   clkDiv/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y52   clkDiv/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y52   clkDiv/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y53   clkDiv/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y53   clkDiv/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y53   clkDiv/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y53   clkDiv/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y54   clkDiv/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y54   clkDiv/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y55   clkDiv/count_reg[22]/C



