INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FW_FP_Converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_NN
INFO: [VRFC 10-311] analyzing module FC_Neuron
INFO: [VRFC 10-311] analyzing module Hard_Threshold
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_checksum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipv4_checksum_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/demo_tb_integration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb_integration
