$date
	Mon Dec 01 23:25:31 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 1 ! c_out $end
$var wire 4 " sum [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % clk $end
$scope module test $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ! c_out $end
$var wire 1 ( clk $end
$var wire 1 ) q $end
$var wire 1 * r $end
$var wire 1 + s $end
$var wire 4 , sum [3:0] $end
$scope module t1 $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / c_in $end
$var wire 1 ( clk $end
$var reg 1 0 c_out $end
$var reg 1 1 sum $end
$upscope $end
$scope module t2 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 ) c_in $end
$var wire 1 ( clk $end
$var reg 1 4 c_out $end
$var reg 1 5 sum $end
$upscope $end
$scope module t3 $end
$var wire 1 6 a $end
$var wire 1 7 b $end
$var wire 1 * c_in $end
$var wire 1 ( clk $end
$var reg 1 8 c_out $end
$var reg 1 9 sum $end
$upscope $end
$scope module t4 $end
$var wire 1 : a $end
$var wire 1 ; b $end
$var wire 1 + c_in $end
$var wire 1 ( clk $end
$var reg 1 < c_out $end
$var reg 1 = sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x=
0<
0;
0:
x9
08
07
06
x5
04
03
02
11
00
0/
1.
0-
bx1 ,
0+
0*
0)
0(
b1 '
b0 &
0%
b1 $
b0 #
bx1 "
0!
$end
#5
13
12
b11 $
b11 '
b10 #
b10 &
1%
1(
#10
0=
19
14
1*
05
b101 "
b101 ,
0%
0(
#15
1%
1(
#20
0%
0(
#25
17
02
16
1%
1(
b111 $
b111 '
b100 #
b100 &
#30
1=
18
1+
09
04
0*
15
b1011 "
b1011 ,
0%
0(
#35
1%
1(
#40
0%
0(
#45
1%
1(
#50
0%
0(
#55
1%
1(
#60
0%
0(
#65
1;
06
1%
1(
b1111 $
b1111 '
b0 #
b0 &
#70
08
0+
19
b1111 "
b1111 ,
0%
0(
#75
1%
1(
#80
0%
0(
#85
1%
1(
#90
0%
0(
#95
1%
1(
#100
0%
0(
#105
1%
1(
#110
0%
0(
#115
1%
1(
#120
0%
0(
#125
0.
1-
1%
1(
b1110 $
b1110 '
b1 #
b1 &
