# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../vtpg.srcs/sources_1/bd/design_1/hdl/design_1.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog xil_defaultlib  "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog xil_defaultlib  "../../../vtpg.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog axis_infrastructure_v1_1  "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog axis_infrastructure_v1_1  "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog axis_infrastructure_v1_1  "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog axis_infrastructure_v1_1  "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog axis_infrastructure_v1_1  "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog axis_infrastructure_v1_1  "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_clock_synchronizer.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog axis_register_slice_v1_1  "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog axis_register_slice_v1_1  "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog axis_dwidth_converter_v1_1  "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_dwidth_converter_v1_1/f3947031/hdl/verilog/axis_dwidth_converter_v1_1_axisc_downsizer.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog axis_dwidth_converter_v1_1  "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_dwidth_converter_v1_1/f3947031/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog axis_dwidth_converter_v1_1  "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_dwidth_converter_v1_1/f3947031/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog xil_defaultlib  "../../../vtpg.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_1/sim/design_1_axis_dwidth_converter_0_1.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog xil_defaultlib  "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/hls_synchr_strm_v1_0/77a39e34/hdl/verilog/hls_synchr_strm.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog xil_defaultlib  "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/hls_synchr_strm_v1_0/77a39e34/hdl/verilog/hls_synchr_strm_Block_proc.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog xil_defaultlib  "../../../vtpg.srcs/sources_1/bd/design_1/ip/design_1_hls_synchr_strm_1_0/sim/design_1_hls_synchr_strm_1_0.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog xil_defaultlib  "../../../vtpg.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"
verilog xil_defaultlib  "../../../vtpg.srcs/sim_1/new/tb.v" --include "../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog"

# compile glbl module
verilog xil_defaultlib "glbl.v"
