

# PFET Digital Library

A collection of Digital Library of both Schematic & Layout using 70nm FET. It is based on Cadence Virtuoso, with minimum pitch size, delay and diffusion breaks.


## Library 

- [INV](https://github.com/vishnu884/FET-library/tree/main/INV)
- [NAND](https://github.com/vishnu884/FET-library/tree/main/NAND2)
- [NOR](https://github.com/vishnu884/FET-library/tree/main/NOR2)
- [XOR](https://github.com/vishnu884/FET-library/tree/main/XOR2)
- [MUX 2:1](https://github.com/vishnu884/FET-library/tree/main/MUX2:1)
- [AOI 21](https://github.com/vishnu884/FET-library/tree/main/AOI21)
- [OAI 22](https://github.com/vishnu884/FET-library/tree/main/OAI22)
- [AOAI211](https://github.com/vishnu884/FET-library/tree/main/AOAI211)
<br/>
<br/>

## INV
### Schematic
<p align="center">
<img src= "https://raw.githubusercontent.com/Nived151/FET-DigitalLib/main/Images/Schematic/INV_SCHM.png" width= "40%" height= "30%">

### Layout
<p align="center">
<img src="https://raw.githubusercontent.com/Nived151/FET-DigitalLib/main/Images/Layout/INV_LO.png" width= "40%" height= "40%">
<br/>
<br/>

## NAND
### Schematic
<p align="center">
<img src = "https://raw.githubusercontent.com/Nived151/FET-DigitalLib/main/Images/Schematic/NAND2_SCHM.png" width= "60%" height= "30%">

### Layout
<p align="center">
<img src = "https://raw.githubusercontent.com/Nived151/FET-DigitalLib/main/Images/Layout/NAND2_LO.png" width= "40%" height= "40%">
<br/>
<br/>


## NOR
### Schematic
<p align="center">
<img src="https://raw.githubusercontent.com/Nived151/FET-DigitalLib/main/Images/Schematic/NOR2_SCHM.png" width= "60%" height= "30%">

### Layout
<p align="center">
<img src="https://raw.githubusercontent.com/Nived151/FET-DigitalLib/main/Images/Layout/NOR2_LO.png" width= "40%" height= "40%">
<br/>
<br/>


## XOR
### Schematic
<p align="center">
<img src="https://raw.githubusercontent.com/Nived151/FET-DigitalLib/main/Images/Schematic/XOR2_SCHM.png">

### Layout
<p align="center">
<img src="https://raw.githubusercontent.com/Nived151/FET-DigitalLib/main/Images/Layout/XOR2_LO.png" width= "40%" height= "40%">
<br/>
<br/>


## MUX 2:1
### Schematic
<p align="center">
<img src="https://raw.githubusercontent.com/Nived151/FET-DigitalLib/main/Images/Schematic/MUX21_SCHM.png">

### Layout
<p align="center">
<img src="https://raw.githubusercontent.com/Nived151/FET-DigitalLib/main/Images/Layout/MUX21_LO.png" width= "40%" height= "40%">
<br/>
<br/>


## AOI 21
### Schematic
<p align="center">
<img src="https://raw.githubusercontent.com/Nived151/FET-DigitalLib/main/Images/Schematic/AOI21_SCHM.png" width= "60%" height= "30%">

### Layout
<p align="center">
<img src="https://raw.githubusercontent.com/Nived151/FET-DigitalLib/main/Images/Layout/AOI21_LO.png" width= "40%" height= "40%">
<br/>
<br/>


## OAI 22
### Schematic
<p align="center">
<img src="https://raw.githubusercontent.com/Nived151/FET-DigitalLib/main/Images/Schematic/OAI21_SCHM.png" width= "60%" height= "30%">

### Layout
<p align="center">
<img src="https://raw.githubusercontent.com/Nived151/FET-DigitalLib/main/Images/Layout/OAI21_LO.png" width= "40%" height= "40%">
<br/>
<br/>


## AOAI211
### Schematic
<p align="center">
<img src="https://raw.githubusercontent.com/Nived151/FET-DigitalLib/main/Images/Schematic/AOAI211_SCHM.png" width= "60%" height= "30%">

### Layout
<p align="center">
<img src = "https://raw.githubusercontent.com/Nived151/FET-DigitalLib/main/Images/Layout/AOAI211_LO.png" width= "40%" height= "40%">
     </p>
