<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ChibiOS/HAL: stm32_dma.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">6.0.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32__dma_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32_dma.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>DMA helper driver header.  
<a href="#details">More...</a></p>

<p><a href="stm32__dma_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 DMA stream descriptor structure.  <a href="structstm32__dma__stream__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma__isr__redir__t.html">dma_isr_redir_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA ISR redirector type.  <a href="structdma__isr__redir__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga938a163e21b2e86a3936e0119bb3c312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga938a163e21b2e86a3936e0119bb3c312">STM32_DMA_ADVANCED</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga938a163e21b2e86a3936e0119bb3c312"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA capability.  <a href="group___s_t_m32___d_m_a.html#ga938a163e21b2e86a3936e0119bb3c312">More...</a><br /></td></tr>
<tr class="separator:ga938a163e21b2e86a3936e0119bb3c312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8306e23aca0da961317c182201dbaa90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a></td></tr>
<tr class="memdesc:ga8306e23aca0da961317c182201dbaa90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of DMA streams.  <a href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">More...</a><br /></td></tr>
<tr class="separator:ga8306e23aca0da961317c182201dbaa90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237d6322efa2980b375d17c6ea357e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga237d6322efa2980b375d17c6ea357e97">STM32_DMA_ISR_MASK</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="memdesc:ga237d6322efa2980b375d17c6ea357e97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask of the ISR bits passed to the DMA callback functions.  <a href="group___s_t_m32___d_m_a.html#ga237d6322efa2980b375d17c6ea357e97">More...</a><br /></td></tr>
<tr class="separator:ga237d6322efa2980b375d17c6ea357e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63b9896bead8261d039f8d3e8917b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gac63b9896bead8261d039f8d3e8917b87">STM32_DMA_ISR_SHIFT</a>(stream)&#160;&#160;&#160;(((stream) - 1U) * 4U)</td></tr>
<tr class="memdesc:gac63b9896bead8261d039f8d3e8917b87"><td class="mdescLeft">&#160;</td><td class="mdescRight">From stream number to shift factor in <code>ISR</code> and <code>IFCR</code> registers.  <a href="group___s_t_m32___d_m_a.html#gac63b9896bead8261d039f8d3e8917b87">More...</a><br /></td></tr>
<tr class="separator:gac63b9896bead8261d039f8d3e8917b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3029eae0c98778e502b98cec436623e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga3029eae0c98778e502b98cec436623e8">STM32_DMA_GETCHANNEL</a>(id,  c)&#160;&#160;&#160;(((c) &gt;&gt; (((id) % 7U) * 4U)) &amp; 15U)</td></tr>
<tr class="memdesc:ga3029eae0c98778e502b98cec436623e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the request line associated to the specified stream.  <a href="group___s_t_m32___d_m_a.html#ga3029eae0c98778e502b98cec436623e8">More...</a><br /></td></tr>
<tr class="separator:ga3029eae0c98778e502b98cec436623e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f066c01359b6a1481cd779822297a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2f066c01359b6a1481cd779822297a66">STM32_DMA_IS_VALID_PRIORITY</a>(prio)&#160;&#160;&#160;(((prio) &gt;= 0U) &amp;&amp; ((prio) &lt;= 3U))</td></tr>
<tr class="memdesc:ga2f066c01359b6a1481cd779822297a66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if a DMA priority is within the valid range.  <a href="group___s_t_m32___d_m_a.html#ga2f066c01359b6a1481cd779822297a66">More...</a><br /></td></tr>
<tr class="separator:ga2f066c01359b6a1481cd779822297a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cc72041d54eab7787cc29f85309f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(<a class="el" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>,  stream)&#160;&#160;&#160;((((<a class="el" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>) - 1U) * 7U) + ((stream) - 1U))</td></tr>
<tr class="memdesc:ga39cc72041d54eab7787cc29f85309f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an unique numeric identifier for a DMA stream.  <a href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">More...</a><br /></td></tr>
<tr class="separator:ga39cc72041d54eab7787cc29f85309f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656433ede85fb38fbe0283f168272299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(<a class="el" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>,  stream)&#160;&#160;&#160;(1U &lt;&lt; STM32_DMA_STREAM_ID(dma, stream))</td></tr>
<tr class="memdesc:ga656433ede85fb38fbe0283f168272299"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a DMA stream identifier mask.  <a href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">More...</a><br /></td></tr>
<tr class="separator:ga656433ede85fb38fbe0283f168272299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874544891d188450b025f0836b6823dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga874544891d188450b025f0836b6823dd">STM32_DMA_IS_VALID_ID</a>(id,  mask)&#160;&#160;&#160;(((1U &lt;&lt; (id)) &amp; (mask)))</td></tr>
<tr class="memdesc:ga874544891d188450b025f0836b6823dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if a DMA stream unique identifier belongs to a mask.  <a href="group___s_t_m32___d_m_a.html#ga874544891d188450b025f0836b6823dd">More...</a><br /></td></tr>
<tr class="separator:ga874544891d188450b025f0836b6823dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DMA streams identifiers</div></td></tr>
<tr class="memitem:ga59f4501b9ff663ae21951824eb75b2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(id)&#160;&#160;&#160;(&amp;<a class="el" href="group___s_t_m32___d_m_a.html#ga2c3920c6621e5edadca1d565d19adb30">_stm32_dma_streams</a>[id])</td></tr>
<tr class="memdesc:ga59f4501b9ff663ae21951824eb75b2b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure.  <a href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">More...</a><br /></td></tr>
<tr class="separator:ga59f4501b9ff663ae21951824eb75b2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a66f5e059a9ba8d7e7cc105f48d5b3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM1</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(0)</td></tr>
<tr class="separator:ga83a66f5e059a9ba8d7e7cc105f48d5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1d5ce9a8d7499f0967732a1d175f68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM2</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(1)</td></tr>
<tr class="separator:ga3e1d5ce9a8d7499f0967732a1d175f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34540a358c188eacc68ef9e9fc657e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM3</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(2)</td></tr>
<tr class="separator:gac34540a358c188eacc68ef9e9fc657e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae698d5156d5bccb74daa336dda809ac6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM4</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(3)</td></tr>
<tr class="separator:gae698d5156d5bccb74daa336dda809ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a532d34a4343494b6c3058f12081df2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM5</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(4)</td></tr>
<tr class="separator:ga5a532d34a4343494b6c3058f12081df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7a8fde85803d424db9c255b16809c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM6</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(5)</td></tr>
<tr class="separator:gabc7a8fde85803d424db9c255b16809c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5529f5cb12cf2063dd0e81e673809fc5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM7</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(6)</td></tr>
<tr class="separator:ga5529f5cb12cf2063dd0e81e673809fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec939823aa5ade9ba8e2d77f2eff413"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM1</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(7)</td></tr>
<tr class="separator:ga7ec939823aa5ade9ba8e2d77f2eff413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eda4f3e78e187df9fb1799e55de48a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM2</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(8)</td></tr>
<tr class="separator:ga4eda4f3e78e187df9fb1799e55de48a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab024f5ed92c804a5800f99544d55591f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM3</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(9)</td></tr>
<tr class="separator:gab024f5ed92c804a5800f99544d55591f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39dbddde107c4c6f89e3d44a17bce084"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM4</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(10)</td></tr>
<tr class="separator:ga39dbddde107c4c6f89e3d44a17bce084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac230ecbfaa87bdb151b7be287ffb0ffc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM5</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(11)</td></tr>
<tr class="separator:gac230ecbfaa87bdb151b7be287ffb0ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2083b11e03ade4d052ba7e0ed666efd9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM6</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(12)</td></tr>
<tr class="separator:ga2083b11e03ade4d052ba7e0ed666efd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591ca9548c1394901f72a7db2ba086c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM7</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(13)</td></tr>
<tr class="separator:ga591ca9548c1394901f72a7db2ba086c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CR register constants common to all DMA types</div></td></tr>
<tr class="memitem:gaf53af8834530fb9be02bf1ecd3fc9abf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_EN</b>&#160;&#160;&#160;DMA_CCR_EN</td></tr>
<tr class="separator:gaf53af8834530fb9be02bf1ecd3fc9abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6a00983cc2de7062b55c7e04d34cce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_TEIE</b>&#160;&#160;&#160;DMA_CCR_TEIE</td></tr>
<tr class="separator:gaee6a00983cc2de7062b55c7e04d34cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d65d1013afef382e24f64c18ef24490"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_HTIE</b>&#160;&#160;&#160;DMA_CCR_HTIE</td></tr>
<tr class="separator:ga7d65d1013afef382e24f64c18ef24490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d24afd17670351c5f4dc9bffc56c818"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_TCIE</b>&#160;&#160;&#160;DMA_CCR_TCIE</td></tr>
<tr class="separator:ga4d24afd17670351c5f4dc9bffc56c818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43d77e8230eb29e7a302d0bc7399e73"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_DIR_MASK</b>&#160;&#160;&#160;(DMA_CCR_DIR | DMA_CCR_MEM2MEM)</td></tr>
<tr class="separator:gaa43d77e8230eb29e7a302d0bc7399e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b4dc44cea031844ed6c353f7153810"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_DIR_P2M</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga85b4dc44cea031844ed6c353f7153810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac56a0f280c4ba92ce9f430b0532e8550"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_DIR_M2P</b>&#160;&#160;&#160;DMA_CCR_DIR</td></tr>
<tr class="separator:gac56a0f280c4ba92ce9f430b0532e8550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552155c72c9b5d4bb069bfd88f79d8c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_DIR_M2M</b>&#160;&#160;&#160;DMA_CCR_MEM2MEM</td></tr>
<tr class="separator:ga552155c72c9b5d4bb069bfd88f79d8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42615c40eb5828b08ed209f303a4866c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_CIRC</b>&#160;&#160;&#160;DMA_CCR_CIRC</td></tr>
<tr class="separator:ga42615c40eb5828b08ed209f303a4866c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5ab7cbf599d02af404d40582c51e55"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PINC</b>&#160;&#160;&#160;DMA_CCR_PINC</td></tr>
<tr class="separator:ga6a5ab7cbf599d02af404d40582c51e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29a65969726d051b3f236d14e21aa4e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MINC</b>&#160;&#160;&#160;DMA_CCR_MINC</td></tr>
<tr class="separator:gaf29a65969726d051b3f236d14e21aa4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340c05a25916642f8895e9ced865387f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PSIZE_MASK</b>&#160;&#160;&#160;DMA_CCR_PSIZE</td></tr>
<tr class="separator:ga340c05a25916642f8895e9ced865387f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea4f3342cb105fc8566baf4f9f21eccf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PSIZE_BYTE</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:gaea4f3342cb105fc8566baf4f9f21eccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12efd13438d026d370d6b57dede95d34"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PSIZE_HWORD</b>&#160;&#160;&#160;DMA_CCR_PSIZE_0</td></tr>
<tr class="separator:ga12efd13438d026d370d6b57dede95d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f62c03f80c539df31cd13fd1b4cc536"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PSIZE_WORD</b>&#160;&#160;&#160;DMA_CCR_PSIZE_1</td></tr>
<tr class="separator:ga8f62c03f80c539df31cd13fd1b4cc536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80be7e0879182a68181f518c7e4e700c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MSIZE_MASK</b>&#160;&#160;&#160;DMA_CCR_MSIZE</td></tr>
<tr class="separator:ga80be7e0879182a68181f518c7e4e700c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d5dccf22c5beff17027357c5a46df1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MSIZE_BYTE</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:gad3d5dccf22c5beff17027357c5a46df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1414fcd05fd44094fe3efd13c825dac1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MSIZE_HWORD</b>&#160;&#160;&#160;DMA_CCR_MSIZE_0</td></tr>
<tr class="separator:ga1414fcd05fd44094fe3efd13c825dac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8b548f492bbfda73a791c8d772c2fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MSIZE_WORD</b>&#160;&#160;&#160;DMA_CCR_MSIZE_1</td></tr>
<tr class="separator:ga3f8b548f492bbfda73a791c8d772c2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477c976c3e914570f5c6d784f9906b01"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_SIZE_MASK</b></td></tr>
<tr class="separator:ga477c976c3e914570f5c6d784f9906b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36be4a6e0a4b4e70443e1b4d35e4eb17"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PL_MASK</b>&#160;&#160;&#160;DMA_CCR_PL</td></tr>
<tr class="separator:ga36be4a6e0a4b4e70443e1b4d35e4eb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd623b26cd7bc8183aab37b0dec5454"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PL</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 12U)</td></tr>
<tr class="separator:ga7cd623b26cd7bc8183aab37b0dec5454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Request line selector macro</div></td></tr>
<tr class="memitem:ga7c46d07effcaa6f62c31ec5f0d85ae3f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_CHSEL_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 16U)</td></tr>
<tr class="separator:ga7c46d07effcaa6f62c31ec5f0d85ae3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8c78268a73f76b24beb60edef7a597"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_CHSEL</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 16U)</td></tr>
<tr class="separator:ga1a8c78268a73f76b24beb60edef7a597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CR register constants only found in enhanced DMA</div></td></tr>
<tr class="memitem:ga6452a152680448d642add5202980e45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga6452a152680448d642add5202980e45d">STM32_DMA_CR_DMEIE</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga6452a152680448d642add5202980e45d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ignored by normal DMA.  <a href="group___s_t_m32___d_m_a.html#ga6452a152680448d642add5202980e45d">More...</a><br /></td></tr>
<tr class="separator:ga6452a152680448d642add5202980e45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Status flags passed to the ISR callbacks</div></td></tr>
<tr class="memitem:ga0b2be4a2c4c5b7fcaddec17444bd51f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_FEIF</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga0b2be4a2c4c5b7fcaddec17444bd51f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b81119d145f10b4f89ad3aa88ce20bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_DMEIF</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga0b81119d145f10b4f89ad3aa88ce20bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e513ca8cd600adfbb34a0ab38aae14c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_TEIF</b>&#160;&#160;&#160;DMA_ISR_TEIF1</td></tr>
<tr class="separator:ga9e513ca8cd600adfbb34a0ab38aae14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace06e230342a7834eaa9cefff2f14f1d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_HTIF</b>&#160;&#160;&#160;DMA_ISR_HTIF1</td></tr>
<tr class="separator:gace06e230342a7834eaa9cefff2f14f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3081cb8d428c80ac010d746cfa5dc80"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_TCIF</b>&#160;&#160;&#160;DMA_ISR_TCIF1</td></tr>
<tr class="separator:gae3081cb8d428c80ac010d746cfa5dc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Macro Functions</div></td></tr>
<tr class="memitem:gacdb854e2d6d37b0075af10000f6ea91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">dmaStreamSetPeripheral</a>(dmastp,  addr)</td></tr>
<tr class="memdesc:gacdb854e2d6d37b0075af10000f6ea91b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Associates a peripheral data register to a DMA stream.  <a href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">More...</a><br /></td></tr>
<tr class="separator:gacdb854e2d6d37b0075af10000f6ea91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6862a2cc69df434d4e20861b0712696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a>(dmastp,  addr)</td></tr>
<tr class="memdesc:gaa6862a2cc69df434d4e20861b0712696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Associates a memory destination to a DMA stream.  <a href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">More...</a><br /></td></tr>
<tr class="separator:gaa6862a2cc69df434d4e20861b0712696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad60a96fb0f48bd276cb15af058656e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a>(dmastp,  size)</td></tr>
<tr class="memdesc:ga2ad60a96fb0f48bd276cb15af058656e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the number of transfers to be performed.  <a href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">More...</a><br /></td></tr>
<tr class="separator:ga2ad60a96fb0f48bd276cb15af058656e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82284b4479d26ae6fa4351227dcc9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gaa82284b4479d26ae6fa4351227dcc9c7">dmaStreamGetTransactionSize</a>(dmastp)&#160;&#160;&#160;((size_t)((dmastp)-&gt;channel-&gt;CNDTR))</td></tr>
<tr class="memdesc:gaa82284b4479d26ae6fa4351227dcc9c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of transfers to be performed.  <a href="group___s_t_m32___d_m_a.html#gaa82284b4479d26ae6fa4351227dcc9c7">More...</a><br /></td></tr>
<tr class="separator:gaa82284b4479d26ae6fa4351227dcc9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c328a560450555e91ccab4e90ce23d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a>(dmastp,  mode)</td></tr>
<tr class="memdesc:ga0c328a560450555e91ccab4e90ce23d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programs the stream mode settings.  <a href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">More...</a><br /></td></tr>
<tr class="separator:ga0c328a560450555e91ccab4e90ce23d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38612b9b7bc723229284468b9c1ae479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a>(dmastp)</td></tr>
<tr class="memdesc:ga38612b9b7bc723229284468b9c1ae479"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA stream enable.  <a href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">More...</a><br /></td></tr>
<tr class="separator:ga38612b9b7bc723229284468b9c1ae479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c635c5c2baaf634036e4a0d71f92a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a>(dmastp)</td></tr>
<tr class="memdesc:ga9c635c5c2baaf634036e4a0d71f92a53"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA stream disable.  <a href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">More...</a><br /></td></tr>
<tr class="separator:ga9c635c5c2baaf634036e4a0d71f92a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7deabf8a871af095b5dfffd91b3ad3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gae7deabf8a871af095b5dfffd91b3ad3e">dmaStreamClearInterrupt</a>(dmastp)</td></tr>
<tr class="memdesc:gae7deabf8a871af095b5dfffd91b3ad3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA stream interrupt sources clear.  <a href="group___s_t_m32___d_m_a.html#gae7deabf8a871af095b5dfffd91b3ad3e">More...</a><br /></td></tr>
<tr class="separator:gae7deabf8a871af095b5dfffd91b3ad3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a9d820558dcddb367433260a114f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gaa5a9d820558dcddb367433260a114f7e">dmaStartMemCopy</a>(dmastp,  mode,  src,  dst,  n)</td></tr>
<tr class="memdesc:gaa5a9d820558dcddb367433260a114f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starts a memory to memory operation using the specified stream.  <a href="group___s_t_m32___d_m_a.html#gaa5a9d820558dcddb367433260a114f7e">More...</a><br /></td></tr>
<tr class="separator:gaa5a9d820558dcddb367433260a114f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cc27c1741fb2d5d6a057c323a9f24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gab1cc27c1741fb2d5d6a057c323a9f24b">dmaWaitCompletion</a>(dmastp)</td></tr>
<tr class="memdesc:gab1cc27c1741fb2d5d6a057c323a9f24b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Polled wait for DMA transfer end.  <a href="group___s_t_m32___d_m_a.html#gab1cc27c1741fb2d5d6a057c323a9f24b">More...</a><br /></td></tr>
<tr class="separator:gab1cc27c1741fb2d5d6a057c323a9f24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5b3cd06e8d4fd7df57f2563428d857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>(dmastp)</td></tr>
<tr class="memdesc:ga2d5b3cd06e8d4fd7df57f2563428d857"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serves a DMA IRQ.  <a href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">More...</a><br /></td></tr>
<tr class="separator:ga2d5b3cd06e8d4fd7df57f2563428d857"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga40c8c690b645654163ea9c3ec935fd9f"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>) (void *p, uint32_t flags)</td></tr>
<tr class="memdesc:ga40c8c690b645654163ea9c3ec935fd9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 DMA ISR function type.  <a href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">More...</a><br /></td></tr>
<tr class="separator:ga40c8c690b645654163ea9c3ec935fd9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga2efa21dedda1992b5cb10ca9335d17f2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">dmaInit</a> (void)</td></tr>
<tr class="memdesc:ga2efa21dedda1992b5cb10ca9335d17f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 DMA helper initialization.  <a href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">More...</a><br /></td></tr>
<tr class="separator:ga2efa21dedda1992b5cb10ca9335d17f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2779cd46d0f5e9d7a6e549391e05cdd0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a> (const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> *dmastp, uint32_t priority, <a class="el" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a> func, void *param)</td></tr>
<tr class="memdesc:ga2779cd46d0f5e9d7a6e549391e05cdd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allocates a DMA stream.  <a href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">More...</a><br /></td></tr>
<tr class="separator:ga2779cd46d0f5e9d7a6e549391e05cdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6427d36d4aba6469fd46e53bf972211e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease</a> (const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> *dmastp)</td></tr>
<tr class="memdesc:ga6427d36d4aba6469fd46e53bf972211e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Releases a DMA stream.  <a href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">More...</a><br /></td></tr>
<tr class="separator:ga6427d36d4aba6469fd46e53bf972211e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMA helper driver header. </p>
<dl class="section note"><dt>Note</dt><dd>This driver uses the new naming convention used for the STM32F2xx so the "DMA channels" are referred as "DMA streams". </dd></dl>

<p>Definition in file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_ee25811a80f3df4596c0c063d26ab926.html">acw</a></li><li class="navelem"><a class="el" href="dir_f0cf4720dbf09e66e541bd1634883892.html">Desktop</a></li><li class="navelem"><a class="el" href="dir_1b866f7f8b91552d65f790ee4eda4ae2.html">ChibiOS_18.2.0</a></li><li class="navelem"><a class="el" href="dir_83f82ff3dedc9d2a86c66065100ebdfe.html">os</a></li><li class="navelem"><a class="el" href="dir_94598eb9a62b15169f3f1ce54d3caeb4.html">hal</a></li><li class="navelem"><a class="el" href="dir_6eb18b0b63dc12c1d948690b95cda1ae.html">ports</a></li><li class="navelem"><a class="el" href="dir_cc07318dd0672f6c5dd786bd58cc294d.html">STM32</a></li><li class="navelem"><a class="el" href="dir_0cde05cb2d6c8a89cbcb88dc304674b4.html">LLD</a></li><li class="navelem"><a class="el" href="dir_5b56d9e48ee583ea8db37c27ade7466d.html">DMAv1</a></li><li class="navelem"><a class="el" href="stm32__dma_8h.html">stm32_dma.h</a></li>
    <li class="footer">Generated on Sun May 13 2018 00:51:41 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
