#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Nov 18 07:21:55 2020
# Process ID: 14836
# Current directory: C:/Projects/Example/Vivado_Files/Regression
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22628 C:\Projects\Example\Vivado_Files\Regression\Regression.xpr
# Log file: C:/Projects/Example/Vivado_Files/Regression/vivado.log
# Journal file: C:/Projects/Example/Vivado_Files/Regression\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/Example/Vivado_Files/Regression/Regression.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Regression_newShape/HLS_IP/backward_lite'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'custom_backward.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
custom_backward_backward_lite_0_0

open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 885.449 ; gain = 256.320
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Projects/Regression_newShape/HLS_IP/backward_lite/backward_lite/solution1/impl/ip/component.xml. It will be created.
open_bd_design {C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:hls:equation_matrix:1.0 - equation_matrix_0
Adding cell -- xilinx.com:hls:backward_lite:1.0 - backward_lite_0
Successfully read diagram <custom_backward> from BD file <C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1744.586 ; gain = 0.000
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Regression_newShape/HLS_IP/backward_lite'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:backward_lite:1.0 [get_ips  custom_backward_backward_lite_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd'
INFO: [IP_Flow 19-3422] Upgraded custom_backward_backward_lite_0_0 (Backward_lite 1.0) from revision 2011111243 to revision 2011180821
Wrote  : <C:\Projects\Example\Vivado_Files\Regression\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
Wrote  : <C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ui/bd_493eacf1.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/Example/Vivado_Files/Regression/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips custom_backward_backward_lite_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block equation_matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_2/custom_backward_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 178.460 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 178.460 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 178.460 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_1, cache-ID = f3327471a18a06a1; cache size = 178.460 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_2, cache-ID = 345cd45a3bd214f7; cache size = 178.460 MB.
[Wed Nov 18 08:22:59 2020] Launched custom_backward_backward_lite_0_0_synth_1, synth_1...
Run output will be captured here:
custom_backward_backward_lite_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_backward_lite_0_0_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/synth_1/runme.log
[Wed Nov 18 08:23:00 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1744.586 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Projects/Regression_newShape/HLS_IP/backward_lite/backward_lite/solution1/impl/ip/component.xml. It will be created.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1871 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2261.680 ; gain = 22.773
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2261.680 ; gain = 22.773
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2261.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32X1S => RAM32X1S (RAMS32): 1 instances
  SRLC32E => SRL16E: 7 instances

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2381.227 ; gain = 636.641
open_report: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2539.324 ; gain = 127.051
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Projects/Regression_newShape/HLS_IP/backward_lite/backward_lite/solution1/impl/ip/component.xml. It will be created.
open_bd_design {C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd}
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Regression_newShape/HLS_IP/backward_lite'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:backward_lite:1.0 [get_ips  custom_backward_backward_lite_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd'
INFO: [IP_Flow 19-3422] Upgraded custom_backward_backward_lite_0_0 (Backward_lite 1.0) from revision 2011180821 to revision 2011180848
Wrote  : <C:\Projects\Example\Vivado_Files\Regression\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/Example/Vivado_Files/Regression/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips custom_backward_backward_lite_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block equation_matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_2/custom_backward_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 198.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 198.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 198.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_1, cache-ID = f3327471a18a06a1; cache size = 198.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_2, cache-ID = 345cd45a3bd214f7; cache size = 198.137 MB.
[Wed Nov 18 08:50:41 2020] Launched custom_backward_backward_lite_0_0_synth_1, synth_1...
Run output will be captured here:
custom_backward_backward_lite_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_backward_lite_0_0_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/synth_1/runme.log
[Wed Nov 18 08:50:41 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3380.875 ; gain = 0.000
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Projects/Regression_newShape/HLS_IP/backward_lite/backward_lite/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Regression_newShape/HLS_IP/backward_lite'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:backward_lite:1.0 [get_ips  custom_backward_backward_lite_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd'
INFO: [IP_Flow 19-3422] Upgraded custom_backward_backward_lite_0_0 (Backward_lite 1.0) from revision 2011180848 to revision 2011182038
Wrote  : <C:\Projects\Example\Vivado_Files\Regression\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/Example/Vivado_Files/Regression/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips custom_backward_backward_lite_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block equation_matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_2/custom_backward_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 244.013 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 244.013 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 244.013 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_1, cache-ID = f3327471a18a06a1; cache size = 244.013 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_2, cache-ID = 345cd45a3bd214f7; cache size = 244.013 MB.
[Wed Nov 18 20:39:55 2020] Launched custom_backward_backward_lite_0_0_synth_1, synth_1...
Run output will be captured here:
custom_backward_backward_lite_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_backward_lite_0_0_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/synth_1/runme.log
[Wed Nov 18 20:39:55 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 3380.875 ; gain = 0.000
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Projects/Regression_newShape/HLS_IP/backward_lite/backward_lite/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Regression_newShape/HLS_IP/backward_lite'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:backward_lite:1.0 [get_ips  custom_backward_backward_lite_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd'
INFO: [IP_Flow 19-3422] Upgraded custom_backward_backward_lite_0_0 (Backward_lite 1.0) from revision 2011182038 to revision 2011210506
Wrote  : <C:\Projects\Example\Vivado_Files\Regression\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/Example/Vivado_Files/Regression/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips custom_backward_backward_lite_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block equation_matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_2/custom_backward_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 291.407 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 291.407 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 291.407 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_1, cache-ID = f3327471a18a06a1; cache size = 291.407 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_2, cache-ID = 345cd45a3bd214f7; cache size = 291.407 MB.
[Sat Nov 21 05:28:29 2020] Launched custom_backward_backward_lite_0_0_synth_1, synth_1...
Run output will be captured here:
custom_backward_backward_lite_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_backward_lite_0_0_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/synth_1/runme.log
[Sat Nov 21 05:28:29 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3380.875 ; gain = 0.000
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Projects/Regression_newShape/HLS_IP/backward_lite/backward_lite/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Regression_newShape/HLS_IP/backward_lite'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:backward_lite:1.0 [get_ips  custom_backward_backward_lite_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd'
INFO: [IP_Flow 19-3422] Upgraded custom_backward_backward_lite_0_0 (Backward_lite 1.0) from revision 2011210506 to revision 2011240207
Wrote  : <C:\Projects\Example\Vivado_Files\Regression\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/Example/Vivado_Files/Regression/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips custom_backward_backward_lite_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block equation_matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_2/custom_backward_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 339.030 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 339.030 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 339.030 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_1, cache-ID = f3327471a18a06a1; cache size = 339.030 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_2, cache-ID = 345cd45a3bd214f7; cache size = 339.030 MB.
[Tue Nov 24 02:11:04 2020] Launched custom_backward_backward_lite_0_0_synth_1, synth_1...
Run output will be captured here:
custom_backward_backward_lite_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_backward_lite_0_0_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/synth_1/runme.log
[Tue Nov 24 02:11:04 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3523.758 ; gain = 38.109
report_ip_status -name ip_status 
