-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sha_stream is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    indata_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    indata_ce0 : OUT STD_LOGIC;
    indata_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_i_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    in_i_ce0 : OUT STD_LOGIC;
    in_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    outdata_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    outdata_ce0 : OUT STD_LOGIC;
    outdata_we0 : OUT STD_LOGIC;
    outdata_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of sha_stream is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "sha_stream_sha_stream,hls_ip_2023_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.178714,HLS_SYN_LAT=130356,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=1840,HLS_SYN_LUT=4051,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (25 downto 0) := "00000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (25 downto 0) := "00000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (25 downto 0) := "00000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (25 downto 0) := "00000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (25 downto 0) := "00000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (25 downto 0) := "00000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (25 downto 0) := "00001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (25 downto 0) := "00010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (25 downto 0) := "00100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (25 downto 0) := "01000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (25 downto 0) := "10000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_67452301 : STD_LOGIC_VECTOR (31 downto 0) := "01100111010001010010001100000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_EFCDAB89 : STD_LOGIC_VECTOR (31 downto 0) := "11101111110011011010101110001001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_98BADCFE : STD_LOGIC_VECTOR (31 downto 0) := "10011000101110101101110011111110";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv32_10325476 : STD_LOGIC_VECTOR (31 downto 0) := "00010000001100100101010001110110";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv32_C3D2E1F0 : STD_LOGIC_VECTOR (31 downto 0) := "11000011110100101110000111110000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_38 : STD_LOGIC_VECTOR (6 downto 0) := "0111000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv32_FFFFFFC0 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111000000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv14_2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_const_lv14_3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000011";
    constant ap_const_lv7_37 : STD_LOGIC_VECTOR (6 downto 0) := "0110111";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal local_indata_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal local_indata_ce0 : STD_LOGIC;
    signal local_indata_we0 : STD_LOGIC;
    signal local_indata_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_indata_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal local_indata_ce1 : STD_LOGIC;
    signal local_indata_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sha_info_count_lo : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sha_info_count_hi : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sha_info_data_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal sha_info_data_ce0 : STD_LOGIC;
    signal sha_info_data_we0 : STD_LOGIC;
    signal sha_info_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sha_info_data_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sha_info_data_ce1 : STD_LOGIC;
    signal sha_info_data_we1 : STD_LOGIC;
    signal sha_info_digest_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal sha_info_digest_ce0 : STD_LOGIC;
    signal sha_info_digest_we0 : STD_LOGIC;
    signal sha_info_digest_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sha_info_digest_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sha_info_digest_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sha_info_digest_ce1 : STD_LOGIC;
    signal sha_info_digest_we1 : STD_LOGIC;
    signal sha_info_digest_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sha_info_digest_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_449 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal reg_453 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln210_fu_477_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln210_reg_1061 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln210_fu_487_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln210_reg_1069 : STD_LOGIC_VECTOR (1 downto 0);
    signal lo_bit_count_reg_1079 : STD_LOGIC_VECTOR (31 downto 0);
    signal hi_bit_count_reg_1085 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln171_fu_508_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln171_reg_1090 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln178_fu_533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_reg_1095 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln61_fu_539_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln61_reg_1099 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_545_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_9_reg_1105 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal i_reg_1117 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln159_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln159_reg_1128 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln159_fu_650_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln159_reg_1137 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal select_ln73_1_fu_684_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln73_1_reg_1142 : STD_LOGIC_VECTOR (13 downto 0);
    signal m_1_fu_739_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal m_1_reg_1147 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln80_1_fu_753_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln80_1_reg_1155 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal add_ln74_fu_763_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln74_reg_1160 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln80_fu_794_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln80_reg_1176 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln164_fu_800_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln164_reg_1181 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln159_fu_806_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln159_reg_1186 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln80_3_fu_869_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln80_3_reg_1204 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal add_ln74_1_fu_879_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln74_1_reg_1209 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln80_2_fu_910_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln80_2_reg_1225 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln58_fu_1029_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln58_reg_1240 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal m_fu_1047_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal m_reg_1245 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_start : STD_LOGIC;
    signal grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_done : STD_LOGIC;
    signal grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_idle : STD_LOGIC;
    signal grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_ready : STD_LOGIC;
    signal grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_indata_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_indata_ce0 : STD_LOGIC;
    signal grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_local_indata_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_local_indata_ce0 : STD_LOGIC;
    signal grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_local_indata_we0 : STD_LOGIC;
    signal grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_local_indata_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha_transform_fu_403_ap_start : STD_LOGIC;
    signal grp_sha_transform_fu_403_ap_done : STD_LOGIC;
    signal grp_sha_transform_fu_403_ap_idle : STD_LOGIC;
    signal grp_sha_transform_fu_403_ap_ready : STD_LOGIC;
    signal grp_sha_transform_fu_403_sha_info_data_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sha_transform_fu_403_sha_info_data_ce0 : STD_LOGIC;
    signal grp_sha_transform_fu_403_sha_info_digest_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sha_transform_fu_403_sha_info_digest_ce0 : STD_LOGIC;
    signal grp_sha_transform_fu_403_sha_info_digest_we0 : STD_LOGIC;
    signal grp_sha_transform_fu_403_sha_info_digest_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha_transform_fu_403_sha_info_digest_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sha_transform_fu_403_sha_info_digest_ce1 : STD_LOGIC;
    signal grp_sha_transform_fu_403_sha_info_digest_we1 : STD_LOGIC;
    signal grp_sha_transform_fu_403_sha_info_digest_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start : STD_LOGIC;
    signal grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_done : STD_LOGIC;
    signal grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_idle : STD_LOGIC;
    signal grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_ready : STD_LOGIC;
    signal grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_ce0 : STD_LOGIC;
    signal grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_we0 : STD_LOGIC;
    signal grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start : STD_LOGIC;
    signal grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_done : STD_LOGIC;
    signal grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_idle : STD_LOGIC;
    signal grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_ready : STD_LOGIC;
    signal grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_ce0 : STD_LOGIC;
    signal grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_we0 : STD_LOGIC;
    signal grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start : STD_LOGIC;
    signal grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_done : STD_LOGIC;
    signal grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_idle : STD_LOGIC;
    signal grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_ready : STD_LOGIC;
    signal grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_ce0 : STD_LOGIC;
    signal grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_we0 : STD_LOGIC;
    signal grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_start : STD_LOGIC;
    signal grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_done : STD_LOGIC;
    signal grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_idle : STD_LOGIC;
    signal grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_ready : STD_LOGIC;
    signal grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_outdata_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_outdata_ce0 : STD_LOGIC;
    signal grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_outdata_we0 : STD_LOGIC;
    signal grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_outdata_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_sha_info_digest_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_sha_info_digest_ce0 : STD_LOGIC;
    signal count_assign_1_reg_327 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal idx_reg_337 : STD_LOGIC_VECTOR (31 downto 0);
    signal idx25_reg_349 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln159_1_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal idx27_reg_360 : STD_LOGIC_VECTOR (4 downto 0);
    signal idx30_reg_372 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal idx32_reg_383 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_sha_transform_fu_403_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln80_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal zext_ln210_fu_493_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln210_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln176_fu_518_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln74_fu_773_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln83_fu_789_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_fu_822_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_fu_837_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln80_fu_842_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln74_1_fu_889_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln80_1_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln83_1_fu_905_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_1_fu_930_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_1_fu_945_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln80_2_fu_950_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln152_fu_558_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln153_fu_570_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln156_fu_606_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln152_fu_564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_sha_info_count_hi_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_fu_182 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal tmp_fu_847_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_955_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal count_fu_498_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal count_1_fu_512_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln_fu_523_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln152_fu_552_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln_fu_588_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln156_fu_598_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_618_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_4_fu_634_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_s_fu_657_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln159_1_fu_654_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_fu_674_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln_fu_666_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln73_fu_678_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln77_fu_699_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_705_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln77_fu_715_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_7_fu_725_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_5_fu_691_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln77_1_fu_719_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln77_1_fu_735_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln80_1_fu_759_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln74_2_fu_768_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln83_fu_778_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln83_fu_784_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln84_fu_812_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln84_fu_817_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln85_fu_827_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln85_fu_832_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln80_3_fu_860_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln80_fu_875_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln74_3_fu_884_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln83_1_fu_894_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln83_1_fu_900_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln84_1_fu_920_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln84_1_fu_925_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln85_1_fu_935_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln85_1_fu_940_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln58_fu_968_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln58_1_fu_981_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln58_2_fu_987_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln58_fu_997_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln58_fu_1001_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln58_3_fu_1011_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln58_1_fu_1021_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_973_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln58_2_fu_1005_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln58_1_fu_1025_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1_fu_1038_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_block_state21_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sha_stream_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        indata_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        indata_ce0 : OUT STD_LOGIC;
        indata_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        local_indata_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        local_indata_ce0 : OUT STD_LOGIC;
        local_indata_we0 : OUT STD_LOGIC;
        local_indata_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sha_stream_sha_transform IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sha_info_data_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        sha_info_data_ce0 : OUT STD_LOGIC;
        sha_info_data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sha_info_digest_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        sha_info_digest_ce0 : OUT STD_LOGIC;
        sha_info_digest_we0 : OUT STD_LOGIC;
        sha_info_digest_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        sha_info_digest_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sha_info_digest_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        sha_info_digest_ce1 : OUT STD_LOGIC;
        sha_info_digest_we1 : OUT STD_LOGIC;
        sha_info_digest_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        sha_info_digest_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sha_stream_sha_stream_Pipeline_local_memset_label12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        select_ln58 : IN STD_LOGIC_VECTOR (6 downto 0);
        add_ln61 : IN STD_LOGIC_VECTOR (3 downto 0);
        sha_info_data_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        sha_info_data_ce0 : OUT STD_LOGIC;
        sha_info_data_we0 : OUT STD_LOGIC;
        sha_info_data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sha_stream_sha_stream_Pipeline_local_memset_label1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m : IN STD_LOGIC_VECTOR (3 downto 0);
        add_ln61 : IN STD_LOGIC_VECTOR (3 downto 0);
        sha_info_data_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        sha_info_data_ce0 : OUT STD_LOGIC;
        sha_info_data_we0 : OUT STD_LOGIC;
        sha_info_data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sha_stream_sha_stream_Pipeline_local_memset_label11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sha_info_data_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        sha_info_data_ce0 : OUT STD_LOGIC;
        sha_info_data_we0 : OUT STD_LOGIC;
        sha_info_data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sha_stream_sha_stream_Pipeline_VITIS_LOOP_219_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        outdata_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        outdata_ce0 : OUT STD_LOGIC;
        outdata_we0 : OUT STD_LOGIC;
        outdata_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        sha_info_digest_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        sha_info_digest_ce0 : OUT STD_LOGIC;
        sha_info_digest_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sha_stream_local_indata_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sha_stream_sha_info_data_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sha_stream_sha_info_digest_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    local_indata_U : component sha_stream_local_indata_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_indata_address0,
        ce0 => local_indata_ce0,
        we0 => local_indata_we0,
        d0 => grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_local_indata_d0,
        q0 => local_indata_q0,
        address1 => local_indata_address1,
        ce1 => local_indata_ce1,
        q1 => local_indata_q1);

    sha_info_data_U : component sha_stream_sha_info_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sha_info_data_address0,
        ce0 => sha_info_data_ce0,
        we0 => sha_info_data_we0,
        d0 => sha_info_data_d0,
        q0 => sha_info_data_q0,
        address1 => ap_const_lv4_E,
        ce1 => sha_info_data_ce1,
        we1 => sha_info_data_we1,
        d1 => hi_bit_count_reg_1085);

    sha_info_digest_U : component sha_stream_sha_info_digest_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sha_info_digest_address0,
        ce0 => sha_info_digest_ce0,
        we0 => sha_info_digest_we0,
        d0 => sha_info_digest_d0,
        q0 => sha_info_digest_q0,
        address1 => sha_info_digest_address1,
        ce1 => sha_info_digest_ce1,
        we1 => sha_info_digest_we1,
        d1 => sha_info_digest_d1,
        q1 => sha_info_digest_q1);

    grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395 : component sha_stream_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_start,
        ap_done => grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_done,
        ap_idle => grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_idle,
        ap_ready => grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_ready,
        indata_address0 => grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_indata_address0,
        indata_ce0 => grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_indata_ce0,
        indata_q0 => indata_q0,
        local_indata_address0 => grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_local_indata_address0,
        local_indata_ce0 => grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_local_indata_ce0,
        local_indata_we0 => grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_local_indata_we0,
        local_indata_d0 => grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_local_indata_d0);

    grp_sha_transform_fu_403 : component sha_stream_sha_transform
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha_transform_fu_403_ap_start,
        ap_done => grp_sha_transform_fu_403_ap_done,
        ap_idle => grp_sha_transform_fu_403_ap_idle,
        ap_ready => grp_sha_transform_fu_403_ap_ready,
        sha_info_data_address0 => grp_sha_transform_fu_403_sha_info_data_address0,
        sha_info_data_ce0 => grp_sha_transform_fu_403_sha_info_data_ce0,
        sha_info_data_q0 => sha_info_data_q0,
        sha_info_digest_address0 => grp_sha_transform_fu_403_sha_info_digest_address0,
        sha_info_digest_ce0 => grp_sha_transform_fu_403_sha_info_digest_ce0,
        sha_info_digest_we0 => grp_sha_transform_fu_403_sha_info_digest_we0,
        sha_info_digest_d0 => grp_sha_transform_fu_403_sha_info_digest_d0,
        sha_info_digest_q0 => sha_info_digest_q0,
        sha_info_digest_address1 => grp_sha_transform_fu_403_sha_info_digest_address1,
        sha_info_digest_ce1 => grp_sha_transform_fu_403_sha_info_digest_ce1,
        sha_info_digest_we1 => grp_sha_transform_fu_403_sha_info_digest_we1,
        sha_info_digest_d1 => grp_sha_transform_fu_403_sha_info_digest_d1,
        sha_info_digest_q1 => sha_info_digest_q1);

    grp_sha_stream_Pipeline_local_memset_label12_fu_411 : component sha_stream_sha_stream_Pipeline_local_memset_label12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start,
        ap_done => grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_done,
        ap_idle => grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_idle,
        ap_ready => grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_ready,
        select_ln58 => select_ln58_reg_1240,
        add_ln61 => add_ln61_reg_1099,
        sha_info_data_address0 => grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_address0,
        sha_info_data_ce0 => grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_ce0,
        sha_info_data_we0 => grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_we0,
        sha_info_data_d0 => grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_d0);

    grp_sha_stream_Pipeline_local_memset_label1_fu_419 : component sha_stream_sha_stream_Pipeline_local_memset_label1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start,
        ap_done => grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_done,
        ap_idle => grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_idle,
        ap_ready => grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_ready,
        m => m_reg_1245,
        add_ln61 => add_ln61_reg_1099,
        sha_info_data_address0 => grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_address0,
        sha_info_data_ce0 => grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_ce0,
        sha_info_data_we0 => grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_we0,
        sha_info_data_d0 => grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_d0);

    grp_sha_stream_Pipeline_local_memset_label11_fu_427 : component sha_stream_sha_stream_Pipeline_local_memset_label11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start,
        ap_done => grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_done,
        ap_idle => grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_idle,
        ap_ready => grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_ready,
        sha_info_data_address0 => grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_address0,
        sha_info_data_ce0 => grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_ce0,
        sha_info_data_we0 => grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_we0,
        sha_info_data_d0 => grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_d0);

    grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433 : component sha_stream_sha_stream_Pipeline_VITIS_LOOP_219_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_start,
        ap_done => grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_done,
        ap_idle => grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_idle,
        ap_ready => grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_ready,
        outdata_address0 => grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_outdata_address0,
        outdata_ce0 => grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_outdata_ce0,
        outdata_we0 => grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_outdata_we0,
        outdata_d0 => grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_outdata_d0,
        sha_info_digest_address0 => grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_sha_info_digest_address0,
        sha_info_digest_ce0 => grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_sha_info_digest_ce0,
        sha_info_digest_q0 => sha_info_digest_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_ready = ap_const_logic_1)) then 
                    grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_ready = ap_const_logic_1)) then 
                    grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_ready = ap_const_logic_1)) then 
                    grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_ready = ap_const_logic_1)) then 
                    grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_ready = ap_const_logic_1)) then 
                    grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sha_transform_fu_403_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha_transform_fu_403_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or ((icmp_ln80_fu_747_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
                    grp_sha_transform_fu_403_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha_transform_fu_403_ap_ready = ap_const_logic_1)) then 
                    grp_sha_transform_fu_403_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    count_assign_1_reg_327_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sha_transform_fu_403_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                count_assign_1_reg_327 <= add_ln164_reg_1181;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                count_assign_1_reg_327 <= in_i_q0;
            end if; 
        end if;
    end process;

    idx25_reg_349_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                idx25_reg_349 <= add_ln80_reg_1176;
            elsif (((icmp_ln159_1_fu_644_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                idx25_reg_349 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    idx27_reg_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                idx27_reg_360 <= add_ln80_1_reg_1155;
            elsif (((icmp_ln159_1_fu_644_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                idx27_reg_360 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    idx30_reg_372_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                idx30_reg_372 <= add_ln80_2_reg_1225;
            elsif (((icmp_ln159_1_fu_644_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                idx30_reg_372 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    idx32_reg_383_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                idx32_reg_383 <= add_ln80_3_reg_1204;
            elsif (((icmp_ln159_1_fu_644_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                idx32_reg_383 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    idx_reg_337_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sha_transform_fu_403_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                idx_reg_337 <= add_ln159_reg_1186;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                idx_reg_337 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    j_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_fu_182 <= ap_const_lv2_0;
            elsif (((icmp_ln80_1_fu_864_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                j_fu_182 <= add_ln210_reg_1069;
            end if; 
        end if;
    end process;

    sha_info_count_hi_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sha_info_count_hi <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                sha_info_count_hi <= add_ln156_fu_606_p2;
            elsif (((icmp_ln152_fu_564_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                sha_info_count_hi <= add_ln153_fu_570_p2;
            end if; 
        end if;
    end process;

    sha_info_count_lo_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sha_info_count_lo <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                sha_info_count_lo <= add_ln152_fu_558_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                add_ln159_reg_1186 <= add_ln159_fu_806_p2;
                add_ln164_reg_1181 <= add_ln164_fu_800_p2;
                add_ln74_reg_1160 <= add_ln74_fu_763_p2;
                add_ln80_1_reg_1155 <= add_ln80_1_fu_753_p2;
                add_ln80_reg_1176 <= add_ln80_fu_794_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln210_reg_1069 <= add_ln210_fu_487_p2;
                add_ln61_reg_1099 <= add_ln61_fu_539_p2;
                hi_bit_count_reg_1085 <= sha_info_count_hi;
                icmp_ln178_reg_1095 <= icmp_ln178_fu_533_p2;
                lo_bit_count_reg_1079 <= sha_info_count_lo;
                trunc_ln210_reg_1061 <= trunc_ln210_fu_477_p1;
                    zext_ln171_reg_1090(5 downto 0) <= zext_ln171_fu_508_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                add_ln74_1_reg_1209 <= add_ln74_1_fu_879_p2;
                add_ln80_2_reg_1225 <= add_ln80_2_fu_910_p2;
                add_ln80_3_reg_1204 <= add_ln80_3_fu_869_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                i_reg_1117 <= in_i_q0;
                icmp_ln159_reg_1128 <= icmp_ln159_fu_628_p2;
                    tmp_9_reg_1105(13) <= tmp_9_fu_545_p3(13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                m_1_reg_1147 <= m_1_fu_739_p3;
                    select_ln73_1_reg_1142(13 downto 6) <= select_ln73_1_fu_684_p3(13 downto 6);
                trunc_ln159_reg_1137 <= trunc_ln159_fu_650_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                m_reg_1245 <= m_fu_1047_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then
                reg_449 <= local_indata_q1;
                reg_453 <= local_indata_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                select_ln58_reg_1240 <= select_ln58_fu_1029_p3;
            end if;
        end if;
    end process;
    zext_ln171_reg_1090(6) <= '0';
    tmp_9_reg_1105(12 downto 0) <= "0000000000000";
    select_ln73_1_reg_1142(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, icmp_ln178_fu_533_p2, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state11, grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_done, grp_sha_transform_fu_403_ap_done, grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_done, grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_done, grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_done, ap_CS_fsm_state10, icmp_ln159_1_fu_644_p2, ap_CS_fsm_state3, icmp_ln80_fu_747_p2, ap_CS_fsm_state19, ap_CS_fsm_state24, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state26, icmp_ln210_fu_481_p2, icmp_ln80_1_fu_864_p2, ap_block_state21_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln210_fu_481_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln178_fu_533_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                elsif (((icmp_ln210_fu_481_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln178_fu_533_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln159_1_fu_644_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln80_fu_747_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state10 => 
                if (((grp_sha_transform_fu_403_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((icmp_ln80_1_fu_864_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((grp_sha_transform_fu_403_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((ap_const_boolean_0 = ap_block_state21_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((grp_sha_transform_fu_403_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln152_fu_558_p2 <= std_logic_vector(unsigned(sha_info_count_lo) + unsigned(shl_ln152_fu_552_p2));
    add_ln153_fu_570_p2 <= std_logic_vector(unsigned(sha_info_count_hi) + unsigned(ap_const_lv32_1));
    add_ln156_fu_606_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_sha_info_count_hi_load_1) + unsigned(zext_ln156_fu_598_p1));
    add_ln159_fu_806_p2 <= std_logic_vector(unsigned(idx_reg_337) + unsigned(ap_const_lv32_40));
    add_ln164_fu_800_p2 <= std_logic_vector(unsigned(count_assign_1_reg_327) + unsigned(ap_const_lv32_FFFFFFC0));
    add_ln210_fu_487_p2 <= std_logic_vector(unsigned(j_fu_182) + unsigned(ap_const_lv2_1));
    add_ln61_fu_539_p2 <= std_logic_vector(unsigned(trunc_ln_fu_523_p4) + unsigned(ap_const_lv4_1));
    add_ln74_1_fu_879_p2 <= std_logic_vector(unsigned(trunc_ln80_fu_875_p1) + unsigned(select_ln73_1_reg_1142));
    add_ln74_2_fu_768_p2 <= std_logic_vector(unsigned(tmp_9_reg_1105) + unsigned(add_ln74_fu_763_p2));
    add_ln74_3_fu_884_p2 <= std_logic_vector(unsigned(tmp_9_reg_1105) + unsigned(add_ln74_1_fu_879_p2));
    add_ln74_fu_763_p2 <= std_logic_vector(unsigned(zext_ln80_1_fu_759_p1) + unsigned(trunc_ln159_reg_1137));
    add_ln80_1_fu_753_p2 <= std_logic_vector(unsigned(idx27_reg_360) + unsigned(ap_const_lv5_1));
    add_ln80_2_fu_910_p2 <= std_logic_vector(unsigned(idx30_reg_372) + unsigned(ap_const_lv32_4));
    add_ln80_3_fu_869_p2 <= std_logic_vector(unsigned(idx32_reg_383) + unsigned(ap_const_lv5_1));
    add_ln80_fu_794_p2 <= std_logic_vector(unsigned(idx25_reg_349) + unsigned(ap_const_lv7_4));
    add_ln83_1_fu_900_p2 <= std_logic_vector(unsigned(tmp_9_reg_1105) + unsigned(or_ln83_1_fu_894_p2));
    add_ln83_fu_784_p2 <= std_logic_vector(unsigned(tmp_9_reg_1105) + unsigned(or_ln83_fu_778_p2));
    add_ln84_1_fu_925_p2 <= std_logic_vector(unsigned(tmp_9_reg_1105) + unsigned(or_ln84_1_fu_920_p2));
    add_ln84_fu_817_p2 <= std_logic_vector(unsigned(tmp_9_reg_1105) + unsigned(or_ln84_fu_812_p2));
    add_ln85_1_fu_940_p2 <= std_logic_vector(unsigned(tmp_9_reg_1105) + unsigned(or_ln85_1_fu_935_p2));
    add_ln85_fu_832_p2 <= std_logic_vector(unsigned(tmp_9_reg_1105) + unsigned(or_ln85_fu_827_p2));
    and_ln_fu_666_p3 <= (tmp_s_fu_657_p4 & ap_const_lv6_0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_sha_transform_fu_403_ap_done)
    begin
        if ((grp_sha_transform_fu_403_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_done)
    begin
        if ((grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_done)
    begin
        if ((grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(grp_sha_transform_fu_403_ap_done)
    begin
        if ((grp_sha_transform_fu_403_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(ap_block_state21_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state21_on_subcall_done)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(grp_sha_transform_fu_403_ap_done)
    begin
        if ((grp_sha_transform_fu_403_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_done)
    begin
        if ((grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_done)
    begin
        if ((grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state21_on_subcall_done_assign_proc : process(icmp_ln178_reg_1095, grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_done)
    begin
                ap_block_state21_on_subcall_done <= ((grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_done = ap_const_logic_0) and (icmp_ln178_reg_1095 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_done, ap_CS_fsm_state26)
    begin
        if (((grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_done, ap_CS_fsm_state26)
    begin
        if (((grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_sha_info_count_hi_load_1_assign_proc : process(sha_info_count_hi, ap_CS_fsm_state5, add_ln153_fu_570_p2, icmp_ln152_fu_564_p2)
    begin
        if (((icmp_ln152_fu_564_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_sig_allocacmp_sha_info_count_hi_load_1 <= add_ln153_fu_570_p2;
        else 
            ap_sig_allocacmp_sha_info_count_hi_load_1 <= sha_info_count_hi;
        end if; 
    end process;

    count_1_fu_512_p2 <= std_logic_vector(unsigned(zext_ln171_fu_508_p1) + unsigned(ap_const_lv7_1));
    count_fu_498_p4 <= sha_info_count_lo(8 downto 3);
    grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_start <= grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_start_reg;
    grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_start <= grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_start_reg;
    grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start <= grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start_reg;
    grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start <= grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start_reg;
    grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start <= grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start_reg;
    grp_sha_transform_fu_403_ap_start <= grp_sha_transform_fu_403_ap_start_reg;
    icmp_ln152_fu_564_p2 <= "1" when (unsigned(add_ln152_fu_558_p2) < unsigned(sha_info_count_lo)) else "0";
    icmp_ln159_1_fu_644_p2 <= "1" when (signed(tmp_4_fu_634_p4) > signed(ap_const_lv26_0)) else "0";
    icmp_ln159_fu_628_p2 <= "1" when (signed(tmp_3_fu_618_p4) > signed(ap_const_lv26_0)) else "0";
    icmp_ln178_fu_533_p2 <= "1" when (unsigned(count_1_fu_512_p2) > unsigned(ap_const_lv7_38)) else "0";
    icmp_ln210_fu_481_p2 <= "1" when (j_fu_182 = ap_const_lv2_2) else "0";
    icmp_ln80_1_fu_864_p2 <= "1" when (signed(zext_ln80_3_fu_860_p1) < signed(m_1_reg_1147)) else "0";
    icmp_ln80_fu_747_p2 <= "1" when (idx27_reg_360 = ap_const_lv5_10) else "0";
    in_i_address0 <= zext_ln210_fu_493_p1(1 - 1 downto 0);

    in_i_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_i_ce0 <= ap_const_logic_1;
        else 
            in_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    indata_address0 <= grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_indata_address0;
    indata_ce0 <= grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_indata_ce0;

    local_indata_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state7, ap_CS_fsm_state11, grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_local_indata_address0, ap_CS_fsm_state3, zext_ln83_fu_789_p1, zext_ln85_fu_837_p1, zext_ln83_1_fu_905_p1, zext_ln85_1_fu_945_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            local_indata_address0 <= zext_ln85_1_fu_945_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            local_indata_address0 <= zext_ln83_1_fu_905_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            local_indata_address0 <= zext_ln85_fu_837_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            local_indata_address0 <= zext_ln83_fu_789_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            local_indata_address0 <= grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_local_indata_address0;
        else 
            local_indata_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    local_indata_address1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state7, ap_CS_fsm_state11, zext_ln74_fu_773_p1, zext_ln84_fu_822_p1, zext_ln74_1_fu_889_p1, zext_ln84_1_fu_930_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            local_indata_address1 <= zext_ln84_1_fu_930_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            local_indata_address1 <= zext_ln74_1_fu_889_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            local_indata_address1 <= zext_ln84_fu_822_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            local_indata_address1 <= zext_ln74_fu_773_p1(14 - 1 downto 0);
        else 
            local_indata_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    local_indata_ce0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state7, ap_CS_fsm_state11, grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_local_indata_ce0, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            local_indata_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            local_indata_ce0 <= grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_local_indata_ce0;
        else 
            local_indata_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_indata_ce1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state7, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            local_indata_ce1 <= ap_const_logic_1;
        else 
            local_indata_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_indata_we0_assign_proc : process(grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_local_indata_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            local_indata_we0 <= grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_local_indata_we0;
        else 
            local_indata_we0 <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln_fu_588_p4 <= in_i_q0(31 downto 29);
    m_1_fu_739_p3 <= 
        sub_ln77_1_fu_719_p2 when (tmp_5_fu_691_p3(0) = '1') else 
        zext_ln77_1_fu_735_p1;
    m_fu_1047_p2 <= (trunc_ln1_fu_1038_p4 xor ap_const_lv4_F);
    or_ln83_1_fu_894_p2 <= (ap_const_lv14_1 or add_ln74_1_fu_879_p2);
    or_ln83_fu_778_p2 <= (ap_const_lv14_1 or add_ln74_fu_763_p2);
    or_ln84_1_fu_920_p2 <= (ap_const_lv14_2 or add_ln74_1_reg_1209);
    or_ln84_fu_812_p2 <= (ap_const_lv14_2 or add_ln74_reg_1160);
    or_ln85_1_fu_935_p2 <= (ap_const_lv14_3 or add_ln74_1_reg_1209);
    or_ln85_fu_827_p2 <= (ap_const_lv14_3 or add_ln74_reg_1160);
    outdata_address0 <= grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_outdata_address0;
    outdata_ce0 <= grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_outdata_ce0;
    outdata_d0 <= grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_outdata_d0;
    outdata_we0 <= grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_outdata_we0;
    select_ln58_fu_1029_p3 <= 
        sub_ln58_2_fu_1005_p2 when (tmp_2_fu_973_p3(0) = '1') else 
        zext_ln58_1_fu_1025_p1;
    select_ln73_1_fu_684_p3 <= 
        and_ln_fu_666_p3 when (icmp_ln159_reg_1128(0) = '1') else 
        ap_const_lv14_0;
    select_ln73_fu_678_p3 <= 
        zext_ln73_fu_674_p1 when (icmp_ln159_reg_1128(0) = '1') else 
        i_reg_1117;
        sext_ln58_1_fu_1021_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln58_3_fu_1011_p4),6));

        sext_ln58_fu_997_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln58_2_fu_987_p4),6));


    sha_info_data_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln178_reg_1095, grp_sha_transform_fu_403_sha_info_data_address0, grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_address0, grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_address0, grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_address0, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state24, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state21, zext_ln176_fu_518_p1, zext_ln80_fu_842_p1, zext_ln80_2_fu_950_p1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            sha_info_data_address0 <= ap_const_lv4_F;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            sha_info_data_address0 <= zext_ln80_2_fu_950_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sha_info_data_address0 <= zext_ln80_fu_842_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sha_info_data_address0 <= zext_ln176_fu_518_p1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln178_reg_1095 = ap_const_lv1_1))) then 
            sha_info_data_address0 <= grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            sha_info_data_address0 <= grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            sha_info_data_address0 <= grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            sha_info_data_address0 <= grp_sha_transform_fu_403_sha_info_data_address0;
        else 
            sha_info_data_address0 <= "XXXX";
        end if; 
    end process;


    sha_info_data_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln178_reg_1095, grp_sha_transform_fu_403_sha_info_data_ce0, grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_ce0, grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_ce0, grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_ce0, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state24, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            sha_info_data_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln178_reg_1095 = ap_const_lv1_1))) then 
            sha_info_data_ce0 <= grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            sha_info_data_ce0 <= grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            sha_info_data_ce0 <= grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            sha_info_data_ce0 <= grp_sha_transform_fu_403_sha_info_data_ce0;
        else 
            sha_info_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sha_info_data_ce1_assign_proc : process(ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            sha_info_data_ce1 <= ap_const_logic_1;
        else 
            sha_info_data_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sha_info_data_d0_assign_proc : process(ap_CS_fsm_state4, lo_bit_count_reg_1079, icmp_ln178_reg_1095, grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_d0, grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_d0, grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_d0, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state21, tmp_fu_847_p5, tmp_1_fu_955_p5, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            sha_info_data_d0 <= lo_bit_count_reg_1079;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            sha_info_data_d0 <= tmp_1_fu_955_p5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sha_info_data_d0 <= tmp_fu_847_p5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sha_info_data_d0 <= ap_const_lv32_80;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln178_reg_1095 = ap_const_lv1_1))) then 
            sha_info_data_d0 <= grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            sha_info_data_d0 <= grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            sha_info_data_d0 <= grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_d0;
        else 
            sha_info_data_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sha_info_data_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln178_reg_1095, grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_we0, grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_we0, grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_we0, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state21, icmp_ln210_fu_481_p2, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state9) or ((icmp_ln210_fu_481_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            sha_info_data_we0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln178_reg_1095 = ap_const_lv1_1))) then 
            sha_info_data_we0 <= grp_sha_stream_Pipeline_local_memset_label11_fu_427_sha_info_data_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            sha_info_data_we0 <= grp_sha_stream_Pipeline_local_memset_label1_fu_419_sha_info_data_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            sha_info_data_we0 <= grp_sha_stream_Pipeline_local_memset_label12_fu_411_sha_info_data_we0;
        else 
            sha_info_data_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sha_info_data_we1_assign_proc : process(ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            sha_info_data_we1 <= ap_const_logic_1;
        else 
            sha_info_data_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sha_info_digest_address0_assign_proc : process(ap_CS_fsm_state1, grp_sha_transform_fu_403_sha_info_digest_address0, grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_sha_info_digest_address0, ap_CS_fsm_state10, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state19, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            sha_info_digest_address0 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sha_info_digest_address0 <= ap_const_lv3_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            sha_info_digest_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            sha_info_digest_address0 <= grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_sha_info_digest_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            sha_info_digest_address0 <= grp_sha_transform_fu_403_sha_info_digest_address0;
        else 
            sha_info_digest_address0 <= "XXX";
        end if; 
    end process;


    sha_info_digest_address1_assign_proc : process(grp_sha_transform_fu_403_sha_info_digest_address1, ap_CS_fsm_state10, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state19, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            sha_info_digest_address1 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sha_info_digest_address1 <= ap_const_lv3_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            sha_info_digest_address1 <= grp_sha_transform_fu_403_sha_info_digest_address1;
        else 
            sha_info_digest_address1 <= "XXX";
        end if; 
    end process;


    sha_info_digest_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_done, grp_sha_transform_fu_403_sha_info_digest_ce0, grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_sha_info_digest_ce0, ap_CS_fsm_state10, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state19, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            sha_info_digest_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            sha_info_digest_ce0 <= grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_sha_info_digest_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            sha_info_digest_ce0 <= grp_sha_transform_fu_403_sha_info_digest_ce0;
        else 
            sha_info_digest_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sha_info_digest_ce1_assign_proc : process(grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_done, grp_sha_transform_fu_403_sha_info_digest_ce1, ap_CS_fsm_state10, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state19, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            sha_info_digest_ce1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            sha_info_digest_ce1 <= grp_sha_transform_fu_403_sha_info_digest_ce1;
        else 
            sha_info_digest_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sha_info_digest_d0_assign_proc : process(ap_CS_fsm_state1, grp_sha_transform_fu_403_sha_info_digest_d0, ap_CS_fsm_state10, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state19, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            sha_info_digest_d0 <= ap_const_lv32_10325476;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sha_info_digest_d0 <= ap_const_lv32_98BADCFE;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            sha_info_digest_d0 <= ap_const_lv32_67452301;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            sha_info_digest_d0 <= grp_sha_transform_fu_403_sha_info_digest_d0;
        else 
            sha_info_digest_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sha_info_digest_d1_assign_proc : process(grp_sha_transform_fu_403_sha_info_digest_d1, ap_CS_fsm_state10, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state19, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            sha_info_digest_d1 <= ap_const_lv32_C3D2E1F0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sha_info_digest_d1 <= ap_const_lv32_EFCDAB89;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            sha_info_digest_d1 <= grp_sha_transform_fu_403_sha_info_digest_d1;
        else 
            sha_info_digest_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sha_info_digest_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_done, grp_sha_transform_fu_403_sha_info_digest_we0, ap_CS_fsm_state10, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state19, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            sha_info_digest_we0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            sha_info_digest_we0 <= grp_sha_transform_fu_403_sha_info_digest_we0;
        else 
            sha_info_digest_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sha_info_digest_we1_assign_proc : process(grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_done, grp_sha_transform_fu_403_sha_info_digest_we1, ap_CS_fsm_state10, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state19, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            sha_info_digest_we1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            sha_info_digest_we1 <= grp_sha_transform_fu_403_sha_info_digest_we1;
        else 
            sha_info_digest_we1 <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln152_fu_552_p2 <= std_logic_vector(shift_left(unsigned(in_i_q0),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    sub_ln58_1_fu_981_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(sub_ln58_fu_968_p2));
    sub_ln58_2_fu_1005_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(zext_ln58_fu_1001_p1));
    sub_ln58_fu_968_p2 <= std_logic_vector(unsigned(ap_const_lv7_37) - unsigned(zext_ln171_reg_1090));
    sub_ln77_1_fu_719_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(zext_ln77_fu_715_p1));
    sub_ln77_fu_699_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(select_ln73_fu_678_p3));
    tmp_1_fu_955_p5 <= (((local_indata_q0 & local_indata_q1) & reg_453) & reg_449);
    tmp_2_fu_973_p3 <= sub_ln58_fu_968_p2(6 downto 6);
    tmp_3_fu_618_p4 <= in_i_q0(31 downto 6);
    tmp_4_fu_634_p4 <= count_assign_1_reg_327(31 downto 6);
    tmp_5_fu_691_p3 <= select_ln73_fu_678_p3(31 downto 31);
    tmp_6_fu_705_p4 <= sub_ln77_fu_699_p2(31 downto 2);
    tmp_7_fu_725_p4 <= select_ln73_fu_678_p3(31 downto 2);
    tmp_9_fu_545_p3 <= (trunc_ln210_reg_1061 & ap_const_lv13_0);
    tmp_fu_847_p5 <= (((local_indata_q0 & local_indata_q1) & reg_453) & reg_449);
    tmp_s_fu_657_p4 <= i_reg_1117(13 downto 6);
    trunc_ln159_1_fu_654_p1 <= i_reg_1117(6 - 1 downto 0);
    trunc_ln159_fu_650_p1 <= idx_reg_337(14 - 1 downto 0);
    trunc_ln1_fu_1038_p4 <= lo_bit_count_reg_1079(8 downto 5);
    trunc_ln210_fu_477_p1 <= j_fu_182(1 - 1 downto 0);
    trunc_ln58_2_fu_987_p4 <= sub_ln58_1_fu_981_p2(6 downto 2);
    trunc_ln58_3_fu_1011_p4 <= sub_ln58_fu_968_p2(6 downto 2);
    trunc_ln80_fu_875_p1 <= idx30_reg_372(14 - 1 downto 0);
    trunc_ln_fu_523_p4 <= sha_info_count_lo(6 downto 3);
    zext_ln156_fu_598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_588_p4),32));
    zext_ln171_fu_508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_fu_498_p4),7));
    zext_ln176_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_fu_498_p4),64));
    zext_ln210_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_182),64));
    zext_ln58_1_fu_1025_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln58_1_fu_1021_p1),7));
    zext_ln58_fu_1001_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln58_fu_997_p1),7));
    zext_ln73_fu_674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln159_1_fu_654_p1),32));
    zext_ln74_1_fu_889_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln74_3_fu_884_p2),64));
    zext_ln74_fu_773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln74_2_fu_768_p2),64));
    zext_ln77_1_fu_735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_725_p4),31));
    zext_ln77_fu_715_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_705_p4),31));
    zext_ln80_1_fu_759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx25_reg_349),14));
    zext_ln80_2_fu_950_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx32_reg_383),64));
    zext_ln80_3_fu_860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx32_reg_383),31));
    zext_ln80_fu_842_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx27_reg_360),64));
    zext_ln83_1_fu_905_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln83_1_fu_900_p2),64));
    zext_ln83_fu_789_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln83_fu_784_p2),64));
    zext_ln84_1_fu_930_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln84_1_fu_925_p2),64));
    zext_ln84_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln84_fu_817_p2),64));
    zext_ln85_1_fu_945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_1_fu_940_p2),64));
    zext_ln85_fu_837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_fu_832_p2),64));
end behav;
