============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 23 2019  12:35:32 pm
  Module:                 cas3
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1           3    7.039    gscl45nm 
AOI21X1          3    8.447    gscl45nm 
BUFX2           12   28.158    gscl45nm 
INVX1           33   46.461    gscl45nm 
MUX2X1          24   90.106    gscl45nm 
NAND2X1          9   16.895    gscl45nm 
OAI21X1          9   25.342    gscl45nm 
----------------------------------------
total           93  222.448             


                                  
  Type   Instances   Area  Area % 
----------------------------------
inverter        33  46.461   20.9 
buffer          12  28.158   12.7 
logic           48 147.829   66.5 
----------------------------------
total           93 222.448  100.0 

