/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  reg [18:0] _02_;
  reg [27:0] _03_;
  reg [9:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire [7:0] celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [6:0] celloutsig_0_53z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [21:0] celloutsig_0_80z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_95z;
  wire celloutsig_0_96z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [37:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = !(celloutsig_0_14z[3] ? _00_ : celloutsig_0_26z);
  assign celloutsig_0_77z = !(in_data[49] ? celloutsig_0_76z : celloutsig_0_27z[0]);
  assign celloutsig_0_8z = !(in_data[38] ? celloutsig_0_6z : celloutsig_0_6z);
  assign celloutsig_1_5z = !(celloutsig_1_4z ? celloutsig_1_0z : celloutsig_1_1z[4]);
  assign celloutsig_0_16z = !(celloutsig_0_1z[2] ? celloutsig_0_15z[0] : celloutsig_0_7z);
  assign celloutsig_0_26z = ~(celloutsig_0_8z | celloutsig_0_11z);
  assign celloutsig_0_29z = ~(celloutsig_0_17z[4] | celloutsig_0_2z);
  assign celloutsig_0_30z = ~((celloutsig_0_3z | celloutsig_0_19z) & celloutsig_0_4z[2]);
  assign celloutsig_0_52z = ~((in_data[38] | celloutsig_0_30z) & celloutsig_0_12z[7]);
  assign celloutsig_1_0z = ~((in_data[168] | in_data[161]) & in_data[174]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z[0] | celloutsig_1_2z[0]) & celloutsig_1_3z);
  assign celloutsig_1_18z = ~((in_data[140] | celloutsig_1_16z) & (celloutsig_1_5z | celloutsig_1_2z[3]));
  assign celloutsig_0_7z = celloutsig_0_0z | celloutsig_0_2z;
  assign celloutsig_1_6z = celloutsig_1_0z | celloutsig_1_2z[3];
  assign celloutsig_0_38z = celloutsig_0_8z ^ celloutsig_0_7z;
  assign celloutsig_0_19z = celloutsig_0_3z ^ celloutsig_0_17z[1];
  reg [8:0] _21_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _21_ <= 9'h000;
    else _21_ <= { celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_2z };
  assign { _00_, _01_[7:0] } = _21_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 19'h00000;
    else _02_ <= { celloutsig_0_53z[6], celloutsig_0_35z, celloutsig_0_42z, celloutsig_0_12z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _03_ <= 28'h0000000;
    else _03_ <= { in_data[17:6], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_0z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _04_ <= 10'h000;
    else _04_ <= { celloutsig_0_12z[7:5], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_4z = { in_data[81], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z } / { 1'h1, celloutsig_0_1z[2:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_42z = in_data[34:27] / { 1'h1, _03_[13:12], celloutsig_0_30z, celloutsig_0_18z };
  assign celloutsig_0_95z = { celloutsig_0_80z[10:2], celloutsig_0_39z } / { 1'h1, celloutsig_0_17z[9:1] };
  assign celloutsig_0_2z = in_data[36:21] === in_data[64:49];
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } >= { celloutsig_0_1z[0], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_35z = { celloutsig_0_34z[2], celloutsig_0_28z, celloutsig_0_32z } && _03_[15:13];
  assign celloutsig_0_46z = { celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_39z, celloutsig_0_14z } && { in_data[40:37], celloutsig_0_17z };
  assign celloutsig_0_96z = { celloutsig_0_53z[3:0], celloutsig_0_29z } && { _04_[9:6], celloutsig_0_19z };
  assign celloutsig_1_8z = { in_data[181:179], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z } && { celloutsig_1_7z[35:24], celloutsig_1_4z };
  assign celloutsig_0_20z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_17z } && { celloutsig_0_14z[7], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_32z = { celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_5z } || { celloutsig_0_27z[4:2], celloutsig_0_4z };
  assign celloutsig_0_58z = _01_[5:0] || { celloutsig_0_14z[7:6], celloutsig_0_35z, celloutsig_0_11z, celloutsig_0_39z, celloutsig_0_8z };
  assign celloutsig_1_10z = in_data[134:126] || { celloutsig_1_7z[14:8], celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_16z = { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_12z } || { celloutsig_1_1z[2], celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_18z[3:2], celloutsig_0_22z } || { celloutsig_0_1z[3:2], celloutsig_0_6z };
  assign celloutsig_0_80z = { celloutsig_0_27z[6:1], celloutsig_0_34z, celloutsig_0_46z, celloutsig_0_42z } % { 1'h1, _02_[11:8], celloutsig_0_37z, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_67z, celloutsig_0_77z, celloutsig_0_14z };
  assign celloutsig_0_18z = { celloutsig_0_1z[3:1], celloutsig_0_7z } % { 1'h1, celloutsig_0_14z[1:0], celloutsig_0_2z };
  assign celloutsig_0_25z = { _04_[6], celloutsig_0_21z, celloutsig_0_2z } % { 1'h1, celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_0_41z = celloutsig_0_33z ? _04_[4:2] : { celloutsig_0_14z[2:1], celloutsig_0_30z };
  assign celloutsig_1_1z = celloutsig_1_0z ? { in_data[190:187], 1'h1 } : in_data[119:115];
  assign celloutsig_0_12z = celloutsig_0_6z ? in_data[10:2] : { celloutsig_0_4z[8:5], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_14z = in_data[76:68] | { _03_[6:4], celloutsig_0_1z };
  assign celloutsig_1_11z = & { celloutsig_1_7z[2:1], celloutsig_1_4z };
  assign celloutsig_0_28z = & _04_[8:0];
  assign celloutsig_1_3z = | in_data[111:102];
  assign celloutsig_0_0z = in_data[87] & in_data[16];
  assign celloutsig_0_36z = _00_ & celloutsig_0_15z[7];
  assign celloutsig_0_39z = celloutsig_0_14z[0] & celloutsig_0_18z[1];
  assign celloutsig_0_76z = celloutsig_0_37z & _01_[4];
  assign celloutsig_0_11z = celloutsig_0_3z & celloutsig_0_1z[0];
  assign celloutsig_0_9z = | { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_22z = | { celloutsig_0_19z, celloutsig_0_18z, _04_ };
  assign celloutsig_1_9z = ~^ { celloutsig_1_7z[19:10], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_19z = celloutsig_1_1z[4:2] << celloutsig_1_2z[3:1];
  assign celloutsig_0_34z = { celloutsig_0_1z[5:3], celloutsig_0_32z, celloutsig_0_5z, celloutsig_0_28z, celloutsig_0_24z } >> { celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_6z };
  assign celloutsig_1_7z = { celloutsig_1_2z[2], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z } >> { in_data[188:153], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_15z = { in_data[49:37], celloutsig_0_8z } >> { _03_[15:4], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_15z[7:1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_16z } >> { _03_[17:16], celloutsig_0_14z };
  assign celloutsig_0_53z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_41z, celloutsig_0_37z, celloutsig_0_38z } <<< { _03_[26:22], celloutsig_0_8z, celloutsig_0_52z };
  assign celloutsig_1_2z = { celloutsig_1_1z[4:2], celloutsig_1_0z } <<< in_data[111:108];
  assign celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_10z } <<< { celloutsig_1_2z[0], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_67z = celloutsig_0_34z[5:2] - { celloutsig_0_29z, celloutsig_0_30z, celloutsig_0_58z, celloutsig_0_28z };
  assign celloutsig_0_1z = in_data[61:56] - { in_data[5:3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_27z = { _04_[7:2], celloutsig_0_0z } ^ { celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_19z };
  assign celloutsig_0_37z = ~((celloutsig_0_36z & celloutsig_0_3z) | _01_[0]);
  assign celloutsig_0_5z = ~((celloutsig_0_4z[10] & celloutsig_0_4z[0]) | celloutsig_0_1z[0]);
  assign celloutsig_0_21z = ~((celloutsig_0_1z[0] & celloutsig_0_14z[7]) | celloutsig_0_14z[7]);
  assign celloutsig_0_23z = ~((celloutsig_0_15z[5] & _03_[23]) | celloutsig_0_15z[4]);
  assign celloutsig_0_6z = ~((celloutsig_0_0z & celloutsig_0_5z) | (celloutsig_0_5z & celloutsig_0_4z[11]));
  assign _01_[8] = _00_;
  assign { out_data[128], out_data[98:96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
