INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TAMU/Spring23/ECEN449/ecen449_lab/Lab1/lab1.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TAMU/Spring23/ECEN449/ecen449_lab/Lab1/lab1.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_dectector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TAMU/Spring23/ECEN449/ecen449_lab/Lab1/lab1.srcs/sources_1/new/jackpot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jackpot
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TAMU/Spring23/ECEN449/ecen449_lab/Lab1/lab1.srcs/sim_1/new/jackpot_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jackpot_tb
