Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/project/gcd/gcd_datapath_isim_beh.exe -prj C:/project/gcd/gcd_datapath_beh.prj work.gcd_datapath work.glbl 
ISim P.58f (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/project/gcd/subt.v" into library work
Analyzing Verilog file "C:/project/gcd/pipo.v" into library work
Analyzing Verilog file "C:/project/gcd/MUX.v" into library work
Analyzing Verilog file "C:/project/gcd/COMPARE.v" into library work
Analyzing Verilog file "C:/project/gcd/gcd_datapath.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/project/gcd/gcd_datapath.v" Line 27: Size mismatch in connection of port <data_in>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/project/gcd/gcd_datapath.v" Line 30: Size mismatch in connection of port <out>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/project/gcd/gcd_datapath.v" Line 26: Size mismatch in connection of port <data_in>. Formal port size is 16-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 159924 KB
Fuse CPU Usage: 186 ms
Compiling module pipo
Compiling module MUX
Compiling module subt
Compiling module COMPARE
Compiling module gcd_datapath
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
ERROR:Simulator:861 - Failed to link the design
