
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10.v
# synth_design -part xc7z020clg484-3 -top shift_register_group_18_48_10 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top shift_register_group_18_48_10 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 79081 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.000 ; gain = 68.895 ; free physical = 245360 ; free virtual = 313166
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_48_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10.v:3]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10.v:491]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_18' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10.v:491]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_48_10' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.766 ; gain = 113.660 ; free physical = 245363 ; free virtual = 313170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.766 ; gain = 113.660 ; free physical = 245374 ; free virtual = 313180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.762 ; gain = 121.656 ; free physical = 245373 ; free virtual = 313179
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1561.766 ; gain = 129.660 ; free physical = 245423 ; free virtual = 313171
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 864   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module shift_register_unit_18_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1707.332 ; gain = 275.227 ; free physical = 246459 ; free virtual = 314205
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1707.336 ; gain = 275.230 ; free physical = 246512 ; free virtual = 314258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1729.895 ; gain = 297.789 ; free physical = 246370 ; free virtual = 314116
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1729.898 ; gain = 297.793 ; free physical = 246375 ; free virtual = 314121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1729.898 ; gain = 297.793 ; free physical = 246373 ; free virtual = 314120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1729.898 ; gain = 297.793 ; free physical = 246369 ; free virtual = 314116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1729.898 ; gain = 297.793 ; free physical = 246369 ; free virtual = 314115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1729.898 ; gain = 297.793 ; free physical = 246369 ; free virtual = 314116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1729.898 ; gain = 297.793 ; free physical = 246369 ; free virtual = 314116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                   | RTL Name                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_0/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_1/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_2/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_3/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_4/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_5/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_6/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_7/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_8/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_9/shift_registers_17_reg[17]  | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_10/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_11/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_12/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_13/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_14/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_15/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_16/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_17/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_18/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_19/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_20/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_21/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_22/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_23/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_24/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_25/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_26/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_27/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_28/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_29/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_30/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_31/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_32/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_33/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_34/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_35/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_36/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_37/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_38/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_39/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_40/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_41/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_42/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_43/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_44/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_45/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_46/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_10 | shift_register_unit_18_18_inst_47/shift_registers_17_reg[17] | 18     | 18    | YES          | NO                 | YES               | 18     | 0       | 
+------------------------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT2   |   864|
|2     |SRL16E |   864|
|3     |FDRE   |  1745|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------+------+
|      |Instance                            |Module                       |Cells |
+------+------------------------------------+-----------------------------+------+
|1     |top                                 |                             |  3473|
|2     |  shift_register_unit_18_18_inst_0  |shift_register_unit_18_18    |    89|
|3     |  shift_register_unit_18_18_inst_1  |shift_register_unit_18_18_0  |    72|
|4     |  shift_register_unit_18_18_inst_10 |shift_register_unit_18_18_1  |    72|
|5     |  shift_register_unit_18_18_inst_11 |shift_register_unit_18_18_2  |    72|
|6     |  shift_register_unit_18_18_inst_12 |shift_register_unit_18_18_3  |    72|
|7     |  shift_register_unit_18_18_inst_13 |shift_register_unit_18_18_4  |    72|
|8     |  shift_register_unit_18_18_inst_14 |shift_register_unit_18_18_5  |    72|
|9     |  shift_register_unit_18_18_inst_15 |shift_register_unit_18_18_6  |    72|
|10    |  shift_register_unit_18_18_inst_16 |shift_register_unit_18_18_7  |    72|
|11    |  shift_register_unit_18_18_inst_17 |shift_register_unit_18_18_8  |    72|
|12    |  shift_register_unit_18_18_inst_18 |shift_register_unit_18_18_9  |    72|
|13    |  shift_register_unit_18_18_inst_19 |shift_register_unit_18_18_10 |    72|
|14    |  shift_register_unit_18_18_inst_2  |shift_register_unit_18_18_11 |    72|
|15    |  shift_register_unit_18_18_inst_20 |shift_register_unit_18_18_12 |    72|
|16    |  shift_register_unit_18_18_inst_21 |shift_register_unit_18_18_13 |    72|
|17    |  shift_register_unit_18_18_inst_22 |shift_register_unit_18_18_14 |    72|
|18    |  shift_register_unit_18_18_inst_23 |shift_register_unit_18_18_15 |    72|
|19    |  shift_register_unit_18_18_inst_24 |shift_register_unit_18_18_16 |    72|
|20    |  shift_register_unit_18_18_inst_25 |shift_register_unit_18_18_17 |    72|
|21    |  shift_register_unit_18_18_inst_26 |shift_register_unit_18_18_18 |    72|
|22    |  shift_register_unit_18_18_inst_27 |shift_register_unit_18_18_19 |    72|
|23    |  shift_register_unit_18_18_inst_28 |shift_register_unit_18_18_20 |    72|
|24    |  shift_register_unit_18_18_inst_29 |shift_register_unit_18_18_21 |    72|
|25    |  shift_register_unit_18_18_inst_3  |shift_register_unit_18_18_22 |    72|
|26    |  shift_register_unit_18_18_inst_30 |shift_register_unit_18_18_23 |    72|
|27    |  shift_register_unit_18_18_inst_31 |shift_register_unit_18_18_24 |    72|
|28    |  shift_register_unit_18_18_inst_32 |shift_register_unit_18_18_25 |    72|
|29    |  shift_register_unit_18_18_inst_33 |shift_register_unit_18_18_26 |    72|
|30    |  shift_register_unit_18_18_inst_34 |shift_register_unit_18_18_27 |    72|
|31    |  shift_register_unit_18_18_inst_35 |shift_register_unit_18_18_28 |    72|
|32    |  shift_register_unit_18_18_inst_36 |shift_register_unit_18_18_29 |    72|
|33    |  shift_register_unit_18_18_inst_37 |shift_register_unit_18_18_30 |    72|
|34    |  shift_register_unit_18_18_inst_38 |shift_register_unit_18_18_31 |    72|
|35    |  shift_register_unit_18_18_inst_39 |shift_register_unit_18_18_32 |    72|
|36    |  shift_register_unit_18_18_inst_4  |shift_register_unit_18_18_33 |    72|
|37    |  shift_register_unit_18_18_inst_40 |shift_register_unit_18_18_34 |    72|
|38    |  shift_register_unit_18_18_inst_41 |shift_register_unit_18_18_35 |    72|
|39    |  shift_register_unit_18_18_inst_42 |shift_register_unit_18_18_36 |    72|
|40    |  shift_register_unit_18_18_inst_43 |shift_register_unit_18_18_37 |    72|
|41    |  shift_register_unit_18_18_inst_44 |shift_register_unit_18_18_38 |    72|
|42    |  shift_register_unit_18_18_inst_45 |shift_register_unit_18_18_39 |    72|
|43    |  shift_register_unit_18_18_inst_46 |shift_register_unit_18_18_40 |    72|
|44    |  shift_register_unit_18_18_inst_47 |shift_register_unit_18_18_41 |    72|
|45    |  shift_register_unit_18_18_inst_5  |shift_register_unit_18_18_42 |    72|
|46    |  shift_register_unit_18_18_inst_6  |shift_register_unit_18_18_43 |    72|
|47    |  shift_register_unit_18_18_inst_7  |shift_register_unit_18_18_44 |    72|
|48    |  shift_register_unit_18_18_inst_8  |shift_register_unit_18_18_45 |    72|
|49    |  shift_register_unit_18_18_inst_9  |shift_register_unit_18_18_46 |    72|
+------+------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1729.898 ; gain = 297.793 ; free physical = 246369 ; free virtual = 314116
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1729.898 ; gain = 297.793 ; free physical = 246368 ; free virtual = 314115
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1729.902 ; gain = 297.793 ; free physical = 246368 ; free virtual = 314115
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1841.066 ; gain = 0.000 ; free physical = 246072 ; free virtual = 313819
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1841.066 ; gain = 409.059 ; free physical = 246117 ; free virtual = 313864
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.730 ; gain = 567.664 ; free physical = 245452 ; free virtual = 313201
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.730 ; gain = 0.000 ; free physical = 245451 ; free virtual = 313199
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2432.738 ; gain = 0.000 ; free physical = 245452 ; free virtual = 313204
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2538.004 ; gain = 0.004 ; free physical = 246554 ; free virtual = 314301

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 18ed7682d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.004 ; gain = 0.000 ; free physical = 246553 ; free virtual = 314300

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18ed7682d

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2538.004 ; gain = 0.000 ; free physical = 246567 ; free virtual = 314313
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18ed7682d

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2538.004 ; gain = 0.000 ; free physical = 246566 ; free virtual = 314313
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18ed7682d

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2538.004 ; gain = 0.000 ; free physical = 246568 ; free virtual = 314315
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18ed7682d

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2538.004 ; gain = 0.000 ; free physical = 246567 ; free virtual = 314314
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18ed7682d

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2538.004 ; gain = 0.000 ; free physical = 246397 ; free virtual = 314144
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18ed7682d

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2538.004 ; gain = 0.000 ; free physical = 246397 ; free virtual = 314144
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.004 ; gain = 0.000 ; free physical = 246396 ; free virtual = 314143
Ending Logic Optimization Task | Checksum: 18ed7682d

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2538.004 ; gain = 0.000 ; free physical = 246395 ; free virtual = 314142

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18ed7682d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2538.004 ; gain = 0.000 ; free physical = 246408 ; free virtual = 314155

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18ed7682d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.004 ; gain = 0.000 ; free physical = 246405 ; free virtual = 314152

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.004 ; gain = 0.000 ; free physical = 246405 ; free virtual = 314152
Ending Netlist Obfuscation Task | Checksum: 18ed7682d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.004 ; gain = 0.000 ; free physical = 246402 ; free virtual = 314149
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2538.004 ; gain = 0.004 ; free physical = 246399 ; free virtual = 314145
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 18ed7682d
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module shift_register_group_18_48_10 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2570.000 ; gain = 0.000 ; free physical = 246297 ; free virtual = 314044
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2570.000 ; gain = 0.000 ; free physical = 246380 ; free virtual = 314127
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.835 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2570.988 ; gain = 0.988 ; free physical = 246376 ; free virtual = 314123
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2760.164 ; gain = 190.164 ; free physical = 246355 ; free virtual = 314102
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2760.164 ; gain = 190.164 ; free physical = 246355 ; free virtual = 314102

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246365 ; free virtual = 314112


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design shift_register_group_18_48_10 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 1745
Number of SRLs augmented: 0  newly gated: 0 Total: 864
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 18ed7682d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246363 ; free virtual = 314110
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 18ed7682d
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2760.164 ; gain = 222.160 ; free physical = 246362 ; free virtual = 314109
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27921008 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18ed7682d

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246398 ; free virtual = 314145
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 18ed7682d

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246396 ; free virtual = 314143
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 18ed7682d

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246394 ; free virtual = 314140
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 18ed7682d

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246392 ; free virtual = 314139
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18ed7682d

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246390 ; free virtual = 314137

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246389 ; free virtual = 314136
Ending Netlist Obfuscation Task | Checksum: 18ed7682d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246389 ; free virtual = 314136
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245814 ; free virtual = 313561
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a2321a69

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245814 ; free virtual = 313561
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245813 ; free virtual = 313560

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d327dcfb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245782 ; free virtual = 313534

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1368022d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245719 ; free virtual = 313465

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1368022d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245719 ; free virtual = 313465
Phase 1 Placer Initialization | Checksum: 1368022d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245718 ; free virtual = 313464

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a5a54800

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245708 ; free virtual = 313454

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246882 ; free virtual = 314628

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 113d644cf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246959 ; free virtual = 314705
Phase 2 Global Placement | Checksum: 1cae1f252

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246951 ; free virtual = 314697

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cae1f252

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246949 ; free virtual = 314695

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1198cb30b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246928 ; free virtual = 314674

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19b17ccce

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246922 ; free virtual = 314668

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b90cf290

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246918 ; free virtual = 314664

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17bd075f2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246876 ; free virtual = 314621

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17bd075f2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246869 ; free virtual = 314615

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 163c01dc0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246866 ; free virtual = 314612
Phase 3 Detail Placement | Checksum: 163c01dc0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246880 ; free virtual = 314626

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c21b2193

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c21b2193

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246861 ; free virtual = 314608
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.362. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15d03435e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246861 ; free virtual = 314608
Phase 4.1 Post Commit Optimization | Checksum: 15d03435e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246862 ; free virtual = 314609

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15d03435e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246863 ; free virtual = 314610

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15d03435e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246863 ; free virtual = 314610

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246863 ; free virtual = 314610
Phase 4.4 Final Placement Cleanup | Checksum: 137d3f922

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246863 ; free virtual = 314610
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 137d3f922

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246863 ; free virtual = 314610
Ending Placer Task | Checksum: f84a6cdd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246878 ; free virtual = 314625
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246878 ; free virtual = 314625
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246836 ; free virtual = 314583
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246830 ; free virtual = 314577
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 246817 ; free virtual = 314568
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4a51da1e ConstDB: 0 ShapeSum: adf892bf RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "in_22[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_22[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_22[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_22[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_22[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_22[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_22[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_22[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_22[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_22[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_22[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_22[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_22[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_22[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_22[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_22[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_21[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_21[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_21[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_21[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_21[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_21[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_21[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_21[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_21[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_21[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_21[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_21[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_21[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_21[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_21[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_21[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_23[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_23[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_23[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_23[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_23[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_23[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_23[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_23[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_23[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_23[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_23[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_23[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_23[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_23[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_23[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_23[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_28[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_28[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_28[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_28[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_28[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_28[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_28[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_28[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_28[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_28[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_28[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_28[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_28[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_28[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_28[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_28[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_23[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_23[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_23[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_23[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_23[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_23[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_23[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_23[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_23[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_23[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_23[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_23[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_23[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_23[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_23[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_23[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_29[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_29[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_29[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_29[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_29[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_29[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_29[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_29[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_29[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_29[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_29[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_29[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_29[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_29[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_29[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_29[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_45[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_45[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_45[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_45[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_45[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_45[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_45[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_45[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_45[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_45[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_45[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_45[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_45[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_45[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_45[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_45[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_41[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_41[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_41[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_41[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: c0b1ba7a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245444 ; free virtual = 313192
Post Restoration Checksum: NetGraph: 7f9dd420 NumContArr: 4113e65a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c0b1ba7a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245439 ; free virtual = 313187

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c0b1ba7a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245399 ; free virtual = 313148

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c0b1ba7a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245399 ; free virtual = 313148
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21a4989c9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245388 ; free virtual = 313137
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.502  | TNS=0.000  | WHS=0.086  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 19e3b8e99

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245396 ; free virtual = 313144

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 193b91c3c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245350 ; free virtual = 313098

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.641  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 148918dd4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245309 ; free virtual = 313057
Phase 4 Rip-up And Reroute | Checksum: 148918dd4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245309 ; free virtual = 313057

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 148918dd4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245309 ; free virtual = 313057

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 148918dd4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245309 ; free virtual = 313057
Phase 5 Delay and Skew Optimization | Checksum: 148918dd4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245308 ; free virtual = 313056

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15e82d88c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245306 ; free virtual = 313055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.641  | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15e82d88c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245306 ; free virtual = 313055
Phase 6 Post Hold Fix | Checksum: 15e82d88c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245306 ; free virtual = 313055

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0110283 %
  Global Horizontal Routing Utilization  = 0.0130156 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15e82d88c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245305 ; free virtual = 313053

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15e82d88c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245304 ; free virtual = 313052

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a089d4dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245301 ; free virtual = 313049

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.641  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a089d4dd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245301 ; free virtual = 313049
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245334 ; free virtual = 313082

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245334 ; free virtual = 313082
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245335 ; free virtual = 313083
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245327 ; free virtual = 313078
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 245324 ; free virtual = 313076
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2896.359 ; gain = 0.000 ; free physical = 244891 ; free virtual = 312639
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 23:09:03 2022...
