library ieee;
use ieee.std_logic_1164.all;

entity contador9_0 is
	port(
		Clk  : in  std_logic;
		iR   : in  std_logic;
		oClk : out std_logic;
		iP   : in  std_logic_vector(3 downto 0);
		ovX  : out std_logic_vector(3 downto 0);
		ovnX : out std_logic_vector(3 downto 0)
	);
end contador9_0;

architecture Behavioral of contador9_0 is

	signal sQ  : std_logic_vector(3 downto 0) := "0000";
	signal snQ : std_logic_vector(3 downto 0) := "0000";
	signal sR  : std_logic := '0';
	
	component t_flipflop_inv is
		port(
			T, R, P, Clk : in  std_logic;
			Q, nQ	 	    : out std_logic
		);
	end component;

begin

	ff0: t_flipflop_inv port map(
		T   => '1',
		R   => sR,
		P 	 => iP(3),
		Clk => Clk,
		Q   => sQ(0),
		nQ  => snQ(0)
	);
	
	ff1: t_flipflop_inv port map(
		T   => '1',
		R   => sR,
		P 	 => iP(2),
		Clk => sQ(0),
		Q   => sQ(1),
		nQ  => snQ(1)
	);
	
	ff2: t_flipflop_inv port map(
		T   => '1',
		P 	 => iP(1),
		R   => sR,
		Clk => sQ(1),
		Q   => sQ(2),
		nQ  => snQ(2)
	);
	
	ff3: t_flipflop_inv port map(
		T   => '1',
		R   => sR,
		P 	 => iP(0),
		Clk => sQ(2),
		Q   => sQ(3),
		nQ  => snQ(3)
	);
	
	sR <= (not(sQ(3)) and not(sQ(2)) and not((sQ(1))) and not(sQ(0))) or iR;
	
	oClk <= sR;
	ovX  <= sQ;
	ovnX <= snQ;

end Behavioral;