<profile>

<section name = "Vitis HLS Report for 'conv_fprop2_Pipeline_1'" level="0">
<item name = "Date">Fri Mar 14 16:55:05 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">prj</item>
<item name = "Solution">conv_fprop2_sol (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu19p-fsvb3824-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.30 ns, 2.002 ns, 0.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, ?, 6.600 ns, ?, 1, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, ?, 1, 1, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 59, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 27, -</column>
<column name="Register">-, -, 13, -, -</column>
<specialColumn name="Available SLR">1080, 960, 2042880, 1021440, 80</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 3840, 8171520, 4085760, 320</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_17_fu_69_p2">+, 0, 0, 18, 11, 1</column>
<column name="ap_condition_55">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_fu_79_p2">icmp, 0, 0, 39, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_p_load">9, 2, 11, 22</column>
<column name="empty_fu_32">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="empty_fu_32">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_fprop2_Pipeline_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_fprop2_Pipeline_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_fprop2_Pipeline_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_fprop2_Pipeline_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_fprop2_Pipeline_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_fprop2_Pipeline_1, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, conv_fprop2_Pipeline_1, return value</column>
<column name="c3_conv_layer2_map_common_address0">out, 10, ap_memory, c3_conv_layer2_map_common, array</column>
<column name="c3_conv_layer2_map_common_ce0">out, 1, ap_memory, c3_conv_layer2_map_common, array</column>
<column name="c3_conv_layer2_map_common_we0">out, 1, ap_memory, c3_conv_layer2_map_common, array</column>
<column name="c3_conv_layer2_map_common_d0">out, 64, ap_memory, c3_conv_layer2_map_common, array</column>
<column name="size">in, 32, ap_none, size, scalar</column>
</table>
</item>
</section>
</profile>
