INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sidko/Desktop/GitHub/SJSUWork/CMPE 124/Lab 5/CMPE124-Lab5/CMPE124-Lab5.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sidko/Desktop/GitHub/SJSUWork/CMPE 124/Lab 5/CMPE124-Lab5/CMPE124-Lab5.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
