

================================================================
== Vivado HLS Report for 'm4x4_premultiply_by_m4x4'
================================================================
* Date:           Sun May 24 18:31:53 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.365|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   16|   16|   16|   16|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%src_addr = getelementptr [1000 x i32]* %src, i64 0, i64 0" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:17]   --->   Operation 18 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr [1000 x i32]* %dst, i64 0, i64 0" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:17]   --->   Operation 19 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.66ns)   --->   "%dst_load = load i32* %dst_addr, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 20 'load' 'dst_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 21 [2/2] (2.66ns)   --->   "%src_load = load i32* %src_addr, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 21 'load' 'src_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%dst_addr_1 = getelementptr [1000 x i32]* %dst, i64 0, i64 1" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 22 'getelementptr' 'dst_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.66ns)   --->   "%dst_load_1 = load i32* %dst_addr_1, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 23 'load' 'dst_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%src_addr_1 = getelementptr [1000 x i32]* %src, i64 0, i64 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 24 'getelementptr' 'src_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.66ns)   --->   "%src_load_1 = load i32* %src_addr_1, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 25 'load' 'src_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 26 [1/2] (2.66ns)   --->   "%dst_load = load i32* %dst_addr, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 26 'load' 'dst_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 27 [1/2] (2.66ns)   --->   "%src_load = load i32* %src_addr, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 27 'load' 'src_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 28 [1/2] (2.66ns)   --->   "%dst_load_1 = load i32* %dst_addr_1, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 28 'load' 'dst_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 29 [1/2] (2.66ns)   --->   "%src_load_1 = load i32* %src_addr_1, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 29 'load' 'src_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%dst_addr_2 = getelementptr [1000 x i32]* %dst, i64 0, i64 2" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 30 'getelementptr' 'dst_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.66ns)   --->   "%dst_load_2 = load i32* %dst_addr_2, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 31 'load' 'dst_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%src_addr_2 = getelementptr [1000 x i32]* %src, i64 0, i64 8" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 32 'getelementptr' 'src_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.66ns)   --->   "%src_load_2 = load i32* %src_addr_2, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 33 'load' 'src_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%dst_addr_3 = getelementptr [1000 x i32]* %dst, i64 0, i64 3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 34 'getelementptr' 'dst_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.66ns)   --->   "%dst_load_3 = load i32* %dst_addr_3, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 35 'load' 'dst_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%src_addr_3 = getelementptr [1000 x i32]* %src, i64 0, i64 12" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 36 'getelementptr' 'src_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.66ns)   --->   "%src_load_3 = load i32* %src_addr_3, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 37 'load' 'src_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 38 [1/2] (2.66ns)   --->   "%dst_load_2 = load i32* %dst_addr_2, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 38 'load' 'dst_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 39 [1/2] (2.66ns)   --->   "%src_load_2 = load i32* %src_addr_2, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 39 'load' 'src_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 40 [1/2] (2.66ns)   --->   "%dst_load_3 = load i32* %dst_addr_3, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 40 'load' 'dst_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 41 [1/2] (2.66ns)   --->   "%src_load_3 = load i32* %src_addr_3, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 41 'load' 'src_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%src_addr_4 = getelementptr [1000 x i32]* %src, i64 0, i64 1" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 42 'getelementptr' 'src_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.66ns)   --->   "%src_load_4 = load i32* %src_addr_4, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 43 'load' 'src_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%src_addr_5 = getelementptr [1000 x i32]* %src, i64 0, i64 5" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 44 'getelementptr' 'src_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (2.66ns)   --->   "%src_load_5 = load i32* %src_addr_5, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 45 'load' 'src_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%dst_addr_4 = getelementptr [1000 x i32]* %dst, i64 0, i64 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 46 'getelementptr' 'dst_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (2.66ns)   --->   "%dst_load_4 = load i32* %dst_addr_4, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 47 'load' 'dst_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%dst_addr_5 = getelementptr [1000 x i32]* %dst, i64 0, i64 5" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 48 'getelementptr' 'dst_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (2.66ns)   --->   "%dst_load_5 = load i32* %dst_addr_5, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 49 'load' 'dst_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 50 [1/2] (2.66ns)   --->   "%src_load_4 = load i32* %src_addr_4, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 50 'load' 'src_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 51 [1/2] (2.66ns)   --->   "%src_load_5 = load i32* %src_addr_5, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 51 'load' 'src_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%src_addr_6 = getelementptr [1000 x i32]* %src, i64 0, i64 9" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 52 'getelementptr' 'src_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (2.66ns)   --->   "%src_load_6 = load i32* %src_addr_6, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 53 'load' 'src_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%src_addr_7 = getelementptr [1000 x i32]* %src, i64 0, i64 13" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 54 'getelementptr' 'src_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (2.66ns)   --->   "%src_load_7 = load i32* %src_addr_7, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 55 'load' 'src_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 56 [1/2] (2.66ns)   --->   "%dst_load_4 = load i32* %dst_addr_4, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 56 'load' 'dst_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 57 [1/2] (2.66ns)   --->   "%dst_load_5 = load i32* %dst_addr_5, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 57 'load' 'dst_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%dst_addr_6 = getelementptr [1000 x i32]* %dst, i64 0, i64 6" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 58 'getelementptr' 'dst_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (2.66ns)   --->   "%dst_load_6 = load i32* %dst_addr_6, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 59 'load' 'dst_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%dst_addr_7 = getelementptr [1000 x i32]* %dst, i64 0, i64 7" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 60 'getelementptr' 'dst_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (2.66ns)   --->   "%dst_load_7 = load i32* %dst_addr_7, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 61 'load' 'dst_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 62 [1/2] (2.66ns)   --->   "%src_load_6 = load i32* %src_addr_6, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 62 'load' 'src_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 63 [1/2] (2.66ns)   --->   "%src_load_7 = load i32* %src_addr_7, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 63 'load' 'src_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%src_addr_8 = getelementptr [1000 x i32]* %src, i64 0, i64 2" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 64 'getelementptr' 'src_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (2.66ns)   --->   "%src_load_8 = load i32* %src_addr_8, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 65 'load' 'src_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%src_addr_9 = getelementptr [1000 x i32]* %src, i64 0, i64 6" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 66 'getelementptr' 'src_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (2.66ns)   --->   "%src_load_9 = load i32* %src_addr_9, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 67 'load' 'src_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 68 [1/2] (2.66ns)   --->   "%dst_load_6 = load i32* %dst_addr_6, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 68 'load' 'dst_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 69 [1/2] (2.66ns)   --->   "%dst_load_7 = load i32* %dst_addr_7, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 69 'load' 'dst_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%dst_addr_8 = getelementptr [1000 x i32]* %dst, i64 0, i64 8" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 70 'getelementptr' 'dst_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (2.66ns)   --->   "%dst_load_8 = load i32* %dst_addr_8, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 71 'load' 'dst_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%dst_addr_9 = getelementptr [1000 x i32]* %dst, i64 0, i64 9" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 72 'getelementptr' 'dst_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (2.66ns)   --->   "%dst_load_9 = load i32* %dst_addr_9, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 73 'load' 'dst_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 74 [1/2] (2.66ns)   --->   "%src_load_8 = load i32* %src_addr_8, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 74 'load' 'src_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 75 [1/2] (2.66ns)   --->   "%src_load_9 = load i32* %src_addr_9, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 75 'load' 'src_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%src_addr_10 = getelementptr [1000 x i32]* %src, i64 0, i64 10" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 76 'getelementptr' 'src_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (2.66ns)   --->   "%src_load_10 = load i32* %src_addr_10, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 77 'load' 'src_load_10' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%src_addr_11 = getelementptr [1000 x i32]* %src, i64 0, i64 14" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 78 'getelementptr' 'src_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (2.66ns)   --->   "%src_load_11 = load i32* %src_addr_11, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 79 'load' 'src_load_11' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 80 [1/2] (2.66ns)   --->   "%dst_load_8 = load i32* %dst_addr_8, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 80 'load' 'dst_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 81 [1/2] (2.66ns)   --->   "%dst_load_9 = load i32* %dst_addr_9, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 81 'load' 'dst_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%dst_addr_10 = getelementptr [1000 x i32]* %dst, i64 0, i64 10" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 82 'getelementptr' 'dst_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (2.66ns)   --->   "%dst_load_10 = load i32* %dst_addr_10, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 83 'load' 'dst_load_10' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%dst_addr_11 = getelementptr [1000 x i32]* %dst, i64 0, i64 11" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 84 'getelementptr' 'dst_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (2.66ns)   --->   "%dst_load_11 = load i32* %dst_addr_11, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 85 'load' 'dst_load_11' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 86 [1/2] (2.66ns)   --->   "%src_load_10 = load i32* %src_addr_10, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 86 'load' 'src_load_10' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 87 [1/2] (2.66ns)   --->   "%src_load_11 = load i32* %src_addr_11, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 87 'load' 'src_load_11' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%src_addr_12 = getelementptr [1000 x i32]* %src, i64 0, i64 3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 88 'getelementptr' 'src_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [2/2] (2.66ns)   --->   "%src_load_12 = load i32* %src_addr_12, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 89 'load' 'src_load_12' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%src_addr_13 = getelementptr [1000 x i32]* %src, i64 0, i64 7" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 90 'getelementptr' 'src_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (2.66ns)   --->   "%src_load_13 = load i32* %src_addr_13, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 91 'load' 'src_load_13' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 92 [1/2] (2.66ns)   --->   "%dst_load_10 = load i32* %dst_addr_10, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 92 'load' 'dst_load_10' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 93 [1/2] (2.66ns)   --->   "%dst_load_11 = load i32* %dst_addr_11, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 93 'load' 'dst_load_11' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%dst_addr_12 = getelementptr [1000 x i32]* %dst, i64 0, i64 12" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 94 'getelementptr' 'dst_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [2/2] (2.66ns)   --->   "%dst_load_12 = load i32* %dst_addr_12, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 95 'load' 'dst_load_12' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%dst_addr_13 = getelementptr [1000 x i32]* %dst, i64 0, i64 13" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 96 'getelementptr' 'dst_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (2.66ns)   --->   "%dst_load_13 = load i32* %dst_addr_13, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 97 'load' 'dst_load_13' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 8 <SV = 7> <Delay = 8.36>
ST_8 : Operation 98 [1/1] (6.58ns)   --->   "%mul_ln22 = mul nsw i32 %src_load, %dst_load" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 98 'mul' 'mul_ln22' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (6.58ns)   --->   "%mul_ln22_1 = mul nsw i32 %src_load_1, %dst_load_1" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 99 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (6.58ns)   --->   "%mul_ln22_2 = mul nsw i32 %src_load_2, %dst_load_2" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 100 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (6.58ns)   --->   "%mul_ln22_3 = mul nsw i32 %src_load_3, %dst_load_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 101 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (1.78ns)   --->   "%add_ln22_1 = add i32 %mul_ln22_2, %mul_ln22_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 102 'add' 'add_ln22_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (6.58ns)   --->   "%mul_ln23 = mul nsw i32 %src_load_4, %dst_load" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 103 'mul' 'mul_ln23' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (6.58ns)   --->   "%mul_ln23_1 = mul nsw i32 %src_load_5, %dst_load_1" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 104 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (6.58ns)   --->   "%mul_ln23_2 = mul nsw i32 %src_load_6, %dst_load_2" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 105 'mul' 'mul_ln23_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (6.58ns)   --->   "%mul_ln23_3 = mul nsw i32 %src_load_7, %dst_load_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 106 'mul' 'mul_ln23_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (1.78ns)   --->   "%add_ln23_1 = add i32 %mul_ln23_2, %mul_ln23_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 107 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/2] (2.66ns)   --->   "%src_load_12 = load i32* %src_addr_12, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 108 'load' 'src_load_12' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 109 [1/2] (2.66ns)   --->   "%src_load_13 = load i32* %src_addr_13, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 109 'load' 'src_load_13' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%src_addr_14 = getelementptr [1000 x i32]* %src, i64 0, i64 11" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 110 'getelementptr' 'src_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [2/2] (2.66ns)   --->   "%src_load_14 = load i32* %src_addr_14, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 111 'load' 'src_load_14' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%src_addr_15 = getelementptr [1000 x i32]* %src, i64 0, i64 15" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 112 'getelementptr' 'src_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [2/2] (2.66ns)   --->   "%src_load_15 = load i32* %src_addr_15, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 113 'load' 'src_load_15' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 114 [1/2] (2.66ns)   --->   "%dst_load_12 = load i32* %dst_addr_12, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 114 'load' 'dst_load_12' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 115 [1/2] (2.66ns)   --->   "%dst_load_13 = load i32* %dst_addr_13, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 115 'load' 'dst_load_13' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%dst_addr_14 = getelementptr [1000 x i32]* %dst, i64 0, i64 14" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 116 'getelementptr' 'dst_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [2/2] (2.66ns)   --->   "%dst_load_14 = load i32* %dst_addr_14, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 117 'load' 'dst_load_14' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%dst_addr_15 = getelementptr [1000 x i32]* %dst, i64 0, i64 15" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 118 'getelementptr' 'dst_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [2/2] (2.66ns)   --->   "%dst_load_15 = load i32* %dst_addr_15, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 119 'load' 'dst_load_15' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 9 <SV = 8> <Delay = 8.36>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22 = add i32 %mul_ln22_1, %mul_ln22" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 120 'add' 'add_ln22' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 121 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%dst0 = add i32 %add_ln22_1, %add_ln22" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22]   --->   Operation 121 'add' 'dst0' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23 = add i32 %mul_ln23_1, %mul_ln23" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 122 'add' 'add_ln23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 123 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%dst1 = add i32 %add_ln23_1, %add_ln23" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23]   --->   Operation 123 'add' 'dst1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 124 [1/1] (6.58ns)   --->   "%mul_ln24 = mul nsw i32 %src_load_8, %dst_load" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 124 'mul' 'mul_ln24' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (6.58ns)   --->   "%mul_ln24_1 = mul nsw i32 %src_load_9, %dst_load_1" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 125 'mul' 'mul_ln24_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (6.58ns)   --->   "%mul_ln24_2 = mul nsw i32 %src_load_10, %dst_load_2" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 126 'mul' 'mul_ln24_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (6.58ns)   --->   "%mul_ln24_3 = mul nsw i32 %src_load_11, %dst_load_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 127 'mul' 'mul_ln24_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (1.78ns)   --->   "%add_ln24_1 = add i32 %mul_ln24_2, %mul_ln24_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 128 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/2] (2.66ns)   --->   "%src_load_14 = load i32* %src_addr_14, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 129 'load' 'src_load_14' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_9 : Operation 130 [1/2] (2.66ns)   --->   "%src_load_15 = load i32* %src_addr_15, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 130 'load' 'src_load_15' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_9 : Operation 131 [1/1] (2.66ns)   --->   "store i32 %dst0, i32* %dst_addr, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:26]   --->   Operation 131 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_9 : Operation 132 [1/1] (2.66ns)   --->   "store i32 %dst1, i32* %dst_addr_1, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:26]   --->   Operation 132 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_9 : Operation 133 [1/2] (2.66ns)   --->   "%dst_load_14 = load i32* %dst_addr_14, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 133 'load' 'dst_load_14' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_9 : Operation 134 [1/2] (2.66ns)   --->   "%dst_load_15 = load i32* %dst_addr_15, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 134 'load' 'dst_load_15' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 10 <SV = 9> <Delay = 8.36>
ST_10 : Operation 135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24 = add i32 %mul_ln24_1, %mul_ln24" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 135 'add' 'add_ln24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 136 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%dst2 = add i32 %add_ln24_1, %add_ln24" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24]   --->   Operation 136 'add' 'dst2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 137 [1/1] (6.58ns)   --->   "%mul_ln25 = mul nsw i32 %src_load_12, %dst_load" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 137 'mul' 'mul_ln25' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (6.58ns)   --->   "%mul_ln25_1 = mul nsw i32 %src_load_13, %dst_load_1" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 138 'mul' 'mul_ln25_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (6.58ns)   --->   "%mul_ln25_2 = mul nsw i32 %src_load_14, %dst_load_2" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 139 'mul' 'mul_ln25_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (6.58ns)   --->   "%mul_ln25_3 = mul nsw i32 %src_load_15, %dst_load_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 140 'mul' 'mul_ln25_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (1.78ns)   --->   "%add_ln25_1 = add i32 %mul_ln25_2, %mul_ln25_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 141 'add' 'add_ln25_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (2.66ns)   --->   "store i32 %dst2, i32* %dst_addr_2, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:26]   --->   Operation 142 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_10 : Operation 143 [1/1] (6.58ns)   --->   "%mul_ln28 = mul nsw i32 %src_load, %dst_load_4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 143 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (6.58ns)   --->   "%mul_ln28_1 = mul nsw i32 %src_load_1, %dst_load_5" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 144 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (6.58ns)   --->   "%mul_ln28_2 = mul nsw i32 %src_load_2, %dst_load_6" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 145 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (6.58ns)   --->   "%mul_ln28_3 = mul nsw i32 %src_load_3, %dst_load_7" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 146 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (1.78ns)   --->   "%add_ln28_1 = add i32 %mul_ln28_2, %mul_ln28_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 147 'add' 'add_ln28_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (6.58ns)   --->   "%mul_ln29 = mul nsw i32 %src_load_4, %dst_load_4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:29]   --->   Operation 148 'mul' 'mul_ln29' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (6.58ns)   --->   "%mul_ln29_1 = mul nsw i32 %src_load_5, %dst_load_5" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:29]   --->   Operation 149 'mul' 'mul_ln29_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (6.58ns)   --->   "%mul_ln29_2 = mul nsw i32 %src_load_6, %dst_load_6" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:29]   --->   Operation 150 'mul' 'mul_ln29_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (6.58ns)   --->   "%mul_ln29_3 = mul nsw i32 %src_load_7, %dst_load_7" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:29]   --->   Operation 151 'mul' 'mul_ln29_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (1.78ns)   --->   "%add_ln29_1 = add i32 %mul_ln29_2, %mul_ln29_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:29]   --->   Operation 152 'add' 'add_ln29_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (6.58ns)   --->   "%mul_ln30 = mul nsw i32 %src_load_8, %dst_load_4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:30]   --->   Operation 153 'mul' 'mul_ln30' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (6.58ns)   --->   "%mul_ln30_1 = mul nsw i32 %src_load_9, %dst_load_5" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:30]   --->   Operation 154 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (6.58ns)   --->   "%mul_ln30_2 = mul nsw i32 %src_load_10, %dst_load_6" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:30]   --->   Operation 155 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (6.58ns)   --->   "%mul_ln30_3 = mul nsw i32 %src_load_11, %dst_load_7" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:30]   --->   Operation 156 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (1.78ns)   --->   "%add_ln30_1 = add i32 %mul_ln30_2, %mul_ln30_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:30]   --->   Operation 157 'add' 'add_ln30_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (6.58ns)   --->   "%mul_ln31 = mul nsw i32 %src_load_12, %dst_load_4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:31]   --->   Operation 158 'mul' 'mul_ln31' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (6.58ns)   --->   "%mul_ln31_1 = mul nsw i32 %src_load_13, %dst_load_5" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:31]   --->   Operation 159 'mul' 'mul_ln31_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (6.58ns)   --->   "%mul_ln31_2 = mul nsw i32 %src_load_14, %dst_load_6" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:31]   --->   Operation 160 'mul' 'mul_ln31_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (6.58ns)   --->   "%mul_ln31_3 = mul nsw i32 %src_load_15, %dst_load_7" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:31]   --->   Operation 161 'mul' 'mul_ln31_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (1.78ns)   --->   "%add_ln31_1 = add i32 %mul_ln31_2, %mul_ln31_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:31]   --->   Operation 162 'add' 'add_ln31_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (6.58ns)   --->   "%mul_ln34 = mul nsw i32 %src_load, %dst_load_8" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 163 'mul' 'mul_ln34' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (6.58ns)   --->   "%mul_ln34_1 = mul nsw i32 %src_load_1, %dst_load_9" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 164 'mul' 'mul_ln34_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (6.58ns)   --->   "%mul_ln34_2 = mul nsw i32 %src_load_2, %dst_load_10" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 165 'mul' 'mul_ln34_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (6.58ns)   --->   "%mul_ln34_3 = mul nsw i32 %src_load_3, %dst_load_11" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 166 'mul' 'mul_ln34_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (1.78ns)   --->   "%add_ln34_1 = add i32 %mul_ln34_2, %mul_ln34_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 167 'add' 'add_ln34_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (6.58ns)   --->   "%mul_ln35 = mul nsw i32 %src_load_4, %dst_load_8" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:35]   --->   Operation 168 'mul' 'mul_ln35' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (6.58ns)   --->   "%mul_ln35_1 = mul nsw i32 %src_load_5, %dst_load_9" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:35]   --->   Operation 169 'mul' 'mul_ln35_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (6.58ns)   --->   "%mul_ln35_2 = mul nsw i32 %src_load_6, %dst_load_10" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:35]   --->   Operation 170 'mul' 'mul_ln35_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (6.58ns)   --->   "%mul_ln35_3 = mul nsw i32 %src_load_7, %dst_load_11" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:35]   --->   Operation 171 'mul' 'mul_ln35_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (1.78ns)   --->   "%add_ln35_1 = add i32 %mul_ln35_2, %mul_ln35_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:35]   --->   Operation 172 'add' 'add_ln35_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (6.58ns)   --->   "%mul_ln36 = mul nsw i32 %src_load_8, %dst_load_8" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:36]   --->   Operation 173 'mul' 'mul_ln36' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (6.58ns)   --->   "%mul_ln36_1 = mul nsw i32 %src_load_9, %dst_load_9" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:36]   --->   Operation 174 'mul' 'mul_ln36_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (6.58ns)   --->   "%mul_ln36_2 = mul nsw i32 %src_load_10, %dst_load_10" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:36]   --->   Operation 175 'mul' 'mul_ln36_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (6.58ns)   --->   "%mul_ln36_3 = mul nsw i32 %src_load_11, %dst_load_11" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:36]   --->   Operation 176 'mul' 'mul_ln36_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (1.78ns)   --->   "%add_ln36_1 = add i32 %mul_ln36_2, %mul_ln36_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:36]   --->   Operation 177 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (6.58ns)   --->   "%mul_ln37 = mul nsw i32 %src_load_12, %dst_load_8" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:37]   --->   Operation 178 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (6.58ns)   --->   "%mul_ln37_1 = mul nsw i32 %src_load_13, %dst_load_9" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:37]   --->   Operation 179 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (6.58ns)   --->   "%mul_ln37_2 = mul nsw i32 %src_load_14, %dst_load_10" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:37]   --->   Operation 180 'mul' 'mul_ln37_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (6.58ns)   --->   "%mul_ln37_3 = mul nsw i32 %src_load_15, %dst_load_11" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:37]   --->   Operation 181 'mul' 'mul_ln37_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (1.78ns)   --->   "%add_ln37_1 = add i32 %mul_ln37_2, %mul_ln37_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:37]   --->   Operation 182 'add' 'add_ln37_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (6.58ns)   --->   "%mul_ln40 = mul nsw i32 %src_load, %dst_load_12" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 183 'mul' 'mul_ln40' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (6.58ns)   --->   "%mul_ln40_1 = mul nsw i32 %src_load_1, %dst_load_13" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 184 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (6.58ns)   --->   "%mul_ln40_2 = mul nsw i32 %src_load_2, %dst_load_14" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 185 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (6.58ns)   --->   "%mul_ln40_3 = mul nsw i32 %src_load_3, %dst_load_15" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 186 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (1.78ns)   --->   "%add_ln40_1 = add i32 %mul_ln40_2, %mul_ln40_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 187 'add' 'add_ln40_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (6.58ns)   --->   "%mul_ln41 = mul nsw i32 %src_load_4, %dst_load_12" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:41]   --->   Operation 188 'mul' 'mul_ln41' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (6.58ns)   --->   "%mul_ln41_1 = mul nsw i32 %src_load_5, %dst_load_13" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:41]   --->   Operation 189 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (6.58ns)   --->   "%mul_ln41_2 = mul nsw i32 %src_load_6, %dst_load_14" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:41]   --->   Operation 190 'mul' 'mul_ln41_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (6.58ns)   --->   "%mul_ln41_3 = mul nsw i32 %src_load_7, %dst_load_15" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:41]   --->   Operation 191 'mul' 'mul_ln41_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (1.78ns)   --->   "%add_ln41_1 = add i32 %mul_ln41_2, %mul_ln41_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:41]   --->   Operation 192 'add' 'add_ln41_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (6.58ns)   --->   "%mul_ln42 = mul nsw i32 %src_load_8, %dst_load_12" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:42]   --->   Operation 193 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (6.58ns)   --->   "%mul_ln42_1 = mul nsw i32 %src_load_9, %dst_load_13" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:42]   --->   Operation 194 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (6.58ns)   --->   "%mul_ln42_2 = mul nsw i32 %src_load_10, %dst_load_14" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:42]   --->   Operation 195 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (6.58ns)   --->   "%mul_ln42_3 = mul nsw i32 %src_load_11, %dst_load_15" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:42]   --->   Operation 196 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (1.78ns)   --->   "%add_ln42_1 = add i32 %mul_ln42_2, %mul_ln42_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:42]   --->   Operation 197 'add' 'add_ln42_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (6.58ns)   --->   "%mul_ln43 = mul nsw i32 %src_load_12, %dst_load_12" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:43]   --->   Operation 198 'mul' 'mul_ln43' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (6.58ns)   --->   "%mul_ln43_1 = mul nsw i32 %src_load_13, %dst_load_13" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:43]   --->   Operation 199 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/1] (6.58ns)   --->   "%mul_ln43_2 = mul nsw i32 %src_load_14, %dst_load_14" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:43]   --->   Operation 200 'mul' 'mul_ln43_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (6.58ns)   --->   "%mul_ln43_3 = mul nsw i32 %src_load_15, %dst_load_15" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:43]   --->   Operation 201 'mul' 'mul_ln43_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (1.78ns)   --->   "%add_ln43_1 = add i32 %mul_ln43_2, %mul_ln43_3" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:43]   --->   Operation 202 'add' 'add_ln43_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.44>
ST_11 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25 = add i32 %mul_ln25_1, %mul_ln25" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 203 'add' 'add_ln25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 204 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%dst3 = add i32 %add_ln25_1, %add_ln25" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25]   --->   Operation 204 'add' 'dst3' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 205 [1/1] (2.66ns)   --->   "store i32 %dst3, i32* %dst_addr_3, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:26]   --->   Operation 205 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_11 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28 = add i32 %mul_ln28_1, %mul_ln28" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 206 'add' 'add_ln28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 207 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%dst0_1 = add i32 %add_ln28_1, %add_ln28" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:28]   --->   Operation 207 'add' 'dst0_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29 = add i32 %mul_ln29_1, %mul_ln29" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:29]   --->   Operation 208 'add' 'add_ln29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 209 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%dst1_1 = add i32 %add_ln29_1, %add_ln29" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:29]   --->   Operation 209 'add' 'dst1_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30 = add i32 %mul_ln30_1, %mul_ln30" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:30]   --->   Operation 210 'add' 'add_ln30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 211 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%dst2_1 = add i32 %add_ln30_1, %add_ln30" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:30]   --->   Operation 211 'add' 'dst2_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln31 = add i32 %mul_ln31_1, %mul_ln31" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:31]   --->   Operation 212 'add' 'add_ln31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 213 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%dst3_1 = add i32 %add_ln31_1, %add_ln31" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:31]   --->   Operation 213 'add' 'dst3_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 214 [1/1] (2.66ns)   --->   "store i32 %dst0_1, i32* %dst_addr_4, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:32]   --->   Operation 214 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_11 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34 = add i32 %mul_ln34_1, %mul_ln34" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 215 'add' 'add_ln34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 216 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%dst0_2 = add i32 %add_ln34_1, %add_ln34" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:34]   --->   Operation 216 'add' 'dst0_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35 = add i32 %mul_ln35_1, %mul_ln35" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:35]   --->   Operation 217 'add' 'add_ln35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 218 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%dst1_2 = add i32 %add_ln35_1, %add_ln35" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:35]   --->   Operation 218 'add' 'dst1_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36 = add i32 %mul_ln36_1, %mul_ln36" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:36]   --->   Operation 219 'add' 'add_ln36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 220 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%dst2_2 = add i32 %add_ln36_1, %add_ln36" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:36]   --->   Operation 220 'add' 'dst2_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37 = add i32 %mul_ln37_1, %mul_ln37" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:37]   --->   Operation 221 'add' 'add_ln37' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 222 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%dst3_2 = add i32 %add_ln37_1, %add_ln37" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:37]   --->   Operation 222 'add' 'dst3_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40 = add i32 %mul_ln40_1, %mul_ln40" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 223 'add' 'add_ln40' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 224 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%dst0_3 = add i32 %add_ln40_1, %add_ln40" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:40]   --->   Operation 224 'add' 'dst0_3' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41 = add i32 %mul_ln41_1, %mul_ln41" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:41]   --->   Operation 225 'add' 'add_ln41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 226 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%dst1_3 = add i32 %add_ln41_1, %add_ln41" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:41]   --->   Operation 226 'add' 'dst1_3' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42 = add i32 %mul_ln42_1, %mul_ln42" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:42]   --->   Operation 227 'add' 'add_ln42' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 228 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%dst2_3 = add i32 %add_ln42_1, %add_ln42" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:42]   --->   Operation 228 'add' 'dst2_3' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43 = add i32 %mul_ln43_1, %mul_ln43" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:43]   --->   Operation 229 'add' 'add_ln43' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 230 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%dst3_3 = add i32 %add_ln43_1, %add_ln43" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:43]   --->   Operation 230 'add' 'dst3_3' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.66>
ST_12 : Operation 231 [1/1] (2.66ns)   --->   "store i32 %dst1_1, i32* %dst_addr_5, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:32]   --->   Operation 231 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_12 : Operation 232 [1/1] (2.66ns)   --->   "store i32 %dst2_1, i32* %dst_addr_6, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:32]   --->   Operation 232 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 13 <SV = 12> <Delay = 2.66>
ST_13 : Operation 233 [1/1] (2.66ns)   --->   "store i32 %dst3_1, i32* %dst_addr_7, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:32]   --->   Operation 233 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_13 : Operation 234 [1/1] (2.66ns)   --->   "store i32 %dst0_2, i32* %dst_addr_8, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:38]   --->   Operation 234 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 14 <SV = 13> <Delay = 2.66>
ST_14 : Operation 235 [1/1] (2.66ns)   --->   "store i32 %dst1_2, i32* %dst_addr_9, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:38]   --->   Operation 235 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_14 : Operation 236 [1/1] (2.66ns)   --->   "store i32 %dst2_2, i32* %dst_addr_10, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:38]   --->   Operation 236 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 15 <SV = 14> <Delay = 2.66>
ST_15 : Operation 237 [1/1] (2.66ns)   --->   "store i32 %dst3_2, i32* %dst_addr_11, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:38]   --->   Operation 237 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_15 : Operation 238 [1/1] (2.66ns)   --->   "store i32 %dst0_3, i32* %dst_addr_12, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:44]   --->   Operation 238 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 16 <SV = 15> <Delay = 2.66>
ST_16 : Operation 239 [1/1] (2.66ns)   --->   "store i32 %dst1_3, i32* %dst_addr_13, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:44]   --->   Operation 239 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_16 : Operation 240 [1/1] (2.66ns)   --->   "store i32 %dst2_3, i32* %dst_addr_14, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:44]   --->   Operation 240 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 17 <SV = 16> <Delay = 2.66>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %dst) nounwind, !map !13"   --->   Operation 241 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %src) nounwind, !map !19"   --->   Operation 242 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([25 x i8]* @m4x4_premultiply_by_s) nounwind"   --->   Operation 243 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (2.66ns)   --->   "store i32 %dst3_3, i32* %dst_addr_15, align 4" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:44]   --->   Operation 244 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "ret void" [extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:75]   --->   Operation 245 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('src_addr', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:17) [5]  (0 ns)
	'load' operation ('src_load', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22) on array 'src' [9]  (2.66 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'load' operation ('dst_load', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22) on array 'dst' [8]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'load' operation ('dst_load_2', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22) on array 'dst' [17]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'load' operation ('src_load_4', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23) on array 'src' [30]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'load' operation ('src_load_6', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:23) on array 'src' [36]  (2.66 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'load' operation ('src_load_8', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24) on array 'src' [45]  (2.66 ns)

 <State 7>: 2.66ns
The critical path consists of the following:
	'load' operation ('src_load_10', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24) on array 'src' [51]  (2.66 ns)

 <State 8>: 8.37ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_2', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22) [20]  (6.58 ns)
	'add' operation ('add_ln22_1', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:22) [27]  (1.78 ns)

 <State 9>: 8.37ns
The critical path consists of the following:
	'mul' operation ('mul_ln24_2', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24) [52]  (6.58 ns)
	'add' operation ('add_ln24_1', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:24) [57]  (1.78 ns)

 <State 10>: 8.37ns
The critical path consists of the following:
	'mul' operation ('mul_ln25_2', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25) [67]  (6.58 ns)
	'add' operation ('add_ln25_1', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25) [72]  (1.78 ns)

 <State 11>: 5.44ns
The critical path consists of the following:
	'add' operation ('add_ln25', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25) [71]  (0 ns)
	'add' operation ('dst3', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25) [73]  (2.78 ns)
	'store' operation ('store_ln26', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:26) of variable 'dst3', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:25 on array 'dst' [77]  (2.66 ns)

 <State 12>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln32', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:32) of variable 'dst1', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:29 on array 'dst' [115]  (2.66 ns)

 <State 13>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln32', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:32) of variable 'dst3', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:31 on array 'dst' [117]  (2.66 ns)

 <State 14>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln38', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:38) of variable 'dst1', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:35 on array 'dst' [155]  (2.66 ns)

 <State 15>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln38', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:38) of variable 'dst3', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:37 on array 'dst' [157]  (2.66 ns)

 <State 16>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln44', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:44) of variable 'dst1', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:41 on array 'dst' [195]  (2.66 ns)

 <State 17>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln44', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:44) of variable 'dst3', extr_.labq3map2libsmathlibm4x4.c_m4x4_premultiply_by_m4x4_with_main.c:43 on array 'dst' [197]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
