var g_data = {"name":"top.sv","src":"/*********************************************\n//	 Top Module for UVM Testbench\n//  of an Asynchronous FIFO Module\n//	\n//  Contains instantaion of the bfm and connection\n//  to the dut as well as our three mailboxes.  Mailboxes\n//  are used to pass the transaction packet between\n//  the generator, driver, and monitor.  Also creates\n//  an instance of the testbench class, passes the constructor\n//  the bfm and calls the execute() function\n//\n//	 Alexander Maso\n//	 \n*********************************************/\nmodule top;\n  import   fifo_pkg::*;\n  import   uvm_pkg::*;\n   \n   fifo_bfm     bfm();\n   \n   // Instantiate the dut and connect it with the Bus Func Model\n   fifo_top dut (.clk_wr(bfm.clk_wr), .clk_rd(bfm.clk_rd), .rst_n(bfm.rst_n), \n                 .wr_en(bfm.wr_en), .rd_en(bfm.rd_en), .data_in(bfm.data_in),\n                 .data_out(bfm.data_out), .full(bfm.full), .empty(bfm.empty), \n                 .half(bfm.half));\n\n   initial begin\n      // Type, Caller, Path, Name, Value\n      uvm_config_db #(virtual fifo_bfm)::set(null, \"*\", \"bfm\", bfm);\n      uvm_top.finish_on_completion = 1; // Calls $finish(1) when all tests are done\n      run_test(\"my_first_test\");\n      run_test(\"half_test\");\n   end\n\nendmodule : top\n","lang":"verilog"};
processSrcData(g_data);