\hypertarget{union__hw__fb__csmrn}{}\section{\+\_\+hw\+\_\+fb\+\_\+csmrn Union Reference}
\label{union__hw__fb__csmrn}\index{\+\_\+hw\+\_\+fb\+\_\+csmrn@{\+\_\+hw\+\_\+fb\+\_\+csmrn}}


H\+W\+\_\+\+F\+B\+\_\+\+C\+S\+M\+Rn -\/ Chip Select Mask Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+fb.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__fb__csmrn_1_1__hw__fb__csmrn__bitfields}{\+\_\+hw\+\_\+fb\+\_\+csmrn\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__fb__csmrn_a30f518ea11437795b07d837293e61448}{}\label{union__hw__fb__csmrn_a30f518ea11437795b07d837293e61448}

\item 
struct \hyperlink{struct__hw__fb__csmrn_1_1__hw__fb__csmrn__bitfields}{\+\_\+hw\+\_\+fb\+\_\+csmrn\+::\+\_\+hw\+\_\+fb\+\_\+csmrn\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__fb__csmrn_a3a2675880a1630da5d1ba72c2349d126}{}\label{union__hw__fb__csmrn_a3a2675880a1630da5d1ba72c2349d126}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+B\+\_\+\+C\+S\+M\+Rn -\/ Chip Select Mask Register (RW) 

Reset value\+: 0x00000000U

Specifies the address mask and allowable access types for the associated chip-\/select. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+fb.\+h\end{DoxyCompactItemize}
