JDF B
// Created by Version 1.4 
PROJECT L1
DESIGN l1 Normal
DEVKIT LC4064V-75T48C
ENTRY ABEL/Schematic
STIMULUS test.abv
MODULE schema1.sch
MODSTYLE schema1 Normal
MODULE schema2.sch
MODSTYLE schema2 Normal
MODULE schema3.sch
MODSTYLE schema3 Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE schema3
