#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Dec  7 19:43:16 2024
# Process ID: 27956
# Current directory: C:/Chess/ChessSpartan7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent121964 C:\Chess\ChessSpartan7\ChessSpartan7.xpr
# Log file: C:/Chess/ChessSpartan7/vivado.log
# Journal file: C:/Chess/ChessSpartan7\vivado.jou
# Running On: nikhil, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 34053 MB
#-----------------------------------------------------------
start_gui
open_project C:/Chess/ChessSpartan7/ChessSpartan7.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
save_bd_design
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
set_property name click [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells click]
endgroup
save_bd_design
set_property name click [get_bd_intf_ports GPIO_0]
save_bd_design
reset_run synth_1
reset_run mbblock_i_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_intf_ports click]
startgroup
set_property CONFIG.C_ALL_OUTPUTS {1} [get_bd_cells click]
endgroup
create_bd_port -dir O click
connect_bd_net [get_bd_ports click] [get_bd_pins click/gpio_io_o]
save_bd_design
reset_run synth_1
reset_run mbblock_i_axi_gpio_0_3_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Chess/ChessSpartan7/mb_usb_hdmi_top.xsa
write_hw_platform -fixed -include_bit -force -file C:/Chess/ChessSpartan7/ChessHardware.xsa
