// Seed: 447492745
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3
    , id_8,
    input wire id_4,
    output supply0 id_5,
    input tri0 id_6
);
  assign id_8 = -1;
  logic id_9;
  logic id_10;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri1 id_3,
    input wire id_4,
    output tri0 id_5,
    input uwire id_6
);
  logic id_8, id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_3,
      id_5,
      id_6
  );
endmodule
