# Sequence_Detector_V
Sequence Detector using Finite State Machine in Verilog and Implemented on Altera Cyclone V (DE0-CV Dev Board)
