lappend auto_path "C:/lscc/diamond/3.9_x64/data/script"
package require simulation_generation
set ::bali::simulation::Para(PROJECT) {test1}
set ::bali::simulation::Para(PROJECTPATH) {C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/project/xo3l/verilog}
set ::bali::simulation::Para(FILELIST) {"C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/top_test_bench.v" "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_ss_blk.vhd" "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_int_blk.vhd" "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_arb_blk.vhd" "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_cnt_blk.vhd" "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_clk_blk.vhd" "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_synch_blk.vhd" "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_main_blk.vhd" "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/vhdl/i2c_mpu_blk.vhd" "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/source/verilog/i2c_top.v" "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/i2c_slave.vhd" "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/ack_gen.vhd" "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/top_test_bench_4k.vhd" "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/clk_reset.vhd" "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/top_test_bench.vhd" "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/pullup.vhd" "C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/testbench/verilog/up_model.vhd" }
set ::bali::simulation::Para(GLBINCLIST) {}
set ::bali::simulation::Para(INCLIST) {"none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none"}
set ::bali::simulation::Para(WORKLIBLIST) {"" "work" "work" "work" "work" "work" "work" "work" "work" "work" "" "" "" "" "" "" "" }
set ::bali::simulation::Para(COMPLIST) {"none" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VERILOG" "none" "none" "none" "none" "none" "none" "none" }
set ::bali::simulation::Para(SIMLIBLIST) {pmi_work ovi_machxo3l}
set ::bali::simulation::Para(MACROLIST) {}
set ::bali::simulation::Para(SIMULATIONTOPMODULE) {top_test_bench}
set ::bali::simulation::Para(SIMULATIONINSTANCE) {}
set ::bali::simulation::Para(LANGUAGE) {VERILOG}
set ::bali::simulation::Para(SDFPATH)  {}
set ::bali::simulation::Para(ADDTOPLEVELSIGNALSTOWAVEFORM)  {1}
set ::bali::simulation::Para(RUNSIMULATION)  {1}
set ::bali::simulation::Para(HDLPARAMETERS) {}
set ::bali::simulation::Para(POJO2LIBREFRESH)    {}
set ::bali::simulation::Para(POJO2MODELSIMLIB)   {}
::bali::simulation::ActiveHDL_Run
