Synthesis report
Thu Dec 07 08:30:17 2017
Quartus Prime Version 17.1.0 Build 240 10/25/2017 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Parallel Compilation
  4. Synthesis Source Files Read
  5. Synthesis Partition Summary
  6. Partition "root_partition" Resource Utilization by Entity
  7. State Machine - state
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics for Partition "root_partition"
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Post-Synthesis Netlist Statistics for Partition "root_partition"
 14. Synthesis Resource Usage Summary for Partition "root_partition"
 15. Synthesis Messages



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Thu Dec 07 08:30:17 2017 ;
; Revision Name         ; ECEFINAL                              ;
; Top-level Entity Name ; ECEFINAL                              ;
; Family                ; Arria 10                              ;
+-----------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                        ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 10AX115R4F40I3SG   ;                    ;
; Top-level entity name                                                           ; ECEFINAL           ; ECEFINAL           ;
; Family name                                                                     ; Arria 10           ; Cyclone V          ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Optimization Mode                                                               ; Balanced           ; Balanced           ;
; Allow Register Merging                                                          ; On                 ; On                 ;
; Allow Register Duplication                                                      ; On                 ; On                 ;
; Allow Register Retiming                                                         ; On                 ; On                 ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                ; 100                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                ; Off                ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Size of the Latch Report                                                        ; 100                ; 100                ;
; Enable State Machines Inference                                                 ; On                 ; On                 ;
; Enable formal verification support during compilation                           ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   1.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                 ;
+----------------------------------+-----------------+------------------------+-------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path        ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------+---------+
; ECEFINAL.vhd                     ; yes             ; User VHDL File         ; F:/ECEFINAL/ECEFINAL.vhd            ;         ;
; output_files/Chain4.cdf          ; yes             ; User Unspecified File  ; F:/ECEFINAL/output_files/Chain4.cdf ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------+---------+


+----------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                      ;
+----------------+----------------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+--------------+-------+-------------------------+
; root_partition ; |              ;              ;       ;                         ;
+----------------+----------------+--------------+-------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                       ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------+-------------+--------------+
; |                          ; 104 (104)           ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; |                   ; ECEFINAL    ; altera_work  ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - state                                                                                                   ;
+-------------------+-------------------+---------------+---------------+---------------+---------------+-----------------+
; Name              ; state.state_wrong ; state.state_a ; state.state_d ; state.state_c ; state.state_b ; state.state_end ;
+-------------------+-------------------+---------------+---------------+---------------+---------------+-----------------+
; state.state_end   ; 0                 ; 0             ; 0             ; 0             ; 0             ; 0               ;
; state.state_b     ; 0                 ; 0             ; 0             ; 0             ; 1             ; 1               ;
; state.state_c     ; 0                 ; 0             ; 0             ; 1             ; 0             ; 1               ;
; state.state_d     ; 0                 ; 0             ; 1             ; 0             ; 0             ; 1               ;
; state.state_a     ; 0                 ; 1             ; 0             ; 0             ; 0             ; 1               ;
; state.state_wrong ; 1                 ; 0             ; 0             ; 0             ; 0             ; 1               ;
+-------------------+-------------------+---------------+---------------+---------------+---------------+-----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; vga_green_dispaly~reg0                 ; Stuck at GND due to stuck port data_in ;
; vga_blue_dispaly~reg0                  ; Stuck at GND due to stuck port data_in ;
; segment[1,3..8,10..13]                 ; Stuck at GND due to stuck port data_in ;
; Hex_13~reg0                            ; Stuck at GND due to stuck port data_in ;
; Hex_12~reg0                            ; Stuck at GND due to stuck port data_in ;
; Hex_11~reg0                            ; Stuck at GND due to stuck port data_in ;
; Hex_10~reg0                            ; Stuck at GND due to stuck port data_in ;
; Hex_08~reg0                            ; Stuck at GND due to stuck port data_in ;
; Hex_07~reg0                            ; Stuck at GND due to stuck port data_in ;
; Hex_06~reg0                            ; Stuck at GND due to stuck port data_in ;
; Hex_05~reg0                            ; Stuck at GND due to stuck port data_in ;
; Hex_04~reg0                            ; Stuck at GND due to stuck port data_in ;
; Hex_03~reg0                            ; Stuck at GND due to stuck port data_in ;
; Hex_01~reg0                            ; Stuck at GND due to stuck port data_in ;
; segment[0,2]                           ; Merged with segment[9]                 ;
; Total Number of Removed Registers = 26 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; segment[13]   ; Stuck at GND              ; Hex_13~reg0                            ;
;               ; due to stuck port data_in ;                                        ;
; segment[12]   ; Stuck at GND              ; Hex_12~reg0                            ;
;               ; due to stuck port data_in ;                                        ;
; segment[11]   ; Stuck at GND              ; Hex_11~reg0                            ;
;               ; due to stuck port data_in ;                                        ;
; segment[10]   ; Stuck at GND              ; Hex_10~reg0                            ;
;               ; due to stuck port data_in ;                                        ;
; segment[8]    ; Stuck at GND              ; Hex_08~reg0                            ;
;               ; due to stuck port data_in ;                                        ;
; segment[7]    ; Stuck at GND              ; Hex_07~reg0                            ;
;               ; due to stuck port data_in ;                                        ;
; segment[6]    ; Stuck at GND              ; Hex_06~reg0                            ;
;               ; due to stuck port data_in ;                                        ;
; segment[5]    ; Stuck at GND              ; Hex_05~reg0                            ;
;               ; due to stuck port data_in ;                                        ;
; segment[4]    ; Stuck at GND              ; Hex_04~reg0                            ;
;               ; due to stuck port data_in ;                                        ;
; segment[3]    ; Stuck at GND              ; Hex_03~reg0                            ;
;               ; due to stuck port data_in ;                                        ;
; segment[1]    ; Stuck at GND              ; Hex_01~reg0                            ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 74          ;
; Number of registers using Synchronous Clear  ; 27          ;
; Number of registers using Synchronous Load   ; 0           ;
; Number of registers using Asynchronous Clear ; 37          ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 4           ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; hs                                     ; 14      ;
; vs                                     ; 3       ;
; Light_R~reg0                           ; 1       ;
; \vgaclk:i[6]                           ; 3       ;
; \vgaclk:i[5]                           ; 3       ;
; \vgahs:k[1]                            ; 2       ;
; segment[9]                             ; 3       ;
; Total number of inverted registers = 7 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 23:1               ; 6 bits    ; 90 LEs        ; 48 LEs               ; 42 LEs                 ; No         ; Select_5                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 30                                       ;
; twentynm_ff           ; 74                                       ;
;     CLR               ; 37                                       ;
;     ENA               ; 4                                        ;
;     SCLR              ; 27                                       ;
;     plain             ; 6                                        ;
; twentynm_lcell_comb   ; 104                                      ;
;     arith             ; 51                                       ;
;         1 data inputs ; 37                                       ;
;         2 data inputs ; 12                                       ;
;         3 data inputs ; 2                                        ;
;     normal            ; 53                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 10                                       ;
;         2 data inputs ; 1                                        ;
;         3 data inputs ; 3                                        ;
;         4 data inputs ; 16                                       ;
;         5 data inputs ; 11                                       ;
;         6 data inputs ; 11                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.50                                     ;
; Average LUT depth     ; 2.80                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition" ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 58                ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 104               ;
;     -- 7 input functions                    ; 0                 ;
;     -- 6 input functions                    ; 11                ;
;     -- 5 input functions                    ; 11                ;
;     -- 4 input functions                    ; 16                ;
;     -- <=3 input functions                  ; 66                ;
;                                             ;                   ;
; Dedicated logic registers                   ; 74                ;
;                                             ;                   ;
; I/O pins                                    ; 30                ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;     -- Total Fixed Point DSP Blocks         ; 0                 ;
;     -- Total Floating Point DSP Blocks      ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; clk               ;
; Maximum fan-out                             ; 63                ;
; Total fan-out                               ; 558               ;
; Average fan-out                             ; 2.68              ;
+---------------------------------------------+-------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 17.1.0 Build 240 10/25/2017 SJ Pro Edition
    Info: Processing started: Thu Dec 07 08:30:12 2017
Info: Command: quartus_syn --read_settings_files=off --write_settings_files=off ECEFINAL -c ECEFINAL
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "ECEFINAL"
Info: Revision = "ECEFINAL"
Info: Analyzing source files
Info: Elaborating from top-level entity "ECEFINAL"
Info (19337): VHDL info at ECEFINAL.vhd(8): executing entity "ECEFINAL" with architecture "beh" File: F:/ECEFINAL/ECEFINAL.vhd Line: 8
Warning (13796): VHDL Process Statement warning at ECEFINAL.vhd(59): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/ECEFINAL/ECEFINAL.vhd Line: 59
Warning (13796): VHDL Process Statement warning at ECEFINAL.vhd(76): signal "hs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/ECEFINAL/ECEFINAL.vhd Line: 76
Warning (16764): VHDL warning at ECEFINAL.vhd(77): incomplete sensitivity list specified; assuming completeness File: F:/ECEFINAL/ECEFINAL.vhd Line: 77
Warning (13228): Verilog HDL or VHDL warning at ECEFINAL.vhd(77): latch inferred for net GRB[2] File: F:/ECEFINAL/ECEFINAL.vhd Line: 77
Warning (13796): VHDL Process Statement warning at ECEFINAL.vhd(82): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/ECEFINAL/ECEFINAL.vhd Line: 82
Warning (13796): VHDL Process Statement warning at ECEFINAL.vhd(94): signal "vs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/ECEFINAL/ECEFINAL.vhd Line: 94
Warning (16764): VHDL warning at ECEFINAL.vhd(95): incomplete sensitivity list specified; assuming completeness File: F:/ECEFINAL/ECEFINAL.vhd Line: 95
Warning (13796): VHDL Process Statement warning at ECEFINAL.vhd(99): signal "vs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/ECEFINAL/ECEFINAL.vhd Line: 99
Warning (16764): VHDL warning at ECEFINAL.vhd(104): incomplete sensitivity list specified; assuming completeness File: F:/ECEFINAL/ECEFINAL.vhd Line: 104
Info: Found 1 design entities
Info: There are 1 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info: found pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "root_partition"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_green_dispaly" is stuck at GND File: F:/ECEFINAL/ECEFINAL.vhd Line: 103
    Warning (13410): Pin "vga_blue_dispaly" is stuck at GND File: F:/ECEFINAL/ECEFINAL.vhd Line: 103
    Warning (13410): Pin "Hex_13" is stuck at GND File: F:/ECEFINAL/ECEFINAL.vhd Line: 179
    Warning (13410): Pin "Hex_12" is stuck at GND File: F:/ECEFINAL/ECEFINAL.vhd Line: 179
    Warning (13410): Pin "Hex_11" is stuck at GND File: F:/ECEFINAL/ECEFINAL.vhd Line: 179
    Warning (13410): Pin "Hex_10" is stuck at GND File: F:/ECEFINAL/ECEFINAL.vhd Line: 179
    Warning (13410): Pin "Hex_08" is stuck at GND File: F:/ECEFINAL/ECEFINAL.vhd Line: 179
    Warning (13410): Pin "Hex_07" is stuck at GND File: F:/ECEFINAL/ECEFINAL.vhd Line: 179
    Warning (13410): Pin "Hex_06" is stuck at GND File: F:/ECEFINAL/ECEFINAL.vhd Line: 179
    Warning (13410): Pin "Hex_05" is stuck at GND File: F:/ECEFINAL/ECEFINAL.vhd Line: 179
    Warning (13410): Pin "Hex_04" is stuck at GND File: F:/ECEFINAL/ECEFINAL.vhd Line: 179
    Warning (13410): Pin "Hex_03" is stuck at GND File: F:/ECEFINAL/ECEFINAL.vhd Line: 179
    Warning (13410): Pin "Hex_01" is stuck at GND File: F:/ECEFINAL/ECEFINAL.vhd Line: 179
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register \vgaclk:i[5] will power up to High File: F:/ECEFINAL/ECEFINAL.vhd Line: 75
    Critical Warning (18010): Register \vgaclk:i[6] will power up to High File: F:/ECEFINAL/ECEFINAL.vhd Line: 75
    Critical Warning (18010): Register \vgahs:k[1] will power up to High File: F:/ECEFINAL/ECEFINAL.vhd Line: 93
Info (21057): Implemented 138 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 108 logic cells
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 900 megabytes
    Info: Processing ended: Thu Dec 07 08:30:17 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


