blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_0,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
Instruction_memory.v,verilog,xil_defaultlib,../../../../tp_final_pipeline.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
