$date
	Wed May 26 00:47:50 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module barrelshifter_tb $end
$var wire 8 ! y [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 3 # amt [2:0] $end
$scope module uut $end
$var wire 8 $ a [7:0] $end
$var wire 3 % amt [2:0] $end
$var reg 8 & y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000111 &
b1 %
b1111 $
b1 #
b1111 "
b10000111 !
$end
#20
b11000011 !
b11000011 &
b10 #
b10 %
#40
b11100001 !
b11100001 &
b11 #
b11 %
#60
b100 #
b100 %
#100
