
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lslogins_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402928 <.init>:
  402928:	stp	x29, x30, [sp, #-16]!
  40292c:	mov	x29, sp
  402930:	bl	404664 <ferror@plt+0x14d4>
  402934:	ldp	x29, x30, [sp], #16
  402938:	ret

Disassembly of section .plt:

0000000000402940 <memcpy@plt-0x20>:
  402940:	stp	x16, x30, [sp, #-16]!
  402944:	adrp	x16, 41c000 <ferror@plt+0x18e70>
  402948:	ldr	x17, [x16, #4088]
  40294c:	add	x16, x16, #0xff8
  402950:	br	x17
  402954:	nop
  402958:	nop
  40295c:	nop

0000000000402960 <memcpy@plt>:
  402960:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402964:	ldr	x17, [x16]
  402968:	add	x16, x16, #0x0
  40296c:	br	x17

0000000000402970 <sd_journal_flush_matches@plt>:
  402970:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402974:	ldr	x17, [x16, #8]
  402978:	add	x16, x16, #0x8
  40297c:	br	x17

0000000000402980 <_exit@plt>:
  402980:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402984:	ldr	x17, [x16, #16]
  402988:	add	x16, x16, #0x10
  40298c:	br	x17

0000000000402990 <sd_journal_seek_tail@plt>:
  402990:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402994:	ldr	x17, [x16, #24]
  402998:	add	x16, x16, #0x18
  40299c:	br	x17

00000000004029a0 <setuid@plt>:
  4029a0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  4029a4:	ldr	x17, [x16, #32]
  4029a8:	add	x16, x16, #0x20
  4029ac:	br	x17

00000000004029b0 <strtok@plt>:
  4029b0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  4029b4:	ldr	x17, [x16, #40]
  4029b8:	add	x16, x16, #0x28
  4029bc:	br	x17

00000000004029c0 <strtoul@plt>:
  4029c0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  4029c4:	ldr	x17, [x16, #48]
  4029c8:	add	x16, x16, #0x30
  4029cc:	br	x17

00000000004029d0 <strlen@plt>:
  4029d0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  4029d4:	ldr	x17, [x16, #56]
  4029d8:	add	x16, x16, #0x38
  4029dc:	br	x17

00000000004029e0 <fputs@plt>:
  4029e0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  4029e4:	ldr	x17, [x16, #64]
  4029e8:	add	x16, x16, #0x40
  4029ec:	br	x17

00000000004029f0 <syslog@plt>:
  4029f0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  4029f4:	ldr	x17, [x16, #72]
  4029f8:	add	x16, x16, #0x48
  4029fc:	br	x17

0000000000402a00 <scols_line_set_data@plt>:
  402a00:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402a04:	ldr	x17, [x16, #80]
  402a08:	add	x16, x16, #0x50
  402a0c:	br	x17

0000000000402a10 <exit@plt>:
  402a10:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402a14:	ldr	x17, [x16, #88]
  402a18:	add	x16, x16, #0x58
  402a1c:	br	x17

0000000000402a20 <dup@plt>:
  402a20:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402a24:	ldr	x17, [x16, #96]
  402a28:	add	x16, x16, #0x60
  402a2c:	br	x17

0000000000402a30 <scols_line_refer_data@plt>:
  402a30:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402a34:	ldr	x17, [x16, #104]
  402a38:	add	x16, x16, #0x68
  402a3c:	br	x17

0000000000402a40 <twalk@plt>:
  402a40:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402a44:	ldr	x17, [x16, #112]
  402a48:	add	x16, x16, #0x70
  402a4c:	br	x17

0000000000402a50 <ulckpwdf@plt>:
  402a50:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402a54:	ldr	x17, [x16, #120]
  402a58:	add	x16, x16, #0x78
  402a5c:	br	x17

0000000000402a60 <getegid@plt>:
  402a60:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402a64:	ldr	x17, [x16, #128]
  402a68:	add	x16, x16, #0x80
  402a6c:	br	x17

0000000000402a70 <strtoll@plt>:
  402a70:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402a74:	ldr	x17, [x16, #136]
  402a78:	add	x16, x16, #0x88
  402a7c:	br	x17

0000000000402a80 <strtod@plt>:
  402a80:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402a84:	ldr	x17, [x16, #144]
  402a88:	add	x16, x16, #0x90
  402a8c:	br	x17

0000000000402a90 <scols_table_enable_noheadings@plt>:
  402a90:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402a94:	ldr	x17, [x16, #152]
  402a98:	add	x16, x16, #0x98
  402a9c:	br	x17

0000000000402aa0 <scols_table_new_column@plt>:
  402aa0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402aa4:	ldr	x17, [x16, #160]
  402aa8:	add	x16, x16, #0xa0
  402aac:	br	x17

0000000000402ab0 <setutxent@plt>:
  402ab0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402ab4:	ldr	x17, [x16, #168]
  402ab8:	add	x16, x16, #0xa8
  402abc:	br	x17

0000000000402ac0 <scols_free_iter@plt>:
  402ac0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402ac4:	ldr	x17, [x16, #176]
  402ac8:	add	x16, x16, #0xb0
  402acc:	br	x17

0000000000402ad0 <localtime_r@plt>:
  402ad0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402ad4:	ldr	x17, [x16, #184]
  402ad8:	add	x16, x16, #0xb8
  402adc:	br	x17

0000000000402ae0 <setenv@plt>:
  402ae0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402ae4:	ldr	x17, [x16, #192]
  402ae8:	add	x16, x16, #0xc0
  402aec:	br	x17

0000000000402af0 <getgrnam@plt>:
  402af0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402af4:	ldr	x17, [x16, #200]
  402af8:	add	x16, x16, #0xc8
  402afc:	br	x17

0000000000402b00 <sprintf@plt>:
  402b00:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402b04:	ldr	x17, [x16, #208]
  402b08:	add	x16, x16, #0xd0
  402b0c:	br	x17

0000000000402b10 <getuid@plt>:
  402b10:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402b14:	ldr	x17, [x16, #216]
  402b18:	add	x16, x16, #0xd8
  402b1c:	br	x17

0000000000402b20 <opendir@plt>:
  402b20:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402b24:	ldr	x17, [x16, #224]
  402b28:	add	x16, x16, #0xe0
  402b2c:	br	x17

0000000000402b30 <strftime@plt>:
  402b30:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402b34:	ldr	x17, [x16, #232]
  402b38:	add	x16, x16, #0xe8
  402b3c:	br	x17

0000000000402b40 <__cxa_atexit@plt>:
  402b40:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402b44:	ldr	x17, [x16, #240]
  402b48:	add	x16, x16, #0xf0
  402b4c:	br	x17

0000000000402b50 <fputc@plt>:
  402b50:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402b54:	ldr	x17, [x16, #248]
  402b58:	add	x16, x16, #0xf8
  402b5c:	br	x17

0000000000402b60 <scols_table_enable_raw@plt>:
  402b60:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402b64:	ldr	x17, [x16, #256]
  402b68:	add	x16, x16, #0x100
  402b6c:	br	x17

0000000000402b70 <scols_table_set_line_separator@plt>:
  402b70:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402b74:	ldr	x17, [x16, #264]
  402b78:	add	x16, x16, #0x108
  402b7c:	br	x17

0000000000402b80 <sd_journal_get_data@plt>:
  402b80:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402b84:	ldr	x17, [x16, #272]
  402b88:	add	x16, x16, #0x110
  402b8c:	br	x17

0000000000402b90 <scols_table_set_column_separator@plt>:
  402b90:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402b94:	ldr	x17, [x16, #280]
  402b98:	add	x16, x16, #0x118
  402b9c:	br	x17

0000000000402ba0 <strptime@plt>:
  402ba0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402ba4:	ldr	x17, [x16, #288]
  402ba8:	add	x16, x16, #0x120
  402bac:	br	x17

0000000000402bb0 <snprintf@plt>:
  402bb0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402bb4:	ldr	x17, [x16, #296]
  402bb8:	add	x16, x16, #0x128
  402bbc:	br	x17

0000000000402bc0 <localeconv@plt>:
  402bc0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402bc4:	ldr	x17, [x16, #304]
  402bc8:	add	x16, x16, #0x130
  402bcc:	br	x17

0000000000402bd0 <sd_journal_open@plt>:
  402bd0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402bd4:	ldr	x17, [x16, #312]
  402bd8:	add	x16, x16, #0x138
  402bdc:	br	x17

0000000000402be0 <fileno@plt>:
  402be0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402be4:	ldr	x17, [x16, #320]
  402be8:	add	x16, x16, #0x140
  402bec:	br	x17

0000000000402bf0 <fclose@plt>:
  402bf0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402bf4:	ldr	x17, [x16, #328]
  402bf8:	add	x16, x16, #0x148
  402bfc:	br	x17

0000000000402c00 <sd_journal_add_match@plt>:
  402c00:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402c04:	ldr	x17, [x16, #336]
  402c08:	add	x16, x16, #0x150
  402c0c:	br	x17

0000000000402c10 <fopen@plt>:
  402c10:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402c14:	ldr	x17, [x16, #344]
  402c18:	add	x16, x16, #0x158
  402c1c:	br	x17

0000000000402c20 <time@plt>:
  402c20:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402c24:	ldr	x17, [x16, #352]
  402c28:	add	x16, x16, #0x160
  402c2c:	br	x17

0000000000402c30 <malloc@plt>:
  402c30:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402c34:	ldr	x17, [x16, #360]
  402c38:	add	x16, x16, #0x168
  402c3c:	br	x17

0000000000402c40 <open@plt>:
  402c40:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402c44:	ldr	x17, [x16, #368]
  402c48:	add	x16, x16, #0x170
  402c4c:	br	x17

0000000000402c50 <__strtol_internal@plt>:
  402c50:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402c54:	ldr	x17, [x16, #376]
  402c58:	add	x16, x16, #0x178
  402c5c:	br	x17

0000000000402c60 <strncmp@plt>:
  402c60:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402c64:	ldr	x17, [x16, #384]
  402c68:	add	x16, x16, #0x180
  402c6c:	br	x17

0000000000402c70 <bindtextdomain@plt>:
  402c70:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402c74:	ldr	x17, [x16, #392]
  402c78:	add	x16, x16, #0x188
  402c7c:	br	x17

0000000000402c80 <__libc_start_main@plt>:
  402c80:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402c84:	ldr	x17, [x16, #400]
  402c88:	add	x16, x16, #0x190
  402c8c:	br	x17

0000000000402c90 <fgetc@plt>:
  402c90:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402c94:	ldr	x17, [x16, #408]
  402c98:	add	x16, x16, #0x198
  402c9c:	br	x17

0000000000402ca0 <sd_journal_previous_skip@plt>:
  402ca0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402ca4:	ldr	x17, [x16, #416]
  402ca8:	add	x16, x16, #0x1a0
  402cac:	br	x17

0000000000402cb0 <memset@plt>:
  402cb0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402cb4:	ldr	x17, [x16, #424]
  402cb8:	add	x16, x16, #0x1a8
  402cbc:	br	x17

0000000000402cc0 <fdopen@plt>:
  402cc0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402cc4:	ldr	x17, [x16, #432]
  402cc8:	add	x16, x16, #0x1b0
  402ccc:	br	x17

0000000000402cd0 <gettimeofday@plt>:
  402cd0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402cd4:	ldr	x17, [x16, #440]
  402cd8:	add	x16, x16, #0x1b8
  402cdc:	br	x17

0000000000402ce0 <getpwnam@plt>:
  402ce0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402ce4:	ldr	x17, [x16, #448]
  402ce8:	add	x16, x16, #0x1c0
  402cec:	br	x17

0000000000402cf0 <gmtime_r@plt>:
  402cf0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402cf4:	ldr	x17, [x16, #456]
  402cf8:	add	x16, x16, #0x1c8
  402cfc:	br	x17

0000000000402d00 <scols_new_table@plt>:
  402d00:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402d04:	ldr	x17, [x16, #464]
  402d08:	add	x16, x16, #0x1d0
  402d0c:	br	x17

0000000000402d10 <scols_table_enable_export@plt>:
  402d10:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402d14:	ldr	x17, [x16, #472]
  402d18:	add	x16, x16, #0x1d8
  402d1c:	br	x17

0000000000402d20 <tsearch@plt>:
  402d20:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402d24:	ldr	x17, [x16, #480]
  402d28:	add	x16, x16, #0x1e0
  402d2c:	br	x17

0000000000402d30 <__strtoul_internal@plt>:
  402d30:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402d34:	ldr	x17, [x16, #488]
  402d38:	add	x16, x16, #0x1e8
  402d3c:	br	x17

0000000000402d40 <getspnam@plt>:
  402d40:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402d44:	ldr	x17, [x16, #496]
  402d48:	add	x16, x16, #0x1f0
  402d4c:	br	x17

0000000000402d50 <calloc@plt>:
  402d50:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402d54:	ldr	x17, [x16, #504]
  402d58:	add	x16, x16, #0x1f8
  402d5c:	br	x17

0000000000402d60 <sd_journal_close@plt>:
  402d60:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402d64:	ldr	x17, [x16, #512]
  402d68:	add	x16, x16, #0x200
  402d6c:	br	x17

0000000000402d70 <strcasecmp@plt>:
  402d70:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402d74:	ldr	x17, [x16, #520]
  402d78:	add	x16, x16, #0x208
  402d7c:	br	x17

0000000000402d80 <readdir@plt>:
  402d80:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402d84:	ldr	x17, [x16, #528]
  402d88:	add	x16, x16, #0x210
  402d8c:	br	x17

0000000000402d90 <realloc@plt>:
  402d90:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402d94:	ldr	x17, [x16, #536]
  402d98:	add	x16, x16, #0x218
  402d9c:	br	x17

0000000000402da0 <lckpwdf@plt>:
  402da0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402da4:	ldr	x17, [x16, #544]
  402da8:	add	x16, x16, #0x220
  402dac:	br	x17

0000000000402db0 <strdup@plt>:
  402db0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402db4:	ldr	x17, [x16, #552]
  402db8:	add	x16, x16, #0x228
  402dbc:	br	x17

0000000000402dc0 <scols_table_new_line@plt>:
  402dc0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402dc4:	ldr	x17, [x16, #560]
  402dc8:	add	x16, x16, #0x230
  402dcc:	br	x17

0000000000402dd0 <closedir@plt>:
  402dd0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402dd4:	ldr	x17, [x16, #568]
  402dd8:	add	x16, x16, #0x238
  402ddc:	br	x17

0000000000402de0 <scols_unref_table@plt>:
  402de0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402de4:	ldr	x17, [x16, #576]
  402de8:	add	x16, x16, #0x240
  402dec:	br	x17

0000000000402df0 <close@plt>:
  402df0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402df4:	ldr	x17, [x16, #584]
  402df8:	add	x16, x16, #0x248
  402dfc:	br	x17

0000000000402e00 <__gmon_start__@plt>:
  402e00:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402e04:	ldr	x17, [x16, #592]
  402e08:	add	x16, x16, #0x250
  402e0c:	br	x17

0000000000402e10 <mktime@plt>:
  402e10:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402e14:	ldr	x17, [x16, #600]
  402e18:	add	x16, x16, #0x258
  402e1c:	br	x17

0000000000402e20 <abort@plt>:
  402e20:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402e24:	ldr	x17, [x16, #608]
  402e28:	add	x16, x16, #0x260
  402e2c:	br	x17

0000000000402e30 <access@plt>:
  402e30:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402e34:	ldr	x17, [x16, #616]
  402e38:	add	x16, x16, #0x268
  402e3c:	br	x17

0000000000402e40 <tdestroy@plt>:
  402e40:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402e44:	ldr	x17, [x16, #624]
  402e48:	add	x16, x16, #0x270
  402e4c:	br	x17

0000000000402e50 <textdomain@plt>:
  402e50:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402e54:	ldr	x17, [x16, #632]
  402e58:	add	x16, x16, #0x278
  402e5c:	br	x17

0000000000402e60 <getopt_long@plt>:
  402e60:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402e64:	ldr	x17, [x16, #640]
  402e68:	add	x16, x16, #0x280
  402e6c:	br	x17

0000000000402e70 <strcmp@plt>:
  402e70:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402e74:	ldr	x17, [x16, #648]
  402e78:	add	x16, x16, #0x288
  402e7c:	br	x17

0000000000402e80 <getpwuid@plt>:
  402e80:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402e84:	ldr	x17, [x16, #656]
  402e88:	add	x16, x16, #0x290
  402e8c:	br	x17

0000000000402e90 <warn@plt>:
  402e90:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402e94:	ldr	x17, [x16, #664]
  402e98:	add	x16, x16, #0x298
  402e9c:	br	x17

0000000000402ea0 <__ctype_b_loc@plt>:
  402ea0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402ea4:	ldr	x17, [x16, #672]
  402ea8:	add	x16, x16, #0x2a0
  402eac:	br	x17

0000000000402eb0 <scols_line_get_cell@plt>:
  402eb0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402eb4:	ldr	x17, [x16, #680]
  402eb8:	add	x16, x16, #0x2a8
  402ebc:	br	x17

0000000000402ec0 <strtol@plt>:
  402ec0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402ec4:	ldr	x17, [x16, #688]
  402ec8:	add	x16, x16, #0x2b0
  402ecc:	br	x17

0000000000402ed0 <scols_table_next_column@plt>:
  402ed0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402ed4:	ldr	x17, [x16, #696]
  402ed8:	add	x16, x16, #0x2b8
  402edc:	br	x17

0000000000402ee0 <utmpxname@plt>:
  402ee0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402ee4:	ldr	x17, [x16, #704]
  402ee8:	add	x16, x16, #0x2c0
  402eec:	br	x17

0000000000402ef0 <setreuid@plt>:
  402ef0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402ef4:	ldr	x17, [x16, #712]
  402ef8:	add	x16, x16, #0x2c8
  402efc:	br	x17

0000000000402f00 <scols_cell_get_data@plt>:
  402f00:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402f04:	ldr	x17, [x16, #720]
  402f08:	add	x16, x16, #0x2d0
  402f0c:	br	x17

0000000000402f10 <free@plt>:
  402f10:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402f14:	ldr	x17, [x16, #728]
  402f18:	add	x16, x16, #0x2d8
  402f1c:	br	x17

0000000000402f20 <sd_journal_next@plt>:
  402f20:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402f24:	ldr	x17, [x16, #736]
  402f28:	add	x16, x16, #0x2e0
  402f2c:	br	x17

0000000000402f30 <endutxent@plt>:
  402f30:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402f34:	ldr	x17, [x16, #744]
  402f38:	add	x16, x16, #0x2e8
  402f3c:	br	x17

0000000000402f40 <sd_journal_get_realtime_usec@plt>:
  402f40:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402f44:	ldr	x17, [x16, #752]
  402f48:	add	x16, x16, #0x2f0
  402f4c:	br	x17

0000000000402f50 <getgrouplist@plt>:
  402f50:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402f54:	ldr	x17, [x16, #760]
  402f58:	add	x16, x16, #0x2f8
  402f5c:	br	x17

0000000000402f60 <strncasecmp@plt>:
  402f60:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402f64:	ldr	x17, [x16, #768]
  402f68:	add	x16, x16, #0x300
  402f6c:	br	x17

0000000000402f70 <nanosleep@plt>:
  402f70:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402f74:	ldr	x17, [x16, #776]
  402f78:	add	x16, x16, #0x308
  402f7c:	br	x17

0000000000402f80 <vasprintf@plt>:
  402f80:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402f84:	ldr	x17, [x16, #784]
  402f88:	add	x16, x16, #0x310
  402f8c:	br	x17

0000000000402f90 <setregid@plt>:
  402f90:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402f94:	ldr	x17, [x16, #792]
  402f98:	add	x16, x16, #0x318
  402f9c:	br	x17

0000000000402fa0 <strndup@plt>:
  402fa0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402fa4:	ldr	x17, [x16, #800]
  402fa8:	add	x16, x16, #0x320
  402fac:	br	x17

0000000000402fb0 <strspn@plt>:
  402fb0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402fb4:	ldr	x17, [x16, #808]
  402fb8:	add	x16, x16, #0x328
  402fbc:	br	x17

0000000000402fc0 <strchr@plt>:
  402fc0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402fc4:	ldr	x17, [x16, #816]
  402fc8:	add	x16, x16, #0x330
  402fcc:	br	x17

0000000000402fd0 <fflush@plt>:
  402fd0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402fd4:	ldr	x17, [x16, #824]
  402fd8:	add	x16, x16, #0x338
  402fdc:	br	x17

0000000000402fe0 <scols_table_get_line@plt>:
  402fe0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402fe4:	ldr	x17, [x16, #832]
  402fe8:	add	x16, x16, #0x340
  402fec:	br	x17

0000000000402ff0 <dirfd@plt>:
  402ff0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  402ff4:	ldr	x17, [x16, #840]
  402ff8:	add	x16, x16, #0x348
  402ffc:	br	x17

0000000000403000 <scols_print_table@plt>:
  403000:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403004:	ldr	x17, [x16, #848]
  403008:	add	x16, x16, #0x350
  40300c:	br	x17

0000000000403010 <warnx@plt>:
  403010:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403014:	ldr	x17, [x16, #856]
  403018:	add	x16, x16, #0x358
  40301c:	br	x17

0000000000403020 <read@plt>:
  403020:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403024:	ldr	x17, [x16, #864]
  403028:	add	x16, x16, #0x360
  40302c:	br	x17

0000000000403030 <getpwent@plt>:
  403030:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403034:	ldr	x17, [x16, #872]
  403038:	add	x16, x16, #0x368
  40303c:	br	x17

0000000000403040 <scols_new_iter@plt>:
  403040:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403044:	ldr	x17, [x16, #880]
  403048:	add	x16, x16, #0x370
  40304c:	br	x17

0000000000403050 <strstr@plt>:
  403050:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403054:	ldr	x17, [x16, #888]
  403058:	add	x16, x16, #0x378
  40305c:	br	x17

0000000000403060 <dcgettext@plt>:
  403060:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403064:	ldr	x17, [x16, #896]
  403068:	add	x16, x16, #0x380
  40306c:	br	x17

0000000000403070 <__isoc99_sscanf@plt>:
  403070:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403074:	ldr	x17, [x16, #904]
  403078:	add	x16, x16, #0x388
  40307c:	br	x17

0000000000403080 <errx@plt>:
  403080:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403084:	ldr	x17, [x16, #912]
  403088:	add	x16, x16, #0x390
  40308c:	br	x17

0000000000403090 <strcspn@plt>:
  403090:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403094:	ldr	x17, [x16, #920]
  403098:	add	x16, x16, #0x398
  40309c:	br	x17

00000000004030a0 <openat@plt>:
  4030a0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  4030a4:	ldr	x17, [x16, #928]
  4030a8:	add	x16, x16, #0x3a0
  4030ac:	br	x17

00000000004030b0 <printf@plt>:
  4030b0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  4030b4:	ldr	x17, [x16, #936]
  4030b8:	add	x16, x16, #0x3a8
  4030bc:	br	x17

00000000004030c0 <__assert_fail@plt>:
  4030c0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  4030c4:	ldr	x17, [x16, #944]
  4030c8:	add	x16, x16, #0x3b0
  4030cc:	br	x17

00000000004030d0 <__errno_location@plt>:
  4030d0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  4030d4:	ldr	x17, [x16, #952]
  4030d8:	add	x16, x16, #0x3b8
  4030dc:	br	x17

00000000004030e0 <__xstat@plt>:
  4030e0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  4030e4:	ldr	x17, [x16, #960]
  4030e8:	add	x16, x16, #0x3c0
  4030ec:	br	x17

00000000004030f0 <getgrgid@plt>:
  4030f0:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  4030f4:	ldr	x17, [x16, #968]
  4030f8:	add	x16, x16, #0x3c8
  4030fc:	br	x17

0000000000403100 <getutxent@plt>:
  403100:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403104:	ldr	x17, [x16, #976]
  403108:	add	x16, x16, #0x3d0
  40310c:	br	x17

0000000000403110 <asctime_r@plt>:
  403110:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403114:	ldr	x17, [x16, #984]
  403118:	add	x16, x16, #0x3d8
  40311c:	br	x17

0000000000403120 <sd_journal_open_directory@plt>:
  403120:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403124:	ldr	x17, [x16, #992]
  403128:	add	x16, x16, #0x3e0
  40312c:	br	x17

0000000000403130 <fprintf@plt>:
  403130:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403134:	ldr	x17, [x16, #1000]
  403138:	add	x16, x16, #0x3e8
  40313c:	br	x17

0000000000403140 <fgets@plt>:
  403140:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403144:	ldr	x17, [x16, #1008]
  403148:	add	x16, x16, #0x3f0
  40314c:	br	x17

0000000000403150 <scols_init_debug@plt>:
  403150:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403154:	ldr	x17, [x16, #1016]
  403158:	add	x16, x16, #0x3f8
  40315c:	br	x17

0000000000403160 <err@plt>:
  403160:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403164:	ldr	x17, [x16, #1024]
  403168:	add	x16, x16, #0x400
  40316c:	br	x17

0000000000403170 <setlocale@plt>:
  403170:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403174:	ldr	x17, [x16, #1032]
  403178:	add	x16, x16, #0x408
  40317c:	br	x17

0000000000403180 <__fxstatat@plt>:
  403180:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403184:	ldr	x17, [x16, #1040]
  403188:	add	x16, x16, #0x410
  40318c:	br	x17

0000000000403190 <ferror@plt>:
  403190:	adrp	x16, 41d000 <ferror@plt+0x19e70>
  403194:	ldr	x17, [x16, #1048]
  403198:	add	x16, x16, #0x418
  40319c:	br	x17

Disassembly of section .text:

00000000004031a0 <.text>:
  4031a0:	stp	x29, x30, [sp, #-256]!
  4031a4:	mov	x29, sp
  4031a8:	stp	x19, x20, [sp, #16]
  4031ac:	stp	x21, x22, [sp, #32]
  4031b0:	mov	w21, w0
  4031b4:	mov	x22, x1
  4031b8:	mov	x0, #0x1                   	// #1
  4031bc:	mov	x1, #0x68                  	// #104
  4031c0:	stp	x23, x24, [sp, #48]
  4031c4:	stp	x25, x26, [sp, #64]
  4031c8:	stp	x27, x28, [sp, #80]
  4031cc:	bl	402d50 <calloc@plt>
  4031d0:	cbnz	x0, 4031e8 <ferror@plt+0x58>
  4031d4:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4031d8:	mov	x2, #0x68                  	// #104
  4031dc:	add	x1, x1, #0x3f8
  4031e0:	mov	w0, #0x1                   	// #1
  4031e4:	bl	403160 <err@plt>
  4031e8:	adrp	x2, 41d000 <ferror@plt+0x19e70>
  4031ec:	mov	x20, x0
  4031f0:	add	x19, x2, #0x468
  4031f4:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4031f8:	mov	w0, #0x6                   	// #6
  4031fc:	add	x1, x1, #0x658
  403200:	stp	xzr, xzr, [sp, #224]
  403204:	adrp	x23, 409000 <ferror@plt+0x5e70>
  403208:	add	x23, x23, #0x610
  40320c:	str	xzr, [sp, #240]
  403210:	str	wzr, [sp, #248]
  403214:	bl	403170 <setlocale@plt>
  403218:	adrp	x1, 409000 <ferror@plt+0x5e70>
  40321c:	add	x1, x1, #0x5f8
  403220:	mov	x0, x23
  403224:	bl	402c70 <bindtextdomain@plt>
  403228:	mov	x0, x23
  40322c:	bl	402e50 <textdomain@plt>
  403230:	adrp	x0, 405000 <ferror@plt+0x1e70>
  403234:	add	x0, x0, #0x158
  403238:	bl	409350 <ferror@plt+0x61c0>
  40323c:	ldr	x0, [x19, #8]
  403240:	mov	w3, #0x1                   	// #1
  403244:	str	w3, [x20, #80]
  403248:	add	x1, x0, #0x1
  40324c:	str	x1, [x19, #8]
  403250:	cmp	x0, #0x35
  403254:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  403258:	add	x2, x19, #0x10
  40325c:	add	x4, x0, #0x2
  403260:	str	x4, [x19, #8]
  403264:	cmp	x1, #0x35
  403268:	str	w3, [x2, x0, lsl #2]
  40326c:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  403270:	adrp	x23, 40a000 <ferror@plt+0x6e70>
  403274:	add	x23, x23, #0x738
  403278:	adrp	x0, 409000 <ferror@plt+0x5e70>
  40327c:	adrp	x24, 409000 <ferror@plt+0x5e70>
  403280:	add	x0, x0, #0x5e8
  403284:	adrp	x26, 40a000 <ferror@plt+0x6e70>
  403288:	add	x25, x23, #0x470
  40328c:	add	x24, x24, #0xde0
  403290:	add	x26, x26, #0x6b8
  403294:	adrp	x3, 409000 <ferror@plt+0x5e70>
  403298:	mov	x27, #0x0                   	// #0
  40329c:	add	x3, x3, #0x5d8
  4032a0:	str	wzr, [x2, x1, lsl #2]
  4032a4:	stp	xzr, xzr, [sp, #104]
  4032a8:	stp	x0, x3, [sp, #120]
  4032ac:	adrp	x0, 409000 <ferror@plt+0x5e70>
  4032b0:	add	x0, x0, #0xd60
  4032b4:	str	x0, [sp, #136]
  4032b8:	mov	x3, x25
  4032bc:	mov	x2, x24
  4032c0:	mov	x1, x22
  4032c4:	mov	w0, w21
  4032c8:	mov	x4, #0x0                   	// #0
  4032cc:	bl	402e60 <getopt_long@plt>
  4032d0:	cmn	w0, #0x1
  4032d4:	b.eq	403878 <ferror@plt+0x6e8>  // b.none
  4032d8:	cmp	w0, #0x46
  4032dc:	b.le	40332c <ferror@plt+0x19c>
  4032e0:	add	x2, sp, #0xe0
  4032e4:	add	x28, x23, #0x770
  4032e8:	mov	w1, #0x47                  	// #71
  4032ec:	nop
  4032f0:	cmp	w0, w1
  4032f4:	mov	x4, x28
  4032f8:	b.lt	403318 <ferror@plt+0x188>  // b.tstop
  4032fc:	cmp	w0, w1
  403300:	b.eq	403370 <ferror@plt+0x1e0>  // b.none
  403304:	ldr	w1, [x4, #4]!
  403308:	cmp	w1, #0x0
  40330c:	ccmp	w0, w1, #0x1, ne  // ne = any
  403310:	b.ge	4032fc <ferror@plt+0x16c>  // b.tcont
  403314:	nop
  403318:	ldr	w1, [x28, #64]!
  40331c:	add	x2, x2, #0x4
  403320:	cmp	w1, #0x0
  403324:	ccmp	w0, w1, #0x1, ne  // ne = any
  403328:	b.ge	4032f0 <ferror@plt+0x160>  // b.tcont
  40332c:	sub	w0, w0, #0x47
  403330:	cmp	w0, #0x3e
  403334:	b.ls	403438 <ferror@plt+0x2a8>  // b.plast
  403338:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  40333c:	mov	w2, #0x5                   	// #5
  403340:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403344:	add	x1, x1, #0xdb8
  403348:	ldr	x19, [x0, #1080]
  40334c:	mov	x0, #0x0                   	// #0
  403350:	bl	403060 <dcgettext@plt>
  403354:	mov	x1, x0
  403358:	adrp	x2, 41d000 <ferror@plt+0x19e70>
  40335c:	mov	x0, x19
  403360:	ldr	x2, [x2, #1112]
  403364:	bl	403130 <fprintf@plt>
  403368:	mov	w0, #0x1                   	// #1
  40336c:	bl	402a10 <exit@plt>
  403370:	ldr	w1, [x2]
  403374:	cbnz	w1, 403394 <ferror@plt+0x204>
  403378:	ldr	w1, [x28, #64]!
  40337c:	add	x2, x2, #0x4
  403380:	stur	w0, [x2, #-4]
  403384:	cmp	w1, #0x0
  403388:	ccmp	w0, w1, #0x1, ne  // ne = any
  40338c:	b.ge	4032f0 <ferror@plt+0x160>  // b.tcont
  403390:	b	40332c <ferror@plt+0x19c>
  403394:	cmp	w0, w1
  403398:	b.eq	403318 <ferror@plt+0x188>  // b.none
  40339c:	adrp	x20, 41d000 <ferror@plt+0x19e70>
  4033a0:	mov	w2, #0x5                   	// #5
  4033a4:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4033a8:	mov	x0, #0x0                   	// #0
  4033ac:	ldr	x19, [x20, #1080]
  4033b0:	add	x1, x1, #0x620
  4033b4:	bl	403060 <dcgettext@plt>
  4033b8:	adrp	x24, 409000 <ferror@plt+0x5e70>
  4033bc:	adrp	x2, 41d000 <ferror@plt+0x19e70>
  4033c0:	adrp	x21, 409000 <ferror@plt+0x5e70>
  4033c4:	add	x24, x24, #0x5c8
  4033c8:	add	x21, x21, #0xed8
  4033cc:	ldr	x2, [x2, #1112]
  4033d0:	mov	x1, x0
  4033d4:	adrp	x22, 409000 <ferror@plt+0x5e70>
  4033d8:	mov	x0, x19
  4033dc:	mov	x19, #0x0                   	// #0
  4033e0:	bl	403130 <fprintf@plt>
  4033e4:	ldr	w4, [x28, x19]
  4033e8:	cbz	w4, 403424 <ferror@plt+0x294>
  4033ec:	mov	x2, x24
  4033f0:	add	x0, x23, #0x470
  4033f4:	b	403400 <ferror@plt+0x270>
  4033f8:	ldr	x2, [x0, #32]!
  4033fc:	cbz	x2, 403f48 <ferror@plt+0xdb8>
  403400:	ldr	w1, [x0, #24]
  403404:	cmp	w4, w1
  403408:	b.ne	4033f8 <ferror@plt+0x268>  // b.any
  40340c:	ldr	x0, [x20, #1080]
  403410:	mov	x1, x21
  403414:	bl	403130 <fprintf@plt>
  403418:	add	x19, x19, #0x4
  40341c:	cmp	x19, #0x3c
  403420:	b.ne	4033e4 <ferror@plt+0x254>  // b.any
  403424:	ldr	x1, [x20, #1080]
  403428:	mov	w0, #0xa                   	// #10
  40342c:	bl	402b50 <fputc@plt>
  403430:	mov	w0, #0x1                   	// #1
  403434:	bl	402a10 <exit@plt>
  403438:	ldrh	w0, [x26, w0, uxtw #1]
  40343c:	adr	x1, 403448 <ferror@plt+0x2b8>
  403440:	add	x0, x1, w0, sxth #2
  403444:	br	x0
  403448:	adrp	x1, 41d000 <ferror@plt+0x19e70>
  40344c:	ldr	x0, [sp, #136]
  403450:	ldr	x28, [x1, #1088]
  403454:	mov	x1, x28
  403458:	bl	402e70 <strcmp@plt>
  40345c:	cbz	w0, 403f1c <ferror@plt+0xd8c>
  403460:	adrp	x0, 409000 <ferror@plt+0x5e70>
  403464:	mov	x1, x28
  403468:	add	x0, x0, #0xd68
  40346c:	bl	402e70 <strcmp@plt>
  403470:	cbz	w0, 404418 <ferror@plt+0x1288>
  403474:	adrp	x0, 409000 <ferror@plt+0x5e70>
  403478:	mov	x1, x28
  40347c:	add	x0, x0, #0xd70
  403480:	bl	402e70 <strcmp@plt>
  403484:	cbz	w0, 404410 <ferror@plt+0x1280>
  403488:	mov	w2, #0x5                   	// #5
  40348c:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403490:	mov	x0, #0x0                   	// #0
  403494:	add	x1, x1, #0xd78
  403498:	bl	403060 <dcgettext@plt>
  40349c:	mov	x1, x0
  4034a0:	mov	x2, x28
  4034a4:	mov	w0, #0x1                   	// #1
  4034a8:	bl	403080 <errx@plt>
  4034ac:	ldrb	w0, [x20, #96]
  4034b0:	orr	w0, w0, #0x8
  4034b4:	strb	w0, [x20, #96]
  4034b8:	b	4032b8 <ferror@plt+0x128>
  4034bc:	ldrb	w0, [x20, #96]
  4034c0:	orr	w0, w0, #0x10
  4034c4:	strb	w0, [x20, #96]
  4034c8:	b	4032b8 <ferror@plt+0x128>
  4034cc:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  4034d0:	ldr	x0, [x0, #1088]
  4034d4:	str	x0, [sp, #128]
  4034d8:	b	4032b8 <ferror@plt+0x128>
  4034dc:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  4034e0:	ldr	x0, [x0, #1088]
  4034e4:	str	x0, [sp, #120]
  4034e8:	b	4032b8 <ferror@plt+0x128>
  4034ec:	mov	w0, #0x5                   	// #5
  4034f0:	str	w0, [x19, #232]
  4034f4:	b	4032b8 <ferror@plt+0x128>
  4034f8:	mov	x1, #0x3e8                 	// #1000
  4034fc:	adrp	x0, 409000 <ferror@plt+0x5e70>
  403500:	add	x0, x0, #0xd50
  403504:	bl	406080 <ferror@plt+0x2ef0>
  403508:	mov	x2, x0
  40350c:	str	w2, [x20, #44]
  403510:	mov	x1, #0xea60                	// #60000
  403514:	adrp	x0, 409000 <ferror@plt+0x5e70>
  403518:	add	x0, x0, #0xd58
  40351c:	bl	406080 <ferror@plt+0x2ef0>
  403520:	str	w0, [x20, #48]
  403524:	ldr	w1, [x19, #256]
  403528:	orr	w1, w1, #0x10
  40352c:	str	w1, [x19, #256]
  403530:	b	4032b8 <ferror@plt+0x128>
  403534:	mov	x1, #0x65                  	// #101
  403538:	adrp	x0, 409000 <ferror@plt+0x5e70>
  40353c:	add	x0, x0, #0xd30
  403540:	bl	406080 <ferror@plt+0x2ef0>
  403544:	mov	x2, x0
  403548:	str	w2, [x20, #52]
  40354c:	mov	x1, #0x3e7                 	// #999
  403550:	adrp	x0, 409000 <ferror@plt+0x5e70>
  403554:	add	x0, x0, #0xd40
  403558:	bl	406080 <ferror@plt+0x2ef0>
  40355c:	str	w0, [x20, #56]
  403560:	ldr	w1, [x19, #256]
  403564:	orr	w1, w1, #0x8
  403568:	str	w1, [x19, #256]
  40356c:	b	4032b8 <ferror@plt+0x128>
  403570:	mov	w0, #0x4                   	// #4
  403574:	str	w0, [x19, #232]
  403578:	b	4032b8 <ferror@plt+0x128>
  40357c:	ldr	x0, [x19, #8]
  403580:	add	x2, x0, #0x1
  403584:	str	x2, [x19, #8]
  403588:	cmp	x0, #0x35
  40358c:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  403590:	add	x1, x19, #0x10
  403594:	add	x3, x0, #0x2
  403598:	mov	w4, #0x7                   	// #7
  40359c:	str	x3, [x19, #8]
  4035a0:	cmp	x2, #0x35
  4035a4:	str	w4, [x1, x0, lsl #2]
  4035a8:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  4035ac:	mov	w4, #0x6                   	// #6
  4035b0:	str	w4, [x1, x2, lsl #2]
  4035b4:	add	x2, x0, #0x3
  4035b8:	str	x2, [x19, #8]
  4035bc:	cmp	x3, #0x35
  4035c0:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  4035c4:	mov	w4, #0x8                   	// #8
  4035c8:	str	w4, [x1, x3, lsl #2]
  4035cc:	add	x3, x0, #0x4
  4035d0:	str	x3, [x19, #8]
  4035d4:	cmp	x2, #0x35
  4035d8:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  4035dc:	mov	w4, #0x5                   	// #5
  4035e0:	str	w4, [x1, x2, lsl #2]
  4035e4:	add	x2, x0, #0x5
  4035e8:	str	x2, [x19, #8]
  4035ec:	cmp	x3, #0x35
  4035f0:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  4035f4:	add	x0, x0, #0x6
  4035f8:	mov	w4, #0x13                  	// #19
  4035fc:	str	w4, [x1, x3, lsl #2]
  403600:	cmp	x2, #0x35
  403604:	str	x0, [x19, #8]
  403608:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  40360c:	mov	w0, #0x9                   	// #9
  403610:	str	w0, [x1, x2, lsl #2]
  403614:	b	4032b8 <ferror@plt+0x128>
  403618:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  40361c:	ldr	x1, [x0, #1088]
  403620:	ldrsb	w2, [x1]
  403624:	cmp	w2, #0x3d
  403628:	b.eq	40384c <ferror@plt+0x6bc>  // b.none
  40362c:	ldr	x0, [x0, #1088]
  403630:	str	x0, [sp, #112]
  403634:	b	4032b8 <ferror@plt+0x128>
  403638:	mov	w0, #0x3                   	// #3
  40363c:	str	w0, [x19, #232]
  403640:	b	4032b8 <ferror@plt+0x128>
  403644:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  403648:	ldr	x0, [x0, #1088]
  40364c:	str	x0, [sp, #104]
  403650:	b	4032b8 <ferror@plt+0x128>
  403654:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  403658:	ldr	x27, [x0, #1088]
  40365c:	b	4032b8 <ferror@plt+0x128>
  403660:	ldr	x0, [x19, #8]
  403664:	add	x1, x0, #0x1
  403668:	str	x1, [x19, #8]
  40366c:	cmp	x0, #0x35
  403670:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  403674:	add	x2, x19, #0x10
  403678:	add	x4, x0, #0x2
  40367c:	mov	w3, #0x11                  	// #17
  403680:	str	x4, [x19, #8]
  403684:	cmp	x1, #0x35
  403688:	str	w3, [x2, x0, lsl #2]
  40368c:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  403690:	mov	w0, #0x12                  	// #18
  403694:	str	w0, [x2, x1, lsl #2]
  403698:	b	4032b8 <ferror@plt+0x128>
  40369c:	mov	w0, #0x2                   	// #2
  4036a0:	str	w0, [x19, #232]
  4036a4:	b	4032b8 <ferror@plt+0x128>
  4036a8:	mov	w0, #0x1                   	// #1
  4036ac:	str	w0, [x19, #232]
  4036b0:	b	4032b8 <ferror@plt+0x128>
  4036b4:	ldr	x0, [x19, #8]
  4036b8:	add	x3, x0, #0x1
  4036bc:	str	x3, [x19, #8]
  4036c0:	cmp	x0, #0x35
  4036c4:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  4036c8:	add	x1, x19, #0x10
  4036cc:	add	x2, x0, #0x2
  4036d0:	mov	w4, #0x14                  	// #20
  4036d4:	str	x2, [x19, #8]
  4036d8:	cmp	x3, #0x35
  4036dc:	str	w4, [x1, x0, lsl #2]
  4036e0:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  4036e4:	mov	w4, #0x16                  	// #22
  4036e8:	str	w4, [x1, x3, lsl #2]
  4036ec:	add	x3, x0, #0x3
  4036f0:	str	x3, [x19, #8]
  4036f4:	cmp	x2, #0x35
  4036f8:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  4036fc:	mov	w4, #0x17                  	// #23
  403700:	str	w4, [x1, x2, lsl #2]
  403704:	add	x2, x0, #0x4
  403708:	str	x2, [x19, #8]
  40370c:	cmp	x3, #0x35
  403710:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  403714:	add	x0, x0, #0x5
  403718:	mov	w4, #0x15                  	// #21
  40371c:	str	w4, [x1, x3, lsl #2]
  403720:	cmp	x2, #0x35
  403724:	str	x0, [x19, #8]
  403728:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  40372c:	mov	w0, #0x18                  	// #24
  403730:	str	w0, [x1, x2, lsl #2]
  403734:	b	4032b8 <ferror@plt+0x128>
  403738:	ldr	x1, [x19, #8]
  40373c:	add	x0, x1, #0x1
  403740:	str	x0, [x19, #8]
  403744:	cmp	x1, #0x35
  403748:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  40374c:	add	x0, x19, #0x10
  403750:	mov	w2, #0x19                  	// #25
  403754:	str	w2, [x0, x1, lsl #2]
  403758:	b	4032b8 <ferror@plt+0x128>
  40375c:	mov	w2, #0x5                   	// #5
  403760:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403764:	mov	x0, #0x0                   	// #0
  403768:	add	x1, x1, #0xd90
  40376c:	bl	403060 <dcgettext@plt>
  403770:	adrp	x1, 41d000 <ferror@plt+0x19e70>
  403774:	adrp	x2, 409000 <ferror@plt+0x5e70>
  403778:	add	x2, x2, #0xda0
  40377c:	ldr	x1, [x1, #1112]
  403780:	bl	4030b0 <printf@plt>
  403784:	mov	w0, #0x0                   	// #0
  403788:	bl	402a10 <exit@plt>
  40378c:	ldr	x0, [x19, #8]
  403790:	add	x3, x0, #0x1
  403794:	str	x3, [x19, #8]
  403798:	cmp	x0, #0x35
  40379c:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  4037a0:	add	x1, x19, #0x10
  4037a4:	add	x2, x0, #0x2
  4037a8:	mov	w4, #0xf                   	// #15
  4037ac:	str	x2, [x19, #8]
  4037b0:	cmp	x3, #0x35
  4037b4:	str	w4, [x1, x0, lsl #2]
  4037b8:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  4037bc:	add	x0, x0, #0x3
  4037c0:	mov	w4, #0x10                  	// #16
  4037c4:	str	w4, [x1, x3, lsl #2]
  4037c8:	cmp	x2, #0x35
  4037cc:	str	x0, [x19, #8]
  4037d0:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  4037d4:	mov	w0, #0xe                   	// #14
  4037d8:	str	w0, [x1, x2, lsl #2]
  4037dc:	b	4032b8 <ferror@plt+0x128>
  4037e0:	ldr	x0, [x19, #8]
  4037e4:	add	x2, x0, #0x1
  4037e8:	str	x2, [x19, #8]
  4037ec:	cmp	x0, #0x35
  4037f0:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  4037f4:	add	x1, x19, #0x10
  4037f8:	add	x3, x0, #0x2
  4037fc:	mov	w4, #0xb                   	// #11
  403800:	str	x3, [x19, #8]
  403804:	cmp	x2, #0x35
  403808:	str	w4, [x1, x0, lsl #2]
  40380c:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  403810:	mov	w4, #0xa                   	// #10
  403814:	str	w4, [x1, x2, lsl #2]
  403818:	add	x2, x0, #0x3
  40381c:	str	x2, [x19, #8]
  403820:	cmp	x3, #0x35
  403824:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  403828:	add	x0, x0, #0x4
  40382c:	mov	w4, #0xd                   	// #13
  403830:	str	w4, [x1, x3, lsl #2]
  403834:	cmp	x2, #0x35
  403838:	str	x0, [x19, #8]
  40383c:	b.hi	40459c <ferror@plt+0x140c>  // b.pmore
  403840:	mov	w0, #0xc                   	// #12
  403844:	str	w0, [x1, x2, lsl #2]
  403848:	b	4032b8 <ferror@plt+0x128>
  40384c:	add	x1, x1, #0x1
  403850:	str	x1, [x0, #1088]
  403854:	b	40362c <ferror@plt+0x49c>
  403858:	add	x1, x19, #0x10
  40385c:	mov	x0, #0x0                   	// #0
  403860:	str	w0, [x1, x0, lsl #2]
  403864:	add	x0, x0, #0x1
  403868:	cmp	x0, #0x1b
  40386c:	b.ne	403860 <ferror@plt+0x6d0>  // b.any
  403870:	str	x0, [x19, #8]
  403874:	b	4032b8 <ferror@plt+0x128>
  403878:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  40387c:	ldr	w0, [x0, #1096]
  403880:	sub	w1, w21, w0
  403884:	cmp	w1, #0x1
  403888:	b.eq	404020 <ferror@plt+0xe90>  // b.none
  40388c:	cmp	w0, w21
  403890:	b.ne	4045d0 <ferror@plt+0x1440>  // b.any
  403894:	mov	w0, #0x0                   	// #0
  403898:	bl	403150 <scols_init_debug@plt>
  40389c:	ldr	w0, [x19, #256]
  4038a0:	and	w1, w0, #0x18
  4038a4:	cmp	w1, #0x18
  4038a8:	b.ne	4038b4 <ferror@plt+0x724>  // b.any
  4038ac:	and	w0, w0, #0xffffffe7
  4038b0:	str	w0, [x19, #256]
  4038b4:	ldr	w0, [x19, #232]
  4038b8:	cmp	w0, #0x6
  4038bc:	b.eq	40404c <ferror@plt+0xebc>  // b.none
  4038c0:	ldr	x1, [x19, #8]
  4038c4:	cmp	x1, #0x2
  4038c8:	b.eq	403ef0 <ferror@plt+0xd60>  // b.none
  4038cc:	ldr	x0, [sp, #112]
  4038d0:	cbz	x0, 4038f4 <ferror@plt+0x764>
  4038d4:	ldr	x0, [sp, #112]
  4038d8:	adrp	x4, 404000 <ferror@plt+0xe70>
  4038dc:	add	x3, x19, #0x8
  4038e0:	add	x4, x4, #0x868
  4038e4:	add	x1, x19, #0x10
  4038e8:	mov	x2, #0x36                  	// #54
  4038ec:	bl	407820 <ferror@plt+0x4690>
  4038f0:	tbnz	w0, #31, 404164 <ferror@plt+0xfd4>
  4038f4:	ldr	x0, [x19, #8]
  4038f8:	cbz	x0, 40398c <ferror@plt+0x7fc>
  4038fc:	add	x3, x19, #0x10
  403900:	mov	x2, #0x0                   	// #0
  403904:	b	403914 <ferror@plt+0x784>
  403908:	add	x2, x2, #0x1
  40390c:	cmp	x2, x0
  403910:	b.cs	403f40 <ferror@plt+0xdb0>  // b.hs, b.nlast
  403914:	ldr	w1, [x3, x2, lsl #2]
  403918:	sub	w1, w1, #0xe
  40391c:	cmp	w1, #0x2
  403920:	b.hi	403908 <ferror@plt+0x778>  // b.pmore
  403924:	ldr	x0, [sp, #120]
  403928:	bl	402ee0 <utmpxname@plt>
  40392c:	tbnz	w0, #31, 404444 <ferror@plt+0x12b4>
  403930:	mov	x1, x20
  403934:	add	x0, x20, #0x8
  403938:	bl	404b58 <ferror@plt+0x19c8>
  40393c:	tbnz	w0, #31, 404420 <ferror@plt+0x1290>
  403940:	ldr	x3, [x19, #8]
  403944:	cbz	x3, 40398c <ferror@plt+0x7fc>
  403948:	add	x2, x19, #0x10
  40394c:	mov	x1, #0x0                   	// #0
  403950:	b	403960 <ferror@plt+0x7d0>
  403954:	add	x1, x1, #0x1
  403958:	cmp	x1, x3
  40395c:	b.cs	40398c <ferror@plt+0x7fc>  // b.hs, b.nlast
  403960:	ldr	w0, [x2, x1, lsl #2]
  403964:	sub	w0, w0, #0x11
  403968:	cmp	w0, #0x1
  40396c:	b.hi	403954 <ferror@plt+0x7c4>  // b.pmore
  403970:	ldr	x0, [sp, #128]
  403974:	bl	402ee0 <utmpxname@plt>
  403978:	tbnz	w0, #31, 404454 <ferror@plt+0x12c4>
  40397c:	add	x1, x20, #0x10
  403980:	add	x0, x20, #0x18
  403984:	bl	404b58 <ferror@plt+0x19c8>
  403988:	tbnz	w0, #31, 4041a4 <ferror@plt+0x1014>
  40398c:	ldr	x0, [sp, #104]
  403990:	orr	x0, x0, x27
  403994:	cbnz	x0, 404078 <ferror@plt+0xee8>
  403998:	ldrb	w0, [x20, #96]
  40399c:	tbnz	w0, #2, 403f88 <ferror@plt+0xdf8>
  4039a0:	adrp	x22, 404000 <ferror@plt+0xe70>
  4039a4:	bl	4030d0 <__errno_location@plt>
  4039a8:	add	x24, x20, #0x20
  4039ac:	mov	x21, x0
  4039b0:	add	x22, x22, #0x720
  4039b4:	str	wzr, [x21]
  4039b8:	mov	x0, x20
  4039bc:	mov	x1, #0x0                   	// #0
  4039c0:	bl	4053b0 <ferror@plt+0x2220>
  4039c4:	cbnz	x0, 403f30 <ferror@plt+0xda0>
  4039c8:	ldr	w0, [x21]
  4039cc:	cmp	w0, #0xb
  4039d0:	b.eq	4039b8 <ferror@plt+0x828>  // b.none
  4039d4:	bl	402d00 <scols_new_table@plt>
  4039d8:	mov	x21, x0
  4039dc:	cbz	x0, 4045a0 <ferror@plt+0x1410>
  4039e0:	ldrb	w1, [x20, #96]
  4039e4:	tbnz	w1, #3, 404464 <ferror@plt+0x12d4>
  4039e8:	ldr	w1, [x19, #232]
  4039ec:	cmp	w1, #0x4
  4039f0:	b.eq	40447c <ferror@plt+0x12ec>  // b.none
  4039f4:	b.gt	403f68 <ferror@plt+0xdd8>
  4039f8:	cmp	w1, #0x2
  4039fc:	b.eq	403a18 <ferror@plt+0x888>  // b.none
  403a00:	cmp	w1, #0x3
  403a04:	b.ne	403ffc <ferror@plt+0xe6c>  // b.any
  403a08:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403a0c:	mov	x0, x21
  403a10:	add	x1, x1, #0x880
  403a14:	bl	402b90 <scols_table_set_column_separator@plt>
  403a18:	mov	x0, x21
  403a1c:	mov	w1, #0x1                   	// #1
  403a20:	bl	402d10 <scols_table_enable_export@plt>
  403a24:	add	x25, x19, #0x10
  403a28:	mov	x22, #0x0                   	// #0
  403a2c:	mov	x24, #0x28                  	// #40
  403a30:	b	403a6c <ferror@plt+0x8dc>
  403a34:	ldrsw	x1, [x25, x22, lsl #2]
  403a38:	mov	x0, x21
  403a3c:	ldrb	w2, [x20, #96]
  403a40:	mul	x1, x1, x24
  403a44:	tst	x2, #0x10
  403a48:	add	x3, x23, x1
  403a4c:	ldr	x1, [x23, x1]
  403a50:	ldr	x2, [x3, #32]
  403a54:	ldr	d0, [x3, #24]
  403a58:	and	w3, w2, #0xfffffffe
  403a5c:	csel	w2, w2, w3, eq  // eq = none
  403a60:	bl	402aa0 <scols_table_new_column@plt>
  403a64:	cbz	x0, 4040a4 <ferror@plt+0xf14>
  403a68:	add	x22, x22, #0x1
  403a6c:	ldr	x0, [x19, #8]
  403a70:	cmp	x22, x0
  403a74:	b.cc	403a34 <ferror@plt+0x8a4>  // b.lo, b.ul, b.last
  403a78:	ldr	x0, [x20, #32]
  403a7c:	adrp	x1, 404000 <ferror@plt+0xe70>
  403a80:	add	x1, x1, #0xdc8
  403a84:	str	x21, [x19]
  403a88:	bl	402a40 <twalk@plt>
  403a8c:	ldr	w0, [x19, #232]
  403a90:	cmp	w0, #0x6
  403a94:	b.eq	4041c8 <ferror@plt+0x1038>  // b.none
  403a98:	ldr	x0, [x19]
  403a9c:	bl	403000 <scols_print_table@plt>
  403aa0:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  403aa4:	mov	x19, #0x0                   	// #0
  403aa8:	ldr	x0, [x0, #1128]
  403aac:	bl	402de0 <scols_unref_table@plt>
  403ab0:	ldr	x0, [x20, #32]
  403ab4:	adrp	x1, 404000 <ferror@plt+0xe70>
  403ab8:	add	x1, x1, #0x740
  403abc:	bl	402e40 <tdestroy@plt>
  403ac0:	ldr	x0, [x20]
  403ac4:	bl	402f10 <free@plt>
  403ac8:	ldr	x0, [x20, #16]
  403acc:	bl	402f10 <free@plt>
  403ad0:	b	403ae0 <ferror@plt+0x950>
  403ad4:	ldr	x0, [x0, x19, lsl #3]
  403ad8:	add	x19, x19, #0x1
  403adc:	bl	402f10 <free@plt>
  403ae0:	ldp	x0, x1, [x20, #64]
  403ae4:	cmp	x19, x1
  403ae8:	b.cc	403ad4 <ferror@plt+0x944>  // b.lo, b.ul, b.last
  403aec:	bl	402f10 <free@plt>
  403af0:	mov	x0, x20
  403af4:	bl	402f10 <free@plt>
  403af8:	mov	w0, #0x0                   	// #0
  403afc:	ldp	x19, x20, [sp, #16]
  403b00:	ldp	x21, x22, [sp, #32]
  403b04:	ldp	x23, x24, [sp, #48]
  403b08:	ldp	x25, x26, [sp, #64]
  403b0c:	ldp	x27, x28, [sp, #80]
  403b10:	ldp	x29, x30, [sp], #256
  403b14:	ret
  403b18:	adrp	x3, 41d000 <ferror@plt+0x19e70>
  403b1c:	mov	w2, #0x5                   	// #5
  403b20:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403b24:	mov	x0, #0x0                   	// #0
  403b28:	ldr	x19, [x3, #1104]
  403b2c:	add	x1, x1, #0x650
  403b30:	bl	403060 <dcgettext@plt>
  403b34:	adrp	x22, 409000 <ferror@plt+0x5e70>
  403b38:	mov	x1, x19
  403b3c:	bl	4029e0 <fputs@plt>
  403b40:	mov	w2, #0x5                   	// #5
  403b44:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403b48:	mov	x0, #0x0                   	// #0
  403b4c:	add	x1, x1, #0x660
  403b50:	bl	403060 <dcgettext@plt>
  403b54:	mov	x1, x0
  403b58:	adrp	x2, 41d000 <ferror@plt+0x19e70>
  403b5c:	mov	x0, x19
  403b60:	add	x22, x22, #0xcf0
  403b64:	mov	x20, #0x0                   	// #0
  403b68:	ldr	x2, [x2, #1112]
  403b6c:	bl	403130 <fprintf@plt>
  403b70:	mov	x1, x19
  403b74:	mov	w0, #0xa                   	// #10
  403b78:	bl	402b50 <fputc@plt>
  403b7c:	mov	w2, #0x5                   	// #5
  403b80:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403b84:	mov	x0, #0x0                   	// #0
  403b88:	add	x1, x1, #0x680
  403b8c:	bl	403060 <dcgettext@plt>
  403b90:	mov	x1, x19
  403b94:	bl	4029e0 <fputs@plt>
  403b98:	mov	w2, #0x5                   	// #5
  403b9c:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403ba0:	mov	x0, #0x0                   	// #0
  403ba4:	add	x1, x1, #0x6b8
  403ba8:	bl	403060 <dcgettext@plt>
  403bac:	mov	x1, x19
  403bb0:	bl	4029e0 <fputs@plt>
  403bb4:	mov	w2, #0x5                   	// #5
  403bb8:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403bbc:	mov	x0, #0x0                   	// #0
  403bc0:	add	x1, x1, #0x6c8
  403bc4:	bl	403060 <dcgettext@plt>
  403bc8:	mov	x1, x19
  403bcc:	bl	4029e0 <fputs@plt>
  403bd0:	mov	w2, #0x5                   	// #5
  403bd4:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403bd8:	mov	x0, #0x0                   	// #0
  403bdc:	add	x1, x1, #0x710
  403be0:	bl	403060 <dcgettext@plt>
  403be4:	mov	x1, x19
  403be8:	bl	4029e0 <fputs@plt>
  403bec:	mov	w2, #0x5                   	// #5
  403bf0:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403bf4:	mov	x0, #0x0                   	// #0
  403bf8:	add	x1, x1, #0x760
  403bfc:	bl	403060 <dcgettext@plt>
  403c00:	mov	x1, x19
  403c04:	bl	4029e0 <fputs@plt>
  403c08:	mov	w2, #0x5                   	// #5
  403c0c:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403c10:	mov	x0, #0x0                   	// #0
  403c14:	add	x1, x1, #0x7a8
  403c18:	bl	403060 <dcgettext@plt>
  403c1c:	mov	x1, x19
  403c20:	bl	4029e0 <fputs@plt>
  403c24:	mov	w2, #0x5                   	// #5
  403c28:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403c2c:	mov	x0, #0x0                   	// #0
  403c30:	add	x1, x1, #0x7f8
  403c34:	bl	403060 <dcgettext@plt>
  403c38:	mov	x1, x19
  403c3c:	bl	4029e0 <fputs@plt>
  403c40:	mov	w2, #0x5                   	// #5
  403c44:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403c48:	mov	x0, #0x0                   	// #0
  403c4c:	add	x1, x1, #0x838
  403c50:	bl	403060 <dcgettext@plt>
  403c54:	mov	x1, x19
  403c58:	bl	4029e0 <fputs@plt>
  403c5c:	mov	w2, #0x5                   	// #5
  403c60:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403c64:	mov	x0, #0x0                   	// #0
  403c68:	add	x1, x1, #0x888
  403c6c:	bl	403060 <dcgettext@plt>
  403c70:	mov	x1, x19
  403c74:	bl	4029e0 <fputs@plt>
  403c78:	mov	w2, #0x5                   	// #5
  403c7c:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403c80:	mov	x0, #0x0                   	// #0
  403c84:	add	x1, x1, #0x8d8
  403c88:	bl	403060 <dcgettext@plt>
  403c8c:	mov	x1, x19
  403c90:	bl	4029e0 <fputs@plt>
  403c94:	mov	w2, #0x5                   	// #5
  403c98:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403c9c:	mov	x0, #0x0                   	// #0
  403ca0:	add	x1, x1, #0x918
  403ca4:	bl	403060 <dcgettext@plt>
  403ca8:	mov	x1, x19
  403cac:	bl	4029e0 <fputs@plt>
  403cb0:	mov	w2, #0x5                   	// #5
  403cb4:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403cb8:	mov	x0, #0x0                   	// #0
  403cbc:	add	x1, x1, #0x968
  403cc0:	bl	403060 <dcgettext@plt>
  403cc4:	mov	x1, x19
  403cc8:	bl	4029e0 <fputs@plt>
  403ccc:	mov	w2, #0x5                   	// #5
  403cd0:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403cd4:	mov	x0, #0x0                   	// #0
  403cd8:	add	x1, x1, #0x998
  403cdc:	bl	403060 <dcgettext@plt>
  403ce0:	mov	x1, x19
  403ce4:	bl	4029e0 <fputs@plt>
  403ce8:	mov	w2, #0x5                   	// #5
  403cec:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403cf0:	mov	x0, #0x0                   	// #0
  403cf4:	add	x1, x1, #0x9d0
  403cf8:	bl	403060 <dcgettext@plt>
  403cfc:	mov	x1, x19
  403d00:	bl	4029e0 <fputs@plt>
  403d04:	mov	w2, #0x5                   	// #5
  403d08:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403d0c:	mov	x0, #0x0                   	// #0
  403d10:	add	x1, x1, #0xa08
  403d14:	bl	403060 <dcgettext@plt>
  403d18:	mov	x1, x19
  403d1c:	bl	4029e0 <fputs@plt>
  403d20:	mov	w2, #0x5                   	// #5
  403d24:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403d28:	mov	x0, #0x0                   	// #0
  403d2c:	add	x1, x1, #0xa38
  403d30:	bl	403060 <dcgettext@plt>
  403d34:	mov	x1, x19
  403d38:	bl	4029e0 <fputs@plt>
  403d3c:	mov	w2, #0x5                   	// #5
  403d40:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403d44:	mov	x0, #0x0                   	// #0
  403d48:	add	x1, x1, #0xa88
  403d4c:	bl	403060 <dcgettext@plt>
  403d50:	mov	x1, x19
  403d54:	bl	4029e0 <fputs@plt>
  403d58:	mov	w2, #0x5                   	// #5
  403d5c:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403d60:	mov	x0, #0x0                   	// #0
  403d64:	add	x1, x1, #0xab8
  403d68:	bl	403060 <dcgettext@plt>
  403d6c:	mov	x1, x19
  403d70:	bl	4029e0 <fputs@plt>
  403d74:	mov	w2, #0x5                   	// #5
  403d78:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403d7c:	mov	x0, #0x0                   	// #0
  403d80:	add	x1, x1, #0xaf0
  403d84:	bl	403060 <dcgettext@plt>
  403d88:	mov	x1, x19
  403d8c:	bl	4029e0 <fputs@plt>
  403d90:	mov	w2, #0x5                   	// #5
  403d94:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403d98:	mov	x0, #0x0                   	// #0
  403d9c:	add	x1, x1, #0xb38
  403da0:	bl	403060 <dcgettext@plt>
  403da4:	mov	x1, x19
  403da8:	bl	4029e0 <fputs@plt>
  403dac:	mov	w2, #0x5                   	// #5
  403db0:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403db4:	mov	x0, #0x0                   	// #0
  403db8:	add	x1, x1, #0xb70
  403dbc:	bl	403060 <dcgettext@plt>
  403dc0:	mov	x1, x19
  403dc4:	bl	4029e0 <fputs@plt>
  403dc8:	mov	w2, #0x5                   	// #5
  403dcc:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403dd0:	mov	x0, #0x0                   	// #0
  403dd4:	add	x1, x1, #0xba8
  403dd8:	bl	403060 <dcgettext@plt>
  403ddc:	mov	x1, x19
  403de0:	bl	4029e0 <fputs@plt>
  403de4:	mov	w2, #0x5                   	// #5
  403de8:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403dec:	mov	x0, #0x0                   	// #0
  403df0:	add	x1, x1, #0xbf0
  403df4:	bl	403060 <dcgettext@plt>
  403df8:	mov	x1, x19
  403dfc:	bl	4029e0 <fputs@plt>
  403e00:	mov	w2, #0x5                   	// #5
  403e04:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403e08:	mov	x0, #0x0                   	// #0
  403e0c:	add	x1, x1, #0xc30
  403e10:	bl	403060 <dcgettext@plt>
  403e14:	mov	x1, x19
  403e18:	bl	4029e0 <fputs@plt>
  403e1c:	mov	x1, x19
  403e20:	mov	w0, #0xa                   	// #10
  403e24:	bl	402b50 <fputc@plt>
  403e28:	mov	w2, #0x5                   	// #5
  403e2c:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403e30:	mov	x0, #0x0                   	// #0
  403e34:	add	x1, x1, #0xc70
  403e38:	bl	403060 <dcgettext@plt>
  403e3c:	mov	x21, x0
  403e40:	mov	w2, #0x5                   	// #5
  403e44:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403e48:	mov	x0, #0x0                   	// #0
  403e4c:	add	x1, x1, #0xc88
  403e50:	bl	403060 <dcgettext@plt>
  403e54:	mov	x4, x0
  403e58:	adrp	x3, 409000 <ferror@plt+0x5e70>
  403e5c:	add	x3, x3, #0xc98
  403e60:	mov	x2, x21
  403e64:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403e68:	adrp	x0, 409000 <ferror@plt+0x5e70>
  403e6c:	add	x1, x1, #0xca8
  403e70:	add	x0, x0, #0xcb8
  403e74:	bl	4030b0 <printf@plt>
  403e78:	mov	w2, #0x5                   	// #5
  403e7c:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403e80:	mov	x0, #0x0                   	// #0
  403e84:	add	x1, x1, #0xcd0
  403e88:	bl	403060 <dcgettext@plt>
  403e8c:	mov	x1, x19
  403e90:	bl	4029e0 <fputs@plt>
  403e94:	ldp	x21, x1, [x23]
  403e98:	mov	w2, #0x5                   	// #5
  403e9c:	mov	x0, #0x0                   	// #0
  403ea0:	add	x20, x20, #0x1
  403ea4:	add	x23, x23, #0x28
  403ea8:	bl	403060 <dcgettext@plt>
  403eac:	mov	x3, x0
  403eb0:	mov	x2, x21
  403eb4:	mov	x1, x22
  403eb8:	mov	x0, x19
  403ebc:	bl	403130 <fprintf@plt>
  403ec0:	cmp	x20, #0x1b
  403ec4:	b.ne	403e94 <ferror@plt+0xd04>  // b.any
  403ec8:	mov	w2, #0x5                   	// #5
  403ecc:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403ed0:	mov	x0, #0x0                   	// #0
  403ed4:	add	x1, x1, #0xd00
  403ed8:	bl	403060 <dcgettext@plt>
  403edc:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403ee0:	add	x1, x1, #0xd20
  403ee4:	bl	4030b0 <printf@plt>
  403ee8:	mov	w0, #0x0                   	// #0
  403eec:	bl	402a10 <exit@plt>
  403ef0:	str	w1, [x19, #40]
  403ef4:	mov	x4, #0x1a                  	// #26
  403ef8:	ldr	x1, [sp, #112]
  403efc:	mov	x3, #0x8                   	// #8
  403f00:	movk	x4, #0x6, lsl #32
  403f04:	movk	x3, #0xe, lsl #32
  403f08:	mov	x0, #0x7                   	// #7
  403f0c:	str	x0, [x19, #8]
  403f10:	stp	x4, x3, [x19, #24]
  403f14:	cbnz	x1, 4038d4 <ferror@plt+0x744>
  403f18:	b	4038fc <ferror@plt+0x76c>
  403f1c:	mov	x0, #0x0                   	// #0
  403f20:	add	x0, x23, x0, lsl #4
  403f24:	ldr	w0, [x0, #2360]
  403f28:	str	w0, [x20, #80]
  403f2c:	b	4032b8 <ferror@plt+0x128>
  403f30:	mov	x2, x22
  403f34:	mov	x1, x24
  403f38:	bl	402d20 <tsearch@plt>
  403f3c:	b	4039b4 <ferror@plt+0x824>
  403f40:	ldr	x3, [x19, #8]
  403f44:	b	403948 <ferror@plt+0x7b8>
  403f48:	sub	w0, w4, #0x21
  403f4c:	cmp	w0, #0x5d
  403f50:	b.hi	403418 <ferror@plt+0x288>  // b.pmore
  403f54:	ldr	x0, [x20, #1080]
  403f58:	mov	w2, w4
  403f5c:	add	x1, x22, #0x648
  403f60:	bl	403130 <fprintf@plt>
  403f64:	b	403418 <ferror@plt+0x288>
  403f68:	cmp	w1, #0x5
  403f6c:	b.eq	404470 <ferror@plt+0x12e0>  // b.none
  403f70:	cmp	w1, #0x6
  403f74:	b.ne	403a24 <ferror@plt+0x894>  // b.any
  403f78:	mov	x0, x21
  403f7c:	mov	w1, #0x1                   	// #1
  403f80:	bl	402a90 <scols_table_enable_noheadings@plt>
  403f84:	b	403a24 <ferror@plt+0x894>
  403f88:	adrp	x24, 404000 <ferror@plt+0xe70>
  403f8c:	add	x25, x20, #0x20
  403f90:	add	x24, x24, #0x720
  403f94:	mov	x21, #0x0                   	// #0
  403f98:	ldr	x0, [x20, #72]
  403f9c:	cmp	x21, x0
  403fa0:	b.cs	4039d4 <ferror@plt+0x844>  // b.hs, b.nlast
  403fa4:	ldr	x1, [x20, #64]
  403fa8:	lsl	x22, x21, #3
  403fac:	mov	x0, x20
  403fb0:	ldr	x1, [x1, x22]
  403fb4:	bl	4053b0 <ferror@plt+0x2220>
  403fb8:	cbz	x0, 403fd0 <ferror@plt+0xe40>
  403fbc:	mov	x2, x24
  403fc0:	mov	x1, x25
  403fc4:	bl	402d20 <tsearch@plt>
  403fc8:	add	x21, x21, #0x1
  403fcc:	b	403f98 <ferror@plt+0xe08>
  403fd0:	ldrb	w1, [x20, #96]
  403fd4:	tbz	w1, #1, 403fc8 <ferror@plt+0xe38>
  403fd8:	mov	w2, #0x5                   	// #5
  403fdc:	adrp	x1, 409000 <ferror@plt+0x5e70>
  403fe0:	add	x1, x1, #0xe40
  403fe4:	bl	403060 <dcgettext@plt>
  403fe8:	ldr	x1, [x20, #64]
  403fec:	ldr	x1, [x1, x22]
  403ff0:	bl	403010 <warnx@plt>
  403ff4:	mov	w0, #0x1                   	// #1
  403ff8:	b	403afc <ferror@plt+0x96c>
  403ffc:	cmp	w1, #0x1
  404000:	b.ne	403a24 <ferror@plt+0x894>  // b.any
  404004:	mov	x0, x21
  404008:	bl	402b60 <scols_table_enable_raw@plt>
  40400c:	mov	x0, x21
  404010:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404014:	add	x1, x1, #0x640
  404018:	bl	402b90 <scols_table_set_column_separator@plt>
  40401c:	b	403a24 <ferror@plt+0x894>
  404020:	ldr	x0, [x22, w0, sxtw #3]
  404024:	mov	w1, #0x2c                  	// #44
  404028:	str	x0, [sp, #104]
  40402c:	bl	402fc0 <strchr@plt>
  404030:	cbnz	x0, 4045d0 <ferror@plt+0x1440>
  404034:	ldrb	w0, [x20, #96]
  404038:	mov	w1, #0x6                   	// #6
  40403c:	str	w1, [x19, #232]
  404040:	orr	w0, w0, #0x2
  404044:	strb	w0, [x20, #96]
  404048:	b	403894 <ferror@plt+0x704>
  40404c:	add	x1, x19, #0x10
  404050:	mov	x0, #0x0                   	// #0
  404054:	nop
  404058:	str	w0, [x1, x0, lsl #2]
  40405c:	add	x0, x0, #0x1
  404060:	cmp	x0, #0x1b
  404064:	b.ne	404058 <ferror@plt+0xec8>  // b.any
  404068:	ldr	x1, [sp, #112]
  40406c:	str	x0, [x19, #8]
  404070:	cbnz	x1, 4038d4 <ferror@plt+0x744>
  404074:	b	4038fc <ferror@plt+0x76c>
  404078:	mov	x2, #0x20                  	// #32
  40407c:	str	x2, [x20, #72]
  404080:	mov	x1, #0x100                 	// #256
  404084:	mov	x0, #0x1                   	// #1
  404088:	bl	402d50 <calloc@plt>
  40408c:	cbnz	x0, 4040b8 <ferror@plt+0xf28>
  404090:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404094:	mov	x2, #0x100                 	// #256
  404098:	add	x1, x1, #0x3f8
  40409c:	mov	w0, #0x1                   	// #1
  4040a0:	bl	403160 <err@plt>
  4040a4:	mov	x0, x21
  4040a8:	bl	402de0 <scols_unref_table@plt>
  4040ac:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  4040b0:	str	xzr, [x0, #1128]
  4040b4:	b	403aa0 <ferror@plt+0x910>
  4040b8:	str	x0, [x20, #64]
  4040bc:	adrp	x22, 409000 <ferror@plt+0x5e70>
  4040c0:	ldr	x0, [sp, #104]
  4040c4:	cbz	x0, 404578 <ferror@plt+0x13e8>
  4040c8:	add	x22, x22, #0xe38
  4040cc:	mov	x21, #0x0                   	// #0
  4040d0:	b	4040dc <ferror@plt+0xf4c>
  4040d4:	mov	x21, x25
  4040d8:	str	xzr, [sp, #104]
  4040dc:	ldr	x0, [sp, #104]
  4040e0:	mov	x1, x22
  4040e4:	bl	4029b0 <strtok@plt>
  4040e8:	mov	x24, x0
  4040ec:	cbz	x0, 40448c <ferror@plt+0x12fc>
  4040f0:	ldrsb	w1, [x24]
  4040f4:	cbz	w1, 404110 <ferror@plt+0xf80>
  4040f8:	add	x1, sp, #0xd8
  4040fc:	mov	w2, #0x0                   	// #0
  404100:	bl	4029c0 <strtoul@plt>
  404104:	ldr	x1, [sp, #216]
  404108:	ldrsb	w1, [x1]
  40410c:	cbz	w1, 40416c <ferror@plt+0xfdc>
  404110:	ldr	x26, [x20, #64]
  404114:	add	x25, x21, #0x1
  404118:	add	x21, x26, x21, lsl #3
  40411c:	mov	x0, x24
  404120:	bl	402db0 <strdup@plt>
  404124:	cbz	x0, 4045f0 <ferror@plt+0x1460>
  404128:	ldr	x1, [x20, #72]
  40412c:	str	x0, [x21]
  404130:	cmp	x1, x25
  404134:	b.ne	4040d4 <ferror@plt+0xf44>  // b.any
  404138:	add	x21, x25, #0x20
  40413c:	str	x21, [x20, #72]
  404140:	mov	x0, x26
  404144:	lsl	x21, x21, #3
  404148:	mov	x1, x21
  40414c:	bl	402d90 <realloc@plt>
  404150:	cmp	x0, #0x0
  404154:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  404158:	b.ne	4045bc <ferror@plt+0x142c>  // b.any
  40415c:	str	x0, [x20, #64]
  404160:	b	4040d4 <ferror@plt+0xf44>
  404164:	mov	w0, #0x1                   	// #1
  404168:	b	403afc <ferror@plt+0x96c>
  40416c:	bl	402e80 <getpwuid@plt>
  404170:	cbz	x0, 404594 <ferror@plt+0x1404>
  404174:	ldr	x24, [x0]
  404178:	add	x25, x21, #0x1
  40417c:	ldr	x26, [x20, #64]
  404180:	add	x21, x26, x21, lsl #3
  404184:	cbnz	x24, 40411c <ferror@plt+0xf8c>
  404188:	adrp	x1, 409000 <ferror@plt+0x5e70>
  40418c:	adrp	x0, 409000 <ferror@plt+0x5e70>
  404190:	add	x3, x23, #0x468
  404194:	add	x1, x1, #0x528
  404198:	add	x0, x0, #0x540
  40419c:	mov	w2, #0x4a                  	// #74
  4041a0:	bl	4030c0 <__assert_fail@plt>
  4041a4:	bl	4030d0 <__errno_location@plt>
  4041a8:	ldr	w0, [x0]
  4041ac:	cmp	w0, #0xd
  4041b0:	b.eq	40398c <ferror@plt+0x7fc>  // b.none
  4041b4:	ldr	x2, [sp, #128]
  4041b8:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4041bc:	mov	w0, #0x1                   	// #1
  4041c0:	add	x1, x1, #0x3b8
  4041c4:	bl	403160 <err@plt>
  4041c8:	ldr	x25, [x19], #16
  4041cc:	mov	w0, #0x0                   	// #0
  4041d0:	bl	403040 <scols_new_iter@plt>
  4041d4:	mov	x24, x0
  4041d8:	mov	x1, #0x0                   	// #0
  4041dc:	mov	x0, x25
  4041e0:	bl	402fe0 <scols_table_get_line@plt>
  4041e4:	adrp	x27, 409000 <ferror@plt+0x5e70>
  4041e8:	mov	x22, x0
  4041ec:	mov	x21, #0x0                   	// #0
  4041f0:	add	x0, x27, #0xe78
  4041f4:	mov	x26, #0x28                  	// #40
  4041f8:	str	x0, [sp, #112]
  4041fc:	add	x2, sp, #0xd8
  404200:	mov	x1, x24
  404204:	mov	x0, x25
  404208:	bl	402ed0 <scols_table_next_column@plt>
  40420c:	cbnz	w0, 404274 <ferror@plt+0x10e4>
  404210:	mov	x1, x21
  404214:	mov	x0, x22
  404218:	bl	402eb0 <scols_line_get_cell@plt>
  40421c:	mov	x27, x0
  404220:	ldrsw	x1, [x19, x21, lsl #2]
  404224:	mov	w2, #0x5                   	// #5
  404228:	mov	x0, #0x0                   	// #0
  40422c:	madd	x1, x1, x26, x23
  404230:	ldr	x1, [x1, #16]
  404234:	bl	403060 <dcgettext@plt>
  404238:	mov	x28, x0
  40423c:	mov	x0, x27
  404240:	bl	402f00 <scols_cell_get_data@plt>
  404244:	str	x0, [sp, #104]
  404248:	cbz	x0, 40426c <ferror@plt+0x10dc>
  40424c:	mov	x0, x28
  404250:	bl	4029d0 <strlen@plt>
  404254:	mov	w2, #0x23                  	// #35
  404258:	sub	w2, w2, w0
  40425c:	ldp	x4, x0, [sp, #104]
  404260:	mov	x1, x28
  404264:	mov	w3, #0x20                  	// #32
  404268:	bl	4030b0 <printf@plt>
  40426c:	add	x21, x21, #0x1
  404270:	b	4041fc <ferror@plt+0x106c>
  404274:	adrp	x22, 41d000 <ferror@plt+0x19e70>
  404278:	mov	x0, x24
  40427c:	bl	402ac0 <scols_free_iter@plt>
  404280:	ldr	x19, [x22, #1104]
  404284:	mov	w2, #0x5                   	// #5
  404288:	adrp	x1, 409000 <ferror@plt+0x5e70>
  40428c:	mov	x0, #0x0                   	// #0
  404290:	add	x1, x1, #0xe88
  404294:	bl	403060 <dcgettext@plt>
  404298:	mov	x1, x0
  40429c:	mov	x0, x19
  4042a0:	bl	403130 <fprintf@plt>
  4042a4:	ldr	w19, [x20, #40]
  4042a8:	ldr	x1, [x20, #88]
  4042ac:	ldr	w24, [x20, #80]
  4042b0:	cbz	x1, 404584 <ferror@plt+0x13f4>
  4042b4:	add	x0, sp, #0x98
  4042b8:	mov	w2, #0x0                   	// #0
  4042bc:	bl	403120 <sd_journal_open_directory@plt>
  4042c0:	mov	w2, w19
  4042c4:	add	x0, sp, #0xa0
  4042c8:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4042cc:	add	x1, x1, #0xe98
  4042d0:	bl	4047e0 <ferror@plt+0x1650>
  4042d4:	adrp	x21, 409000 <ferror@plt+0x5e70>
  4042d8:	ldp	x0, x1, [sp, #152]
  4042dc:	mov	x2, #0x0                   	// #0
  4042e0:	add	x21, x21, #0xea0
  4042e4:	adrp	x23, 409000 <ferror@plt+0x5e70>
  4042e8:	add	x23, x23, #0xeb8
  4042ec:	bl	402c00 <sd_journal_add_match@plt>
  4042f0:	ldr	x0, [sp, #152]
  4042f4:	bl	402990 <sd_journal_seek_tail@plt>
  4042f8:	ldr	x0, [sp, #152]
  4042fc:	mov	x1, #0x3                   	// #3
  404300:	bl	402ca0 <sd_journal_previous_skip@plt>
  404304:	b	4043d0 <ferror@plt+0x1240>
  404308:	ldr	x0, [sp, #152]
  40430c:	add	x3, sp, #0xd0
  404310:	add	x2, sp, #0xb8
  404314:	mov	x1, x23
  404318:	bl	402b80 <sd_journal_get_data@plt>
  40431c:	tbnz	w0, #31, 4043e8 <ferror@plt+0x1258>
  404320:	ldr	x0, [sp, #152]
  404324:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404328:	add	x3, sp, #0xd8
  40432c:	add	x1, x1, #0xec0
  404330:	add	x2, sp, #0xc0
  404334:	bl	402b80 <sd_journal_get_data@plt>
  404338:	tbnz	w0, #31, 4043e8 <ferror@plt+0x1258>
  40433c:	ldr	x0, [sp, #152]
  404340:	add	x1, sp, #0xa8
  404344:	bl	402f40 <sd_journal_get_realtime_usec@plt>
  404348:	ldr	x2, [sp, #168]
  40434c:	mov	x1, #0x4240                	// #16960
  404350:	movk	x1, #0xf, lsl #16
  404354:	mov	w0, w24
  404358:	udiv	x1, x2, x1
  40435c:	bl	405260 <ferror@plt+0x20d0>
  404360:	mov	x19, x0
  404364:	ldr	x0, [sp, #176]
  404368:	mov	w1, #0x3d                  	// #61
  40436c:	bl	402fc0 <strchr@plt>
  404370:	add	x25, x0, #0x1
  404374:	ldr	x0, [sp, #184]
  404378:	mov	w1, #0x3d                  	// #61
  40437c:	str	x25, [sp, #176]
  404380:	bl	402fc0 <strchr@plt>
  404384:	add	x26, x0, #0x1
  404388:	ldr	x0, [sp, #192]
  40438c:	mov	w1, #0x3d                  	// #61
  404390:	str	x26, [sp, #184]
  404394:	bl	402fc0 <strchr@plt>
  404398:	add	x5, x0, #0x1
  40439c:	ldr	x0, [x22, #1104]
  4043a0:	mov	x4, x26
  4043a4:	mov	x3, x25
  4043a8:	mov	x2, x19
  4043ac:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4043b0:	add	x1, x1, #0xec8
  4043b4:	str	x5, [sp, #192]
  4043b8:	bl	403130 <fprintf@plt>
  4043bc:	mov	x0, x19
  4043c0:	bl	402f10 <free@plt>
  4043c4:	ldr	x0, [sp, #152]
  4043c8:	bl	402f20 <sd_journal_next@plt>
  4043cc:	cbz	w0, 4043e8 <ferror@plt+0x1258>
  4043d0:	ldr	x0, [sp, #152]
  4043d4:	add	x3, sp, #0xc8
  4043d8:	add	x2, sp, #0xb0
  4043dc:	mov	x1, x21
  4043e0:	bl	402b80 <sd_journal_get_data@plt>
  4043e4:	tbz	w0, #31, 404308 <ferror@plt+0x1178>
  4043e8:	ldr	x0, [sp, #160]
  4043ec:	bl	402f10 <free@plt>
  4043f0:	ldr	x0, [sp, #152]
  4043f4:	bl	402970 <sd_journal_flush_matches@plt>
  4043f8:	ldr	x0, [sp, #152]
  4043fc:	bl	402d60 <sd_journal_close@plt>
  404400:	ldr	x1, [x22, #1104]
  404404:	mov	w0, #0xa                   	// #10
  404408:	bl	402b50 <fputc@plt>
  40440c:	b	403aa0 <ferror@plt+0x910>
  404410:	mov	x0, #0x2                   	// #2
  404414:	b	403f20 <ferror@plt+0xd90>
  404418:	mov	x0, #0x1                   	// #1
  40441c:	b	403f20 <ferror@plt+0xd90>
  404420:	bl	4030d0 <__errno_location@plt>
  404424:	ldr	w0, [x0]
  404428:	cmp	w0, #0xd
  40442c:	b.eq	403940 <ferror@plt+0x7b0>  // b.none
  404430:	ldr	x2, [sp, #120]
  404434:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404438:	mov	w0, #0x1                   	// #1
  40443c:	add	x1, x1, #0x3b8
  404440:	bl	403160 <err@plt>
  404444:	bl	4030d0 <__errno_location@plt>
  404448:	ldr	w0, [x0]
  40444c:	neg	w0, w0
  404450:	b	40393c <ferror@plt+0x7ac>
  404454:	bl	4030d0 <__errno_location@plt>
  404458:	ldr	w0, [x0]
  40445c:	neg	w0, w0
  404460:	b	403988 <ferror@plt+0x7f8>
  404464:	mov	w1, #0x1                   	// #1
  404468:	bl	402a90 <scols_table_enable_noheadings@plt>
  40446c:	b	4039e8 <ferror@plt+0x858>
  404470:	add	x1, x23, #0x960
  404474:	mov	x0, x21
  404478:	bl	402b70 <scols_table_set_line_separator@plt>
  40447c:	mov	x0, x21
  404480:	mov	w1, #0x1                   	// #1
  404484:	bl	402b60 <scols_table_enable_raw@plt>
  404488:	b	403a24 <ferror@plt+0x894>
  40448c:	ldrb	w0, [x20, #96]
  404490:	orr	w0, w0, #0x4
  404494:	strb	w0, [x20, #96]
  404498:	cbz	x27, 404564 <ferror@plt+0x13d4>
  40449c:	mov	x26, x27
  4044a0:	mov	x0, x26
  4044a4:	mov	x1, x22
  4044a8:	bl	4029b0 <strtok@plt>
  4044ac:	mov	x24, x0
  4044b0:	cbz	x0, 404558 <ferror@plt+0x13c8>
  4044b4:	ldrsb	w1, [x24]
  4044b8:	cbz	w1, 4044d4 <ferror@plt+0x1344>
  4044bc:	add	x1, sp, #0xd8
  4044c0:	mov	w2, #0x0                   	// #0
  4044c4:	bl	4029c0 <strtoul@plt>
  4044c8:	ldr	x1, [sp, #216]
  4044cc:	ldrsb	w1, [x1]
  4044d0:	cbz	w1, 40456c <ferror@plt+0x13dc>
  4044d4:	mov	x0, x24
  4044d8:	bl	402af0 <getgrnam@plt>
  4044dc:	mov	x26, x0
  4044e0:	cbz	x26, 4044a0 <ferror@plt+0x1310>
  4044e4:	mov	x25, #0x0                   	// #0
  4044e8:	ldr	x0, [x26, #24]
  4044ec:	ldr	x27, [x0, x25]
  4044f0:	cbz	x27, 40449c <ferror@plt+0x130c>
  4044f4:	add	x21, x21, #0x1
  4044f8:	mov	x0, x27
  4044fc:	ldr	x27, [x20, #64]
  404500:	lsl	x24, x21, #3
  404504:	sub	x24, x24, #0x8
  404508:	bl	402db0 <strdup@plt>
  40450c:	cbz	x0, 4045f0 <ferror@plt+0x1460>
  404510:	ldr	x1, [x20, #72]
  404514:	str	x0, [x27, x24]
  404518:	cmp	x21, x1
  40451c:	b.eq	404528 <ferror@plt+0x1398>  // b.none
  404520:	add	x25, x25, #0x8
  404524:	b	4044e8 <ferror@plt+0x1358>
  404528:	add	x24, x21, #0x20
  40452c:	str	x24, [x20, #72]
  404530:	mov	x0, x27
  404534:	lsl	x24, x24, #3
  404538:	mov	x1, x24
  40453c:	bl	402d90 <realloc@plt>
  404540:	cmp	x0, #0x0
  404544:	ccmp	x24, #0x0, #0x4, eq  // eq = none
  404548:	b.ne	404600 <ferror@plt+0x1470>  // b.any
  40454c:	add	x25, x25, #0x8
  404550:	str	x0, [x20, #64]
  404554:	b	4044e8 <ferror@plt+0x1358>
  404558:	ldrb	w0, [x20, #96]
  40455c:	orr	w0, w0, #0x4
  404560:	strb	w0, [x20, #96]
  404564:	str	x21, [x20, #72]
  404568:	b	403998 <ferror@plt+0x808>
  40456c:	bl	4030f0 <getgrgid@plt>
  404570:	mov	x26, x0
  404574:	b	4044e0 <ferror@plt+0x1350>
  404578:	add	x22, x22, #0xe38
  40457c:	mov	x21, #0x0                   	// #0
  404580:	b	40449c <ferror@plt+0x130c>
  404584:	add	x0, sp, #0x98
  404588:	mov	w1, #0x1                   	// #1
  40458c:	bl	402bd0 <sd_journal_open@plt>
  404590:	b	4042c0 <ferror@plt+0x1130>
  404594:	mov	x25, x21
  404598:	b	4040d4 <ferror@plt+0xf44>
  40459c:	bl	4049a8 <ferror@plt+0x1818>
  4045a0:	mov	w2, #0x5                   	// #5
  4045a4:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4045a8:	add	x1, x1, #0xe58
  4045ac:	bl	403060 <dcgettext@plt>
  4045b0:	mov	x1, x0
  4045b4:	mov	w0, #0x1                   	// #1
  4045b8:	bl	403160 <err@plt>
  4045bc:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4045c0:	mov	x2, x21
  4045c4:	add	x1, x1, #0x3f8
  4045c8:	mov	w0, #0x1                   	// #1
  4045cc:	bl	403160 <err@plt>
  4045d0:	mov	w2, #0x5                   	// #5
  4045d4:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4045d8:	mov	x0, #0x0                   	// #0
  4045dc:	add	x1, x1, #0xdf8
  4045e0:	bl	403060 <dcgettext@plt>
  4045e4:	mov	x1, x0
  4045e8:	mov	w0, #0x1                   	// #1
  4045ec:	bl	403080 <errx@plt>
  4045f0:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4045f4:	mov	w0, #0x1                   	// #1
  4045f8:	add	x1, x1, #0x4d8
  4045fc:	bl	403160 <err@plt>
  404600:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404604:	mov	x2, x24
  404608:	add	x1, x1, #0x3f8
  40460c:	mov	w0, #0x1                   	// #1
  404610:	bl	403160 <err@plt>
  404614:	mov	x29, #0x0                   	// #0
  404618:	mov	x30, #0x0                   	// #0
  40461c:	mov	x5, x0
  404620:	ldr	x1, [sp]
  404624:	add	x2, sp, #0x8
  404628:	mov	x6, sp
  40462c:	movz	x0, #0x0, lsl #48
  404630:	movk	x0, #0x0, lsl #32
  404634:	movk	x0, #0x40, lsl #16
  404638:	movk	x0, #0x31a0
  40463c:	movz	x3, #0x0, lsl #48
  404640:	movk	x3, #0x0, lsl #32
  404644:	movk	x3, #0x40, lsl #16
  404648:	movk	x3, #0x92c8
  40464c:	movz	x4, #0x0, lsl #48
  404650:	movk	x4, #0x0, lsl #32
  404654:	movk	x4, #0x40, lsl #16
  404658:	movk	x4, #0x9348
  40465c:	bl	402c80 <__libc_start_main@plt>
  404660:	bl	402e20 <abort@plt>
  404664:	adrp	x0, 41c000 <ferror@plt+0x18e70>
  404668:	ldr	x0, [x0, #4064]
  40466c:	cbz	x0, 404674 <ferror@plt+0x14e4>
  404670:	b	402e00 <__gmon_start__@plt>
  404674:	ret
  404678:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  40467c:	add	x0, x0, #0x438
  404680:	adrp	x1, 41d000 <ferror@plt+0x19e70>
  404684:	add	x1, x1, #0x438
  404688:	cmp	x1, x0
  40468c:	b.eq	4046a4 <ferror@plt+0x1514>  // b.none
  404690:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404694:	ldr	x1, [x1, #888]
  404698:	cbz	x1, 4046a4 <ferror@plt+0x1514>
  40469c:	mov	x16, x1
  4046a0:	br	x16
  4046a4:	ret
  4046a8:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  4046ac:	add	x0, x0, #0x438
  4046b0:	adrp	x1, 41d000 <ferror@plt+0x19e70>
  4046b4:	add	x1, x1, #0x438
  4046b8:	sub	x1, x1, x0
  4046bc:	lsr	x2, x1, #63
  4046c0:	add	x1, x2, x1, asr #3
  4046c4:	cmp	xzr, x1, asr #1
  4046c8:	asr	x1, x1, #1
  4046cc:	b.eq	4046e4 <ferror@plt+0x1554>  // b.none
  4046d0:	adrp	x2, 409000 <ferror@plt+0x5e70>
  4046d4:	ldr	x2, [x2, #896]
  4046d8:	cbz	x2, 4046e4 <ferror@plt+0x1554>
  4046dc:	mov	x16, x2
  4046e0:	br	x16
  4046e4:	ret
  4046e8:	stp	x29, x30, [sp, #-32]!
  4046ec:	mov	x29, sp
  4046f0:	str	x19, [sp, #16]
  4046f4:	adrp	x19, 41d000 <ferror@plt+0x19e70>
  4046f8:	ldrb	w0, [x19, #1120]
  4046fc:	cbnz	w0, 40470c <ferror@plt+0x157c>
  404700:	bl	404678 <ferror@plt+0x14e8>
  404704:	mov	w0, #0x1                   	// #1
  404708:	strb	w0, [x19, #1120]
  40470c:	ldr	x19, [sp, #16]
  404710:	ldp	x29, x30, [sp], #32
  404714:	ret
  404718:	b	4046a8 <ferror@plt+0x1518>
  40471c:	nop
  404720:	ldr	w2, [x0, #8]
  404724:	mov	w3, #0x1                   	// #1
  404728:	ldr	w1, [x1, #8]
  40472c:	cmp	w2, w1
  404730:	csetm	w0, cc  // cc = lo, ul, last
  404734:	csel	w0, w0, w3, ls  // ls = plast
  404738:	ret
  40473c:	nop
  404740:	stp	x29, x30, [sp, #-32]!
  404744:	mov	x29, sp
  404748:	str	x19, [sp, #16]
  40474c:	mov	x19, x0
  404750:	ldr	x0, [x0]
  404754:	bl	402f10 <free@plt>
  404758:	ldr	x0, [x19, #16]
  40475c:	bl	402f10 <free@plt>
  404760:	ldr	x0, [x19, #32]
  404764:	bl	402f10 <free@plt>
  404768:	ldr	x0, [x19, #56]
  40476c:	bl	402f10 <free@plt>
  404770:	ldr	x0, [x19, #72]
  404774:	bl	402f10 <free@plt>
  404778:	ldr	x0, [x19, #80]
  40477c:	bl	402f10 <free@plt>
  404780:	ldr	x0, [x19, #96]
  404784:	bl	402f10 <free@plt>
  404788:	ldr	x0, [x19, #104]
  40478c:	bl	402f10 <free@plt>
  404790:	ldr	x0, [x19, #120]
  404794:	bl	402f10 <free@plt>
  404798:	ldr	x0, [x19, #128]
  40479c:	bl	402f10 <free@plt>
  4047a0:	ldr	x0, [x19, #136]
  4047a4:	bl	402f10 <free@plt>
  4047a8:	ldr	x0, [x19, #144]
  4047ac:	bl	402f10 <free@plt>
  4047b0:	ldr	x0, [x19, #152]
  4047b4:	bl	402f10 <free@plt>
  4047b8:	ldr	x0, [x19, #160]
  4047bc:	bl	402f10 <free@plt>
  4047c0:	ldr	x0, [x19, #168]
  4047c4:	bl	402f10 <free@plt>
  4047c8:	ldr	x0, [x19, #176]
  4047cc:	bl	402f10 <free@plt>
  4047d0:	mov	x0, x19
  4047d4:	ldr	x19, [sp, #16]
  4047d8:	ldp	x29, x30, [sp], #32
  4047dc:	b	402f10 <free@plt>
  4047e0:	stp	x29, x30, [sp, #-256]!
  4047e4:	mov	w9, #0xffffffd0            	// #-48
  4047e8:	mov	w8, #0xffffff80            	// #-128
  4047ec:	mov	x29, sp
  4047f0:	add	x10, sp, #0xd0
  4047f4:	add	x11, sp, #0x100
  4047f8:	stp	x11, x11, [sp, #48]
  4047fc:	str	x10, [sp, #64]
  404800:	stp	w9, w8, [sp, #72]
  404804:	ldp	x10, x11, [sp, #48]
  404808:	stp	x10, x11, [sp, #16]
  40480c:	ldp	x8, x9, [sp, #64]
  404810:	stp	x8, x9, [sp, #32]
  404814:	str	q0, [sp, #80]
  404818:	str	q1, [sp, #96]
  40481c:	str	q2, [sp, #112]
  404820:	str	q3, [sp, #128]
  404824:	str	q4, [sp, #144]
  404828:	str	q5, [sp, #160]
  40482c:	str	q6, [sp, #176]
  404830:	str	q7, [sp, #192]
  404834:	stp	x2, x3, [sp, #208]
  404838:	add	x2, sp, #0x10
  40483c:	stp	x4, x5, [sp, #224]
  404840:	stp	x6, x7, [sp, #240]
  404844:	bl	402f80 <vasprintf@plt>
  404848:	tbnz	w0, #31, 404854 <ferror@plt+0x16c4>
  40484c:	ldp	x29, x30, [sp], #256
  404850:	ret
  404854:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404858:	mov	w0, #0x1                   	// #1
  40485c:	add	x1, x1, #0x388
  404860:	bl	403160 <err@plt>
  404864:	nop
  404868:	stp	x29, x30, [sp, #-64]!
  40486c:	mov	x29, sp
  404870:	stp	x19, x20, [sp, #16]
  404874:	adrp	x20, 40a000 <ferror@plt+0x6e70>
  404878:	mov	x19, #0x0                   	// #0
  40487c:	add	x20, x20, #0x738
  404880:	stp	x21, x22, [sp, #32]
  404884:	adrp	x21, 409000 <ferror@plt+0x5e70>
  404888:	mov	x22, x1
  40488c:	add	x21, x21, #0x3a0
  404890:	str	x23, [sp, #48]
  404894:	mov	x23, x0
  404898:	b	4048a0 <ferror@plt+0x1710>
  40489c:	ldr	x21, [x20]
  4048a0:	mov	x2, x22
  4048a4:	mov	x1, x21
  4048a8:	mov	x0, x23
  4048ac:	bl	402f60 <strncasecmp@plt>
  4048b0:	cbnz	w0, 4048bc <ferror@plt+0x172c>
  4048b4:	ldrsb	w0, [x21, x22]
  4048b8:	cbz	w0, 404900 <ferror@plt+0x1770>
  4048bc:	add	x19, x19, #0x1
  4048c0:	add	x20, x20, #0x28
  4048c4:	cmp	x19, #0x1b
  4048c8:	b.ne	40489c <ferror@plt+0x170c>  // b.any
  4048cc:	mov	w2, #0x5                   	// #5
  4048d0:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4048d4:	mov	x0, #0x0                   	// #0
  4048d8:	add	x1, x1, #0x3a8
  4048dc:	bl	403060 <dcgettext@plt>
  4048e0:	mov	x1, x23
  4048e4:	bl	403010 <warnx@plt>
  4048e8:	mov	w0, #0xffffffff            	// #-1
  4048ec:	ldp	x19, x20, [sp, #16]
  4048f0:	ldp	x21, x22, [sp, #32]
  4048f4:	ldr	x23, [sp, #48]
  4048f8:	ldp	x29, x30, [sp], #64
  4048fc:	ret
  404900:	mov	w0, w19
  404904:	ldp	x19, x20, [sp, #16]
  404908:	ldp	x21, x22, [sp, #32]
  40490c:	ldr	x23, [sp, #48]
  404910:	ldp	x29, x30, [sp], #64
  404914:	ret
  404918:	stp	x29, x30, [sp, #-48]!
  40491c:	mov	x29, sp
  404920:	stp	x19, x20, [sp, #16]
  404924:	cbz	x2, 40499c <ferror@plt+0x180c>
  404928:	ldr	x20, [x1]
  40492c:	ldr	x19, [x0]
  404930:	str	x21, [sp, #32]
  404934:	add	x0, x20, x20, lsl #1
  404938:	mov	x21, x2
  40493c:	add	x0, x20, x0, lsl #3
  404940:	lsl	x0, x0, #4
  404944:	sub	x0, x0, #0x190
  404948:	add	x19, x19, x0
  40494c:	b	40495c <ferror@plt+0x17cc>
  404950:	sub	x19, x19, #0x190
  404954:	subs	x20, x20, #0x1
  404958:	b.eq	404984 <ferror@plt+0x17f4>  // b.none
  40495c:	add	x1, x19, #0x2c
  404960:	mov	x0, x21
  404964:	mov	x2, #0x20                  	// #32
  404968:	bl	402c60 <strncmp@plt>
  40496c:	cbnz	w0, 404950 <ferror@plt+0x17c0>
  404970:	ldr	x21, [sp, #32]
  404974:	mov	x0, x19
  404978:	ldp	x19, x20, [sp, #16]
  40497c:	ldp	x29, x30, [sp], #48
  404980:	ret
  404984:	mov	x19, #0x0                   	// #0
  404988:	mov	x0, x19
  40498c:	ldp	x19, x20, [sp, #16]
  404990:	ldr	x21, [sp, #32]
  404994:	ldp	x29, x30, [sp], #48
  404998:	ret
  40499c:	mov	x19, #0x0                   	// #0
  4049a0:	b	404974 <ferror@plt+0x17e4>
  4049a4:	nop
  4049a8:	stp	x29, x30, [sp, #-16]!
  4049ac:	mov	w2, #0x5                   	// #5
  4049b0:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4049b4:	mov	x29, sp
  4049b8:	add	x1, x1, #0x3c0
  4049bc:	mov	x0, #0x0                   	// #0
  4049c0:	bl	403060 <dcgettext@plt>
  4049c4:	mov	x1, x0
  4049c8:	mov	x2, #0x35                  	// #53
  4049cc:	mov	w0, #0x1                   	// #1
  4049d0:	bl	403080 <errx@plt>
  4049d4:	nop
  4049d8:	stp	x29, x30, [sp, #-48]!
  4049dc:	mov	x1, x0
  4049e0:	mov	x29, sp
  4049e4:	stp	x19, x20, [sp, #16]
  4049e8:	mov	x20, x0
  4049ec:	ldrsb	w0, [x1], #1
  4049f0:	cmp	w0, #0x24
  4049f4:	b.eq	404a08 <ferror@plt+0x1878>  // b.none
  4049f8:	mov	w0, #0x0                   	// #0
  4049fc:	ldp	x19, x20, [sp, #16]
  404a00:	ldp	x29, x30, [sp], #48
  404a04:	ret
  404a08:	str	x21, [sp, #32]
  404a0c:	ldrsb	w0, [x20, #1]
  404a10:	cmp	w0, #0x35
  404a14:	b.eq	404b4c <ferror@plt+0x19bc>  // b.none
  404a18:	b.gt	404b00 <ferror@plt+0x1970>
  404a1c:	cmp	w0, #0x31
  404a20:	b.eq	404b20 <ferror@plt+0x1990>  // b.none
  404a24:	cmp	w0, #0x32
  404a28:	b.ne	404b0c <ferror@plt+0x197c>  // b.any
  404a2c:	ldrsb	w1, [x20, #2]
  404a30:	mov	w2, #0x79                  	// #121
  404a34:	mov	w0, #0x0                   	// #0
  404a38:	cmp	w1, #0x61
  404a3c:	ccmp	w1, w2, #0x4, ne  // ne = any
  404a40:	b.ne	404b30 <ferror@plt+0x19a0>  // b.any
  404a44:	add	x1, x20, #0x2
  404a48:	mov	w21, #0x0                   	// #0
  404a4c:	nop
  404a50:	ldrsb	w0, [x1, #1]
  404a54:	add	x20, x1, #0x2
  404a58:	cmp	w0, #0x24
  404a5c:	b.ne	404b0c <ferror@plt+0x197c>  // b.any
  404a60:	ldrsb	w19, [x20]
  404a64:	mov	w0, #0x0                   	// #0
  404a68:	cbnz	w19, 404aa0 <ferror@plt+0x1910>
  404a6c:	b	404b30 <ferror@plt+0x19a0>
  404a70:	bl	402ea0 <__ctype_b_loc@plt>
  404a74:	ldr	x0, [x0]
  404a78:	ubfiz	x1, x19, #1, #8
  404a7c:	and	w19, w19, #0xff
  404a80:	sub	w19, w19, #0x2e
  404a84:	ldrh	w0, [x0, x1]
  404a88:	and	w19, w19, #0xff
  404a8c:	tst	x0, #0x8
  404a90:	ccmp	w19, #0x1, #0x0, eq  // eq = none
  404a94:	b.hi	404b0c <ferror@plt+0x197c>  // b.pmore
  404a98:	ldrsb	w19, [x20, #1]!
  404a9c:	cbz	w19, 404b0c <ferror@plt+0x197c>
  404aa0:	cmp	w19, #0x24
  404aa4:	b.ne	404a70 <ferror@plt+0x18e0>  // b.any
  404aa8:	ldrsb	w19, [x20, #1]
  404aac:	add	x20, x20, #0x1
  404ab0:	cbz	w19, 404b0c <ferror@plt+0x197c>
  404ab4:	bl	402ea0 <__ctype_b_loc@plt>
  404ab8:	ldr	x2, [x0]
  404abc:	mov	w1, #0x0                   	// #0
  404ac0:	ubfiz	x0, x19, #1, #8
  404ac4:	and	w19, w19, #0xff
  404ac8:	sub	w19, w19, #0x2e
  404acc:	add	w1, w1, #0x1
  404ad0:	and	w19, w19, #0xff
  404ad4:	ldrh	w0, [x2, x0]
  404ad8:	tst	x0, #0x8
  404adc:	ccmp	w19, #0x1, #0x0, eq  // eq = none
  404ae0:	b.hi	404b0c <ferror@plt+0x197c>  // b.pmore
  404ae4:	ldrsb	w19, [x20, #1]!
  404ae8:	cbnz	w19, 404ac0 <ferror@plt+0x1930>
  404aec:	cmp	w21, #0x0
  404af0:	ccmp	w1, w21, #0x4, ne  // ne = any
  404af4:	cset	w0, eq  // eq = none
  404af8:	ldr	x21, [sp, #32]
  404afc:	b	4049fc <ferror@plt+0x186c>
  404b00:	cmp	w0, #0x36
  404b04:	mov	w21, #0x56                  	// #86
  404b08:	b.eq	404a50 <ferror@plt+0x18c0>  // b.none
  404b0c:	mov	w0, #0x0                   	// #0
  404b10:	ldp	x19, x20, [sp, #16]
  404b14:	ldr	x21, [sp, #32]
  404b18:	ldp	x29, x30, [sp], #48
  404b1c:	ret
  404b20:	ldrsb	w1, [x20, #2]
  404b24:	mov	w0, #0x0                   	// #0
  404b28:	cmp	w1, #0x24
  404b2c:	b.eq	404b40 <ferror@plt+0x19b0>  // b.none
  404b30:	ldp	x19, x20, [sp, #16]
  404b34:	ldr	x21, [sp, #32]
  404b38:	ldp	x29, x30, [sp], #48
  404b3c:	ret
  404b40:	add	x20, x20, #0x3
  404b44:	mov	w21, #0x16                  	// #22
  404b48:	b	404a60 <ferror@plt+0x18d0>
  404b4c:	mov	w21, #0x2b                  	// #43
  404b50:	b	404a50 <ferror@plt+0x18c0>
  404b54:	nop
  404b58:	stp	x29, x30, [sp, #-96]!
  404b5c:	mov	x29, sp
  404b60:	stp	x19, x20, [sp, #16]
  404b64:	mov	x20, #0x0                   	// #0
  404b68:	stp	x21, x22, [sp, #32]
  404b6c:	mov	x21, #0x0                   	// #0
  404b70:	mov	x22, #0x0                   	// #0
  404b74:	stp	x23, x24, [sp, #48]
  404b78:	mov	x23, #0x0                   	// #0
  404b7c:	stp	x25, x26, [sp, #64]
  404b80:	mov	x26, x1
  404b84:	str	x27, [sp, #80]
  404b88:	mov	x27, x0
  404b8c:	bl	402ab0 <setutxent@plt>
  404b90:	bl	4030d0 <__errno_location@plt>
  404b94:	mov	x25, x0
  404b98:	str	wzr, [x0]
  404b9c:	b	404bb8 <ferror@plt+0x1a28>
  404ba0:	add	x0, x22, x21
  404ba4:	add	x20, x20, #0x1
  404ba8:	add	x21, x21, #0x190
  404bac:	mov	x1, x19
  404bb0:	mov	x2, #0x190                 	// #400
  404bb4:	bl	402960 <memcpy@plt>
  404bb8:	bl	403100 <getutxent@plt>
  404bbc:	mov	x19, x0
  404bc0:	cbz	x0, 404c0c <ferror@plt+0x1a7c>
  404bc4:	cmp	x20, x23
  404bc8:	b.ne	404ba0 <ferror@plt+0x1a10>  // b.any
  404bcc:	add	x23, x20, #0x20
  404bd0:	mov	x0, x22
  404bd4:	add	x24, x23, x23, lsl #1
  404bd8:	add	x24, x23, x24, lsl #3
  404bdc:	lsl	x24, x24, #4
  404be0:	mov	x1, x24
  404be4:	bl	402d90 <realloc@plt>
  404be8:	cmp	x0, #0x0
  404bec:	mov	x22, x0
  404bf0:	ccmp	x24, #0x0, #0x4, eq  // eq = none
  404bf4:	b.eq	404ba0 <ferror@plt+0x1a10>  // b.none
  404bf8:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404bfc:	mov	x2, x24
  404c00:	add	x1, x1, #0x3f8
  404c04:	mov	w0, #0x1                   	// #1
  404c08:	bl	403160 <err@plt>
  404c0c:	ldr	w19, [x25]
  404c10:	cbnz	w19, 404c40 <ferror@plt+0x1ab0>
  404c14:	bl	402f30 <endutxent@plt>
  404c18:	str	x20, [x27]
  404c1c:	str	x22, [x26]
  404c20:	mov	w0, w19
  404c24:	ldp	x19, x20, [sp, #16]
  404c28:	ldp	x21, x22, [sp, #32]
  404c2c:	ldp	x23, x24, [sp, #48]
  404c30:	ldp	x25, x26, [sp, #64]
  404c34:	ldr	x27, [sp, #80]
  404c38:	ldp	x29, x30, [sp], #96
  404c3c:	ret
  404c40:	mov	x0, x22
  404c44:	neg	w19, w19
  404c48:	bl	402f10 <free@plt>
  404c4c:	b	404c20 <ferror@plt+0x1a90>
  404c50:	cbz	x1, 404d94 <ferror@plt+0x1c04>
  404c54:	stp	x29, x30, [sp, #-112]!
  404c58:	mov	x29, sp
  404c5c:	stp	x27, x28, [sp, #80]
  404c60:	add	x27, x1, x1, lsl #2
  404c64:	lsl	x27, x27, #1
  404c68:	stp	x19, x20, [sp, #16]
  404c6c:	stp	x21, x22, [sp, #32]
  404c70:	mov	x21, x0
  404c74:	mov	w22, w2
  404c78:	mov	x0, x27
  404c7c:	stp	x23, x24, [sp, #48]
  404c80:	stp	x25, x26, [sp, #64]
  404c84:	mov	x25, x1
  404c88:	bl	402c30 <malloc@plt>
  404c8c:	cmp	x0, #0x0
  404c90:	mov	x28, x0
  404c94:	ccmp	x27, #0x0, #0x4, eq  // eq = none
  404c98:	b.ne	404db4 <ferror@plt+0x1c24>  // b.any
  404c9c:	adrp	x24, 409000 <ferror@plt+0x5e70>
  404ca0:	adrp	x23, 409000 <ferror@plt+0x5e70>
  404ca4:	add	x24, x24, #0x420
  404ca8:	add	x23, x23, #0x418
  404cac:	mov	x19, x0
  404cb0:	mov	x26, x27
  404cb4:	mov	x20, #0x0                   	// #0
  404cb8:	ldr	w0, [x21, x20, lsl #2]
  404cbc:	cbnz	w22, 404d18 <ferror@plt+0x1b88>
  404cc0:	mov	w3, w0
  404cc4:	mov	x2, x23
  404cc8:	mov	x1, x26
  404ccc:	mov	x0, x19
  404cd0:	bl	402bb0 <snprintf@plt>
  404cd4:	tbnz	w0, #31, 404ce4 <ferror@plt+0x1b54>
  404cd8:	cmp	x26, w0, sxtw
  404cdc:	sxtw	x0, w0
  404ce0:	b.hi	404d3c <ferror@plt+0x1bac>  // b.pmore
  404ce4:	lsl	x27, x27, #1
  404ce8:	mov	x0, x28
  404cec:	mov	x1, x27
  404cf0:	bl	402d90 <realloc@plt>
  404cf4:	cmp	x0, #0x0
  404cf8:	sub	x26, x19, x28
  404cfc:	ccmp	x27, #0x0, #0x4, eq  // eq = none
  404d00:	mov	x28, x0
  404d04:	b.ne	404da0 <ferror@plt+0x1c10>  // b.any
  404d08:	add	x19, x0, x26
  404d0c:	ldr	w0, [x21, x20, lsl #2]
  404d10:	sub	x26, x27, x26
  404d14:	cbz	w22, 404cc0 <ferror@plt+0x1b30>
  404d18:	bl	4030f0 <getgrgid@plt>
  404d1c:	mov	x1, x0
  404d20:	cbz	x0, 404d64 <ferror@plt+0x1bd4>
  404d24:	ldr	x3, [x1]
  404d28:	mov	x2, x24
  404d2c:	mov	x0, x19
  404d30:	mov	x1, x26
  404d34:	bl	402bb0 <snprintf@plt>
  404d38:	b	404cd4 <ferror@plt+0x1b44>
  404d3c:	add	x20, x20, #0x1
  404d40:	sub	x26, x26, x0
  404d44:	cmp	x25, x20
  404d48:	add	x19, x19, x0
  404d4c:	b.ne	404cb8 <ferror@plt+0x1b28>  // b.any
  404d50:	mov	x1, x28
  404d54:	cmp	x28, x19
  404d58:	b.cs	404d74 <ferror@plt+0x1be4>  // b.hs, b.nlast
  404d5c:	sturb	wzr, [x19, #-1]
  404d60:	b	404d74 <ferror@plt+0x1be4>
  404d64:	mov	x0, x28
  404d68:	str	x1, [sp, #104]
  404d6c:	bl	402f10 <free@plt>
  404d70:	ldr	x1, [sp, #104]
  404d74:	mov	x0, x1
  404d78:	ldp	x19, x20, [sp, #16]
  404d7c:	ldp	x21, x22, [sp, #32]
  404d80:	ldp	x23, x24, [sp, #48]
  404d84:	ldp	x25, x26, [sp, #64]
  404d88:	ldp	x27, x28, [sp, #80]
  404d8c:	ldp	x29, x30, [sp], #112
  404d90:	ret
  404d94:	mov	x1, #0x0                   	// #0
  404d98:	mov	x0, x1
  404d9c:	ret
  404da0:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404da4:	mov	x2, x27
  404da8:	add	x1, x1, #0x3f8
  404dac:	mov	w0, #0x1                   	// #1
  404db0:	bl	403160 <err@plt>
  404db4:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404db8:	mov	x2, x27
  404dbc:	add	x1, x1, #0x3f8
  404dc0:	mov	w0, #0x1                   	// #1
  404dc4:	bl	403160 <err@plt>
  404dc8:	tst	w1, #0xfffffffd
  404dcc:	b.ne	404dd4 <ferror@plt+0x1c44>  // b.any
  404dd0:	ret
  404dd4:	stp	x29, x30, [sp, #-96]!
  404dd8:	mov	x2, x0
  404ddc:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  404de0:	mov	x29, sp
  404de4:	stp	x21, x22, [sp, #32]
  404de8:	mov	x1, #0x0                   	// #0
  404dec:	ldr	x21, [x2]
  404df0:	str	x25, [sp, #64]
  404df4:	add	x25, x0, #0x468
  404df8:	stp	x19, x20, [sp, #16]
  404dfc:	ldr	x0, [x0, #1128]
  404e00:	bl	402dc0 <scols_table_new_line@plt>
  404e04:	mov	x20, x0
  404e08:	cbz	x0, 405134 <ferror@plt+0x1fa4>
  404e0c:	ldr	x0, [x25, #8]
  404e10:	mov	x19, #0x0                   	// #0
  404e14:	cbz	x0, 404e9c <ferror@plt+0x1d0c>
  404e18:	stp	x23, x24, [sp, #48]
  404e1c:	adrp	x23, 40a000 <ferror@plt+0x6e70>
  404e20:	add	x23, x23, #0x738
  404e24:	adrp	x22, 40a000 <ferror@plt+0x6e70>
  404e28:	add	x24, x23, #0x450
  404e2c:	add	x22, x22, #0x648
  404e30:	add	x0, x25, #0x10
  404e34:	ldr	w0, [x0, x19, lsl #2]
  404e38:	cmp	w0, #0x1a
  404e3c:	b.ls	404e60 <ferror@plt+0x1cd0>  // b.plast
  404e40:	mov	w2, #0x5                   	// #5
  404e44:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404e48:	mov	x0, #0x0                   	// #0
  404e4c:	add	x1, x1, #0x450
  404e50:	bl	403060 <dcgettext@plt>
  404e54:	mov	x1, x0
  404e58:	mov	w0, #0x1                   	// #1
  404e5c:	bl	403160 <err@plt>
  404e60:	ldrh	w0, [x22, w0, uxtw #1]
  404e64:	adr	x1, 404e70 <ferror@plt+0x1ce0>
  404e68:	add	x0, x1, w0, sxth #2
  404e6c:	br	x0
  404e70:	ldr	x2, [x21, #104]
  404e74:	nop
  404e78:	mov	x1, x19
  404e7c:	mov	x0, x20
  404e80:	bl	402a00 <scols_line_set_data@plt>
  404e84:	cbnz	w0, 405114 <ferror@plt+0x1f84>
  404e88:	ldr	x0, [x25, #8]
  404e8c:	add	x19, x19, #0x1
  404e90:	cmp	x0, x19
  404e94:	b.hi	404e30 <ferror@plt+0x1ca0>  // b.pmore
  404e98:	ldp	x23, x24, [sp, #48]
  404e9c:	ldp	x19, x20, [sp, #16]
  404ea0:	ldp	x21, x22, [sp, #32]
  404ea4:	ldr	x25, [sp, #64]
  404ea8:	ldp	x29, x30, [sp], #96
  404eac:	ret
  404eb0:	ldr	x2, [x21, #88]
  404eb4:	mov	x1, x19
  404eb8:	mov	x0, x20
  404ebc:	bl	402a00 <scols_line_set_data@plt>
  404ec0:	cbz	w0, 404e88 <ferror@plt+0x1cf8>
  404ec4:	b	405114 <ferror@plt+0x1f84>
  404ec8:	ldr	x2, [x21, #96]
  404ecc:	mov	x1, x19
  404ed0:	mov	x0, x20
  404ed4:	bl	402a00 <scols_line_set_data@plt>
  404ed8:	cbz	w0, 404e88 <ferror@plt+0x1cf8>
  404edc:	b	405114 <ferror@plt+0x1f84>
  404ee0:	ldr	x2, [x21, #72]
  404ee4:	mov	x1, x19
  404ee8:	mov	x0, x20
  404eec:	bl	402a00 <scols_line_set_data@plt>
  404ef0:	cbz	w0, 404e88 <ferror@plt+0x1cf8>
  404ef4:	b	405114 <ferror@plt+0x1f84>
  404ef8:	ldr	x2, [x21, #80]
  404efc:	mov	x1, x19
  404f00:	mov	x0, x20
  404f04:	bl	402a00 <scols_line_set_data@plt>
  404f08:	cbz	w0, 404e88 <ferror@plt+0x1cf8>
  404f0c:	b	405114 <ferror@plt+0x1f84>
  404f10:	ldr	w1, [x25, #232]
  404f14:	ldr	w0, [x21, #184]
  404f18:	cmp	w1, #0x6
  404f1c:	b.eq	405044 <ferror@plt+0x1eb4>  // b.none
  404f20:	ldr	x2, [x24, w0, sxtw #3]
  404f24:	b	404e78 <ferror@plt+0x1ce8>
  404f28:	ldr	x2, [x21, #152]
  404f2c:	mov	x1, x19
  404f30:	mov	x0, x20
  404f34:	bl	402a00 <scols_line_set_data@plt>
  404f38:	cbz	w0, 404e88 <ferror@plt+0x1cf8>
  404f3c:	b	405114 <ferror@plt+0x1f84>
  404f40:	ldr	x2, [x21, #144]
  404f44:	mov	x1, x19
  404f48:	mov	x0, x20
  404f4c:	bl	402a00 <scols_line_set_data@plt>
  404f50:	cbz	w0, 404e88 <ferror@plt+0x1cf8>
  404f54:	b	405114 <ferror@plt+0x1f84>
  404f58:	ldr	x2, [x21, #136]
  404f5c:	mov	x1, x19
  404f60:	mov	x0, x20
  404f64:	bl	402a00 <scols_line_set_data@plt>
  404f68:	cbz	w0, 404e88 <ferror@plt+0x1cf8>
  404f6c:	b	405114 <ferror@plt+0x1f84>
  404f70:	ldr	x2, [x21, #128]
  404f74:	mov	x1, x19
  404f78:	mov	x0, x20
  404f7c:	bl	402a00 <scols_line_set_data@plt>
  404f80:	cbz	w0, 404e88 <ferror@plt+0x1cf8>
  404f84:	b	405114 <ferror@plt+0x1f84>
  404f88:	ldr	x2, [x21, #120]
  404f8c:	mov	x1, x19
  404f90:	mov	x0, x20
  404f94:	bl	402a00 <scols_line_set_data@plt>
  404f98:	cbz	w0, 404e88 <ferror@plt+0x1cf8>
  404f9c:	b	405114 <ferror@plt+0x1f84>
  404fa0:	ldr	x0, [x21, #56]
  404fa4:	mov	w2, #0x0                   	// #0
  404fa8:	ldr	x1, [x21, #64]
  404fac:	bl	404c50 <ferror@plt+0x1ac0>
  404fb0:	mov	x2, x0
  404fb4:	mov	x1, x19
  404fb8:	mov	x0, x20
  404fbc:	bl	402a30 <scols_line_refer_data@plt>
  404fc0:	cbz	w0, 404e88 <ferror@plt+0x1cf8>
  404fc4:	b	405114 <ferror@plt+0x1f84>
  404fc8:	mov	w2, #0x1                   	// #1
  404fcc:	ldr	x0, [x21, #56]
  404fd0:	b	404fa8 <ferror@plt+0x1e18>
  404fd4:	ldr	w2, [x21, #24]
  404fd8:	add	x0, sp, #0x58
  404fdc:	adrp	x1, 409000 <ferror@plt+0x5e70>
  404fe0:	add	x1, x1, #0x448
  404fe4:	str	xzr, [sp, #88]
  404fe8:	bl	4047e0 <ferror@plt+0x1650>
  404fec:	ldr	x2, [sp, #88]
  404ff0:	mov	x1, x19
  404ff4:	mov	x0, x20
  404ff8:	bl	402a30 <scols_line_refer_data@plt>
  404ffc:	cbz	w0, 404e88 <ferror@plt+0x1cf8>
  405000:	b	405114 <ferror@plt+0x1f84>
  405004:	ldr	x2, [x21, #16]
  405008:	mov	x1, x19
  40500c:	mov	x0, x20
  405010:	bl	402a00 <scols_line_set_data@plt>
  405014:	cbz	w0, 404e88 <ferror@plt+0x1cf8>
  405018:	b	405114 <ferror@plt+0x1f84>
  40501c:	ldr	x2, [x21, #112]
  405020:	mov	x1, x19
  405024:	mov	x0, x20
  405028:	bl	402a00 <scols_line_set_data@plt>
  40502c:	cbz	w0, 404e88 <ferror@plt+0x1cf8>
  405030:	b	405114 <ferror@plt+0x1f84>
  405034:	ldr	w1, [x25, #232]
  405038:	ldr	w0, [x21, #52]
  40503c:	cmp	w1, #0x6
  405040:	b.ne	404f20 <ferror@plt+0x1d90>  // b.any
  405044:	add	x1, x23, #0x438
  405048:	ldr	x2, [x1, w0, sxtw #3]
  40504c:	b	404e78 <ferror@plt+0x1ce8>
  405050:	ldr	w1, [x25, #232]
  405054:	ldr	w0, [x21, #40]
  405058:	cmp	w1, #0x6
  40505c:	b.eq	405044 <ferror@plt+0x1eb4>  // b.none
  405060:	ldr	x2, [x24, w0, sxtw #3]
  405064:	b	404e78 <ferror@plt+0x1ce8>
  405068:	ldr	w1, [x25, #232]
  40506c:	ldr	w0, [x21, #48]
  405070:	cmp	w1, #0x6
  405074:	b.eq	405044 <ferror@plt+0x1eb4>  // b.none
  405078:	ldr	x2, [x24, w0, sxtw #3]
  40507c:	b	404e78 <ferror@plt+0x1ce8>
  405080:	ldr	w1, [x25, #232]
  405084:	ldr	w0, [x21, #44]
  405088:	cmp	w1, #0x6
  40508c:	b.eq	405044 <ferror@plt+0x1eb4>  // b.none
  405090:	ldr	x2, [x24, w0, sxtw #3]
  405094:	b	404e78 <ferror@plt+0x1ce8>
  405098:	ldr	x2, [x21, #168]
  40509c:	mov	x1, x19
  4050a0:	mov	x0, x20
  4050a4:	bl	402a00 <scols_line_set_data@plt>
  4050a8:	cbz	w0, 404e88 <ferror@plt+0x1cf8>
  4050ac:	b	405114 <ferror@plt+0x1f84>
  4050b0:	ldr	x2, [x21, #160]
  4050b4:	mov	x1, x19
  4050b8:	mov	x0, x20
  4050bc:	bl	402a00 <scols_line_set_data@plt>
  4050c0:	cbz	w0, 404e88 <ferror@plt+0x1cf8>
  4050c4:	b	405114 <ferror@plt+0x1f84>
  4050c8:	ldr	x2, [x21, #32]
  4050cc:	mov	x1, x19
  4050d0:	mov	x0, x20
  4050d4:	bl	402a00 <scols_line_set_data@plt>
  4050d8:	cbz	w0, 404e88 <ferror@plt+0x1cf8>
  4050dc:	b	405114 <ferror@plt+0x1f84>
  4050e0:	ldr	w2, [x21, #8]
  4050e4:	b	404fd8 <ferror@plt+0x1e48>
  4050e8:	ldr	x2, [x21, #192]
  4050ec:	mov	x1, x19
  4050f0:	mov	x0, x20
  4050f4:	bl	402a00 <scols_line_set_data@plt>
  4050f8:	cbz	w0, 404e88 <ferror@plt+0x1cf8>
  4050fc:	b	405114 <ferror@plt+0x1f84>
  405100:	ldr	x2, [x21]
  405104:	mov	x1, x19
  405108:	mov	x0, x20
  40510c:	bl	402a00 <scols_line_set_data@plt>
  405110:	cbz	w0, 404e88 <ferror@plt+0x1cf8>
  405114:	mov	w2, #0x5                   	// #5
  405118:	adrp	x1, 409000 <ferror@plt+0x5e70>
  40511c:	mov	x0, #0x0                   	// #0
  405120:	add	x1, x1, #0x470
  405124:	bl	403060 <dcgettext@plt>
  405128:	mov	x1, x0
  40512c:	mov	w0, #0x1                   	// #1
  405130:	bl	403160 <err@plt>
  405134:	mov	w2, #0x5                   	// #5
  405138:	adrp	x1, 409000 <ferror@plt+0x5e70>
  40513c:	add	x1, x1, #0x428
  405140:	stp	x23, x24, [sp, #48]
  405144:	bl	403060 <dcgettext@plt>
  405148:	mov	x1, x0
  40514c:	mov	w0, #0x1                   	// #1
  405150:	bl	403160 <err@plt>
  405154:	nop
  405158:	stp	x29, x30, [sp, #-32]!
  40515c:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  405160:	mov	x29, sp
  405164:	stp	x19, x20, [sp, #16]
  405168:	ldr	x20, [x0, #1104]
  40516c:	bl	4030d0 <__errno_location@plt>
  405170:	mov	x19, x0
  405174:	mov	x0, x20
  405178:	str	wzr, [x19]
  40517c:	bl	403190 <ferror@plt>
  405180:	cbz	w0, 405220 <ferror@plt+0x2090>
  405184:	ldr	w0, [x19]
  405188:	cmp	w0, #0x9
  40518c:	b.ne	4051d0 <ferror@plt+0x2040>  // b.any
  405190:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  405194:	ldr	x20, [x0, #1080]
  405198:	str	wzr, [x19]
  40519c:	mov	x0, x20
  4051a0:	bl	403190 <ferror@plt>
  4051a4:	cbnz	w0, 4051b8 <ferror@plt+0x2028>
  4051a8:	mov	x0, x20
  4051ac:	bl	402fd0 <fflush@plt>
  4051b0:	cbz	w0, 405200 <ferror@plt+0x2070>
  4051b4:	nop
  4051b8:	ldr	w0, [x19]
  4051bc:	cmp	w0, #0x9
  4051c0:	b.ne	4051f8 <ferror@plt+0x2068>  // b.any
  4051c4:	ldp	x19, x20, [sp, #16]
  4051c8:	ldp	x29, x30, [sp], #32
  4051cc:	ret
  4051d0:	cmp	w0, #0x20
  4051d4:	b.eq	405190 <ferror@plt+0x2000>  // b.none
  4051d8:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4051dc:	mov	w2, #0x5                   	// #5
  4051e0:	add	x1, x1, #0x490
  4051e4:	cbz	w0, 40524c <ferror@plt+0x20bc>
  4051e8:	mov	x0, #0x0                   	// #0
  4051ec:	bl	403060 <dcgettext@plt>
  4051f0:	bl	402e90 <warn@plt>
  4051f4:	nop
  4051f8:	mov	w0, #0x1                   	// #1
  4051fc:	bl	402980 <_exit@plt>
  405200:	mov	x0, x20
  405204:	bl	402be0 <fileno@plt>
  405208:	tbnz	w0, #31, 4051b8 <ferror@plt+0x2028>
  40520c:	bl	402a20 <dup@plt>
  405210:	tbnz	w0, #31, 4051b8 <ferror@plt+0x2028>
  405214:	bl	402df0 <close@plt>
  405218:	cbz	w0, 4051c4 <ferror@plt+0x2034>
  40521c:	b	4051b8 <ferror@plt+0x2028>
  405220:	mov	x0, x20
  405224:	bl	402fd0 <fflush@plt>
  405228:	cbnz	w0, 405184 <ferror@plt+0x1ff4>
  40522c:	mov	x0, x20
  405230:	bl	402be0 <fileno@plt>
  405234:	tbnz	w0, #31, 405184 <ferror@plt+0x1ff4>
  405238:	bl	402a20 <dup@plt>
  40523c:	tbnz	w0, #31, 405184 <ferror@plt+0x1ff4>
  405240:	bl	402df0 <close@plt>
  405244:	cbz	w0, 405190 <ferror@plt+0x2000>
  405248:	b	405184 <ferror@plt+0x1ff4>
  40524c:	mov	x0, #0x0                   	// #0
  405250:	bl	403060 <dcgettext@plt>
  405254:	bl	403010 <warnx@plt>
  405258:	b	4051f8 <ferror@plt+0x2068>
  40525c:	nop
  405260:	stp	x29, x30, [sp, #-176]!
  405264:	cmp	w0, #0x3
  405268:	mov	x29, sp
  40526c:	str	x19, [sp, #16]
  405270:	str	x1, [sp, #40]
  405274:	stp	xzr, xzr, [sp, #112]
  405278:	stp	xzr, xzr, [sp, #128]
  40527c:	stp	xzr, xzr, [sp, #144]
  405280:	stp	xzr, xzr, [sp, #160]
  405284:	b.eq	405358 <ferror@plt+0x21c8>  // b.none
  405288:	b.gt	4052e8 <ferror@plt+0x2158>
  40528c:	cmp	w0, #0x1
  405290:	b.eq	40532c <ferror@plt+0x219c>  // b.none
  405294:	cmp	w0, #0x2
  405298:	b.ne	405380 <ferror@plt+0x21f0>  // b.any
  40529c:	add	x19, sp, #0x70
  4052a0:	add	x1, sp, #0x38
  4052a4:	add	x0, sp, #0x28
  4052a8:	bl	402ad0 <localtime_r@plt>
  4052ac:	mov	x1, x19
  4052b0:	add	x0, sp, #0x38
  4052b4:	bl	403110 <asctime_r@plt>
  4052b8:	mov	x0, x19
  4052bc:	bl	4029d0 <strlen@plt>
  4052c0:	sub	x0, x0, #0x1
  4052c4:	ldrsb	w1, [x19, x0]
  4052c8:	cmp	w1, #0xa
  4052cc:	b.eq	405378 <ferror@plt+0x21e8>  // b.none
  4052d0:	mov	x0, x19
  4052d4:	bl	402db0 <strdup@plt>
  4052d8:	cbz	x0, 4053a0 <ferror@plt+0x2210>
  4052dc:	ldr	x19, [sp, #16]
  4052e0:	ldp	x29, x30, [sp], #176
  4052e4:	ret
  4052e8:	cmp	w0, #0x4
  4052ec:	b.ne	405380 <ferror@plt+0x21f0>  // b.any
  4052f0:	add	x19, sp, #0x70
  4052f4:	add	x0, sp, #0x28
  4052f8:	mov	x2, x19
  4052fc:	mov	x3, #0x40                  	// #64
  405300:	mov	w1, #0x1                   	// #1
  405304:	bl	408af8 <ferror@plt+0x5968>
  405308:	cbz	w0, 4052d0 <ferror@plt+0x2140>
  40530c:	mov	w2, #0x5                   	// #5
  405310:	adrp	x1, 409000 <ferror@plt+0x5e70>
  405314:	mov	x0, #0x0                   	// #0
  405318:	add	x1, x1, #0x4b8
  40531c:	bl	403060 <dcgettext@plt>
  405320:	mov	x1, x0
  405324:	mov	w0, #0x1                   	// #1
  405328:	bl	403080 <errx@plt>
  40532c:	add	x19, sp, #0x70
  405330:	adrp	x1, 41d000 <ferror@plt+0x19e70>
  405334:	add	x1, x1, #0x468
  405338:	mov	x3, x19
  40533c:	add	x1, x1, #0xf0
  405340:	add	x0, sp, #0x28
  405344:	mov	x4, #0x40                  	// #64
  405348:	mov	w2, #0x2                   	// #2
  40534c:	bl	408b88 <ferror@plt+0x59f8>
  405350:	cbz	w0, 4052d0 <ferror@plt+0x2140>
  405354:	b	40530c <ferror@plt+0x217c>
  405358:	add	x19, sp, #0x70
  40535c:	add	x0, sp, #0x28
  405360:	mov	x2, x19
  405364:	mov	x3, #0x40                  	// #64
  405368:	mov	w1, #0x27                  	// #39
  40536c:	bl	408af8 <ferror@plt+0x5968>
  405370:	cbz	w0, 4052d0 <ferror@plt+0x2140>
  405374:	b	40530c <ferror@plt+0x217c>
  405378:	strb	wzr, [x19, x0]
  40537c:	b	4052d0 <ferror@plt+0x2140>
  405380:	mov	w2, #0x5                   	// #5
  405384:	adrp	x1, 409000 <ferror@plt+0x5e70>
  405388:	mov	x0, #0x0                   	// #0
  40538c:	add	x1, x1, #0x4a0
  405390:	bl	403060 <dcgettext@plt>
  405394:	mov	x1, x0
  405398:	mov	w0, #0x1                   	// #1
  40539c:	bl	403080 <errx@plt>
  4053a0:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4053a4:	mov	w0, #0x1                   	// #1
  4053a8:	add	x1, x1, #0x4d8
  4053ac:	bl	403160 <err@plt>
  4053b0:	stp	x29, x30, [sp, #-144]!
  4053b4:	mov	x29, sp
  4053b8:	stp	x19, x20, [sp, #16]
  4053bc:	mov	x19, x1
  4053c0:	stp	x21, x22, [sp, #32]
  4053c4:	mov	x21, x0
  4053c8:	bl	4030d0 <__errno_location@plt>
  4053cc:	str	wzr, [x0]
  4053d0:	mov	x22, x0
  4053d4:	cbz	x19, 405ad8 <ferror@plt+0x2948>
  4053d8:	mov	x0, x19
  4053dc:	bl	402ce0 <getpwnam@plt>
  4053e0:	mov	x19, x0
  4053e4:	cbz	x19, 405b94 <ferror@plt+0x2a04>
  4053e8:	adrp	x5, 41d000 <ferror@plt+0x19e70>
  4053ec:	stp	x27, x28, [sp, #80]
  4053f0:	add	x28, x5, #0x468
  4053f4:	stp	x23, x24, [sp, #48]
  4053f8:	ldr	w20, [x19, #16]
  4053fc:	ldr	w23, [x28, #256]
  405400:	str	w20, [x21, #40]
  405404:	tbz	w23, #4, 405424 <ferror@plt+0x2294>
  405408:	ldr	x1, [x19]
  40540c:	adrp	x0, 409000 <ferror@plt+0x5e70>
  405410:	add	x0, x0, #0x518
  405414:	bl	402e70 <strcmp@plt>
  405418:	cmp	w0, #0x0
  40541c:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  405420:	b.ne	405ae4 <ferror@plt+0x2954>  // b.any
  405424:	tbz	w23, #3, 405440 <ferror@plt+0x22b0>
  405428:	ldr	w0, [x21, #52]
  40542c:	cmp	w0, w20
  405430:	b.hi	405afc <ferror@plt+0x296c>  // b.pmore
  405434:	ldr	w0, [x21, #56]
  405438:	cmp	w0, w20
  40543c:	b.cc	405afc <ferror@plt+0x296c>  // b.lo, b.ul, b.last
  405440:	str	wzr, [x22]
  405444:	ldr	w0, [x19, #20]
  405448:	bl	4030f0 <getgrgid@plt>
  40544c:	str	x0, [sp, #96]
  405450:	cbz	x0, 405b8c <ferror@plt+0x29fc>
  405454:	mov	x1, #0xc8                  	// #200
  405458:	mov	x0, #0x1                   	// #1
  40545c:	bl	402d50 <calloc@plt>
  405460:	mov	x20, x0
  405464:	cbz	x0, 405508 <ferror@plt+0x2378>
  405468:	ldr	x27, [x21]
  40546c:	cbz	x27, 405484 <ferror@plt+0x22f4>
  405470:	ldr	x2, [x19]
  405474:	add	x1, x21, #0x8
  405478:	mov	x0, x21
  40547c:	bl	404918 <ferror@plt+0x1788>
  405480:	mov	x27, x0
  405484:	ldr	x0, [x21, #16]
  405488:	str	x0, [sp, #104]
  40548c:	cbz	x0, 4054a4 <ferror@plt+0x2314>
  405490:	ldr	x2, [x19]
  405494:	add	x1, x21, #0x18
  405498:	add	x0, x21, #0x10
  40549c:	bl	404918 <ferror@plt+0x1788>
  4054a0:	str	x0, [sp, #104]
  4054a4:	bl	402da0 <lckpwdf@plt>
  4054a8:	ldr	x0, [x19]
  4054ac:	bl	402d40 <getspnam@plt>
  4054b0:	mov	x22, x0
  4054b4:	bl	402a50 <ulckpwdf@plt>
  4054b8:	ldr	x0, [x28, #8]
  4054bc:	ldr	w1, [x19, #16]
  4054c0:	str	w1, [x20, #8]
  4054c4:	cbz	x0, 405c08 <ferror@plt+0x2a78>
  4054c8:	adrp	x24, 40a000 <ferror@plt+0x6e70>
  4054cc:	add	x24, x24, #0x680
  4054d0:	adrp	x0, 409000 <ferror@plt+0x5e70>
  4054d4:	add	x0, x0, #0x5a8
  4054d8:	stp	x25, x26, [sp, #64]
  4054dc:	mov	x25, #0x0                   	// #0
  4054e0:	str	x0, [sp, #112]
  4054e4:	nop
  4054e8:	add	x0, x28, #0x10
  4054ec:	ldr	w0, [x0, x25, lsl #2]
  4054f0:	cmp	w0, #0x1a
  4054f4:	b.ls	405520 <ferror@plt+0x2390>  // b.plast
  4054f8:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4054fc:	mov	w0, #0x1                   	// #1
  405500:	add	x1, x1, #0x5b0
  405504:	bl	403160 <err@plt>
  405508:	adrp	x1, 409000 <ferror@plt+0x5e70>
  40550c:	mov	x2, #0xc8                  	// #200
  405510:	add	x1, x1, #0x3f8
  405514:	mov	w0, #0x1                   	// #1
  405518:	stp	x25, x26, [sp, #64]
  40551c:	bl	403160 <err@plt>
  405520:	ldrh	w0, [x24, w0, uxtw #1]
  405524:	adr	x1, 405530 <ferror@plt+0x23a0>
  405528:	add	x0, x1, w0, sxth #2
  40552c:	br	x0
  405530:	ldr	x0, [x19]
  405534:	str	wzr, [sp, #140]
  405538:	str	xzr, [x20, #56]
  40553c:	add	x3, sp, #0x8c
  405540:	ldr	w1, [x19, #20]
  405544:	mov	x2, #0x0                   	// #0
  405548:	str	xzr, [x20, #64]
  40554c:	bl	402f50 <getgrouplist@plt>
  405550:	ldr	w23, [sp, #140]
  405554:	cbz	w23, 405c14 <ferror@plt+0x2a84>
  405558:	sbfiz	x23, x23, #2, #32
  40555c:	mov	x0, #0x1                   	// #1
  405560:	mov	x1, x23
  405564:	bl	402d50 <calloc@plt>
  405568:	cmp	x0, #0x0
  40556c:	mov	x2, x0
  405570:	ccmp	x23, #0x0, #0x4, eq  // eq = none
  405574:	b.ne	405b24 <ferror@plt+0x2994>  // b.any
  405578:	ldr	w1, [x19, #20]
  40557c:	add	x3, sp, #0x8c
  405580:	ldr	x0, [x19]
  405584:	str	x2, [x20, #56]
  405588:	bl	402f50 <getgrouplist@plt>
  40558c:	cmn	w0, #0x1
  405590:	b.eq	405c14 <ferror@plt+0x2a84>  // b.none
  405594:	ldrsw	x3, [sp, #140]
  405598:	str	x3, [x20, #64]
  40559c:	cbz	x3, 4055e0 <ferror@plt+0x2450>
  4055a0:	ldr	x7, [x20, #56]
  4055a4:	mov	x1, #0x0                   	// #0
  4055a8:	ldr	w6, [x19, #20]
  4055ac:	mov	x0, x7
  4055b0:	b	4055c4 <ferror@plt+0x2434>
  4055b4:	add	x1, x1, #0x1
  4055b8:	add	x0, x0, #0x4
  4055bc:	cmp	x3, x1
  4055c0:	b.eq	405be8 <ferror@plt+0x2a58>  // b.none
  4055c4:	ldr	w2, [x0]
  4055c8:	cmp	w2, w6
  4055cc:	b.ne	4055b4 <ferror@plt+0x2424>  // b.any
  4055d0:	sub	x3, x3, #0x1
  4055d4:	ldr	w1, [x7, x3, lsl #2]
  4055d8:	str	x3, [x20, #64]
  4055dc:	str	w1, [x0]
  4055e0:	ldr	x0, [x28, #8]
  4055e4:	add	x25, x25, #0x1
  4055e8:	cmp	x0, x25
  4055ec:	b.hi	4054e8 <ferror@plt+0x2358>  // b.pmore
  4055f0:	ldp	x23, x24, [sp, #48]
  4055f4:	ldp	x25, x26, [sp, #64]
  4055f8:	ldp	x27, x28, [sp, #80]
  4055fc:	mov	x0, x20
  405600:	ldp	x19, x20, [sp, #16]
  405604:	ldp	x21, x22, [sp, #32]
  405608:	ldp	x29, x30, [sp], #144
  40560c:	ret
  405610:	cbz	x22, 4055e0 <ferror@plt+0x2450>
  405614:	ldr	x1, [x22, #56]
  405618:	tbnz	x1, #63, 4055e0 <ferror@plt+0x2450>
  40561c:	mov	x3, #0x5180                	// #20864
  405620:	ldr	w0, [x21, #80]
  405624:	movk	x3, #0x1, lsl #16
  405628:	mov	w2, #0x4                   	// #4
  40562c:	cmp	w0, #0x3
  405630:	mul	x1, x1, x3
  405634:	csel	w0, w0, w2, ne  // ne = any
  405638:	bl	405260 <ferror@plt+0x20d0>
  40563c:	str	x0, [x20, #88]
  405640:	b	4055e0 <ferror@plt+0x2450>
  405644:	cbz	x22, 4055e0 <ferror@plt+0x2450>
  405648:	ldr	x2, [x22, #32]
  40564c:	cmp	x2, #0x0
  405650:	b.le	4055e0 <ferror@plt+0x2450>
  405654:	add	x0, x20, #0x68
  405658:	adrp	x1, 409000 <ferror@plt+0x5e70>
  40565c:	add	x1, x1, #0x5a0
  405660:	bl	4047e0 <ferror@plt+0x1650>
  405664:	b	4055e0 <ferror@plt+0x2450>
  405668:	cbz	x22, 4055e0 <ferror@plt+0x2450>
  40566c:	ldr	x2, [x22, #24]
  405670:	cmp	x2, #0x0
  405674:	b.le	4055e0 <ferror@plt+0x2450>
  405678:	add	x0, x20, #0x60
  40567c:	adrp	x1, 409000 <ferror@plt+0x5e70>
  405680:	add	x1, x1, #0x5a0
  405684:	bl	4047e0 <ferror@plt+0x1650>
  405688:	b	4055e0 <ferror@plt+0x2450>
  40568c:	cbz	x22, 405b38 <ferror@plt+0x29a8>
  405690:	ldr	x0, [x22, #8]
  405694:	ldrsb	w0, [x0]
  405698:	cbnz	w0, 4055e0 <ferror@plt+0x2450>
  40569c:	mov	w0, #0x1                   	// #1
  4056a0:	str	w0, [x20, #40]
  4056a4:	b	4055e0 <ferror@plt+0x2450>
  4056a8:	cbz	x22, 405b74 <ferror@plt+0x29e4>
  4056ac:	ldr	x0, [x22, #8]
  4056b0:	ldrsb	w1, [x0]
  4056b4:	cmp	w1, #0x21
  4056b8:	b.ne	4055e0 <ferror@plt+0x2450>  // b.any
  4056bc:	add	x0, x0, #0x1
  4056c0:	bl	4049d8 <ferror@plt+0x1848>
  4056c4:	cbz	w0, 4055e0 <ferror@plt+0x2450>
  4056c8:	mov	w0, #0x1                   	// #1
  4056cc:	str	w0, [x20, #48]
  4056d0:	b	4055e0 <ferror@plt+0x2450>
  4056d4:	ldr	x0, [x19, #40]
  4056d8:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4056dc:	add	x1, x1, #0x570
  4056e0:	bl	403050 <strstr@plt>
  4056e4:	cbz	x0, 405b4c <ferror@plt+0x29bc>
  4056e8:	mov	w0, #0x1                   	// #1
  4056ec:	str	w0, [x20, #44]
  4056f0:	ldr	x0, [x28, #8]
  4056f4:	add	x25, x25, #0x1
  4056f8:	cmp	x0, x25
  4056fc:	b.hi	4054e8 <ferror@plt+0x2358>  // b.pmore
  405700:	b	4055f0 <ferror@plt+0x2460>
  405704:	ldr	x0, [x19, #40]
  405708:	cbz	x0, 405c5c <ferror@plt+0x2acc>
  40570c:	bl	402db0 <strdup@plt>
  405710:	cbz	x0, 405c80 <ferror@plt+0x2af0>
  405714:	str	x0, [x20, #168]
  405718:	add	x25, x25, #0x1
  40571c:	ldr	x0, [x28, #8]
  405720:	cmp	x0, x25
  405724:	b.hi	4054e8 <ferror@plt+0x2358>  // b.pmore
  405728:	b	4055f0 <ferror@plt+0x2460>
  40572c:	ldr	x0, [x19, #32]
  405730:	cbz	x0, 405c5c <ferror@plt+0x2acc>
  405734:	bl	402db0 <strdup@plt>
  405738:	cbz	x0, 405c80 <ferror@plt+0x2af0>
  40573c:	str	x0, [x20, #160]
  405740:	add	x25, x25, #0x1
  405744:	ldr	x0, [x28, #8]
  405748:	cmp	x0, x25
  40574c:	b.hi	4054e8 <ferror@plt+0x2358>  // b.pmore
  405750:	b	4055f0 <ferror@plt+0x2460>
  405754:	ldr	x0, [x19, #24]
  405758:	cbz	x0, 405c5c <ferror@plt+0x2acc>
  40575c:	bl	402db0 <strdup@plt>
  405760:	cbz	x0, 405c80 <ferror@plt+0x2af0>
  405764:	str	x0, [x20, #32]
  405768:	add	x25, x25, #0x1
  40576c:	ldr	x0, [x28, #8]
  405770:	cmp	x0, x25
  405774:	b.hi	4054e8 <ferror@plt+0x2358>  // b.pmore
  405778:	b	4055f0 <ferror@plt+0x2460>
  40577c:	ldr	w0, [x19, #16]
  405780:	add	x25, x25, #0x1
  405784:	str	w0, [x20, #8]
  405788:	ldr	x0, [x28, #8]
  40578c:	cmp	x0, x25
  405790:	b.hi	4054e8 <ferror@plt+0x2358>  // b.pmore
  405794:	b	4055f0 <ferror@plt+0x2460>
  405798:	ldr	x0, [x19]
  40579c:	cbz	x0, 405c5c <ferror@plt+0x2acc>
  4057a0:	bl	402db0 <strdup@plt>
  4057a4:	cbz	x0, 405c80 <ferror@plt+0x2af0>
  4057a8:	str	x0, [x20]
  4057ac:	add	x25, x25, #0x1
  4057b0:	ldr	x0, [x28, #8]
  4057b4:	cmp	x0, x25
  4057b8:	b.hi	4054e8 <ferror@plt+0x2358>  // b.pmore
  4057bc:	b	4055f0 <ferror@plt+0x2460>
  4057c0:	ldr	w0, [x19, #20]
  4057c4:	add	x25, x25, #0x1
  4057c8:	str	w0, [x20, #24]
  4057cc:	ldr	x0, [x28, #8]
  4057d0:	cmp	x0, x25
  4057d4:	b.hi	4054e8 <ferror@plt+0x2358>  // b.pmore
  4057d8:	b	4055f0 <ferror@plt+0x2460>
  4057dc:	ldr	x0, [sp, #96]
  4057e0:	ldr	x0, [x0]
  4057e4:	cbz	x0, 405c5c <ferror@plt+0x2acc>
  4057e8:	bl	402db0 <strdup@plt>
  4057ec:	cbz	x0, 405c80 <ferror@plt+0x2af0>
  4057f0:	str	x0, [x20, #16]
  4057f4:	add	x25, x25, #0x1
  4057f8:	ldr	x0, [x28, #8]
  4057fc:	cmp	x0, x25
  405800:	b.hi	4054e8 <ferror@plt+0x2358>  // b.pmore
  405804:	b	4055f0 <ferror@plt+0x2460>
  405808:	cbz	x22, 405b44 <ferror@plt+0x29b4>
  40580c:	ldr	x2, [x22, #8]
  405810:	mov	w3, #0x2a                  	// #42
  405814:	mov	x1, x2
  405818:	ldrsb	w0, [x1], #1
  40581c:	cmp	w0, #0x21
  405820:	ccmp	w0, w3, #0x4, ne  // ne = any
  405824:	b.ne	405838 <ferror@plt+0x26a8>  // b.any
  405828:	add	x3, x2, #0x2
  40582c:	ldrsb	w0, [x2, #1]
  405830:	mov	x2, x1
  405834:	mov	x1, x3
  405838:	cmp	w0, #0x24
  40583c:	mov	x0, #0x0                   	// #0
  405840:	b.ne	405890 <ferror@plt+0x2700>  // b.any
  405844:	ldrsb	w3, [x2, #1]
  405848:	cmp	w3, #0x35
  40584c:	b.eq	405bfc <ferror@plt+0x2a6c>  // b.none
  405850:	b.gt	405bac <ferror@plt+0x2a1c>
  405854:	cmp	w3, #0x31
  405858:	b.eq	405bf0 <ferror@plt+0x2a60>  // b.none
  40585c:	cmp	w3, #0x32
  405860:	b.ne	405890 <ferror@plt+0x2700>  // b.any
  405864:	ldrsb	w3, [x2, #2]
  405868:	mov	w6, #0x79                  	// #121
  40586c:	adrp	x0, 409000 <ferror@plt+0x5e70>
  405870:	add	x0, x0, #0x508
  405874:	cmp	w3, #0x61
  405878:	add	x1, x2, #0x2
  40587c:	ccmp	w3, w6, #0x4, ne  // ne = any
  405880:	csel	x0, x0, xzr, eq  // eq = none
  405884:	ldrsb	w1, [x1, #1]
  405888:	cmp	w1, #0x24
  40588c:	csel	x0, x0, xzr, eq  // eq = none
  405890:	str	x0, [x20, #112]
  405894:	ldr	x0, [x28, #8]
  405898:	add	x25, x25, #0x1
  40589c:	cmp	x0, x25
  4058a0:	b.hi	4054e8 <ferror@plt+0x2358>  // b.pmore
  4058a4:	b	4055f0 <ferror@plt+0x2460>
  4058a8:	cbz	x22, 405b80 <ferror@plt+0x29f0>
  4058ac:	ldr	x0, [x22, #8]
  4058b0:	mov	w2, #0x2a                  	// #42
  4058b4:	ldrsb	w1, [x0]
  4058b8:	cmp	w1, #0x21
  4058bc:	ccmp	w1, w2, #0x4, ne  // ne = any
  4058c0:	b.ne	4055e0 <ferror@plt+0x2450>  // b.any
  4058c4:	add	x0, x0, #0x1
  4058c8:	bl	4049d8 <ferror@plt+0x1848>
  4058cc:	cbnz	w0, 4055e0 <ferror@plt+0x2450>
  4058d0:	mov	w0, #0x1                   	// #1
  4058d4:	str	w0, [x20, #52]
  4058d8:	b	4055e0 <ferror@plt+0x2450>
  4058dc:	ldr	w23, [x19, #16]
  4058e0:	bl	409000 <ferror@plt+0x5e70>
  4058e4:	add	x1, x20, #0xc0
  4058e8:	mov	x26, x0
  4058ec:	str	x1, [sp, #120]
  4058f0:	mov	w1, w23
  4058f4:	mov	w23, #0x0                   	// #0
  4058f8:	bl	4090b0 <ferror@plt+0x5f20>
  4058fc:	b	405904 <ferror@plt+0x2774>
  405900:	add	w23, w23, #0x1
  405904:	add	x1, sp, #0x8c
  405908:	mov	x0, x26
  40590c:	bl	4090c8 <ferror@plt+0x5f38>
  405910:	cbz	w0, 405900 <ferror@plt+0x2770>
  405914:	mov	x0, x26
  405918:	bl	409060 <ferror@plt+0x5ed0>
  40591c:	ldp	x1, x0, [sp, #112]
  405920:	mov	w2, w23
  405924:	add	x25, x25, #0x1
  405928:	bl	4047e0 <ferror@plt+0x1650>
  40592c:	ldr	x0, [x28, #8]
  405930:	cmp	x0, x25
  405934:	b.hi	4054e8 <ferror@plt+0x2358>  // b.pmore
  405938:	b	4055f0 <ferror@plt+0x2460>
  40593c:	cbz	x22, 4055e0 <ferror@plt+0x2450>
  405940:	ldr	x3, [x22, #16]
  405944:	mov	x1, #0x5180                	// #20864
  405948:	movk	x1, #0x1, lsl #16
  40594c:	ldr	w0, [x21, #80]
  405950:	mov	w2, #0x4                   	// #4
  405954:	add	x25, x25, #0x1
  405958:	mul	x1, x3, x1
  40595c:	cmp	w0, #0x3
  405960:	csel	w0, w0, w2, ne  // ne = any
  405964:	bl	405260 <ferror@plt+0x20d0>
  405968:	str	x0, [x20, #72]
  40596c:	ldr	x0, [x28, #8]
  405970:	cmp	x0, x25
  405974:	b.hi	4054e8 <ferror@plt+0x2358>  // b.pmore
  405978:	b	4055f0 <ferror@plt+0x2460>
  40597c:	cbz	x22, 4055e0 <ferror@plt+0x2450>
  405980:	ldr	x2, [x22, #40]
  405984:	tbnz	x2, #63, 4055e0 <ferror@plt+0x2450>
  405988:	add	x0, x20, #0x50
  40598c:	adrp	x1, 409000 <ferror@plt+0x5e70>
  405990:	add	x1, x1, #0x5a0
  405994:	bl	4047e0 <ferror@plt+0x1650>
  405998:	b	4055e0 <ferror@plt+0x2450>
  40599c:	mov	w1, #0x0                   	// #0
  4059a0:	mov	x0, x19
  4059a4:	bl	4062e0 <ferror@plt+0x3150>
  4059a8:	cmn	w0, #0x1
  4059ac:	mov	w1, #0x2                   	// #2
  4059b0:	csel	w0, w0, w1, ne  // ne = any
  4059b4:	str	w0, [x20, #184]
  4059b8:	add	x25, x25, #0x1
  4059bc:	ldr	x0, [x28, #8]
  4059c0:	cmp	x0, x25
  4059c4:	b.hi	4054e8 <ferror@plt+0x2358>  // b.pmore
  4059c8:	b	4055f0 <ferror@plt+0x2460>
  4059cc:	ldr	x23, [sp, #104]
  4059d0:	cbz	x23, 4055e0 <ferror@plt+0x2450>
  4059d4:	mov	x0, #0x21                  	// #33
  4059d8:	bl	402c30 <malloc@plt>
  4059dc:	cbz	x0, 405c34 <ferror@plt+0x2aa4>
  4059e0:	str	x0, [x20, #152]
  4059e4:	add	x25, x25, #0x1
  4059e8:	ldp	x2, x3, [x23, #8]
  4059ec:	stp	x2, x3, [x0]
  4059f0:	ldp	x2, x3, [x23, #24]
  4059f4:	stp	x2, x3, [x0, #16]
  4059f8:	strb	wzr, [x0, #32]
  4059fc:	ldr	x0, [x28, #8]
  405a00:	cmp	x0, x25
  405a04:	b.hi	4054e8 <ferror@plt+0x2358>  // b.pmore
  405a08:	b	4055f0 <ferror@plt+0x2460>
  405a0c:	ldr	x1, [sp, #104]
  405a10:	cbz	x1, 4055e0 <ferror@plt+0x2450>
  405a14:	ldr	w0, [x21, #80]
  405a18:	add	x25, x25, #0x1
  405a1c:	ldr	x1, [x1, #344]
  405a20:	bl	405260 <ferror@plt+0x20d0>
  405a24:	str	x0, [x20, #144]
  405a28:	ldr	x0, [x28, #8]
  405a2c:	cmp	x0, x25
  405a30:	b.hi	4054e8 <ferror@plt+0x2358>  // b.pmore
  405a34:	b	4055f0 <ferror@plt+0x2460>
  405a38:	cbz	x27, 4055e0 <ferror@plt+0x2450>
  405a3c:	mov	x0, #0x101                 	// #257
  405a40:	bl	402c30 <malloc@plt>
  405a44:	mov	x23, x0
  405a48:	cbz	x0, 405c48 <ferror@plt+0x2ab8>
  405a4c:	str	x0, [x20, #136]
  405a50:	add	x1, x27, #0x4c
  405a54:	mov	x2, #0x100                 	// #256
  405a58:	add	x25, x25, #0x1
  405a5c:	bl	402960 <memcpy@plt>
  405a60:	strb	wzr, [x23, #256]
  405a64:	ldr	x0, [x28, #8]
  405a68:	cmp	x0, x25
  405a6c:	b.hi	4054e8 <ferror@plt+0x2358>  // b.pmore
  405a70:	b	4055f0 <ferror@plt+0x2460>
  405a74:	cbz	x27, 4055e0 <ferror@plt+0x2450>
  405a78:	mov	x0, #0x21                  	// #33
  405a7c:	bl	402c30 <malloc@plt>
  405a80:	cbz	x0, 405c34 <ferror@plt+0x2aa4>
  405a84:	str	x0, [x20, #128]
  405a88:	add	x25, x25, #0x1
  405a8c:	ldp	x2, x3, [x27, #8]
  405a90:	stp	x2, x3, [x0]
  405a94:	ldp	x2, x3, [x27, #24]
  405a98:	stp	x2, x3, [x0, #16]
  405a9c:	strb	wzr, [x0, #32]
  405aa0:	ldr	x0, [x28, #8]
  405aa4:	cmp	x0, x25
  405aa8:	b.hi	4054e8 <ferror@plt+0x2358>  // b.pmore
  405aac:	b	4055f0 <ferror@plt+0x2460>
  405ab0:	cbz	x27, 4055e0 <ferror@plt+0x2450>
  405ab4:	ldr	w0, [x21, #80]
  405ab8:	add	x25, x25, #0x1
  405abc:	ldr	x1, [x27, #344]
  405ac0:	bl	405260 <ferror@plt+0x20d0>
  405ac4:	str	x0, [x20, #120]
  405ac8:	ldr	x0, [x28, #8]
  405acc:	cmp	x0, x25
  405ad0:	b.hi	4054e8 <ferror@plt+0x2358>  // b.pmore
  405ad4:	b	4055f0 <ferror@plt+0x2460>
  405ad8:	bl	403030 <getpwent@plt>
  405adc:	mov	x19, x0
  405ae0:	b	4053e4 <ferror@plt+0x2254>
  405ae4:	ldr	w0, [x21, #44]
  405ae8:	cmp	w0, w20
  405aec:	b.hi	405afc <ferror@plt+0x296c>  // b.pmore
  405af0:	ldr	w0, [x21, #48]
  405af4:	cmp	w0, w20
  405af8:	b.cs	405440 <ferror@plt+0x22b0>  // b.hs, b.nlast
  405afc:	mov	w0, #0xb                   	// #11
  405b00:	mov	x20, #0x0                   	// #0
  405b04:	ldp	x23, x24, [sp, #48]
  405b08:	ldp	x27, x28, [sp, #80]
  405b0c:	str	w0, [x22]
  405b10:	mov	x0, x20
  405b14:	ldp	x19, x20, [sp, #16]
  405b18:	ldp	x21, x22, [sp, #32]
  405b1c:	ldp	x29, x30, [sp], #144
  405b20:	ret
  405b24:	adrp	x1, 409000 <ferror@plt+0x5e70>
  405b28:	mov	x2, x23
  405b2c:	add	x1, x1, #0x3f8
  405b30:	mov	w0, #0x1                   	// #1
  405b34:	bl	403160 <err@plt>
  405b38:	mov	w0, #0x2                   	// #2
  405b3c:	str	w0, [x20, #40]
  405b40:	b	4055e0 <ferror@plt+0x2450>
  405b44:	str	xzr, [x20, #112]
  405b48:	b	4055e0 <ferror@plt+0x2450>
  405b4c:	ldr	w0, [x19, #16]
  405b50:	cbz	w0, 4055e0 <ferror@plt+0x2450>
  405b54:	mov	w1, #0x0                   	// #0
  405b58:	adrp	x0, 409000 <ferror@plt+0x5e70>
  405b5c:	add	x0, x0, #0x578
  405b60:	bl	402e30 <access@plt>
  405b64:	mov	w1, #0x1                   	// #1
  405b68:	cbnz	w0, 405bc8 <ferror@plt+0x2a38>
  405b6c:	str	w1, [x20, #44]
  405b70:	b	4055e0 <ferror@plt+0x2450>
  405b74:	mov	w0, #0x2                   	// #2
  405b78:	str	w0, [x20, #48]
  405b7c:	b	4055e0 <ferror@plt+0x2450>
  405b80:	mov	w0, #0x2                   	// #2
  405b84:	str	w0, [x20, #52]
  405b88:	b	4055e0 <ferror@plt+0x2450>
  405b8c:	ldp	x23, x24, [sp, #48]
  405b90:	ldp	x27, x28, [sp, #80]
  405b94:	mov	x20, #0x0                   	// #0
  405b98:	mov	x0, x20
  405b9c:	ldp	x19, x20, [sp, #16]
  405ba0:	ldp	x21, x22, [sp, #32]
  405ba4:	ldp	x29, x30, [sp], #144
  405ba8:	ret
  405bac:	adrp	x0, 409000 <ferror@plt+0x5e70>
  405bb0:	cmp	w3, #0x36
  405bb4:	add	x0, x0, #0x500
  405bb8:	b.eq	405884 <ferror@plt+0x26f4>  // b.none
  405bbc:	mov	x0, #0x0                   	// #0
  405bc0:	str	x0, [x20, #112]
  405bc4:	b	405894 <ferror@plt+0x2704>
  405bc8:	mov	w1, #0x0                   	// #0
  405bcc:	adrp	x0, 409000 <ferror@plt+0x5e70>
  405bd0:	add	x0, x0, #0x588
  405bd4:	bl	402e30 <access@plt>
  405bd8:	cmp	w0, #0x0
  405bdc:	cset	w1, eq  // eq = none
  405be0:	str	w1, [x20, #44]
  405be4:	b	4055e0 <ferror@plt+0x2450>
  405be8:	add	x0, x7, x3, lsl #2
  405bec:	b	4055d0 <ferror@plt+0x2440>
  405bf0:	adrp	x0, 409000 <ferror@plt+0x5e70>
  405bf4:	add	x0, x0, #0x4f8
  405bf8:	b	405884 <ferror@plt+0x26f4>
  405bfc:	adrp	x0, 409000 <ferror@plt+0x5e70>
  405c00:	add	x0, x0, #0x4f0
  405c04:	b	405884 <ferror@plt+0x26f4>
  405c08:	ldp	x23, x24, [sp, #48]
  405c0c:	ldp	x27, x28, [sp, #80]
  405c10:	b	4055fc <ferror@plt+0x246c>
  405c14:	mov	w2, #0x5                   	// #5
  405c18:	adrp	x1, 409000 <ferror@plt+0x5e70>
  405c1c:	mov	x0, #0x0                   	// #0
  405c20:	add	x1, x1, #0x548
  405c24:	bl	403060 <dcgettext@plt>
  405c28:	mov	x1, x0
  405c2c:	mov	w0, #0x1                   	// #1
  405c30:	bl	403160 <err@plt>
  405c34:	adrp	x1, 409000 <ferror@plt+0x5e70>
  405c38:	mov	x2, #0x21                  	// #33
  405c3c:	add	x1, x1, #0x3f8
  405c40:	mov	w0, #0x1                   	// #1
  405c44:	bl	403160 <err@plt>
  405c48:	adrp	x1, 409000 <ferror@plt+0x5e70>
  405c4c:	mov	x2, #0x101                 	// #257
  405c50:	add	x1, x1, #0x3f8
  405c54:	mov	w0, #0x1                   	// #1
  405c58:	bl	403160 <err@plt>
  405c5c:	adrp	x3, 40a000 <ferror@plt+0x6e70>
  405c60:	add	x3, x3, #0x738
  405c64:	adrp	x1, 409000 <ferror@plt+0x5e70>
  405c68:	adrp	x0, 409000 <ferror@plt+0x5e70>
  405c6c:	add	x3, x3, #0x468
  405c70:	add	x1, x1, #0x528
  405c74:	add	x0, x0, #0x540
  405c78:	mov	w2, #0x4a                  	// #74
  405c7c:	bl	4030c0 <__assert_fail@plt>
  405c80:	adrp	x1, 409000 <ferror@plt+0x5e70>
  405c84:	mov	w0, #0x1                   	// #1
  405c88:	add	x1, x1, #0x4d8
  405c8c:	bl	403160 <err@plt>
  405c90:	stp	x29, x30, [sp, #-48]!
  405c94:	mov	x29, sp
  405c98:	str	x21, [sp, #32]
  405c9c:	adrp	x21, 41d000 <ferror@plt+0x19e70>
  405ca0:	stp	x19, x20, [sp, #16]
  405ca4:	ldr	x20, [x21, #1392]
  405ca8:	cbz	x20, 405cdc <ferror@plt+0x2b4c>
  405cac:	nop
  405cb0:	ldr	x0, [x20, #16]
  405cb4:	mov	x19, x20
  405cb8:	ldr	x20, [x20, #24]
  405cbc:	bl	402f10 <free@plt>
  405cc0:	ldr	x0, [x19]
  405cc4:	bl	402f10 <free@plt>
  405cc8:	ldr	x0, [x19, #8]
  405ccc:	bl	402f10 <free@plt>
  405cd0:	mov	x0, x19
  405cd4:	bl	402f10 <free@plt>
  405cd8:	cbnz	x20, 405cb0 <ferror@plt+0x2b20>
  405cdc:	str	xzr, [x21, #1392]
  405ce0:	ldp	x19, x20, [sp, #16]
  405ce4:	ldr	x21, [sp, #32]
  405ce8:	ldp	x29, x30, [sp], #48
  405cec:	ret
  405cf0:	mov	x12, #0x2040                	// #8256
  405cf4:	sub	sp, sp, x12
  405cf8:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  405cfc:	add	x1, x1, #0xc0
  405d00:	stp	x29, x30, [sp]
  405d04:	mov	x29, sp
  405d08:	stp	x21, x22, [sp, #32]
  405d0c:	mov	x22, x0
  405d10:	stp	x23, x24, [sp, #48]
  405d14:	bl	402c10 <fopen@plt>
  405d18:	adrp	x23, 41d000 <ferror@plt+0x19e70>
  405d1c:	mov	x21, x0
  405d20:	cbz	x0, 405e74 <ferror@plt+0x2ce4>
  405d24:	stp	x19, x20, [sp, #16]
  405d28:	mov	x2, x21
  405d2c:	add	x0, sp, #0x40
  405d30:	mov	w1, #0x2000                	// #8192
  405d34:	bl	403140 <fgets@plt>
  405d38:	cbz	x0, 405e68 <ferror@plt+0x2cd8>
  405d3c:	ldrsb	w19, [sp, #64]
  405d40:	cmp	w19, #0x23
  405d44:	ccmp	w19, #0xa, #0x4, ne  // ne = any
  405d48:	b.eq	405d28 <ferror@plt+0x2b98>  // b.none
  405d4c:	add	x0, sp, #0x40
  405d50:	mov	w1, #0x23                  	// #35
  405d54:	bl	402fc0 <strchr@plt>
  405d58:	cbz	x0, 405e8c <ferror@plt+0x2cfc>
  405d5c:	strb	wzr, [x0]
  405d60:	ldrsb	w19, [sp, #64]
  405d64:	cbz	w19, 405d28 <ferror@plt+0x2b98>
  405d68:	bl	402ea0 <__ctype_b_loc@plt>
  405d6c:	add	x24, sp, #0x40
  405d70:	ldr	x20, [x0]
  405d74:	b	405d80 <ferror@plt+0x2bf0>
  405d78:	ldrsb	w19, [x24, #1]!
  405d7c:	cbz	w19, 405d28 <ferror@plt+0x2b98>
  405d80:	ldrh	w0, [x20, w19, sxtw #1]
  405d84:	tbnz	w0, #13, 405d78 <ferror@plt+0x2be8>
  405d88:	ldrsb	w1, [x24]
  405d8c:	mov	x19, x24
  405d90:	cbnz	w1, 405da0 <ferror@plt+0x2c10>
  405d94:	b	405d28 <ferror@plt+0x2b98>
  405d98:	ldrsb	w1, [x19, #1]!
  405d9c:	cbz	w1, 405ebc <ferror@plt+0x2d2c>
  405da0:	ldrh	w2, [x20, w1, sxtw #1]
  405da4:	cmp	w1, #0x3d
  405da8:	and	w1, w2, #0x2000
  405dac:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  405db0:	b.eq	405d98 <ferror@plt+0x2c08>  // b.none
  405db4:	cmp	x24, x19
  405db8:	b.cc	405edc <ferror@plt+0x2d4c>  // b.lo, b.ul, b.last
  405dbc:	cset	w0, eq  // eq = none
  405dc0:	cbnz	w0, 405d28 <ferror@plt+0x2b98>
  405dc4:	ldrsb	w1, [x19]
  405dc8:	mov	w2, #0x3d                  	// #61
  405dcc:	cbz	w1, 405df0 <ferror@plt+0x2c60>
  405dd0:	ldrh	w0, [x20, w1, sxtw #1]
  405dd4:	cmp	w1, #0x22
  405dd8:	ccmp	w1, w2, #0x4, ne  // ne = any
  405ddc:	and	w0, w0, #0x2000
  405de0:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  405de4:	b.eq	405df0 <ferror@plt+0x2c60>  // b.none
  405de8:	ldrsb	w1, [x19, #1]!
  405dec:	cbnz	w1, 405dd0 <ferror@plt+0x2c40>
  405df0:	mov	x0, x19
  405df4:	bl	4029d0 <strlen@plt>
  405df8:	add	x0, x19, x0
  405dfc:	cmp	x0, x19
  405e00:	b.hi	405f04 <ferror@plt+0x2d74>  // b.pmore
  405e04:	mov	x0, #0x20                  	// #32
  405e08:	bl	402c30 <malloc@plt>
  405e0c:	mov	x20, x0
  405e10:	cbz	x0, 405f7c <ferror@plt+0x2dec>
  405e14:	mov	x0, x24
  405e18:	bl	402db0 <strdup@plt>
  405e1c:	cbz	x0, 405f4c <ferror@plt+0x2dbc>
  405e20:	ldrsb	w2, [x19]
  405e24:	mov	x1, #0x0                   	// #0
  405e28:	str	x0, [x20]
  405e2c:	cbnz	w2, 405f3c <ferror@plt+0x2dac>
  405e30:	str	x1, [x20, #8]
  405e34:	cbz	x22, 405f5c <ferror@plt+0x2dcc>
  405e38:	mov	x0, x22
  405e3c:	bl	402db0 <strdup@plt>
  405e40:	cbz	x0, 405f4c <ferror@plt+0x2dbc>
  405e44:	ldr	x1, [x23, #1392]
  405e48:	stp	x0, x1, [x20, #16]
  405e4c:	mov	x2, x21
  405e50:	add	x0, sp, #0x40
  405e54:	str	x20, [x23, #1392]
  405e58:	mov	w1, #0x2000                	// #8192
  405e5c:	bl	403140 <fgets@plt>
  405e60:	cbnz	x0, 405d3c <ferror@plt+0x2bac>
  405e64:	nop
  405e68:	mov	x0, x21
  405e6c:	bl	402bf0 <fclose@plt>
  405e70:	ldp	x19, x20, [sp, #16]
  405e74:	mov	x12, #0x2040                	// #8256
  405e78:	ldp	x29, x30, [sp]
  405e7c:	ldp	x21, x22, [sp, #32]
  405e80:	ldp	x23, x24, [sp, #48]
  405e84:	add	sp, sp, x12
  405e88:	ret
  405e8c:	add	x0, sp, #0x40
  405e90:	bl	4029d0 <strlen@plt>
  405e94:	cbz	x0, 405d64 <ferror@plt+0x2bd4>
  405e98:	sub	x0, x0, #0x1
  405e9c:	add	x1, sp, #0x40
  405ea0:	ldrsb	w1, [x1, x0]
  405ea4:	cmp	w1, #0xa
  405ea8:	b.ne	405d64 <ferror@plt+0x2bd4>  // b.any
  405eac:	add	x1, sp, #0x40
  405eb0:	strb	wzr, [x1, x0]
  405eb4:	ldrsb	w19, [sp, #64]
  405eb8:	b	405d64 <ferror@plt+0x2bd4>
  405ebc:	cmp	x19, x24
  405ec0:	b.ls	405dbc <ferror@plt+0x2c2c>  // b.plast
  405ec4:	mov	x0, x19
  405ec8:	bl	4029d0 <strlen@plt>
  405ecc:	add	x0, x19, x0
  405ed0:	cmp	x0, x19
  405ed4:	b.ls	405e04 <ferror@plt+0x2c74>  // b.plast
  405ed8:	b	405f04 <ferror@plt+0x2d74>
  405edc:	mov	x1, x19
  405ee0:	strb	wzr, [x1], #1
  405ee4:	ldrsb	w0, [x24]
  405ee8:	mov	x19, x1
  405eec:	cmp	w0, #0x0
  405ef0:	cset	w0, eq  // eq = none
  405ef4:	cmp	x1, x24
  405ef8:	csinc	w0, w0, wzr, ne  // ne = any
  405efc:	cbnz	w0, 405d28 <ferror@plt+0x2b98>
  405f00:	b	405dc4 <ferror@plt+0x2c34>
  405f04:	sub	x0, x0, #0x1
  405f08:	cmp	x0, x19
  405f0c:	b.hi	405f20 <ferror@plt+0x2d90>  // b.pmore
  405f10:	b	405e04 <ferror@plt+0x2c74>
  405f14:	strb	wzr, [x0], #-1
  405f18:	cmp	x0, x19
  405f1c:	b.eq	405e04 <ferror@plt+0x2c74>  // b.none
  405f20:	ldrsb	w1, [x0]
  405f24:	cmp	w1, #0x22
  405f28:	ldrh	w1, [x20, w1, sxtw #1]
  405f2c:	and	w1, w1, #0x2000
  405f30:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  405f34:	b.ne	405f14 <ferror@plt+0x2d84>  // b.any
  405f38:	b	405e04 <ferror@plt+0x2c74>
  405f3c:	mov	x0, x19
  405f40:	bl	402db0 <strdup@plt>
  405f44:	mov	x1, x0
  405f48:	cbnz	x0, 405e30 <ferror@plt+0x2ca0>
  405f4c:	adrp	x1, 409000 <ferror@plt+0x5e70>
  405f50:	mov	w0, #0x1                   	// #1
  405f54:	add	x1, x1, #0x4d8
  405f58:	bl	403160 <err@plt>
  405f5c:	adrp	x3, 40b000 <ferror@plt+0x7e70>
  405f60:	adrp	x1, 409000 <ferror@plt+0x5e70>
  405f64:	adrp	x0, 409000 <ferror@plt+0x5e70>
  405f68:	add	x3, x3, #0x150
  405f6c:	add	x1, x1, #0x528
  405f70:	add	x0, x0, #0x540
  405f74:	mov	w2, #0x4a                  	// #74
  405f78:	bl	4030c0 <__assert_fail@plt>
  405f7c:	adrp	x1, 409000 <ferror@plt+0x5e70>
  405f80:	mov	x2, #0x20                  	// #32
  405f84:	add	x1, x1, #0x3f8
  405f88:	mov	w0, #0x1                   	// #1
  405f8c:	bl	403160 <err@plt>
  405f90:	stp	x29, x30, [sp, #-48]!
  405f94:	mov	x29, sp
  405f98:	str	x21, [sp, #32]
  405f9c:	adrp	x21, 41d000 <ferror@plt+0x19e70>
  405fa0:	stp	x19, x20, [sp, #16]
  405fa4:	mov	x20, x0
  405fa8:	ldr	x19, [x21, #1392]
  405fac:	cbnz	x19, 405fbc <ferror@plt+0x2e2c>
  405fb0:	b	405fe0 <ferror@plt+0x2e50>
  405fb4:	ldr	x19, [x19, #24]
  405fb8:	cbz	x19, 405ffc <ferror@plt+0x2e6c>
  405fbc:	ldr	x1, [x19]
  405fc0:	mov	x0, x20
  405fc4:	bl	402d70 <strcasecmp@plt>
  405fc8:	cbnz	w0, 405fb4 <ferror@plt+0x2e24>
  405fcc:	mov	x0, x19
  405fd0:	ldp	x19, x20, [sp, #16]
  405fd4:	ldr	x21, [sp, #32]
  405fd8:	ldp	x29, x30, [sp], #48
  405fdc:	ret
  405fe0:	add	x0, x21, #0x570
  405fe4:	ldr	x1, [x0, #8]
  405fe8:	cbz	x1, 406014 <ferror@plt+0x2e84>
  405fec:	ldr	x0, [x0, #16]
  405ff0:	blr	x1
  405ff4:	ldr	x19, [x21, #1392]
  405ff8:	cbnz	x19, 405fbc <ferror@plt+0x2e2c>
  405ffc:	mov	x19, #0x0                   	// #0
  406000:	mov	x0, x19
  406004:	ldp	x19, x20, [sp, #16]
  406008:	ldr	x21, [sp, #32]
  40600c:	ldp	x29, x30, [sp], #48
  406010:	ret
  406014:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  406018:	add	x0, x0, #0xc8
  40601c:	bl	405cf0 <ferror@plt+0x2b60>
  406020:	b	405ff4 <ferror@plt+0x2e64>
  406024:	nop
  406028:	adrp	x2, 41d000 <ferror@plt+0x19e70>
  40602c:	add	x2, x2, #0x570
  406030:	stp	x0, x1, [x2, #8]
  406034:	ret
  406038:	stp	x29, x30, [sp, #-32]!
  40603c:	mov	x29, sp
  406040:	str	x19, [sp, #16]
  406044:	mov	w19, w1
  406048:	bl	405f90 <ferror@plt+0x2e00>
  40604c:	cbz	x0, 40606c <ferror@plt+0x2edc>
  406050:	ldr	x0, [x0, #8]
  406054:	cbz	x0, 40606c <ferror@plt+0x2edc>
  406058:	adrp	x1, 40a000 <ferror@plt+0x6e70>
  40605c:	add	x1, x1, #0x638
  406060:	bl	402d70 <strcasecmp@plt>
  406064:	cmp	w0, #0x0
  406068:	cset	w19, eq  // eq = none
  40606c:	mov	w0, w19
  406070:	ldr	x19, [sp, #16]
  406074:	ldp	x29, x30, [sp], #32
  406078:	ret
  40607c:	nop
  406080:	stp	x29, x30, [sp, #-80]!
  406084:	mov	x29, sp
  406088:	stp	x21, x22, [sp, #32]
  40608c:	mov	x22, x0
  406090:	str	x23, [sp, #48]
  406094:	mov	x23, x1
  406098:	bl	405f90 <ferror@plt+0x2e00>
  40609c:	str	xzr, [sp, #72]
  4060a0:	cbz	x0, 406148 <ferror@plt+0x2fb8>
  4060a4:	ldr	x21, [x0, #8]
  4060a8:	stp	x19, x20, [sp, #16]
  4060ac:	mov	x20, x0
  4060b0:	cbz	x21, 40615c <ferror@plt+0x2fcc>
  4060b4:	bl	4030d0 <__errno_location@plt>
  4060b8:	mov	x19, x0
  4060bc:	add	x1, sp, #0x48
  4060c0:	mov	x0, x21
  4060c4:	mov	w2, #0x0                   	// #0
  4060c8:	str	wzr, [x19]
  4060cc:	bl	4029c0 <strtoul@plt>
  4060d0:	ldr	x1, [sp, #72]
  4060d4:	cbz	x1, 4060e8 <ferror@plt+0x2f58>
  4060d8:	ldrsb	w1, [x1]
  4060dc:	cbnz	w1, 4060e8 <ferror@plt+0x2f58>
  4060e0:	ldr	w1, [x19]
  4060e4:	cbz	w1, 406174 <ferror@plt+0x2fe4>
  4060e8:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4060ec:	mov	w2, #0x5                   	// #5
  4060f0:	add	x1, x1, #0xd8
  4060f4:	mov	x0, #0x0                   	// #0
  4060f8:	bl	403060 <dcgettext@plt>
  4060fc:	mov	x21, x0
  406100:	adrp	x1, 41d000 <ferror@plt+0x19e70>
  406104:	ldr	x19, [x1, #1392]
  406108:	cbnz	x19, 406118 <ferror@plt+0x2f88>
  40610c:	b	40612c <ferror@plt+0x2f9c>
  406110:	ldr	x19, [x19, #24]
  406114:	cbz	x19, 40612c <ferror@plt+0x2f9c>
  406118:	ldr	x1, [x19]
  40611c:	mov	x0, x22
  406120:	bl	402d70 <strcasecmp@plt>
  406124:	cbnz	w0, 406110 <ferror@plt+0x2f80>
  406128:	ldr	x19, [x19, #16]
  40612c:	mov	x2, x19
  406130:	ldr	x4, [x20, #8]
  406134:	mov	x3, x22
  406138:	mov	x1, x21
  40613c:	mov	w0, #0x5                   	// #5
  406140:	bl	4029f0 <syslog@plt>
  406144:	ldp	x19, x20, [sp, #16]
  406148:	mov	x0, x23
  40614c:	ldp	x21, x22, [sp, #32]
  406150:	ldr	x23, [sp, #48]
  406154:	ldp	x29, x30, [sp], #80
  406158:	ret
  40615c:	mov	x0, x23
  406160:	ldp	x19, x20, [sp, #16]
  406164:	ldp	x21, x22, [sp, #32]
  406168:	ldr	x23, [sp, #48]
  40616c:	ldp	x29, x30, [sp], #80
  406170:	ret
  406174:	mov	x23, x0
  406178:	ldp	x19, x20, [sp, #16]
  40617c:	b	406148 <ferror@plt+0x2fb8>
  406180:	stp	x29, x30, [sp, #-32]!
  406184:	mov	x29, sp
  406188:	str	x19, [sp, #16]
  40618c:	mov	x19, x1
  406190:	bl	405f90 <ferror@plt+0x2e00>
  406194:	cbz	x0, 4061b8 <ferror@plt+0x3028>
  406198:	ldr	x0, [x0, #8]
  40619c:	adrp	x1, 409000 <ferror@plt+0x5e70>
  4061a0:	add	x1, x1, #0x658
  4061a4:	cmp	x0, #0x0
  4061a8:	csel	x0, x1, x0, eq  // eq = none
  4061ac:	ldr	x19, [sp, #16]
  4061b0:	ldp	x29, x30, [sp], #32
  4061b4:	ret
  4061b8:	mov	x0, x19
  4061bc:	ldr	x19, [sp, #16]
  4061c0:	ldp	x29, x30, [sp], #32
  4061c4:	ret
  4061c8:	stp	x29, x30, [sp, #-48]!
  4061cc:	mov	x29, sp
  4061d0:	stp	x19, x20, [sp, #16]
  4061d4:	mov	x19, x0
  4061d8:	mov	x0, x1
  4061dc:	stp	x21, x22, [sp, #32]
  4061e0:	mov	x22, x2
  4061e4:	bl	405f90 <ferror@plt+0x2e00>
  4061e8:	cbz	x0, 406268 <ferror@plt+0x30d8>
  4061ec:	ldr	x20, [x0, #8]
  4061f0:	cbz	x20, 406274 <ferror@plt+0x30e4>
  4061f4:	mov	x0, x20
  4061f8:	mov	w1, #0x3d                  	// #61
  4061fc:	bl	402fc0 <strchr@plt>
  406200:	mov	x21, x0
  406204:	cbz	x0, 40624c <ferror@plt+0x30bc>
  406208:	mov	x0, x19
  40620c:	bl	4029d0 <strlen@plt>
  406210:	mov	x1, x19
  406214:	mov	x2, x0
  406218:	mov	x0, x20
  40621c:	bl	402c60 <strncmp@plt>
  406220:	cbnz	w0, 40624c <ferror@plt+0x30bc>
  406224:	ldrsb	w0, [x21, #1]
  406228:	cbz	w0, 40624c <ferror@plt+0x30bc>
  40622c:	add	x20, x21, #0x1
  406230:	cmp	w0, #0x22
  406234:	b.ne	40624c <ferror@plt+0x30bc>  // b.any
  406238:	ldrsb	w0, [x21, #2]
  40623c:	add	x20, x21, #0x2
  406240:	cbnz	w0, 40624c <ferror@plt+0x30bc>
  406244:	cbz	x22, 406298 <ferror@plt+0x3108>
  406248:	mov	x20, x22
  40624c:	mov	x1, x20
  406250:	mov	x0, x19
  406254:	ldp	x19, x20, [sp, #16]
  406258:	mov	w2, #0x1                   	// #1
  40625c:	ldp	x21, x22, [sp, #32]
  406260:	ldp	x29, x30, [sp], #48
  406264:	b	402ae0 <setenv@plt>
  406268:	cbz	x22, 406298 <ferror@plt+0x3108>
  40626c:	mov	x20, x22
  406270:	b	4061f4 <ferror@plt+0x3064>
  406274:	adrp	x20, 409000 <ferror@plt+0x5e70>
  406278:	add	x20, x20, #0x658
  40627c:	mov	x1, x20
  406280:	mov	x0, x19
  406284:	ldp	x19, x20, [sp, #16]
  406288:	mov	w2, #0x1                   	// #1
  40628c:	ldp	x21, x22, [sp, #32]
  406290:	ldp	x29, x30, [sp], #48
  406294:	b	402ae0 <setenv@plt>
  406298:	mov	w0, #0xffffffff            	// #-1
  40629c:	ldp	x19, x20, [sp, #16]
  4062a0:	ldp	x21, x22, [sp, #32]
  4062a4:	ldp	x29, x30, [sp], #48
  4062a8:	ret
  4062ac:	nop
  4062b0:	stp	x29, x30, [sp, #-16]!
  4062b4:	mov	x29, sp
  4062b8:	bl	402c40 <open@plt>
  4062bc:	mov	w1, w0
  4062c0:	cmn	w0, #0x1
  4062c4:	b.eq	4062d0 <ferror@plt+0x3140>  // b.none
  4062c8:	bl	402df0 <close@plt>
  4062cc:	mov	w1, #0x0                   	// #0
  4062d0:	mov	w0, w1
  4062d4:	ldp	x29, x30, [sp], #16
  4062d8:	ret
  4062dc:	nop
  4062e0:	mov	x12, #0x20f0                	// #8432
  4062e4:	sub	sp, sp, x12
  4062e8:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  4062ec:	add	x2, x2, #0x150
  4062f0:	stp	x29, x30, [sp]
  4062f4:	mov	x29, sp
  4062f8:	ldp	x4, x5, [x2, #8]
  4062fc:	stp	x23, x24, [sp, #48]
  406300:	mov	w23, w1
  406304:	ldr	x1, [x2, #24]
  406308:	stp	x19, x20, [sp, #16]
  40630c:	mov	x20, x0
  406310:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  406314:	add	x0, x0, #0x108
  406318:	stp	x21, x22, [sp, #32]
  40631c:	stp	x4, x5, [sp, #88]
  406320:	str	x1, [sp, #104]
  406324:	bl	405f90 <ferror@plt+0x2e00>
  406328:	cbz	x0, 406560 <ferror@plt+0x33d0>
  40632c:	ldr	x19, [x0, #8]
  406330:	cbz	x19, 4064dc <ferror@plt+0x334c>
  406334:	ldrsb	w0, [x19]
  406338:	cbz	w0, 4064dc <ferror@plt+0x334c>
  40633c:	str	x25, [sp, #64]
  406340:	str	xzr, [sp, #96]
  406344:	adrp	x24, 40b000 <ferror@plt+0x7e70>
  406348:	add	x22, sp, #0x58
  40634c:	add	x24, x24, #0x118
  406350:	cmp	w0, #0x2f
  406354:	b.eq	4063f0 <ferror@plt+0x3260>  // b.none
  406358:	ldr	x21, [x20, #32]
  40635c:	mov	x0, x21
  406360:	bl	4029d0 <strlen@plt>
  406364:	add	x0, x0, #0xa
  406368:	cmp	x0, #0x2, lsl #12
  40636c:	b.hi	4063dc <ferror@plt+0x324c>  // b.pmore
  406370:	mov	x3, x19
  406374:	mov	x2, x21
  406378:	mov	x1, x24
  40637c:	add	x0, sp, #0xf0
  406380:	bl	402b00 <sprintf@plt>
  406384:	cbz	w23, 406500 <ferror@plt+0x3370>
  406388:	bl	402b10 <getuid@plt>
  40638c:	mov	w25, w0
  406390:	bl	402a60 <getegid@plt>
  406394:	mov	w19, w0
  406398:	ldr	w1, [x20, #20]
  40639c:	mov	w0, #0xffffffff            	// #-1
  4063a0:	bl	402f90 <setregid@plt>
  4063a4:	cbz	w0, 4064b4 <ferror@plt+0x3324>
  4063a8:	mov	w21, #0x0                   	// #0
  4063ac:	mov	w0, #0x0                   	// #0
  4063b0:	bl	4029a0 <setuid@plt>
  4063b4:	cbnz	w0, 406580 <ferror@plt+0x33f0>
  4063b8:	mov	w0, w25
  4063bc:	mov	w1, #0x0                   	// #0
  4063c0:	bl	402ef0 <setreuid@plt>
  4063c4:	cbnz	w0, 406580 <ferror@plt+0x33f0>
  4063c8:	mov	w1, w19
  4063cc:	mov	w0, #0xffffffff            	// #-1
  4063d0:	bl	402f90 <setregid@plt>
  4063d4:	cbnz	w0, 406580 <ferror@plt+0x33f0>
  4063d8:	cbnz	w21, 406574 <ferror@plt+0x33e4>
  4063dc:	ldr	x19, [x22, #8]!
  4063e0:	cbz	x19, 4064d8 <ferror@plt+0x3348>
  4063e4:	ldrsb	w0, [x19]
  4063e8:	cmp	w0, #0x2f
  4063ec:	b.ne	406358 <ferror@plt+0x31c8>  // b.any
  4063f0:	add	x2, sp, #0x70
  4063f4:	mov	x1, x19
  4063f8:	mov	w0, #0x0                   	// #0
  4063fc:	bl	4030e0 <__xstat@plt>
  406400:	mov	w21, w0
  406404:	cbnz	w0, 4063dc <ferror@plt+0x324c>
  406408:	ldr	x0, [sp, #160]
  40640c:	cbz	x0, 406574 <ferror@plt+0x33e4>
  406410:	mov	x0, x19
  406414:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  406418:	add	x1, x1, #0xc0
  40641c:	bl	402c10 <fopen@plt>
  406420:	mov	x19, x0
  406424:	cbz	x0, 4063dc <ferror@plt+0x324c>
  406428:	add	x22, sp, #0xef
  40642c:	b	406458 <ferror@plt+0x32c8>
  406430:	add	x0, sp, #0xf0
  406434:	bl	4029d0 <strlen@plt>
  406438:	strb	wzr, [x22, x0]
  40643c:	ldrsb	w0, [sp, #240]
  406440:	cmp	w0, #0x2f
  406444:	b.ne	406474 <ferror@plt+0x32e4>  // b.any
  406448:	ldr	x1, [x20, #40]
  40644c:	add	x0, sp, #0xf0
  406450:	bl	402e70 <strcmp@plt>
  406454:	cbz	w0, 406484 <ferror@plt+0x32f4>
  406458:	mov	x2, x19
  40645c:	add	x0, sp, #0xf0
  406460:	mov	w1, #0x2000                	// #8192
  406464:	bl	403140 <fgets@plt>
  406468:	cbz	x0, 406534 <ferror@plt+0x33a4>
  40646c:	ldrsb	w1, [sp, #240]
  406470:	cbnz	w1, 406430 <ferror@plt+0x32a0>
  406474:	ldr	x1, [x20]
  406478:	add	x0, sp, #0xf0
  40647c:	bl	402e70 <strcmp@plt>
  406480:	cbnz	w0, 406458 <ferror@plt+0x32c8>
  406484:	mov	x0, x19
  406488:	mov	w21, #0x1                   	// #1
  40648c:	bl	402bf0 <fclose@plt>
  406490:	mov	w0, w21
  406494:	mov	x12, #0x20f0                	// #8432
  406498:	ldp	x29, x30, [sp]
  40649c:	ldp	x19, x20, [sp, #16]
  4064a0:	ldp	x21, x22, [sp, #32]
  4064a4:	ldp	x23, x24, [sp, #48]
  4064a8:	ldr	x25, [sp, #64]
  4064ac:	add	sp, sp, x12
  4064b0:	ret
  4064b4:	ldr	w1, [x20, #16]
  4064b8:	bl	402ef0 <setreuid@plt>
  4064bc:	cbnz	w0, 4063a8 <ferror@plt+0x3218>
  4064c0:	add	x0, sp, #0xf0
  4064c4:	mov	w1, #0x0                   	// #0
  4064c8:	bl	4062b0 <ferror@plt+0x3120>
  4064cc:	cmp	w0, #0x0
  4064d0:	cset	w21, eq  // eq = none
  4064d4:	b	4063ac <ferror@plt+0x321c>
  4064d8:	ldr	x25, [sp, #64]
  4064dc:	mov	w21, #0x0                   	// #0
  4064e0:	mov	w0, w21
  4064e4:	mov	x12, #0x20f0                	// #8432
  4064e8:	ldp	x29, x30, [sp]
  4064ec:	ldp	x19, x20, [sp, #16]
  4064f0:	ldp	x21, x22, [sp, #32]
  4064f4:	ldp	x23, x24, [sp, #48]
  4064f8:	add	sp, sp, x12
  4064fc:	ret
  406500:	add	x0, sp, #0xf0
  406504:	mov	w1, #0x0                   	// #0
  406508:	bl	4062b0 <ferror@plt+0x3120>
  40650c:	mov	w21, w0
  406510:	cbz	w0, 406574 <ferror@plt+0x33e4>
  406514:	cmn	w0, #0x1
  406518:	b.ne	4063dc <ferror@plt+0x324c>  // b.any
  40651c:	bl	4030d0 <__errno_location@plt>
  406520:	ldr	w0, [x0]
  406524:	cmp	w0, #0xd
  406528:	b.ne	4063dc <ferror@plt+0x324c>  // b.any
  40652c:	ldr	x25, [sp, #64]
  406530:	b	4064e0 <ferror@plt+0x3350>
  406534:	mov	x0, x19
  406538:	bl	402bf0 <fclose@plt>
  40653c:	mov	w0, w21
  406540:	mov	x12, #0x20f0                	// #8432
  406544:	ldp	x29, x30, [sp]
  406548:	ldp	x19, x20, [sp, #16]
  40654c:	ldp	x21, x22, [sp, #32]
  406550:	ldp	x23, x24, [sp, #48]
  406554:	ldr	x25, [sp, #64]
  406558:	add	sp, sp, x12
  40655c:	ret
  406560:	ldr	x19, [sp, #88]
  406564:	cbz	x19, 4064dc <ferror@plt+0x334c>
  406568:	str	x25, [sp, #64]
  40656c:	ldrsb	w0, [x19]
  406570:	b	406344 <ferror@plt+0x31b4>
  406574:	mov	w21, #0x1                   	// #1
  406578:	ldr	x25, [sp, #64]
  40657c:	b	4064e0 <ferror@plt+0x3350>
  406580:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  406584:	add	x1, x1, #0x120
  406588:	mov	w2, #0x5                   	// #5
  40658c:	mov	x0, #0x0                   	// #0
  406590:	bl	403060 <dcgettext@plt>
  406594:	mov	x1, x0
  406598:	mov	w0, #0x1                   	// #1
  40659c:	bl	4029f0 <syslog@plt>
  4065a0:	mov	w0, #0x1                   	// #1
  4065a4:	bl	402a10 <exit@plt>
  4065a8:	str	xzr, [x1]
  4065ac:	mov	x2, x0
  4065b0:	cbz	x0, 406628 <ferror@plt+0x3498>
  4065b4:	ldrsb	w3, [x0]
  4065b8:	cmp	w3, #0x2f
  4065bc:	b.ne	406614 <ferror@plt+0x3484>  // b.any
  4065c0:	ldrsb	w3, [x2, #1]
  4065c4:	mov	x0, x2
  4065c8:	add	x2, x2, #0x1
  4065cc:	cmp	w3, #0x2f
  4065d0:	b.eq	4065c0 <ferror@plt+0x3430>  // b.none
  4065d4:	mov	x3, #0x1                   	// #1
  4065d8:	str	x3, [x1]
  4065dc:	ldrsb	w3, [x0, #1]
  4065e0:	cmp	w3, #0x2f
  4065e4:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  4065e8:	b.eq	406610 <ferror@plt+0x3480>  // b.none
  4065ec:	sub	x2, x2, #0x1
  4065f0:	mov	x3, #0x2                   	// #2
  4065f4:	nop
  4065f8:	str	x3, [x1]
  4065fc:	ldrsb	w4, [x2, x3]
  406600:	add	x3, x3, #0x1
  406604:	cmp	w4, #0x2f
  406608:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40660c:	b.ne	4065f8 <ferror@plt+0x3468>  // b.any
  406610:	ret
  406614:	mov	x0, #0x0                   	// #0
  406618:	cbz	w3, 406610 <ferror@plt+0x3480>
  40661c:	mov	x0, x2
  406620:	add	x2, x2, #0x1
  406624:	b	4065d4 <ferror@plt+0x3444>
  406628:	mov	x0, #0x0                   	// #0
  40662c:	ret
  406630:	stp	x29, x30, [sp, #-48]!
  406634:	mov	x29, sp
  406638:	stp	x19, x20, [sp, #16]
  40663c:	mov	x20, x0
  406640:	mov	w19, #0x0                   	// #0
  406644:	str	x21, [sp, #32]
  406648:	mov	x21, x1
  40664c:	ldrsb	w1, [x0]
  406650:	mov	x0, #0x0                   	// #0
  406654:	cbz	w1, 40667c <ferror@plt+0x34ec>
  406658:	cmp	w1, #0x5c
  40665c:	b.eq	40668c <ferror@plt+0x34fc>  // b.none
  406660:	mov	x0, x21
  406664:	bl	402fc0 <strchr@plt>
  406668:	cbnz	x0, 4066b8 <ferror@plt+0x3528>
  40666c:	add	w19, w19, #0x1
  406670:	sxtw	x0, w19
  406674:	ldrsb	w1, [x20, w19, sxtw]
  406678:	cbnz	w1, 406658 <ferror@plt+0x34c8>
  40667c:	ldp	x19, x20, [sp, #16]
  406680:	ldr	x21, [sp, #32]
  406684:	ldp	x29, x30, [sp], #48
  406688:	ret
  40668c:	add	w0, w19, #0x1
  406690:	ldrsb	w0, [x20, w0, sxtw]
  406694:	cbz	w0, 4066b8 <ferror@plt+0x3528>
  406698:	add	w19, w19, #0x2
  40669c:	sxtw	x0, w19
  4066a0:	ldrsb	w1, [x20, w19, sxtw]
  4066a4:	cbnz	w1, 406658 <ferror@plt+0x34c8>
  4066a8:	ldp	x19, x20, [sp, #16]
  4066ac:	ldr	x21, [sp, #32]
  4066b0:	ldp	x29, x30, [sp], #48
  4066b4:	ret
  4066b8:	sxtw	x0, w19
  4066bc:	ldp	x19, x20, [sp, #16]
  4066c0:	ldr	x21, [sp, #32]
  4066c4:	ldp	x29, x30, [sp], #48
  4066c8:	ret
  4066cc:	nop
  4066d0:	stp	x29, x30, [sp, #-80]!
  4066d4:	mov	x29, sp
  4066d8:	stp	x19, x20, [sp, #16]
  4066dc:	mov	x19, x0
  4066e0:	stp	x21, x22, [sp, #32]
  4066e4:	mov	x22, x1
  4066e8:	mov	w21, w2
  4066ec:	str	x23, [sp, #48]
  4066f0:	adrp	x23, 41d000 <ferror@plt+0x19e70>
  4066f4:	str	xzr, [sp, #72]
  4066f8:	bl	4030d0 <__errno_location@plt>
  4066fc:	str	wzr, [x0]
  406700:	cbz	x19, 406714 <ferror@plt+0x3584>
  406704:	mov	x20, x0
  406708:	ldrsb	w0, [x19]
  40670c:	adrp	x23, 41d000 <ferror@plt+0x19e70>
  406710:	cbnz	w0, 40672c <ferror@plt+0x359c>
  406714:	ldr	w0, [x23, #1072]
  406718:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  40671c:	mov	x3, x19
  406720:	mov	x2, x22
  406724:	add	x1, x1, #0x170
  406728:	bl	403080 <errx@plt>
  40672c:	add	x1, sp, #0x48
  406730:	mov	w2, w21
  406734:	mov	x0, x19
  406738:	mov	w3, #0x0                   	// #0
  40673c:	bl	402d30 <__strtoul_internal@plt>
  406740:	ldr	w1, [x20]
  406744:	cbnz	w1, 406774 <ferror@plt+0x35e4>
  406748:	ldr	x1, [sp, #72]
  40674c:	cmp	x1, x19
  406750:	b.eq	406714 <ferror@plt+0x3584>  // b.none
  406754:	cbz	x1, 406760 <ferror@plt+0x35d0>
  406758:	ldrsb	w1, [x1]
  40675c:	cbnz	w1, 406714 <ferror@plt+0x3584>
  406760:	ldp	x19, x20, [sp, #16]
  406764:	ldp	x21, x22, [sp, #32]
  406768:	ldr	x23, [sp, #48]
  40676c:	ldp	x29, x30, [sp], #80
  406770:	ret
  406774:	ldr	w0, [x23, #1072]
  406778:	cmp	w1, #0x22
  40677c:	b.ne	406714 <ferror@plt+0x3584>  // b.any
  406780:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  406784:	mov	x3, x19
  406788:	mov	x2, x22
  40678c:	add	x1, x1, #0x170
  406790:	bl	403160 <err@plt>
  406794:	nop
  406798:	stp	x29, x30, [sp, #-32]!
  40679c:	mov	x29, sp
  4067a0:	stp	x19, x20, [sp, #16]
  4067a4:	mov	x19, x1
  4067a8:	mov	x20, x0
  4067ac:	bl	4030d0 <__errno_location@plt>
  4067b0:	mov	x4, x0
  4067b4:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  4067b8:	mov	w5, #0x22                  	// #34
  4067bc:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4067c0:	mov	x3, x20
  4067c4:	ldr	w0, [x0, #1072]
  4067c8:	mov	x2, x19
  4067cc:	str	w5, [x4]
  4067d0:	add	x1, x1, #0x170
  4067d4:	bl	403160 <err@plt>
  4067d8:	stp	x29, x30, [sp, #-32]!
  4067dc:	mov	x29, sp
  4067e0:	stp	x19, x20, [sp, #16]
  4067e4:	mov	x20, x1
  4067e8:	mov	x19, x0
  4067ec:	bl	4066d0 <ferror@plt+0x3540>
  4067f0:	mov	x1, #0xffffffff            	// #4294967295
  4067f4:	cmp	x0, x1
  4067f8:	b.hi	406808 <ferror@plt+0x3678>  // b.pmore
  4067fc:	ldp	x19, x20, [sp, #16]
  406800:	ldp	x29, x30, [sp], #32
  406804:	ret
  406808:	mov	x1, x20
  40680c:	mov	x0, x19
  406810:	bl	406798 <ferror@plt+0x3608>
  406814:	nop
  406818:	adrp	x1, 41d000 <ferror@plt+0x19e70>
  40681c:	str	w0, [x1, #1072]
  406820:	ret
  406824:	nop
  406828:	stp	x29, x30, [sp, #-128]!
  40682c:	mov	x29, sp
  406830:	stp	x19, x20, [sp, #16]
  406834:	mov	x20, x0
  406838:	stp	x21, x22, [sp, #32]
  40683c:	mov	x22, x1
  406840:	stp	x23, x24, [sp, #48]
  406844:	mov	x23, x2
  406848:	str	xzr, [x1]
  40684c:	bl	4030d0 <__errno_location@plt>
  406850:	mov	x21, x0
  406854:	cbz	x20, 406ae8 <ferror@plt+0x3958>
  406858:	ldrsb	w19, [x20]
  40685c:	cbz	w19, 406ae8 <ferror@plt+0x3958>
  406860:	bl	402ea0 <__ctype_b_loc@plt>
  406864:	mov	x24, x0
  406868:	mov	x2, x20
  40686c:	ldr	x0, [x0]
  406870:	b	406878 <ferror@plt+0x36e8>
  406874:	ldrsb	w19, [x2, #1]!
  406878:	ubfiz	x1, x19, #1, #8
  40687c:	ldrh	w1, [x0, x1]
  406880:	tbnz	w1, #13, 406874 <ferror@plt+0x36e4>
  406884:	cmp	w19, #0x2d
  406888:	b.eq	406ae8 <ferror@plt+0x3958>  // b.none
  40688c:	stp	x25, x26, [sp, #64]
  406890:	mov	x0, x20
  406894:	mov	w3, #0x0                   	// #0
  406898:	stp	x27, x28, [sp, #80]
  40689c:	add	x27, sp, #0x78
  4068a0:	mov	x1, x27
  4068a4:	str	wzr, [x21]
  4068a8:	mov	w2, #0x0                   	// #0
  4068ac:	str	xzr, [sp, #120]
  4068b0:	bl	402d30 <__strtoul_internal@plt>
  4068b4:	mov	x25, x0
  4068b8:	ldr	x28, [sp, #120]
  4068bc:	ldr	w0, [x21]
  4068c0:	cmp	x28, x20
  4068c4:	b.eq	406ad8 <ferror@plt+0x3948>  // b.none
  4068c8:	cbnz	w0, 406b08 <ferror@plt+0x3978>
  4068cc:	cbz	x28, 406b7c <ferror@plt+0x39ec>
  4068d0:	ldrsb	w0, [x28]
  4068d4:	mov	w20, #0x0                   	// #0
  4068d8:	mov	x26, #0x0                   	// #0
  4068dc:	cbz	w0, 406b7c <ferror@plt+0x39ec>
  4068e0:	ldrsb	w0, [x28, #1]
  4068e4:	cmp	w0, #0x69
  4068e8:	b.eq	406994 <ferror@plt+0x3804>  // b.none
  4068ec:	and	w1, w0, #0xffffffdf
  4068f0:	cmp	w1, #0x42
  4068f4:	b.ne	406b6c <ferror@plt+0x39dc>  // b.any
  4068f8:	ldrsb	w0, [x28, #2]
  4068fc:	cbz	w0, 406bb4 <ferror@plt+0x3a24>
  406900:	bl	402bc0 <localeconv@plt>
  406904:	cbz	x0, 406ae0 <ferror@plt+0x3950>
  406908:	ldr	x1, [x0]
  40690c:	cbz	x1, 406ae0 <ferror@plt+0x3950>
  406910:	mov	x0, x1
  406914:	str	x1, [sp, #104]
  406918:	bl	4029d0 <strlen@plt>
  40691c:	mov	x19, x0
  406920:	cbnz	x26, 406ae0 <ferror@plt+0x3950>
  406924:	ldrsb	w0, [x28]
  406928:	cbz	w0, 406ae0 <ferror@plt+0x3950>
  40692c:	ldr	x1, [sp, #104]
  406930:	mov	x2, x19
  406934:	mov	x0, x1
  406938:	mov	x1, x28
  40693c:	bl	402c60 <strncmp@plt>
  406940:	cbnz	w0, 406ae0 <ferror@plt+0x3950>
  406944:	ldrsb	w4, [x28, x19]
  406948:	add	x1, x28, x19
  40694c:	cmp	w4, #0x30
  406950:	b.ne	406b90 <ferror@plt+0x3a00>  // b.any
  406954:	add	w0, w20, #0x1
  406958:	mov	x19, x1
  40695c:	nop
  406960:	sub	w3, w19, w1
  406964:	ldrsb	w4, [x19, #1]!
  406968:	add	w20, w3, w0
  40696c:	cmp	w4, #0x30
  406970:	b.eq	406960 <ferror@plt+0x37d0>  // b.none
  406974:	ldr	x0, [x24]
  406978:	ldrh	w0, [x0, w4, sxtw #1]
  40697c:	tbnz	w0, #11, 406b1c <ferror@plt+0x398c>
  406980:	mov	x28, x19
  406984:	str	x19, [sp, #120]
  406988:	ldrsb	w0, [x28, #1]
  40698c:	cmp	w0, #0x69
  406990:	b.ne	4068ec <ferror@plt+0x375c>  // b.any
  406994:	ldrsb	w0, [x28, #2]
  406998:	and	w0, w0, #0xffffffdf
  40699c:	cmp	w0, #0x42
  4069a0:	b.ne	406900 <ferror@plt+0x3770>  // b.any
  4069a4:	ldrsb	w0, [x28, #3]
  4069a8:	cbnz	w0, 406900 <ferror@plt+0x3770>
  4069ac:	mov	x19, #0x400                 	// #1024
  4069b0:	ldrsb	w27, [x28]
  4069b4:	adrp	x24, 40b000 <ferror@plt+0x7e70>
  4069b8:	add	x24, x24, #0x180
  4069bc:	mov	x0, x24
  4069c0:	mov	w1, w27
  4069c4:	bl	402fc0 <strchr@plt>
  4069c8:	cbz	x0, 406bbc <ferror@plt+0x3a2c>
  4069cc:	sub	x1, x0, x24
  4069d0:	add	w1, w1, #0x1
  4069d4:	cbz	w1, 406bd8 <ferror@plt+0x3a48>
  4069d8:	sxtw	x2, w19
  4069dc:	umulh	x0, x25, x2
  4069e0:	cbnz	x0, 406ba8 <ferror@plt+0x3a18>
  4069e4:	sub	w0, w1, #0x2
  4069e8:	b	4069f8 <ferror@plt+0x3868>
  4069ec:	umulh	x3, x25, x2
  4069f0:	sub	w0, w0, #0x1
  4069f4:	cbnz	x3, 406ba8 <ferror@plt+0x3a18>
  4069f8:	mul	x25, x25, x2
  4069fc:	cmn	w0, #0x1
  406a00:	b.ne	4069ec <ferror@plt+0x385c>  // b.any
  406a04:	mov	w0, #0x0                   	// #0
  406a08:	cbz	x23, 406a10 <ferror@plt+0x3880>
  406a0c:	str	w1, [x23]
  406a10:	cmp	x26, #0x0
  406a14:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  406a18:	b.eq	406ac4 <ferror@plt+0x3934>  // b.none
  406a1c:	sub	w1, w1, #0x2
  406a20:	mov	x5, #0x1                   	// #1
  406a24:	b	406a34 <ferror@plt+0x38a4>
  406a28:	umulh	x2, x5, x19
  406a2c:	sub	w1, w1, #0x1
  406a30:	cbnz	x2, 406a40 <ferror@plt+0x38b0>
  406a34:	mul	x5, x5, x19
  406a38:	cmn	w1, #0x1
  406a3c:	b.ne	406a28 <ferror@plt+0x3898>  // b.any
  406a40:	cmp	x26, #0xa
  406a44:	mov	x1, #0xa                   	// #10
  406a48:	b.ls	406a60 <ferror@plt+0x38d0>  // b.plast
  406a4c:	nop
  406a50:	add	x1, x1, x1, lsl #2
  406a54:	cmp	x26, x1, lsl #1
  406a58:	lsl	x1, x1, #1
  406a5c:	b.hi	406a50 <ferror@plt+0x38c0>  // b.pmore
  406a60:	cbz	w20, 406a7c <ferror@plt+0x38ec>
  406a64:	mov	w2, #0x0                   	// #0
  406a68:	add	x1, x1, x1, lsl #2
  406a6c:	add	w2, w2, #0x1
  406a70:	cmp	w20, w2
  406a74:	lsl	x1, x1, #1
  406a78:	b.ne	406a68 <ferror@plt+0x38d8>  // b.any
  406a7c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  406a80:	mov	x4, #0x1                   	// #1
  406a84:	movk	x8, #0xcccd
  406a88:	umulh	x6, x26, x8
  406a8c:	add	x7, x4, x4, lsl #2
  406a90:	mov	x3, x4
  406a94:	cmp	x26, #0x9
  406a98:	lsl	x4, x7, #1
  406a9c:	lsr	x2, x6, #3
  406aa0:	add	x2, x2, x2, lsl #2
  406aa4:	sub	x2, x26, x2, lsl #1
  406aa8:	lsr	x26, x6, #3
  406aac:	cbz	x2, 406ac0 <ferror@plt+0x3930>
  406ab0:	udiv	x3, x1, x3
  406ab4:	udiv	x2, x3, x2
  406ab8:	udiv	x2, x5, x2
  406abc:	add	x25, x25, x2
  406ac0:	b.hi	406a88 <ferror@plt+0x38f8>  // b.pmore
  406ac4:	str	x25, [x22]
  406ac8:	tbnz	w0, #31, 406b98 <ferror@plt+0x3a08>
  406acc:	ldp	x25, x26, [sp, #64]
  406ad0:	ldp	x27, x28, [sp, #80]
  406ad4:	b	406af4 <ferror@plt+0x3964>
  406ad8:	cbnz	w0, 406b14 <ferror@plt+0x3984>
  406adc:	nop
  406ae0:	ldp	x25, x26, [sp, #64]
  406ae4:	ldp	x27, x28, [sp, #80]
  406ae8:	mov	w1, #0x16                  	// #22
  406aec:	mov	w0, #0xffffffea            	// #-22
  406af0:	str	w1, [x21]
  406af4:	ldp	x19, x20, [sp, #16]
  406af8:	ldp	x21, x22, [sp, #32]
  406afc:	ldp	x23, x24, [sp, #48]
  406b00:	ldp	x29, x30, [sp], #128
  406b04:	ret
  406b08:	sub	x1, x25, #0x1
  406b0c:	cmn	x1, #0x3
  406b10:	b.ls	4068cc <ferror@plt+0x373c>  // b.plast
  406b14:	neg	w0, w0
  406b18:	b	406ac8 <ferror@plt+0x3938>
  406b1c:	str	wzr, [x21]
  406b20:	mov	x1, x27
  406b24:	mov	x0, x19
  406b28:	mov	w3, #0x0                   	// #0
  406b2c:	mov	w2, #0x0                   	// #0
  406b30:	str	xzr, [sp, #120]
  406b34:	bl	402d30 <__strtoul_internal@plt>
  406b38:	mov	x26, x0
  406b3c:	ldr	x28, [sp, #120]
  406b40:	ldr	w0, [x21]
  406b44:	cmp	x28, x19
  406b48:	b.eq	406ad8 <ferror@plt+0x3948>  // b.none
  406b4c:	cbz	w0, 406b74 <ferror@plt+0x39e4>
  406b50:	sub	x1, x26, #0x1
  406b54:	cmn	x1, #0x3
  406b58:	b.hi	406b14 <ferror@plt+0x3984>  // b.pmore
  406b5c:	cbz	x28, 406ae0 <ferror@plt+0x3950>
  406b60:	ldrsb	w0, [x28]
  406b64:	cbnz	w0, 4068e0 <ferror@plt+0x3750>
  406b68:	b	406ae0 <ferror@plt+0x3950>
  406b6c:	cbnz	w0, 406900 <ferror@plt+0x3770>
  406b70:	b	4069ac <ferror@plt+0x381c>
  406b74:	cbnz	x26, 406b5c <ferror@plt+0x39cc>
  406b78:	b	4068e0 <ferror@plt+0x3750>
  406b7c:	mov	w0, #0x0                   	// #0
  406b80:	ldp	x27, x28, [sp, #80]
  406b84:	str	x25, [x22]
  406b88:	ldp	x25, x26, [sp, #64]
  406b8c:	b	406af4 <ferror@plt+0x3964>
  406b90:	mov	x19, x1
  406b94:	b	406974 <ferror@plt+0x37e4>
  406b98:	neg	w1, w0
  406b9c:	ldp	x25, x26, [sp, #64]
  406ba0:	ldp	x27, x28, [sp, #80]
  406ba4:	b	406af0 <ferror@plt+0x3960>
  406ba8:	mov	w0, #0xffffffde            	// #-34
  406bac:	cbnz	x23, 406a0c <ferror@plt+0x387c>
  406bb0:	b	406a10 <ferror@plt+0x3880>
  406bb4:	mov	x19, #0x3e8                 	// #1000
  406bb8:	b	4069b0 <ferror@plt+0x3820>
  406bbc:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  406bc0:	add	x24, x1, #0x190
  406bc4:	mov	x0, x24
  406bc8:	mov	w1, w27
  406bcc:	bl	402fc0 <strchr@plt>
  406bd0:	cbnz	x0, 4069cc <ferror@plt+0x383c>
  406bd4:	b	406ae0 <ferror@plt+0x3950>
  406bd8:	mov	w0, #0x0                   	// #0
  406bdc:	cbnz	x23, 406a0c <ferror@plt+0x387c>
  406be0:	ldp	x27, x28, [sp, #80]
  406be4:	str	x25, [x22]
  406be8:	ldp	x25, x26, [sp, #64]
  406bec:	b	406af4 <ferror@plt+0x3964>
  406bf0:	mov	x2, #0x0                   	// #0
  406bf4:	b	406828 <ferror@plt+0x3698>
  406bf8:	stp	x29, x30, [sp, #-48]!
  406bfc:	mov	x29, sp
  406c00:	stp	x21, x22, [sp, #32]
  406c04:	mov	x22, x1
  406c08:	cbz	x0, 406c68 <ferror@plt+0x3ad8>
  406c0c:	mov	x21, x0
  406c10:	stp	x19, x20, [sp, #16]
  406c14:	mov	x20, x0
  406c18:	b	406c34 <ferror@plt+0x3aa4>
  406c1c:	bl	402ea0 <__ctype_b_loc@plt>
  406c20:	ubfiz	x19, x19, #1, #8
  406c24:	ldr	x2, [x0]
  406c28:	ldrh	w2, [x2, x19]
  406c2c:	tbz	w2, #11, 406c3c <ferror@plt+0x3aac>
  406c30:	add	x20, x20, #0x1
  406c34:	ldrsb	w19, [x20]
  406c38:	cbnz	w19, 406c1c <ferror@plt+0x3a8c>
  406c3c:	cbz	x22, 406c44 <ferror@plt+0x3ab4>
  406c40:	str	x20, [x22]
  406c44:	cmp	x20, x21
  406c48:	b.ls	406c80 <ferror@plt+0x3af0>  // b.plast
  406c4c:	ldrsb	w1, [x20]
  406c50:	mov	w0, #0x1                   	// #1
  406c54:	ldp	x19, x20, [sp, #16]
  406c58:	cbnz	w1, 406c70 <ferror@plt+0x3ae0>
  406c5c:	ldp	x21, x22, [sp, #32]
  406c60:	ldp	x29, x30, [sp], #48
  406c64:	ret
  406c68:	cbz	x1, 406c70 <ferror@plt+0x3ae0>
  406c6c:	str	xzr, [x1]
  406c70:	mov	w0, #0x0                   	// #0
  406c74:	ldp	x21, x22, [sp, #32]
  406c78:	ldp	x29, x30, [sp], #48
  406c7c:	ret
  406c80:	mov	w0, #0x0                   	// #0
  406c84:	ldp	x19, x20, [sp, #16]
  406c88:	b	406c74 <ferror@plt+0x3ae4>
  406c8c:	nop
  406c90:	stp	x29, x30, [sp, #-48]!
  406c94:	mov	x29, sp
  406c98:	stp	x21, x22, [sp, #32]
  406c9c:	mov	x22, x1
  406ca0:	cbz	x0, 406d00 <ferror@plt+0x3b70>
  406ca4:	mov	x21, x0
  406ca8:	stp	x19, x20, [sp, #16]
  406cac:	mov	x20, x0
  406cb0:	b	406ccc <ferror@plt+0x3b3c>
  406cb4:	bl	402ea0 <__ctype_b_loc@plt>
  406cb8:	ubfiz	x19, x19, #1, #8
  406cbc:	ldr	x2, [x0]
  406cc0:	ldrh	w2, [x2, x19]
  406cc4:	tbz	w2, #12, 406cd4 <ferror@plt+0x3b44>
  406cc8:	add	x20, x20, #0x1
  406ccc:	ldrsb	w19, [x20]
  406cd0:	cbnz	w19, 406cb4 <ferror@plt+0x3b24>
  406cd4:	cbz	x22, 406cdc <ferror@plt+0x3b4c>
  406cd8:	str	x20, [x22]
  406cdc:	cmp	x20, x21
  406ce0:	b.ls	406d18 <ferror@plt+0x3b88>  // b.plast
  406ce4:	ldrsb	w1, [x20]
  406ce8:	mov	w0, #0x1                   	// #1
  406cec:	ldp	x19, x20, [sp, #16]
  406cf0:	cbnz	w1, 406d08 <ferror@plt+0x3b78>
  406cf4:	ldp	x21, x22, [sp, #32]
  406cf8:	ldp	x29, x30, [sp], #48
  406cfc:	ret
  406d00:	cbz	x1, 406d08 <ferror@plt+0x3b78>
  406d04:	str	xzr, [x1]
  406d08:	mov	w0, #0x0                   	// #0
  406d0c:	ldp	x21, x22, [sp, #32]
  406d10:	ldp	x29, x30, [sp], #48
  406d14:	ret
  406d18:	mov	w0, #0x0                   	// #0
  406d1c:	ldp	x19, x20, [sp, #16]
  406d20:	b	406d0c <ferror@plt+0x3b7c>
  406d24:	nop
  406d28:	stp	x29, x30, [sp, #-128]!
  406d2c:	mov	x29, sp
  406d30:	stp	x19, x20, [sp, #16]
  406d34:	mov	x20, x0
  406d38:	mov	w0, #0xffffffd0            	// #-48
  406d3c:	stp	x21, x22, [sp, #32]
  406d40:	mov	x21, x1
  406d44:	add	x22, sp, #0x80
  406d48:	add	x1, sp, #0x50
  406d4c:	stp	x22, x22, [sp, #48]
  406d50:	str	x1, [sp, #64]
  406d54:	stp	w0, wzr, [sp, #72]
  406d58:	stp	x2, x3, [sp, #80]
  406d5c:	stp	x4, x5, [sp, #96]
  406d60:	stp	x6, x7, [sp, #112]
  406d64:	b	406db0 <ferror@plt+0x3c20>
  406d68:	ldr	x1, [x2]
  406d6c:	add	x0, x2, #0xf
  406d70:	and	x0, x0, #0xfffffffffffffff8
  406d74:	str	x0, [sp, #48]
  406d78:	cbz	x1, 406df0 <ferror@plt+0x3c60>
  406d7c:	ldr	x2, [sp, #48]
  406d80:	add	x0, x2, #0xf
  406d84:	and	x0, x0, #0xfffffffffffffff8
  406d88:	str	x0, [sp, #48]
  406d8c:	ldr	x19, [x2]
  406d90:	cbz	x19, 406df0 <ferror@plt+0x3c60>
  406d94:	mov	x0, x20
  406d98:	bl	402e70 <strcmp@plt>
  406d9c:	cbz	w0, 406e0c <ferror@plt+0x3c7c>
  406da0:	mov	x1, x19
  406da4:	mov	x0, x20
  406da8:	bl	402e70 <strcmp@plt>
  406dac:	cbz	w0, 406e10 <ferror@plt+0x3c80>
  406db0:	ldr	w3, [sp, #72]
  406db4:	ldr	x2, [sp, #48]
  406db8:	tbz	w3, #31, 406d68 <ferror@plt+0x3bd8>
  406dbc:	add	w0, w3, #0x8
  406dc0:	str	w0, [sp, #72]
  406dc4:	cmp	w0, #0x0
  406dc8:	b.gt	406d68 <ferror@plt+0x3bd8>
  406dcc:	ldr	x1, [x22, w3, sxtw]
  406dd0:	cbz	x1, 406df0 <ferror@plt+0x3c60>
  406dd4:	cbz	w0, 406d80 <ferror@plt+0x3bf0>
  406dd8:	add	w3, w3, #0x10
  406ddc:	str	w3, [sp, #72]
  406de0:	cmp	w3, #0x0
  406de4:	b.gt	406d80 <ferror@plt+0x3bf0>
  406de8:	add	x2, x22, w0, sxtw
  406dec:	b	406d8c <ferror@plt+0x3bfc>
  406df0:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  406df4:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  406df8:	mov	x3, x20
  406dfc:	mov	x2, x21
  406e00:	ldr	w0, [x0, #1072]
  406e04:	add	x1, x1, #0x170
  406e08:	bl	403080 <errx@plt>
  406e0c:	mov	w0, #0x1                   	// #1
  406e10:	ldp	x19, x20, [sp, #16]
  406e14:	ldp	x21, x22, [sp, #32]
  406e18:	ldp	x29, x30, [sp], #128
  406e1c:	ret
  406e20:	cbz	x1, 406e4c <ferror@plt+0x3cbc>
  406e24:	add	x3, x0, x1
  406e28:	sxtb	w2, w2
  406e2c:	b	406e40 <ferror@plt+0x3cb0>
  406e30:	b.eq	406e50 <ferror@plt+0x3cc0>  // b.none
  406e34:	add	x0, x0, #0x1
  406e38:	cmp	x3, x0
  406e3c:	b.eq	406e4c <ferror@plt+0x3cbc>  // b.none
  406e40:	ldrsb	w1, [x0]
  406e44:	cmp	w2, w1
  406e48:	cbnz	w1, 406e30 <ferror@plt+0x3ca0>
  406e4c:	mov	x0, #0x0                   	// #0
  406e50:	ret
  406e54:	nop
  406e58:	stp	x29, x30, [sp, #-32]!
  406e5c:	mov	w2, #0xa                   	// #10
  406e60:	mov	x29, sp
  406e64:	stp	x19, x20, [sp, #16]
  406e68:	mov	x20, x1
  406e6c:	mov	x19, x0
  406e70:	bl	4067d8 <ferror@plt+0x3648>
  406e74:	mov	w1, #0xffff                	// #65535
  406e78:	cmp	w0, w1
  406e7c:	b.hi	406e8c <ferror@plt+0x3cfc>  // b.pmore
  406e80:	ldp	x19, x20, [sp, #16]
  406e84:	ldp	x29, x30, [sp], #32
  406e88:	ret
  406e8c:	mov	x1, x20
  406e90:	mov	x0, x19
  406e94:	bl	406798 <ferror@plt+0x3608>
  406e98:	stp	x29, x30, [sp, #-32]!
  406e9c:	mov	w2, #0x10                  	// #16
  406ea0:	mov	x29, sp
  406ea4:	stp	x19, x20, [sp, #16]
  406ea8:	mov	x20, x1
  406eac:	mov	x19, x0
  406eb0:	bl	4067d8 <ferror@plt+0x3648>
  406eb4:	mov	w1, #0xffff                	// #65535
  406eb8:	cmp	w0, w1
  406ebc:	b.hi	406ecc <ferror@plt+0x3d3c>  // b.pmore
  406ec0:	ldp	x19, x20, [sp, #16]
  406ec4:	ldp	x29, x30, [sp], #32
  406ec8:	ret
  406ecc:	mov	x1, x20
  406ed0:	mov	x0, x19
  406ed4:	bl	406798 <ferror@plt+0x3608>
  406ed8:	mov	w2, #0xa                   	// #10
  406edc:	b	4067d8 <ferror@plt+0x3648>
  406ee0:	mov	w2, #0x10                  	// #16
  406ee4:	b	4067d8 <ferror@plt+0x3648>
  406ee8:	stp	x29, x30, [sp, #-64]!
  406eec:	mov	x29, sp
  406ef0:	stp	x19, x20, [sp, #16]
  406ef4:	mov	x19, x0
  406ef8:	stp	x21, x22, [sp, #32]
  406efc:	mov	x21, x1
  406f00:	adrp	x22, 41d000 <ferror@plt+0x19e70>
  406f04:	str	xzr, [sp, #56]
  406f08:	bl	4030d0 <__errno_location@plt>
  406f0c:	str	wzr, [x0]
  406f10:	cbz	x19, 406f24 <ferror@plt+0x3d94>
  406f14:	mov	x20, x0
  406f18:	ldrsb	w0, [x19]
  406f1c:	adrp	x22, 41d000 <ferror@plt+0x19e70>
  406f20:	cbnz	w0, 406f3c <ferror@plt+0x3dac>
  406f24:	ldr	w0, [x22, #1072]
  406f28:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  406f2c:	mov	x3, x19
  406f30:	mov	x2, x21
  406f34:	add	x1, x1, #0x170
  406f38:	bl	403080 <errx@plt>
  406f3c:	add	x1, sp, #0x38
  406f40:	mov	x0, x19
  406f44:	mov	w3, #0x0                   	// #0
  406f48:	mov	w2, #0xa                   	// #10
  406f4c:	bl	402c50 <__strtol_internal@plt>
  406f50:	ldr	w1, [x20]
  406f54:	cbnz	w1, 406f80 <ferror@plt+0x3df0>
  406f58:	ldr	x1, [sp, #56]
  406f5c:	cmp	x1, x19
  406f60:	b.eq	406f24 <ferror@plt+0x3d94>  // b.none
  406f64:	cbz	x1, 406f70 <ferror@plt+0x3de0>
  406f68:	ldrsb	w1, [x1]
  406f6c:	cbnz	w1, 406f24 <ferror@plt+0x3d94>
  406f70:	ldp	x19, x20, [sp, #16]
  406f74:	ldp	x21, x22, [sp, #32]
  406f78:	ldp	x29, x30, [sp], #64
  406f7c:	ret
  406f80:	ldr	w0, [x22, #1072]
  406f84:	cmp	w1, #0x22
  406f88:	b.ne	406f24 <ferror@plt+0x3d94>  // b.any
  406f8c:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  406f90:	mov	x3, x19
  406f94:	mov	x2, x21
  406f98:	add	x1, x1, #0x170
  406f9c:	bl	403160 <err@plt>
  406fa0:	stp	x29, x30, [sp, #-32]!
  406fa4:	mov	x29, sp
  406fa8:	stp	x19, x20, [sp, #16]
  406fac:	mov	x19, x1
  406fb0:	mov	x20, x0
  406fb4:	bl	406ee8 <ferror@plt+0x3d58>
  406fb8:	mov	x2, #0x80000000            	// #2147483648
  406fbc:	add	x2, x0, x2
  406fc0:	mov	x1, #0xffffffff            	// #4294967295
  406fc4:	cmp	x2, x1
  406fc8:	b.hi	406fd8 <ferror@plt+0x3e48>  // b.pmore
  406fcc:	ldp	x19, x20, [sp, #16]
  406fd0:	ldp	x29, x30, [sp], #32
  406fd4:	ret
  406fd8:	bl	4030d0 <__errno_location@plt>
  406fdc:	mov	x4, x0
  406fe0:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  406fe4:	mov	w5, #0x22                  	// #34
  406fe8:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  406fec:	mov	x3, x20
  406ff0:	ldr	w0, [x0, #1072]
  406ff4:	mov	x2, x19
  406ff8:	str	w5, [x4]
  406ffc:	add	x1, x1, #0x170
  407000:	bl	403160 <err@plt>
  407004:	nop
  407008:	stp	x29, x30, [sp, #-32]!
  40700c:	mov	x29, sp
  407010:	stp	x19, x20, [sp, #16]
  407014:	mov	x19, x1
  407018:	mov	x20, x0
  40701c:	bl	406fa0 <ferror@plt+0x3e10>
  407020:	add	w2, w0, #0x8, lsl #12
  407024:	mov	w1, #0xffff                	// #65535
  407028:	cmp	w2, w1
  40702c:	b.hi	40703c <ferror@plt+0x3eac>  // b.pmore
  407030:	ldp	x19, x20, [sp, #16]
  407034:	ldp	x29, x30, [sp], #32
  407038:	ret
  40703c:	bl	4030d0 <__errno_location@plt>
  407040:	mov	x4, x0
  407044:	adrp	x0, 41d000 <ferror@plt+0x19e70>
  407048:	mov	w5, #0x22                  	// #34
  40704c:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  407050:	mov	x3, x20
  407054:	ldr	w0, [x0, #1072]
  407058:	mov	x2, x19
  40705c:	str	w5, [x4]
  407060:	add	x1, x1, #0x170
  407064:	bl	403160 <err@plt>
  407068:	mov	w2, #0xa                   	// #10
  40706c:	b	4066d0 <ferror@plt+0x3540>
  407070:	mov	w2, #0x10                  	// #16
  407074:	b	4066d0 <ferror@plt+0x3540>
  407078:	stp	x29, x30, [sp, #-64]!
  40707c:	mov	x29, sp
  407080:	stp	x19, x20, [sp, #16]
  407084:	mov	x19, x0
  407088:	stp	x21, x22, [sp, #32]
  40708c:	mov	x21, x1
  407090:	adrp	x22, 41d000 <ferror@plt+0x19e70>
  407094:	str	xzr, [sp, #56]
  407098:	bl	4030d0 <__errno_location@plt>
  40709c:	str	wzr, [x0]
  4070a0:	cbz	x19, 4070b4 <ferror@plt+0x3f24>
  4070a4:	mov	x20, x0
  4070a8:	ldrsb	w0, [x19]
  4070ac:	adrp	x22, 41d000 <ferror@plt+0x19e70>
  4070b0:	cbnz	w0, 4070cc <ferror@plt+0x3f3c>
  4070b4:	ldr	w0, [x22, #1072]
  4070b8:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4070bc:	mov	x3, x19
  4070c0:	mov	x2, x21
  4070c4:	add	x1, x1, #0x170
  4070c8:	bl	403080 <errx@plt>
  4070cc:	mov	x0, x19
  4070d0:	add	x1, sp, #0x38
  4070d4:	bl	402a80 <strtod@plt>
  4070d8:	ldr	w0, [x20]
  4070dc:	cbnz	w0, 407108 <ferror@plt+0x3f78>
  4070e0:	ldr	x0, [sp, #56]
  4070e4:	cmp	x0, x19
  4070e8:	b.eq	4070b4 <ferror@plt+0x3f24>  // b.none
  4070ec:	cbz	x0, 4070f8 <ferror@plt+0x3f68>
  4070f0:	ldrsb	w0, [x0]
  4070f4:	cbnz	w0, 4070b4 <ferror@plt+0x3f24>
  4070f8:	ldp	x19, x20, [sp, #16]
  4070fc:	ldp	x21, x22, [sp, #32]
  407100:	ldp	x29, x30, [sp], #64
  407104:	ret
  407108:	cmp	w0, #0x22
  40710c:	ldr	w0, [x22, #1072]
  407110:	b.ne	4070b4 <ferror@plt+0x3f24>  // b.any
  407114:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  407118:	mov	x3, x19
  40711c:	mov	x2, x21
  407120:	add	x1, x1, #0x170
  407124:	bl	403160 <err@plt>
  407128:	stp	x29, x30, [sp, #-64]!
  40712c:	mov	x29, sp
  407130:	stp	x19, x20, [sp, #16]
  407134:	mov	x19, x0
  407138:	stp	x21, x22, [sp, #32]
  40713c:	mov	x21, x1
  407140:	adrp	x22, 41d000 <ferror@plt+0x19e70>
  407144:	str	xzr, [sp, #56]
  407148:	bl	4030d0 <__errno_location@plt>
  40714c:	str	wzr, [x0]
  407150:	cbz	x19, 407164 <ferror@plt+0x3fd4>
  407154:	mov	x20, x0
  407158:	ldrsb	w0, [x19]
  40715c:	adrp	x22, 41d000 <ferror@plt+0x19e70>
  407160:	cbnz	w0, 40717c <ferror@plt+0x3fec>
  407164:	ldr	w0, [x22, #1072]
  407168:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  40716c:	mov	x3, x19
  407170:	mov	x2, x21
  407174:	add	x1, x1, #0x170
  407178:	bl	403080 <errx@plt>
  40717c:	add	x1, sp, #0x38
  407180:	mov	x0, x19
  407184:	mov	w2, #0xa                   	// #10
  407188:	bl	402ec0 <strtol@plt>
  40718c:	ldr	w1, [x20]
  407190:	cbnz	w1, 4071bc <ferror@plt+0x402c>
  407194:	ldr	x1, [sp, #56]
  407198:	cmp	x1, x19
  40719c:	b.eq	407164 <ferror@plt+0x3fd4>  // b.none
  4071a0:	cbz	x1, 4071ac <ferror@plt+0x401c>
  4071a4:	ldrsb	w1, [x1]
  4071a8:	cbnz	w1, 407164 <ferror@plt+0x3fd4>
  4071ac:	ldp	x19, x20, [sp, #16]
  4071b0:	ldp	x21, x22, [sp, #32]
  4071b4:	ldp	x29, x30, [sp], #64
  4071b8:	ret
  4071bc:	ldr	w0, [x22, #1072]
  4071c0:	cmp	w1, #0x22
  4071c4:	b.ne	407164 <ferror@plt+0x3fd4>  // b.any
  4071c8:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4071cc:	mov	x3, x19
  4071d0:	mov	x2, x21
  4071d4:	add	x1, x1, #0x170
  4071d8:	bl	403160 <err@plt>
  4071dc:	nop
  4071e0:	stp	x29, x30, [sp, #-64]!
  4071e4:	mov	x29, sp
  4071e8:	stp	x19, x20, [sp, #16]
  4071ec:	mov	x19, x0
  4071f0:	stp	x21, x22, [sp, #32]
  4071f4:	mov	x21, x1
  4071f8:	adrp	x22, 41d000 <ferror@plt+0x19e70>
  4071fc:	str	xzr, [sp, #56]
  407200:	bl	4030d0 <__errno_location@plt>
  407204:	str	wzr, [x0]
  407208:	cbz	x19, 40721c <ferror@plt+0x408c>
  40720c:	mov	x20, x0
  407210:	ldrsb	w0, [x19]
  407214:	adrp	x22, 41d000 <ferror@plt+0x19e70>
  407218:	cbnz	w0, 407234 <ferror@plt+0x40a4>
  40721c:	ldr	w0, [x22, #1072]
  407220:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  407224:	mov	x3, x19
  407228:	mov	x2, x21
  40722c:	add	x1, x1, #0x170
  407230:	bl	403080 <errx@plt>
  407234:	add	x1, sp, #0x38
  407238:	mov	x0, x19
  40723c:	mov	w2, #0xa                   	// #10
  407240:	bl	4029c0 <strtoul@plt>
  407244:	ldr	w1, [x20]
  407248:	cbnz	w1, 407274 <ferror@plt+0x40e4>
  40724c:	ldr	x1, [sp, #56]
  407250:	cmp	x1, x19
  407254:	b.eq	40721c <ferror@plt+0x408c>  // b.none
  407258:	cbz	x1, 407264 <ferror@plt+0x40d4>
  40725c:	ldrsb	w1, [x1]
  407260:	cbnz	w1, 40721c <ferror@plt+0x408c>
  407264:	ldp	x19, x20, [sp, #16]
  407268:	ldp	x21, x22, [sp, #32]
  40726c:	ldp	x29, x30, [sp], #64
  407270:	ret
  407274:	ldr	w0, [x22, #1072]
  407278:	cmp	w1, #0x22
  40727c:	b.ne	40721c <ferror@plt+0x408c>  // b.any
  407280:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  407284:	mov	x3, x19
  407288:	mov	x2, x21
  40728c:	add	x1, x1, #0x170
  407290:	bl	403160 <err@plt>
  407294:	nop
  407298:	stp	x29, x30, [sp, #-48]!
  40729c:	mov	x29, sp
  4072a0:	stp	x19, x20, [sp, #16]
  4072a4:	mov	x19, x1
  4072a8:	mov	x20, x0
  4072ac:	add	x1, sp, #0x28
  4072b0:	bl	406bf0 <ferror@plt+0x3a60>
  4072b4:	cbz	w0, 4072ec <ferror@plt+0x415c>
  4072b8:	bl	4030d0 <__errno_location@plt>
  4072bc:	ldr	w1, [x0]
  4072c0:	adrp	x2, 41d000 <ferror@plt+0x19e70>
  4072c4:	mov	x3, x20
  4072c8:	ldr	w0, [x2, #1072]
  4072cc:	mov	x2, x19
  4072d0:	cbz	w1, 4072e0 <ferror@plt+0x4150>
  4072d4:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4072d8:	add	x1, x1, #0x170
  4072dc:	bl	403160 <err@plt>
  4072e0:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4072e4:	add	x1, x1, #0x170
  4072e8:	bl	403080 <errx@plt>
  4072ec:	ldp	x19, x20, [sp, #16]
  4072f0:	ldr	x0, [sp, #40]
  4072f4:	ldp	x29, x30, [sp], #48
  4072f8:	ret
  4072fc:	nop
  407300:	stp	x29, x30, [sp, #-32]!
  407304:	mov	x29, sp
  407308:	str	x19, [sp, #16]
  40730c:	mov	x19, x1
  407310:	mov	x1, x2
  407314:	bl	407078 <ferror@plt+0x3ee8>
  407318:	fcvtzs	d2, d0
  40731c:	mov	x0, #0x848000000000        	// #145685290680320
  407320:	movk	x0, #0x412e, lsl #48
  407324:	fmov	d1, x0
  407328:	scvtf	d3, d2
  40732c:	fsub	d0, d0, d3
  407330:	fmul	d0, d0, d1
  407334:	fcvtzs	d0, d0
  407338:	stp	d2, d0, [x19]
  40733c:	ldr	x19, [sp, #16]
  407340:	ldp	x29, x30, [sp], #32
  407344:	ret
  407348:	mov	w2, w0
  40734c:	mov	x0, x1
  407350:	and	w1, w2, #0xf000
  407354:	add	x14, x0, #0x1
  407358:	cmp	w1, #0x4, lsl #12
  40735c:	add	x13, x0, #0x2
  407360:	add	x12, x0, #0x3
  407364:	add	x11, x0, #0x4
  407368:	add	x10, x0, #0x5
  40736c:	add	x9, x0, #0x6
  407370:	add	x8, x0, #0x7
  407374:	add	x7, x0, #0x8
  407378:	add	x6, x0, #0x9
  40737c:	b.eq	4074e8 <ferror@plt+0x4358>  // b.none
  407380:	cmp	w1, #0xa, lsl #12
  407384:	b.eq	4073dc <ferror@plt+0x424c>  // b.none
  407388:	cmp	w1, #0x2, lsl #12
  40738c:	b.eq	407508 <ferror@plt+0x4378>  // b.none
  407390:	cmp	w1, #0x6, lsl #12
  407394:	b.eq	4074f8 <ferror@plt+0x4368>  // b.none
  407398:	cmp	w1, #0xc, lsl #12
  40739c:	b.eq	407518 <ferror@plt+0x4388>  // b.none
  4073a0:	cmp	w1, #0x1, lsl #12
  4073a4:	b.eq	407528 <ferror@plt+0x4398>  // b.none
  4073a8:	cmp	w1, #0x8, lsl #12
  4073ac:	b.eq	407538 <ferror@plt+0x43a8>  // b.none
  4073b0:	mov	x4, x6
  4073b4:	mov	x6, x7
  4073b8:	mov	x7, x8
  4073bc:	mov	x8, x9
  4073c0:	mov	x9, x10
  4073c4:	mov	x10, x11
  4073c8:	mov	x11, x12
  4073cc:	mov	x12, x13
  4073d0:	mov	x13, x14
  4073d4:	mov	x14, x0
  4073d8:	b	4073e8 <ferror@plt+0x4258>
  4073dc:	mov	x4, x0
  4073e0:	mov	w1, #0x6c                  	// #108
  4073e4:	strb	w1, [x4], #10
  4073e8:	tst	x2, #0x100
  4073ec:	mov	w5, #0x2d                  	// #45
  4073f0:	mov	w3, #0x72                  	// #114
  4073f4:	csel	w3, w3, w5, ne  // ne = any
  4073f8:	tst	x2, #0x80
  4073fc:	strb	w3, [x14]
  407400:	mov	w3, #0x77                  	// #119
  407404:	csel	w3, w3, w5, ne  // ne = any
  407408:	strb	w3, [x13]
  40740c:	and	w1, w2, #0x40
  407410:	tbz	w2, #11, 4074b0 <ferror@plt+0x4320>
  407414:	cmp	w1, #0x0
  407418:	mov	w3, #0x53                  	// #83
  40741c:	mov	w1, #0x73                  	// #115
  407420:	csel	w1, w1, w3, ne  // ne = any
  407424:	tst	x2, #0x20
  407428:	strb	w1, [x12]
  40742c:	mov	w5, #0x2d                  	// #45
  407430:	mov	w3, #0x72                  	// #114
  407434:	csel	w3, w3, w5, ne  // ne = any
  407438:	tst	x2, #0x10
  40743c:	strb	w3, [x11]
  407440:	mov	w3, #0x77                  	// #119
  407444:	csel	w3, w3, w5, ne  // ne = any
  407448:	strb	w3, [x10]
  40744c:	and	w1, w2, #0x8
  407450:	tbz	w2, #10, 4074d8 <ferror@plt+0x4348>
  407454:	cmp	w1, #0x0
  407458:	mov	w3, #0x53                  	// #83
  40745c:	mov	w1, #0x73                  	// #115
  407460:	csel	w1, w1, w3, ne  // ne = any
  407464:	tst	x2, #0x4
  407468:	strb	w1, [x9]
  40746c:	mov	w5, #0x2d                  	// #45
  407470:	mov	w3, #0x72                  	// #114
  407474:	csel	w3, w3, w5, ne  // ne = any
  407478:	tst	x2, #0x2
  40747c:	strb	w3, [x8]
  407480:	mov	w3, #0x77                  	// #119
  407484:	csel	w3, w3, w5, ne  // ne = any
  407488:	strb	w3, [x7]
  40748c:	and	w1, w2, #0x1
  407490:	tbz	w2, #9, 4074c0 <ferror@plt+0x4330>
  407494:	cmp	w1, #0x0
  407498:	mov	w2, #0x54                  	// #84
  40749c:	mov	w1, #0x74                  	// #116
  4074a0:	csel	w1, w1, w2, ne  // ne = any
  4074a4:	strb	w1, [x6]
  4074a8:	strb	wzr, [x4]
  4074ac:	ret
  4074b0:	cmp	w1, #0x0
  4074b4:	mov	w1, #0x78                  	// #120
  4074b8:	csel	w1, w1, w5, ne  // ne = any
  4074bc:	b	407424 <ferror@plt+0x4294>
  4074c0:	cmp	w1, #0x0
  4074c4:	mov	w1, #0x78                  	// #120
  4074c8:	csel	w1, w1, w5, ne  // ne = any
  4074cc:	strb	w1, [x6]
  4074d0:	strb	wzr, [x4]
  4074d4:	ret
  4074d8:	cmp	w1, #0x0
  4074dc:	mov	w1, #0x78                  	// #120
  4074e0:	csel	w1, w1, w5, ne  // ne = any
  4074e4:	b	407464 <ferror@plt+0x42d4>
  4074e8:	mov	x4, x0
  4074ec:	mov	w1, #0x64                  	// #100
  4074f0:	strb	w1, [x4], #10
  4074f4:	b	4073e8 <ferror@plt+0x4258>
  4074f8:	mov	x4, x0
  4074fc:	mov	w1, #0x62                  	// #98
  407500:	strb	w1, [x4], #10
  407504:	b	4073e8 <ferror@plt+0x4258>
  407508:	mov	x4, x0
  40750c:	mov	w1, #0x63                  	// #99
  407510:	strb	w1, [x4], #10
  407514:	b	4073e8 <ferror@plt+0x4258>
  407518:	mov	x4, x0
  40751c:	mov	w1, #0x73                  	// #115
  407520:	strb	w1, [x4], #10
  407524:	b	4073e8 <ferror@plt+0x4258>
  407528:	mov	x4, x0
  40752c:	mov	w1, #0x70                  	// #112
  407530:	strb	w1, [x4], #10
  407534:	b	4073e8 <ferror@plt+0x4258>
  407538:	mov	x4, x0
  40753c:	mov	w1, #0x2d                  	// #45
  407540:	strb	w1, [x4], #10
  407544:	b	4073e8 <ferror@plt+0x4258>
  407548:	stp	x29, x30, [sp, #-96]!
  40754c:	mov	x29, sp
  407550:	stp	x19, x20, [sp, #16]
  407554:	stp	x21, x22, [sp, #32]
  407558:	add	x21, sp, #0x38
  40755c:	mov	x4, x21
  407560:	tbz	w0, #1, 407570 <ferror@plt+0x43e0>
  407564:	add	x4, x21, #0x1
  407568:	mov	w2, #0x20                  	// #32
  40756c:	strb	w2, [sp, #56]
  407570:	mov	w2, #0xa                   	// #10
  407574:	mov	x5, #0x1                   	// #1
  407578:	lsl	x3, x5, x2
  40757c:	cmp	x1, x3
  407580:	b.cc	407694 <ferror@plt+0x4504>  // b.lo, b.ul, b.last
  407584:	add	w2, w2, #0xa
  407588:	cmp	w2, #0x46
  40758c:	b.ne	407578 <ferror@plt+0x43e8>  // b.any
  407590:	mov	w19, #0x3c                  	// #60
  407594:	mov	w8, #0xcccd                	// #52429
  407598:	adrp	x6, 40b000 <ferror@plt+0x7e70>
  40759c:	movk	w8, #0xcccc, lsl #16
  4075a0:	add	x6, x6, #0x1a0
  4075a4:	mov	x5, #0xffffffffffffffff    	// #-1
  4075a8:	and	w7, w0, #0x1
  4075ac:	umull	x8, w19, w8
  4075b0:	lsl	x5, x5, x19
  4075b4:	lsr	x19, x1, x19
  4075b8:	bic	x5, x1, x5
  4075bc:	mov	w3, w19
  4075c0:	lsr	x8, x8, #35
  4075c4:	ldrsb	w1, [x6, w8, sxtw]
  4075c8:	strb	w1, [x4]
  4075cc:	cmp	w1, #0x42
  4075d0:	add	x1, x4, #0x1
  4075d4:	csel	w7, w7, wzr, ne  // ne = any
  4075d8:	cbz	w7, 4075e8 <ferror@plt+0x4458>
  4075dc:	add	x1, x4, #0x3
  4075e0:	mov	w6, #0x4269                	// #17001
  4075e4:	sturh	w6, [x4, #1]
  4075e8:	strb	wzr, [x1]
  4075ec:	cbz	x5, 4076a8 <ferror@plt+0x4518>
  4075f0:	sub	w2, w2, #0x14
  4075f4:	lsr	x2, x5, x2
  4075f8:	tbz	w0, #2, 4076dc <ferror@plt+0x454c>
  4075fc:	add	x2, x2, #0x5
  407600:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407604:	movk	x0, #0xcccd
  407608:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  40760c:	movk	x4, #0x1999, lsl #48
  407610:	umulh	x20, x2, x0
  407614:	lsr	x20, x20, #3
  407618:	mul	x1, x20, x0
  40761c:	umulh	x0, x20, x0
  407620:	ror	x1, x1, #1
  407624:	lsr	x0, x0, #3
  407628:	cmp	x1, x4
  40762c:	csel	x20, x20, x0, hi  // hi = pmore
  407630:	cbz	x20, 4076a8 <ferror@plt+0x4518>
  407634:	bl	402bc0 <localeconv@plt>
  407638:	cbz	x0, 40770c <ferror@plt+0x457c>
  40763c:	ldr	x4, [x0]
  407640:	cbz	x4, 40770c <ferror@plt+0x457c>
  407644:	ldrsb	w1, [x4]
  407648:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  40764c:	add	x0, x0, #0x360
  407650:	cmp	w1, #0x0
  407654:	csel	x4, x0, x4, eq  // eq = none
  407658:	mov	x6, x21
  40765c:	mov	x5, x20
  407660:	mov	w3, w19
  407664:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  407668:	add	x2, x2, #0x1a8
  40766c:	add	x22, sp, #0x40
  407670:	mov	x1, #0x20                  	// #32
  407674:	mov	x0, x22
  407678:	bl	402bb0 <snprintf@plt>
  40767c:	mov	x0, x22
  407680:	bl	402db0 <strdup@plt>
  407684:	ldp	x19, x20, [sp, #16]
  407688:	ldp	x21, x22, [sp, #32]
  40768c:	ldp	x29, x30, [sp], #96
  407690:	ret
  407694:	subs	w19, w2, #0xa
  407698:	b.ne	407594 <ferror@plt+0x4404>  // b.any
  40769c:	mov	w3, w1
  4076a0:	mov	w0, #0x42                  	// #66
  4076a4:	strh	w0, [x4]
  4076a8:	mov	x4, x21
  4076ac:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  4076b0:	add	x2, x2, #0x1b8
  4076b4:	add	x22, sp, #0x40
  4076b8:	mov	x1, #0x20                  	// #32
  4076bc:	mov	x0, x22
  4076c0:	bl	402bb0 <snprintf@plt>
  4076c4:	mov	x0, x22
  4076c8:	bl	402db0 <strdup@plt>
  4076cc:	ldp	x19, x20, [sp, #16]
  4076d0:	ldp	x21, x22, [sp, #32]
  4076d4:	ldp	x29, x30, [sp], #96
  4076d8:	ret
  4076dc:	add	x2, x2, #0x32
  4076e0:	mov	x5, #0xf5c3                	// #62915
  4076e4:	movk	x5, #0x5c28, lsl #16
  4076e8:	lsr	x20, x2, #2
  4076ec:	movk	x5, #0xc28f, lsl #32
  4076f0:	movk	x5, #0x28f5, lsl #48
  4076f4:	umulh	x20, x20, x5
  4076f8:	lsr	x20, x20, #2
  4076fc:	cmp	x20, #0xa
  407700:	b.ne	407630 <ferror@plt+0x44a0>  // b.any
  407704:	add	w3, w19, #0x1
  407708:	b	4076a8 <ferror@plt+0x4518>
  40770c:	adrp	x4, 40b000 <ferror@plt+0x7e70>
  407710:	add	x4, x4, #0x360
  407714:	b	407658 <ferror@plt+0x44c8>
  407718:	cbz	x0, 407814 <ferror@plt+0x4684>
  40771c:	stp	x29, x30, [sp, #-64]!
  407720:	mov	x29, sp
  407724:	stp	x19, x20, [sp, #16]
  407728:	mov	x20, x0
  40772c:	ldrsb	w4, [x0]
  407730:	cbz	w4, 407804 <ferror@plt+0x4674>
  407734:	cmp	x1, #0x0
  407738:	stp	x21, x22, [sp, #32]
  40773c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  407740:	stp	x23, x24, [sp, #48]
  407744:	mov	x21, x2
  407748:	mov	x23, x1
  40774c:	mov	x22, x3
  407750:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  407754:	b.eq	4077fc <ferror@plt+0x466c>  // b.none
  407758:	mov	x19, #0x0                   	// #0
  40775c:	nop
  407760:	cmp	w4, #0x2c
  407764:	ldrsb	w4, [x20, #1]
  407768:	b.eq	407794 <ferror@plt+0x4604>  // b.none
  40776c:	cbz	w4, 40779c <ferror@plt+0x460c>
  407770:	add	x20, x20, #0x1
  407774:	cmp	x21, x19
  407778:	b.hi	407760 <ferror@plt+0x45d0>  // b.pmore
  40777c:	mov	w0, #0xfffffffe            	// #-2
  407780:	ldp	x19, x20, [sp, #16]
  407784:	ldp	x21, x22, [sp, #32]
  407788:	ldp	x23, x24, [sp, #48]
  40778c:	ldp	x29, x30, [sp], #64
  407790:	ret
  407794:	mov	x24, x20
  407798:	cbnz	w4, 4077a0 <ferror@plt+0x4610>
  40779c:	add	x24, x20, #0x1
  4077a0:	cmp	x0, x24
  4077a4:	b.cs	4077fc <ferror@plt+0x466c>  // b.hs, b.nlast
  4077a8:	sub	x1, x24, x0
  4077ac:	blr	x22
  4077b0:	cmn	w0, #0x1
  4077b4:	b.eq	4077fc <ferror@plt+0x466c>  // b.none
  4077b8:	str	w0, [x23, x19, lsl #2]
  4077bc:	add	x19, x19, #0x1
  4077c0:	ldrsb	w0, [x24]
  4077c4:	cbz	w0, 4077e4 <ferror@plt+0x4654>
  4077c8:	mov	x0, x20
  4077cc:	ldrsb	w4, [x0, #1]!
  4077d0:	cbz	w4, 4077e4 <ferror@plt+0x4654>
  4077d4:	cmp	x21, x19
  4077d8:	b.ls	40777c <ferror@plt+0x45ec>  // b.plast
  4077dc:	mov	x20, x0
  4077e0:	b	407760 <ferror@plt+0x45d0>
  4077e4:	mov	w0, w19
  4077e8:	ldp	x19, x20, [sp, #16]
  4077ec:	ldp	x21, x22, [sp, #32]
  4077f0:	ldp	x23, x24, [sp, #48]
  4077f4:	ldp	x29, x30, [sp], #64
  4077f8:	ret
  4077fc:	ldp	x21, x22, [sp, #32]
  407800:	ldp	x23, x24, [sp, #48]
  407804:	mov	w0, #0xffffffff            	// #-1
  407808:	ldp	x19, x20, [sp, #16]
  40780c:	ldp	x29, x30, [sp], #64
  407810:	ret
  407814:	mov	w0, #0xffffffff            	// #-1
  407818:	ret
  40781c:	nop
  407820:	cbz	x0, 40789c <ferror@plt+0x470c>
  407824:	stp	x29, x30, [sp, #-32]!
  407828:	mov	x29, sp
  40782c:	str	x19, [sp, #16]
  407830:	mov	x19, x3
  407834:	mov	x3, x4
  407838:	cmp	x19, #0x0
  40783c:	ldrsb	w4, [x0]
  407840:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  407844:	b.eq	407894 <ferror@plt+0x4704>  // b.none
  407848:	ldr	x5, [x19]
  40784c:	cmp	x5, x2
  407850:	b.hi	407894 <ferror@plt+0x4704>  // b.pmore
  407854:	cmp	w4, #0x2b
  407858:	b.eq	407884 <ferror@plt+0x46f4>  // b.none
  40785c:	str	xzr, [x19]
  407860:	bl	407718 <ferror@plt+0x4588>
  407864:	cmp	w0, #0x0
  407868:	b.le	407878 <ferror@plt+0x46e8>
  40786c:	ldr	x1, [x19]
  407870:	add	x1, x1, w0, sxtw
  407874:	str	x1, [x19]
  407878:	ldr	x19, [sp, #16]
  40787c:	ldp	x29, x30, [sp], #32
  407880:	ret
  407884:	add	x0, x0, #0x1
  407888:	add	x1, x1, x5, lsl #2
  40788c:	sub	x2, x2, x5
  407890:	b	407860 <ferror@plt+0x46d0>
  407894:	mov	w0, #0xffffffff            	// #-1
  407898:	b	407878 <ferror@plt+0x46e8>
  40789c:	mov	w0, #0xffffffff            	// #-1
  4078a0:	ret
  4078a4:	nop
  4078a8:	cmp	x2, #0x0
  4078ac:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4078b0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4078b4:	b.eq	407990 <ferror@plt+0x4800>  // b.none
  4078b8:	stp	x29, x30, [sp, #-64]!
  4078bc:	mov	x29, sp
  4078c0:	stp	x19, x20, [sp, #16]
  4078c4:	mov	x20, x2
  4078c8:	mov	x19, x0
  4078cc:	stp	x21, x22, [sp, #32]
  4078d0:	mov	w21, #0x1                   	// #1
  4078d4:	str	x23, [sp, #48]
  4078d8:	mov	x23, x1
  4078dc:	ldrsb	w3, [x0]
  4078e0:	cbz	w3, 407978 <ferror@plt+0x47e8>
  4078e4:	nop
  4078e8:	cmp	w3, #0x2c
  4078ec:	ldrsb	w3, [x19, #1]
  4078f0:	b.eq	407908 <ferror@plt+0x4778>  // b.none
  4078f4:	cbz	w3, 407954 <ferror@plt+0x47c4>
  4078f8:	add	x19, x19, #0x1
  4078fc:	cmp	w3, #0x2c
  407900:	ldrsb	w3, [x19, #1]
  407904:	b.ne	4078f4 <ferror@plt+0x4764>  // b.any
  407908:	mov	x22, x19
  40790c:	cbz	w3, 407954 <ferror@plt+0x47c4>
  407910:	cmp	x0, x22
  407914:	b.cs	407960 <ferror@plt+0x47d0>  // b.hs, b.nlast
  407918:	sub	x1, x22, x0
  40791c:	blr	x20
  407920:	tbnz	w0, #31, 407964 <ferror@plt+0x47d4>
  407924:	asr	w2, w0, #3
  407928:	and	w0, w0, #0x7
  40792c:	lsl	w0, w21, w0
  407930:	ldrb	w1, [x23, w2, sxtw]
  407934:	orr	w0, w0, w1
  407938:	strb	w0, [x23, w2, sxtw]
  40793c:	ldrsb	w0, [x22]
  407940:	cbz	w0, 407978 <ferror@plt+0x47e8>
  407944:	ldrsb	w3, [x19, #1]!
  407948:	cbz	w3, 407978 <ferror@plt+0x47e8>
  40794c:	mov	x0, x19
  407950:	b	4078e8 <ferror@plt+0x4758>
  407954:	add	x22, x19, #0x1
  407958:	cmp	x0, x22
  40795c:	b.cc	407918 <ferror@plt+0x4788>  // b.lo, b.ul, b.last
  407960:	mov	w0, #0xffffffff            	// #-1
  407964:	ldp	x19, x20, [sp, #16]
  407968:	ldp	x21, x22, [sp, #32]
  40796c:	ldr	x23, [sp, #48]
  407970:	ldp	x29, x30, [sp], #64
  407974:	ret
  407978:	mov	w0, #0x0                   	// #0
  40797c:	ldp	x19, x20, [sp, #16]
  407980:	ldp	x21, x22, [sp, #32]
  407984:	ldr	x23, [sp, #48]
  407988:	ldp	x29, x30, [sp], #64
  40798c:	ret
  407990:	mov	w0, #0xffffffea            	// #-22
  407994:	ret
  407998:	cmp	x2, #0x0
  40799c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4079a0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4079a4:	b.eq	407a64 <ferror@plt+0x48d4>  // b.none
  4079a8:	stp	x29, x30, [sp, #-48]!
  4079ac:	mov	x29, sp
  4079b0:	stp	x19, x20, [sp, #16]
  4079b4:	mov	x19, x0
  4079b8:	stp	x21, x22, [sp, #32]
  4079bc:	mov	x21, x2
  4079c0:	mov	x22, x1
  4079c4:	ldrsb	w3, [x0]
  4079c8:	cbz	w3, 407a50 <ferror@plt+0x48c0>
  4079cc:	nop
  4079d0:	cmp	w3, #0x2c
  4079d4:	ldrsb	w3, [x19, #1]
  4079d8:	b.eq	4079f0 <ferror@plt+0x4860>  // b.none
  4079dc:	cbz	w3, 407a30 <ferror@plt+0x48a0>
  4079e0:	add	x19, x19, #0x1
  4079e4:	cmp	w3, #0x2c
  4079e8:	ldrsb	w3, [x19, #1]
  4079ec:	b.ne	4079dc <ferror@plt+0x484c>  // b.any
  4079f0:	mov	x20, x19
  4079f4:	cbz	w3, 407a30 <ferror@plt+0x48a0>
  4079f8:	cmp	x0, x20
  4079fc:	b.cs	407a3c <ferror@plt+0x48ac>  // b.hs, b.nlast
  407a00:	sub	x1, x20, x0
  407a04:	blr	x21
  407a08:	tbnz	x0, #63, 407a40 <ferror@plt+0x48b0>
  407a0c:	ldr	x2, [x22]
  407a10:	orr	x0, x2, x0
  407a14:	str	x0, [x22]
  407a18:	ldrsb	w0, [x20]
  407a1c:	cbz	w0, 407a50 <ferror@plt+0x48c0>
  407a20:	ldrsb	w3, [x19, #1]!
  407a24:	cbz	w3, 407a50 <ferror@plt+0x48c0>
  407a28:	mov	x0, x19
  407a2c:	b	4079d0 <ferror@plt+0x4840>
  407a30:	add	x20, x19, #0x1
  407a34:	cmp	x0, x20
  407a38:	b.cc	407a00 <ferror@plt+0x4870>  // b.lo, b.ul, b.last
  407a3c:	mov	w0, #0xffffffff            	// #-1
  407a40:	ldp	x19, x20, [sp, #16]
  407a44:	ldp	x21, x22, [sp, #32]
  407a48:	ldp	x29, x30, [sp], #48
  407a4c:	ret
  407a50:	mov	w0, #0x0                   	// #0
  407a54:	ldp	x19, x20, [sp, #16]
  407a58:	ldp	x21, x22, [sp, #32]
  407a5c:	ldp	x29, x30, [sp], #48
  407a60:	ret
  407a64:	mov	w0, #0xffffffea            	// #-22
  407a68:	ret
  407a6c:	nop
  407a70:	stp	x29, x30, [sp, #-80]!
  407a74:	mov	x29, sp
  407a78:	str	xzr, [sp, #72]
  407a7c:	cbz	x0, 407b10 <ferror@plt+0x4980>
  407a80:	stp	x19, x20, [sp, #16]
  407a84:	mov	x19, x0
  407a88:	mov	x20, x2
  407a8c:	stp	x21, x22, [sp, #32]
  407a90:	mov	w21, w3
  407a94:	stp	x23, x24, [sp, #48]
  407a98:	mov	x23, x1
  407a9c:	str	w3, [x1]
  407aa0:	str	w3, [x2]
  407aa4:	bl	4030d0 <__errno_location@plt>
  407aa8:	str	wzr, [x0]
  407aac:	mov	x22, x0
  407ab0:	ldrsb	w0, [x19]
  407ab4:	cmp	w0, #0x3a
  407ab8:	b.eq	407b1c <ferror@plt+0x498c>  // b.none
  407abc:	add	x24, sp, #0x48
  407ac0:	mov	x0, x19
  407ac4:	mov	x1, x24
  407ac8:	mov	w2, #0xa                   	// #10
  407acc:	bl	402ec0 <strtol@plt>
  407ad0:	str	w0, [x23]
  407ad4:	str	w0, [x20]
  407ad8:	ldr	w0, [x22]
  407adc:	cbnz	w0, 407b54 <ferror@plt+0x49c4>
  407ae0:	ldr	x2, [sp, #72]
  407ae4:	cmp	x2, #0x0
  407ae8:	ccmp	x2, x19, #0x4, ne  // ne = any
  407aec:	b.eq	407b54 <ferror@plt+0x49c4>  // b.none
  407af0:	ldrsb	w3, [x2]
  407af4:	cmp	w3, #0x3a
  407af8:	b.eq	407b68 <ferror@plt+0x49d8>  // b.none
  407afc:	cmp	w3, #0x2d
  407b00:	b.eq	407b84 <ferror@plt+0x49f4>  // b.none
  407b04:	ldp	x19, x20, [sp, #16]
  407b08:	ldp	x21, x22, [sp, #32]
  407b0c:	ldp	x23, x24, [sp, #48]
  407b10:	mov	w0, #0x0                   	// #0
  407b14:	ldp	x29, x30, [sp], #80
  407b18:	ret
  407b1c:	add	x19, x19, #0x1
  407b20:	add	x1, sp, #0x48
  407b24:	mov	x0, x19
  407b28:	mov	w2, #0xa                   	// #10
  407b2c:	bl	402ec0 <strtol@plt>
  407b30:	str	w0, [x20]
  407b34:	ldr	w0, [x22]
  407b38:	cbnz	w0, 407b54 <ferror@plt+0x49c4>
  407b3c:	ldr	x0, [sp, #72]
  407b40:	cbz	x0, 407b54 <ferror@plt+0x49c4>
  407b44:	ldrsb	w1, [x0]
  407b48:	cmp	w1, #0x0
  407b4c:	ccmp	x0, x19, #0x4, eq  // eq = none
  407b50:	b.ne	407b04 <ferror@plt+0x4974>  // b.any
  407b54:	mov	w0, #0xffffffff            	// #-1
  407b58:	ldp	x19, x20, [sp, #16]
  407b5c:	ldp	x21, x22, [sp, #32]
  407b60:	ldp	x23, x24, [sp, #48]
  407b64:	b	407b14 <ferror@plt+0x4984>
  407b68:	ldrsb	w1, [x2, #1]
  407b6c:	cbnz	w1, 407b84 <ferror@plt+0x49f4>
  407b70:	ldp	x23, x24, [sp, #48]
  407b74:	str	w21, [x20]
  407b78:	ldp	x19, x20, [sp, #16]
  407b7c:	ldp	x21, x22, [sp, #32]
  407b80:	b	407b14 <ferror@plt+0x4984>
  407b84:	str	wzr, [x22]
  407b88:	add	x19, x2, #0x1
  407b8c:	mov	x1, x24
  407b90:	mov	x0, x19
  407b94:	mov	w2, #0xa                   	// #10
  407b98:	str	xzr, [sp, #72]
  407b9c:	bl	402ec0 <strtol@plt>
  407ba0:	str	w0, [x20]
  407ba4:	ldr	w0, [x22]
  407ba8:	cbz	w0, 407b3c <ferror@plt+0x49ac>
  407bac:	b	407b54 <ferror@plt+0x49c4>
  407bb0:	cmp	x1, #0x0
  407bb4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  407bb8:	b.eq	407c8c <ferror@plt+0x4afc>  // b.none
  407bbc:	stp	x29, x30, [sp, #-80]!
  407bc0:	mov	x29, sp
  407bc4:	stp	x19, x20, [sp, #16]
  407bc8:	mov	x19, x1
  407bcc:	stp	x21, x22, [sp, #32]
  407bd0:	add	x22, sp, #0x48
  407bd4:	str	x23, [sp, #48]
  407bd8:	add	x23, sp, #0x40
  407bdc:	b	407c00 <ferror@plt+0x4a70>
  407be0:	cmp	x20, #0x0
  407be4:	add	x19, x3, x4
  407be8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  407bec:	ccmp	x21, x4, #0x0, ne  // ne = any
  407bf0:	b.ne	407c74 <ferror@plt+0x4ae4>  // b.any
  407bf4:	bl	402c60 <strncmp@plt>
  407bf8:	cbnz	w0, 407c74 <ferror@plt+0x4ae4>
  407bfc:	add	x0, x20, x21
  407c00:	mov	x1, x23
  407c04:	bl	4065a8 <ferror@plt+0x3418>
  407c08:	mov	x1, x22
  407c0c:	mov	x20, x0
  407c10:	mov	x0, x19
  407c14:	bl	4065a8 <ferror@plt+0x3418>
  407c18:	ldp	x21, x4, [sp, #64]
  407c1c:	mov	x3, x0
  407c20:	mov	x1, x3
  407c24:	mov	x0, x20
  407c28:	mov	x2, x21
  407c2c:	adds	x5, x21, x4
  407c30:	b.eq	407c5c <ferror@plt+0x4acc>  // b.none
  407c34:	cmp	x5, #0x1
  407c38:	b.ne	407be0 <ferror@plt+0x4a50>  // b.any
  407c3c:	cbz	x20, 407c4c <ferror@plt+0x4abc>
  407c40:	ldrsb	w5, [x20]
  407c44:	cmp	w5, #0x2f
  407c48:	b.eq	407c5c <ferror@plt+0x4acc>  // b.none
  407c4c:	cbz	x3, 407c74 <ferror@plt+0x4ae4>
  407c50:	ldrsb	w5, [x3]
  407c54:	cmp	w5, #0x2f
  407c58:	b.ne	407be0 <ferror@plt+0x4a50>  // b.any
  407c5c:	mov	w0, #0x1                   	// #1
  407c60:	ldp	x19, x20, [sp, #16]
  407c64:	ldp	x21, x22, [sp, #32]
  407c68:	ldr	x23, [sp, #48]
  407c6c:	ldp	x29, x30, [sp], #80
  407c70:	ret
  407c74:	mov	w0, #0x0                   	// #0
  407c78:	ldp	x19, x20, [sp, #16]
  407c7c:	ldp	x21, x22, [sp, #32]
  407c80:	ldr	x23, [sp, #48]
  407c84:	ldp	x29, x30, [sp], #80
  407c88:	ret
  407c8c:	mov	w0, #0x0                   	// #0
  407c90:	ret
  407c94:	nop
  407c98:	stp	x29, x30, [sp, #-64]!
  407c9c:	mov	x29, sp
  407ca0:	stp	x19, x20, [sp, #16]
  407ca4:	mov	x19, x1
  407ca8:	orr	x1, x0, x1
  407cac:	cbz	x1, 407d2c <ferror@plt+0x4b9c>
  407cb0:	stp	x21, x22, [sp, #32]
  407cb4:	mov	x20, x0
  407cb8:	mov	x21, x2
  407cbc:	cbz	x0, 407d40 <ferror@plt+0x4bb0>
  407cc0:	cbz	x19, 407d58 <ferror@plt+0x4bc8>
  407cc4:	stp	x23, x24, [sp, #48]
  407cc8:	bl	4029d0 <strlen@plt>
  407ccc:	mov	x23, x0
  407cd0:	mvn	x0, x0
  407cd4:	mov	x22, #0x0                   	// #0
  407cd8:	cmp	x21, x0
  407cdc:	b.hi	407d14 <ferror@plt+0x4b84>  // b.pmore
  407ce0:	add	x24, x21, x23
  407ce4:	add	x0, x24, #0x1
  407ce8:	bl	402c30 <malloc@plt>
  407cec:	mov	x22, x0
  407cf0:	cbz	x0, 407d14 <ferror@plt+0x4b84>
  407cf4:	mov	x1, x20
  407cf8:	mov	x2, x23
  407cfc:	bl	402960 <memcpy@plt>
  407d00:	mov	x2, x21
  407d04:	mov	x1, x19
  407d08:	add	x0, x22, x23
  407d0c:	bl	402960 <memcpy@plt>
  407d10:	strb	wzr, [x22, x24]
  407d14:	mov	x0, x22
  407d18:	ldp	x19, x20, [sp, #16]
  407d1c:	ldp	x21, x22, [sp, #32]
  407d20:	ldp	x23, x24, [sp, #48]
  407d24:	ldp	x29, x30, [sp], #64
  407d28:	ret
  407d2c:	ldp	x19, x20, [sp, #16]
  407d30:	adrp	x0, 409000 <ferror@plt+0x5e70>
  407d34:	ldp	x29, x30, [sp], #64
  407d38:	add	x0, x0, #0x658
  407d3c:	b	402db0 <strdup@plt>
  407d40:	mov	x0, x19
  407d44:	mov	x1, x2
  407d48:	ldp	x19, x20, [sp, #16]
  407d4c:	ldp	x21, x22, [sp, #32]
  407d50:	ldp	x29, x30, [sp], #64
  407d54:	b	402fa0 <strndup@plt>
  407d58:	ldp	x19, x20, [sp, #16]
  407d5c:	ldp	x21, x22, [sp, #32]
  407d60:	ldp	x29, x30, [sp], #64
  407d64:	b	402db0 <strdup@plt>
  407d68:	stp	x29, x30, [sp, #-32]!
  407d6c:	mov	x2, #0x0                   	// #0
  407d70:	mov	x29, sp
  407d74:	stp	x19, x20, [sp, #16]
  407d78:	mov	x20, x0
  407d7c:	mov	x19, x1
  407d80:	cbz	x1, 407d90 <ferror@plt+0x4c00>
  407d84:	mov	x0, x1
  407d88:	bl	4029d0 <strlen@plt>
  407d8c:	mov	x2, x0
  407d90:	mov	x1, x19
  407d94:	mov	x0, x20
  407d98:	ldp	x19, x20, [sp, #16]
  407d9c:	ldp	x29, x30, [sp], #32
  407da0:	b	407c98 <ferror@plt+0x4b08>
  407da4:	nop
  407da8:	stp	x29, x30, [sp, #-288]!
  407dac:	mov	w9, #0xffffffd0            	// #-48
  407db0:	mov	w8, #0xffffff80            	// #-128
  407db4:	mov	x29, sp
  407db8:	add	x10, sp, #0xf0
  407dbc:	add	x11, sp, #0x120
  407dc0:	stp	x11, x11, [sp, #80]
  407dc4:	str	x10, [sp, #96]
  407dc8:	stp	w9, w8, [sp, #104]
  407dcc:	ldp	x10, x11, [sp, #80]
  407dd0:	str	x19, [sp, #16]
  407dd4:	ldp	x8, x9, [sp, #96]
  407dd8:	mov	x19, x0
  407ddc:	add	x0, sp, #0x48
  407de0:	stp	x10, x11, [sp, #32]
  407de4:	stp	x8, x9, [sp, #48]
  407de8:	str	q0, [sp, #112]
  407dec:	str	q1, [sp, #128]
  407df0:	str	q2, [sp, #144]
  407df4:	str	q3, [sp, #160]
  407df8:	str	q4, [sp, #176]
  407dfc:	str	q5, [sp, #192]
  407e00:	str	q6, [sp, #208]
  407e04:	str	q7, [sp, #224]
  407e08:	stp	x2, x3, [sp, #240]
  407e0c:	add	x2, sp, #0x20
  407e10:	stp	x4, x5, [sp, #256]
  407e14:	stp	x6, x7, [sp, #272]
  407e18:	bl	402f80 <vasprintf@plt>
  407e1c:	tbnz	w0, #31, 407e4c <ferror@plt+0x4cbc>
  407e20:	ldr	x1, [sp, #72]
  407e24:	sxtw	x2, w0
  407e28:	mov	x0, x19
  407e2c:	bl	407c98 <ferror@plt+0x4b08>
  407e30:	mov	x19, x0
  407e34:	ldr	x0, [sp, #72]
  407e38:	bl	402f10 <free@plt>
  407e3c:	mov	x0, x19
  407e40:	ldr	x19, [sp, #16]
  407e44:	ldp	x29, x30, [sp], #288
  407e48:	ret
  407e4c:	mov	x19, #0x0                   	// #0
  407e50:	mov	x0, x19
  407e54:	ldr	x19, [sp, #16]
  407e58:	ldp	x29, x30, [sp], #288
  407e5c:	ret
  407e60:	stp	x29, x30, [sp, #-80]!
  407e64:	mov	x29, sp
  407e68:	stp	x21, x22, [sp, #32]
  407e6c:	ldr	x21, [x0]
  407e70:	stp	x19, x20, [sp, #16]
  407e74:	mov	x19, x0
  407e78:	ldrsb	w0, [x21]
  407e7c:	cbz	w0, 407fc0 <ferror@plt+0x4e30>
  407e80:	mov	x0, x21
  407e84:	mov	x22, x2
  407e88:	stp	x23, x24, [sp, #48]
  407e8c:	mov	x24, x1
  407e90:	mov	w23, w3
  407e94:	mov	x1, x2
  407e98:	bl	402fb0 <strspn@plt>
  407e9c:	add	x20, x21, x0
  407ea0:	ldrsb	w21, [x21, x0]
  407ea4:	cbz	w21, 407f84 <ferror@plt+0x4df4>
  407ea8:	cbz	w23, 407f2c <ferror@plt+0x4d9c>
  407eac:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  407eb0:	mov	w1, w21
  407eb4:	add	x0, x0, #0x1c0
  407eb8:	bl	402fc0 <strchr@plt>
  407ebc:	cbz	x0, 407f5c <ferror@plt+0x4dcc>
  407ec0:	add	x1, sp, #0x48
  407ec4:	add	x23, x20, #0x1
  407ec8:	mov	x0, x23
  407ecc:	strb	w21, [sp, #72]
  407ed0:	strb	wzr, [sp, #73]
  407ed4:	bl	406630 <ferror@plt+0x34a0>
  407ed8:	add	x1, x20, x0
  407edc:	str	x0, [x24]
  407ee0:	ldrsb	w1, [x1, #1]
  407ee4:	cmp	w1, #0x0
  407ee8:	ccmp	w21, w1, #0x0, ne  // ne = any
  407eec:	b.ne	407f84 <ferror@plt+0x4df4>  // b.any
  407ef0:	add	x0, x0, #0x2
  407ef4:	add	x21, x20, x0
  407ef8:	ldrsb	w1, [x20, x0]
  407efc:	cbz	w1, 407f0c <ferror@plt+0x4d7c>
  407f00:	mov	x0, x22
  407f04:	bl	402fc0 <strchr@plt>
  407f08:	cbz	x0, 407f84 <ferror@plt+0x4df4>
  407f0c:	mov	x20, x23
  407f10:	ldp	x23, x24, [sp, #48]
  407f14:	str	x21, [x19]
  407f18:	mov	x0, x20
  407f1c:	ldp	x19, x20, [sp, #16]
  407f20:	ldp	x21, x22, [sp, #32]
  407f24:	ldp	x29, x30, [sp], #80
  407f28:	ret
  407f2c:	mov	x1, x22
  407f30:	mov	x0, x20
  407f34:	bl	403090 <strcspn@plt>
  407f38:	str	x0, [x24]
  407f3c:	add	x0, x20, x0
  407f40:	ldp	x23, x24, [sp, #48]
  407f44:	str	x0, [x19]
  407f48:	mov	x0, x20
  407f4c:	ldp	x19, x20, [sp, #16]
  407f50:	ldp	x21, x22, [sp, #32]
  407f54:	ldp	x29, x30, [sp], #80
  407f58:	ret
  407f5c:	mov	x1, x22
  407f60:	mov	x0, x20
  407f64:	bl	406630 <ferror@plt+0x34a0>
  407f68:	str	x0, [x24]
  407f6c:	add	x21, x20, x0
  407f70:	ldrsb	w1, [x20, x0]
  407f74:	cbz	w1, 407fa4 <ferror@plt+0x4e14>
  407f78:	mov	x0, x22
  407f7c:	bl	402fc0 <strchr@plt>
  407f80:	cbnz	x0, 407fa4 <ferror@plt+0x4e14>
  407f84:	ldp	x23, x24, [sp, #48]
  407f88:	str	x20, [x19]
  407f8c:	mov	x20, #0x0                   	// #0
  407f90:	mov	x0, x20
  407f94:	ldp	x19, x20, [sp, #16]
  407f98:	ldp	x21, x22, [sp, #32]
  407f9c:	ldp	x29, x30, [sp], #80
  407fa0:	ret
  407fa4:	ldp	x23, x24, [sp, #48]
  407fa8:	str	x21, [x19]
  407fac:	mov	x0, x20
  407fb0:	ldp	x19, x20, [sp, #16]
  407fb4:	ldp	x21, x22, [sp, #32]
  407fb8:	ldp	x29, x30, [sp], #80
  407fbc:	ret
  407fc0:	mov	x20, #0x0                   	// #0
  407fc4:	mov	x0, x20
  407fc8:	ldp	x19, x20, [sp, #16]
  407fcc:	ldp	x21, x22, [sp, #32]
  407fd0:	ldp	x29, x30, [sp], #80
  407fd4:	ret
  407fd8:	stp	x29, x30, [sp, #-32]!
  407fdc:	mov	x29, sp
  407fe0:	str	x19, [sp, #16]
  407fe4:	mov	x19, x0
  407fe8:	b	407ff4 <ferror@plt+0x4e64>
  407fec:	cmp	w0, #0xa
  407ff0:	b.eq	408014 <ferror@plt+0x4e84>  // b.none
  407ff4:	mov	x0, x19
  407ff8:	bl	402c90 <fgetc@plt>
  407ffc:	cmn	w0, #0x1
  408000:	b.ne	407fec <ferror@plt+0x4e5c>  // b.any
  408004:	mov	w0, #0x1                   	// #1
  408008:	ldr	x19, [sp, #16]
  40800c:	ldp	x29, x30, [sp], #32
  408010:	ret
  408014:	mov	w0, #0x0                   	// #0
  408018:	ldr	x19, [sp, #16]
  40801c:	ldp	x29, x30, [sp], #32
  408020:	ret
  408024:	nop
  408028:	stp	x29, x30, [sp, #-144]!
  40802c:	mov	x29, sp
  408030:	stp	x19, x20, [sp, #16]
  408034:	stp	x21, x22, [sp, #32]
  408038:	stp	x23, x24, [sp, #48]
  40803c:	stp	x25, x26, [sp, #64]
  408040:	stp	x27, x28, [sp, #80]
  408044:	str	x1, [sp, #120]
  408048:	cbz	x0, 40826c <ferror@plt+0x50dc>
  40804c:	mov	x21, x0
  408050:	add	x0, sp, #0x88
  408054:	stp	xzr, x0, [sp, #104]
  408058:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  40805c:	add	x1, x0, #0x1e8
  408060:	mov	x0, x21
  408064:	bl	402fb0 <strspn@plt>
  408068:	add	x20, x21, x0
  40806c:	ldrsb	w0, [x21, x0]
  408070:	mov	x25, #0xcccccccccccccccc    	// #-3689348814741910324
  408074:	adrp	x23, 41c000 <ferror@plt+0x18e70>
  408078:	mov	w19, #0x0                   	// #0
  40807c:	add	x23, x23, #0xb38
  408080:	movk	x25, #0xcccd
  408084:	cbz	w0, 408184 <ferror@plt+0x4ff4>
  408088:	bl	4030d0 <__errno_location@plt>
  40808c:	mov	x19, x0
  408090:	ldr	x1, [sp, #112]
  408094:	mov	x0, x20
  408098:	str	wzr, [x19]
  40809c:	mov	w2, #0xa                   	// #10
  4080a0:	bl	402a70 <strtoll@plt>
  4080a4:	mov	x24, x0
  4080a8:	ldr	w1, [x19]
  4080ac:	cmp	w1, #0x0
  4080b0:	b.gt	40822c <ferror@plt+0x509c>
  4080b4:	tbnz	x0, #63, 40824c <ferror@plt+0x50bc>
  4080b8:	ldr	x21, [sp, #136]
  4080bc:	ldrsb	w0, [x21]
  4080c0:	cmp	w0, #0x2e
  4080c4:	b.eq	4081ec <ferror@plt+0x505c>  // b.none
  4080c8:	cmp	x20, x21
  4080cc:	b.eq	4081cc <ferror@plt+0x503c>  // b.none
  4080d0:	mov	w22, #0x0                   	// #0
  4080d4:	mov	x20, #0x0                   	// #0
  4080d8:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  4080dc:	add	x1, x0, #0x1e8
  4080e0:	mov	x0, x21
  4080e4:	bl	402fb0 <strspn@plt>
  4080e8:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4080ec:	add	x28, x1, #0x1c8
  4080f0:	add	x21, x21, x0
  4080f4:	mov	x26, #0x0                   	// #0
  4080f8:	str	x21, [sp, #136]
  4080fc:	nop
  408100:	mov	w19, w26
  408104:	cbz	x28, 4081b4 <ferror@plt+0x5024>
  408108:	mov	x0, x28
  40810c:	bl	4029d0 <strlen@plt>
  408110:	mov	x27, x0
  408114:	cbz	x0, 4081b4 <ferror@plt+0x5024>
  408118:	mov	x2, x0
  40811c:	mov	x1, x28
  408120:	mov	x0, x21
  408124:	bl	402c60 <strncmp@plt>
  408128:	cbnz	w0, 4081b4 <ferror@plt+0x5024>
  40812c:	ubfiz	x19, x19, #4, #32
  408130:	add	x19, x23, x19
  408134:	ldr	x0, [x19, #8]
  408138:	mul	x20, x20, x0
  40813c:	cbz	w22, 408150 <ferror@plt+0x4fc0>
  408140:	umulh	x20, x20, x25
  408144:	subs	w22, w22, #0x1
  408148:	lsr	x20, x20, #3
  40814c:	b.ne	408140 <ferror@plt+0x4fb0>  // b.any
  408150:	madd	x20, x24, x0, x20
  408154:	add	x21, x21, x27
  408158:	ldr	x0, [sp, #104]
  40815c:	mov	w19, #0x1                   	// #1
  408160:	add	x0, x0, x20
  408164:	str	x0, [sp, #104]
  408168:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  40816c:	add	x1, x0, #0x1e8
  408170:	mov	x0, x21
  408174:	bl	402fb0 <strspn@plt>
  408178:	add	x20, x21, x0
  40817c:	ldrsb	w0, [x21, x0]
  408180:	cbnz	w0, 408088 <ferror@plt+0x4ef8>
  408184:	cbz	w19, 4081cc <ferror@plt+0x503c>
  408188:	ldr	x1, [sp, #120]
  40818c:	mov	w0, #0x0                   	// #0
  408190:	ldr	x2, [sp, #104]
  408194:	str	x2, [x1]
  408198:	ldp	x19, x20, [sp, #16]
  40819c:	ldp	x21, x22, [sp, #32]
  4081a0:	ldp	x23, x24, [sp, #48]
  4081a4:	ldp	x25, x26, [sp, #64]
  4081a8:	ldp	x27, x28, [sp, #80]
  4081ac:	ldp	x29, x30, [sp], #144
  4081b0:	ret
  4081b4:	add	x26, x26, #0x1
  4081b8:	cmp	x26, #0x1c
  4081bc:	b.eq	4081cc <ferror@plt+0x503c>  // b.none
  4081c0:	lsl	x0, x26, #4
  4081c4:	ldr	x28, [x0, x23]
  4081c8:	b	408100 <ferror@plt+0x4f70>
  4081cc:	mov	w0, #0xffffffea            	// #-22
  4081d0:	ldp	x19, x20, [sp, #16]
  4081d4:	ldp	x21, x22, [sp, #32]
  4081d8:	ldp	x23, x24, [sp, #48]
  4081dc:	ldp	x25, x26, [sp, #64]
  4081e0:	ldp	x27, x28, [sp, #80]
  4081e4:	ldp	x29, x30, [sp], #144
  4081e8:	ret
  4081ec:	ldr	x1, [sp, #112]
  4081f0:	str	wzr, [x19]
  4081f4:	add	x22, x21, #0x1
  4081f8:	mov	w2, #0xa                   	// #10
  4081fc:	mov	x0, x22
  408200:	bl	402a70 <strtoll@plt>
  408204:	mov	x20, x0
  408208:	ldr	w1, [x19]
  40820c:	cmp	w1, #0x0
  408210:	b.gt	40822c <ferror@plt+0x509c>
  408214:	tbnz	x0, #63, 40824c <ferror@plt+0x50bc>
  408218:	ldr	x21, [sp, #136]
  40821c:	cmp	x22, x21
  408220:	b.eq	4081cc <ferror@plt+0x503c>  // b.none
  408224:	sub	w22, w21, w22
  408228:	b	4080d8 <ferror@plt+0x4f48>
  40822c:	neg	w0, w1
  408230:	ldp	x19, x20, [sp, #16]
  408234:	ldp	x21, x22, [sp, #32]
  408238:	ldp	x23, x24, [sp, #48]
  40823c:	ldp	x25, x26, [sp, #64]
  408240:	ldp	x27, x28, [sp, #80]
  408244:	ldp	x29, x30, [sp], #144
  408248:	ret
  40824c:	mov	w0, #0xffffffde            	// #-34
  408250:	ldp	x19, x20, [sp, #16]
  408254:	ldp	x21, x22, [sp, #32]
  408258:	ldp	x23, x24, [sp, #48]
  40825c:	ldp	x25, x26, [sp, #64]
  408260:	ldp	x27, x28, [sp, #80]
  408264:	ldp	x29, x30, [sp], #144
  408268:	ret
  40826c:	adrp	x3, 40b000 <ferror@plt+0x7e70>
  408270:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408274:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  408278:	add	x3, x3, #0x4c8
  40827c:	add	x1, x1, #0x1d0
  408280:	add	x0, x0, #0x1e0
  408284:	mov	w2, #0x4d                  	// #77
  408288:	bl	4030c0 <__assert_fail@plt>
  40828c:	nop
  408290:	stp	x29, x30, [sp, #-224]!
  408294:	mov	x29, sp
  408298:	stp	x19, x20, [sp, #16]
  40829c:	stp	xzr, xzr, [sp, #96]
  4082a0:	cbz	x0, 4087dc <ferror@plt+0x564c>
  4082a4:	stp	x21, x22, [sp, #32]
  4082a8:	mov	x20, x1
  4082ac:	cbz	x1, 40880c <ferror@plt+0x567c>
  4082b0:	mov	x19, x0
  4082b4:	mov	x0, #0x0                   	// #0
  4082b8:	bl	402c20 <time@plt>
  4082bc:	mov	x2, x0
  4082c0:	add	x21, sp, #0x70
  4082c4:	add	x0, sp, #0x58
  4082c8:	mov	x1, x21
  4082cc:	str	x2, [sp, #88]
  4082d0:	bl	402ad0 <localtime_r@plt>
  4082d4:	mov	w2, #0xffffffff            	// #-1
  4082d8:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4082dc:	mov	x0, x19
  4082e0:	add	x1, x1, #0x200
  4082e4:	str	w2, [sp, #144]
  4082e8:	bl	402e70 <strcmp@plt>
  4082ec:	cbz	w0, 408390 <ferror@plt+0x5200>
  4082f0:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4082f4:	mov	x0, x19
  4082f8:	add	x1, x1, #0x208
  4082fc:	bl	402e70 <strcmp@plt>
  408300:	cbz	w0, 4083a8 <ferror@plt+0x5218>
  408304:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408308:	mov	x0, x19
  40830c:	add	x1, x1, #0x210
  408310:	bl	402e70 <strcmp@plt>
  408314:	cbz	w0, 408420 <ferror@plt+0x5290>
  408318:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  40831c:	mov	x0, x19
  408320:	add	x1, x1, #0x220
  408324:	bl	402e70 <strcmp@plt>
  408328:	cbz	w0, 4083f8 <ferror@plt+0x5268>
  40832c:	ldrsb	w0, [x19]
  408330:	cmp	w0, #0x2b
  408334:	b.eq	408434 <ferror@plt+0x52a4>  // b.none
  408338:	cmp	w0, #0x2d
  40833c:	b.eq	40844c <ferror@plt+0x52bc>  // b.none
  408340:	mov	x0, x19
  408344:	bl	4029d0 <strlen@plt>
  408348:	cmp	x0, #0x3
  40834c:	b.ls	408464 <ferror@plt+0x52d4>  // b.plast
  408350:	sub	x1, x0, #0x4
  408354:	mov	w0, #0x6120                	// #24864
  408358:	movk	w0, #0x6f67, lsl #16
  40835c:	ldr	w2, [x19, x1]
  408360:	cmp	w2, w0
  408364:	b.ne	4087b0 <ferror@plt+0x5620>  // b.any
  408368:	mov	x0, x19
  40836c:	bl	402fa0 <strndup@plt>
  408370:	mov	x22, x0
  408374:	cbz	x0, 408838 <ferror@plt+0x56a8>
  408378:	add	x1, sp, #0x68
  40837c:	bl	408028 <ferror@plt+0x4e98>
  408380:	mov	w19, w0
  408384:	mov	x0, x22
  408388:	bl	402f10 <free@plt>
  40838c:	tbnz	w19, #31, 4083e4 <ferror@plt+0x5254>
  408390:	mov	x0, x21
  408394:	bl	402e10 <mktime@plt>
  408398:	cmn	x0, #0x1
  40839c:	b.ne	4083c0 <ferror@plt+0x5230>  // b.any
  4083a0:	mov	w19, #0xffffffea            	// #-22
  4083a4:	b	4083e4 <ferror@plt+0x5254>
  4083a8:	mov	x0, x21
  4083ac:	str	xzr, [sp, #112]
  4083b0:	str	wzr, [sp, #120]
  4083b4:	bl	402e10 <mktime@plt>
  4083b8:	cmn	x0, #0x1
  4083bc:	b.eq	4083a0 <ferror@plt+0x5210>  // b.none
  4083c0:	ldp	x2, x1, [sp, #96]
  4083c4:	mov	x3, #0x4240                	// #16960
  4083c8:	movk	x3, #0xf, lsl #16
  4083cc:	mov	w19, #0x0                   	// #0
  4083d0:	madd	x0, x0, x3, x2
  4083d4:	cmp	x1, x0
  4083d8:	sub	x0, x0, x1
  4083dc:	csel	x0, x0, xzr, cc  // cc = lo, ul, last
  4083e0:	str	x0, [x20]
  4083e4:	mov	w0, w19
  4083e8:	ldp	x19, x20, [sp, #16]
  4083ec:	ldp	x21, x22, [sp, #32]
  4083f0:	ldp	x29, x30, [sp], #224
  4083f4:	ret
  4083f8:	ldr	w1, [sp, #124]
  4083fc:	mov	x0, x21
  408400:	str	xzr, [sp, #112]
  408404:	add	w1, w1, #0x1
  408408:	stp	wzr, w1, [sp, #120]
  40840c:	bl	402e10 <mktime@plt>
  408410:	cmn	x0, #0x1
  408414:	b.ne	4083c0 <ferror@plt+0x5230>  // b.any
  408418:	mov	w19, #0xffffffea            	// #-22
  40841c:	b	4083e4 <ferror@plt+0x5254>
  408420:	ldr	w1, [sp, #124]
  408424:	mov	x0, x21
  408428:	str	xzr, [sp, #112]
  40842c:	sub	w1, w1, #0x1
  408430:	b	408408 <ferror@plt+0x5278>
  408434:	add	x0, x19, #0x1
  408438:	add	x1, sp, #0x60
  40843c:	bl	408028 <ferror@plt+0x4e98>
  408440:	mov	w19, w0
  408444:	tbz	w0, #31, 408390 <ferror@plt+0x5200>
  408448:	b	4083e4 <ferror@plt+0x5254>
  40844c:	add	x0, x19, #0x1
  408450:	add	x1, sp, #0x68
  408454:	bl	408028 <ferror@plt+0x4e98>
  408458:	mov	w19, w0
  40845c:	tbz	w0, #31, 408390 <ferror@plt+0x5200>
  408460:	b	4083e4 <ferror@plt+0x5254>
  408464:	stp	x23, x24, [sp, #48]
  408468:	adrp	x23, 40b000 <ferror@plt+0x7e70>
  40846c:	add	x23, x23, #0x1f0
  408470:	mov	x24, #0x0                   	// #0
  408474:	stp	x25, x26, [sp, #64]
  408478:	adrp	x26, 41c000 <ferror@plt+0x18e70>
  40847c:	add	x26, x26, #0xb38
  408480:	add	x26, x26, #0x1c0
  408484:	mov	w25, w24
  408488:	cbz	x23, 408798 <ferror@plt+0x5608>
  40848c:	mov	x0, x23
  408490:	bl	4029d0 <strlen@plt>
  408494:	mov	x22, x0
  408498:	cbz	x0, 408798 <ferror@plt+0x5608>
  40849c:	mov	x2, x0
  4084a0:	mov	x1, x23
  4084a4:	mov	x0, x19
  4084a8:	bl	402f60 <strncasecmp@plt>
  4084ac:	cbnz	w0, 408798 <ferror@plt+0x5608>
  4084b0:	ldrsb	w0, [x19, x22]
  4084b4:	cmp	w0, #0x20
  4084b8:	b.ne	408798 <ferror@plt+0x5608>  // b.any
  4084bc:	ubfiz	x25, x25, #4, #32
  4084c0:	adrp	x0, 41c000 <ferror@plt+0x18e70>
  4084c4:	add	x0, x0, #0xb38
  4084c8:	add	x22, x22, #0x1
  4084cc:	add	x0, x0, x25
  4084d0:	add	x19, x19, x22
  4084d4:	ldr	w22, [x0, #456]
  4084d8:	ldp	x8, x9, [sp, #112]
  4084dc:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4084e0:	ldp	x6, x7, [sp, #128]
  4084e4:	add	x1, x1, #0x230
  4084e8:	ldp	x4, x5, [sp, #144]
  4084ec:	mov	x2, x21
  4084f0:	ldr	x3, [sp, #160]
  4084f4:	mov	x0, x19
  4084f8:	stp	x8, x9, [sp, #168]
  4084fc:	stp	x6, x7, [sp, #184]
  408500:	stp	x4, x5, [sp, #200]
  408504:	str	x3, [sp, #216]
  408508:	bl	402ba0 <strptime@plt>
  40850c:	cbz	x0, 408518 <ferror@plt+0x5388>
  408510:	ldrsb	w0, [x0]
  408514:	cbz	w0, 40875c <ferror@plt+0x55cc>
  408518:	ldp	x8, x9, [sp, #168]
  40851c:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408520:	ldp	x6, x7, [sp, #184]
  408524:	add	x1, x1, #0x248
  408528:	ldp	x4, x5, [sp, #200]
  40852c:	mov	x2, x21
  408530:	ldr	x3, [sp, #216]
  408534:	mov	x0, x19
  408538:	stp	x8, x9, [sp, #112]
  40853c:	stp	x6, x7, [sp, #128]
  408540:	stp	x4, x5, [sp, #144]
  408544:	str	x3, [sp, #160]
  408548:	bl	402ba0 <strptime@plt>
  40854c:	cbz	x0, 408558 <ferror@plt+0x53c8>
  408550:	ldrsb	w0, [x0]
  408554:	cbz	w0, 40875c <ferror@plt+0x55cc>
  408558:	ldp	x8, x9, [sp, #168]
  40855c:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408560:	ldp	x6, x7, [sp, #184]
  408564:	add	x1, x1, #0x260
  408568:	ldp	x4, x5, [sp, #200]
  40856c:	mov	x2, x21
  408570:	ldr	x3, [sp, #216]
  408574:	mov	x0, x19
  408578:	stp	x8, x9, [sp, #112]
  40857c:	stp	x6, x7, [sp, #128]
  408580:	stp	x4, x5, [sp, #144]
  408584:	str	x3, [sp, #160]
  408588:	bl	402ba0 <strptime@plt>
  40858c:	cbz	x0, 408598 <ferror@plt+0x5408>
  408590:	ldrsb	w0, [x0]
  408594:	cbz	w0, 40875c <ferror@plt+0x55cc>
  408598:	ldp	x6, x7, [sp, #168]
  40859c:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4085a0:	ldp	x4, x5, [sp, #184]
  4085a4:	add	x1, x1, #0x278
  4085a8:	ldp	x8, x9, [sp, #200]
  4085ac:	mov	x2, x21
  4085b0:	ldr	x3, [sp, #216]
  4085b4:	mov	x0, x19
  4085b8:	stp	x6, x7, [sp, #112]
  4085bc:	stp	x4, x5, [sp, #128]
  4085c0:	stp	x8, x9, [sp, #144]
  4085c4:	str	x3, [sp, #160]
  4085c8:	bl	402ba0 <strptime@plt>
  4085cc:	cbz	x0, 4085d8 <ferror@plt+0x5448>
  4085d0:	ldrsb	w0, [x0]
  4085d4:	cbz	w0, 408758 <ferror@plt+0x55c8>
  4085d8:	ldp	x6, x7, [sp, #168]
  4085dc:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4085e0:	ldp	x4, x5, [sp, #184]
  4085e4:	add	x1, x1, #0x288
  4085e8:	ldp	x8, x9, [sp, #200]
  4085ec:	mov	x2, x21
  4085f0:	ldr	x3, [sp, #216]
  4085f4:	mov	x0, x19
  4085f8:	stp	x6, x7, [sp, #112]
  4085fc:	stp	x4, x5, [sp, #128]
  408600:	stp	x8, x9, [sp, #144]
  408604:	str	x3, [sp, #160]
  408608:	bl	402ba0 <strptime@plt>
  40860c:	cbz	x0, 408618 <ferror@plt+0x5488>
  408610:	ldrsb	w0, [x0]
  408614:	cbz	w0, 408758 <ferror@plt+0x55c8>
  408618:	ldp	x6, x7, [sp, #168]
  40861c:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408620:	ldp	x4, x5, [sp, #184]
  408624:	add	x1, x1, #0x298
  408628:	ldp	x8, x9, [sp, #200]
  40862c:	mov	x2, x21
  408630:	ldr	x3, [sp, #216]
  408634:	mov	x0, x19
  408638:	stp	x6, x7, [sp, #112]
  40863c:	stp	x4, x5, [sp, #128]
  408640:	stp	x8, x9, [sp, #144]
  408644:	str	x3, [sp, #160]
  408648:	bl	402ba0 <strptime@plt>
  40864c:	cbz	x0, 408658 <ferror@plt+0x54c8>
  408650:	ldrsb	w0, [x0]
  408654:	cbz	w0, 4087d0 <ferror@plt+0x5640>
  408658:	ldp	x6, x7, [sp, #168]
  40865c:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408660:	ldp	x4, x5, [sp, #184]
  408664:	add	x1, x1, #0x2a8
  408668:	ldp	x8, x9, [sp, #200]
  40866c:	mov	x2, x21
  408670:	ldr	x3, [sp, #216]
  408674:	mov	x0, x19
  408678:	stp	x6, x7, [sp, #112]
  40867c:	stp	x4, x5, [sp, #128]
  408680:	stp	x8, x9, [sp, #144]
  408684:	str	x3, [sp, #160]
  408688:	bl	402ba0 <strptime@plt>
  40868c:	cbz	x0, 408698 <ferror@plt+0x5508>
  408690:	ldrsb	w0, [x0]
  408694:	cbz	w0, 4087d0 <ferror@plt+0x5640>
  408698:	ldp	x6, x7, [sp, #168]
  40869c:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4086a0:	ldp	x4, x5, [sp, #184]
  4086a4:	add	x1, x1, #0x2b8
  4086a8:	ldp	x8, x9, [sp, #200]
  4086ac:	mov	x2, x21
  4086b0:	ldr	x3, [sp, #216]
  4086b4:	mov	x0, x19
  4086b8:	stp	x6, x7, [sp, #112]
  4086bc:	stp	x4, x5, [sp, #128]
  4086c0:	stp	x8, x9, [sp, #144]
  4086c4:	str	x3, [sp, #160]
  4086c8:	bl	402ba0 <strptime@plt>
  4086cc:	cbz	x0, 4086d8 <ferror@plt+0x5548>
  4086d0:	ldrsb	w0, [x0]
  4086d4:	cbz	w0, 40875c <ferror@plt+0x55cc>
  4086d8:	ldp	x6, x7, [sp, #168]
  4086dc:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4086e0:	ldp	x4, x5, [sp, #184]
  4086e4:	add	x1, x1, #0x2c8
  4086e8:	ldp	x8, x9, [sp, #200]
  4086ec:	mov	x2, x21
  4086f0:	ldr	x3, [sp, #216]
  4086f4:	mov	x0, x19
  4086f8:	stp	x6, x7, [sp, #112]
  4086fc:	stp	x4, x5, [sp, #128]
  408700:	stp	x8, x9, [sp, #144]
  408704:	str	x3, [sp, #160]
  408708:	bl	402ba0 <strptime@plt>
  40870c:	cbz	x0, 408718 <ferror@plt+0x5588>
  408710:	ldrsb	w0, [x0]
  408714:	cbz	w0, 408758 <ferror@plt+0x55c8>
  408718:	ldp	x6, x7, [sp, #168]
  40871c:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408720:	ldp	x4, x5, [sp, #184]
  408724:	mov	x0, x19
  408728:	ldp	x8, x9, [sp, #200]
  40872c:	add	x1, x1, #0x2d0
  408730:	ldr	x3, [sp, #216]
  408734:	mov	x2, x21
  408738:	stp	x6, x7, [sp, #112]
  40873c:	stp	x4, x5, [sp, #128]
  408740:	stp	x8, x9, [sp, #144]
  408744:	str	x3, [sp, #160]
  408748:	bl	402ba0 <strptime@plt>
  40874c:	cbz	x0, 408788 <ferror@plt+0x55f8>
  408750:	ldrsb	w0, [x0]
  408754:	cbnz	w0, 408788 <ferror@plt+0x55f8>
  408758:	str	wzr, [sp, #112]
  40875c:	mov	x0, x21
  408760:	bl	402e10 <mktime@plt>
  408764:	cmn	x0, #0x1
  408768:	b.eq	408788 <ferror@plt+0x55f8>  // b.none
  40876c:	tbnz	w22, #31, 40877c <ferror@plt+0x55ec>
  408770:	ldr	w1, [sp, #136]
  408774:	cmp	w1, w22
  408778:	b.ne	408788 <ferror@plt+0x55f8>  // b.any
  40877c:	ldp	x23, x24, [sp, #48]
  408780:	ldp	x25, x26, [sp, #64]
  408784:	b	4083c0 <ferror@plt+0x5230>
  408788:	mov	w19, #0xffffffea            	// #-22
  40878c:	ldp	x23, x24, [sp, #48]
  408790:	ldp	x25, x26, [sp, #64]
  408794:	b	4083e4 <ferror@plt+0x5254>
  408798:	add	x24, x24, #0x1
  40879c:	cmp	x24, #0xe
  4087a0:	b.eq	4087c8 <ferror@plt+0x5638>  // b.none
  4087a4:	lsl	x0, x24, #4
  4087a8:	ldr	x23, [x0, x26]
  4087ac:	b	408484 <ferror@plt+0x52f4>
  4087b0:	stp	x23, x24, [sp, #48]
  4087b4:	adrp	x23, 40b000 <ferror@plt+0x7e70>
  4087b8:	mov	x24, #0x0                   	// #0
  4087bc:	add	x23, x23, #0x1f0
  4087c0:	stp	x25, x26, [sp, #64]
  4087c4:	b	408478 <ferror@plt+0x52e8>
  4087c8:	mov	w22, #0xffffffff            	// #-1
  4087cc:	b	4084d8 <ferror@plt+0x5348>
  4087d0:	str	xzr, [sp, #112]
  4087d4:	str	wzr, [sp, #120]
  4087d8:	b	40875c <ferror@plt+0x55cc>
  4087dc:	adrp	x3, 40b000 <ferror@plt+0x7e70>
  4087e0:	add	x3, x3, #0x4c8
  4087e4:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4087e8:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  4087ec:	add	x3, x3, #0x10
  4087f0:	add	x1, x1, #0x1d0
  4087f4:	add	x0, x0, #0x1e0
  4087f8:	mov	w2, #0xc4                  	// #196
  4087fc:	stp	x21, x22, [sp, #32]
  408800:	stp	x23, x24, [sp, #48]
  408804:	stp	x25, x26, [sp, #64]
  408808:	bl	4030c0 <__assert_fail@plt>
  40880c:	adrp	x3, 40b000 <ferror@plt+0x7e70>
  408810:	add	x3, x3, #0x4c8
  408814:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408818:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  40881c:	add	x3, x3, #0x10
  408820:	add	x1, x1, #0x1d0
  408824:	add	x0, x0, #0x1f8
  408828:	mov	w2, #0xc5                  	// #197
  40882c:	stp	x23, x24, [sp, #48]
  408830:	stp	x25, x26, [sp, #64]
  408834:	bl	4030c0 <__assert_fail@plt>
  408838:	mov	w19, #0xfffffff4            	// #-12
  40883c:	b	4083e4 <ferror@plt+0x5254>
  408840:	ldr	w1, [x0, #32]
  408844:	tbnz	w1, #31, 408850 <ferror@plt+0x56c0>
  408848:	ldr	w0, [x0, #40]
  40884c:	ret
  408850:	mov	w0, #0x0                   	// #0
  408854:	ret
  408858:	stp	x29, x30, [sp, #-64]!
  40885c:	mov	x29, sp
  408860:	stp	x19, x20, [sp, #16]
  408864:	mov	w20, w2
  408868:	mov	x19, x4
  40886c:	stp	x21, x22, [sp, #32]
  408870:	mov	x22, x0
  408874:	mov	x21, x3
  408878:	str	x23, [sp, #48]
  40887c:	mov	x23, x1
  408880:	tbnz	w20, #0, 408a10 <ferror@plt+0x5880>
  408884:	and	w0, w20, #0x3
  408888:	cmp	w0, #0x3
  40888c:	b.eq	4088b8 <ferror@plt+0x5728>  // b.none
  408890:	tbnz	w20, #1, 4088e0 <ferror@plt+0x5750>
  408894:	tbnz	w20, #3, 408918 <ferror@plt+0x5788>
  408898:	tbnz	w20, #4, 4089d8 <ferror@plt+0x5848>
  40889c:	tbnz	w20, #2, 40894c <ferror@plt+0x57bc>
  4088a0:	mov	w0, #0x0                   	// #0
  4088a4:	ldp	x19, x20, [sp, #16]
  4088a8:	ldp	x21, x22, [sp, #32]
  4088ac:	ldr	x23, [sp, #48]
  4088b0:	ldp	x29, x30, [sp], #64
  4088b4:	ret
  4088b8:	cbz	x19, 4089b8 <ferror@plt+0x5828>
  4088bc:	mov	x3, x21
  4088c0:	tst	x20, #0x20
  4088c4:	mov	w0, #0x54                  	// #84
  4088c8:	mov	w1, #0x20                  	// #32
  4088cc:	csel	w0, w0, w1, ne  // ne = any
  4088d0:	sub	x19, x19, #0x1
  4088d4:	strb	w0, [x3], #1
  4088d8:	mov	x21, x3
  4088dc:	tbz	w20, #1, 408894 <ferror@plt+0x5704>
  4088e0:	ldp	w5, w4, [x22]
  4088e4:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  4088e8:	ldr	w3, [x22, #8]
  4088ec:	add	x2, x2, #0x318
  4088f0:	mov	x1, x19
  4088f4:	mov	x0, x21
  4088f8:	bl	402bb0 <snprintf@plt>
  4088fc:	sxtw	x2, w0
  408900:	tbnz	w2, #31, 4089b8 <ferror@plt+0x5828>
  408904:	cmp	x19, w2, sxtw
  408908:	b.cc	4089b8 <ferror@plt+0x5828>  // b.lo, b.ul, b.last
  40890c:	sub	x19, x19, x2
  408910:	add	x21, x21, x2
  408914:	tbz	w20, #3, 408898 <ferror@plt+0x5708>
  408918:	mov	x1, x19
  40891c:	mov	x3, x23
  408920:	mov	x0, x21
  408924:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  408928:	add	x2, x2, #0x328
  40892c:	bl	402bb0 <snprintf@plt>
  408930:	sxtw	x1, w0
  408934:	tbnz	w1, #31, 4089b8 <ferror@plt+0x5828>
  408938:	cmp	x19, w1, sxtw
  40893c:	b.cc	4089b8 <ferror@plt+0x5828>  // b.lo, b.ul, b.last
  408940:	sub	x19, x19, x1
  408944:	add	x21, x21, x1
  408948:	tbz	w20, #2, 4088a0 <ferror@plt+0x5710>
  40894c:	mov	x0, x22
  408950:	bl	408840 <ferror@plt+0x56b0>
  408954:	mov	w5, #0x8889                	// #34953
  408958:	mov	w4, w0
  40895c:	movk	w5, #0x8888, lsl #16
  408960:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  408964:	mov	x0, x21
  408968:	mov	x1, x19
  40896c:	smull	x3, w4, w5
  408970:	add	x2, x2, #0x338
  408974:	lsr	x3, x3, #32
  408978:	add	w3, w4, w3
  40897c:	asr	w3, w3, #5
  408980:	sub	w4, w3, w4, asr #31
  408984:	smull	x3, w4, w5
  408988:	lsr	x3, x3, #32
  40898c:	add	w3, w4, w3
  408990:	asr	w3, w3, #5
  408994:	sub	w3, w3, w4, asr #31
  408998:	lsl	w5, w3, #4
  40899c:	sub	w5, w5, w3
  4089a0:	subs	w4, w4, w5, lsl #2
  4089a4:	cneg	w4, w4, mi  // mi = first
  4089a8:	bl	402bb0 <snprintf@plt>
  4089ac:	tbnz	w0, #31, 4089b8 <ferror@plt+0x5828>
  4089b0:	cmp	x19, w0, sxtw
  4089b4:	b.cs	4088a0 <ferror@plt+0x5710>  // b.hs, b.nlast
  4089b8:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4089bc:	add	x1, x1, #0x2f0
  4089c0:	mov	w2, #0x5                   	// #5
  4089c4:	mov	x0, #0x0                   	// #0
  4089c8:	bl	403060 <dcgettext@plt>
  4089cc:	bl	403010 <warnx@plt>
  4089d0:	mov	w0, #0xffffffff            	// #-1
  4089d4:	b	4088a4 <ferror@plt+0x5714>
  4089d8:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  4089dc:	mov	x3, x23
  4089e0:	mov	x1, x19
  4089e4:	add	x2, x2, #0x330
  4089e8:	mov	x0, x21
  4089ec:	bl	402bb0 <snprintf@plt>
  4089f0:	tbnz	w0, #31, 4089b8 <ferror@plt+0x5828>
  4089f4:	cmp	x19, w0, sxtw
  4089f8:	sxtw	x0, w0
  4089fc:	b.cc	4089b8 <ferror@plt+0x5828>  // b.lo, b.ul, b.last
  408a00:	sub	x19, x19, x0
  408a04:	add	x21, x21, x0
  408a08:	tbz	w20, #2, 4088a0 <ferror@plt+0x5710>
  408a0c:	b	40894c <ferror@plt+0x57bc>
  408a10:	mov	x1, x4
  408a14:	mov	x0, x3
  408a18:	ldp	w5, w4, [x22, #12]
  408a1c:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  408a20:	ldrsw	x3, [x22, #20]
  408a24:	add	x2, x2, #0x2e0
  408a28:	add	w4, w4, #0x1
  408a2c:	add	x3, x3, #0x76c
  408a30:	bl	402bb0 <snprintf@plt>
  408a34:	sxtw	x2, w0
  408a38:	tbnz	w2, #31, 4089b8 <ferror@plt+0x5828>
  408a3c:	cmp	x19, w2, sxtw
  408a40:	b.cc	4089b8 <ferror@plt+0x5828>  // b.lo, b.ul, b.last
  408a44:	sub	x19, x19, x2
  408a48:	add	x21, x21, x2
  408a4c:	b	408884 <ferror@plt+0x56f4>
  408a50:	stp	x29, x30, [sp, #-128]!
  408a54:	mov	x29, sp
  408a58:	stp	x19, x20, [sp, #16]
  408a5c:	mov	w19, w1
  408a60:	mov	x20, x0
  408a64:	stp	x21, x22, [sp, #32]
  408a68:	mov	x21, x2
  408a6c:	mov	x22, x3
  408a70:	str	x23, [sp, #48]
  408a74:	add	x23, sp, #0x48
  408a78:	mov	x1, x23
  408a7c:	tbz	w19, #6, 408ab4 <ferror@plt+0x5924>
  408a80:	bl	402cf0 <gmtime_r@plt>
  408a84:	cbz	x0, 408abc <ferror@plt+0x592c>
  408a88:	ldr	x1, [x20, #8]
  408a8c:	mov	x4, x22
  408a90:	mov	x3, x21
  408a94:	mov	w2, w19
  408a98:	mov	x0, x23
  408a9c:	bl	408858 <ferror@plt+0x56c8>
  408aa0:	ldp	x19, x20, [sp, #16]
  408aa4:	ldp	x21, x22, [sp, #32]
  408aa8:	ldr	x23, [sp, #48]
  408aac:	ldp	x29, x30, [sp], #128
  408ab0:	ret
  408ab4:	bl	402ad0 <localtime_r@plt>
  408ab8:	b	408a84 <ferror@plt+0x58f4>
  408abc:	mov	w2, #0x5                   	// #5
  408ac0:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408ac4:	mov	x0, #0x0                   	// #0
  408ac8:	add	x1, x1, #0x348
  408acc:	bl	403060 <dcgettext@plt>
  408ad0:	ldr	x1, [x20]
  408ad4:	bl	403010 <warnx@plt>
  408ad8:	mov	w0, #0xffffffff            	// #-1
  408adc:	b	408aa0 <ferror@plt+0x5910>
  408ae0:	mov	x5, x2
  408ae4:	mov	x4, x3
  408ae8:	mov	w2, w1
  408aec:	mov	x3, x5
  408af0:	mov	x1, #0x0                   	// #0
  408af4:	b	408858 <ferror@plt+0x56c8>
  408af8:	stp	x29, x30, [sp, #-128]!
  408afc:	mov	x29, sp
  408b00:	stp	x19, x20, [sp, #16]
  408b04:	mov	w19, w1
  408b08:	mov	x20, x2
  408b0c:	stp	x21, x22, [sp, #32]
  408b10:	mov	x21, x3
  408b14:	mov	x22, x0
  408b18:	str	x23, [sp, #48]
  408b1c:	add	x23, sp, #0x48
  408b20:	mov	x1, x23
  408b24:	tbz	w19, #6, 408b5c <ferror@plt+0x59cc>
  408b28:	bl	402cf0 <gmtime_r@plt>
  408b2c:	cbz	x0, 408b64 <ferror@plt+0x59d4>
  408b30:	mov	x4, x21
  408b34:	mov	x3, x20
  408b38:	mov	w2, w19
  408b3c:	mov	x0, x23
  408b40:	mov	x1, #0x0                   	// #0
  408b44:	bl	408858 <ferror@plt+0x56c8>
  408b48:	ldp	x19, x20, [sp, #16]
  408b4c:	ldp	x21, x22, [sp, #32]
  408b50:	ldr	x23, [sp, #48]
  408b54:	ldp	x29, x30, [sp], #128
  408b58:	ret
  408b5c:	bl	402ad0 <localtime_r@plt>
  408b60:	b	408b2c <ferror@plt+0x599c>
  408b64:	mov	w2, #0x5                   	// #5
  408b68:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408b6c:	mov	x0, #0x0                   	// #0
  408b70:	add	x1, x1, #0x348
  408b74:	bl	403060 <dcgettext@plt>
  408b78:	mov	x1, x22
  408b7c:	bl	403010 <warnx@plt>
  408b80:	mov	w0, #0xffffffff            	// #-1
  408b84:	b	408b48 <ferror@plt+0x59b8>
  408b88:	stp	x29, x30, [sp, #-176]!
  408b8c:	mov	x29, sp
  408b90:	stp	x21, x22, [sp, #32]
  408b94:	mov	x21, x0
  408b98:	mov	x22, x3
  408b9c:	ldr	x0, [x1]
  408ba0:	stp	x19, x20, [sp, #16]
  408ba4:	mov	x19, x1
  408ba8:	stp	x23, x24, [sp, #48]
  408bac:	mov	x20, x4
  408bb0:	mov	w23, w2
  408bb4:	cbz	x0, 408c50 <ferror@plt+0x5ac0>
  408bb8:	add	x24, sp, #0x40
  408bbc:	mov	x0, x21
  408bc0:	mov	x1, x24
  408bc4:	bl	402ad0 <localtime_r@plt>
  408bc8:	add	x1, sp, #0x78
  408bcc:	mov	x0, x19
  408bd0:	bl	402ad0 <localtime_r@plt>
  408bd4:	ldr	w0, [sp, #92]
  408bd8:	ldr	w1, [sp, #148]
  408bdc:	cmp	w1, w0
  408be0:	ldr	w1, [sp, #84]
  408be4:	ldr	w0, [sp, #140]
  408be8:	b.eq	408c2c <ferror@plt+0x5a9c>  // b.none
  408bec:	cmp	w1, w0
  408bf0:	b.ne	408c34 <ferror@plt+0x5aa4>  // b.any
  408bf4:	mov	x3, x24
  408bf8:	mov	x1, x20
  408bfc:	mov	x0, x22
  408c00:	tbz	w23, #1, 408c60 <ferror@plt+0x5ad0>
  408c04:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  408c08:	add	x2, x2, #0x378
  408c0c:	bl	402b30 <strftime@plt>
  408c10:	cmp	w0, #0x0
  408c14:	csetm	w0, le
  408c18:	ldp	x19, x20, [sp, #16]
  408c1c:	ldp	x21, x22, [sp, #32]
  408c20:	ldp	x23, x24, [sp, #48]
  408c24:	ldp	x29, x30, [sp], #176
  408c28:	ret
  408c2c:	cmp	w1, w0
  408c30:	b.eq	408c70 <ferror@plt+0x5ae0>  // b.none
  408c34:	mov	x3, x24
  408c38:	mov	x1, x20
  408c3c:	mov	x0, x22
  408c40:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  408c44:	add	x2, x2, #0x390
  408c48:	bl	402b30 <strftime@plt>
  408c4c:	b	408c10 <ferror@plt+0x5a80>
  408c50:	mov	x0, x19
  408c54:	mov	x1, #0x0                   	// #0
  408c58:	bl	402cd0 <gettimeofday@plt>
  408c5c:	b	408bb8 <ferror@plt+0x5a28>
  408c60:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  408c64:	add	x2, x2, #0x388
  408c68:	bl	402b30 <strftime@plt>
  408c6c:	b	408c10 <ferror@plt+0x5a80>
  408c70:	ldp	w4, w3, [sp, #68]
  408c74:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  408c78:	mov	x0, x22
  408c7c:	mov	x1, x20
  408c80:	add	x2, x2, #0x368
  408c84:	bl	402bb0 <snprintf@plt>
  408c88:	tbnz	w0, #31, 408ca8 <ferror@plt+0x5b18>
  408c8c:	cmp	x20, w0, sxtw
  408c90:	csetm	w0, cc  // cc = lo, ul, last
  408c94:	ldp	x19, x20, [sp, #16]
  408c98:	ldp	x21, x22, [sp, #32]
  408c9c:	ldp	x23, x24, [sp, #48]
  408ca0:	ldp	x29, x30, [sp], #176
  408ca4:	ret
  408ca8:	mov	w0, #0xffffffff            	// #-1
  408cac:	b	408c18 <ferror@plt+0x5a88>
  408cb0:	mov	x12, #0x2060                	// #8288
  408cb4:	sub	sp, sp, x12
  408cb8:	mov	w3, w0
  408cbc:	mov	x4, x1
  408cc0:	adrp	x2, 40b000 <ferror@plt+0x7e70>
  408cc4:	add	x2, x2, #0x4e8
  408cc8:	stp	x29, x30, [sp]
  408ccc:	mov	x29, sp
  408cd0:	mov	x1, #0x2000                	// #8192
  408cd4:	stp	x23, x24, [sp, #48]
  408cd8:	add	x23, sp, #0x60
  408cdc:	mov	x0, x23
  408ce0:	stp	x19, x20, [sp, #16]
  408ce4:	bl	402bb0 <snprintf@plt>
  408ce8:	mov	x0, x23
  408cec:	mov	w1, #0x0                   	// #0
  408cf0:	mov	x19, #0x0                   	// #0
  408cf4:	bl	402c40 <open@plt>
  408cf8:	tbnz	w0, #31, 408de8 <ferror@plt+0x5c58>
  408cfc:	stp	x25, x26, [sp, #64]
  408d00:	mov	x25, #0xb280                	// #45696
  408d04:	mov	x20, #0x2000                	// #8192
  408d08:	add	x26, sp, #0x50
  408d0c:	mov	x2, x20
  408d10:	mov	x19, #0x0                   	// #0
  408d14:	mov	w24, #0x0                   	// #0
  408d18:	movk	x25, #0xee6, lsl #16
  408d1c:	mov	w1, #0x0                   	// #0
  408d20:	stp	x21, x22, [sp, #32]
  408d24:	mov	w21, w0
  408d28:	mov	x22, x23
  408d2c:	mov	x0, x23
  408d30:	bl	402cb0 <memset@plt>
  408d34:	mov	x2, x20
  408d38:	mov	x1, x22
  408d3c:	mov	w0, w21
  408d40:	bl	403020 <read@plt>
  408d44:	cmp	x0, #0x0
  408d48:	b.le	408d78 <ferror@plt+0x5be8>
  408d4c:	add	x22, x22, x0
  408d50:	add	x19, x19, x0
  408d54:	subs	x20, x20, x0
  408d58:	b.eq	408d9c <ferror@plt+0x5c0c>  // b.none
  408d5c:	mov	x2, x20
  408d60:	mov	x1, x22
  408d64:	mov	w0, w21
  408d68:	mov	w24, #0x0                   	// #0
  408d6c:	bl	403020 <read@plt>
  408d70:	cmp	x0, #0x0
  408d74:	b.gt	408d4c <ferror@plt+0x5bbc>
  408d78:	b.eq	408d98 <ferror@plt+0x5c08>  // b.none
  408d7c:	bl	4030d0 <__errno_location@plt>
  408d80:	ldr	w0, [x0]
  408d84:	cmp	w0, #0xb
  408d88:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  408d8c:	b.ne	408d98 <ferror@plt+0x5c08>  // b.any
  408d90:	cmp	w24, #0x4
  408d94:	b.le	408e04 <ferror@plt+0x5c74>
  408d98:	cbz	x19, 408dd8 <ferror@plt+0x5c48>
  408d9c:	mov	x1, x23
  408da0:	mov	x2, #0x0                   	// #0
  408da4:	mov	w0, #0x20                  	// #32
  408da8:	ldrsb	w3, [x1]
  408dac:	add	x2, x2, #0x1
  408db0:	cmp	x2, x19
  408db4:	cbnz	w3, 408dbc <ferror@plt+0x5c2c>
  408db8:	strb	w0, [x1]
  408dbc:	add	x1, x1, #0x1
  408dc0:	b.cc	408da8 <ferror@plt+0x5c18>  // b.lo, b.ul, b.last
  408dc4:	add	x1, sp, #0x5f
  408dc8:	mov	x0, x23
  408dcc:	strb	wzr, [x1, x19]
  408dd0:	bl	402db0 <strdup@plt>
  408dd4:	mov	x19, x0
  408dd8:	mov	w0, w21
  408ddc:	bl	402df0 <close@plt>
  408de0:	ldp	x21, x22, [sp, #32]
  408de4:	ldp	x25, x26, [sp, #64]
  408de8:	mov	x0, x19
  408dec:	mov	x12, #0x2060                	// #8288
  408df0:	ldp	x29, x30, [sp]
  408df4:	ldp	x19, x20, [sp, #16]
  408df8:	ldp	x23, x24, [sp, #48]
  408dfc:	add	sp, sp, x12
  408e00:	ret
  408e04:	add	w24, w24, #0x1
  408e08:	mov	x0, x26
  408e0c:	mov	x1, #0x0                   	// #0
  408e10:	stp	xzr, x25, [sp, #80]
  408e14:	bl	402f70 <nanosleep@plt>
  408e18:	b	408d34 <ferror@plt+0x5ba4>
  408e1c:	nop
  408e20:	mov	x12, #0x1020                	// #4128
  408e24:	sub	sp, sp, x12
  408e28:	mov	w2, w0
  408e2c:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408e30:	add	x1, x1, #0x4f8
  408e34:	stp	x29, x30, [sp]
  408e38:	mov	x29, sp
  408e3c:	stp	x19, x20, [sp, #16]
  408e40:	add	x20, sp, #0x20
  408e44:	mov	x0, x20
  408e48:	bl	402b00 <sprintf@plt>
  408e4c:	mov	x0, #0x8                   	// #8
  408e50:	bl	402c30 <malloc@plt>
  408e54:	mov	x19, x0
  408e58:	cbz	x0, 408e84 <ferror@plt+0x5cf4>
  408e5c:	mov	x0, x20
  408e60:	bl	402b20 <opendir@plt>
  408e64:	str	x0, [x19]
  408e68:	cbz	x0, 408e84 <ferror@plt+0x5cf4>
  408e6c:	mov	x0, x19
  408e70:	mov	x12, #0x1020                	// #4128
  408e74:	ldp	x29, x30, [sp]
  408e78:	ldp	x19, x20, [sp, #16]
  408e7c:	add	sp, sp, x12
  408e80:	ret
  408e84:	mov	x0, x19
  408e88:	mov	x19, #0x0                   	// #0
  408e8c:	bl	402f10 <free@plt>
  408e90:	mov	x0, x19
  408e94:	mov	x12, #0x1020                	// #4128
  408e98:	ldp	x29, x30, [sp]
  408e9c:	ldp	x19, x20, [sp, #16]
  408ea0:	add	sp, sp, x12
  408ea4:	ret
  408ea8:	stp	x29, x30, [sp, #-32]!
  408eac:	mov	x29, sp
  408eb0:	str	x19, [sp, #16]
  408eb4:	mov	x19, x0
  408eb8:	cbz	x0, 408ec8 <ferror@plt+0x5d38>
  408ebc:	ldr	x0, [x0]
  408ec0:	cbz	x0, 408ec8 <ferror@plt+0x5d38>
  408ec4:	bl	402dd0 <closedir@plt>
  408ec8:	mov	x0, x19
  408ecc:	ldr	x19, [sp, #16]
  408ed0:	ldp	x29, x30, [sp], #32
  408ed4:	b	402f10 <free@plt>
  408ed8:	cmp	x0, #0x0
  408edc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  408ee0:	b.eq	408fd4 <ferror@plt+0x5e44>  // b.none
  408ee4:	stp	x29, x30, [sp, #-80]!
  408ee8:	mov	x29, sp
  408eec:	stp	x19, x20, [sp, #16]
  408ef0:	stp	x21, x22, [sp, #32]
  408ef4:	mov	x22, x0
  408ef8:	mov	x21, x1
  408efc:	stp	x23, x24, [sp, #48]
  408f00:	add	x24, sp, #0x48
  408f04:	str	wzr, [x1]
  408f08:	bl	4030d0 <__errno_location@plt>
  408f0c:	mov	x23, x0
  408f10:	str	wzr, [x0]
  408f14:	nop
  408f18:	ldr	x0, [x22]
  408f1c:	bl	402d80 <readdir@plt>
  408f20:	mov	x19, x0
  408f24:	cbz	x0, 408fb4 <ferror@plt+0x5e24>
  408f28:	bl	402ea0 <__ctype_b_loc@plt>
  408f2c:	mov	x2, x0
  408f30:	ldrb	w4, [x19, #19]
  408f34:	add	x20, x19, #0x13
  408f38:	mov	x1, x24
  408f3c:	mov	x0, x20
  408f40:	ldr	x3, [x2]
  408f44:	mov	w2, #0xa                   	// #10
  408f48:	ldrh	w3, [x3, x4, lsl #1]
  408f4c:	tbnz	w3, #11, 408f70 <ferror@plt+0x5de0>
  408f50:	ldr	w0, [x21]
  408f54:	cbz	w0, 408f18 <ferror@plt+0x5d88>
  408f58:	mov	w0, #0x0                   	// #0
  408f5c:	ldp	x19, x20, [sp, #16]
  408f60:	ldp	x21, x22, [sp, #32]
  408f64:	ldp	x23, x24, [sp, #48]
  408f68:	ldp	x29, x30, [sp], #80
  408f6c:	ret
  408f70:	str	wzr, [x23]
  408f74:	bl	402ec0 <strtol@plt>
  408f78:	str	w0, [x21]
  408f7c:	ldr	w1, [x23]
  408f80:	cbnz	w1, 408f9c <ferror@plt+0x5e0c>
  408f84:	ldr	x1, [sp, #72]
  408f88:	cmp	x20, x1
  408f8c:	b.eq	408f9c <ferror@plt+0x5e0c>  // b.none
  408f90:	cbz	x1, 408f54 <ferror@plt+0x5dc4>
  408f94:	ldrsb	w1, [x1]
  408f98:	cbz	w1, 408f54 <ferror@plt+0x5dc4>
  408f9c:	mov	w0, #0xffffffff            	// #-1
  408fa0:	ldp	x19, x20, [sp, #16]
  408fa4:	ldp	x21, x22, [sp, #32]
  408fa8:	ldp	x23, x24, [sp, #48]
  408fac:	ldp	x29, x30, [sp], #80
  408fb0:	ret
  408fb4:	ldr	w1, [x23]
  408fb8:	mov	w0, #0x1                   	// #1
  408fbc:	cbnz	w1, 408f9c <ferror@plt+0x5e0c>
  408fc0:	ldp	x19, x20, [sp, #16]
  408fc4:	ldp	x21, x22, [sp, #32]
  408fc8:	ldp	x23, x24, [sp, #48]
  408fcc:	ldp	x29, x30, [sp], #80
  408fd0:	ret
  408fd4:	mov	w0, #0xffffffea            	// #-22
  408fd8:	ret
  408fdc:	nop
  408fe0:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408fe4:	add	x1, x1, #0x508
  408fe8:	b	408cb0 <ferror@plt+0x5b20>
  408fec:	nop
  408ff0:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  408ff4:	add	x1, x1, #0x510
  408ff8:	b	408cb0 <ferror@plt+0x5b20>
  408ffc:	nop
  409000:	stp	x29, x30, [sp, #-32]!
  409004:	mov	x1, #0x18                  	// #24
  409008:	mov	x0, #0x1                   	// #1
  40900c:	mov	x29, sp
  409010:	str	x19, [sp, #16]
  409014:	bl	402d50 <calloc@plt>
  409018:	mov	x19, x0
  40901c:	cbz	x0, 409044 <ferror@plt+0x5eb4>
  409020:	adrp	x0, 40b000 <ferror@plt+0x7e70>
  409024:	add	x0, x0, #0x518
  409028:	bl	402b20 <opendir@plt>
  40902c:	str	x0, [x19]
  409030:	cbz	x0, 409044 <ferror@plt+0x5eb4>
  409034:	mov	x0, x19
  409038:	ldr	x19, [sp, #16]
  40903c:	ldp	x29, x30, [sp], #32
  409040:	ret
  409044:	mov	x0, x19
  409048:	mov	x19, #0x0                   	// #0
  40904c:	bl	402f10 <free@plt>
  409050:	mov	x0, x19
  409054:	ldr	x19, [sp, #16]
  409058:	ldp	x29, x30, [sp], #32
  40905c:	ret
  409060:	stp	x29, x30, [sp, #-32]!
  409064:	mov	x29, sp
  409068:	str	x19, [sp, #16]
  40906c:	mov	x19, x0
  409070:	cbz	x0, 409080 <ferror@plt+0x5ef0>
  409074:	ldr	x0, [x0]
  409078:	cbz	x0, 409080 <ferror@plt+0x5ef0>
  40907c:	bl	402dd0 <closedir@plt>
  409080:	mov	x0, x19
  409084:	ldr	x19, [sp, #16]
  409088:	ldp	x29, x30, [sp], #32
  40908c:	b	402f10 <free@plt>
  409090:	ldrb	w2, [x0, #20]
  409094:	cmp	x1, #0x0
  409098:	cset	w3, ne  // ne = any
  40909c:	str	x1, [x0, #8]
  4090a0:	bfxil	w2, w3, #0, #1
  4090a4:	strb	w2, [x0, #20]
  4090a8:	ret
  4090ac:	nop
  4090b0:	ldrb	w2, [x0, #20]
  4090b4:	str	w1, [x0, #16]
  4090b8:	orr	w2, w2, #0x2
  4090bc:	strb	w2, [x0, #20]
  4090c0:	ret
  4090c4:	nop
  4090c8:	cmp	x0, #0x0
  4090cc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4090d0:	b.eq	4092c0 <ferror@plt+0x6130>  // b.none
  4090d4:	mov	x12, #0x2160                	// #8544
  4090d8:	sub	sp, sp, x12
  4090dc:	stp	x29, x30, [sp]
  4090e0:	mov	x29, sp
  4090e4:	stp	x19, x20, [sp, #16]
  4090e8:	mov	x20, x0
  4090ec:	stp	x21, x22, [sp, #32]
  4090f0:	add	x22, sp, #0x160
  4090f4:	stp	x23, x24, [sp, #48]
  4090f8:	adrp	x24, 40b000 <ferror@plt+0x7e70>
  4090fc:	add	x24, x24, #0x520
  409100:	stp	x25, x26, [sp, #64]
  409104:	mov	x25, x1
  409108:	adrp	x26, 40b000 <ferror@plt+0x7e70>
  40910c:	str	wzr, [x1]
  409110:	add	x26, x26, #0xc0
  409114:	bl	4030d0 <__errno_location@plt>
  409118:	mov	x23, x0
  40911c:	nop
  409120:	ldr	x0, [x20]
  409124:	str	wzr, [x23]
  409128:	bl	402d80 <readdir@plt>
  40912c:	mov	x19, x0
  409130:	cbz	x0, 4092ac <ferror@plt+0x611c>
  409134:	bl	402ea0 <__ctype_b_loc@plt>
  409138:	ldrb	w1, [x19, #19]
  40913c:	ldr	x0, [x0]
  409140:	ldrh	w0, [x0, x1, lsl #1]
  409144:	tbz	w0, #11, 409120 <ferror@plt+0x5f90>
  409148:	ldrb	w0, [x20, #20]
  40914c:	add	x19, x19, #0x13
  409150:	tbnz	w0, #1, 40924c <ferror@plt+0x60bc>
  409154:	tbz	w0, #0, 4091ec <ferror@plt+0x605c>
  409158:	mov	x2, x24
  40915c:	mov	x1, #0x2000                	// #8192
  409160:	mov	x3, x19
  409164:	mov	x0, x22
  409168:	bl	402bb0 <snprintf@plt>
  40916c:	ldr	x0, [x20]
  409170:	bl	402ff0 <dirfd@plt>
  409174:	mov	x1, x22
  409178:	mov	w2, #0x80000               	// #524288
  40917c:	bl	4030a0 <openat@plt>
  409180:	tbnz	w0, #31, 409120 <ferror@plt+0x5f90>
  409184:	mov	x1, x26
  409188:	bl	402cc0 <fdopen@plt>
  40918c:	mov	x21, x0
  409190:	cbz	x0, 409120 <ferror@plt+0x5f90>
  409194:	mov	w1, #0x2000                	// #8192
  409198:	mov	x2, x0
  40919c:	mov	x0, x22
  4091a0:	bl	403140 <fgets@plt>
  4091a4:	mov	x1, x0
  4091a8:	mov	x0, x21
  4091ac:	str	x1, [sp, #88]
  4091b0:	bl	402bf0 <fclose@plt>
  4091b4:	ldr	x0, [sp, #88]
  4091b8:	cbz	x0, 409120 <ferror@plt+0x5f90>
  4091bc:	add	x21, sp, #0x60
  4091c0:	mov	x0, x22
  4091c4:	mov	x2, x21
  4091c8:	adrp	x1, 40b000 <ferror@plt+0x7e70>
  4091cc:	add	x1, x1, #0x528
  4091d0:	bl	403070 <__isoc99_sscanf@plt>
  4091d4:	cmp	w0, #0x1
  4091d8:	b.ne	409120 <ferror@plt+0x5f90>  // b.any
  4091dc:	ldr	x1, [x20, #8]
  4091e0:	mov	x0, x21
  4091e4:	bl	402e70 <strcmp@plt>
  4091e8:	cbnz	w0, 409120 <ferror@plt+0x5f90>
  4091ec:	str	wzr, [x23]
  4091f0:	add	x1, sp, #0x58
  4091f4:	mov	x0, x19
  4091f8:	mov	w2, #0xa                   	// #10
  4091fc:	str	xzr, [sp, #88]
  409200:	bl	402ec0 <strtol@plt>
  409204:	str	w0, [x25]
  409208:	ldr	w0, [x23]
  40920c:	cbnz	w0, 409288 <ferror@plt+0x60f8>
  409210:	ldr	x1, [sp, #88]
  409214:	cmp	x1, x19
  409218:	b.eq	409228 <ferror@plt+0x6098>  // b.none
  40921c:	cbz	x1, 40928c <ferror@plt+0x60fc>
  409220:	ldrsb	w1, [x1]
  409224:	cbz	w1, 40928c <ferror@plt+0x60fc>
  409228:	mov	w0, #0xffffffff            	// #-1
  40922c:	mov	x12, #0x2160                	// #8544
  409230:	ldp	x29, x30, [sp]
  409234:	ldp	x19, x20, [sp, #16]
  409238:	ldp	x21, x22, [sp, #32]
  40923c:	ldp	x23, x24, [sp, #48]
  409240:	ldp	x25, x26, [sp, #64]
  409244:	add	sp, sp, x12
  409248:	ret
  40924c:	ldr	x0, [x20]
  409250:	bl	402ff0 <dirfd@plt>
  409254:	mov	w1, w0
  409258:	mov	x3, x22
  40925c:	mov	x2, x19
  409260:	mov	w4, #0x0                   	// #0
  409264:	mov	w0, #0x0                   	// #0
  409268:	bl	403180 <__fxstatat@plt>
  40926c:	cbnz	w0, 409120 <ferror@plt+0x5f90>
  409270:	ldr	w1, [x20, #16]
  409274:	ldr	w0, [sp, #376]
  409278:	cmp	w1, w0
  40927c:	b.ne	409120 <ferror@plt+0x5f90>  // b.any
  409280:	ldrb	w0, [x20, #20]
  409284:	b	409154 <ferror@plt+0x5fc4>
  409288:	neg	w0, w0
  40928c:	mov	x12, #0x2160                	// #8544
  409290:	ldp	x29, x30, [sp]
  409294:	ldp	x19, x20, [sp, #16]
  409298:	ldp	x21, x22, [sp, #32]
  40929c:	ldp	x23, x24, [sp, #48]
  4092a0:	ldp	x25, x26, [sp, #64]
  4092a4:	add	sp, sp, x12
  4092a8:	ret
  4092ac:	ldr	w1, [x23]
  4092b0:	mov	w0, #0x1                   	// #1
  4092b4:	cbz	w1, 40928c <ferror@plt+0x60fc>
  4092b8:	mov	w0, #0xffffffff            	// #-1
  4092bc:	b	40922c <ferror@plt+0x609c>
  4092c0:	mov	w0, #0xffffffea            	// #-22
  4092c4:	ret
  4092c8:	stp	x29, x30, [sp, #-64]!
  4092cc:	mov	x29, sp
  4092d0:	stp	x19, x20, [sp, #16]
  4092d4:	adrp	x20, 41c000 <ferror@plt+0x18e70>
  4092d8:	add	x20, x20, #0xb30
  4092dc:	stp	x21, x22, [sp, #32]
  4092e0:	adrp	x21, 41c000 <ferror@plt+0x18e70>
  4092e4:	add	x21, x21, #0xb28
  4092e8:	sub	x20, x20, x21
  4092ec:	mov	w22, w0
  4092f0:	stp	x23, x24, [sp, #48]
  4092f4:	mov	x23, x1
  4092f8:	mov	x24, x2
  4092fc:	bl	402928 <memcpy@plt-0x38>
  409300:	cmp	xzr, x20, asr #3
  409304:	b.eq	409330 <ferror@plt+0x61a0>  // b.none
  409308:	asr	x20, x20, #3
  40930c:	mov	x19, #0x0                   	// #0
  409310:	ldr	x3, [x21, x19, lsl #3]
  409314:	mov	x2, x24
  409318:	add	x19, x19, #0x1
  40931c:	mov	x1, x23
  409320:	mov	w0, w22
  409324:	blr	x3
  409328:	cmp	x20, x19
  40932c:	b.ne	409310 <ferror@plt+0x6180>  // b.any
  409330:	ldp	x19, x20, [sp, #16]
  409334:	ldp	x21, x22, [sp, #32]
  409338:	ldp	x23, x24, [sp, #48]
  40933c:	ldp	x29, x30, [sp], #64
  409340:	ret
  409344:	nop
  409348:	ret
  40934c:	nop
  409350:	adrp	x2, 41d000 <ferror@plt+0x19e70>
  409354:	mov	x1, #0x0                   	// #0
  409358:	ldr	x2, [x2, #1064]
  40935c:	b	402b40 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409360 <.fini>:
  409360:	stp	x29, x30, [sp, #-16]!
  409364:	mov	x29, sp
  409368:	ldp	x29, x30, [sp], #16
  40936c:	ret
