<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="altera_mf.altera_mf_components" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="probe_width" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="sld_instance_index" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="SLD_NODE_INFO" TYPE="INTEGER" DEFAULT_VALUE="4746752" />
		<PARAMETER NAME="source_width" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="sld_ir_width" TYPE="INTEGER" DEFAULT_VALUE="4" />
		<PARAMETER NAME="instance_id" TYPE="STRING" VALUE="UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="sld_auto_instance_index" TYPE="STRING" VALUE="YES" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="enable_metastability" TYPE="STRING" VALUE="NO" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="lpm_hint" TYPE="STRING" VALUE="UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="source_initial_value" TYPE="STRING" VALUE="0" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="altsource_probe" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="jtag_state_sdr" TYPE="INPUT" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="jtag_state_cdr" TYPE="INPUT" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="ir_in" TYPE="INPUT" WIDTH="sld_ir_width" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="jtag_state_tlr" TYPE="INPUT" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="tdi" TYPE="INPUT" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="jtag_state_uir" TYPE="INPUT" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="source_ena" TYPE="INPUT" />
		<PORT NAME="jtag_state_cir" TYPE="INPUT" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="jtag_state_udr" TYPE="INPUT" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="jtag_state_e1dr" TYPE="INPUT" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="source_clk" TYPE="INPUT" />
		<PORT NAME="raw_tck" TYPE="INPUT" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="usr1" TYPE="INPUT" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="ena" TYPE="INPUT" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="clr" TYPE="INPUT" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="probe" TYPE="INPUT" WIDTH="probe_width" />
		<PORT NAME="source" TYPE="OUTPUT" WIDTH="source_width" />
		<PORT NAME="ir_out" TYPE="OUTPUT" WIDTH="sld_ir_width" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="tdo" TYPE="OUTPUT" CONTEXT="SYNTH_ONLY" />
	</PORTS>
</ROOT>
