<module name="CORE_CM_CORE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_L3MAIN1_CLKSTCTRL" acronym="CM_L3MAIN1_CLKSTCTRL" offset="0x0" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L3MAIN1_L3_GICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L3MAIN1_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_L3MAIN1_L3_GICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_L3MAIN1_L3_GICLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L3_MAIN1 clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="RESERVED_1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="2" id="Reserved" token="CLKTRCTRL_2_r" description="Reserved"/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_DYNAMICDEP" acronym="CM_L3MAIN1_DYNAMICDEP" offset="0x8" width="32" description="This register controls the dynamic domain depedencies from L3_MAIN1 domain towards 'target' domains. It is relevant only for domain having INTRCONN master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor INTRCONN interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WKUPAON_DYNDEP" width="1" begin="15" end="15" resetval="0x1" description="Dynamic dependency towards WKUPAON clock domain Read 1: Dependency is enabled" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L4CFG_DYNDEP" width="1" begin="12" end="12" resetval="1" description="Dynamic dependency towards L4_CFG clock domain" range="" rwaccess="R">
      <bitenum value="1" id="Enabled" token="L4CFG_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L3MAIN2_DYNDEP" width="1" begin="6" end="6" resetval="1" description="Dynamic dependency towards L3_MAIN2 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="Enabled" token="L3MAIN2_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EMIF_DYNDEP" width="1" begin="4" end="4" resetval="1" description="Dynamic dependency towards EMIF clock domain" range="" rwaccess="R">
      <bitenum value="1" id="Enabled" token="EMIF_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="ABE_DYNDEP" width="1" begin="3" end="3" resetval="1" description="Dynamic dependency towards ABE clock domain" range="" rwaccess="R">
      <bitenum value="1" id="Enabled" token="ABE_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CM_L3MAIN1_L3_MAIN_1_CLKCTRL" acronym="CM_L3MAIN1_L3_MAIN_1_CLKCTRL" offset="0x20" width="32" description="This register manages the L3_MAIN1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1_r" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN2_CLKSTCTRL" acronym="CM_L3MAIN2_CLKSTCTRL" offset="0x100" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L3MAIN2_L3_GICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L3MAIN2_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_L3MAIN2_L3_GICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_L3MAIN2_L3_GICLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L3_MAIN2 clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="RESERVED_1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="2" id="Reserved" token="CLKTRCTRL_2_r" description="Reserved"/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN2_DYNAMICDEP" acronym="CM_L3MAIN2_DYNAMICDEP" offset="0x108" width="32" description="This register controls the dynamic domain dependencies from L3_MAIN2 domain towards 'target' domains. It is relevant only for domain having INTERCONN master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor INTRCONN interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="23" end="15" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L4SEC_DYNDEP" width="1" begin="14" end="14" resetval="1" description="Dynamic dependency towards L4SEC clock domain" range="" rwaccess="R">
      <bitenum value="1" id="Dependency_is_enabled" token="L4SEC_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER_DYNDEP" width="1" begin="13" end="13" resetval="1" description="Dynamic dependency towards L4_PER clock domain" range="" rwaccess="R">
      <bitenum value="1" id="Enabled" token="L4PER_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="12" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GPU_DYNDEP" width="1" begin="10" end="10" resetval="1" description="Dynamic dependency towards GPU clock domain" range="" rwaccess="R">
      <bitenum value="1" id="Enabled" token="GPU_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="CAM_DYNDEP" width="1" begin="9" end="9" resetval="0" description="Dynamic dependency towards CAM clock domain" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="CAM_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="DSS_DYNDEP" width="1" begin="8" end="8" resetval="1" description="Dynamic dependency towards DSS clock domain" range="" rwaccess="R">
      <bitenum value="1" id="Enabled" token="DSS_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L3MAIN1_DYNDEP" width="1" begin="5" end="5" resetval="1" description="Dynamic dependency towards L3_MAIN1 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="Enabled" token="L3MAIN1_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IVA_DYNDEP" width="1" begin="2" end="2" resetval="1" description="Dynamic dependency towards IVA clock domain" range="" rwaccess="R">
      <bitenum value="1" id="Enabled" token="IVA_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPU_DYNDEP" width="1" begin="0" end="0" resetval="1" description="Dynamic dependency towards IPU clock domain" range="" rwaccess="R">
      <bitenum value="1" id="Enabled" token="IPU_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN2_L3_MAIN_2_CLKCTRL" acronym="CM_L3MAIN2_L3_MAIN_2_CLKCTRL" offset="0x120" width="32" description="This register manages the L3_MAIN2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1_r" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN2_GPMC_CLKCTRL" acronym="CM_L3MAIN2_GPMC_CLKCTRL" offset="0x128" width="32" description="This register manages the GPMC clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is temporarily disabled by SW. Interconnect access to module are stalled. Can be used to change timing parameter of GPMC module."/>
      <bitenum value="1" id="RESERVED" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN2_OCMC_RAM_CLKCTRL" acronym="CM_L3MAIN2_OCMC_RAM_CLKCTRL" offset="0x130" width="32" description="This register manages the OCMC_RAM clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1_r" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_IPU_CLKSTCTRL" acronym="CM_IPU_CLKSTCTRL" offset="0x200" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_IPU_CLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the IPU_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Corresponding_clock_is_definitely_gated" token="CLKACTIVITY_IPU_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_IPU_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the IPU clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="SW_SLEEP" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_IPU_STATICDEP" acronym="CM_IPU_STATICDEP" offset="0x204" width="32" description="This register controls the static domain dependencies from IPU domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="COREAON_STATDEP" width="1" begin="16" end="16" resetval="0" description="Static dependency towards COREAON clock domain" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="COREAON_STATDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="WKUPAON_STATDEP" width="1" begin="15" end="15" resetval="1" description="Static dependency towards WKUPAON clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPAON_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPAON_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4SEC_STATDEP" width="1" begin="14" end="14" resetval="0" description="Static dependency towards L4SEC clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Dependency_is_disabled" token="L4SEC_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Dependency_is_enabled" token="L4SEC_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER_STATDEP" width="1" begin="13" end="13" resetval="0" description="Static dependency towards L4_PER clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L4PER_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L4PER_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4CFG_STATDEP" width="1" begin="12" end="12" resetval="1" description="Static dependency towards L4_CFG clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L4CFG_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L4CFG_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="SDMA_STATDEP" width="1" begin="11" end="11" resetval="0" description="Static dependency towards DMA_SYSTEM clock domain" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="SDMA_STATDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="GPU_STATDEP" width="1" begin="10" end="10" resetval="0" description="Static dependency towards GPU clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="GPU_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="GPU_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="CAM_STATDEP" width="1" begin="9" end="9" resetval="0" description="Static dependency towards CAM clock domain" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="CAM_STATDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="DSS_STATDEP" width="1" begin="8" end="8" resetval="0" description="Static dependency towards DSS clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="DSS_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="DSS_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3INIT_STATDEP" width="1" begin="7" end="7" resetval="0" description="Static dependency towards L3INIT clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L3INIT_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L3INIT_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3MAIN2_STATDEP" width="1" begin="6" end="6" resetval="1" description="Static dependency towards L3_MAIN2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L3MAIN2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L3MAIN2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3MAIN1_STATDEP" width="1" begin="5" end="5" resetval="1" description="Static dependency towards L3_MAIN1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L3MAIN1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L3MAIN1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EMIF_STATDEP" width="1" begin="4" end="4" resetval="1" description="Static dependency towards EMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="EMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="EMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="ABE_STATDEP" width="1" begin="3" end="3" resetval="0" description="Static dependency towards ABE clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ABE_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="ABE_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IVA_STATDEP" width="1" begin="2" end="2" resetval="0" description="Static dependency towards IVA clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="IVA_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="IVA_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="DSP_STATDEP" width="1" begin="1" end="1" resetval="0" description="Static dependency towards DSP clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="DSP_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="DSP_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_IPU_DYNAMICDEP" acronym="CM_IPU_DYNAMICDEP" offset="0x208" width="32" description="This register controls the dynamic domain depedencies from IPU domain towards 'target' domains. It is relevant only for domain having INTRCONN master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor INTRCONN interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="23" end="10" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CAM_DYNDEP" width="1" begin="9" end="9" resetval="0" description="Dynamic dependency towards CAM clock domain" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="CAM_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="8" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN2_DYNDEP" width="1" begin="6" end="6" resetval="1" description="Dynamic dependency towards L3_MAIN2 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="Enabled" token="L3MAIN2_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_IPU_IPU_CLKCTRL" acronym="CM_IPU_IPU_CLKCTRL" offset="0x220" width="32" description="This register manages the IPU clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="Standby" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_DMA_CLKSTCTRL" acronym="CM_DMA_CLKSTCTRL" offset="0x300" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_DMA_L3_GICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L3_DMA_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_DMA_L3_GICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_DMA_L3_GICLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the DMA_SYSTEM clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="RESERVED_1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_DMA_STATICDEP" acronym="CM_DMA_STATICDEP" offset="0x304" width="32" description="This register controls the static domain dependencies from DMA_SYSTEM domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPAON_STATDEP" width="1" begin="15" end="15" resetval="1" description="Static dependency towards WKUPAON clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPAON_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPAON_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4SEC_STATDEP" width="1" begin="14" end="14" resetval="0" description="Static dependency towards L4SEC clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Dependency_is_disabled" token="L4SEC_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Dependency_is_enabled" token="L4SEC_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER_STATDEP" width="1" begin="13" end="13" resetval="1" description="Static dependency towards L4_PER clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L4PER_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L4PER_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4CFG_STATDEP" width="1" begin="12" end="12" resetval="1" description="Static dependency towards L4_CFG clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L4CFG_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L4CFG_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CAM_STATDEP" width="1" begin="9" end="9" resetval="0" description="Static dependency towards CAM clock domain" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="CAM_STATDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="DSS_STATDEP" width="1" begin="8" end="8" resetval="0" description="Static dependency towards DSS clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="DSS_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="DSS_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3INIT_STATDEP" width="1" begin="7" end="7" resetval="1" description="Static dependency towards L3INIT clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L3INIT_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L3INIT_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3MAIN2_STATDEP" width="1" begin="6" end="6" resetval="1" description="Static dependency towards L3_MAIN2 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="Enabled" token="L3MAIN2_STATDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3MAIN1_STATDEP" width="1" begin="5" end="5" resetval="1" description="Static dependency towards L3_MAIN1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L3MAIN1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L3MAIN1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EMIF_STATDEP" width="1" begin="4" end="4" resetval="1" description="Static dependency towards EMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="EMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="EMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="ABE_STATDEP" width="1" begin="3" end="3" resetval="0" description="Static dependency towards ABE clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ABE_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="ABE_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IVA_STATDEP" width="1" begin="2" end="2" resetval="0" description="Static dependency towards IVA clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="IVA_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="IVA_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU_STATDEP" width="1" begin="0" end="0" resetval="0" description="Static dependency towards IPU clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="IPU_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="IPU_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="CM_DMA_DYNAMICDEP" acronym="CM_DMA_DYNAMICDEP" offset="0x308" width="32" description="This register controls the dynamic domain depedencies from DMA_SYSTEM domain towards 'target' domains. It is relevant only for domain having INTRCONN master port(s).">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN2_DYNDEP" width="1" begin="6" end="6" resetval="0" description="Dynamic dependency towards L3_MAIN2 clock domain" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="L3MAIN2_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_DMA_DMA_SYSTEM_CLKCTRL" acronym="CM_DMA_DMA_SYSTEM_CLKCTRL" offset="0x320" width="32" description="This register manages the DMA_SYSTEM clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="Standby" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1_r" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_EMIF_CLKSTCTRL" acronym="CM_EMIF_CLKSTCTRL" offset="0x400" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_EMIF_PHY_GCLK" width="1" begin="10" end="10" resetval="0" description="This field indicates the state of the EMIF_PHY_GCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_EMIF_PHY_GCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_EMIF_PHY_GCLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_DLL_GCLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the DLL_GCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_DLL_GCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_DLL_GCLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_EMIF_L3_GICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the EMIF_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_EMIF_L3_GICLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_EMIF_L3_GICLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the EMIF clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
      <bitenum value="1" id="RESERVED_1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
    </bitfield>
  </register>
  <register id="CM_EMIF_DMM_CLKCTRL" acronym="CM_EMIF_DMM_CLKCTRL" offset="0x420" width="32" description="This register manages the DMM clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1_r" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_EMIF_EMIF_OCP_FW_CLKCTRL" acronym="CM_EMIF_EMIF_OCP_FW_CLKCTRL" offset="0x428" width="32" description="This register manages the EMIF_OCP_FW clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INTRCONN_0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="INTRCONN_2" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="HW_A_A_CLKTRCTRL_(HW_AUTO),_INTRCONN_1" token="MODULEMODE_1_r" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_EMIF_EMIF1_CLKCTRL" acronym="CM_EMIF_EMIF1_CLKCTRL" offset="0x430" width="32" description="This register manages the EMIF1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Disable" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="Idle" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Trans" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Func" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is temporarily disabled by SW. OCP access to module are stalled. Can be used to change timing parameter of EMIF_1 module."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_EMIF_EMIF2_CLKCTRL" acronym="CM_EMIF_EMIF2_CLKCTRL" offset="0x438" width="32" description="This register manages the EMIF2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is temporarily disabled by SW. Interconnect access to module are stalled. Can be used to change timing parameter of EMIF2 module."/>
      <bitenum value="1" id="RESERVED" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_EMIF_EMIF_DLL_CLKCTRL" acronym="CM_EMIF_EMIF_DLL_CLKCTRL" offset="0x440" width="32" description="This register manages the DLL clock.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DLL_CLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_DLL_CLK_0" description="Optional functional clock is disabled. DLL_CLK can be gated when EMIF domain performs sleep transition"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_DLL_CLK_1" description="Optional functional clock is enabled. DLL_CLK is garantied to not be gated if already running."/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L4CFG_CLKSTCTRL" acronym="CM_L4CFG_CLKSTCTRL" offset="0x600" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L4CFG_L4_GICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L4CFG_L4_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_L4CFG_L4_GICLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_L4CFG_L4_GICLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L4CFG clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="2" id="RESERVED_2" token="CLKTRCTRL_2_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_DYNAMICDEP" acronym="CM_L4CFG_DYNAMICDEP" offset="0x608" width="32" description="This register controls the dynamic domain depedencies from L4CFG domain towards 'target' domains. It is relevant only for domain having OCP master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor OCP interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MPU_DYNDEP" width="1" begin="19" end="19" resetval="1" description="Dynamic dependency towards MPU clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="Enabled" token="MPU_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CUSTEFUSE_DYNDEP" width="1" begin="17" end="17" resetval="1" description="Dynamic dependency towards CUSTEFUSE clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="Enabled" token="CUSTEFUSE_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="COREAON_DYNDEP" width="1" begin="16" end="16" resetval="1" description="Dynamic dependency towards COREAON clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="Enabled" token="COREAON_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SDMA_DYNDEP" width="1" begin="11" end="11" resetval="1" description="Dynamic dependency towards DMA clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="Enabled" token="SDMA_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CAM_DYNDEP" width="1" begin="9" end="9" resetval="0" description="Dynamic dependency towards CAM clock domain" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="CAM_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="L3INIT_DYNDEP" width="1" begin="7" end="7" resetval="1" description="Dynamic dependency towards L3INIT clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="Enabled" token="L3INIT_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3MAIN2_DYNDEP" width="1" begin="6" end="6" resetval="1" description="Dynamic dependency towards L3MAIN2 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="Enabled" token="L3MAIN2_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3MAIN1_DYNDEP" width="1" begin="5" end="5" resetval="1" description="Dynamic dependency towards L3MAIN1 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="Enabled" token="L3MAIN1_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EMIF_DYNDEP" width="1" begin="4" end="4" resetval="1" description="Dynamic dependency towards EMIF clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="Enabled" token="EMIF_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP_DYNDEP" width="1" begin="1" end="1" resetval="1" description="Dynamic dependency towards DSP clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="Enabled" token="DSP_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L4CFG_L4_CFG_CLKCTRL" acronym="CM_L4CFG_L4_CFG_CLKCTRL" offset="0x620" width="32" description="This register manages the L4_CFG clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1_r" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_SPINLOCK_CLKCTRL" acronym="CM_L4CFG_SPINLOCK_CLKCTRL" offset="0x628" width="32" description="This register manages the SPINLOCK clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1_r" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_MAILBOX_CLKCTRL" acronym="CM_L4CFG_MAILBOX_CLKCTRL" offset="0x630" width="32" description="This register manages the MAILBOX clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1_r" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_SAR_ROM_CLKCTRL" acronym="CM_L4CFG_SAR_ROM_CLKCTRL" offset="0x638" width="32" description="This register manages the SAR_ROM clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1_r" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_CLKSTCTRL" acronym="CM_L3INSTR_CLKSTCTRL" offset="0x700" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L3INSTR_TS_GCLK" width="1" begin="10" end="10" resetval="0" description="This field indicates the state of the L3INSTR_TS_GCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_L3INSTR_TS_GCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_L3INSTR_TS_GCLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3INSTR_DLL_AGING_GCLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the L3INSTR_DLL_AGING_GCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_L3INSTR_DLL_AGING_GCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_L3INSTR_DLL_AGING_GCLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3INSTR_L3_GICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L3INSTR_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_L3INSTR_L3_GICLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_L3INSTR_L3_GICLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the L3INSTR clock domain." range="" rwaccess="R Rreturns1s">
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3_r" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_L3_MAIN_3_CLKCTRL" acronym="CM_L3INSTR_L3_MAIN_3_CLKCTRL" offset="0x720" width="32" description="This register manages the L3_MAIN3 clocks. [warm reset insensitive]">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status." range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_L3_INSTR_CLKCTRL" acronym="CM_L3INSTR_L3_INSTR_CLKCTRL" offset="0x728" width="32" description="This register manages the L3 INSTRUMENTATION clocks. [warm reset insensitive]">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status." range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_OCP_WP_NOC_CLKCTRL" acronym="CM_L3INSTR_OCP_WP_NOC_CLKCTRL" offset="0x740" width="32" description="This register manages the OCP_WP_NOC clocks. [warm reset insensitive]">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status." range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only Interconnect part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including Interconnect"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any Interconnect access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any Interconnect access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_DLL_AGING_CLKCTRL" acronym="CM_L3INSTR_DLL_AGING_CLKCTRL" offset="0x748" width="32" description="This register manages the DLL_AGING clocks">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only Interconnect part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including Interconnect"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="0" id="Reserved" token="MODULEMODE_0_r" description="Reserved"/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1_r" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any Interconnect access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="Reserved" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_CTRL_MODULE_BANDGAP_CLKCTRL" acronym="CM_L3INSTR_CTRL_MODULE_BANDGAP_CLKCTRL" offset="0x750" width="32" description="This register manages the CTRL_MODULE_BANDGAP clock.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="2" begin="25" end="24" resetval="0x2" description="Selects the divider value for generating the Thermal Sensor clock from WKUPAON_ICLK source. The divider has to be selected so as to guarantee a frequency between 1MHz and 2MHz." range="" rwaccess="RW">
      <bitenum value="0" id="DIV8" token="CLKSEL_0" description="Divide by 8"/>
      <bitenum value="1" id="DIV16" token="CLKSEL_1" description="Divide by 16"/>
      <bitenum value="3" id="Reserved" token="CLKSEL_3" description="Reserved"/>
      <bitenum value="2" id="DIV32" token="CLKSEL_2" description="Divide by 32"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1_r" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_CLKSTCTRL" acronym="CM_L4PER_CLKSTCTRL" offset="0x900" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_PER_96M_GFCLK" width="1" begin="19" end="19" resetval="0" description="This field indicates the state of the PER_96M_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_PER_96M_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_PER_96M_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PER_48M_GFCLK" width="1" begin="18" end="18" resetval="0" description="This field indicates the state of the PER_48M_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_PER_48M_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_PER_48M_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PER_32K_GFCLK" width="1" begin="17" end="17" resetval="0" description="This field indicates the state of the PER_32K_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_PER_32K_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_PER_32K_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_PER_12M_GFCLK" width="1" begin="15" end="15" resetval="0" description="This field indicates the state of the PER_12M_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_PER_12M_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_PER_12M_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER9_GFCLK" width="1" begin="14" end="14" resetval="0" description="This field indicates the state of the TIMER9_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_TIMER9_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_TIMER9_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER4_GFCLK" width="1" begin="13" end="13" resetval="0" description="This field indicates the state of the TIMER4_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_TIMER4_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_TIMER4_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER3_GFCLK" width="1" begin="12" end="12" resetval="0" description="This field indicates the state of the TIMER3_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_TIMER3_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_TIMER3_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER2_GFCLK" width="1" begin="11" end="11" resetval="0" description="This field indicates the state of the TIMER2_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_TIMER2_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_TIMER2_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER11_GFCLK" width="1" begin="10" end="10" resetval="0" description="This field indicates the state of the TIMER11_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_TIMER11_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_TIMER11_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER10_GFCLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the TIMER10_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_TIMER10_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_TIMER10_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L4PER_L4_GICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L4PER_L4_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_L4PER_L4_GICLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_L4PER_L4_GICLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L4PER clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="SW_SLEEP" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_DYNAMICDEP" acronym="CM_L4PER_DYNAMICDEP" offset="0x908" width="32" description="This register controls the dynamic domain depedencies from L4PER domain towards 'target' domains. It is relevant only for domain having OCP master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor INTERCONN interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="23" end="15" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="L4SEC_DYNDEP" width="1" begin="14" end="14" resetval="1" description="Dynamic dependency towards L4SEC clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="Enabled" token="L4SEC_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="13" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DSS_DYNDEP" width="1" begin="8" end="8" resetval="1" description="Dynamic dependency towards DSS clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="Enabled" token="DSS_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3INIT_DYNDEP" width="1" begin="7" end="7" resetval="1" description="Dynamic dependency towards L3INIT clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="Enabled" token="L3INIT_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L4PER_TIMER10_CLKCTRL" acronym="CM_L4PER_TIMER10_CLKCTRL" offset="0x928" width="32" description="This register manages the TIMER10 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Select the source of the functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK" token="CLKSEL_0" description="Selects the SYS_CLK as the source"/>
      <bitenum value="1" id="SEL_32K_CLK" token="CLKSEL_1" description="Selects the 32KHz as the source"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTERCONN part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTERCONN"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any INTERCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_TIMER11_CLKCTRL" acronym="CM_L4PER_TIMER11_CLKCTRL" offset="0x930" width="32" description="This register manages the TIMER11 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Select the source of the functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK" token="CLKSEL_0" description="Selects the SYS_CLK as the source"/>
      <bitenum value="1" id="SEL_32K_CLK" token="CLKSEL_1" description="Selects the 32KHz as the source"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_TIMER2_CLKCTRL" acronym="CM_L4PER_TIMER2_CLKCTRL" offset="0x938" width="32" description="This register manages the TIMER2 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Select the source of the functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK" token="CLKSEL_0" description="Selects the SYS_CLK as the source"/>
      <bitenum value="1" id="SEL_32K_CLK" token="CLKSEL_1" description="Selects the 32KHz as the source"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_TIMER3_CLKCTRL" acronym="CM_L4PER_TIMER3_CLKCTRL" offset="0x940" width="32" description="This register manages the TIMER3 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Select the source of the functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK" token="CLKSEL_0" description="Selects the SYS_CLK as the source"/>
      <bitenum value="1" id="SEL_32K_CLK" token="CLKSEL_1" description="Selects the 32KHz as the source"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_TIMER4_CLKCTRL" acronym="CM_L4PER_TIMER4_CLKCTRL" offset="0x948" width="32" description="This register manages the TIMER4 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Select the source of the functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK" token="CLKSEL_0" description="Selects the SYS_CLK as the source"/>
      <bitenum value="1" id="SEL_32K_CLK" token="CLKSEL_1" description="Selects the 32KHz as the source"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_TIMER9_CLKCTRL" acronym="CM_L4PER_TIMER9_CLKCTRL" offset="0x950" width="32" description="This register manages the TIMER9 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Select the source of the functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_SYS_CLK" token="CLKSEL_0" description="Selects the SYS_CLK as the source"/>
      <bitenum value="1" id="SEL_32K_CLK" token="CLKSEL_1" description="Selects the 32KHz as the source"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_ELM_CLKCTRL" acronym="CM_L4PER_ELM_CLKCTRL" offset="0x958" width="32" description="This register manages the ELM clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1_r" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO2_CLKCTRL" acronym="CM_L4PER_GPIO2_CLKCTRL" offset="0x960" width="32" description="This register manages the GPIO2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO3_CLKCTRL" acronym="CM_L4PER_GPIO3_CLKCTRL" offset="0x968" width="32" description="This register manages the GPIO3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO4_CLKCTRL" acronym="CM_L4PER_GPIO4_CLKCTRL" offset="0x970" width="32" description="This register manages the GPIO4 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO5_CLKCTRL" acronym="CM_L4PER_GPIO5_CLKCTRL" offset="0x978" width="32" description="This register manages the GPIO5 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO6_CLKCTRL" acronym="CM_L4PER_GPIO6_CLKCTRL" offset="0x980" width="32" description="This register manages the GPIO6 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_HDQ1W_CLKCTRL" acronym="CM_L4PER_HDQ1W_CLKCTRL" offset="0x988" width="32" description="This register manages the HDQ1W clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_I2C1_CLKCTRL" acronym="CM_L4PER_I2C1_CLKCTRL" offset="0x9A0" width="32" description="This register manages the I2C1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_I2C2_CLKCTRL" acronym="CM_L4PER_I2C2_CLKCTRL" offset="0x9A8" width="32" description="This register manages the I2C2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_I2C3_CLKCTRL" acronym="CM_L4PER_I2C3_CLKCTRL" offset="0x9B0" width="32" description="This register manages the I2C3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_I2C4_CLKCTRL" acronym="CM_L4PER_I2C4_CLKCTRL" offset="0x9B8" width="32" description="This register manages the I2C4 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_L4_PER_CLKCTRL" acronym="CM_L4PER_L4_PER_CLKCTRL" offset="0x9C0" width="32" description="This register manages the L4_PER clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1_r" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MCSPI1_CLKCTRL" acronym="CM_L4PER_MCSPI1_CLKCTRL" offset="0x9F0" width="32" description="This register manages the MCSPI1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MCSPI2_CLKCTRL" acronym="CM_L4PER_MCSPI2_CLKCTRL" offset="0x9F8" width="32" description="This register manages the MCSPI2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MCSPI3_CLKCTRL" acronym="CM_L4PER_MCSPI3_CLKCTRL" offset="0xA00" width="32" description="This register manages the MCSPI3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MCSPI4_CLKCTRL" acronym="CM_L4PER_MCSPI4_CLKCTRL" offset="0xA08" width="32" description="This register manages the MCSPI4 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO7_CLKCTRL" acronym="CM_L4PER_GPIO7_CLKCTRL" offset="0xA10" width="32" description="This register manages the GPIO7 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO8_CLKCTRL" acronym="CM_L4PER_GPIO8_CLKCTRL" offset="0xA18" width="32" description="This register manages the GPIO8 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MMC3_CLKCTRL" acronym="CM_L4PER_MMC3_CLKCTRL" offset="0xA20" width="32" description="This register manages the MMC3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MMC4_CLKCTRL" acronym="CM_L4PER_MMC4_CLKCTRL" offset="0xA28" width="32" description="This register manages the MMC4 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_UART1_CLKCTRL" acronym="CM_L4PER_UART1_CLKCTRL" offset="0xA40" width="32" description="This register manages the UART1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_UART2_CLKCTRL" acronym="CM_L4PER_UART2_CLKCTRL" offset="0xA48" width="32" description="This register manages the UART2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_UART3_CLKCTRL" acronym="CM_L4PER_UART3_CLKCTRL" offset="0xA50" width="32" description="This register manages the UART3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_UART4_CLKCTRL" acronym="CM_L4PER_UART4_CLKCTRL" offset="0xA58" width="32" description="This register manages the UART4 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MMC5_CLKCTRL" acronym="CM_L4PER_MMC5_CLKCTRL" offset="0xA60" width="32" description="This register manages the MMC5 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_I2C5_CLKCTRL" acronym="CM_L4PER_I2C5_CLKCTRL" offset="0xA68" width="32" description="This register manages the I2C5 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_UART5_CLKCTRL" acronym="CM_L4PER_UART5_CLKCTRL" offset="0xA70" width="32" description="This register manages the UART5 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_UART6_CLKCTRL" acronym="CM_L4PER_UART6_CLKCTRL" offset="0xA78" width="32" description="This register manages the UART6 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_CLKSTCTRL" acronym="CM_L4SEC_CLKSTCTRL" offset="0xA80" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L4SEC_L4_GICLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the L4_SECURE_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_L4SEC_L4_GICLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_L4SEC_L4_GICLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L4SEC_L3_GICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L3_SECURE_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_L4SEC_L3_GICLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_L4SEC_L3_GICLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the L4SEC clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="SW_SLEEP" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_STATICDEP" acronym="CM_L4SEC_STATICDEP" offset="0xA84" width="32" description="This register controls the static domain depedencies from L4SEC domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="L4PER_STATDEP" width="1" begin="13" end="13" resetval="0" description="Static dependency towards L4PER clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L4PER_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L4PER_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="12" end="7" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN2_STATDEP" width="1" begin="6" end="6" resetval="1" description="Static dependency towards L3MAIN2 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="Enabled" token="L3MAIN2_STATDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3MAIN1_STATDEP" width="1" begin="5" end="5" resetval="0" description="Static dependency towards L3MAIN1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L3MAIN1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L3MAIN1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EMIF_STATDEP" width="1" begin="4" end="4" resetval="0" description="Static dependency towards EMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="EMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="EMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L4SEC_DYNAMICDEP" acronym="CM_L4SEC_DYNAMICDEP" offset="0xA88" width="32" description="This register controls the dynamic domain depedencies from L4SEC domain towards 'target' domains. It is relevant only for domain having OCP master port(s).">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN2_DYNDEP" width="1" begin="6" end="6" resetval="0" description="Dynamic dependency towards L3MAIN2 clock domain" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="L3MAIN2_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L4SEC_AES1_CLKCTRL" acronym="CM_L4SEC_AES1_CLKCTRL" offset="0xAA0" width="32" description="This register manages the AES1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any INTERCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_AES2_CLKCTRL" acronym="CM_L4SEC_AES2_CLKCTRL" offset="0xAA8" width="32" description="This register manages the AES2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTERCONN"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any INTERCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTERCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_DES3DES_CLKCTRL" acronym="CM_L4SEC_DES3DES_CLKCTRL" offset="0xAB0" width="32" description="This register manages the DES3DES clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_FPKA_CLKCTRL" acronym="CM_L4SEC_FPKA_CLKCTRL" offset="0xAB8" width="32" description="This register manages the FPKA clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_RNG_CLKCTRL" acronym="CM_L4SEC_RNG_CLKCTRL" offset="0xAC0" width="32" description="This register manages the RNG clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_SHA2MD5_CLKCTRL" acronym="CM_L4SEC_SHA2MD5_CLKCTRL" offset="0xAC8" width="32" description="This register manages the SHA2MD5 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_DMA_CRYPTO_CLKCTRL" acronym="CM_L4SEC_DMA_CRYPTO_CLKCTRL" offset="0xAD8" width="32" description="This register manages the DMA_CRYPTO clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Standby" token="STBYST_1_r" description="Module is in standby"/>
      <bitenum value="0" id="Func" token="STBYST_0_r" description="Module is functional (not in standby)"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including OCP"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1_r" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
</module>
