
---------- Begin Simulation Statistics ----------
host_inst_rate                                 179488                       # Simulator instruction rate (inst/s)
host_mem_usage                                 407600                       # Number of bytes of host memory used
host_seconds                                   111.43                       # Real time elapsed on the host
host_tick_rate                              516915603                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.057599                       # Number of seconds simulated
sim_ticks                                 57598907500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7245991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 65132.264099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 64153.819080                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6152342                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    71231835500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.150932                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1093649                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            499840                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  38095051000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.081950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593808                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 68740.757730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 65274.857414                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                843814                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   27568137184                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.322161                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              401045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           152641                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  16214535681                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 49907.288855                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.591715                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           92098                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4596361489                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8490850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 66100.467844                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 64484.460778                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6996156                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     98799972684                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.176036                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1494694                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             652481                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  54309586681                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099191                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997524                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.464612                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8490850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 66100.467844                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 64484.460778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6996156                       # number of overall hits
system.cpu.dcache.overall_miss_latency    98799972684                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.176036                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1494694                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            652481                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  54309586681                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099191                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592796                       # number of replacements
system.cpu.dcache.sampled_refs                 593820                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.464612                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7477212                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501366315000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13164049                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 64668.141593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 62800.159236                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13163371                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       43845000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  678                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                48                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     39438500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 45916.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20894.239683                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       275500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13164049                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 64668.141593                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 62800.159236                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13163371                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        43845000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   678                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 48                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     39438500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.712566                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            364.833786                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13164049                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 64668.141593                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 62800.159236                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13163371                       # number of overall hits
system.cpu.icache.overall_miss_latency       43845000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  678                       # number of overall misses
system.cpu.icache.overall_mshr_hits                48                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     39438500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                364.833786                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13163371                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           555420785000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 41722.369163                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      9105698458                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                218245                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594439                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       72753.148943                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  57949.602280                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          92604                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            36510076500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.844216                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       501835                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      7514                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       28645531500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.831571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  494318                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    64246.381641                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 48612.775549                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         15958351475                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    12075073157                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.744573                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594450                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        72753.089593                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   57949.529564                       # average overall mshr miss latency
system.l2.demand_hits                           92604                       # number of demand (read+write) hits
system.l2.demand_miss_latency             36510847000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.844219                       # miss rate for demand accesses
system.l2.demand_misses                        501846                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       7514                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        28646133000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.831574                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   494329                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.512642                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.167881                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   8399.126250                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2750.557989                       # Average occupied blocks per context
system.l2.overall_accesses                     594450                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       72753.089593                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  52979.524173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          92604                       # number of overall hits
system.l2.overall_miss_latency            36510847000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.844219                       # miss rate for overall accesses
system.l2.overall_misses                       501846                       # number of overall misses
system.l2.overall_mshr_hits                      7514                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       37751831458                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.198711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  712574                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.921212                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        201050                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        25688                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       451456                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           271006                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       154762                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         587530                       # number of replacements
system.l2.sampled_refs                         603914                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11149.684239                       # Cycle average of tags in use
system.l2.total_refs                           449658                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   556564922500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 90832533                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         109688                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       158270                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        14425                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       201337                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         213927                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS             10                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       738093                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     19970878                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.502722                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.725747                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     17951504     89.89%     89.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       250601      1.25%     91.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       264768      1.33%     92.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       252979      1.27%     93.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       204843      1.03%     94.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       133266      0.67%     95.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       113492      0.57%     96.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        61332      0.31%     96.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       738093      3.70%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     19970878                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        14422                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      9278691                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.436527                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.436527                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      9464422                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12577                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     31493255                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6165290                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4275487                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1547444                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        65678                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6856052                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6824138                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31914                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6214738                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6182847                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31891                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        641314                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            641291                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            213927                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3143918                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7525838                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       398210                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             31810118                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        844373                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.008780                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3143918                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       109698                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.305551                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     21518322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.478281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.024872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       17136417     79.64%     79.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          76084      0.35%     79.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         136459      0.63%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          99856      0.46%     81.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         162235      0.75%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         100512      0.47%     82.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         156141      0.73%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         131742      0.61%     83.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3518876     16.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     21518322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2846959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159037                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               43797                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.575509                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6971543                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           641314                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6405366                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11404739                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.842668                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5397595                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.468073                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11438596                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        19017                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       5833306                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7729916                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2391997                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       901845                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     19391506                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6330229                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1860229                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14022431                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        61903                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2760                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1547444                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       142720                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2569128                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1993                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1262                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      4131944                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       346841                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1262                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8537                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10480                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.410420                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.410420                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       871189      5.49%      5.49% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8181      0.05%      5.54% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.54% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4499803     28.33%     33.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3128896     19.70%     53.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6694988     42.15%     95.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       679605      4.28%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15882662                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       138156                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.008699                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            8      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2748      1.99%      1.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        55113     39.89%     41.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     41.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     41.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        78087     56.52%     98.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         2200      1.59%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     21518322                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.738099                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.371145                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     14598936     67.84%     67.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2650217     12.32%     80.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1923044      8.94%     89.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1207476      5.61%     94.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       531161      2.47%     97.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       257147      1.20%     98.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       178598      0.83%     99.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        91982      0.43%     99.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        79761      0.37%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     21518322                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.651856                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         19347709                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15882662                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      9346988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1727258                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      8879154                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3143935                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3143918                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              17                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       339910                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        97303                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7729916                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       901845                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               24365281                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      8259328                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       151797                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6794935                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1079827                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        32118                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     43170810                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27615886                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     26034850                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3701773                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1547444                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1214841                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16841376                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      3072134                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 58295                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
