

================================================================
== Vivado HLS Report for 'attention'
================================================================
* Date:           Sat Nov 30 20:58:49 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   730857|   739285| 7.309 ms | 7.393 ms |  730857|  739285|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- Loop 2         |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- Loop 3         |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- Loop 4         |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- Loop 5         |     1568|     1568|        98|          -|          -|    16|    no    |
        | + Loop 5.1      |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 6         |     1568|     1568|        98|          -|          -|    16|    no    |
        | + Loop 6.1      |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 7         |     9440|     9440|       590|          -|          -|    16|    no    |
        | + Loop 7.1      |      588|      588|        98|          -|          -|     6|    no    |
        |  ++ Loop 7.1.1  |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 8         |     9440|     9440|       590|          -|          -|    16|    no    |
        | + Loop 8.1      |      588|      588|        98|          -|          -|     6|    no    |
        |  ++ Loop 8.1.1  |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 9         |      128|      128|         8|          -|          -|    16|    no    |
        | + Loop 9.1      |        6|        6|         1|          -|          -|     6|    no    |
        |- l_S_i_0_i10    |      608|      608|        38|          -|          -|    16|    no    |
        | + l_S_k_0_k9    |       36|       36|         6|          -|          -|     6|    no    |
        |- Loop 11        |      128|      128|         8|          -|          -|    16|    no    |
        | + Loop 11.1     |        6|        6|         1|          -|          -|     6|    no    |
        |- Loop 12        |     1568|     1568|        98|          -|          -|    16|    no    |
        | + Loop 12.1     |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 13        |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- l_S_h_6_h7     |     3104|     3104|       194|          -|          -|    16|    no    |
        | + l_S_d_6_d4    |      192|      192|         2|          -|          -|    96|    no    |
        |- Loop 15        |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- Loop 16        |     1536|     1536|         1|          -|          -|  1536|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 6 7 
7 --> 7 8 
8 --> 9 8 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 18 
17 --> 17 16 
18 --> 20 19 
19 --> 19 18 
20 --> 21 
21 --> 22 24 
22 --> 23 21 
23 --> 23 22 
24 --> 27 25 
25 --> 26 24 
26 --> 26 25 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 32 31 
31 --> 31 30 
32 --> 33 
33 --> 34 40 
34 --> 35 33 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 34 
40 --> 42 41 
41 --> 41 40 
42 --> 43 
43 --> 45 44 
44 --> 44 43 
45 --> 46 
46 --> 46 47 
47 --> 48 50 
48 --> 49 47 
49 --> 48 
50 --> 51 50 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 54 
55 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_23), !map !822"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_22), !map !829"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_21), !map !835"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_20), !map !841"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_19), !map !847"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_18), !map !853"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_17), !map !859"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_16), !map !865"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_15), !map !871"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_14), !map !877"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_13), !map !883"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_12), !map !889"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_11), !map !895"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_10), !map !901"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_9), !map !907"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_8), !map !913"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_7), !map !919"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_6), !map !925"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_5), !map !931"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_4), !map !937"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_3), !map !943"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_2), !map !949"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_1), !map !955"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_0), !map !961"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_23), !map !967"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_22), !map !971"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_21), !map !975"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_20), !map !979"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_19), !map !983"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_18), !map !987"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_17), !map !991"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_16), !map !995"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_15), !map !999"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_14), !map !1003"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_13), !map !1007"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_12), !map !1011"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_11), !map !1015"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_10), !map !1019"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_9), !map !1023"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_8), !map !1027"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_7), !map !1031"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_6), !map !1035"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_5), !map !1039"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_4), !map !1043"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_3), !map !1047"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_2), !map !1051"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_1), !map !1055"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_0), !map !1059"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_23), !map !1063"   --->   Operation 104 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_22), !map !1067"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_21), !map !1071"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_20), !map !1075"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_19), !map !1079"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_18), !map !1083"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_17), !map !1087"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_16), !map !1091"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_15), !map !1095"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_14), !map !1099"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_13), !map !1103"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_12), !map !1107"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_11), !map !1111"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_10), !map !1115"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_9), !map !1119"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_8), !map !1123"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_7), !map !1127"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_6), !map !1131"   --->   Operation 121 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_5), !map !1135"   --->   Operation 122 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_4), !map !1139"   --->   Operation 123 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_3), !map !1143"   --->   Operation 124 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_2), !map !1147"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_1), !map !1151"   --->   Operation 126 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_0), !map !1155"   --->   Operation 127 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_23), !map !1159"   --->   Operation 128 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_22), !map !1163"   --->   Operation 129 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_21), !map !1167"   --->   Operation 130 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_20), !map !1171"   --->   Operation 131 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_19), !map !1175"   --->   Operation 132 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_18), !map !1179"   --->   Operation 133 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_17), !map !1183"   --->   Operation 134 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_16), !map !1187"   --->   Operation 135 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_15), !map !1191"   --->   Operation 136 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_14), !map !1195"   --->   Operation 137 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_13), !map !1199"   --->   Operation 138 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_12), !map !1203"   --->   Operation 139 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_11), !map !1207"   --->   Operation 140 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_10), !map !1211"   --->   Operation 141 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_9), !map !1215"   --->   Operation 142 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_8), !map !1219"   --->   Operation 143 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_7), !map !1223"   --->   Operation 144 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_6), !map !1227"   --->   Operation 145 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_5), !map !1231"   --->   Operation 146 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_4), !map !1235"   --->   Operation 147 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_3), !map !1239"   --->   Operation 148 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_2), !map !1243"   --->   Operation 149 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_1), !map !1247"   --->   Operation 150 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_0), !map !1251"   --->   Operation 151 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1536 x i32]* %v256_V), !map !1255"   --->   Operation 152 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %v258_V), !map !1260"   --->   Operation 153 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %v260_V), !map !1266"   --->   Operation 154 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %v262_V), !map !1270"   --->   Operation 155 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %v264_V), !map !1274"   --->   Operation 156 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([960 x i32]* %v265_V), !map !1278"   --->   Operation 157 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([960 x i32]* %v266_V), !map !1285"   --->   Operation 158 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1536 x i32]* %v267_V), !map !1289"   --->   Operation 159 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1536 x i32]* %v268_V), !map !1294"   --->   Operation 160 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7680 x i32]* %v269_V), !map !1298"   --->   Operation 161 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7680 x i32]* %v270_V), !map !1305"   --->   Operation 162 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %v271), !map !1309"   --->   Operation 163 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1536 x i32]* %v272_V), !map !1313"   --->   Operation 164 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @attention_str) nounwind"   --->   Operation 165 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%v264_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v264_V)"   --->   Operation 166 'read' 'v264_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%v262_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v262_V)"   --->   Operation 167 'read' 'v262_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%v260_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v260_V)"   --->   Operation 168 'read' 'v260_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%v258_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v258_V)"   --->   Operation 169 'read' 'v258_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%rms_hidden_states_0 = alloca [1536 x i32], align 4" [kernel.cpp:461]   --->   Operation 170 'alloca' 'rms_hidden_states_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%q_proj_re_V = alloca [1536 x i32], align 4" [kernel.cpp:482]   --->   Operation 171 'alloca' 'q_proj_re_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%k_proj_re_V = alloca [1536 x i32], align 4" [kernel.cpp:488]   --->   Operation 172 'alloca' 'k_proj_re_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%v_proj_re_V = alloca [1536 x i32], align 4" [kernel.cpp:494]   --->   Operation 173 'alloca' 'v_proj_re_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%q_embed_0_V = alloca [1536 x i32], align 4" [kernel.cpp:530]   --->   Operation 174 'alloca' 'q_embed_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%k_embed_0_V = alloca [1536 x i32], align 4" [kernel.cpp:538]   --->   Operation 175 'alloca' 'k_embed_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%updated_k_cache_V = alloca [9216 x i32], align 4" [kernel.cpp:547]   --->   Operation 176 'alloca' 'updated_k_cache_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%updated_v_cache_V = alloca [9216 x i32], align 4" [kernel.cpp:555]   --->   Operation 177 'alloca' 'updated_v_cache_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%attn_weights_0_V = alloca [96 x i32], align 4" [kernel.cpp:574]   --->   Operation 178 'alloca' 'attn_weights_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%softmax_attn_weights = alloca [96 x i32], align 4" [kernel.cpp:612]   --->   Operation 179 'alloca' 'softmax_attn_weights' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%attn_output_0_V = alloca [1536 x i32], align 4" [kernel.cpp:621]   --->   Operation 180 'alloca' 'attn_output_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%attn_output_2D_V = alloca [1536 x i32], align 4" [kernel.cpp:630]   --->   Operation 181 'alloca' 'attn_output_2D_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%rms_attn_output_0_V = alloca [1536 x i32], align 4" [kernel.cpp:644]   --->   Operation 182 'alloca' 'rms_attn_output_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 183 [1/1] (1.76ns)   --->   "br label %.preheader415.0" [kernel.cpp:463]   --->   Operation 183 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%v276_0_0 = phi i11 [ %add_ln463, %0 ], [ 0, %.preheader416.preheader ]" [kernel.cpp:463]   --->   Operation 184 'phi' 'v276_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (1.88ns)   --->   "%icmp_ln463 = icmp eq i11 %v276_0_0, -512" [kernel.cpp:463]   --->   Operation 185 'icmp' 'icmp_ln463' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 186 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (1.63ns)   --->   "%add_ln463 = add i11 %v276_0_0, 1" [kernel.cpp:463]   --->   Operation 187 'add' 'add_ln463' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %icmp_ln463, label %.preheader412.preheader, label %0" [kernel.cpp:463]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln464 = zext i11 %v276_0_0 to i64" [kernel.cpp:464]   --->   Operation 189 'zext' 'zext_ln464' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%rms_hidden_states_0_1 = getelementptr [1536 x i32]* %rms_hidden_states_0, i64 0, i64 %zext_ln464" [kernel.cpp:464]   --->   Operation 190 'getelementptr' 'rms_hidden_states_0_1' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (3.25ns)   --->   "store i32 0, i32* %rms_hidden_states_0_1, align 4" [kernel.cpp:464]   --->   Operation 191 'store' <Predicate = (!icmp_ln463)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "br label %.preheader415.0" [kernel.cpp:463]   --->   Operation 192 'br' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_2 : Operation 193 [2/2] (1.76ns)   --->   "call fastcc void @rms_norm([1536 x i32]* %v256_V, [1536 x i32]* %v267_V, [1536 x i32]* %rms_hidden_states_0)" [kernel.cpp:468]   --->   Operation 193 'call' <Predicate = (icmp_ln463)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 194 [1/2] (0.00ns)   --->   "call fastcc void @rms_norm([1536 x i32]* %v256_V, [1536 x i32]* %v267_V, [1536 x i32]* %rms_hidden_states_0)" [kernel.cpp:468]   --->   Operation 194 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 195 [2/2] (1.76ns)   --->   "%scales_0_V = call fastcc i32 @quantize_activation([1536 x i32]* %rms_hidden_states_0, [16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28)" [kernel.cpp:481]   --->   Operation 195 'call' 'scales_0_V' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 196 [1/2] (0.00ns)   --->   "%scales_0_V = call fastcc i32 @quantize_activation([1536 x i32]* %rms_hidden_states_0, [16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28)" [kernel.cpp:481]   --->   Operation 196 'call' 'scales_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 197 [1/1] (1.76ns)   --->   "br label %.preheader410.0" [kernel.cpp:484]   --->   Operation 197 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%v286_0_0 = phi i11 [ %add_ln484, %1 ], [ 0, %.preheader412.preheader ]" [kernel.cpp:484]   --->   Operation 198 'phi' 'v286_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (1.88ns)   --->   "%icmp_ln484 = icmp eq i11 %v286_0_0, -512" [kernel.cpp:484]   --->   Operation 199 'icmp' 'icmp_ln484' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 200 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (1.63ns)   --->   "%add_ln484 = add i11 %v286_0_0, 1" [kernel.cpp:484]   --->   Operation 201 'add' 'add_ln484' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %icmp_ln484, label %.preheader408.0.preheader, label %1" [kernel.cpp:484]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln485 = zext i11 %v286_0_0 to i64" [kernel.cpp:485]   --->   Operation 203 'zext' 'zext_ln485' <Predicate = (!icmp_ln484)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%q_proj_re_V_addr = getelementptr [1536 x i32]* %q_proj_re_V, i64 0, i64 %zext_ln485" [kernel.cpp:485]   --->   Operation 204 'getelementptr' 'q_proj_re_V_addr' <Predicate = (!icmp_ln484)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (3.25ns)   --->   "store i32 0, i32* %q_proj_re_V_addr, align 4" [kernel.cpp:485]   --->   Operation 205 'store' <Predicate = (!icmp_ln484)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "br label %.preheader410.0" [kernel.cpp:484]   --->   Operation 206 'br' <Predicate = (!icmp_ln484)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (1.76ns)   --->   "br label %.preheader408.0" [kernel.cpp:490]   --->   Operation 207 'br' <Predicate = (icmp_ln484)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%v289_0_0 = phi i11 [ %add_ln490, %2 ], [ 0, %.preheader408.0.preheader ]" [kernel.cpp:490]   --->   Operation 208 'phi' 'v289_0_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (1.88ns)   --->   "%icmp_ln490 = icmp eq i11 %v289_0_0, -512" [kernel.cpp:490]   --->   Operation 209 'icmp' 'icmp_ln490' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 210 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (1.63ns)   --->   "%add_ln490 = add i11 %v289_0_0, 1" [kernel.cpp:490]   --->   Operation 211 'add' 'add_ln490' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %icmp_ln490, label %.preheader406.0.preheader, label %2" [kernel.cpp:490]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln491 = zext i11 %v289_0_0 to i64" [kernel.cpp:491]   --->   Operation 213 'zext' 'zext_ln491' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%k_proj_re_V_addr = getelementptr [1536 x i32]* %k_proj_re_V, i64 0, i64 %zext_ln491" [kernel.cpp:491]   --->   Operation 214 'getelementptr' 'k_proj_re_V_addr' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (3.25ns)   --->   "store i32 0, i32* %k_proj_re_V_addr, align 4" [kernel.cpp:491]   --->   Operation 215 'store' <Predicate = (!icmp_ln490)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "br label %.preheader408.0" [kernel.cpp:490]   --->   Operation 216 'br' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (1.76ns)   --->   "br label %.preheader406.0" [kernel.cpp:496]   --->   Operation 217 'br' <Predicate = (icmp_ln490)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%v292_0_0 = phi i11 [ %add_ln496, %3 ], [ 0, %.preheader406.0.preheader ]" [kernel.cpp:496]   --->   Operation 218 'phi' 'v292_0_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (1.88ns)   --->   "%icmp_ln496 = icmp eq i11 %v292_0_0, -512" [kernel.cpp:496]   --->   Operation 219 'icmp' 'icmp_ln496' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 220 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (1.63ns)   --->   "%add_ln496 = add i11 %v292_0_0, 1" [kernel.cpp:496]   --->   Operation 221 'add' 'add_ln496' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "br i1 %icmp_ln496, label %.preheader405.preheader, label %3" [kernel.cpp:496]   --->   Operation 222 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln497 = zext i11 %v292_0_0 to i64" [kernel.cpp:497]   --->   Operation 223 'zext' 'zext_ln497' <Predicate = (!icmp_ln496)> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%v_proj_re_V_addr = getelementptr [1536 x i32]* %v_proj_re_V, i64 0, i64 %zext_ln497" [kernel.cpp:497]   --->   Operation 224 'getelementptr' 'v_proj_re_V_addr' <Predicate = (!icmp_ln496)> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (3.25ns)   --->   "store i32 0, i32* %v_proj_re_V_addr, align 4" [kernel.cpp:497]   --->   Operation 225 'store' <Predicate = (!icmp_ln496)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "br label %.preheader406.0" [kernel.cpp:496]   --->   Operation 226 'br' <Predicate = (!icmp_ln496)> <Delay = 0.00>
ST_8 : Operation 227 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v257_0, [24576 x i8]* %v257_1, [24576 x i8]* %v257_2, [24576 x i8]* %v257_3, [24576 x i8]* %v257_4, [24576 x i8]* %v257_5, [24576 x i8]* %v257_6, [24576 x i8]* %v257_7, [24576 x i8]* %v257_8, [24576 x i8]* %v257_9, [24576 x i8]* %v257_10, [24576 x i8]* %v257_11, [24576 x i8]* %v257_12, [24576 x i8]* %v257_13, [24576 x i8]* %v257_14, [24576 x i8]* %v257_15, [24576 x i8]* %v257_16, [24576 x i8]* %v257_17, [24576 x i8]* %v257_18, [24576 x i8]* %v257_19, [24576 x i8]* %v257_20, [24576 x i8]* %v257_21, [24576 x i8]* %v257_22, [24576 x i8]* %v257_23, i32 %v258_V_read, [1536 x i32]* %q_proj_re_V)" [kernel.cpp:500]   --->   Operation 227 'call' <Predicate = (icmp_ln496)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 228 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v257_0, [24576 x i8]* %v257_1, [24576 x i8]* %v257_2, [24576 x i8]* %v257_3, [24576 x i8]* %v257_4, [24576 x i8]* %v257_5, [24576 x i8]* %v257_6, [24576 x i8]* %v257_7, [24576 x i8]* %v257_8, [24576 x i8]* %v257_9, [24576 x i8]* %v257_10, [24576 x i8]* %v257_11, [24576 x i8]* %v257_12, [24576 x i8]* %v257_13, [24576 x i8]* %v257_14, [24576 x i8]* %v257_15, [24576 x i8]* %v257_16, [24576 x i8]* %v257_17, [24576 x i8]* %v257_18, [24576 x i8]* %v257_19, [24576 x i8]* %v257_20, [24576 x i8]* %v257_21, [24576 x i8]* %v257_22, [24576 x i8]* %v257_23, i32 %v258_V_read, [1536 x i32]* %q_proj_re_V)" [kernel.cpp:500]   --->   Operation 228 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 229 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v259_0, [24576 x i8]* %v259_1, [24576 x i8]* %v259_2, [24576 x i8]* %v259_3, [24576 x i8]* %v259_4, [24576 x i8]* %v259_5, [24576 x i8]* %v259_6, [24576 x i8]* %v259_7, [24576 x i8]* %v259_8, [24576 x i8]* %v259_9, [24576 x i8]* %v259_10, [24576 x i8]* %v259_11, [24576 x i8]* %v259_12, [24576 x i8]* %v259_13, [24576 x i8]* %v259_14, [24576 x i8]* %v259_15, [24576 x i8]* %v259_16, [24576 x i8]* %v259_17, [24576 x i8]* %v259_18, [24576 x i8]* %v259_19, [24576 x i8]* %v259_20, [24576 x i8]* %v259_21, [24576 x i8]* %v259_22, [24576 x i8]* %v259_23, i32 %v260_V_read, [1536 x i32]* %k_proj_re_V)" [kernel.cpp:501]   --->   Operation 229 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 230 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i32]* %q_proj_re_V, [1536 x i32]* @q_proj_V_0)" [kernel.cpp:527]   --->   Operation 230 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 231 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v259_0, [24576 x i8]* %v259_1, [24576 x i8]* %v259_2, [24576 x i8]* %v259_3, [24576 x i8]* %v259_4, [24576 x i8]* %v259_5, [24576 x i8]* %v259_6, [24576 x i8]* %v259_7, [24576 x i8]* %v259_8, [24576 x i8]* %v259_9, [24576 x i8]* %v259_10, [24576 x i8]* %v259_11, [24576 x i8]* %v259_12, [24576 x i8]* %v259_13, [24576 x i8]* %v259_14, [24576 x i8]* %v259_15, [24576 x i8]* %v259_16, [24576 x i8]* %v259_17, [24576 x i8]* %v259_18, [24576 x i8]* %v259_19, [24576 x i8]* %v259_20, [24576 x i8]* %v259_21, [24576 x i8]* %v259_22, [24576 x i8]* %v259_23, i32 %v260_V_read, [1536 x i32]* %k_proj_re_V)" [kernel.cpp:501]   --->   Operation 231 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 232 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i32]* %q_proj_re_V, [1536 x i32]* @q_proj_V_0)" [kernel.cpp:527]   --->   Operation 232 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 233 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v261_0, [24576 x i8]* %v261_1, [24576 x i8]* %v261_2, [24576 x i8]* %v261_3, [24576 x i8]* %v261_4, [24576 x i8]* %v261_5, [24576 x i8]* %v261_6, [24576 x i8]* %v261_7, [24576 x i8]* %v261_8, [24576 x i8]* %v261_9, [24576 x i8]* %v261_10, [24576 x i8]* %v261_11, [24576 x i8]* %v261_12, [24576 x i8]* %v261_13, [24576 x i8]* %v261_14, [24576 x i8]* %v261_15, [24576 x i8]* %v261_16, [24576 x i8]* %v261_17, [24576 x i8]* %v261_18, [24576 x i8]* %v261_19, [24576 x i8]* %v261_20, [24576 x i8]* %v261_21, [24576 x i8]* %v261_22, [24576 x i8]* %v261_23, i32 %v262_V_read, [1536 x i32]* %v_proj_re_V)" [kernel.cpp:502]   --->   Operation 233 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 234 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i32]* %k_proj_re_V, [1536 x i32]* @k_proj_V_0)" [kernel.cpp:528]   --->   Operation 234 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 235 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v261_0, [24576 x i8]* %v261_1, [24576 x i8]* %v261_2, [24576 x i8]* %v261_3, [24576 x i8]* %v261_4, [24576 x i8]* %v261_5, [24576 x i8]* %v261_6, [24576 x i8]* %v261_7, [24576 x i8]* %v261_8, [24576 x i8]* %v261_9, [24576 x i8]* %v261_10, [24576 x i8]* %v261_11, [24576 x i8]* %v261_12, [24576 x i8]* %v261_13, [24576 x i8]* %v261_14, [24576 x i8]* %v261_15, [24576 x i8]* %v261_16, [24576 x i8]* %v261_17, [24576 x i8]* %v261_18, [24576 x i8]* %v261_19, [24576 x i8]* %v261_20, [24576 x i8]* %v261_21, [24576 x i8]* %v261_22, [24576 x i8]* %v261_23, i32 %v262_V_read, [1536 x i32]* %v_proj_re_V)" [kernel.cpp:502]   --->   Operation 235 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 236 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i32]* %k_proj_re_V, [1536 x i32]* @k_proj_V_0)" [kernel.cpp:528]   --->   Operation 236 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.81>
ST_14 : Operation 237 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i32]* %v_proj_re_V, [1536 x i32]* @v_proj_V_0)" [kernel.cpp:529]   --->   Operation 237 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.76>
ST_15 : Operation 238 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i32]* %v_proj_re_V, [1536 x i32]* @v_proj_V_0)" [kernel.cpp:529]   --->   Operation 238 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 239 [1/1] (1.76ns)   --->   "br label %.preheader396" [kernel.cpp:531]   --->   Operation 239 'br' <Predicate = true> <Delay = 1.76>

State 16 <SV = 15> <Delay = 1.78>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%v306_0 = phi i5 [ 0, %.preheader405.preheader ], [ %v306, %.preheader396.loopexit ]"   --->   Operation 240 'phi' 'v306_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (1.36ns)   --->   "%icmp_ln531 = icmp eq i5 %v306_0, -16" [kernel.cpp:531]   --->   Operation 241 'icmp' 'icmp_ln531' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 242 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (1.78ns)   --->   "%v306 = add i5 %v306_0, 1" [kernel.cpp:531]   --->   Operation 243 'add' 'v306' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [1/1] (0.00ns)   --->   "br i1 %icmp_ln531, label %.preheader393.preheader, label %.preheader395.preheader" [kernel.cpp:531]   --->   Operation 244 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_23 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v306_0, i7 0)" [kernel.cpp:534]   --->   Operation 245 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln531)> <Delay = 0.00>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_24 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v306_0, i5 0)" [kernel.cpp:534]   --->   Operation 246 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln531)> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %tmp_24 to i12" [kernel.cpp:534]   --->   Operation 247 'zext' 'zext_ln203' <Predicate = (!icmp_ln531)> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (1.54ns)   --->   "%sub_ln203 = sub i12 %tmp_23, %zext_ln203" [kernel.cpp:534]   --->   Operation 248 'sub' 'sub_ln203' <Predicate = (!icmp_ln531)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 249 [1/1] (1.76ns)   --->   "br label %.preheader394.0" [kernel.cpp:533]   --->   Operation 249 'br' <Predicate = (!icmp_ln531)> <Delay = 1.76>
ST_16 : Operation 250 [1/1] (1.76ns)   --->   "br label %.preheader393" [kernel.cpp:539]   --->   Operation 250 'br' <Predicate = (icmp_ln531)> <Delay = 1.76>

State 17 <SV = 16> <Delay = 4.80>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%v308_0_0 = phi i7 [ %add_ln533, %4 ], [ 0, %.preheader395.preheader ]" [kernel.cpp:533]   --->   Operation 251 'phi' 'v308_0_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 252 [1/1] (1.48ns)   --->   "%icmp_ln533 = icmp eq i7 %v308_0_0, -32" [kernel.cpp:533]   --->   Operation 252 'icmp' 'icmp_ln533' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 253 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 254 [1/1] (1.87ns)   --->   "%add_ln533 = add i7 %v308_0_0, 1" [kernel.cpp:533]   --->   Operation 254 'add' 'add_ln533' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "br i1 %icmp_ln533, label %.preheader396.loopexit, label %4" [kernel.cpp:533]   --->   Operation 255 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i7 %v308_0_0 to i12" [kernel.cpp:534]   --->   Operation 256 'zext' 'zext_ln203_8' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (1.54ns)   --->   "%add_ln203 = add i12 %sub_ln203, %zext_ln203_8" [kernel.cpp:534]   --->   Operation 257 'add' 'add_ln203' <Predicate = (!icmp_ln533)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i12 %add_ln203 to i64" [kernel.cpp:534]   --->   Operation 258 'sext' 'sext_ln203' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%q_embed_0_V_addr = getelementptr [1536 x i32]* %q_embed_0_V, i64 0, i64 %sext_ln203" [kernel.cpp:534]   --->   Operation 259 'getelementptr' 'q_embed_0_V_addr' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_17 : Operation 260 [1/1] (3.25ns)   --->   "store i32 0, i32* %q_embed_0_V_addr, align 4" [kernel.cpp:534]   --->   Operation 260 'store' <Predicate = (!icmp_ln533)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "br label %.preheader394.0" [kernel.cpp:533]   --->   Operation 261 'br' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "br label %.preheader396"   --->   Operation 262 'br' <Predicate = (icmp_ln533)> <Delay = 0.00>

State 18 <SV = 16> <Delay = 1.78>
ST_18 : Operation 263 [1/1] (0.00ns)   --->   "%v310_0 = phi i5 [ %v310, %.preheader393.loopexit ], [ 0, %.preheader393.preheader ]"   --->   Operation 263 'phi' 'v310_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 264 [1/1] (1.36ns)   --->   "%icmp_ln539 = icmp eq i5 %v310_0, -16" [kernel.cpp:539]   --->   Operation 264 'icmp' 'icmp_ln539' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 265 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 266 [1/1] (1.78ns)   --->   "%v310 = add i5 %v310_0, 1" [kernel.cpp:539]   --->   Operation 266 'add' 'v310' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "br i1 %icmp_ln539, label %.preheader390.preheader, label %.preheader392.preheader" [kernel.cpp:539]   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_25 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v310_0, i7 0)" [kernel.cpp:542]   --->   Operation 268 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln539)> <Delay = 0.00>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_26 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v310_0, i5 0)" [kernel.cpp:542]   --->   Operation 269 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln539)> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i10 %tmp_26 to i12" [kernel.cpp:542]   --->   Operation 270 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln539)> <Delay = 0.00>
ST_18 : Operation 271 [1/1] (1.54ns)   --->   "%sub_ln203_3 = sub i12 %tmp_25, %zext_ln203_7" [kernel.cpp:542]   --->   Operation 271 'sub' 'sub_ln203_3' <Predicate = (!icmp_ln539)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 272 [1/1] (1.76ns)   --->   "br label %.preheader391.0" [kernel.cpp:541]   --->   Operation 272 'br' <Predicate = (!icmp_ln539)> <Delay = 1.76>
ST_18 : Operation 273 [2/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([960 x i32]* %v265_V, [960 x i32]* %v266_V, [1536 x i32]* %q_embed_0_V, [1536 x i32]* %k_embed_0_V)" [kernel.cpp:546]   --->   Operation 273 'call' <Predicate = (icmp_ln539)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 17> <Delay = 4.80>
ST_19 : Operation 274 [1/1] (0.00ns)   --->   "%v312_0_0 = phi i7 [ %add_ln541, %5 ], [ 0, %.preheader392.preheader ]" [kernel.cpp:541]   --->   Operation 274 'phi' 'v312_0_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 275 [1/1] (1.48ns)   --->   "%icmp_ln541 = icmp eq i7 %v312_0_0, -32" [kernel.cpp:541]   --->   Operation 275 'icmp' 'icmp_ln541' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 276 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 276 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 277 [1/1] (1.87ns)   --->   "%add_ln541 = add i7 %v312_0_0, 1" [kernel.cpp:541]   --->   Operation 277 'add' 'add_ln541' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %icmp_ln541, label %.preheader393.loopexit, label %5" [kernel.cpp:541]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i7 %v312_0_0 to i12" [kernel.cpp:542]   --->   Operation 279 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_19 : Operation 280 [1/1] (1.54ns)   --->   "%add_ln203_6 = add i12 %sub_ln203_3, %zext_ln203_11" [kernel.cpp:542]   --->   Operation 280 'add' 'add_ln203_6' <Predicate = (!icmp_ln541)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln203_3 = sext i12 %add_ln203_6 to i64" [kernel.cpp:542]   --->   Operation 281 'sext' 'sext_ln203_3' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_19 : Operation 282 [1/1] (0.00ns)   --->   "%k_embed_0_V_addr = getelementptr [1536 x i32]* %k_embed_0_V, i64 0, i64 %sext_ln203_3" [kernel.cpp:542]   --->   Operation 282 'getelementptr' 'k_embed_0_V_addr' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_19 : Operation 283 [1/1] (3.25ns)   --->   "store i32 0, i32* %k_embed_0_V_addr, align 4" [kernel.cpp:542]   --->   Operation 283 'store' <Predicate = (!icmp_ln541)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_19 : Operation 284 [1/1] (0.00ns)   --->   "br label %.preheader391.0" [kernel.cpp:541]   --->   Operation 284 'br' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_19 : Operation 285 [1/1] (0.00ns)   --->   "br label %.preheader393"   --->   Operation 285 'br' <Predicate = (icmp_ln541)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 1.76>
ST_20 : Operation 286 [1/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([960 x i32]* %v265_V, [960 x i32]* %v266_V, [1536 x i32]* %q_embed_0_V, [1536 x i32]* %k_embed_0_V)" [kernel.cpp:546]   --->   Operation 286 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 287 [1/1] (1.76ns)   --->   "br label %.preheader390" [kernel.cpp:548]   --->   Operation 287 'br' <Predicate = true> <Delay = 1.76>

State 21 <SV = 18> <Delay = 1.91>
ST_21 : Operation 288 [1/1] (0.00ns)   --->   "%v314_0 = phi i5 [ 0, %.preheader390.preheader ], [ %v314, %.preheader390.loopexit ]"   --->   Operation 288 'phi' 'v314_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 289 [1/1] (1.36ns)   --->   "%icmp_ln548 = icmp eq i5 %v314_0, -16" [kernel.cpp:548]   --->   Operation 289 'icmp' 'icmp_ln548' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 290 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 290 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 291 [1/1] (1.78ns)   --->   "%v314 = add i5 %v314_0, 1" [kernel.cpp:548]   --->   Operation 291 'add' 'v314' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "br i1 %icmp_ln548, label %.preheader387.preheader, label %.preheader389.preheader" [kernel.cpp:548]   --->   Operation 292 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v314_0, i3 0)" [kernel.cpp:551]   --->   Operation 293 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_21 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i8 %tmp_27 to i9" [kernel.cpp:551]   --->   Operation 294 'zext' 'zext_ln203_9' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_21 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_28 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v314_0, i1 false)" [kernel.cpp:551]   --->   Operation 295 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i6 %tmp_28 to i9" [kernel.cpp:551]   --->   Operation 296 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_21 : Operation 297 [1/1] (1.91ns)   --->   "%sub_ln203_4 = sub i9 %zext_ln203_9, %zext_ln203_10" [kernel.cpp:551]   --->   Operation 297 'sub' 'sub_ln203_4' <Predicate = (!icmp_ln548)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln203_2 = sext i9 %sub_ln203_4 to i10" [kernel.cpp:551]   --->   Operation 298 'sext' 'sext_ln203_2' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_21 : Operation 299 [1/1] (1.76ns)   --->   "br label %.preheader389" [kernel.cpp:549]   --->   Operation 299 'br' <Predicate = (!icmp_ln548)> <Delay = 1.76>
ST_21 : Operation 300 [1/1] (1.76ns)   --->   "br label %.preheader387" [kernel.cpp:556]   --->   Operation 300 'br' <Predicate = (icmp_ln548)> <Delay = 1.76>

State 22 <SV = 19> <Delay = 3.76>
ST_22 : Operation 301 [1/1] (0.00ns)   --->   "%v315_0 = phi i3 [ 0, %.preheader389.preheader ], [ %v315, %.preheader389.loopexit ]"   --->   Operation 301 'phi' 'v315_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 302 [1/1] (1.13ns)   --->   "%icmp_ln549 = icmp eq i3 %v315_0, -2" [kernel.cpp:549]   --->   Operation 302 'icmp' 'icmp_ln549' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 303 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 303 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 304 [1/1] (1.65ns)   --->   "%v315 = add i3 %v315_0, 1" [kernel.cpp:549]   --->   Operation 304 'add' 'v315' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 305 [1/1] (0.00ns)   --->   "br i1 %icmp_ln549, label %.preheader390.loopexit, label %.preheader388.preheader" [kernel.cpp:549]   --->   Operation 305 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i3 %v315_0 to i10" [kernel.cpp:551]   --->   Operation 306 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_22 : Operation 307 [1/1] (1.82ns)   --->   "%add_ln203_7 = add i10 %zext_ln203_14, %sext_ln203_2" [kernel.cpp:551]   --->   Operation 307 'add' 'add_ln203_7' <Predicate = (!icmp_ln549)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i10 %add_ln203_7 to i8" [kernel.cpp:551]   --->   Operation 308 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_22 : Operation 309 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln203, i7 0)" [kernel.cpp:551]   --->   Operation 309 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln203_7, i5 0)" [kernel.cpp:551]   --->   Operation 310 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_22 : Operation 311 [1/1] (1.94ns)   --->   "%sub_ln203_6 = sub i15 %p_shl6_cast, %p_shl7_cast" [kernel.cpp:551]   --->   Operation 311 'sub' 'sub_ln203_6' <Predicate = (!icmp_ln549)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 312 [1/1] (1.76ns)   --->   "br label %.preheader388" [kernel.cpp:550]   --->   Operation 312 'br' <Predicate = (!icmp_ln549)> <Delay = 1.76>
ST_22 : Operation 313 [1/1] (0.00ns)   --->   "br label %.preheader390"   --->   Operation 313 'br' <Predicate = (icmp_ln549)> <Delay = 0.00>

State 23 <SV = 20> <Delay = 5.19>
ST_23 : Operation 314 [1/1] (0.00ns)   --->   "%v316_0 = phi i7 [ %v316, %6 ], [ 0, %.preheader388.preheader ]"   --->   Operation 314 'phi' 'v316_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 315 [1/1] (1.48ns)   --->   "%icmp_ln550 = icmp eq i7 %v316_0, -32" [kernel.cpp:550]   --->   Operation 315 'icmp' 'icmp_ln550' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 316 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 316 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 317 [1/1] (1.87ns)   --->   "%v316 = add i7 %v316_0, 1" [kernel.cpp:550]   --->   Operation 317 'add' 'v316' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 318 [1/1] (0.00ns)   --->   "br i1 %icmp_ln550, label %.preheader389.loopexit, label %6" [kernel.cpp:550]   --->   Operation 318 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i7 %v316_0 to i15" [kernel.cpp:551]   --->   Operation 319 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln550)> <Delay = 0.00>
ST_23 : Operation 320 [1/1] (1.94ns)   --->   "%add_ln203_9 = add i15 %sub_ln203_6, %zext_ln203_17" [kernel.cpp:551]   --->   Operation 320 'add' 'add_ln203_9' <Predicate = (!icmp_ln550)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i15 %add_ln203_9 to i64" [kernel.cpp:551]   --->   Operation 321 'zext' 'zext_ln203_18' <Predicate = (!icmp_ln550)> <Delay = 0.00>
ST_23 : Operation 322 [1/1] (0.00ns)   --->   "%updated_k_cache_V_ad = getelementptr [9216 x i32]* %updated_k_cache_V, i64 0, i64 %zext_ln203_18" [kernel.cpp:551]   --->   Operation 322 'getelementptr' 'updated_k_cache_V_ad' <Predicate = (!icmp_ln550)> <Delay = 0.00>
ST_23 : Operation 323 [1/1] (3.25ns)   --->   "store i32 0, i32* %updated_k_cache_V_ad, align 4" [kernel.cpp:551]   --->   Operation 323 'store' <Predicate = (!icmp_ln550)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_23 : Operation 324 [1/1] (0.00ns)   --->   "br label %.preheader388" [kernel.cpp:550]   --->   Operation 324 'br' <Predicate = (!icmp_ln550)> <Delay = 0.00>
ST_23 : Operation 325 [1/1] (0.00ns)   --->   "br label %.preheader389"   --->   Operation 325 'br' <Predicate = (icmp_ln550)> <Delay = 0.00>

State 24 <SV = 19> <Delay = 1.91>
ST_24 : Operation 326 [1/1] (0.00ns)   --->   "%v318_0 = phi i5 [ %v318, %.preheader387.loopexit ], [ 0, %.preheader387.preheader ]"   --->   Operation 326 'phi' 'v318_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 327 [1/1] (1.36ns)   --->   "%icmp_ln556 = icmp eq i5 %v318_0, -16" [kernel.cpp:556]   --->   Operation 327 'icmp' 'icmp_ln556' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 328 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 328 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 329 [1/1] (1.78ns)   --->   "%v318 = add i5 %v318_0, 1" [kernel.cpp:556]   --->   Operation 329 'add' 'v318' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 330 [1/1] (0.00ns)   --->   "br i1 %icmp_ln556, label %.preheader384.preheader, label %.preheader386.preheader" [kernel.cpp:556]   --->   Operation 330 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v318_0, i3 0)" [kernel.cpp:559]   --->   Operation 331 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln556)> <Delay = 0.00>
ST_24 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i8 %tmp_29 to i9" [kernel.cpp:559]   --->   Operation 332 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln556)> <Delay = 0.00>
ST_24 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_30 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v318_0, i1 false)" [kernel.cpp:559]   --->   Operation 333 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln556)> <Delay = 0.00>
ST_24 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i6 %tmp_30 to i9" [kernel.cpp:559]   --->   Operation 334 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln556)> <Delay = 0.00>
ST_24 : Operation 335 [1/1] (1.91ns)   --->   "%sub_ln203_5 = sub i9 %zext_ln203_12, %zext_ln203_13" [kernel.cpp:559]   --->   Operation 335 'sub' 'sub_ln203_5' <Predicate = (!icmp_ln556)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln203_4 = sext i9 %sub_ln203_5 to i10" [kernel.cpp:559]   --->   Operation 336 'sext' 'sext_ln203_4' <Predicate = (!icmp_ln556)> <Delay = 0.00>
ST_24 : Operation 337 [1/1] (1.76ns)   --->   "br label %.preheader386" [kernel.cpp:557]   --->   Operation 337 'br' <Predicate = (!icmp_ln556)> <Delay = 1.76>
ST_24 : Operation 338 [2/2] (1.76ns)   --->   "call fastcc void @cache_update([7680 x i32]* %v269_V, [1536 x i32]* %k_embed_0_V, [9216 x i32]* %updated_k_cache_V)" [kernel.cpp:563]   --->   Operation 338 'call' <Predicate = (icmp_ln556)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 20> <Delay = 3.76>
ST_25 : Operation 339 [1/1] (0.00ns)   --->   "%v319_0 = phi i3 [ 0, %.preheader386.preheader ], [ %v319, %.preheader386.loopexit ]"   --->   Operation 339 'phi' 'v319_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 340 [1/1] (1.13ns)   --->   "%icmp_ln557 = icmp eq i3 %v319_0, -2" [kernel.cpp:557]   --->   Operation 340 'icmp' 'icmp_ln557' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 341 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 341 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 342 [1/1] (1.65ns)   --->   "%v319 = add i3 %v319_0, 1" [kernel.cpp:557]   --->   Operation 342 'add' 'v319' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 343 [1/1] (0.00ns)   --->   "br i1 %icmp_ln557, label %.preheader387.loopexit, label %.preheader385.preheader" [kernel.cpp:557]   --->   Operation 343 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln203_16 = zext i3 %v319_0 to i10" [kernel.cpp:559]   --->   Operation 344 'zext' 'zext_ln203_16' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_25 : Operation 345 [1/1] (1.82ns)   --->   "%add_ln203_8 = add i10 %zext_ln203_16, %sext_ln203_4" [kernel.cpp:559]   --->   Operation 345 'add' 'add_ln203_8' <Predicate = (!icmp_ln557)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i10 %add_ln203_8 to i8" [kernel.cpp:559]   --->   Operation 346 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_25 : Operation 347 [1/1] (0.00ns)   --->   "%p_shl_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln203_1, i7 0)" [kernel.cpp:559]   --->   Operation 347 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_25 : Operation 348 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln203_8, i5 0)" [kernel.cpp:559]   --->   Operation 348 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_25 : Operation 349 [1/1] (1.94ns)   --->   "%sub_ln203_8 = sub i15 %p_shl_cast, %p_shl2_cast" [kernel.cpp:559]   --->   Operation 349 'sub' 'sub_ln203_8' <Predicate = (!icmp_ln557)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 350 [1/1] (1.76ns)   --->   "br label %.preheader385" [kernel.cpp:558]   --->   Operation 350 'br' <Predicate = (!icmp_ln557)> <Delay = 1.76>
ST_25 : Operation 351 [1/1] (0.00ns)   --->   "br label %.preheader387"   --->   Operation 351 'br' <Predicate = (icmp_ln557)> <Delay = 0.00>

State 26 <SV = 21> <Delay = 5.19>
ST_26 : Operation 352 [1/1] (0.00ns)   --->   "%v320_0 = phi i7 [ %v320, %7 ], [ 0, %.preheader385.preheader ]"   --->   Operation 352 'phi' 'v320_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 353 [1/1] (1.48ns)   --->   "%icmp_ln558 = icmp eq i7 %v320_0, -32" [kernel.cpp:558]   --->   Operation 353 'icmp' 'icmp_ln558' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 354 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 354 'speclooptripcount' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 355 [1/1] (1.87ns)   --->   "%v320 = add i7 %v320_0, 1" [kernel.cpp:558]   --->   Operation 355 'add' 'v320' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 356 [1/1] (0.00ns)   --->   "br i1 %icmp_ln558, label %.preheader386.loopexit, label %7" [kernel.cpp:558]   --->   Operation 356 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln203_20 = zext i7 %v320_0 to i15" [kernel.cpp:559]   --->   Operation 357 'zext' 'zext_ln203_20' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_26 : Operation 358 [1/1] (1.94ns)   --->   "%add_ln203_11 = add i15 %sub_ln203_8, %zext_ln203_20" [kernel.cpp:559]   --->   Operation 358 'add' 'add_ln203_11' <Predicate = (!icmp_ln558)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln203_21 = zext i15 %add_ln203_11 to i64" [kernel.cpp:559]   --->   Operation 359 'zext' 'zext_ln203_21' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_26 : Operation 360 [1/1] (0.00ns)   --->   "%updated_v_cache_V_ad = getelementptr [9216 x i32]* %updated_v_cache_V, i64 0, i64 %zext_ln203_21" [kernel.cpp:559]   --->   Operation 360 'getelementptr' 'updated_v_cache_V_ad' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_26 : Operation 361 [1/1] (3.25ns)   --->   "store i32 0, i32* %updated_v_cache_V_ad, align 4" [kernel.cpp:559]   --->   Operation 361 'store' <Predicate = (!icmp_ln558)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_26 : Operation 362 [1/1] (0.00ns)   --->   "br label %.preheader385" [kernel.cpp:558]   --->   Operation 362 'br' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_26 : Operation 363 [1/1] (0.00ns)   --->   "br label %.preheader386"   --->   Operation 363 'br' <Predicate = (icmp_ln558)> <Delay = 0.00>

State 27 <SV = 20> <Delay = 0.00>
ST_27 : Operation 364 [1/2] (0.00ns)   --->   "call fastcc void @cache_update([7680 x i32]* %v269_V, [1536 x i32]* %k_embed_0_V, [9216 x i32]* %updated_k_cache_V)" [kernel.cpp:563]   --->   Operation 364 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 21> <Delay = 1.76>
ST_28 : Operation 365 [2/2] (1.76ns)   --->   "call fastcc void @cache_update([7680 x i32]* %v270_V, [1536 x i32]* @v_proj_V_0, [9216 x i32]* %updated_v_cache_V)" [kernel.cpp:564]   --->   Operation 365 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 366 [2/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([9216 x i32]* %updated_k_cache_V, [9216 x i32]* @k_proj_transposed_V)" [kernel.cpp:573]   --->   Operation 366 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 22> <Delay = 1.76>
ST_29 : Operation 367 [1/2] (0.00ns)   --->   "call fastcc void @cache_update([7680 x i32]* %v270_V, [1536 x i32]* @v_proj_V_0, [9216 x i32]* %updated_v_cache_V)" [kernel.cpp:564]   --->   Operation 367 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 368 [1/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([9216 x i32]* %updated_k_cache_V, [9216 x i32]* @k_proj_transposed_V)" [kernel.cpp:573]   --->   Operation 368 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 369 [1/1] (1.76ns)   --->   "br label %.preheader381" [kernel.cpp:575]   --->   Operation 369 'br' <Predicate = true> <Delay = 1.76>

State 30 <SV = 23> <Delay = 1.91>
ST_30 : Operation 370 [1/1] (0.00ns)   --->   "%v326_0 = phi i5 [ 0, %.preheader384.preheader ], [ %v326, %.preheader381.loopexit ]"   --->   Operation 370 'phi' 'v326_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 371 [1/1] (1.36ns)   --->   "%icmp_ln575 = icmp eq i5 %v326_0, -16" [kernel.cpp:575]   --->   Operation 371 'icmp' 'icmp_ln575' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 372 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 372 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 373 [1/1] (1.78ns)   --->   "%v326 = add i5 %v326_0, 1" [kernel.cpp:575]   --->   Operation 373 'add' 'v326' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 374 [1/1] (0.00ns)   --->   "br i1 %icmp_ln575, label %ap_fixed_base.exit, label %.preheader380.preheader" [kernel.cpp:575]   --->   Operation 374 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v326_0, i3 0)" [kernel.cpp:578]   --->   Operation 375 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln575)> <Delay = 0.00>
ST_30 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_32 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v326_0, i1 false)" [kernel.cpp:578]   --->   Operation 376 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln575)> <Delay = 0.00>
ST_30 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i6 %tmp_32 to i8" [kernel.cpp:578]   --->   Operation 377 'zext' 'zext_ln203_15' <Predicate = (!icmp_ln575)> <Delay = 0.00>
ST_30 : Operation 378 [1/1] (1.91ns)   --->   "%sub_ln203_7 = sub i8 %tmp_31, %zext_ln203_15" [kernel.cpp:578]   --->   Operation 378 'sub' 'sub_ln203_7' <Predicate = (!icmp_ln575)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 379 [1/1] (1.76ns)   --->   "br label %.preheader379.0" [kernel.cpp:577]   --->   Operation 379 'br' <Predicate = (!icmp_ln575)> <Delay = 1.76>
ST_30 : Operation 380 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([1536 x i32]* %q_embed_0_V, [96 x i32]* %attn_weights_0_V)" [kernel.cpp:582]   --->   Operation 380 'call' <Predicate = (icmp_ln575)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 24> <Delay = 5.16>
ST_31 : Operation 381 [1/1] (0.00ns)   --->   "%v328_0_0 = phi i3 [ %add_ln577, %8 ], [ 0, %.preheader380.preheader ]" [kernel.cpp:577]   --->   Operation 381 'phi' 'v328_0_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 382 [1/1] (1.13ns)   --->   "%icmp_ln577 = icmp eq i3 %v328_0_0, -2" [kernel.cpp:577]   --->   Operation 382 'icmp' 'icmp_ln577' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 383 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 383 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 384 [1/1] (1.65ns)   --->   "%add_ln577 = add i3 %v328_0_0, 1" [kernel.cpp:577]   --->   Operation 384 'add' 'add_ln577' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 385 [1/1] (0.00ns)   --->   "br i1 %icmp_ln577, label %.preheader381.loopexit, label %8" [kernel.cpp:577]   --->   Operation 385 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln203_19 = zext i3 %v328_0_0 to i8" [kernel.cpp:578]   --->   Operation 386 'zext' 'zext_ln203_19' <Predicate = (!icmp_ln577)> <Delay = 0.00>
ST_31 : Operation 387 [1/1] (1.91ns)   --->   "%add_ln203_10 = add i8 %sub_ln203_7, %zext_ln203_19" [kernel.cpp:578]   --->   Operation 387 'add' 'add_ln203_10' <Predicate = (!icmp_ln577)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln203_5 = sext i8 %add_ln203_10 to i64" [kernel.cpp:578]   --->   Operation 388 'sext' 'sext_ln203_5' <Predicate = (!icmp_ln577)> <Delay = 0.00>
ST_31 : Operation 389 [1/1] (0.00ns)   --->   "%attn_weights_0_V_ad = getelementptr [96 x i32]* %attn_weights_0_V, i64 0, i64 %sext_ln203_5" [kernel.cpp:578]   --->   Operation 389 'getelementptr' 'attn_weights_0_V_ad' <Predicate = (!icmp_ln577)> <Delay = 0.00>
ST_31 : Operation 390 [1/1] (3.25ns)   --->   "store i32 0, i32* %attn_weights_0_V_ad, align 4" [kernel.cpp:578]   --->   Operation 390 'store' <Predicate = (!icmp_ln577)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_31 : Operation 391 [1/1] (0.00ns)   --->   "br label %.preheader379.0" [kernel.cpp:577]   --->   Operation 391 'br' <Predicate = (!icmp_ln577)> <Delay = 0.00>
ST_31 : Operation 392 [1/1] (0.00ns)   --->   "br label %.preheader381"   --->   Operation 392 'br' <Predicate = (icmp_ln577)> <Delay = 0.00>

State 32 <SV = 24> <Delay = 1.76>
ST_32 : Operation 393 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([1536 x i32]* %q_embed_0_V, [96 x i32]* %attn_weights_0_V)" [kernel.cpp:582]   --->   Operation 393 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 394 [1/1] (1.76ns)   --->   "br label %9" [kernel.cpp:585]   --->   Operation 394 'br' <Predicate = true> <Delay = 1.76>

State 33 <SV = 25> <Delay = 1.91>
ST_33 : Operation 395 [1/1] (0.00ns)   --->   "%i10_0 = phi i5 [ 0, %ap_fixed_base.exit ], [ %i10, %l_S_j_0_j9_end ]"   --->   Operation 395 'phi' 'i10_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 396 [1/1] (1.36ns)   --->   "%icmp_ln585 = icmp eq i5 %i10_0, -16" [kernel.cpp:585]   --->   Operation 396 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 397 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 397 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 398 [1/1] (1.78ns)   --->   "%i10 = add i5 %i10_0, 1" [kernel.cpp:585]   --->   Operation 398 'add' 'i10' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 399 [1/1] (0.00ns)   --->   "br i1 %icmp_ln585, label %.preheader376.preheader, label %l_S_j_0_j9_begin" [kernel.cpp:585]   --->   Operation 399 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 400 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str49) nounwind" [kernel.cpp:585]   --->   Operation 400 'specloopname' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_33 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i10_0, i3 0)" [kernel.cpp:588]   --->   Operation 401 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_33 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_34 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i10_0, i1 false)" [kernel.cpp:588]   --->   Operation 402 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_33 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln588 = zext i6 %tmp_34 to i8" [kernel.cpp:588]   --->   Operation 403 'zext' 'zext_ln588' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_33 : Operation 404 [1/1] (1.91ns)   --->   "%sub_ln588 = sub i8 %tmp_33, %zext_ln588" [kernel.cpp:588]   --->   Operation 404 'sub' 'sub_ln588' <Predicate = (!icmp_ln585)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 405 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str50)" [kernel.cpp:586]   --->   Operation 405 'specregionbegin' 'tmp' <Predicate = (!icmp_ln585)> <Delay = 0.00>
ST_33 : Operation 406 [1/1] (1.76ns)   --->   "br label %10" [kernel.cpp:587]   --->   Operation 406 'br' <Predicate = (!icmp_ln585)> <Delay = 1.76>
ST_33 : Operation 407 [1/1] (1.76ns)   --->   "br label %.preheader376" [kernel.cpp:613]   --->   Operation 407 'br' <Predicate = (icmp_ln585)> <Delay = 1.76>

State 34 <SV = 26> <Delay = 5.16>
ST_34 : Operation 408 [1/1] (0.00ns)   --->   "%k9_0_0 = phi i3 [ 0, %l_S_j_0_j9_begin ], [ %add_ln587, %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ]" [kernel.cpp:587]   --->   Operation 408 'phi' 'k9_0_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 409 [1/1] (1.13ns)   --->   "%icmp_ln587 = icmp eq i3 %k9_0_0, -2" [kernel.cpp:587]   --->   Operation 409 'icmp' 'icmp_ln587' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 410 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 410 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 411 [1/1] (1.65ns)   --->   "%add_ln587 = add i3 %k9_0_0, 1" [kernel.cpp:587]   --->   Operation 411 'add' 'add_ln587' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 412 [1/1] (0.00ns)   --->   "br i1 %icmp_ln587, label %l_S_j_0_j9_end, label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0" [kernel.cpp:587]   --->   Operation 412 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln588_1 = zext i3 %k9_0_0 to i8" [kernel.cpp:588]   --->   Operation 413 'zext' 'zext_ln588_1' <Predicate = (!icmp_ln587)> <Delay = 0.00>
ST_34 : Operation 414 [1/1] (1.91ns)   --->   "%add_ln588 = add i8 %sub_ln588, %zext_ln588_1" [kernel.cpp:588]   --->   Operation 414 'add' 'add_ln588' <Predicate = (!icmp_ln587)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln588 = sext i8 %add_ln588 to i64" [kernel.cpp:588]   --->   Operation 415 'sext' 'sext_ln588' <Predicate = (!icmp_ln587)> <Delay = 0.00>
ST_34 : Operation 416 [1/1] (0.00ns)   --->   "%attn_weights_0_V_ad_1 = getelementptr [96 x i32]* %attn_weights_0_V, i64 0, i64 %sext_ln588" [kernel.cpp:588]   --->   Operation 416 'getelementptr' 'attn_weights_0_V_ad_1' <Predicate = (!icmp_ln587)> <Delay = 0.00>
ST_34 : Operation 417 [2/2] (3.25ns)   --->   "%attn_weights_0_V_lo = load i32* %attn_weights_0_V_ad_1, align 4" [kernel.cpp:588]   --->   Operation 417 'load' 'attn_weights_0_V_lo' <Predicate = (!icmp_ln587)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_34 : Operation 418 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str50, i32 %tmp)" [kernel.cpp:593]   --->   Operation 418 'specregionend' 'empty_111' <Predicate = (icmp_ln587)> <Delay = 0.00>
ST_34 : Operation 419 [1/1] (0.00ns)   --->   "br label %9" [kernel.cpp:585]   --->   Operation 419 'br' <Predicate = (icmp_ln587)> <Delay = 0.00>

State 35 <SV = 27> <Delay = 3.25>
ST_35 : Operation 420 [1/2] (3.25ns)   --->   "%attn_weights_0_V_lo = load i32* %attn_weights_0_V_ad_1, align 4" [kernel.cpp:588]   --->   Operation 420 'load' 'attn_weights_0_V_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_35 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %attn_weights_0_V_lo, i32 31)" [kernel.cpp:590]   --->   Operation 421 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>

State 36 <SV = 28> <Delay = 8.62>
ST_36 : Operation 422 [1/1] (0.00ns)   --->   "%shl_ln = call i44 @_ssdm_op_BitConcatenate.i44.i32.i12(i32 %attn_weights_0_V_lo, i12 0)" [kernel.cpp:590]   --->   Operation 422 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i44 %shl_ln to i89" [kernel.cpp:590]   --->   Operation 423 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 424 [2/2] (8.62ns)   --->   "%mul_ln1148 = mul i89 28728234441515, %sext_ln1148" [kernel.cpp:590]   --->   Operation 424 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 29> <Delay = 8.62>
ST_37 : Operation 425 [1/2] (8.62ns)   --->   "%mul_ln1148 = mul i89 28728234441515, %sext_ln1148" [kernel.cpp:590]   --->   Operation 425 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_170 = call i29 @_ssdm_op_PartSelect.i29.i89.i32.i32(i89 %mul_ln1148, i32 60, i32 88)" [kernel.cpp:590]   --->   Operation 426 'partselect' 'tmp_170' <Predicate = (!tmp_168)> <Delay = 0.00>

State 38 <SV = 30> <Delay = 5.03>
ST_38 : Operation 427 [1/1] (4.23ns)   --->   "%sub_ln1148 = sub i89 0, %mul_ln1148" [kernel.cpp:590]   --->   Operation 427 'sub' 'sub_ln1148' <Predicate = (tmp_168)> <Delay = 4.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_169 = call i29 @_ssdm_op_PartSelect.i29.i89.i32.i32(i89 %sub_ln1148, i32 60, i32 88)" [kernel.cpp:590]   --->   Operation 428 'partselect' 'tmp_169' <Predicate = (tmp_168)> <Delay = 0.00>
ST_38 : Operation 429 [1/1] (0.80ns)   --->   "%select_ln1148 = select i1 %tmp_168, i29 %tmp_169, i29 %tmp_170" [kernel.cpp:590]   --->   Operation 429 'select' 'select_ln1148' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 39 <SV = 31> <Delay = 6.45>
ST_39 : Operation 430 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str51) nounwind" [kernel.cpp:587]   --->   Operation 430 'specloopname' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i29 %select_ln1148 to i32" [kernel.cpp:590]   --->   Operation 431 'sext' 'sext_ln703' <Predicate = (tmp_168)> <Delay = 0.00>
ST_39 : Operation 432 [1/1] (2.46ns)   --->   "%sub_ln703 = sub i32 0, %sext_ln703" [kernel.cpp:590]   --->   Operation 432 'sub' 'sub_ln703' <Predicate = (tmp_168)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln703_65 = sext i29 %select_ln1148 to i32" [kernel.cpp:590]   --->   Operation 433 'sext' 'sext_ln703_65' <Predicate = (!tmp_168)> <Delay = 0.00>
ST_39 : Operation 434 [1/1] (0.73ns)   --->   "%select_ln1148_2 = select i1 %tmp_168, i32 %sub_ln703, i32 %sext_ln703_65" [kernel.cpp:590]   --->   Operation 434 'select' 'select_ln1148_2' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 435 [1/1] (3.25ns)   --->   "store i32 %select_ln1148_2, i32* %attn_weights_0_V_ad_1, align 4" [kernel.cpp:591]   --->   Operation 435 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_39 : Operation 436 [1/1] (0.00ns)   --->   "br label %10" [kernel.cpp:587]   --->   Operation 436 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 26> <Delay = 1.91>
ST_40 : Operation 437 [1/1] (0.00ns)   --->   "%v346_0 = phi i5 [ %v346, %.preheader376.loopexit ], [ 0, %.preheader376.preheader ]"   --->   Operation 437 'phi' 'v346_0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 438 [1/1] (1.36ns)   --->   "%icmp_ln613 = icmp eq i5 %v346_0, -16" [kernel.cpp:613]   --->   Operation 438 'icmp' 'icmp_ln613' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 439 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 439 'speclooptripcount' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 440 [1/1] (1.78ns)   --->   "%v346 = add i5 %v346_0, 1" [kernel.cpp:613]   --->   Operation 440 'add' 'v346' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 441 [1/1] (0.00ns)   --->   "br i1 %icmp_ln613, label %.preheader373.preheader, label %.preheader375.preheader" [kernel.cpp:613]   --->   Operation 441 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v346_0, i3 0)" [kernel.cpp:616]   --->   Operation 442 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln613)> <Delay = 0.00>
ST_40 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_36 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v346_0, i1 false)" [kernel.cpp:616]   --->   Operation 443 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln613)> <Delay = 0.00>
ST_40 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln203_22 = zext i6 %tmp_36 to i8" [kernel.cpp:616]   --->   Operation 444 'zext' 'zext_ln203_22' <Predicate = (!icmp_ln613)> <Delay = 0.00>
ST_40 : Operation 445 [1/1] (1.91ns)   --->   "%sub_ln203_9 = sub i8 %tmp_35, %zext_ln203_22" [kernel.cpp:616]   --->   Operation 445 'sub' 'sub_ln203_9' <Predicate = (!icmp_ln613)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 446 [1/1] (1.76ns)   --->   "br label %.preheader374.0" [kernel.cpp:615]   --->   Operation 446 'br' <Predicate = (!icmp_ln613)> <Delay = 1.76>
ST_40 : Operation 447 [2/2] (0.00ns)   --->   "call fastcc void @softmax([96 x i32]* %attn_weights_0_V, [96 x i32]* %softmax_attn_weights)" [kernel.cpp:620]   --->   Operation 447 'call' <Predicate = (icmp_ln613)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 27> <Delay = 5.16>
ST_41 : Operation 448 [1/1] (0.00ns)   --->   "%v348_0_0 = phi i3 [ %add_ln615, %11 ], [ 0, %.preheader375.preheader ]" [kernel.cpp:615]   --->   Operation 448 'phi' 'v348_0_0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 449 [1/1] (1.13ns)   --->   "%icmp_ln615 = icmp eq i3 %v348_0_0, -2" [kernel.cpp:615]   --->   Operation 449 'icmp' 'icmp_ln615' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 450 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 450 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 451 [1/1] (1.65ns)   --->   "%add_ln615 = add i3 %v348_0_0, 1" [kernel.cpp:615]   --->   Operation 451 'add' 'add_ln615' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 452 [1/1] (0.00ns)   --->   "br i1 %icmp_ln615, label %.preheader376.loopexit, label %11" [kernel.cpp:615]   --->   Operation 452 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln203_24 = zext i3 %v348_0_0 to i8" [kernel.cpp:616]   --->   Operation 453 'zext' 'zext_ln203_24' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_41 : Operation 454 [1/1] (1.91ns)   --->   "%add_ln203_12 = add i8 %sub_ln203_9, %zext_ln203_24" [kernel.cpp:616]   --->   Operation 454 'add' 'add_ln203_12' <Predicate = (!icmp_ln615)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln203_6 = sext i8 %add_ln203_12 to i64" [kernel.cpp:616]   --->   Operation 455 'sext' 'sext_ln203_6' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_41 : Operation 456 [1/1] (0.00ns)   --->   "%softmax_attn_weights_1 = getelementptr [96 x i32]* %softmax_attn_weights, i64 0, i64 %sext_ln203_6" [kernel.cpp:616]   --->   Operation 456 'getelementptr' 'softmax_attn_weights_1' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_41 : Operation 457 [1/1] (3.25ns)   --->   "store i32 0, i32* %softmax_attn_weights_1, align 4" [kernel.cpp:616]   --->   Operation 457 'store' <Predicate = (!icmp_ln615)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_41 : Operation 458 [1/1] (0.00ns)   --->   "br label %.preheader374.0" [kernel.cpp:615]   --->   Operation 458 'br' <Predicate = (!icmp_ln615)> <Delay = 0.00>
ST_41 : Operation 459 [1/1] (0.00ns)   --->   "br label %.preheader376"   --->   Operation 459 'br' <Predicate = (icmp_ln615)> <Delay = 0.00>

State 42 <SV = 27> <Delay = 1.76>
ST_42 : Operation 460 [1/2] (0.00ns)   --->   "call fastcc void @softmax([96 x i32]* %attn_weights_0_V, [96 x i32]* %softmax_attn_weights)" [kernel.cpp:620]   --->   Operation 460 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 461 [1/1] (1.76ns)   --->   "br label %.preheader373" [kernel.cpp:622]   --->   Operation 461 'br' <Predicate = true> <Delay = 1.76>

State 43 <SV = 28> <Delay = 1.78>
ST_43 : Operation 462 [1/1] (0.00ns)   --->   "%v350_0 = phi i5 [ 0, %.preheader373.preheader ], [ %v350, %.preheader373.loopexit ]"   --->   Operation 462 'phi' 'v350_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 463 [1/1] (1.36ns)   --->   "%icmp_ln622 = icmp eq i5 %v350_0, -16" [kernel.cpp:622]   --->   Operation 463 'icmp' 'icmp_ln622' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 464 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 464 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 465 [1/1] (1.78ns)   --->   "%v350 = add i5 %v350_0, 1" [kernel.cpp:622]   --->   Operation 465 'add' 'v350' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 466 [1/1] (0.00ns)   --->   "br i1 %icmp_ln622, label %.preheader370.preheader, label %.preheader372.preheader" [kernel.cpp:622]   --->   Operation 466 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_37 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v350_0, i7 0)" [kernel.cpp:625]   --->   Operation 467 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_43 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_38 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v350_0, i5 0)" [kernel.cpp:625]   --->   Operation 468 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_43 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln203_23 = zext i10 %tmp_38 to i12" [kernel.cpp:625]   --->   Operation 469 'zext' 'zext_ln203_23' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_43 : Operation 470 [1/1] (1.54ns)   --->   "%sub_ln203_10 = sub i12 %tmp_37, %zext_ln203_23" [kernel.cpp:625]   --->   Operation 470 'sub' 'sub_ln203_10' <Predicate = (!icmp_ln622)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 471 [1/1] (1.76ns)   --->   "br label %.preheader371.0" [kernel.cpp:624]   --->   Operation 471 'br' <Predicate = (!icmp_ln622)> <Delay = 1.76>
ST_43 : Operation 472 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float2([96 x i32]* %softmax_attn_weights, [9216 x i32]* %updated_v_cache_V, [1536 x i32]* %attn_output_0_V)" [kernel.cpp:629]   --->   Operation 472 'call' <Predicate = (icmp_ln622)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 29> <Delay = 4.80>
ST_44 : Operation 473 [1/1] (0.00ns)   --->   "%v352_0_0 = phi i7 [ %add_ln624, %12 ], [ 0, %.preheader372.preheader ]" [kernel.cpp:624]   --->   Operation 473 'phi' 'v352_0_0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 474 [1/1] (1.48ns)   --->   "%icmp_ln624 = icmp eq i7 %v352_0_0, -32" [kernel.cpp:624]   --->   Operation 474 'icmp' 'icmp_ln624' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 475 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 475 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 476 [1/1] (1.87ns)   --->   "%add_ln624 = add i7 %v352_0_0, 1" [kernel.cpp:624]   --->   Operation 476 'add' 'add_ln624' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 477 [1/1] (0.00ns)   --->   "br i1 %icmp_ln624, label %.preheader373.loopexit, label %12" [kernel.cpp:624]   --->   Operation 477 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln203_25 = zext i7 %v352_0_0 to i12" [kernel.cpp:625]   --->   Operation 478 'zext' 'zext_ln203_25' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_44 : Operation 479 [1/1] (1.54ns)   --->   "%add_ln203_13 = add i12 %sub_ln203_10, %zext_ln203_25" [kernel.cpp:625]   --->   Operation 479 'add' 'add_ln203_13' <Predicate = (!icmp_ln624)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln203_7 = sext i12 %add_ln203_13 to i64" [kernel.cpp:625]   --->   Operation 480 'sext' 'sext_ln203_7' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_44 : Operation 481 [1/1] (0.00ns)   --->   "%attn_output_0_V_add = getelementptr [1536 x i32]* %attn_output_0_V, i64 0, i64 %sext_ln203_7" [kernel.cpp:625]   --->   Operation 481 'getelementptr' 'attn_output_0_V_add' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_44 : Operation 482 [1/1] (3.25ns)   --->   "store i32 0, i32* %attn_output_0_V_add, align 4" [kernel.cpp:625]   --->   Operation 482 'store' <Predicate = (!icmp_ln624)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_44 : Operation 483 [1/1] (0.00ns)   --->   "br label %.preheader371.0" [kernel.cpp:624]   --->   Operation 483 'br' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_44 : Operation 484 [1/1] (0.00ns)   --->   "br label %.preheader373"   --->   Operation 484 'br' <Predicate = (icmp_ln624)> <Delay = 0.00>

State 45 <SV = 29> <Delay = 1.76>
ST_45 : Operation 485 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float2([96 x i32]* %softmax_attn_weights, [9216 x i32]* %updated_v_cache_V, [1536 x i32]* %attn_output_0_V)" [kernel.cpp:629]   --->   Operation 485 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 486 [1/1] (1.76ns)   --->   "br label %.preheader369.0" [kernel.cpp:632]   --->   Operation 486 'br' <Predicate = true> <Delay = 1.76>

State 46 <SV = 30> <Delay = 3.25>
ST_46 : Operation 487 [1/1] (0.00ns)   --->   "%v355_0_0 = phi i11 [ %add_ln632, %13 ], [ 0, %.preheader370.preheader ]" [kernel.cpp:632]   --->   Operation 487 'phi' 'v355_0_0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 488 [1/1] (1.88ns)   --->   "%icmp_ln632 = icmp eq i11 %v355_0_0, -512" [kernel.cpp:632]   --->   Operation 488 'icmp' 'icmp_ln632' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 489 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 489 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 490 [1/1] (1.63ns)   --->   "%add_ln632 = add i11 %v355_0_0, 1" [kernel.cpp:632]   --->   Operation 490 'add' 'add_ln632' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 491 [1/1] (0.00ns)   --->   "br i1 %icmp_ln632, label %l_S_s_6_s4_begin, label %13" [kernel.cpp:632]   --->   Operation 491 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln633 = zext i11 %v355_0_0 to i64" [kernel.cpp:633]   --->   Operation 492 'zext' 'zext_ln633' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_46 : Operation 493 [1/1] (0.00ns)   --->   "%attn_output_2D_V_add = getelementptr [1536 x i32]* %attn_output_2D_V, i64 0, i64 %zext_ln633" [kernel.cpp:633]   --->   Operation 493 'getelementptr' 'attn_output_2D_V_add' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_46 : Operation 494 [1/1] (3.25ns)   --->   "store i32 0, i32* %attn_output_2D_V_add, align 4" [kernel.cpp:633]   --->   Operation 494 'store' <Predicate = (!icmp_ln632)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_46 : Operation 495 [1/1] (0.00ns)   --->   "br label %.preheader369.0" [kernel.cpp:632]   --->   Operation 495 'br' <Predicate = (!icmp_ln632)> <Delay = 0.00>
ST_46 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str55)" [kernel.cpp:636]   --->   Operation 496 'specregionbegin' 'tmp_s' <Predicate = (icmp_ln632)> <Delay = 0.00>
ST_46 : Operation 497 [1/1] (1.76ns)   --->   "br label %14" [kernel.cpp:637]   --->   Operation 497 'br' <Predicate = (icmp_ln632)> <Delay = 1.76>

State 47 <SV = 31> <Delay = 1.78>
ST_47 : Operation 498 [1/1] (0.00ns)   --->   "%h7_0_0 = phi i5 [ 0, %l_S_s_6_s4_begin ], [ %add_ln637, %l_S_h_6_h7_end ]" [kernel.cpp:637]   --->   Operation 498 'phi' 'h7_0_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 499 [1/1] (1.36ns)   --->   "%icmp_ln637 = icmp eq i5 %h7_0_0, -16" [kernel.cpp:637]   --->   Operation 499 'icmp' 'icmp_ln637' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 500 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 500 'speclooptripcount' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 501 [1/1] (1.78ns)   --->   "%add_ln637 = add i5 %h7_0_0, 1" [kernel.cpp:637]   --->   Operation 501 'add' 'add_ln637' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 502 [1/1] (0.00ns)   --->   "br i1 %icmp_ln637, label %l_S_s_6_s4_end, label %l_S_h_6_h7_begin" [kernel.cpp:637]   --->   Operation 502 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 503 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str56) nounwind" [kernel.cpp:637]   --->   Operation 503 'specloopname' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_47 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str56)" [kernel.cpp:637]   --->   Operation 504 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_47 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_39 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h7_0_0, i7 0)" [kernel.cpp:639]   --->   Operation 505 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_47 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_40 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h7_0_0, i5 0)" [kernel.cpp:639]   --->   Operation 506 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_47 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln639 = zext i10 %tmp_40 to i12" [kernel.cpp:639]   --->   Operation 507 'zext' 'zext_ln639' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_47 : Operation 508 [1/1] (1.54ns)   --->   "%sub_ln639 = sub i12 %tmp_39, %zext_ln639" [kernel.cpp:639]   --->   Operation 508 'sub' 'sub_ln639' <Predicate = (!icmp_ln637)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln640 = trunc i5 %h7_0_0 to i4" [kernel.cpp:640]   --->   Operation 509 'trunc' 'trunc_ln640' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_47 : Operation 510 [1/1] (0.00ns)   --->   "%shl_ln3 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %trunc_ln640, i7 0)" [kernel.cpp:640]   --->   Operation 510 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_47 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln640_1 = zext i11 %shl_ln3 to i12" [kernel.cpp:640]   --->   Operation 511 'zext' 'zext_ln640_1' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_47 : Operation 512 [1/1] (0.00ns)   --->   "%shl_ln640_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln640, i5 0)" [kernel.cpp:640]   --->   Operation 512 'bitconcatenate' 'shl_ln640_1' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_47 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln640_2 = zext i9 %shl_ln640_1 to i12" [kernel.cpp:640]   --->   Operation 513 'zext' 'zext_ln640_2' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_47 : Operation 514 [1/1] (1.63ns)   --->   "%sub_ln640 = sub i12 %zext_ln640_1, %zext_ln640_2" [kernel.cpp:640]   --->   Operation 514 'sub' 'sub_ln640' <Predicate = (!icmp_ln637)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 515 [1/1] (1.76ns)   --->   "br label %15" [kernel.cpp:638]   --->   Operation 515 'br' <Predicate = (!icmp_ln637)> <Delay = 1.76>
ST_47 : Operation 516 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str55, i32 %tmp_s)" [kernel.cpp:643]   --->   Operation 516 'specregionend' 'empty_118' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_47 : Operation 517 [1/1] (1.76ns)   --->   "br label %.preheader366.0" [kernel.cpp:646]   --->   Operation 517 'br' <Predicate = (icmp_ln637)> <Delay = 1.76>

State 48 <SV = 32> <Delay = 4.80>
ST_48 : Operation 518 [1/1] (0.00ns)   --->   "%d4_0_0 = phi i7 [ 0, %l_S_h_6_h7_begin ], [ %add_ln638, %16 ]" [kernel.cpp:638]   --->   Operation 518 'phi' 'd4_0_0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln638 = zext i7 %d4_0_0 to i12" [kernel.cpp:638]   --->   Operation 519 'zext' 'zext_ln638' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 520 [1/1] (1.48ns)   --->   "%icmp_ln638 = icmp eq i7 %d4_0_0, -32" [kernel.cpp:638]   --->   Operation 520 'icmp' 'icmp_ln638' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 521 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 521 'speclooptripcount' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 522 [1/1] (1.87ns)   --->   "%add_ln638 = add i7 %d4_0_0, 1" [kernel.cpp:638]   --->   Operation 522 'add' 'add_ln638' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 523 [1/1] (0.00ns)   --->   "br i1 %icmp_ln638, label %l_S_h_6_h7_end, label %16" [kernel.cpp:638]   --->   Operation 523 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 524 [1/1] (1.54ns)   --->   "%add_ln639 = add i12 %sub_ln639, %zext_ln638" [kernel.cpp:639]   --->   Operation 524 'add' 'add_ln639' <Predicate = (!icmp_ln638)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln639 = sext i12 %add_ln639 to i64" [kernel.cpp:639]   --->   Operation 525 'sext' 'sext_ln639' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_48 : Operation 526 [1/1] (0.00ns)   --->   "%attn_output_0_V_add_1 = getelementptr [1536 x i32]* %attn_output_0_V, i64 0, i64 %sext_ln639" [kernel.cpp:639]   --->   Operation 526 'getelementptr' 'attn_output_0_V_add_1' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_48 : Operation 527 [2/2] (3.25ns)   --->   "%attn_output_0_V_loa = load i32* %attn_output_0_V_add_1, align 4" [kernel.cpp:639]   --->   Operation 527 'load' 'attn_output_0_V_loa' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_48 : Operation 528 [1/1] (1.54ns)   --->   "%add_ln640 = add i12 %zext_ln638, %sub_ln640" [kernel.cpp:640]   --->   Operation 528 'add' 'add_ln640' <Predicate = (!icmp_ln638)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 529 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str56, i32 %tmp_1)" [kernel.cpp:642]   --->   Operation 529 'specregionend' 'empty_120' <Predicate = (icmp_ln638)> <Delay = 0.00>
ST_48 : Operation 530 [1/1] (0.00ns)   --->   "br label %14" [kernel.cpp:637]   --->   Operation 530 'br' <Predicate = (icmp_ln638)> <Delay = 0.00>

State 49 <SV = 33> <Delay = 6.50>
ST_49 : Operation 531 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str57) nounwind" [kernel.cpp:638]   --->   Operation 531 'specloopname' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 532 [1/2] (3.25ns)   --->   "%attn_output_0_V_loa = load i32* %attn_output_0_V_add_1, align 4" [kernel.cpp:639]   --->   Operation 532 'load' 'attn_output_0_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_49 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln640 = sext i12 %add_ln640 to i32" [kernel.cpp:640]   --->   Operation 533 'sext' 'sext_ln640' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln640 = zext i32 %sext_ln640 to i64" [kernel.cpp:640]   --->   Operation 534 'zext' 'zext_ln640' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 535 [1/1] (0.00ns)   --->   "%attn_output_2D_V_add_1 = getelementptr [1536 x i32]* %attn_output_2D_V, i64 0, i64 %zext_ln640" [kernel.cpp:640]   --->   Operation 535 'getelementptr' 'attn_output_2D_V_add_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 536 [1/1] (3.25ns)   --->   "store i32 %attn_output_0_V_loa, i32* %attn_output_2D_V_add_1, align 4" [kernel.cpp:640]   --->   Operation 536 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_49 : Operation 537 [1/1] (0.00ns)   --->   "br label %15" [kernel.cpp:638]   --->   Operation 537 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 32> <Delay = 3.25>
ST_50 : Operation 538 [1/1] (0.00ns)   --->   "%v362_0_0 = phi i11 [ %add_ln646, %17 ], [ 0, %l_S_s_6_s4_end ]" [kernel.cpp:646]   --->   Operation 538 'phi' 'v362_0_0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 539 [1/1] (1.88ns)   --->   "%icmp_ln646 = icmp eq i11 %v362_0_0, -512" [kernel.cpp:646]   --->   Operation 539 'icmp' 'icmp_ln646' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 540 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 540 'speclooptripcount' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 541 [1/1] (1.63ns)   --->   "%add_ln646 = add i11 %v362_0_0, 1" [kernel.cpp:646]   --->   Operation 541 'add' 'add_ln646' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 542 [1/1] (0.00ns)   --->   "br i1 %icmp_ln646, label %.preheader363.preheader, label %17" [kernel.cpp:646]   --->   Operation 542 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln647 = zext i11 %v362_0_0 to i64" [kernel.cpp:647]   --->   Operation 543 'zext' 'zext_ln647' <Predicate = (!icmp_ln646)> <Delay = 0.00>
ST_50 : Operation 544 [1/1] (0.00ns)   --->   "%rms_attn_output_0_V_1 = getelementptr [1536 x i32]* %rms_attn_output_0_V, i64 0, i64 %zext_ln647" [kernel.cpp:647]   --->   Operation 544 'getelementptr' 'rms_attn_output_0_V_1' <Predicate = (!icmp_ln646)> <Delay = 0.00>
ST_50 : Operation 545 [1/1] (3.25ns)   --->   "store i32 0, i32* %rms_attn_output_0_V_1, align 4" [kernel.cpp:647]   --->   Operation 545 'store' <Predicate = (!icmp_ln646)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_50 : Operation 546 [1/1] (0.00ns)   --->   "br label %.preheader366.0" [kernel.cpp:646]   --->   Operation 546 'br' <Predicate = (!icmp_ln646)> <Delay = 0.00>
ST_50 : Operation 547 [2/2] (1.76ns)   --->   "call fastcc void @rms_norm([1536 x i32]* %attn_output_2D_V, [1536 x i32]* %v268_V, [1536 x i32]* %rms_attn_output_0_V)" [kernel.cpp:651]   --->   Operation 547 'call' <Predicate = (icmp_ln646)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 33> <Delay = 0.00>
ST_51 : Operation 548 [1/2] (0.00ns)   --->   "call fastcc void @rms_norm([1536 x i32]* %attn_output_2D_V, [1536 x i32]* %v268_V, [1536 x i32]* %rms_attn_output_0_V)" [kernel.cpp:651]   --->   Operation 548 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 34> <Delay = 1.76>
ST_52 : Operation 549 [2/2] (1.76ns)   --->   "%final_scales_0_V = call fastcc i32 @quantize_activation([1536 x i32]* %rms_attn_output_0_V, [16 x i8]* @quantized_final_outp_95, [16 x i8]* @quantized_final_outp_94, [16 x i8]* @quantized_final_outp_93, [16 x i8]* @quantized_final_outp_92, [16 x i8]* @quantized_final_outp_91, [16 x i8]* @quantized_final_outp_90, [16 x i8]* @quantized_final_outp_89, [16 x i8]* @quantized_final_outp_88, [16 x i8]* @quantized_final_outp_47, [16 x i8]* @quantized_final_outp_46, [16 x i8]* @quantized_final_outp_45, [16 x i8]* @quantized_final_outp_44, [16 x i8]* @quantized_final_outp_27, [16 x i8]* @quantized_final_outp_26, [16 x i8]* @quantized_final_outp_25, [16 x i8]* @quantized_final_outp_24, [16 x i8]* @quantized_final_outp_23, [16 x i8]* @quantized_final_outp_22, [16 x i8]* @quantized_final_outp_21, [16 x i8]* @quantized_final_outp_20, [16 x i8]* @quantized_final_outp_19, [16 x i8]* @quantized_final_outp_18, [16 x i8]* @quantized_final_outp_17, [16 x i8]* @quantized_final_outp_16, [16 x i8]* @quantized_final_outp_15, [16 x i8]* @quantized_final_outp_14, [16 x i8]* @quantized_final_outp_13, [16 x i8]* @quantized_final_outp_12, [16 x i8]* @quantized_final_outp_11, [16 x i8]* @quantized_final_outp_10, [16 x i8]* @quantized_final_outp_9, [16 x i8]* @quantized_final_outp_8, [16 x i8]* @quantized_final_outp_7, [16 x i8]* @quantized_final_outp_6, [16 x i8]* @quantized_final_outp_5, [16 x i8]* @quantized_final_outp_4, [16 x i8]* @quantized_final_outp_3, [16 x i8]* @quantized_final_outp_2, [16 x i8]* @quantized_final_outp_1, [16 x i8]* @quantized_final_outp, [16 x i8]* @quantized_final_outp_87, [16 x i8]* @quantized_final_outp_86, [16 x i8]* @quantized_final_outp_85, [16 x i8]* @quantized_final_outp_84, [16 x i8]* @quantized_final_outp_83, [16 x i8]* @quantized_final_outp_82, [16 x i8]* @quantized_final_outp_81, [16 x i8]* @quantized_final_outp_80, [16 x i8]* @quantized_final_outp_79, [16 x i8]* @quantized_final_outp_78, [16 x i8]* @quantized_final_outp_77, [16 x i8]* @quantized_final_outp_76, [16 x i8]* @quantized_final_outp_75, [16 x i8]* @quantized_final_outp_74, [16 x i8]* @quantized_final_outp_73, [16 x i8]* @quantized_final_outp_72, [16 x i8]* @quantized_final_outp_71, [16 x i8]* @quantized_final_outp_70, [16 x i8]* @quantized_final_outp_69, [16 x i8]* @quantized_final_outp_68, [16 x i8]* @quantized_final_outp_67, [16 x i8]* @quantized_final_outp_66, [16 x i8]* @quantized_final_outp_65, [16 x i8]* @quantized_final_outp_64, [16 x i8]* @quantized_final_outp_63, [16 x i8]* @quantized_final_outp_62, [16 x i8]* @quantized_final_outp_61, [16 x i8]* @quantized_final_outp_60, [16 x i8]* @quantized_final_outp_59, [16 x i8]* @quantized_final_outp_58, [16 x i8]* @quantized_final_outp_57, [16 x i8]* @quantized_final_outp_56, [16 x i8]* @quantized_final_outp_55, [16 x i8]* @quantized_final_outp_54, [16 x i8]* @quantized_final_outp_53, [16 x i8]* @quantized_final_outp_52, [16 x i8]* @quantized_final_outp_51, [16 x i8]* @quantized_final_outp_50, [16 x i8]* @quantized_final_outp_49, [16 x i8]* @quantized_final_outp_48, [16 x i8]* @quantized_final_outp_43, [16 x i8]* @quantized_final_outp_42, [16 x i8]* @quantized_final_outp_41, [16 x i8]* @quantized_final_outp_40, [16 x i8]* @quantized_final_outp_39, [16 x i8]* @quantized_final_outp_38, [16 x i8]* @quantized_final_outp_37, [16 x i8]* @quantized_final_outp_36, [16 x i8]* @quantized_final_outp_35, [16 x i8]* @quantized_final_outp_34, [16 x i8]* @quantized_final_outp_33, [16 x i8]* @quantized_final_outp_32, [16 x i8]* @quantized_final_outp_31, [16 x i8]* @quantized_final_outp_30, [16 x i8]* @quantized_final_outp_29, [16 x i8]* @quantized_final_outp_28)" [kernel.cpp:664]   --->   Operation 549 'call' 'final_scales_0_V' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 35> <Delay = 1.76>
ST_53 : Operation 550 [1/2] (0.00ns)   --->   "%final_scales_0_V = call fastcc i32 @quantize_activation([1536 x i32]* %rms_attn_output_0_V, [16 x i8]* @quantized_final_outp_95, [16 x i8]* @quantized_final_outp_94, [16 x i8]* @quantized_final_outp_93, [16 x i8]* @quantized_final_outp_92, [16 x i8]* @quantized_final_outp_91, [16 x i8]* @quantized_final_outp_90, [16 x i8]* @quantized_final_outp_89, [16 x i8]* @quantized_final_outp_88, [16 x i8]* @quantized_final_outp_47, [16 x i8]* @quantized_final_outp_46, [16 x i8]* @quantized_final_outp_45, [16 x i8]* @quantized_final_outp_44, [16 x i8]* @quantized_final_outp_27, [16 x i8]* @quantized_final_outp_26, [16 x i8]* @quantized_final_outp_25, [16 x i8]* @quantized_final_outp_24, [16 x i8]* @quantized_final_outp_23, [16 x i8]* @quantized_final_outp_22, [16 x i8]* @quantized_final_outp_21, [16 x i8]* @quantized_final_outp_20, [16 x i8]* @quantized_final_outp_19, [16 x i8]* @quantized_final_outp_18, [16 x i8]* @quantized_final_outp_17, [16 x i8]* @quantized_final_outp_16, [16 x i8]* @quantized_final_outp_15, [16 x i8]* @quantized_final_outp_14, [16 x i8]* @quantized_final_outp_13, [16 x i8]* @quantized_final_outp_12, [16 x i8]* @quantized_final_outp_11, [16 x i8]* @quantized_final_outp_10, [16 x i8]* @quantized_final_outp_9, [16 x i8]* @quantized_final_outp_8, [16 x i8]* @quantized_final_outp_7, [16 x i8]* @quantized_final_outp_6, [16 x i8]* @quantized_final_outp_5, [16 x i8]* @quantized_final_outp_4, [16 x i8]* @quantized_final_outp_3, [16 x i8]* @quantized_final_outp_2, [16 x i8]* @quantized_final_outp_1, [16 x i8]* @quantized_final_outp, [16 x i8]* @quantized_final_outp_87, [16 x i8]* @quantized_final_outp_86, [16 x i8]* @quantized_final_outp_85, [16 x i8]* @quantized_final_outp_84, [16 x i8]* @quantized_final_outp_83, [16 x i8]* @quantized_final_outp_82, [16 x i8]* @quantized_final_outp_81, [16 x i8]* @quantized_final_outp_80, [16 x i8]* @quantized_final_outp_79, [16 x i8]* @quantized_final_outp_78, [16 x i8]* @quantized_final_outp_77, [16 x i8]* @quantized_final_outp_76, [16 x i8]* @quantized_final_outp_75, [16 x i8]* @quantized_final_outp_74, [16 x i8]* @quantized_final_outp_73, [16 x i8]* @quantized_final_outp_72, [16 x i8]* @quantized_final_outp_71, [16 x i8]* @quantized_final_outp_70, [16 x i8]* @quantized_final_outp_69, [16 x i8]* @quantized_final_outp_68, [16 x i8]* @quantized_final_outp_67, [16 x i8]* @quantized_final_outp_66, [16 x i8]* @quantized_final_outp_65, [16 x i8]* @quantized_final_outp_64, [16 x i8]* @quantized_final_outp_63, [16 x i8]* @quantized_final_outp_62, [16 x i8]* @quantized_final_outp_61, [16 x i8]* @quantized_final_outp_60, [16 x i8]* @quantized_final_outp_59, [16 x i8]* @quantized_final_outp_58, [16 x i8]* @quantized_final_outp_57, [16 x i8]* @quantized_final_outp_56, [16 x i8]* @quantized_final_outp_55, [16 x i8]* @quantized_final_outp_54, [16 x i8]* @quantized_final_outp_53, [16 x i8]* @quantized_final_outp_52, [16 x i8]* @quantized_final_outp_51, [16 x i8]* @quantized_final_outp_50, [16 x i8]* @quantized_final_outp_49, [16 x i8]* @quantized_final_outp_48, [16 x i8]* @quantized_final_outp_43, [16 x i8]* @quantized_final_outp_42, [16 x i8]* @quantized_final_outp_41, [16 x i8]* @quantized_final_outp_40, [16 x i8]* @quantized_final_outp_39, [16 x i8]* @quantized_final_outp_38, [16 x i8]* @quantized_final_outp_37, [16 x i8]* @quantized_final_outp_36, [16 x i8]* @quantized_final_outp_35, [16 x i8]* @quantized_final_outp_34, [16 x i8]* @quantized_final_outp_33, [16 x i8]* @quantized_final_outp_32, [16 x i8]* @quantized_final_outp_31, [16 x i8]* @quantized_final_outp_30, [16 x i8]* @quantized_final_outp_29, [16 x i8]* @quantized_final_outp_28)" [kernel.cpp:664]   --->   Operation 550 'call' 'final_scales_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 551 [1/1] (1.76ns)   --->   "br label %.preheader.0" [kernel.cpp:666]   --->   Operation 551 'br' <Predicate = true> <Delay = 1.76>

State 54 <SV = 36> <Delay = 8.75>
ST_54 : Operation 552 [1/1] (0.00ns)   --->   "%v371_0_0 = phi i11 [ %add_ln666, %18 ], [ 0, %.preheader363.preheader ]" [kernel.cpp:666]   --->   Operation 552 'phi' 'v371_0_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 553 [1/1] (1.88ns)   --->   "%icmp_ln666 = icmp eq i11 %v371_0_0, -512" [kernel.cpp:666]   --->   Operation 553 'icmp' 'icmp_ln666' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 554 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 554 'speclooptripcount' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 555 [1/1] (1.63ns)   --->   "%add_ln666 = add i11 %v371_0_0, 1" [kernel.cpp:666]   --->   Operation 555 'add' 'add_ln666' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 556 [1/1] (0.00ns)   --->   "br i1 %icmp_ln666, label %19, label %18" [kernel.cpp:666]   --->   Operation 556 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln667 = zext i11 %v371_0_0 to i64" [kernel.cpp:667]   --->   Operation 557 'zext' 'zext_ln667' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_54 : Operation 558 [1/1] (0.00ns)   --->   "%v272_V_addr = getelementptr [1536 x i32]* %v272_V, i64 0, i64 %zext_ln667" [kernel.cpp:667]   --->   Operation 558 'getelementptr' 'v272_V_addr' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_54 : Operation 559 [1/1] (3.25ns)   --->   "store i32 0, i32* %v272_V_addr, align 4" [kernel.cpp:667]   --->   Operation 559 'store' <Predicate = (!icmp_ln666)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_54 : Operation 560 [1/1] (0.00ns)   --->   "br label %.preheader.0" [kernel.cpp:666]   --->   Operation 560 'br' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_54 : Operation 561 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_final_outp_95, [16 x i8]* @quantized_final_outp_94, [16 x i8]* @quantized_final_outp_93, [16 x i8]* @quantized_final_outp_92, [16 x i8]* @quantized_final_outp_91, [16 x i8]* @quantized_final_outp_90, [16 x i8]* @quantized_final_outp_89, [16 x i8]* @quantized_final_outp_88, [16 x i8]* @quantized_final_outp_47, [16 x i8]* @quantized_final_outp_46, [16 x i8]* @quantized_final_outp_45, [16 x i8]* @quantized_final_outp_44, [16 x i8]* @quantized_final_outp_27, [16 x i8]* @quantized_final_outp_26, [16 x i8]* @quantized_final_outp_25, [16 x i8]* @quantized_final_outp_24, [16 x i8]* @quantized_final_outp_23, [16 x i8]* @quantized_final_outp_22, [16 x i8]* @quantized_final_outp_21, [16 x i8]* @quantized_final_outp_20, [16 x i8]* @quantized_final_outp_19, [16 x i8]* @quantized_final_outp_18, [16 x i8]* @quantized_final_outp_17, [16 x i8]* @quantized_final_outp_16, [16 x i8]* @quantized_final_outp_15, [16 x i8]* @quantized_final_outp_14, [16 x i8]* @quantized_final_outp_13, [16 x i8]* @quantized_final_outp_12, [16 x i8]* @quantized_final_outp_11, [16 x i8]* @quantized_final_outp_10, [16 x i8]* @quantized_final_outp_9, [16 x i8]* @quantized_final_outp_8, [16 x i8]* @quantized_final_outp_7, [16 x i8]* @quantized_final_outp_6, [16 x i8]* @quantized_final_outp_5, [16 x i8]* @quantized_final_outp_4, [16 x i8]* @quantized_final_outp_3, [16 x i8]* @quantized_final_outp_2, [16 x i8]* @quantized_final_outp_1, [16 x i8]* @quantized_final_outp, [16 x i8]* @quantized_final_outp_87, [16 x i8]* @quantized_final_outp_86, [16 x i8]* @quantized_final_outp_85, [16 x i8]* @quantized_final_outp_84, [16 x i8]* @quantized_final_outp_83, [16 x i8]* @quantized_final_outp_82, [16 x i8]* @quantized_final_outp_81, [16 x i8]* @quantized_final_outp_80, [16 x i8]* @quantized_final_outp_79, [16 x i8]* @quantized_final_outp_78, [16 x i8]* @quantized_final_outp_77, [16 x i8]* @quantized_final_outp_76, [16 x i8]* @quantized_final_outp_75, [16 x i8]* @quantized_final_outp_74, [16 x i8]* @quantized_final_outp_73, [16 x i8]* @quantized_final_outp_72, [16 x i8]* @quantized_final_outp_71, [16 x i8]* @quantized_final_outp_70, [16 x i8]* @quantized_final_outp_69, [16 x i8]* @quantized_final_outp_68, [16 x i8]* @quantized_final_outp_67, [16 x i8]* @quantized_final_outp_66, [16 x i8]* @quantized_final_outp_65, [16 x i8]* @quantized_final_outp_64, [16 x i8]* @quantized_final_outp_63, [16 x i8]* @quantized_final_outp_62, [16 x i8]* @quantized_final_outp_61, [16 x i8]* @quantized_final_outp_60, [16 x i8]* @quantized_final_outp_59, [16 x i8]* @quantized_final_outp_58, [16 x i8]* @quantized_final_outp_57, [16 x i8]* @quantized_final_outp_56, [16 x i8]* @quantized_final_outp_55, [16 x i8]* @quantized_final_outp_54, [16 x i8]* @quantized_final_outp_53, [16 x i8]* @quantized_final_outp_52, [16 x i8]* @quantized_final_outp_51, [16 x i8]* @quantized_final_outp_50, [16 x i8]* @quantized_final_outp_49, [16 x i8]* @quantized_final_outp_48, [16 x i8]* @quantized_final_outp_43, [16 x i8]* @quantized_final_outp_42, [16 x i8]* @quantized_final_outp_41, [16 x i8]* @quantized_final_outp_40, [16 x i8]* @quantized_final_outp_39, [16 x i8]* @quantized_final_outp_38, [16 x i8]* @quantized_final_outp_37, [16 x i8]* @quantized_final_outp_36, [16 x i8]* @quantized_final_outp_35, [16 x i8]* @quantized_final_outp_34, [16 x i8]* @quantized_final_outp_33, [16 x i8]* @quantized_final_outp_32, [16 x i8]* @quantized_final_outp_31, [16 x i8]* @quantized_final_outp_30, [16 x i8]* @quantized_final_outp_29, [16 x i8]* @quantized_final_outp_28, i32 %final_scales_0_V, [24576 x i8]* %v263_0, [24576 x i8]* %v263_1, [24576 x i8]* %v263_2, [24576 x i8]* %v263_3, [24576 x i8]* %v263_4, [24576 x i8]* %v263_5, [24576 x i8]* %v263_6, [24576 x i8]* %v263_7, [24576 x i8]* %v263_8, [24576 x i8]* %v263_9, [24576 x i8]* %v263_10, [24576 x i8]* %v263_11, [24576 x i8]* %v263_12, [24576 x i8]* %v263_13, [24576 x i8]* %v263_14, [24576 x i8]* %v263_15, [24576 x i8]* %v263_16, [24576 x i8]* %v263_17, [24576 x i8]* %v263_18, [24576 x i8]* %v263_19, [24576 x i8]* %v263_20, [24576 x i8]* %v263_21, [24576 x i8]* %v263_22, [24576 x i8]* %v263_23, i32 %v264_V_read, [1536 x i32]* %v272_V)" [kernel.cpp:670]   --->   Operation 561 'call' <Predicate = (icmp_ln666)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 37> <Delay = 0.00>
ST_55 : Operation 562 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_final_outp_95, [16 x i8]* @quantized_final_outp_94, [16 x i8]* @quantized_final_outp_93, [16 x i8]* @quantized_final_outp_92, [16 x i8]* @quantized_final_outp_91, [16 x i8]* @quantized_final_outp_90, [16 x i8]* @quantized_final_outp_89, [16 x i8]* @quantized_final_outp_88, [16 x i8]* @quantized_final_outp_47, [16 x i8]* @quantized_final_outp_46, [16 x i8]* @quantized_final_outp_45, [16 x i8]* @quantized_final_outp_44, [16 x i8]* @quantized_final_outp_27, [16 x i8]* @quantized_final_outp_26, [16 x i8]* @quantized_final_outp_25, [16 x i8]* @quantized_final_outp_24, [16 x i8]* @quantized_final_outp_23, [16 x i8]* @quantized_final_outp_22, [16 x i8]* @quantized_final_outp_21, [16 x i8]* @quantized_final_outp_20, [16 x i8]* @quantized_final_outp_19, [16 x i8]* @quantized_final_outp_18, [16 x i8]* @quantized_final_outp_17, [16 x i8]* @quantized_final_outp_16, [16 x i8]* @quantized_final_outp_15, [16 x i8]* @quantized_final_outp_14, [16 x i8]* @quantized_final_outp_13, [16 x i8]* @quantized_final_outp_12, [16 x i8]* @quantized_final_outp_11, [16 x i8]* @quantized_final_outp_10, [16 x i8]* @quantized_final_outp_9, [16 x i8]* @quantized_final_outp_8, [16 x i8]* @quantized_final_outp_7, [16 x i8]* @quantized_final_outp_6, [16 x i8]* @quantized_final_outp_5, [16 x i8]* @quantized_final_outp_4, [16 x i8]* @quantized_final_outp_3, [16 x i8]* @quantized_final_outp_2, [16 x i8]* @quantized_final_outp_1, [16 x i8]* @quantized_final_outp, [16 x i8]* @quantized_final_outp_87, [16 x i8]* @quantized_final_outp_86, [16 x i8]* @quantized_final_outp_85, [16 x i8]* @quantized_final_outp_84, [16 x i8]* @quantized_final_outp_83, [16 x i8]* @quantized_final_outp_82, [16 x i8]* @quantized_final_outp_81, [16 x i8]* @quantized_final_outp_80, [16 x i8]* @quantized_final_outp_79, [16 x i8]* @quantized_final_outp_78, [16 x i8]* @quantized_final_outp_77, [16 x i8]* @quantized_final_outp_76, [16 x i8]* @quantized_final_outp_75, [16 x i8]* @quantized_final_outp_74, [16 x i8]* @quantized_final_outp_73, [16 x i8]* @quantized_final_outp_72, [16 x i8]* @quantized_final_outp_71, [16 x i8]* @quantized_final_outp_70, [16 x i8]* @quantized_final_outp_69, [16 x i8]* @quantized_final_outp_68, [16 x i8]* @quantized_final_outp_67, [16 x i8]* @quantized_final_outp_66, [16 x i8]* @quantized_final_outp_65, [16 x i8]* @quantized_final_outp_64, [16 x i8]* @quantized_final_outp_63, [16 x i8]* @quantized_final_outp_62, [16 x i8]* @quantized_final_outp_61, [16 x i8]* @quantized_final_outp_60, [16 x i8]* @quantized_final_outp_59, [16 x i8]* @quantized_final_outp_58, [16 x i8]* @quantized_final_outp_57, [16 x i8]* @quantized_final_outp_56, [16 x i8]* @quantized_final_outp_55, [16 x i8]* @quantized_final_outp_54, [16 x i8]* @quantized_final_outp_53, [16 x i8]* @quantized_final_outp_52, [16 x i8]* @quantized_final_outp_51, [16 x i8]* @quantized_final_outp_50, [16 x i8]* @quantized_final_outp_49, [16 x i8]* @quantized_final_outp_48, [16 x i8]* @quantized_final_outp_43, [16 x i8]* @quantized_final_outp_42, [16 x i8]* @quantized_final_outp_41, [16 x i8]* @quantized_final_outp_40, [16 x i8]* @quantized_final_outp_39, [16 x i8]* @quantized_final_outp_38, [16 x i8]* @quantized_final_outp_37, [16 x i8]* @quantized_final_outp_36, [16 x i8]* @quantized_final_outp_35, [16 x i8]* @quantized_final_outp_34, [16 x i8]* @quantized_final_outp_33, [16 x i8]* @quantized_final_outp_32, [16 x i8]* @quantized_final_outp_31, [16 x i8]* @quantized_final_outp_30, [16 x i8]* @quantized_final_outp_29, [16 x i8]* @quantized_final_outp_28, i32 %final_scales_0_V, [24576 x i8]* %v263_0, [24576 x i8]* %v263_1, [24576 x i8]* %v263_2, [24576 x i8]* %v263_3, [24576 x i8]* %v263_4, [24576 x i8]* %v263_5, [24576 x i8]* %v263_6, [24576 x i8]* %v263_7, [24576 x i8]* %v263_8, [24576 x i8]* %v263_9, [24576 x i8]* %v263_10, [24576 x i8]* %v263_11, [24576 x i8]* %v263_12, [24576 x i8]* %v263_13, [24576 x i8]* %v263_14, [24576 x i8]* %v263_15, [24576 x i8]* %v263_16, [24576 x i8]* %v263_17, [24576 x i8]* %v263_18, [24576 x i8]* %v263_19, [24576 x i8]* %v263_20, [24576 x i8]* %v263_21, [24576 x i8]* %v263_22, [24576 x i8]* %v263_23, i32 %v264_V_read, [1536 x i32]* %v272_V)" [kernel.cpp:670]   --->   Operation 562 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 563 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:671]   --->   Operation 563 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v276_0_0', kernel.cpp:463) with incoming values : ('add_ln463', kernel.cpp:463) [458]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('v276_0_0', kernel.cpp:463) with incoming values : ('add_ln463', kernel.cpp:463) [458]  (0 ns)
	'getelementptr' operation ('rms_hidden_states_0_1', kernel.cpp:464) [465]  (0 ns)
	'store' operation ('store_ln464', kernel.cpp:464) of constant 0 on array 'rms_hidden_states[0].V', kernel.cpp:461 [466]  (3.25 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.77ns
The critical path consists of the following:
	'call' operation ('scales[0].V', kernel.cpp:481) to 'quantize_activation' [470]  (1.77 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v286_0_0', kernel.cpp:484) with incoming values : ('add_ln484', kernel.cpp:484) [473]  (1.77 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('v286_0_0', kernel.cpp:484) with incoming values : ('add_ln484', kernel.cpp:484) [473]  (0 ns)
	'getelementptr' operation ('q_proj_re_V_addr', kernel.cpp:485) [480]  (0 ns)
	'store' operation ('store_ln485', kernel.cpp:485) of constant 0 on array 'q_proj_re.V', kernel.cpp:482 [481]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('v289_0_0', kernel.cpp:490) with incoming values : ('add_ln490', kernel.cpp:490) [486]  (0 ns)
	'getelementptr' operation ('k_proj_re_V_addr', kernel.cpp:491) [493]  (0 ns)
	'store' operation ('store_ln491', kernel.cpp:491) of constant 0 on array 'k_proj_re.V', kernel.cpp:488 [494]  (3.25 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln500', kernel.cpp:500) to 'linear_forward_no_mu' [510]  (8.75 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln501', kernel.cpp:501) to 'linear_forward_no_mu' [511]  (8.75 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln502', kernel.cpp:502) to 'linear_forward_no_mu' [512]  (8.75 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln529', kernel.cpp:529) to 'reshape_2D_to_3D' [515]  (1.81 ns)

 <State 15>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v306') with incoming values : ('v306', kernel.cpp:531) [518]  (1.77 ns)

 <State 16>: 1.78ns
The critical path consists of the following:
	'phi' operation ('v306') with incoming values : ('v306', kernel.cpp:531) [518]  (0 ns)
	'add' operation ('v306', kernel.cpp:531) [521]  (1.78 ns)

 <State 17>: 4.8ns
The critical path consists of the following:
	'phi' operation ('v308_0_0', kernel.cpp:533) with incoming values : ('add_ln533', kernel.cpp:533) [530]  (0 ns)
	'add' operation ('add_ln203', kernel.cpp:534) [537]  (1.55 ns)
	'getelementptr' operation ('q_embed_0_V_addr', kernel.cpp:534) [539]  (0 ns)
	'store' operation ('store_ln534', kernel.cpp:534) of constant 0 on array 'q_embed[0].V', kernel.cpp:530 [540]  (3.25 ns)

 <State 18>: 1.78ns
The critical path consists of the following:
	'phi' operation ('v310') with incoming values : ('v310', kernel.cpp:539) [547]  (0 ns)
	'add' operation ('v310', kernel.cpp:539) [550]  (1.78 ns)

 <State 19>: 4.8ns
The critical path consists of the following:
	'phi' operation ('v312_0_0', kernel.cpp:541) with incoming values : ('add_ln541', kernel.cpp:541) [559]  (0 ns)
	'add' operation ('add_ln203_6', kernel.cpp:542) [566]  (1.55 ns)
	'getelementptr' operation ('k_embed_0_V_addr', kernel.cpp:542) [568]  (0 ns)
	'store' operation ('store_ln542', kernel.cpp:542) of constant 0 on array 'k_embed[0].V', kernel.cpp:538 [569]  (3.25 ns)

 <State 20>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v314') with incoming values : ('v314', kernel.cpp:548) [577]  (1.77 ns)

 <State 21>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v314') with incoming values : ('v314', kernel.cpp:548) [577]  (0 ns)
	'sub' operation ('sub_ln203_4', kernel.cpp:551) [587]  (1.92 ns)

 <State 22>: 3.77ns
The critical path consists of the following:
	'phi' operation ('v315') with incoming values : ('v315', kernel.cpp:549) [591]  (0 ns)
	'add' operation ('add_ln203_7', kernel.cpp:551) [598]  (1.82 ns)
	'sub' operation ('sub_ln203_6', kernel.cpp:551) [602]  (1.94 ns)

 <State 23>: 5.2ns
The critical path consists of the following:
	'phi' operation ('v316') with incoming values : ('v316', kernel.cpp:550) [605]  (0 ns)
	'add' operation ('add_ln203_9', kernel.cpp:551) [612]  (1.94 ns)
	'getelementptr' operation ('updated_k_cache_V_ad', kernel.cpp:551) [614]  (0 ns)
	'store' operation ('store_ln551', kernel.cpp:551) of constant 0 on array 'updated_k_cache.V', kernel.cpp:547 [615]  (3.25 ns)

 <State 24>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v318') with incoming values : ('v318', kernel.cpp:556) [624]  (0 ns)
	'sub' operation ('sub_ln203_5', kernel.cpp:559) [634]  (1.92 ns)

 <State 25>: 3.77ns
The critical path consists of the following:
	'phi' operation ('v319') with incoming values : ('v319', kernel.cpp:557) [638]  (0 ns)
	'add' operation ('add_ln203_8', kernel.cpp:559) [645]  (1.82 ns)
	'sub' operation ('sub_ln203_8', kernel.cpp:559) [649]  (1.94 ns)

 <State 26>: 5.2ns
The critical path consists of the following:
	'phi' operation ('v320') with incoming values : ('v320', kernel.cpp:558) [652]  (0 ns)
	'add' operation ('add_ln203_11', kernel.cpp:559) [659]  (1.94 ns)
	'getelementptr' operation ('updated_v_cache_V_ad', kernel.cpp:559) [661]  (0 ns)
	'store' operation ('store_ln559', kernel.cpp:559) of constant 0 on array 'updated_v_cache.V', kernel.cpp:555 [662]  (3.25 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln564', kernel.cpp:564) to 'cache_update' [670]  (1.77 ns)

 <State 29>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v326') with incoming values : ('v326', kernel.cpp:575) [674]  (1.77 ns)

 <State 30>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v326') with incoming values : ('v326', kernel.cpp:575) [674]  (0 ns)
	'sub' operation ('sub_ln203_7', kernel.cpp:578) [683]  (1.92 ns)

 <State 31>: 5.17ns
The critical path consists of the following:
	'phi' operation ('v328_0_0', kernel.cpp:577) with incoming values : ('add_ln577', kernel.cpp:577) [686]  (0 ns)
	'add' operation ('add_ln203_10', kernel.cpp:578) [693]  (1.92 ns)
	'getelementptr' operation ('attn_weights_0_V_ad', kernel.cpp:578) [695]  (0 ns)
	'store' operation ('store_ln578', kernel.cpp:578) of constant 0 on array 'attn_weights[0].V', kernel.cpp:574 [696]  (3.25 ns)

 <State 32>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i10') with incoming values : ('i10', kernel.cpp:585) [704]  (1.77 ns)

 <State 33>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i10') with incoming values : ('i10', kernel.cpp:585) [704]  (0 ns)
	'sub' operation ('sub_ln588', kernel.cpp:588) [714]  (1.92 ns)

 <State 34>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k9_0_0', kernel.cpp:587) with incoming values : ('add_ln587', kernel.cpp:587) [718]  (0 ns)
	'add' operation ('add_ln588', kernel.cpp:588) [726]  (1.92 ns)
	'getelementptr' operation ('attn_weights_0_V_ad_1', kernel.cpp:588) [728]  (0 ns)
	'load' operation ('attn_weights_0_V_lo', kernel.cpp:588) on array 'attn_weights[0].V', kernel.cpp:574 [729]  (3.25 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'load' operation ('attn_weights_0_V_lo', kernel.cpp:588) on array 'attn_weights[0].V', kernel.cpp:574 [729]  (3.25 ns)

 <State 36>: 8.62ns
The critical path consists of the following:
	'mul' operation ('mul_ln1148', kernel.cpp:590) [732]  (8.62 ns)

 <State 37>: 8.62ns
The critical path consists of the following:
	'mul' operation ('mul_ln1148', kernel.cpp:590) [732]  (8.62 ns)

 <State 38>: 5.04ns
The critical path consists of the following:
	'sub' operation ('sub_ln1148', kernel.cpp:590) [733]  (4.24 ns)
	'select' operation ('select_ln1148', kernel.cpp:590) [737]  (0.804 ns)

 <State 39>: 6.45ns
The critical path consists of the following:
	'sub' operation ('sub_ln703', kernel.cpp:590) [739]  (2.46 ns)
	'select' operation ('select_ln1148_2', kernel.cpp:590) [741]  (0.733 ns)
	'store' operation ('store_ln591', kernel.cpp:591) of variable 'select_ln1148_2', kernel.cpp:590 on array 'attn_weights[0].V', kernel.cpp:574 [742]  (3.25 ns)

 <State 40>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v346') with incoming values : ('v346', kernel.cpp:613) [750]  (0 ns)
	'sub' operation ('sub_ln203_9', kernel.cpp:616) [759]  (1.92 ns)

 <State 41>: 5.17ns
The critical path consists of the following:
	'phi' operation ('v348_0_0', kernel.cpp:615) with incoming values : ('add_ln615', kernel.cpp:615) [762]  (0 ns)
	'add' operation ('add_ln203_12', kernel.cpp:616) [769]  (1.92 ns)
	'getelementptr' operation ('softmax_attn_weights_1', kernel.cpp:616) [771]  (0 ns)
	'store' operation ('store_ln616', kernel.cpp:616) of constant 0 on array 'softmax_attn_weights[0].V', kernel.cpp:612 [772]  (3.25 ns)

 <State 42>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v350') with incoming values : ('v350', kernel.cpp:622) [780]  (1.77 ns)

 <State 43>: 1.78ns
The critical path consists of the following:
	'phi' operation ('v350') with incoming values : ('v350', kernel.cpp:622) [780]  (0 ns)
	'add' operation ('v350', kernel.cpp:622) [783]  (1.78 ns)

 <State 44>: 4.8ns
The critical path consists of the following:
	'phi' operation ('v352_0_0', kernel.cpp:624) with incoming values : ('add_ln624', kernel.cpp:624) [792]  (0 ns)
	'add' operation ('add_ln203_13', kernel.cpp:625) [799]  (1.55 ns)
	'getelementptr' operation ('attn_output_0_V_add', kernel.cpp:625) [801]  (0 ns)
	'store' operation ('store_ln625', kernel.cpp:625) of constant 0 on array 'attn_output[0].V', kernel.cpp:621 [802]  (3.25 ns)

 <State 45>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v355_0_0', kernel.cpp:632) with incoming values : ('add_ln632', kernel.cpp:632) [810]  (1.77 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'phi' operation ('v355_0_0', kernel.cpp:632) with incoming values : ('add_ln632', kernel.cpp:632) [810]  (0 ns)
	'getelementptr' operation ('attn_output_2D_V_add', kernel.cpp:633) [817]  (0 ns)
	'store' operation ('store_ln633', kernel.cpp:633) of constant 0 on array 'attn_output_2D.V', kernel.cpp:630 [818]  (3.25 ns)

 <State 47>: 1.78ns
The critical path consists of the following:
	'phi' operation ('h7_0_0', kernel.cpp:637) with incoming values : ('add_ln637', kernel.cpp:637) [824]  (0 ns)
	'add' operation ('add_ln637', kernel.cpp:637) [827]  (1.78 ns)

 <State 48>: 4.8ns
The critical path consists of the following:
	'phi' operation ('d4_0_0', kernel.cpp:638) with incoming values : ('add_ln638', kernel.cpp:638) [844]  (0 ns)
	'add' operation ('add_ln639', kernel.cpp:639) [852]  (1.55 ns)
	'getelementptr' operation ('attn_output_0_V_add_1', kernel.cpp:639) [854]  (0 ns)
	'load' operation ('attn_output_0_V_loa', kernel.cpp:639) on array 'attn_output[0].V', kernel.cpp:621 [855]  (3.25 ns)

 <State 49>: 6.51ns
The critical path consists of the following:
	'load' operation ('attn_output_0_V_loa', kernel.cpp:639) on array 'attn_output[0].V', kernel.cpp:621 [855]  (3.25 ns)
	'store' operation ('store_ln640', kernel.cpp:640) of variable 'attn_output_0_V_loa', kernel.cpp:639 on array 'attn_output_2D.V', kernel.cpp:630 [860]  (3.25 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'phi' operation ('v362_0_0', kernel.cpp:646) with incoming values : ('add_ln646', kernel.cpp:646) [869]  (0 ns)
	'getelementptr' operation ('rms_attn_output_0_V_1', kernel.cpp:647) [876]  (0 ns)
	'store' operation ('store_ln647', kernel.cpp:647) of constant 0 on array 'rms_attn_output[0].V', kernel.cpp:644 [877]  (3.25 ns)

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 1.77ns
The critical path consists of the following:
	'call' operation ('final_scales[0].V', kernel.cpp:664) to 'quantize_activation' [881]  (1.77 ns)

 <State 53>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v371_0_0', kernel.cpp:666) with incoming values : ('add_ln666', kernel.cpp:666) [884]  (1.77 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln670', kernel.cpp:670) to 'linear_forward_no_mu' [895]  (8.75 ns)

 <State 55>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
