<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>SysCtl Register MATRIXARB</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SysCtl Register MATRIXARB<div class="ingroups"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register.html">System Control Register Hardware Layer.</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Defines for the bit fields in the MATRIXARB register.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga06301448e05f55a4943e570de80bee9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#ga06301448e05f55a4943e570de80bee9e">MATRIXARB_PRI_ICODE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 1, 0)</td></tr>
<tr class="memdesc:ga06301448e05f55a4943e570de80bee9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I-code bus priority. Should be lower than PRI_DCODE for proper operation.  <a href="#ga06301448e05f55a4943e570de80bee9e">More...</a><br/></td></tr>
<tr class="separator:ga06301448e05f55a4943e570de80bee9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga053837f60f0d79b514d620bd2cdb9f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#ga053837f60f0d79b514d620bd2cdb9f5f">MATRIXARB_PRI_DCODE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3, 2)</td></tr>
<tr class="memdesc:ga053837f60f0d79b514d620bd2cdb9f5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">D-Code bus priority.  <a href="#ga053837f60f0d79b514d620bd2cdb9f5f">More...</a><br/></td></tr>
<tr class="separator:ga053837f60f0d79b514d620bd2cdb9f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797e0f84782c5fea2a20970e835072e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#ga797e0f84782c5fea2a20970e835072e0">MATRIXARB_PRI_SYS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 5, 4)</td></tr>
<tr class="memdesc:ga797e0f84782c5fea2a20970e835072e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">System bus priority.  <a href="#ga797e0f84782c5fea2a20970e835072e0">More...</a><br/></td></tr>
<tr class="separator:ga797e0f84782c5fea2a20970e835072e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5245d081a073fcf48cae8297584bb93e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#ga5245d081a073fcf48cae8297584bb93e">MATRIXARB_PRI_GPDMA</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 6)</td></tr>
<tr class="memdesc:ga5245d081a073fcf48cae8297584bb93e"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose DMA controller priority.  <a href="#ga5245d081a073fcf48cae8297584bb93e">More...</a><br/></td></tr>
<tr class="separator:ga5245d081a073fcf48cae8297584bb93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdc96c7ae2a70da89cd18f5df0760b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#gacbdc96c7ae2a70da89cd18f5df0760b0">MATRIXARB_PRI_ETH</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 9, 8)</td></tr>
<tr class="memdesc:gacbdc96c7ae2a70da89cd18f5df0760b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet DMA priority.  <a href="#gacbdc96c7ae2a70da89cd18f5df0760b0">More...</a><br/></td></tr>
<tr class="separator:gacbdc96c7ae2a70da89cd18f5df0760b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177839f70d682484ae6d61d1389e61cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#ga177839f70d682484ae6d61d1389e61cd">MATRIXARB_PRI_LCD</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 11, 10)</td></tr>
<tr class="memdesc:ga177839f70d682484ae6d61d1389e61cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD DMA priority.  <a href="#ga177839f70d682484ae6d61d1389e61cd">More...</a><br/></td></tr>
<tr class="separator:ga177839f70d682484ae6d61d1389e61cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7aa55700fd4a0b6c079886e6ea9af74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#gab7aa55700fd4a0b6c079886e6ea9af74">MATRIXARB_PRI_USB</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 13, 12)</td></tr>
<tr class="memdesc:gab7aa55700fd4a0b6c079886e6ea9af74"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB DMA priority.  <a href="#gab7aa55700fd4a0b6c079886e6ea9af74">More...</a><br/></td></tr>
<tr class="separator:gab7aa55700fd4a0b6c079886e6ea9af74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496619624243a883e01694503652d4fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___m_a_t_r_i_x_a_r_b.html#ga496619624243a883e01694503652d4fc">MATRIXARB_ROM_LAT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a></td></tr>
<tr class="memdesc:ga496619624243a883e01694503652d4fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ROM latency select, should awalys be 0.  <a href="#ga496619624243a883e01694503652d4fc">More...</a><br/></td></tr>
<tr class="separator:ga496619624243a883e01694503652d4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Defines for the bit fields in the MATRIXARB register. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga053837f60f0d79b514d620bd2cdb9f5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MATRIXARB_PRI_DCODE&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>D-Code bus priority. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00881">881</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacbdc96c7ae2a70da89cd18f5df0760b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MATRIXARB_PRI_ETH&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 9, 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet DMA priority. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00890">890</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5245d081a073fcf48cae8297584bb93e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MATRIXARB_PRI_GPDMA&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>General Purpose DMA controller priority. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00887">887</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga06301448e05f55a4943e570de80bee9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MATRIXARB_PRI_ICODE&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 1, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I-code bus priority. Should be lower than PRI_DCODE for proper operation. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00878">878</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga177839f70d682484ae6d61d1389e61cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MATRIXARB_PRI_LCD&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 11, 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCD DMA priority. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00893">893</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga797e0f84782c5fea2a20970e835072e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MATRIXARB_PRI_SYS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 5, 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System bus priority. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00884">884</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7aa55700fd4a0b6c079886e6ea9af74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MATRIXARB_PRI_USB&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 13, 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB DMA priority. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00896">896</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga496619624243a883e01694503652d4fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MATRIXARB_ROM_LAT&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ROM latency select, should awalys be 0. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00899">899</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
