{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737994733680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737994733687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 27 17:18:53 2025 " "Processing started: Mon Jan 27 17:18:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737994733687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737994733687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chip1 -c chip1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off chip1 -c chip1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737994733687 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1737994734635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/de1_blinker.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/de1_blinker.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker " "Found entity 1: de1_blinker" {  } { { "de1_blinker/synthesis/de1_blinker.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "de1_blinker/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "de1_blinker/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_irq_mapper " "Found entity 1: de1_blinker_irq_mapper" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_irq_mapper.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0 " "Found entity 1: de1_blinker_mm_interconnect_0" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_avalon_st_adapter " "Found entity 1: de1_blinker_mm_interconnect_0_avalon_st_adapter" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743423 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_rsp_mux_001 " "Found entity 1: de1_blinker_mm_interconnect_0_rsp_mux_001" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_rsp_mux " "Found entity 1: de1_blinker_mm_interconnect_0_rsp_mux" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_rsp_demux " "Found entity 1: de1_blinker_mm_interconnect_0_rsp_demux" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_cmd_mux_002 " "Found entity 1: de1_blinker_mm_interconnect_0_cmd_mux_002" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_cmd_mux " "Found entity 1: de1_blinker_mm_interconnect_0_cmd_mux" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_cmd_demux_001 " "Found entity 1: de1_blinker_mm_interconnect_0_cmd_demux_001" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_cmd_demux " "Found entity 1: de1_blinker_mm_interconnect_0_cmd_demux" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743436 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_blinker_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at de1_blinker_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1737994743438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_blinker_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at de1_blinker_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1737994743438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_router_004_default_decode " "Found entity 1: de1_blinker_mm_interconnect_0_router_004_default_decode" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743439 ""} { "Info" "ISGN_ENTITY_NAME" "2 de1_blinker_mm_interconnect_0_router_004 " "Found entity 2: de1_blinker_mm_interconnect_0_router_004" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_blinker_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at de1_blinker_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1737994743440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_blinker_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at de1_blinker_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1737994743440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_router_002_default_decode " "Found entity 1: de1_blinker_mm_interconnect_0_router_002_default_decode" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743441 ""} { "Info" "ISGN_ENTITY_NAME" "2 de1_blinker_mm_interconnect_0_router_002 " "Found entity 2: de1_blinker_mm_interconnect_0_router_002" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_blinker_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at de1_blinker_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1737994743442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_blinker_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at de1_blinker_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1737994743442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_router_001_default_decode " "Found entity 1: de1_blinker_mm_interconnect_0_router_001_default_decode" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743444 ""} { "Info" "ISGN_ENTITY_NAME" "2 de1_blinker_mm_interconnect_0_router_001 " "Found entity 2: de1_blinker_mm_interconnect_0_router_001" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_blinker_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at de1_blinker_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1737994743445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_blinker_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at de1_blinker_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1737994743445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_router_default_decode " "Found entity 1: de1_blinker_mm_interconnect_0_router_default_decode" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743446 ""} { "Info" "ISGN_ENTITY_NAME" "2 de1_blinker_mm_interconnect_0_router " "Found entity 2: de1_blinker_mm_interconnect_0_router" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "de1_blinker/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_sysid_1337.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_sysid_1337.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_sysid_1337 " "Found entity 1: de1_blinker_sysid_1337" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_sysid_1337.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_sysid_1337.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_onchip_memory " "Found entity 1: de1_blinker_onchip_memory" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v 21 21 " "Found 21 design units, including 21 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_nios2_proc_register_bank_a_module " "Found entity 1: de1_blinker_nios2_proc_register_bank_a_module" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "2 de1_blinker_nios2_proc_register_bank_b_module " "Found entity 2: de1_blinker_nios2_proc_register_bank_b_module" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "3 de1_blinker_nios2_proc_nios2_oci_debug " "Found entity 3: de1_blinker_nios2_proc_nios2_oci_debug" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "4 de1_blinker_nios2_proc_ociram_sp_ram_module " "Found entity 4: de1_blinker_nios2_proc_ociram_sp_ram_module" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "5 de1_blinker_nios2_proc_nios2_ocimem " "Found entity 5: de1_blinker_nios2_proc_nios2_ocimem" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "6 de1_blinker_nios2_proc_nios2_avalon_reg " "Found entity 6: de1_blinker_nios2_proc_nios2_avalon_reg" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "7 de1_blinker_nios2_proc_nios2_oci_break " "Found entity 7: de1_blinker_nios2_proc_nios2_oci_break" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "8 de1_blinker_nios2_proc_nios2_oci_xbrk " "Found entity 8: de1_blinker_nios2_proc_nios2_oci_xbrk" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "9 de1_blinker_nios2_proc_nios2_oci_dbrk " "Found entity 9: de1_blinker_nios2_proc_nios2_oci_dbrk" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "10 de1_blinker_nios2_proc_nios2_oci_itrace " "Found entity 10: de1_blinker_nios2_proc_nios2_oci_itrace" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "11 de1_blinker_nios2_proc_nios2_oci_td_mode " "Found entity 11: de1_blinker_nios2_proc_nios2_oci_td_mode" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "12 de1_blinker_nios2_proc_nios2_oci_dtrace " "Found entity 12: de1_blinker_nios2_proc_nios2_oci_dtrace" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "13 de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt " "Found entity 13: de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "14 de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc " "Found entity 14: de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "15 de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc " "Found entity 15: de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "16 de1_blinker_nios2_proc_nios2_oci_fifo " "Found entity 16: de1_blinker_nios2_proc_nios2_oci_fifo" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "17 de1_blinker_nios2_proc_nios2_oci_pib " "Found entity 17: de1_blinker_nios2_proc_nios2_oci_pib" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "18 de1_blinker_nios2_proc_nios2_oci_im " "Found entity 18: de1_blinker_nios2_proc_nios2_oci_im" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "19 de1_blinker_nios2_proc_nios2_performance_monitors " "Found entity 19: de1_blinker_nios2_proc_nios2_performance_monitors" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "20 de1_blinker_nios2_proc_nios2_oci " "Found entity 20: de1_blinker_nios2_proc_nios2_oci" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""} { "Info" "ISGN_ENTITY_NAME" "21 de1_blinker_nios2_proc " "Found entity 21: de1_blinker_nios2_proc" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_nios2_proc_jtag_debug_module_sysclk " "Found entity 1: de1_blinker_nios2_proc_jtag_debug_module_sysclk" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_sysclk.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_nios2_proc_jtag_debug_module_tck " "Found entity 1: de1_blinker_nios2_proc_jtag_debug_module_tck" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_tck.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_nios2_proc_jtag_debug_module_wrapper " "Found entity 1: de1_blinker_nios2_proc_jtag_debug_module_wrapper" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_nios2_proc_oci_test_bench " "Found entity 1: de1_blinker_nios2_proc_oci_test_bench" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_oci_test_bench.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_nios2_proc_test_bench " "Found entity 1: de1_blinker_nios2_proc_test_bench" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_test_bench.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_jtag_uart_0_sim_scfifo_w " "Found entity 1: de1_blinker_jtag_uart_0_sim_scfifo_w" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743492 ""} { "Info" "ISGN_ENTITY_NAME" "2 de1_blinker_jtag_uart_0_scfifo_w " "Found entity 2: de1_blinker_jtag_uart_0_scfifo_w" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743492 ""} { "Info" "ISGN_ENTITY_NAME" "3 de1_blinker_jtag_uart_0_sim_scfifo_r " "Found entity 3: de1_blinker_jtag_uart_0_sim_scfifo_r" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743492 ""} { "Info" "ISGN_ENTITY_NAME" "4 de1_blinker_jtag_uart_0_scfifo_r " "Found entity 4: de1_blinker_jtag_uart_0_scfifo_r" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743492 ""} { "Info" "ISGN_ENTITY_NAME" "5 de1_blinker_jtag_uart_0 " "Found entity 5: de1_blinker_jtag_uart_0" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_seven_seg_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_seven_seg_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_Seven_Seg_1 " "Found entity 1: de1_blinker_Seven_Seg_1" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_Seven_Seg_1.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_Seven_Seg_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_centaines.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_centaines.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_Centaines " "Found entity 1: de1_blinker_Centaines" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_Centaines.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_Centaines.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994743498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994743498 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_blinker_nios2_proc.v(1605) " "Verilog HDL or VHDL warning at de1_blinker_nios2_proc.v(1605): conditional expression evaluates to a constant" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1737994743504 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_blinker_nios2_proc.v(1607) " "Verilog HDL or VHDL warning at de1_blinker_nios2_proc.v(1607): conditional expression evaluates to a constant" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1737994743505 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_blinker_nios2_proc.v(1763) " "Verilog HDL or VHDL warning at de1_blinker_nios2_proc.v(1763): conditional expression evaluates to a constant" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1737994743505 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_blinker_nios2_proc.v(2587) " "Verilog HDL or VHDL warning at de1_blinker_nios2_proc.v(2587): conditional expression evaluates to a constant" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1737994743507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de1_blinker " "Elaborating entity \"de1_blinker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1737994743652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_Centaines de1_blinker_Centaines:centaines " "Elaborating entity \"de1_blinker_Centaines\" for hierarchy \"de1_blinker_Centaines:centaines\"" {  } { { "de1_blinker/synthesis/de1_blinker.v" "centaines" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994743685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_Seven_Seg_1 de1_blinker_Seven_Seg_1:seven_seg_1 " "Elaborating entity \"de1_blinker_Seven_Seg_1\" for hierarchy \"de1_blinker_Seven_Seg_1:seven_seg_1\"" {  } { { "de1_blinker/synthesis/de1_blinker.v" "seven_seg_1" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994743699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_jtag_uart_0 de1_blinker_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"de1_blinker_jtag_uart_0\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\"" {  } { { "de1_blinker/synthesis/de1_blinker.v" "jtag_uart_0" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994743714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_jtag_uart_0_scfifo_w de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w " "Elaborating entity \"de1_blinker_jtag_uart_0_scfifo_w\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "the_de1_blinker_jtag_uart_0_scfifo_w" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994743725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "wfifo" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737994744012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744013 ""}  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737994744013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994744076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994744076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994744107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994744107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994744135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994744135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994744188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994744188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994744254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994744254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994744315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994744315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994744356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994744356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_jtag_uart_0_scfifo_r de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_r:the_de1_blinker_jtag_uart_0_scfifo_r " "Elaborating entity \"de1_blinker_jtag_uart_0_scfifo_r\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_r:the_de1_blinker_jtag_uart_0_scfifo_r\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "the_de1_blinker_jtag_uart_0_scfifo_r" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "de1_blinker_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737994744453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994744453 ""}  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737994744453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745489 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745517 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc de1_blinker_nios2_proc:nios2_proc " "Elaborating entity \"de1_blinker_nios2_proc\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\"" {  } { { "de1_blinker/synthesis/de1_blinker.v" "nios2_proc" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_test_bench de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_test_bench:the_de1_blinker_nios2_proc_test_bench " "Elaborating entity \"de1_blinker_nios2_proc_test_bench\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_test_bench:the_de1_blinker_nios2_proc_test_bench\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_test_bench" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_register_bank_a_module de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a " "Elaborating entity \"de1_blinker_nios2_proc_register_bank_a_module\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "de1_blinker_nios2_proc_register_bank_a" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_altsyncram" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737994745742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_blinker_nios2_proc_rf_ram_a.mif " "Parameter \"init_file\" = \"de1_blinker_nios2_proc_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745744 ""}  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737994745744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7cn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7cn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7cn1 " "Found entity 1: altsyncram_7cn1" {  } { { "db/altsyncram_7cn1.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/altsyncram_7cn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994745784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994745784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7cn1 de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7cn1:auto_generated " "Elaborating entity \"altsyncram_7cn1\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7cn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_register_bank_b_module de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b " "Elaborating entity \"de1_blinker_nios2_proc_register_bank_b_module\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "de1_blinker_nios2_proc_register_bank_b" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_altsyncram" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737994745884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_blinker_nios2_proc_rf_ram_b.mif " "Parameter \"init_file\" = \"de1_blinker_nios2_proc_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745885 ""}  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737994745885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8cn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8cn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8cn1 " "Found entity 1: altsyncram_8cn1" {  } { { "db/altsyncram_8cn1.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/altsyncram_8cn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994745921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994745921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8cn1 de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8cn1:auto_generated " "Elaborating entity \"altsyncram_8cn1\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8cn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994745993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_debug de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_debug\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_debug" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_altera_std_synchronizer" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737994746051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746051 ""}  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737994746051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_ocimem de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem " "Elaborating entity \"de1_blinker_nios2_proc_nios2_ocimem\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_ocimem" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_ociram_sp_ram_module de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram " "Elaborating entity \"de1_blinker_nios2_proc_ociram_sp_ram_module\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "de1_blinker_nios2_proc_ociram_sp_ram" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_altsyncram" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737994746103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_blinker_nios2_proc_ociram_default_contents.mif " "Parameter \"init_file\" = \"de1_blinker_nios2_proc_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746104 ""}  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737994746104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qif1 " "Found entity 1: altsyncram_qif1" {  } { { "db/altsyncram_qif1.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/altsyncram_qif1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994746141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994746141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qif1 de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qif1:auto_generated " "Elaborating entity \"altsyncram_qif1\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_avalon_reg de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_avalon_reg:the_de1_blinker_nios2_proc_nios2_avalon_reg " "Elaborating entity \"de1_blinker_nios2_proc_nios2_avalon_reg\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_avalon_reg:the_de1_blinker_nios2_proc_nios2_avalon_reg\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_avalon_reg" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_break de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_break:the_de1_blinker_nios2_proc_nios2_oci_break " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_break\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_break:the_de1_blinker_nios2_proc_nios2_oci_break\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_break" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_xbrk de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_xbrk:the_de1_blinker_nios2_proc_nios2_oci_xbrk " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_xbrk\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_xbrk:the_de1_blinker_nios2_proc_nios2_oci_xbrk\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_xbrk" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_dbrk de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_dbrk:the_de1_blinker_nios2_proc_nios2_oci_dbrk " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_dbrk\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_dbrk:the_de1_blinker_nios2_proc_nios2_oci_dbrk\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_dbrk" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_itrace de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_itrace:the_de1_blinker_nios2_proc_nios2_oci_itrace " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_itrace\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_itrace:the_de1_blinker_nios2_proc_nios2_oci_itrace\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_itrace" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_dtrace de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_dtrace:the_de1_blinker_nios2_proc_nios2_oci_dtrace " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_dtrace\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_dtrace:the_de1_blinker_nios2_proc_nios2_oci_dtrace\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_dtrace" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_td_mode de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_dtrace:the_de1_blinker_nios2_proc_nios2_oci_dtrace\|de1_blinker_nios2_proc_nios2_oci_td_mode:de1_blinker_nios2_proc_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_td_mode\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_dtrace:the_de1_blinker_nios2_proc_nios2_oci_dtrace\|de1_blinker_nios2_proc_nios2_oci_td_mode:de1_blinker_nios2_proc_nios2_oci_trc_ctrl_td_mode\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "de1_blinker_nios2_proc_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_fifo de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_fifo\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_fifo" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo\|de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt:the_de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo\|de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt:the_de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo\|de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc:the_de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo\|de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc:the_de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo\|de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc:the_de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo\|de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc:the_de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_oci_test_bench de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo\|de1_blinker_nios2_proc_oci_test_bench:the_de1_blinker_nios2_proc_oci_test_bench " "Elaborating entity \"de1_blinker_nios2_proc_oci_test_bench\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo\|de1_blinker_nios2_proc_oci_test_bench:the_de1_blinker_nios2_proc_oci_test_bench\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_oci_test_bench" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746429 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "de1_blinker_nios2_proc_oci_test_bench " "Entity \"de1_blinker_nios2_proc_oci_test_bench\" contains only dangling pins" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_oci_test_bench" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1737994746431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_pib de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_pib:the_de1_blinker_nios2_proc_nios2_oci_pib " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_pib\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_pib:the_de1_blinker_nios2_proc_nios2_oci_pib\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_pib" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_im de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_im:the_de1_blinker_nios2_proc_nios2_oci_im " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_im\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_im:the_de1_blinker_nios2_proc_nios2_oci_im\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_im" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_jtag_debug_module_wrapper de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper " "Elaborating entity \"de1_blinker_nios2_proc_jtag_debug_module_wrapper\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_jtag_debug_module_wrapper" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_jtag_debug_module_tck de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_tck:the_de1_blinker_nios2_proc_jtag_debug_module_tck " "Elaborating entity \"de1_blinker_nios2_proc_jtag_debug_module_tck\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_tck:the_de1_blinker_nios2_proc_jtag_debug_module_tck\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" "the_de1_blinker_nios2_proc_jtag_debug_module_tck" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_jtag_debug_module_sysclk de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_sysclk:the_de1_blinker_nios2_proc_jtag_debug_module_sysclk " "Elaborating entity \"de1_blinker_nios2_proc_jtag_debug_module_sysclk\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_sysclk:the_de1_blinker_nios2_proc_jtag_debug_module_sysclk\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" "the_de1_blinker_nios2_proc_jtag_debug_module_sysclk" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" "de1_blinker_nios2_proc_jtag_debug_module_phy" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy " "Elaborated megafunction instantiation \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737994746576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy " "Instantiated megafunction \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746577 ""}  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737994746577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746579 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy " "Elaborated megafunction instantiation \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_onchip_memory de1_blinker_onchip_memory:onchip_memory " "Elaborating entity \"de1_blinker_onchip_memory\" for hierarchy \"de1_blinker_onchip_memory:onchip_memory\"" {  } { { "de1_blinker/synthesis/de1_blinker.v" "onchip_memory" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v" "the_altsyncram" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737994746755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_blinker_onchip_memory.hex " "Parameter \"init_file\" = \"de1_blinker_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 50000 " "Parameter \"maximum_depth\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 50000 " "Parameter \"numwords_a\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746756 ""}  } { { "de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737994746756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hgj1 " "Found entity 1: altsyncram_hgj1" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/altsyncram_hgj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994746837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994746837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hgj1 de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_hgj1:auto_generated " "Elaborating entity \"altsyncram_hgj1\" for hierarchy \"de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_hgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994746837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cla " "Found entity 1: decode_cla" {  } { { "db/decode_cla.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/decode_cla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994747939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994747939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cla de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_hgj1:auto_generated\|decode_cla:decode3 " "Elaborating entity \"decode_cla\" for hierarchy \"de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_hgj1:auto_generated\|decode_cla:decode3\"" {  } { { "db/altsyncram_hgj1.tdf" "decode3" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/altsyncram_hgj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994747940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994748015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994748015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_hgj1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_hgj1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_hgj1.tdf" "mux2" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/altsyncram_hgj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994748016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_sysid_1337 de1_blinker_sysid_1337:sysid_1337 " "Elaborating entity \"de1_blinker_sysid_1337\" for hierarchy \"de1_blinker_sysid_1337:sysid_1337\"" {  } { { "de1_blinker/synthesis/de1_blinker.v" "sysid_1337" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994748242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0 de1_blinker_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"de1_blinker_mm_interconnect_0\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\"" {  } { { "de1_blinker/synthesis/de1_blinker.v" "mm_interconnect_0" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994748250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_proc_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_proc_data_master_translator\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "nios2_proc_data_master_translator" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_proc_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_proc_instruction_master_translator\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "nios2_proc_instruction_master_translator" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 1082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_1337_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_1337_control_slave_translator\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "sysid_1337_control_slave_translator" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 1210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_proc_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_proc_jtag_debug_module_translator\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "nios2_proc_jtag_debug_module_translator" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 1274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 1338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 1466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_proc_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_proc_data_master_agent\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "nios2_proc_data_master_agent" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 2059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_proc_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_proc_instruction_master_agent\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "nios2_proc_instruction_master_agent" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 2140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 2265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_router de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router:router " "Elaborating entity \"de1_blinker_mm_interconnect_0_router\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router:router\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "router" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 3906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_router_default_decode de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router:router\|de1_blinker_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"de1_blinker_mm_interconnect_0_router_default_decode\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router:router\|de1_blinker_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_router_001 de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"de1_blinker_mm_interconnect_0_router_001\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_001:router_001\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "router_001" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 3922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_router_001_default_decode de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_001:router_001\|de1_blinker_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"de1_blinker_mm_interconnect_0_router_001_default_decode\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_001:router_001\|de1_blinker_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_router_002 de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"de1_blinker_mm_interconnect_0_router_002\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_002:router_002\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "router_002" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 3938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_router_002_default_decode de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_002:router_002\|de1_blinker_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"de1_blinker_mm_interconnect_0_router_002_default_decode\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_002:router_002\|de1_blinker_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_router_004 de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"de1_blinker_mm_interconnect_0_router_004\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_004:router_004\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "router_004" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 3970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_router_004_default_decode de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_004:router_004\|de1_blinker_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"de1_blinker_mm_interconnect_0_router_004_default_decode\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_004:router_004\|de1_blinker_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_cmd_demux de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"de1_blinker_mm_interconnect_0_cmd_demux\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 4241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_cmd_demux_001 de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"de1_blinker_mm_interconnect_0_cmd_demux_001\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 4264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_cmd_mux de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"de1_blinker_mm_interconnect_0_cmd_mux\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 4281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_cmd_mux_002 de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"de1_blinker_mm_interconnect_0_cmd_mux_002\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 4321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_rsp_demux de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"de1_blinker_mm_interconnect_0_rsp_demux\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 4531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_rsp_mux de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"de1_blinker_mm_interconnect_0_rsp_mux\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 4859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994749935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994750007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994750020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_rsp_mux_001 de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"de1_blinker_mm_interconnect_0_rsp_mux_001\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 4882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994750028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994750048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_avalon_st_adapter de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"de1_blinker_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 4911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994750058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0 de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994750070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_irq_mapper de1_blinker_irq_mapper:irq_mapper " "Elaborating entity \"de1_blinker_irq_mapper\" for hierarchy \"de1_blinker_irq_mapper:irq_mapper\"" {  } { { "de1_blinker/synthesis/de1_blinker.v" "irq_mapper" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994750114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "de1_blinker/synthesis/de1_blinker.v" "rst_controller" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994750124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "de1_blinker/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994750143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "de1_blinker/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737994750189 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1737994752388 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.01.27.17:19:16 Progress: Loading sld4e966089/alt_sld_fab_wrapper_hw.tcl " "2025.01.27.17:19:16 Progress: Loading sld4e966089/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1737994756570 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1737994759039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1737994759293 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1737994761733 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1737994761748 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1737994761762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1737994761795 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1737994761810 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1737994761811 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1737994762537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4e966089/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4e966089/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4e966089/alt_sld_fab.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/sld4e966089/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994762637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994762637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994762670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994762670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994762684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994762684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994762690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994762690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994762720 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994762720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994762720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737994762731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737994762731 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1737994765088 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737994766128 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "184 " "184 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1737994767135 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737994767377 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/output_files/chip1.map.smsg " "Generated suppressed messages file C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/output_files/chip1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1737994767676 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1737994769008 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737994769008 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2224 " "Implemented 2224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1737994769383 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1737994769383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1826 " "Implemented 1826 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1737994769383 ""} { "Info" "ICUT_CUT_TM_RAMS" "336 " "Implemented 336 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1737994769383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1737994769383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5030 " "Peak virtual memory: 5030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737994769451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 27 17:19:29 2025 " "Processing ended: Mon Jan 27 17:19:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737994769451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737994769451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737994769451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737994769451 ""}
