
*** Running vivado
    with args -log Enigma_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Enigma_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2018.3/scripts/Vivado_init.tcl'
source Enigma_top.tcl -notrace
WARNING: [Board 49-91] Board repository path 'C:XilinxVivadooard_files' does not exist, it will not be used to search board files.
Command: synth_design -top Enigma_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10936 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 381.453 ; gain = 100.273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Enigma_top' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Enigma_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'MainBlock' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/MainBlock.v:23]
INFO: [Synth 8-6157] synthesizing module 'Tfunction1_V2' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction1_V2.v:23]
WARNING: [Synth 8-6090] variable 'of' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction1_V2.v:45]
INFO: [Synth 8-6155] done synthesizing module 'Tfunction1_V2' (1#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction1_V2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Tfunction2_V2' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction2_V2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Tfunction2_V2' (2#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Tfunction2_V2.v:23]
WARNING: [Synth 8-350] instance 'F2' of module 'Tfunction2_V2' requires 4 connections, but only 3 given [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/MainBlock.v:36]
INFO: [Synth 8-6157] synthesizing module 'Turning_Function_1' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'Binary_5bit_Adder' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Adder.v:25]
INFO: [Synth 8-6157] synthesizing module 'Full_Adder' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Full_Adder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Full_Adder' (3#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Full_Adder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Binary_5bit_Adder' (4#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Adder.v:25]
INFO: [Synth 8-6157] synthesizing module 'Binary_5bit_Modulus' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Modulus.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Binary_5bit_Modulus' (5#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Modulus.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Turning_Function_1' (6#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'Turntable1' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Turntable1' (7#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Turning_Function_2' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_2.v:3]
INFO: [Synth 8-6157] synthesizing module 'Binary_5bit_Subtractor' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Subtractor.v:3]
INFO: [Synth 8-6157] synthesizing module 'Full_Subtractor' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Full_Subtractor.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Full_Subtractor' (8#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Full_Subtractor.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Binary_5bit_Subtractor' (9#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Binary_5bit_Subtractor.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Turning_Function_2' (10#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_2.v:3]
INFO: [Synth 8-6157] synthesizing module 'Turntable2' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Turntable2' (11#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Turntable3' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Turntable3' (12#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turntable3.v:23]
INFO: [Synth 8-6157] synthesizing module 'Turning_Function_3' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_3.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Turning_Function_3' (13#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Turning_Function_3.v:3]
INFO: [Synth 8-6157] synthesizing module 'reflextable' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reflextable.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reflextable' (14#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reflextable.v:23]
INFO: [Synth 8-6157] synthesizing module 'reverse3' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reverse3' (15#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse3.v:23]
INFO: [Synth 8-6157] synthesizing module 'reverse2' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reverse2' (16#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse2.v:23]
INFO: [Synth 8-6157] synthesizing module 'reverse1' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reverse1' (17#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/reverse1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MainBlock' (18#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/MainBlock.v:23]
INFO: [Synth 8-6157] synthesizing module 'IO_module' [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/IO_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IO_module' (19#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/IO_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Enigma_top' (20#1) [C:/Users/NTH417/Desktop/project_4/project_4.srcs/sources_1/new/Enigma_top.v:1]
WARNING: [Synth 8-3917] design Enigma_top has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design Enigma_top has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design Enigma_top has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design Enigma_top has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design Enigma_top has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design Enigma_top has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design Enigma_top has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design Enigma_top has port AN[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 437.562 ; gain = 156.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 437.562 ; gain = 156.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 437.562 ; gain = 156.383
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/NTH417/Downloads/Nexys-A7-100T-Master-1.xdc]
WARNING: [Vivado 12-507] No nets matched 'SW_IBUF[5]'. [C:/Users/NTH417/Downloads/Nexys-A7-100T-Master-1.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/NTH417/Downloads/Nexys-A7-100T-Master-1.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/NTH417/Downloads/Nexys-A7-100T-Master-1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/NTH417/Downloads/Nexys-A7-100T-Master-1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Enigma_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Enigma_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 785.012 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 785.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 785.012 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 785.012 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 785.012 ; gain = 503.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 785.012 ; gain = 503.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 785.012 ; gain = 503.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 785.012 ; gain = 503.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 164   
	   3 Input      1 Bit         XORs := 60    
+---Registers : 
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Enigma_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Tfunction1_V2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Tfunction2_V2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Full_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module Binary_5bit_Modulus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module Full_Subtractor 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
Module Turning_Function_2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module IO_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Enigma_top has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design Enigma_top has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design Enigma_top has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design Enigma_top has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design Enigma_top has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design Enigma_top has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design Enigma_top has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design Enigma_top has port AN[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/F1/of_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 785.012 ; gain = 503.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|IO_module   | seg        | 32x7          | LUT            | 
|Enigma_top  | U1/seg     | 32x7          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 785.012 ; gain = 503.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 785.012 ; gain = 503.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 830.691 ; gain = 549.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 830.691 ; gain = 549.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 830.691 ; gain = 549.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 830.691 ; gain = 549.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 830.691 ; gain = 549.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 830.691 ; gain = 549.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 830.691 ; gain = 549.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    18|
|4     |LUT3 |    11|
|5     |LUT4 |    14|
|6     |LUT5 |    47|
|7     |LUT6 |    83|
|8     |FDCE |     5|
|9     |FDRE |    11|
|10    |IBUF |     7|
|11    |OBUF |    20|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   218|
|2     |  U0     |MainBlock     |   180|
|3     |    F0   |Tfunction1_V2 |   156|
|4     |    F1   |Tfunction2_V2 |    24|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 830.691 ; gain = 549.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 830.691 ; gain = 202.062
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 830.691 ; gain = 549.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 830.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 20 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 830.691 ; gain = 561.695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 830.691 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/NTH417/Desktop/project_4/project_4.runs/synth_1/Enigma_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Enigma_top_utilization_synth.rpt -pb Enigma_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  5 22:15:09 2024...
