Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /media/aditikh22/HP USB20FD/CS220/Lab2_1/two_bit_adder/two_bit_adder_top_isim_beh.exe -prj /media/aditikh22/HP USB20FD/CS220/Lab2_1/two_bit_adder/two_bit_adder_top_beh.prj work.two_bit_adder_top work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/media/aditikh22/HP USB20FD/CS220/Lab2_1/two_bit_adder/full_adder.v" into library work
Analyzing Verilog file "/media/aditikh22/HP USB20FD/CS220/Lab2_1/two_bit_adder/two_bit_adder.v" into library work
WARNING:HDLCompiler:687 - "/media/aditikh22/HP USB20FD/CS220/Lab2_1/two_bit_adder/two_bit_adder.v" Line 21: Illegal redeclaration of module <full_adder>.
Analyzing Verilog file "/media/aditikh22/HP USB20FD/CS220/Lab2_1/two_bit_adder/two_bit_adder_top.v" into library work
WARNING:HDLCompiler:687 - "/media/aditikh22/HP USB20FD/CS220/Lab2_1/two_bit_adder/two_bit_adder_top.v" Line 60: Illegal redeclaration of module <two_bit_adder_top>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/media/aditikh22/HP USB20FD/CS220/Lab2_1/two_bit_adder/two_bit_adder.v" Line 43: Size mismatch in connection of port <cin>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Fuse Memory Usage: 82792 KB
Fuse CPU Usage: 2260 ms
Compiling module full_adder
Compiling module two_bit_adder
Compiling module two_bit_adder_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable /media/aditikh22/HP USB20FD/CS220/Lab2_1/two_bit_adder/two_bit_adder_top_isim_beh.exe
Fuse Memory Usage: 643020 KB
Fuse CPU Usage: 2290 ms
GCC CPU Usage: 540 ms
