*----------------------------------------------------------------------------------------
*	Innovus 19.10-p002_1 (64bit) 04/19/2019 15:18 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2019-Nov-02 17:06:55 (2019-Nov-02 21:06:55 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: mpadd256_full
*
*	Liberty Libraries used: 
*	        /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib
*	        /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
*
*	Power Domain used: 
*              Rail:        VDD      Voltage:       1.08 
*
*       Dynamic View: av_wc
*
*       Leakage View: av_wc
*
*       User-Defined Activity : N.A.
*
*	Switching Activity File used: 
*	        mpadd.vcd
*                    Vcd Window used(Start Time, Stop Time):   
*                     Vcd Scale Factor: 1 
* *                    Design annotation coverage: 1543/1825 = 84.5479% 
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Primary Input Activity: N.A.
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile postroute_power.rpt
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        0.03038413 	   77.5711%
Total Switching Power:       0.00858581 	   21.9197%
Total Leakage Power:         0.00019943 	    0.5092%
Total Power:                 0.03916938 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.02746    0.001812   0.0001484     0.02942       75.12 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                   0.001457     0.00229   4.587e-05    0.003793       9.684 
Clock (Combinational)           0.001462    0.004484   5.172e-06    0.005952       15.19 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                            0.03038    0.008586   0.0001994     0.03917         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.08    0.03038    0.008586   0.0001994     0.03917         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk_input                       0.001462    0.004484   5.172e-06    0.005952       15.19 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)    0.001462    0.004484   5.172e-06    0.005952       15.19 
-----------------------------------------------------------------------------------------
Clock: clk_input
Clock Period: 0.100000 usec 
Clock Toggle Rate:    20.0000 Mhz 
Clock Static Probability:  0.5000



-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*                Highest Average Power:       CTS_ccl_a_buf_00020 (CLKBUFX12):        0.0007209 
*                Highest Leakage Power:       CTS_ccl_a_buf_00024 (CLKBUFX12):        5.746e-07 
*          Total Cap:      3.85001e-12 F
*          Total instances in design:  1054
*          Total instances in design with no power:     0
*          Total instances in design with no activity:     0
*          Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

