Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: usb_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "usb_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "usb_test"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : usb_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\BaiduYunDownload\AX545.160128\AX545\09_VERILOG\13_usb_test\rtl\usb_test.v" into library work
Parsing module <usb_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <usb_test>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <usb_test>.
    Related source file is "E:\BaiduYunDownload\AX545.160128\AX545\09_VERILOG\13_usb_test\rtl\usb_test.v".
        IDLE = 5'b00000
        EP2_RD_CMD = 5'b00001
        EP2_RD_DATA = 5'b00010
        EP2_RD_OVER = 5'b00011
        EP6_WR_CMD = 5'b00100
        EP6_WR_OVER = 5'b00101
WARNING:Xst:647 - Input <usb_flagb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <usb_fifoaddr>.
    Found 5-bit register for signal <usb_state>.
    Found 1-bit register for signal <usb_fd_en>.
    Found 1-bit register for signal <access_req>.
    Found 1-bit register for signal <usb_slrd>.
    Found 1-bit register for signal <usb_slwr>.
    Found 1-bit register for signal <usb_sloe>.
    Found 5-bit register for signal <i>.
    Found 1-bit register for signal <bus_busy>.
    Found 16-bit register for signal <data_reg>.
    Found finite state machine <FSM_0> for signal <usb_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 19                                             |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | fpga_gclk (rising_edge)                        |
    | Reset              | reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <i[4]_GND_1_o_add_6_OUT> created at line 95.
    Found 1-bit tristate buffer for signal <usb_fd<15>> created at line 154
    Found 1-bit tristate buffer for signal <usb_fd<14>> created at line 154
    Found 1-bit tristate buffer for signal <usb_fd<13>> created at line 154
    Found 1-bit tristate buffer for signal <usb_fd<12>> created at line 154
    Found 1-bit tristate buffer for signal <usb_fd<11>> created at line 154
    Found 1-bit tristate buffer for signal <usb_fd<10>> created at line 154
    Found 1-bit tristate buffer for signal <usb_fd<9>> created at line 154
    Found 1-bit tristate buffer for signal <usb_fd<8>> created at line 154
    Found 1-bit tristate buffer for signal <usb_fd<7>> created at line 154
    Found 1-bit tristate buffer for signal <usb_fd<6>> created at line 154
    Found 1-bit tristate buffer for signal <usb_fd<5>> created at line 154
    Found 1-bit tristate buffer for signal <usb_fd<4>> created at line 154
    Found 1-bit tristate buffer for signal <usb_fd<3>> created at line 154
    Found 1-bit tristate buffer for signal <usb_fd<2>> created at line 154
    Found 1-bit tristate buffer for signal <usb_fd<1>> created at line 154
    Found 1-bit tristate buffer for signal <usb_fd<0>> created at line 154
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <usb_test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Registers                                            : 9
 1-bit register                                        : 6
 16-bit register                                       : 1
 2-bit register                                        : 1
 5-bit register                                        : 1
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 8
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <usb_fifoaddr_0> (without init value) has a constant value of 0 in block <usb_test>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Registers                                            : 29
 Flip-Flops                                            : 29
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <usb_fifoaddr_0> (without init value) has a constant value of 0 in block <usb_test>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <usb_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00010 | 010
 00011 | 011
 00100 | 100
 00101 | 101
-------------------

Optimizing unit <usb_test> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block usb_test, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : usb_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 54
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 2
#      LUT3                        : 5
#      LUT4                        : 3
#      LUT5                        : 22
#      LUT6                        : 17
#      MUXF7                       : 2
# FlipFlops/Latches                : 31
#      FDC                         : 5
#      FDC_1                       : 1
#      FDE                         : 22
#      FDP                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 3
#      IOBUF                       : 16
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              31  out of  54576     0%  
 Number of Slice LUTs:                   51  out of  27288     0%  
    Number used as Logic:                51  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     51
   Number with an unused Flip Flop:      20  out of     51    39%  
   Number with an unused LUT:             0  out of     51     0%  
   Number of fully used LUT-FF pairs:    31  out of     51    60%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  26  out of    218    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fpga_gclk                          | BUFGP                  | 31    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.970ns (Maximum Frequency: 251.911MHz)
   Minimum input arrival time before clock: 3.763ns
   Maximum output required time after clock: 4.878ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_gclk'
  Clock period: 3.970ns (frequency: 251.911MHz)
  Total number of paths / destination ports: 325 / 52
-------------------------------------------------------------------------
Delay:               3.970ns (Levels of Logic = 3)
  Source:            i_3 (FF)
  Destination:       usb_sloe (FF)
  Source Clock:      fpga_gclk rising
  Destination Clock: fpga_gclk rising

  Data Path: i_3 to usb_sloe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.447   1.156  i_3 (i_3)
     LUT5:I1->O           19   0.203   1.072  GND_1_o_GND_1_o_equal_6_o<4>1 (GND_1_o_GND_1_o_equal_6_o)
     LUT6:I5->O            1   0.205   0.580  usb_sloe_dpot (usb_sloe_dpot)
     LUT3:I2->O            1   0.205   0.000  usb_sloe_rstpot (usb_sloe_rstpot)
     FDP:D                     0.102          usb_sloe
    ----------------------------------------
    Total                      3.970ns (1.162ns logic, 2.808ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_gclk'
  Total number of paths / destination ports: 49 / 32
-------------------------------------------------------------------------
Offset:              3.763ns (Levels of Logic = 2)
  Source:            reset_n (PAD)
  Destination:       i_0 (FF)
  Destination Clock: fpga_gclk rising

  Data Path: reset_n to i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.222   1.300  reset_n_IBUF (reset_n_IBUF)
     LUT3:I0->O            5   0.205   0.714  _n0295_inv1 (_n0295_inv)
     FDE:CE                    0.322          i_0
    ----------------------------------------
    Total                      3.763ns (1.749ns logic, 2.014ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_gclk'
  Total number of paths / destination ports: 36 / 20
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 2)
  Source:            usb_fd_en (FF)
  Destination:       usb_fd<15> (PAD)
  Source Clock:      fpga_gclk rising

  Data Path: usb_fd_en to usb_fd<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  usb_fd_en (usb_fd_en)
     INV:I->O             16   0.206   1.004  usb_fd_en_inv1_INV_0 (usb_fd_en_inv)
     IOBUF:T->IO               2.571          usb_fd_15_IOBUF (usb_fd<15>)
    ----------------------------------------
    Total                      4.878ns (3.224ns logic, 1.654ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fpga_gclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_gclk      |    3.970|    1.473|    1.371|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.72 secs
 
--> 

Total memory usage is 257952 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

