// Seed: 1063535899
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wand id_6,
    output wire id_7,
    input wand id_8
    , id_25,
    input uwire id_9,
    output wand id_10,
    output uwire id_11,
    input tri id_12,
    output tri1 id_13
    , id_26,
    inout tri id_14,
    input wand id_15,
    input supply1 id_16,
    input supply0 id_17,
    output uwire id_18,
    input wire id_19,
    input wor id_20,
    output uwire id_21,
    input supply1 id_22,
    output wand id_23
);
  assign id_26 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output logic id_2,
    output wand id_3,
    output uwire id_4,
    output supply1 id_5,
    input tri id_6
);
  supply1 id_8;
  initial begin
    if (id_8) begin
      if ((id_6) - id_6) deassign id_3;
    end
    id_2 <= 1;
  end
  supply0 id_9;
  assign id_9 = id_8;
  wor  id_10 = id_6;
  wire id_11;
  module_0(
      id_6,
      id_5,
      id_6,
      id_1,
      id_6,
      id_10,
      id_10,
      id_5,
      id_10,
      id_10,
      id_10,
      id_4,
      id_6,
      id_0,
      id_10,
      id_6,
      id_10,
      id_6,
      id_3,
      id_10,
      id_10,
      id_1,
      id_10,
      id_3
  );
endmodule
