# 3.30

## Question

Figure 3.27 shows a *ripple-carry adder* formed by stringing together $n$ full-adders. This is the simplest form of parallel adder for adding two $n$-bit binary numbers. The inputs $A_1, A_2, A_3, ..., A_n$ and $B_1, B_2, B_3, ..., B_n$ are the two binary numbers to be added (each $A_k$ and $B_k$ is a 0 or a 1). The circuit generates $S_1, S_2, S_3, ..., S_n$, the $n$ bits of the sum, and $C$, the carry from the addition. Write a procedure `ripple-carry-adder` that generates this circuit. The procedure should take as arguments three lists of $n$ wires each -- the $A_k$, the $B_k$, and the $S_k$ -- and also another wire $C$. The major drawback of the ripple-carry adder is the need to wait for the carry signals to propagate. What is the delay needed to obtain the complete output from an $n$-bit ripple-carry adder, expressed in terms of the delays for and-gates, or-gates, and inverters?

![3.27](https://mitp-content-server.mit.edu/books/content/sectbyfn/books_pres_0/6515/sicp.zip/full-text/book/ch3-Z-G-27.gif)

What is the delay needed to obtain the complete output from an n-bit ripple-carry adder, expressed in terms of the delays for and-gates, or-gates, and inverters?

## Answer

### Half-adder

![Half-adder](https://mitp-content-server.mit.edu/books/content/sectbyfn/books_pres_0/6515/sicp.zip/full-text/book/ch3-Z-G-25.gif)

* $\text{HA}_S = t_\wedge + \max(t_\vee, t_\neg + t_\wedge)$
* $\text{HA}_C = t_\wedge$

### Full-adder

![Full-adder](https://mitp-content-server.mit.edu/books/content/sectbyfn/books_pres_0/6515/sicp.zip/full-text/book/ch3-Z-G-26.gif)

* $\text{FA}_S = \text{HA}_S + \text{HA}_S = 2 \cdot \text{HA}_S$
* $\text{FA}_C = t_\vee + \max(\text{HA}_C + \text{HA}_S, \text{HA}_C) = t_\vee + \text{HA}_C + \text{HA}_S$

### Ripple-carry adder

![Ripple-carry adder](https://mitp-content-server.mit.edu/books/content/sectbyfn/books_pres_0/6515/sicp.zip/full-text/book/ch3-Z-G-27.gif)

* $\text{RA}_S = \text{FA}_S + (n - 1) \cdot \text{FA}_C$
* $\text{RA}_C = \text{FA}_C + (n - 1) \cdot \text{FA}_C = n \cdot \text{FA}_C$

The complete output delay time of an n-bit ripple-carry adder is given by $\max(\text{RA}_C, \text{RA}_S)$:

$$
\begin{align*}
\text{RA}_C & \text{ ? } \text{RA}_S \sim \text{(Computing max)} \\
\text{FA}_C & \text{ ? } \text{FA}_S \sim \text{(Ripple-carry adder def)} \\
t_\vee + \text{HA}_C & \text{ ? } \text{HA}_S \sim \text{(Full-adder def)} \\
t_\vee & \text{ < } \max(t_\vee, t_\neg + t_\wedge)
\end{align*}
$$

$\implies \max(\text{RA}_C, \text{RA}_S) = \text{RA}_S$. Then

$$
\begin{align*}
\text{RA}_S & = \text{FA}_S + (n - 1) \cdot \text{FA}_C \\
            & = (2 \cdot \text{HA}_S) + (n - 1) \cdot (t_\vee + \text{HA}_C + \text{HA}_S) \\
            & = 2 \cdot (t_\wedge + \max(t_\vee, t_\neg + t_\wedge)) + (n - 1) \cdot (t_\vee + (t_\wedge) + (t_\wedge + \max(t_\vee, t_\neg + t_\wedge))) \\
            & = (n - 1) \cdot (t_\vee) + (n) \cdot (2 \cdot t_\wedge) + (n + 1) \cdot \max(t_\vee, t_\neg + t_\wedge) \text{. } \checkmark
\end{align*}
$$
