// Seed: 370320069
`define pp_5 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always if (1) @(posedge 1);
endmodule
module module_1 (
    input logic id_0,
    input id_1,
    output id_2
);
  logic id_5, id_6, id_7, id_8, id_9;
  assign id_2 = 1'b0 == id_7;
  logic id_10;
endmodule
`timescale 1ps / 1 ps
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  inout id_1;
  logic id_5;
  assign id_4 = id_0;
endmodule
