#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar  5 11:48:26 2018
# Process ID: 9972
# Current directory: C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.runs/synth_1/top.vds
# Journal file: C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 367.762 ; gain = 98.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/top.vhd:40]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.runs/synth_1/.Xil/Vivado-9972-DESKTOP-RTPENS1/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'pll' of component 'clk_wiz_0' [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/top.vhd:74]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.runs/synth_1/.Xil/Vivado-9972-DESKTOP-RTPENS1/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/vga.vhd:7' bound to instance 'vga_con' of component 'VGA' [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/top.vhd:75]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/vga.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'VGA' (1#1) [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/vga.vhd:17]
INFO: [Synth 8-3491] module 'image' declared at 'C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/image.vhd:28' bound to instance 'ball' of component 'image' [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/top.vhd:76]
INFO: [Synth 8-638] synthesizing module 'image' [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/image.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/image.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/image.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'image' (2#1) [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/image.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/top.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 419.934 ; gain = 150.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 419.934 ; gain = 150.660
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.runs/synth_1/.Xil/Vivado-9972-DESKTOP-RTPENS1/dcp1/clk_wiz_0_in_context.xdc] for cell 'pll'
Finished Parsing XDC File [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.runs/synth_1/.Xil/Vivado-9972-DESKTOP-RTPENS1/dcp1/clk_wiz_0_in_context.xdc] for cell 'pll'
Parsing XDC File [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/constrs_1/new/ball_io.xdc]
Finished Parsing XDC File [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/constrs_1/new/ball_io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/constrs_1/new/ball_io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 755.992 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 755.992 ; gain = 486.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 755.992 ; gain = 486.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  {C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.runs/synth_1/.Xil/Vivado-9972-DESKTOP-RTPENS1/dcp1/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  {C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.runs/synth_1/.Xil/Vivado-9972-DESKTOP-RTPENS1/dcp1/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for pll. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 755.992 ; gain = 486.719
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/vga.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/vga.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/vga.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element hcount_reg was removed.  [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/vga.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 755.992 ; gain = 486.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	  10 Input     12 Bit        Muxes := 6     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 7     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module image 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	  10 Input     12 Bit        Muxes := 6     
	   6 Input     12 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element vga_con/hcount_reg was removed.  [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/vga.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element vga_con/cnt_reg was removed.  [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/vga.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element vga_con/x_reg was removed.  [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/vga.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element vga_con/y_reg was removed.  [C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.srcs/sources_1/imports/new/vga.vhd:41]
INFO: [Synth 8-3886] merging instance 'ball/blue_reg[0]' (FDS) to 'ball/green_reg[0]'
INFO: [Synth 8-3886] merging instance 'ball/blue_reg[1]' (FDS) to 'ball/green_reg[0]'
INFO: [Synth 8-3886] merging instance 'ball/blue_reg[2]' (FDS) to 'ball/green_reg[0]'
INFO: [Synth 8-3886] merging instance 'ball/blue_reg[3]' (FDS) to 'ball/green_reg[0]'
INFO: [Synth 8-3886] merging instance 'ball/green_reg[0]' (FDS) to 'ball/green_reg[1]'
INFO: [Synth 8-3886] merging instance 'ball/green_reg[1]' (FDS) to 'ball/green_reg[2]'
INFO: [Synth 8-3886] merging instance 'ball/green_reg[2]' (FDS) to 'ball/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'ball/red_reg[0]' (FDS) to 'ball/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'ball/red_reg[1]' (FDS) to 'ball/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'ball/red_reg[2]' (FDS) to 'ball/red_reg[3]'
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[9]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 755.992 ; gain = 486.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll/clk_out1' to pin 'pll/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 755.992 ; gain = 486.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 769.656 ; gain = 500.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 771.668 ; gain = 502.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 771.668 ; gain = 502.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 771.668 ; gain = 502.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 771.668 ; gain = 502.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 771.668 ; gain = 502.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 771.668 ; gain = 502.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 771.668 ; gain = 502.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |    39|
|3     |LUT1             |     3|
|4     |LUT2             |    20|
|5     |LUT3             |    29|
|6     |LUT4             |    38|
|7     |LUT5             |    26|
|8     |LUT6             |    64|
|9     |FDRE             |   113|
|10    |FDSE             |    19|
|11    |OBUF             |    14|
+------+-----------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |   366|
|2     |  ball    |image  |    11|
|3     |  vga_con |VGA    |   340|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 771.668 ; gain = 502.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 771.668 ; gain = 166.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 771.668 ; gain = 502.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 771.668 ; gain = 513.863
INFO: [Common 17-1381] The checkpoint 'C:/Users/stan/CloudStation/workspaces/workspace Vivado/ball/ball.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 771.668 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar  5 11:49:13 2018...
