// Seed: 3403185971
module module_0;
  parameter id_1 = (1'b0);
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output wand id_2,
    input wand id_3,
    input wor id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri id_7,
    output wand id_8,
    input supply0 id_9
);
  assign id_1 = -1;
  module_0 modCall_1 ();
  wire id_11;
  ;
  logic id_12;
endmodule
module module_2 #(
    parameter id_3 = 32'd11
) (
    output tri0 id_0,
    output wire id_1,
    output tri1 id_2,
    input  tri  _id_3,
    output wire id_4
);
  wire [-1 'd0 : id_3] id_6;
  not primCall (id_0, id_6);
  module_0 modCall_1 ();
endmodule
