#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 13 14:16:04 2020
# Process ID: 26008
# Current directory: D:/Programming/Git/cse125/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12252 D:\Programming\Git\cse125\Lab1\Lab1.xpr
# Log file: D:/Programming/Git/cse125/Lab1/vivado.log
# Journal file: D:/Programming/Git/cse125/Lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Programming/Git/cse125/Lab1/Lab1.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 13 14:18:00 2020...
do IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 915.980 ; gain = 299.664
update_compile_order -fileset sources_1
set_property top multiplier_1 [current_fileset]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/lfsr_test.xdc]
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Apr 13 14:19:19 2020] Launched synth_1...
Run output will be captured here: D:/Programming/Git/cse125/Lab1/Lab1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1176.840 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1255.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1391.625 ; gain = 453.063
close [ open D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mul1_test.xdc w ]
add_files -fileset constrs_1 D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mul1_test.xdc
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mul1_test.xdc]
Finished Parsing XDC File [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mul1_test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1908.000 ; gain = 75.199
export_ip_user_files -of_objects  [get_files D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/lfsr_test.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/lfsr_test.xdc
file delete -force D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/lfsr_test.xdc
set_property target_constrs_file D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mul1_test.xdc [current_fileset -constrset]
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_methodology -name post_wizard
Command: report_methodology -name post_wizard
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
report_methodology completed successfully
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name post_wizard
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
check_timing -name post_wizard
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name mul1_timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name mul1_utilization_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name mul1_timing_1(1)
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_runs impl_1 -jobs 2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.973 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
[Mon Apr 13 14:27:54 2020] Launched impl_1...
Run output will be captured here: D:/Programming/Git/cse125/Lab1/Lab1.runs/impl_1/runme.log
