==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7a100tcsg324-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'minver_lib.c' ... 
@I [HLS-10] Analyzing design file 'minver.c' ... 
@W [HLS-40] minver.c:129:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.

@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 324.859 ; gain = 12.586 ; free physical = 1629 ; free virtual = 10332
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 324.859 ; gain = 12.586 ; free physical = 1625 ; free virtual = 10330
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 324.859 ; gain = 12.586 ; free physical = 1620 ; free virtual = 10330
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'minver_fabs' into 'minver_hwa' (minver.c:58) automatically.
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 324.859 ; gain = 12.586 ; free physical = 1619 ; free virtual = 10329
@I [XFORM-101] Partitioning array 'a' (minver.c:35) in dimension 1 with a block factor 4.
@I [XFORM-602] Inlining function 'minver_fabs' into 'minver_hwa' (minver.c:58) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (minver.c:56:33) to (minver.c:56:26) in function 'minver_hwa'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (minver.c:65:5) to (minver.c:67:5) in function 'minver_hwa'... converting 3 basic blocks.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 452.855 ; gain = 140.582 ; free physical = 1597 ; free virtual = 10308
@W [XFORM-542] Cannot flatten a loop nest 'Loop-2' (minver.c:54:9) in function 'minver_hwa' : 
               more than one sub loop.
@W [XFORM-542] Cannot flatten a loop nest 'Loop-3.1' (minver.c:111:7) in function 'minver_hwa' : 
               the outer loop is not a perfect loop.
@W [XFORM-542] Cannot flatten a loop nest 'Loop-3' (minver.c:105:9) in function 'minver_hwa' : 
               the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
@W [XFORM-631] Renaming function 'aesl_mux_load.4[4 x [16 x float]]P.i32.i64.i64' into aesl_mux_load.4[4 x .
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 452.855 ; gain = 140.582 ; free physical = 1594 ; free virtual = 10305
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'minver_hwa' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'aesl_mux_load_4_4_x_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'aesl_mux_load_4_4_x_s'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 6.55 seconds; current allocated memory: 69.955 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.02 seconds; current allocated memory: 70.206 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'minver_hwa' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 2.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 6.
@I [SCHED-61] Pipelining loop 'Loop 2.2'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (minver.c:80) of variable 'tmp_62', minver.c:79 on array 'a_0' and 'call' operation ('w', minver.c:54) to 'aesl_mux_load_4_4_x_s'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (minver.c:80) of variable 'tmp_62', minver.c:79 on array 'a_0' and 'call' operation ('w', minver.c:54) to 'aesl_mux_load_4_4_x_s'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (minver.c:80) of variable 'tmp_62', minver.c:79 on array 'a_0' and 'call' operation ('w', minver.c:54) to 'aesl_mux_load_4_4_x_s'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (minver.c:80) of variable 'tmp_62', minver.c:79 on array 'a_0' and 'call' operation ('w', minver.c:54) to 'aesl_mux_load_4_4_x_s'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (minver.c:81) of variable 'w', minver.c:54 on array 'a_0' and 'call' operation ('w', minver.c:54) to 'aesl_mux_load_4_4_x_s'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 6, Depth: 7.
@I [SCHED-61] Pipelining loop 'Loop 2.3'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (minver.c:87) of variable 'tmp_12', minver.c:87 on array 'a_0' and 'call' operation ('tmp_67', minver.c:54) to 'aesl_mux_load_4_4_x_s'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (minver.c:87) of variable 'tmp_12', minver.c:87 on array 'a_0' and 'call' operation ('tmp_67', minver.c:54) to 'aesl_mux_load_4_4_x_s'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (minver.c:87) of variable 'tmp_12', minver.c:87 on array 'a_0' and 'call' operation ('tmp_67', minver.c:54) to 'aesl_mux_load_4_4_x_s'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (minver.c:87) of variable 'tmp_12', minver.c:87 on array 'a_0' and 'call' operation ('tmp_67', minver.c:54) to 'aesl_mux_load_4_4_x_s'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation (minver.c:87) of variable 'tmp_12', minver.c:87 on array 'a_0' and 'call' operation ('tmp_67', minver.c:54) to 'aesl_mux_load_4_4_x_s'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation (minver.c:87) of variable 'tmp_12', minver.c:87 on array 'a_0' and 'call' operation ('tmp_67', minver.c:54) to 'aesl_mux_load_4_4_x_s'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'store' operation (minver.c:87) of variable 'tmp_12', minver.c:87 on array 'a_0' and 'call' operation ('tmp_67', minver.c:54) to 'aesl_mux_load_4_4_x_s'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 17, Depth: 18.
@I [SCHED-61] Pipelining loop 'Loop 3.1.1'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (minver.c:120) of variable 'tmp_56', minver.c:109 on array 'a_0' and 'call' operation ('w', minver.c:109) to 'aesl_mux_load_4_4_x_s'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (minver.c:120) of variable 'tmp_56', minver.c:109 on array 'a_0' and 'call' operation ('w', minver.c:109) to 'aesl_mux_load_4_4_x_s'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (minver.c:120) of variable 'tmp_56', minver.c:109 on array 'a_0' and 'call' operation ('w', minver.c:109) to 'aesl_mux_load_4_4_x_s'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (minver.c:120) of variable 'tmp_56', minver.c:109 on array 'a_0' and 'call' operation ('w', minver.c:109) to 'aesl_mux_load_4_4_x_s'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (minver.c:121) of variable 'w', minver.c:109 on array 'a_0' and 'call' operation ('w', minver.c:109) to 'aesl_mux_load_4_4_x_s'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 6, Depth: 7.
@W [SCHED-21] Estimated clock period (11.8ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
@W [SCHED-21] The critical path consists of the following:
	'call' operation ('tmp_67', minver.c:54) to 'aesl_mux_load_4_4_x_s' (5.45 ns)
	'fdiv' operation ('tmp_12', minver.c:87) (6.3 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.3 seconds; current allocated memory: 72.141 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.24 seconds; current allocated memory: 73.498 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'aesl_mux_load_4_4_x_s' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Setting dangling out port 'aesl_mux_load_4_4_x_s/empty_9_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'aesl_mux_load_4_4_x_s/empty_9_Din_A' to 0.
@W [RTGEN-101] Setting dangling out port 'aesl_mux_load_4_4_x_s/empty_10_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'aesl_mux_load_4_4_x_s/empty_10_Din_A' to 0.
@W [RTGEN-101] Setting dangling out port 'aesl_mux_load_4_4_x_s/empty_11_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'aesl_mux_load_4_4_x_s/empty_11_Din_A' to 0.
@W [RTGEN-101] Setting dangling out port 'aesl_mux_load_4_4_x_s/empty_12_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'aesl_mux_load_4_4_x_s/empty_12_Din_A' to 0.
@I [RTGEN-100] Finished creating RTL model for 'aesl_mux_load_4_4_x_s'.
@I [HLS-111]  Elapsed time: 0.24 seconds; current allocated memory: 73.859 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'minver_hwa' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'minver_hwa/a_0' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'minver_hwa/a_1' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'minver_hwa/a_2' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'minver_hwa/a_3' to 'bram'.
@I [RTGEN-500] Setting interface mode on function 'minver_hwa' to 'ap_ctrl_hs'.
@I [SYN-210] Renamed object name 'minver_hwa_fsub_32ns_32ns_32_5_full_dsp' to 'minver_hwa_fsub_3bkb' due to the length limit 20
@I [SYN-210] Renamed object name 'minver_hwa_fmul_32ns_32ns_32_4_max_dsp' to 'minver_hwa_fmul_3cud' due to the length limit 20
@I [SYN-210] Renamed object name 'minver_hwa_fdiv_32ns_32ns_32_16' to 'minver_hwa_fdiv_3dEe' due to the length limit 20
@I [SYN-210] Renamed object name 'minver_hwa_fpext_32ns_64_1' to 'minver_hwa_fpext_eOg' due to the length limit 20
@I [SYN-210] Renamed object name 'minver_hwa_fcmp_32ns_32ns_1_1' to 'minver_hwa_fcmp_3fYi' due to the length limit 20
@I [SYN-210] Renamed object name 'minver_hwa_dcmp_64ns_64ns_1_1' to 'minver_hwa_dcmp_6g8j' due to the length limit 20
@I [RTGEN-100] Generating core module 'minver_hwa_dcmp_6g8j': 1 instance(s).
@I [RTGEN-100] Generating core module 'minver_hwa_fcmp_3fYi': 2 instance(s).
@I [RTGEN-100] Generating core module 'minver_hwa_fdiv_3dEe': 1 instance(s).
@I [RTGEN-100] Generating core module 'minver_hwa_fmul_3cud': 1 instance(s).
@I [RTGEN-100] Generating core module 'minver_hwa_fpext_eOg': 1 instance(s).
@I [RTGEN-100] Generating core module 'minver_hwa_fsub_3bkb': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'minver_hwa'.
@I [HLS-111]  Elapsed time: 0.21 seconds; current allocated memory: 76.372 MB.
@I [RTMG-278] Implementing memory 'minver_hwa_work_ram' using block RAMs.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 452.855 ; gain = 140.582 ; free physical = 1564 ; free virtual = 10286
@I [SYSC-301] Generating SystemC RTL for minver_hwa.
@I [VHDL-304] Generating VHDL RTL for minver_hwa.
@I [VLOG-307] Generating Verilog RTL for minver_hwa.
@I [HLS-112] Total elapsed time: 8.79 seconds; peak allocated memory: 76.372 MB.
