// Seed: 3555037969
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
  wire id_9;
  wire id_10 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  module_0(
      id_4, id_2, id_4, id_9, id_6, id_4, id_6
  );
  uwire id_10;
  always @(posedge 1 == 1 - 1, negedge id_5) begin
    id_8 <= 1;
  end
  id_11(
      .id_0({id_9{1}}),
      .id_1(id_10 - 1),
      .id_2(id_4++),
      .id_3(1),
      .id_4(1),
      .id_5(id_5),
      .id_6(id_4),
      .id_7(1'b0),
      .id_8(id_6),
      .id_9(id_3)
  );
endmodule
