# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HDL_test.srcs/sources_1/new/modulo.vhd" \
"../../../../HDL_test.srcs/sources_1/new/prime_checker.vhd" \
"../../../../HDL_test.srcs/sim_1/new/test2.vhd" \

# Do not sort compile order
nosort
