{
  "ActiveCores" : [
    {"0_0": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/0_0"},
    {"0_1": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/0_1"},
    {"0_2": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/0_2"},
    {"0_3": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/0_3"},
    {"0_4": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/0_4"},
    {"0_5": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/0_5"},
    {"0_6": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/0_6"},
    {"0_7": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/0_7"},
    {"1_0": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/1_0"},
    {"1_1": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/1_1"},
    {"1_2": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/1_2"},
    {"1_3": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/1_3"},
    {"1_4": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/1_4"},
    {"1_5": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/1_5"},
    {"1_6": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/1_6"},
    {"2_0": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/2_0"},
    {"2_1": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/2_1"},
    {"2_2": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/2_2"},
    {"2_3": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/2_3"},
    {"2_4": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/2_4"},
    {"2_5": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/2_5"},
    {"2_6": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/2_6"},
    {"3_0": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/3_0"},
    {"3_1": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/3_1"},
    {"3_2": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/3_2"},
    {"3_3": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/3_3"},
    {"3_4": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/3_4"},
    {"3_5": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/3_5"},
    {"3_6": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/3_6"},
    {"4_0": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/4_0"},
    {"4_1": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/4_1"},
    {"4_2": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/4_2"},
    {"4_3": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/4_3"},
    {"4_4": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/4_4"},
    {"4_5": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/4_5"},
    {"4_6": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/4_6"},
    {"5_0": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/5_0"},
    {"5_1": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/5_1"},
    {"5_2": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/5_2"},
    {"5_3": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/5_3"},
    {"5_4": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/5_4"},
    {"5_5": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/5_5"},
    {"5_6": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/5_6"},
    {"6_0": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/6_0"},
    {"6_1": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/6_1"},
    {"6_2": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/6_2"},
    {"6_3": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/6_3"},
    {"6_4": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/6_4"},
    {"6_5": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/6_5"},
    {"6_6": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/6_6"},
    {"7_0": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/7_0"},
    {"7_1": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/7_1"},
    {"7_2": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/7_2"},
    {"7_3": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/7_3"},
    {"7_4": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/7_4"},
    {"7_5": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/7_5"},
    {"7_6": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/7_6"},
    {"8_0": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/8_0"},
    {"8_1": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/8_1"},
    {"8_2": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/8_2"},
    {"8_3": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/8_3"},
    {"8_4": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/8_4"},
    {"8_5": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/8_5"},
    {"8_6": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/8_6"},
    {"10_1": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/10_1"},
    {"10_2": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/10_2"},
    {"10_3": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/10_3"},
    {"10_4": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/10_4"},
    {"10_5": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/10_5"},
    {"10_6": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/10_6"},
    {"10_7": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/10_7"},
    {"11_1": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/11_1"},
    {"11_2": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/11_2"},
    {"11_3": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/11_3"},
    {"11_4": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/11_4"},
    {"11_5": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/11_5"},
    {"11_6": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/11_6"},
    {"11_7": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/11_7"},
    {"12_1": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/12_1"},
    {"12_2": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/12_2"},
    {"12_3": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/12_3"},
    {"12_4": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/12_4"},
    {"12_5": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/12_5"},
    {"12_6": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/12_6"},
    {"12_7": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/12_7"},
    {"13_1": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/13_1"},
    {"13_2": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/13_2"},
    {"13_3": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/13_3"},
    {"13_4": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/13_4"},
    {"13_5": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/13_5"},
    {"13_6": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/13_6"},
    {"13_7": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/13_7"},
    {"14_1": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/14_1"},
    {"14_2": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/14_2"},
    {"14_3": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/14_3"},
    {"14_4": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/14_4"},
    {"14_5": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/14_5"},
    {"14_6": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/14_6"},
    {"14_7": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/14_7"},
    {"15_1": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/15_1"},
    {"15_2": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/15_2"},
    {"15_3": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/15_3"},
    {"15_4": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/15_4"},
    {"15_5": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/15_5"},
    {"15_6": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/15_6"},
    {"15_7": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/15_7"},
    {"16_1": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/16_1"},
    {"16_2": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/16_2"},
    {"16_3": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/16_3"},
    {"16_4": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/16_4"},
    {"16_5": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/16_5"},
    {"16_6": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/16_6"},
    {"16_7": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/16_7"},
    {"17_1": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/17_1"},
    {"17_2": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/17_2"},
    {"17_3": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/17_3"},
    {"17_4": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/17_4"},
    {"17_5": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/17_5"},
    {"17_6": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/17_6"},
    {"17_7": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/17_7"},
    {"19_0": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/19_0"},
    {"20_0": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/20_0"},
    {"21_0": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/21_0"},
    {"22_0": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/22_0"},
    {"23_0": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/23_0"},
    {"24_0": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/24_0"},
    {"25_0": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/25_0"},
    {"26_0": "/home/luanxinya/SVD/FPGA_test/128/./Work/aie/26_0"}
  ],
  "ActiveMemory" : ["0_0", "0_1", "0_2", "0_3", "0_4", "0_5", "0_6", "0_7", "1_0", "1_1", "1_2", "1_3", "1_4", "1_5", "1_6", "1_7", "2_0", "2_1", "2_2", "2_3", "2_4", "2_5", "2_6", "2_7", "3_0", "3_1", "3_2", "3_3", "3_4", "3_5", "3_6", "3_7", "4_0", "4_1", "4_2", "4_3", "4_4", "4_5", "4_6", "4_7", "5_0", "5_1", "5_2", "5_3", "5_4", "5_5", "5_6", "5_7", "6_0", "6_1", "6_2", "6_3", "6_4", "6_5", "6_6", "6_7", "7_0", "7_1", "7_2", "7_3", "7_4", "7_5", "7_6", "7_7", "8_0", "8_1", "8_2", "8_3", "8_4", "8_5", "8_6", "8_7", "9_1", "9_2", "9_3", "9_4", "9_5", "9_6", "10_0", "10_1", "10_2", "10_3", "10_4", "10_5", "10_6", "10_7", "11_0", "11_1", "11_2", "11_3", "11_4", "11_5", "11_6", "11_7", "12_0", "12_1", "12_2", "12_3", "12_4", "12_5", "12_6", "12_7", "13_0", "13_1", "13_2", "13_3", "13_4", "13_5", "13_6", "13_7", "14_0", "14_1", "14_2", "14_3", "14_4", "14_5", "14_6", "14_7", "15_0", "15_1", "15_2", "15_3", "15_4", "15_5", "15_6", "15_7", "16_0", "16_1", "16_2", "16_3", "16_4", "16_5", "16_6", "16_7", "17_0", "17_1", "17_2", "17_3", "17_4", "17_5", "17_6", "17_7", "18_0", "18_1", "18_3", "18_5", "18_7", "19_0", "19_1", "20_0", "20_1", "21_0", "21_1", "22_0", "22_1", "23_0", "23_1", "24_0", "24_1", "25_0", "25_1", "26_0", "26_1"]
}