// Seed: 161848475
module module_0;
endmodule
module module_1 (
    input  tri   id_0,
    output wor   id_1
    , id_9,
    output wire  id_2,
    output uwire id_3,
    input  wand  id_4,
    input  tri0  id_5,
    input  tri0  id_6,
    input  tri1  id_7
);
  assign #1 id_3 = 1;
  wire id_10;
  module_0();
endmodule
module module_2 (
    input tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    output tri1 id_6,
    input tri0 id_7,
    input wand id_8,
    output supply1 id_9,
    output tri1 id_10
);
  assign id_9  = 1;
  module_0();
  assign id_10 = id_5;
endmodule
